<html><body><samp><pre>
<!@TC:1582804694>
#Build: Synplify Pro (R) O-2018.09M-SP1-1, Build 205R, Apr 25 2019
#install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
#OS: Windows 8 6.2
#Hostname: IRD-LT-M52413

# Thu Feb 27 11:58:14 2020

#Implementation: synthesis


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: IRD-LT-M52413

Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02</a>

@N: : <!@TM:1582804706> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: IRD-LT-M52413

Implementation : synthesis
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02</a>

@N: : <!@TM:1582804706> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1582804706> | Running Verilog Compiler in System Verilog mode 

@I::"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v" (library COREAHBTOAPB3_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v" (library COREAHBTOAPB3_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v" (library COREAHBTOAPB3_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v" (library COREAHBTOAPB3_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\COREAHBTOAPB3_0\COREAHBTOAPB3_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v" (library COREAHBLITE_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v" (library COREAHBLITE_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_defaultslavesm.v" (library COREAHBLITE_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_addrdec.v" (library COREAHBLITE_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v" (library COREAHBLITE_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v" (library COREAHBLITE_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v" (library COREAHBLITE_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v" (library COREAPB3_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAPB3_0\CoreAPB3_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v" (library COREAXITOAHBL_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v" (library COREAXITOAHBL_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v" (library COREAXITOAHBL_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v" (library COREAXITOAHBL_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v" (library COREAXITOAHBL_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v" (library COREAXITOAHBL_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_synchronizer.v" (library COREAXITOAHBL_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v" (library COREAXITOAHBL_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAXITOAHBL_0\CoreAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v" (library COREAXITOAHBL_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAXITOAHBL_0\CoreAXITOAHBL_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAXITOAHBL_1\CoreAXITOAHBL_1_0\rtl\vlog\core\CoreAXItoAHBL.v" (library COREAXITOAHBL_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAXITOAHBL_1\CoreAXITOAHBL_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_ujtag_wrapper.v" (library COREJTAGDEBUG_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_bufd.v" (library COREJTAGDEBUG_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_uj_jtag.v" (library COREJTAGDEBUG_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v" (library COREJTAGDEBUG_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreJTAGDebug_0\CoreJTAGDebug_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v" (library CORETIMER_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreTimer_0\CoreTimer_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreTimer_1\CoreTimer_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Clock_gen.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\fifo_256x8_g4.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\FCCC_0\FCCC_0_0\FCCC_0_FCCC_0_0_FCCC.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\FCCC_0\FCCC_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_gluebridge.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_gluebridge.v:261:11:261:34:@W:CG1337:@XP_MSG">miv_rv32ima_l1_axi_gluebridge.v(261)</a><!@TM:1582804706> | Net AXI_MSLAVE_MEM_AWREGION is not declared.</font>
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_29.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_30.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_32.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4buffer_buffer.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4buffer.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4id_indexer_trim.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4id_indexer.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_18.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_22.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4user_yanker_yank.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4user_yanker.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain_2.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w4_i15.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_jtag_state_machine.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_negative_edge_latch_2.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_negative_edge_latch.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_jtag_tap_controller.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_debug_transport_module_jtag.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w1_i0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w2_i0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_int_sync_crossing_source_2.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_int_xbar.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_int_xing.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlbuffer_memory_bus_master_tlbuffer.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_memory_bus.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_memory_bus_mem_buses_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlbuffer.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_3.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_periphery_bus_pbus.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d3_i0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_reset_catch_and_sync_d3.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_amoalu.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_arbiter_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_arbiter.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_data_array.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_ext.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlb.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_shift_queue.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlb_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_hella_cache_arbiter.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_int_sync_crossing_sink_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_int_sync_crossing_sink.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_int_xbar_int_xbar.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_alu.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rvcexpander.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_ibuf.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_mul_div.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_plusarg_reader.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_13.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_14.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_15.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket_tile_tile.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_simple_lazy_module_system_bus_from_tiletile.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus_slave_tlbuffer.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlsplitter_system_bus_master_tlsplitter.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_identity_module.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_system_bus_sbus.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d4_i0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_valid_sync_3.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d1_i0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_valid_sync_4.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_valid_sync_5.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_sink_2.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_sink_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_valid_sync_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_valid_sync_2.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_valid_sync.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlasync_crossing_sink_dmi_xing.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_async_dm_inner.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dmito_tl_dmi2tl.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_int_sync_crossing_source.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_sink.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlasync_crossing_source_dm_inner.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w32_i0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_async_dm_outer.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_debug.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_55.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_56.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlerror_error.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfilter.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_10.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_16.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_17.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_54.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket_system.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\OSC_0\OSC_0_0\OSC_0_OSC_0_0_OSC.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\OSC_0\OSC_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\AHBLSramIf.v" (library COREAHBLSRAM_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v" (library COREAHBLSRAM_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\usram_128to9216x8.v" (library COREAHBLSRAM_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\SramCtrlIf.v" (library COREAHBLSRAM_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\CoreAHBLSRAM.v" (library COREAHBLSRAM_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\hdl\reset_synchronizer.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\BaseDesign\BaseDesign.v" (library work)
Verilog syntax check successful!
Selecting top level module BaseDesign
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v:126:7:126:11:@N:CG364:@XP_MSG">igloo2.v(126)</a><!@TM:1582804706> | Synthesizing module AND2 in library work.
Running optimization stage 1 on AND2 .......
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v:23:7:23:42:@N:CG775:@XP_MSG">coreahblite.v(23)</a><!@TM:1582804706> | Component CoreAHBL_0_CoreAHBL_0_0_CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v:568:2:568:12:@W:CG1283:@XP_MSG">coreahblite.v(568)</a><!@TM:1582804706> | Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v:568:2:568:12:@W:CG1283:@XP_MSG">coreahblite.v(568)</a><!@TM:1582804706> | Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v:568:2:568:12:@W:CG1283:@XP_MSG">coreahblite.v(568)</a><!@TM:1582804706> | Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v:568:2:568:12:@W:CG1283:@XP_MSG">coreahblite.v(568)</a><!@TM:1582804706> | Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v:2813:2:2813:15:@W:CG1283:@XP_MSG">coreahblite_matrix4x16.v(2813)</a><!@TM:1582804706> | Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v:217:2:217:16:@W:CG1283:@XP_MSG">coreahblite_masterstage.v(217)</a><!@TM:1582804706> | Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_addrdec.v:20:7:20:26:@N:CG364:@XP_MSG">coreahblite_addrdec.v(20)</a><!@TM:1582804706> | Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000010000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z1
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z1 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_defaultslavesm.v:20:7:20:33:@N:CG364:@XP_MSG">coreahblite_defaultslavesm.v(20)</a><!@TM:1582804706> | Synthesizing module COREAHBLITE_DEFAULTSLAVESM in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	HRESPEXTEND=1'b1
   Generated name = COREAHBLITE_DEFAULTSLAVESM_0s_0_1
Running optimization stage 1 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v:22:7:22:30:@N:CG364:@XP_MSG">coreahblite_masterstage.v(22)</a><!@TM:1582804706> | Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000010000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0 .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v:633:0:633:6:@W:CL177:@XP_MSG">coreahblite_masterstage.v(633)</a><!@TM:1582804706> | Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v:2879:2:2879:15:@W:CG1283:@XP_MSG">coreahblite_matrix4x16.v(2879)</a><!@TM:1582804706> | Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v:217:2:217:16:@W:CG1283:@XP_MSG">coreahblite_masterstage.v(217)</a><!@TM:1582804706> | Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_addrdec.v:20:7:20:26:@N:CG364:@XP_MSG">coreahblite_addrdec.v(20)</a><!@TM:1582804706> | Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000100000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z2
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z2 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v:22:7:22:30:@N:CG364:@XP_MSG">coreahblite_masterstage.v(22)</a><!@TM:1582804706> | Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000100000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0 .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v:633:0:633:6:@W:CL177:@XP_MSG">coreahblite_masterstage.v(633)</a><!@TM:1582804706> | Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v:2945:2:2945:15:@W:CG1283:@XP_MSG">coreahblite_matrix4x16.v(2945)</a><!@TM:1582804706> | Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v:217:2:217:16:@W:CG1283:@XP_MSG">coreahblite_masterstage.v(217)</a><!@TM:1582804706> | Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_addrdec.v:20:7:20:26:@N:CG364:@XP_MSG">coreahblite_addrdec.v(20)</a><!@TM:1582804706> | Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z3
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z3 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v:22:7:22:30:@N:CG364:@XP_MSG">coreahblite_masterstage.v(22)</a><!@TM:1582804706> | Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0 .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v:633:0:633:6:@W:CL177:@XP_MSG">coreahblite_masterstage.v(633)</a><!@TM:1582804706> | Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v:3011:2:3011:15:@W:CG1283:@XP_MSG">coreahblite_matrix4x16.v(3011)</a><!@TM:1582804706> | Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v:20:7:20:31:@N:CG364:@XP_MSG">coreahblite_slavearbiter.v(20)</a><!@TM:1582804706> | Synthesizing module COREAHBLITE_SLAVEARBITER in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	M0EXTEND=4'b0000
	M0DONE=4'b0001
	M0LOCK=4'b0010
	M0LOCKEXTEND=4'b0011
	M1EXTEND=4'b0100
	M1DONE=4'b0101
	M1LOCK=4'b0110
	M1LOCKEXTEND=4'b0111
	M2EXTEND=4'b1000
	M2DONE=4'b1001
	M2LOCK=4'b1010
	M2LOCKEXTEND=4'b1011
	M3EXTEND=4'b1100
	M3DONE=4'b1101
	M3LOCK=4'b1110
	M3LOCKEXTEND=4'b1111
	MASTER_0=4'b0001
	MASTER_1=4'b0010
	MASTER_2=4'b0100
	MASTER_3=4'b1000
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVEARBITER_Z4
Running optimization stage 1 on COREAHBLITE_SLAVEARBITER_Z4 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v:22:7:22:29:@N:CG364:@XP_MSG">coreahblite_slavestage.v(22)</a><!@TM:1582804706> | Synthesizing module COREAHBLITE_SLAVESTAGE in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	TRN_IDLE=1'b0
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVESTAGE_0s_0_0
Running optimization stage 1 on COREAHBLITE_SLAVESTAGE_0s_0_0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v:23:7:23:29:@N:CG364:@XP_MSG">coreahblite_matrix4x16.v(23)</a><!@TM:1582804706> | Synthesizing module COREAHBLITE_MATRIX4X16 in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M0_AHBSLOTENABLE=17'b00000000010000000
	M1_AHBSLOTENABLE=17'b00000000100000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s
Running optimization stage 1 on COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v:23:7:23:42:@N:CG364:@XP_MSG">coreahblite.v(23)</a><!@TM:1582804706> | Synthesizing module CoreAHBL_0_CoreAHBL_0_0_CoreAHBLite in library COREAHBLITE_LIB.

	FAMILY=6'b011000
	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	M0_AHBSLOT0ENABLE=1'b0
	M0_AHBSLOT1ENABLE=1'b0
	M0_AHBSLOT2ENABLE=1'b0
	M0_AHBSLOT3ENABLE=1'b0
	M0_AHBSLOT4ENABLE=1'b0
	M0_AHBSLOT5ENABLE=1'b0
	M0_AHBSLOT6ENABLE=1'b0
	M0_AHBSLOT7ENABLE=1'b1
	M0_AHBSLOT8ENABLE=1'b0
	M0_AHBSLOT9ENABLE=1'b0
	M0_AHBSLOT10ENABLE=1'b0
	M0_AHBSLOT11ENABLE=1'b0
	M0_AHBSLOT12ENABLE=1'b0
	M0_AHBSLOT13ENABLE=1'b0
	M0_AHBSLOT14ENABLE=1'b0
	M0_AHBSLOT15ENABLE=1'b0
	M0_AHBSLOT16ENABLE=1'b0
	M1_AHBSLOT0ENABLE=1'b0
	M1_AHBSLOT1ENABLE=1'b0
	M1_AHBSLOT2ENABLE=1'b0
	M1_AHBSLOT3ENABLE=1'b0
	M1_AHBSLOT4ENABLE=1'b0
	M1_AHBSLOT5ENABLE=1'b0
	M1_AHBSLOT6ENABLE=1'b0
	M1_AHBSLOT7ENABLE=1'b0
	M1_AHBSLOT8ENABLE=1'b1
	M1_AHBSLOT9ENABLE=1'b0
	M1_AHBSLOT10ENABLE=1'b0
	M1_AHBSLOT11ENABLE=1'b0
	M1_AHBSLOT12ENABLE=1'b0
	M1_AHBSLOT13ENABLE=1'b0
	M1_AHBSLOT14ENABLE=1'b0
	M1_AHBSLOT15ENABLE=1'b0
	M1_AHBSLOT16ENABLE=1'b0
	M2_AHBSLOT0ENABLE=1'b0
	M2_AHBSLOT1ENABLE=1'b0
	M2_AHBSLOT2ENABLE=1'b0
	M2_AHBSLOT3ENABLE=1'b0
	M2_AHBSLOT4ENABLE=1'b0
	M2_AHBSLOT5ENABLE=1'b0
	M2_AHBSLOT6ENABLE=1'b0
	M2_AHBSLOT7ENABLE=1'b0
	M2_AHBSLOT8ENABLE=1'b0
	M2_AHBSLOT9ENABLE=1'b0
	M2_AHBSLOT10ENABLE=1'b0
	M2_AHBSLOT11ENABLE=1'b0
	M2_AHBSLOT12ENABLE=1'b0
	M2_AHBSLOT13ENABLE=1'b0
	M2_AHBSLOT14ENABLE=1'b0
	M2_AHBSLOT15ENABLE=1'b0
	M2_AHBSLOT16ENABLE=1'b0
	M3_AHBSLOT0ENABLE=1'b0
	M3_AHBSLOT1ENABLE=1'b0
	M3_AHBSLOT2ENABLE=1'b0
	M3_AHBSLOT3ENABLE=1'b0
	M3_AHBSLOT4ENABLE=1'b0
	M3_AHBSLOT5ENABLE=1'b0
	M3_AHBSLOT6ENABLE=1'b0
	M3_AHBSLOT7ENABLE=1'b0
	M3_AHBSLOT8ENABLE=1'b0
	M3_AHBSLOT9ENABLE=1'b0
	M3_AHBSLOT10ENABLE=1'b0
	M3_AHBSLOT11ENABLE=1'b0
	M3_AHBSLOT12ENABLE=1'b0
	M3_AHBSLOT13ENABLE=1'b0
	M3_AHBSLOT14ENABLE=1'b0
	M3_AHBSLOT15ENABLE=1'b0
	M3_AHBSLOT16ENABLE=1'b0
	MASTER0_INTERFACE=1'b1
	MASTER1_INTERFACE=1'b1
	MASTER2_INTERFACE=1'b1
	MASTER3_INTERFACE=1'b1
	SLAVE0_INTERFACE=1'b1
	SLAVE1_INTERFACE=1'b1
	SLAVE2_INTERFACE=1'b1
	SLAVE3_INTERFACE=1'b1
	SLAVE4_INTERFACE=1'b1
	SLAVE5_INTERFACE=1'b1
	SLAVE6_INTERFACE=1'b1
	SLAVE7_INTERFACE=1'b1
	SLAVE8_INTERFACE=1'b1
	SLAVE9_INTERFACE=1'b1
	SLAVE10_INTERFACE=1'b1
	SLAVE11_INTERFACE=1'b1
	SLAVE12_INTERFACE=1'b1
	SLAVE13_INTERFACE=1'b1
	SLAVE14_INTERFACE=1'b1
	SLAVE15_INTERFACE=1'b1
	SLAVE16_INTERFACE=1'b1
	SYNC_RESET=32'b00000000000000000000000000000000
	M0_AHBSLOTENABLE=17'b00000000010000000
	M1_AHBSLOTENABLE=17'b00000000100000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SC=16'b0000000000000000
   Generated name = CoreAHBL_0_CoreAHBL_0_0_CoreAHBLite_Z5
Running optimization stage 1 on CoreAHBL_0_CoreAHBL_0_0_CoreAHBLite_Z5 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0.v:9:7:9:17:@N:CG364:@XP_MSG">CoreAHBL_0.v(9)</a><!@TM:1582804706> | Synthesizing module CoreAHBL_0 in library work.
Running optimization stage 1 on CoreAHBL_0 .......
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v:25:7:25:20:@N:CG775:@XP_MSG">coreahbtoapb3.v(25)</a><!@TM:1582804706> | Component COREAHBTOAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAHBTOAPB3_LIB
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v:26:7:26:31:@N:CG364:@XP_MSG">coreahbtoapb3_ahbtoapbsm.v(26)</a><!@TM:1582804706> | Synthesizing module CoreAHBtoAPB3_AhbToApbSM in library COREAHBTOAPB3_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	RSP_OKAY=2'b00
	RSP_ERROR=2'b01
	IDLE=3'b000
	WRITE0=3'b001
	WRITE1=3'b010
	READ0=3'b011
	WAIT=3'b100
   Generated name = CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4
Running optimization stage 1 on CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v:26:7:26:37:@N:CG364:@XP_MSG">coreahbtoapb3_penablescheduler.v(26)</a><!@TM:1582804706> | Synthesizing module CoreAHBtoAPB3_PenableScheduler in library COREAHBTOAPB3_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=2'b00
	WAIT=2'b01
	WAITCLR=2'b10
   Generated name = CoreAHBtoAPB3_PenableScheduler_0s_0_1_2
Running optimization stage 1 on CoreAHBtoAPB3_PenableScheduler_0s_0_1_2 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:27:7:27:32:@N:CG364:@XP_MSG">coreahbtoapb3_apbaddrdata.v(27)</a><!@TM:1582804706> | Synthesizing module CoreAHBtoAPB3_ApbAddrData in library COREAHBTOAPB3_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreAHBtoAPB3_ApbAddrData_0s
Running optimization stage 1 on CoreAHBtoAPB3_ApbAddrData_0s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v:25:7:25:20:@N:CG364:@XP_MSG">coreahbtoapb3.v(25)</a><!@TM:1582804706> | Synthesizing module COREAHBTOAPB3 in library COREAHBTOAPB3_LIB.

	FAMILY=32'b00000000000000000000000000011000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBTOAPB3_24s_0s
Running optimization stage 1 on COREAHBTOAPB3_24s_0s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\COREAHBTOAPB3_0\COREAHBTOAPB3_0.v:9:7:9:22:@N:CG364:@XP_MSG">COREAHBTOAPB3_0.v(9)</a><!@TM:1582804706> | Synthesizing module COREAHBTOAPB3_0 in library work.
Running optimization stage 1 on COREAHBTOAPB3_0 .......
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@N:CG775:@XP_MSG">coreapb3.v(31)</a><!@TM:1582804706> | Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v:30:7:30:24:@N:CG364:@XP_MSG">coreapb3_muxptob3.v(30)</a><!@TM:1582804706> | Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@N:CG364:@XP_MSG">coreapb3.v(31)</a><!@TM:1582804706> | Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b0
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b1
	APBSLOT4ENABLE=1'b1
	APBSLOT5ENABLE=1'b1
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010000
	UPR_NIBBLE_POSN=4'b0110
	FAMILY=32'b00000000000000000000000000011000
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000000
	SL1=16'b0000000000000010
	SL2=16'b0000000000000100
	SL3=16'b0000000000001000
	SL4=16'b0000000000010000
	SL5=16'b0000000000100000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z6
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:244:12:244:21:@W:CG360:@XP_MSG">coreapb3.v(244)</a><!@TM:1582804706> | Removing wire IA_PRDATA, as there is no assignment to it.</font>
Running optimization stage 1 on CoreAPB3_Z6 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAPB3_0\CoreAPB3_0.v:9:7:9:17:@N:CG364:@XP_MSG">CoreAPB3_0.v(9)</a><!@TM:1582804706> | Synthesizing module CoreAPB3_0 in library work.
Running optimization stage 1 on CoreAPB3_0 .......
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAXITOAHBL_0\CoreAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v:21:7:21:54:@N:CG775:@XP_MSG">CoreAXItoAHBL.v(21)</a><!@TM:1582804706> | Component CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL not found in library "work" or "__hyper__lib__", but found in library COREAXITOAHBL_LIB
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v:21:7:21:33:@N:CG364:@XP_MSG">CoreAXItoAHBL_WSTRBPopCntr.v(21)</a><!@TM:1582804706> | Synthesizing module COREAXITOAHBL_WSTRBPopCntr in library COREAXITOAHBL_LIB.

	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = COREAXITOAHBL_WSTRBPopCntr_64s_8s
Running optimization stage 1 on COREAXITOAHBL_WSTRBPopCntr_64s_8s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v:21:7:21:36:@N:CG364:@XP_MSG">CoreAXItoAHBL_WSTRBAddrOffset.v(21)</a><!@TM:1582804706> | Synthesizing module COREAXITOAHBL_WSRTBAddrOffset in library COREAXITOAHBL_LIB.

	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = COREAXITOAHBL_WSRTBAddrOffset_64s_8s
Running optimization stage 1 on COREAXITOAHBL_WSRTBAddrOffset_64s_8s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v:21:7:21:32:@N:CG364:@XP_MSG">CoreAXItoAHBL_readByteCnt.v(21)</a><!@TM:1582804706> | Synthesizing module COREAXITOAHBL_readByteCnt in library COREAXITOAHBL_LIB.
Running optimization stage 1 on COREAXITOAHBL_readByteCnt .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v:22:7:22:33:@N:CG364:@XP_MSG">CoreAXItoAHBL_AXISlaveCtrl.v(22)</a><!@TM:1582804706> | Synthesizing module COREAXITOAHBL_AXISlaveCtrl in library COREAXITOAHBL_LIB.

	WRAP_SUPPORT=32'b00000000000000000000000000000000
	ID_WIDTH=32'b00000000000000000000000000000101
	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
	AXI_IDLE=4'b0000
	AXI_REG_WR_ADDR=4'b0001
	AXI_REG_WR_DATA_N=4'b0010
	AXI_REG_WR_DATA_LAST=4'b0011
	AXI_WR_AHB_WAIT=4'b0100
	AXI_WR_RESP=4'b0101
	AXI_WAIT_LAST=4'b0110
	AXI_REG_RD_ADDR=4'b0111
	AXI_RD_WAIT=4'b1000
	AXI_RD_DATA_N=4'b1001
	AXI_RD_DATA_LAST=4'b1010
   Generated name = COREAXITOAHBL_AXISlaveCtrl_Z7
Running optimization stage 1 on COREAXITOAHBL_AXISlaveCtrl_Z7 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v:21:7:21:30:@N:CG364:@XP_MSG">CoreAXItoAHBL_AXIOutReg.v(21)</a><!@TM:1582804706> | Synthesizing module COREAXITOAHBL_AXIOutReg in library COREAXITOAHBL_LIB.

	ID_WIDTH=32'b00000000000000000000000000000101
	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = COREAXITOAHBL_AXIOutReg_5s_64s_8s
Running optimization stage 1 on COREAXITOAHBL_AXIOutReg_5s_64s_8s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v:21:7:21:38:@N:CG364:@XP_MSG">CoreAXItoAHBL_RAM_syncWrAsyncRd.v(21)</a><!@TM:1582804706> | Synthesizing module COREAXITOAHBL_RAM_syncWrAsyncRd in library COREAXITOAHBL_LIB.

	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s
Running optimization stage 1 on COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v:77:0:77:6:@N:CL134:@XP_MSG">CoreAXItoAHBL_RAM_syncWrAsyncRd.v(77)</a><!@TM:1582804706> | Found RAM mem, depth=16, width=64
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v:22:7:22:34:@N:CG364:@XP_MSG">CoreAXItoAHBL_AHBMasterCtrl.v(22)</a><!@TM:1582804706> | Synthesizing module COREAXITOAHBL_AHBMasterCtrl in library COREAXITOAHBL_LIB.

	NO_BURST_TRANS=32'b00000000000000000000000000000000
	WRAP_SUPPORT=32'b00000000000000000000000000000000
	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
	AXI_DW=1'b1
	AHB_IDLE=4'b0000
	AHB_WR_SETUP=4'b0001
	AHB_WR_NON_SEQ_ADDR=4'b0010
	AHB_WR_NON_SEQ_DATA=4'b0011
	AHB_WR_ERROR=4'b0100
	AHB_WR_SEQ_ADDR=4'b0101
	AHB_WR_SEQ_DATA=4'b0110
	AHB_WR_SEQ_LAST_BEAT=4'b0111
	AHB_RD_SETUP=4'b1000
	AHB_RD_NON_SEQ_ADDR=4'b1001
	AHB_RD_ERROR=4'b1010
	AHB_RD_NON_SEQ_DATA=4'b1011
	AHB_RD_SEQ_ADDR=4'b1100
	AHB_RD_SEQ_DATA=4'b1101
	AHB_RD_SEQ_DATA_LAST_BEAT=4'b1110
   Generated name = COREAXITOAHBL_AHBMasterCtrl_Z8
Running optimization stage 1 on COREAXITOAHBL_AHBMasterCtrl_Z8 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v:264:0:264:6:@W:CL169:@XP_MSG">CoreAXItoAHBL_AHBMasterCtrl.v(264)</a><!@TM:1582804706> | Pruning unused register AXILenInt[3:0]. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAXITOAHBL_0\CoreAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v:21:7:21:54:@N:CG364:@XP_MSG">CoreAXItoAHBL.v(21)</a><!@TM:1582804706> | Synthesizing module CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL in library COREAXITOAHBL_LIB.

	ID_WIDTH=32'b00000000000000000000000000000101
	NO_BURST_TRANS=32'b00000000000000000000000000000000
	WRAP_SUPPORT=32'b00000000000000000000000000000000
	ASYNC_CLOCKS=32'b00000000000000000000000000000000
	AXI_SEL_MM_S=32'b00000000000000000000000000000001
	EXPOSE_WID=32'b00000000000000000000000000000000
	AXI_DWIDTH=32'b00000000000000000000000001000000
	NO_OF_REG_STAGES=32'b00000000000000000000000000000010
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s
Running optimization stage 1 on CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAXITOAHBL_0\CoreAXITOAHBL_0.v:9:7:9:22:@N:CG364:@XP_MSG">CoreAXITOAHBL_0.v(9)</a><!@TM:1582804706> | Synthesizing module CoreAXITOAHBL_0 in library work.
Running optimization stage 1 on CoreAXITOAHBL_0 .......
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAXITOAHBL_1\CoreAXITOAHBL_1_0\rtl\vlog\core\CoreAXItoAHBL.v:21:7:21:54:@N:CG775:@XP_MSG">CoreAXItoAHBL.v(21)</a><!@TM:1582804706> | Component CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL not found in library "work" or "__hyper__lib__", but found in library COREAXITOAHBL_LIB
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAXITOAHBL_1\CoreAXITOAHBL_1_0\rtl\vlog\core\CoreAXItoAHBL.v:21:7:21:54:@N:CG364:@XP_MSG">CoreAXItoAHBL.v(21)</a><!@TM:1582804706> | Synthesizing module CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL in library COREAXITOAHBL_LIB.

	ID_WIDTH=32'b00000000000000000000000000000101
	NO_BURST_TRANS=32'b00000000000000000000000000000000
	WRAP_SUPPORT=32'b00000000000000000000000000000000
	ASYNC_CLOCKS=32'b00000000000000000000000000000000
	AXI_SEL_MM_S=32'b00000000000000000000000000000001
	EXPOSE_WID=32'b00000000000000000000000000000000
	AXI_DWIDTH=32'b00000000000000000000000001000000
	NO_OF_REG_STAGES=32'b00000000000000000000000000000010
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s
Running optimization stage 1 on CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAXITOAHBL_1\CoreAXITOAHBL_1.v:9:7:9:22:@N:CG364:@XP_MSG">CoreAXITOAHBL_1.v(9)</a><!@TM:1582804706> | Synthesizing module CoreAXITOAHBL_1 in library work.
Running optimization stage 1 on CoreAXITOAHBL_1 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v:23:7:23:41:@N:CG364:@XP_MSG">coregpio.v(23)</a><!@TM:1582804706> | Synthesizing module CoreGPIO_IN_CoreGPIO_IN_0_CoreGPIO in library work.

	IO_NUM=32'b00000000000000000000000000000010
	APB_WIDTH=32'b00000000000000000000000000100000
	OE_TYPE=1'b1
	INT_BUS=1'b0
	FIXED_CONFIG_0=1'b1
	FIXED_CONFIG_1=1'b1
	FIXED_CONFIG_2=1'b0
	FIXED_CONFIG_3=1'b0
	FIXED_CONFIG_4=1'b0
	FIXED_CONFIG_5=1'b0
	FIXED_CONFIG_6=1'b0
	FIXED_CONFIG_7=1'b0
	FIXED_CONFIG_8=1'b0
	FIXED_CONFIG_9=1'b0
	FIXED_CONFIG_10=1'b0
	FIXED_CONFIG_11=1'b0
	FIXED_CONFIG_12=1'b0
	FIXED_CONFIG_13=1'b0
	FIXED_CONFIG_14=1'b0
	FIXED_CONFIG_15=1'b0
	FIXED_CONFIG_16=1'b0
	FIXED_CONFIG_17=1'b0
	FIXED_CONFIG_18=1'b0
	FIXED_CONFIG_19=1'b0
	FIXED_CONFIG_20=1'b0
	FIXED_CONFIG_21=1'b0
	FIXED_CONFIG_22=1'b0
	FIXED_CONFIG_23=1'b0
	FIXED_CONFIG_24=1'b0
	FIXED_CONFIG_25=1'b0
	FIXED_CONFIG_26=1'b0
	FIXED_CONFIG_27=1'b0
	FIXED_CONFIG_28=1'b0
	FIXED_CONFIG_29=1'b0
	FIXED_CONFIG_30=1'b0
	FIXED_CONFIG_31=1'b0
	IO_TYPE_0=2'b00
	IO_TYPE_1=2'b00
	IO_TYPE_2=2'b00
	IO_TYPE_3=2'b00
	IO_TYPE_4=2'b00
	IO_TYPE_5=2'b00
	IO_TYPE_6=2'b00
	IO_TYPE_7=2'b00
	IO_TYPE_8=2'b00
	IO_TYPE_9=2'b00
	IO_TYPE_10=2'b00
	IO_TYPE_11=2'b00
	IO_TYPE_12=2'b00
	IO_TYPE_13=2'b00
	IO_TYPE_14=2'b00
	IO_TYPE_15=2'b00
	IO_TYPE_16=2'b00
	IO_TYPE_17=2'b00
	IO_TYPE_18=2'b00
	IO_TYPE_19=2'b00
	IO_TYPE_20=2'b00
	IO_TYPE_21=2'b00
	IO_TYPE_22=2'b00
	IO_TYPE_23=2'b00
	IO_TYPE_24=2'b00
	IO_TYPE_25=2'b00
	IO_TYPE_26=2'b00
	IO_TYPE_27=2'b00
	IO_TYPE_28=2'b00
	IO_TYPE_29=2'b00
	IO_TYPE_30=2'b00
	IO_TYPE_31=2'b00
	IO_INT_TYPE_0=3'b111
	IO_INT_TYPE_1=3'b111
	IO_INT_TYPE_2=3'b111
	IO_INT_TYPE_3=3'b111
	IO_INT_TYPE_4=3'b111
	IO_INT_TYPE_5=3'b111
	IO_INT_TYPE_6=3'b111
	IO_INT_TYPE_7=3'b111
	IO_INT_TYPE_8=3'b111
	IO_INT_TYPE_9=3'b111
	IO_INT_TYPE_10=3'b111
	IO_INT_TYPE_11=3'b111
	IO_INT_TYPE_12=3'b111
	IO_INT_TYPE_13=3'b111
	IO_INT_TYPE_14=3'b111
	IO_INT_TYPE_15=3'b111
	IO_INT_TYPE_16=3'b111
	IO_INT_TYPE_17=3'b111
	IO_INT_TYPE_18=3'b111
	IO_INT_TYPE_19=3'b111
	IO_INT_TYPE_20=3'b111
	IO_INT_TYPE_21=3'b111
	IO_INT_TYPE_22=3'b111
	IO_INT_TYPE_23=3'b111
	IO_INT_TYPE_24=3'b111
	IO_INT_TYPE_25=3'b111
	IO_INT_TYPE_26=3'b111
	IO_INT_TYPE_27=3'b111
	IO_INT_TYPE_28=3'b111
	IO_INT_TYPE_29=3'b111
	IO_INT_TYPE_30=3'b111
	IO_INT_TYPE_31=3'b111
	IO_VAL_0=1'b0
	IO_VAL_1=1'b0
	IO_VAL_2=1'b0
	IO_VAL_3=1'b0
	IO_VAL_4=1'b0
	IO_VAL_5=1'b0
	IO_VAL_6=1'b0
	IO_VAL_7=1'b0
	IO_VAL_8=1'b0
	IO_VAL_9=1'b0
	IO_VAL_10=1'b0
	IO_VAL_11=1'b0
	IO_VAL_12=1'b0
	IO_VAL_13=1'b0
	IO_VAL_14=1'b0
	IO_VAL_15=1'b0
	IO_VAL_16=1'b0
	IO_VAL_17=1'b0
	IO_VAL_18=1'b0
	IO_VAL_19=1'b0
	IO_VAL_20=1'b0
	IO_VAL_21=1'b0
	IO_VAL_22=1'b0
	IO_VAL_23=1'b0
	IO_VAL_24=1'b0
	IO_VAL_25=1'b0
	IO_VAL_26=1'b0
	IO_VAL_27=1'b0
	IO_VAL_28=1'b0
	IO_VAL_29=1'b0
	IO_VAL_30=1'b0
	IO_VAL_31=1'b0
	FIXED_CONFIG=32'b11000000000000000000000000000000
	IO_INT_TYPE=96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
	IO_TYPE=64'b0000000000000000000000000000000000000000000000000000000000000000
	IO_VAL=32'b00000000000000000000000000000000
   Generated name = CoreGPIO_IN_CoreGPIO_IN_0_CoreGPIO_Z9
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v:512:16:512:29:@N:CG179:@XP_MSG">coregpio.v(512)</a><!@TM:1582804706> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v:515:16:515:29:@N:CG179:@XP_MSG">coregpio.v(515)</a><!@TM:1582804706> | Removing redundant assignment.
Running optimization stage 1 on CoreGPIO_IN_CoreGPIO_IN_0_CoreGPIO_Z9 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1582804706> | Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1582804706> | Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN.v:9:7:9:18:@N:CG364:@XP_MSG">CoreGPIO_IN.v(9)</a><!@TM:1582804706> | Synthesizing module CoreGPIO_IN in library work.
Running optimization stage 1 on CoreGPIO_IN .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:23:7:23:43:@N:CG364:@XP_MSG">coregpio.v(23)</a><!@TM:1582804706> | Synthesizing module CoreGPIO_OUT_CoreGPIO_OUT_0_CoreGPIO in library work.

	IO_NUM=32'b00000000000000000000000000000100
	APB_WIDTH=32'b00000000000000000000000000100000
	OE_TYPE=1'b1
	INT_BUS=1'b0
	FIXED_CONFIG_0=1'b1
	FIXED_CONFIG_1=1'b1
	FIXED_CONFIG_2=1'b1
	FIXED_CONFIG_3=1'b1
	FIXED_CONFIG_4=1'b0
	FIXED_CONFIG_5=1'b0
	FIXED_CONFIG_6=1'b0
	FIXED_CONFIG_7=1'b0
	FIXED_CONFIG_8=1'b0
	FIXED_CONFIG_9=1'b0
	FIXED_CONFIG_10=1'b0
	FIXED_CONFIG_11=1'b0
	FIXED_CONFIG_12=1'b0
	FIXED_CONFIG_13=1'b0
	FIXED_CONFIG_14=1'b0
	FIXED_CONFIG_15=1'b0
	FIXED_CONFIG_16=1'b0
	FIXED_CONFIG_17=1'b0
	FIXED_CONFIG_18=1'b0
	FIXED_CONFIG_19=1'b0
	FIXED_CONFIG_20=1'b0
	FIXED_CONFIG_21=1'b0
	FIXED_CONFIG_22=1'b0
	FIXED_CONFIG_23=1'b0
	FIXED_CONFIG_24=1'b0
	FIXED_CONFIG_25=1'b0
	FIXED_CONFIG_26=1'b0
	FIXED_CONFIG_27=1'b0
	FIXED_CONFIG_28=1'b0
	FIXED_CONFIG_29=1'b0
	FIXED_CONFIG_30=1'b0
	FIXED_CONFIG_31=1'b0
	IO_TYPE_0=2'b01
	IO_TYPE_1=2'b01
	IO_TYPE_2=2'b01
	IO_TYPE_3=2'b01
	IO_TYPE_4=2'b00
	IO_TYPE_5=2'b00
	IO_TYPE_6=2'b00
	IO_TYPE_7=2'b00
	IO_TYPE_8=2'b00
	IO_TYPE_9=2'b00
	IO_TYPE_10=2'b00
	IO_TYPE_11=2'b00
	IO_TYPE_12=2'b00
	IO_TYPE_13=2'b00
	IO_TYPE_14=2'b00
	IO_TYPE_15=2'b00
	IO_TYPE_16=2'b00
	IO_TYPE_17=2'b00
	IO_TYPE_18=2'b00
	IO_TYPE_19=2'b00
	IO_TYPE_20=2'b00
	IO_TYPE_21=2'b00
	IO_TYPE_22=2'b00
	IO_TYPE_23=2'b00
	IO_TYPE_24=2'b00
	IO_TYPE_25=2'b00
	IO_TYPE_26=2'b00
	IO_TYPE_27=2'b00
	IO_TYPE_28=2'b00
	IO_TYPE_29=2'b00
	IO_TYPE_30=2'b00
	IO_TYPE_31=2'b00
	IO_INT_TYPE_0=3'b111
	IO_INT_TYPE_1=3'b111
	IO_INT_TYPE_2=3'b111
	IO_INT_TYPE_3=3'b111
	IO_INT_TYPE_4=3'b111
	IO_INT_TYPE_5=3'b111
	IO_INT_TYPE_6=3'b111
	IO_INT_TYPE_7=3'b111
	IO_INT_TYPE_8=3'b111
	IO_INT_TYPE_9=3'b111
	IO_INT_TYPE_10=3'b111
	IO_INT_TYPE_11=3'b111
	IO_INT_TYPE_12=3'b111
	IO_INT_TYPE_13=3'b111
	IO_INT_TYPE_14=3'b111
	IO_INT_TYPE_15=3'b111
	IO_INT_TYPE_16=3'b111
	IO_INT_TYPE_17=3'b111
	IO_INT_TYPE_18=3'b111
	IO_INT_TYPE_19=3'b111
	IO_INT_TYPE_20=3'b111
	IO_INT_TYPE_21=3'b111
	IO_INT_TYPE_22=3'b111
	IO_INT_TYPE_23=3'b111
	IO_INT_TYPE_24=3'b111
	IO_INT_TYPE_25=3'b111
	IO_INT_TYPE_26=3'b111
	IO_INT_TYPE_27=3'b111
	IO_INT_TYPE_28=3'b111
	IO_INT_TYPE_29=3'b111
	IO_INT_TYPE_30=3'b111
	IO_INT_TYPE_31=3'b111
	IO_VAL_0=1'b0
	IO_VAL_1=1'b0
	IO_VAL_2=1'b0
	IO_VAL_3=1'b0
	IO_VAL_4=1'b0
	IO_VAL_5=1'b0
	IO_VAL_6=1'b0
	IO_VAL_7=1'b0
	IO_VAL_8=1'b0
	IO_VAL_9=1'b0
	IO_VAL_10=1'b0
	IO_VAL_11=1'b0
	IO_VAL_12=1'b0
	IO_VAL_13=1'b0
	IO_VAL_14=1'b0
	IO_VAL_15=1'b0
	IO_VAL_16=1'b0
	IO_VAL_17=1'b0
	IO_VAL_18=1'b0
	IO_VAL_19=1'b0
	IO_VAL_20=1'b0
	IO_VAL_21=1'b0
	IO_VAL_22=1'b0
	IO_VAL_23=1'b0
	IO_VAL_24=1'b0
	IO_VAL_25=1'b0
	IO_VAL_26=1'b0
	IO_VAL_27=1'b0
	IO_VAL_28=1'b0
	IO_VAL_29=1'b0
	IO_VAL_30=1'b0
	IO_VAL_31=1'b0
	FIXED_CONFIG=32'b11110000000000000000000000000000
	IO_INT_TYPE=96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
	IO_TYPE=64'b0101010100000000000000000000000000000000000000000000000000000000
	IO_VAL=32'b00000000000000000000000000000000
   Generated name = CoreGPIO_OUT_CoreGPIO_OUT_0_CoreGPIO_Z10
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:512:16:512:29:@N:CG179:@XP_MSG">coregpio.v(512)</a><!@TM:1582804706> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:515:16:515:29:@N:CG179:@XP_MSG">coregpio.v(515)</a><!@TM:1582804706> | Removing redundant assignment.
Running optimization stage 1 on CoreGPIO_OUT_CoreGPIO_OUT_0_CoreGPIO_Z10 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_both[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_neg[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_pos[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:317:12:317:18:@W:CL169:@XP_MSG">coregpio.v(317)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[3].gpin3[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[3].gpin1[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[3].gpin2[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_both[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_neg[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_pos[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:317:12:317:18:@W:CL169:@XP_MSG">coregpio.v(317)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[2].gpin3[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[2].gpin1[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[2].gpin2[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:317:12:317:18:@W:CL169:@XP_MSG">coregpio.v(317)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[1].gpin3[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[1].gpin1[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[1].gpin2[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:317:12:317:18:@W:CL169:@XP_MSG">coregpio.v(317)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[0].gpin3[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[0].gpin1[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[0].gpin2[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1582804706> | Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1582804706> | Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1582804706> | Optimizing register bit xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1582804706> | Optimizing register bit xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[2].APB_32.INTR_reg[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1582804706> | Pruning unused register xhdl1.GEN_BITS[3].APB_32.INTR_reg[3]. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT.v:9:7:9:19:@N:CG364:@XP_MSG">CoreGPIO_OUT.v(9)</a><!@TM:1582804706> | Synthesizing module CoreGPIO_OUT in library work.
Running optimization stage 1 on CoreGPIO_OUT .......
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:22:7:22:20:@N:CG775:@XP_MSG">corejtagdebug.v(22)</a><!@TM:1582804706> | Component COREJTAGDEBUG not found in library "work" or "__hyper__lib__", but found in library COREJTAGDEBUG_LIB
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:22:7:22:20:@N:CG364:@XP_MSG">corejtagdebug.v(22)</a><!@TM:1582804706> | Synthesizing module COREJTAGDEBUG in library COREJTAGDEBUG_LIB.

	FAMILY=32'b00000000000000000000000000011000
	NUM_DEBUG_TGTS=32'b00000000000000000000000000000001
	TGT_ACTIVE_HIGH_RESET_0=32'b00000000000000000000000000000001
	IR_CODE_TGT_0=8'b01010101
	TGT_ACTIVE_HIGH_RESET_1=32'b00000000000000000000000000000001
	IR_CODE_TGT_1=8'b01010110
	TGT_ACTIVE_HIGH_RESET_2=32'b00000000000000000000000000000001
	IR_CODE_TGT_2=8'b01010111
	TGT_ACTIVE_HIGH_RESET_3=32'b00000000000000000000000000000001
	IR_CODE_TGT_3=8'b01011000
	TGT_ACTIVE_HIGH_RESET_4=32'b00000000000000000000000000000001
	IR_CODE_TGT_4=8'b01011001
	TGT_ACTIVE_HIGH_RESET_5=32'b00000000000000000000000000000001
	IR_CODE_TGT_5=8'b01011010
	TGT_ACTIVE_HIGH_RESET_6=32'b00000000000000000000000000000001
	IR_CODE_TGT_6=8'b01011011
	TGT_ACTIVE_HIGH_RESET_7=32'b00000000000000000000000000000001
	IR_CODE_TGT_7=8'b01011100
	TGT_ACTIVE_HIGH_RESET_8=32'b00000000000000000000000000000001
	IR_CODE_TGT_8=8'b01011101
	TGT_ACTIVE_HIGH_RESET_9=32'b00000000000000000000000000000001
	IR_CODE_TGT_9=8'b01011110
	TGT_ACTIVE_HIGH_RESET_10=32'b00000000000000000000000000000001
	IR_CODE_TGT_10=8'b01011111
	TGT_ACTIVE_HIGH_RESET_11=32'b00000000000000000000000000000001
	IR_CODE_TGT_11=8'b01100000
	TGT_ACTIVE_HIGH_RESET_12=32'b00000000000000000000000000000001
	IR_CODE_TGT_12=8'b01100001
	TGT_ACTIVE_HIGH_RESET_13=32'b00000000000000000000000000000001
	IR_CODE_TGT_13=8'b01100010
	TGT_ACTIVE_HIGH_RESET_14=32'b00000000000000000000000000000001
	IR_CODE_TGT_14=8'b01100011
	TGT_ACTIVE_HIGH_RESET_15=32'b00000000000000000000000000000001
	IR_CODE_TGT_15=8'b01100100
	UJTAG_BYPASS=32'b00000000000000000000000000000000
	DELAY_NUM=32'b00000000000000000000000000100010
	IR_CODE_TGT=128'b01100100011000110110001001100001011000000101111101011110010111010101110001011011010110100101100101011000010101110101011001010101
	TGT_ACTIVE_HIGH_RESET=16'b1111111111111111
	USE_NEW_UJTAG=32'b00000000000000000000000000000001
	USE_UJTAG_WRAPPER=32'b00000000000000000000000000000001
   Generated name = COREJTAGDEBUG_Z11
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v:689:7:689:12:@N:CG364:@XP_MSG">igloo2.v(689)</a><!@TM:1582804706> | Synthesizing module UJTAG in library work.
Running optimization stage 1 on UJTAG .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_ujtag_wrapper.v:39:7:39:34:@N:CG364:@XP_MSG">corejtagdebug_ujtag_wrapper.v(39)</a><!@TM:1582804706> | Synthesizing module COREJTAGDEBUG_UJTAG_WRAPPER in library COREJTAGDEBUG_LIB.
Running optimization stage 1 on COREJTAGDEBUG_UJTAG_WRAPPER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_bufd.v:20:7:20:25:@N:CG364:@XP_MSG">corejtagdebug_bufd.v(20)</a><!@TM:1582804706> | Synthesizing module corejtagdebug_bufd in library COREJTAGDEBUG_LIB.

	DELAY_NUM=32'b00000000000000000000000000100010
   Generated name = corejtagdebug_bufd_34s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v:234:7:234:11:@N:CG364:@XP_MSG">igloo2.v(234)</a><!@TM:1582804706> | Synthesizing module BUFD in library work.
Running optimization stage 1 on BUFD .......
Running optimization stage 1 on corejtagdebug_bufd_34s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_uj_jtag.v:47:7:47:28:@N:CG364:@XP_MSG">corejtagdebug_uj_jtag.v(47)</a><!@TM:1582804706> | Synthesizing module COREJTAGDEBUG_UJ_JTAG in library COREJTAGDEBUG_LIB.

	FAMILY=32'b00000000000000000000000000011000
	SYNC_RESET=32'b00000000000000000000000000000000
	DELAY_NUM=32'b00000000000000000000000000100010
	IR_CODE_TGT=8'b01010101
	NUM_LEAD_PAD_BITS=8'b00000000
	NUM_TRAIL_PAD_BITS=8'b00000000
   Generated name = COREJTAGDEBUG_UJ_JTAG_24s_0s_34s_85_0_0
Running optimization stage 1 on COREJTAGDEBUG_UJ_JTAG_24s_0s_34s_85_0_0 .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_uj_jtag.v:212:44:212:52:@W:CL168:@XP_MSG">corejtagdebug_uj_jtag.v(212)</a><!@TM:1582804706> | Removing instance BUFD_TDI because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_uj_jtag.v:211:44:211:52:@W:CL168:@XP_MSG">corejtagdebug_uj_jtag.v(211)</a><!@TM:1582804706> | Removing instance BUFD_TMS because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v:362:7:362:13:@N:CG364:@XP_MSG">igloo2.v(362)</a><!@TM:1582804706> | Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:147:8:147:53:@W:CG360:@XP_MSG">corejtagdebug.v(147)</a><!@TM:1582804706> | Removing wire UJTAG_BYPASS_TDO_0, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:154:8:154:53:@W:CG360:@XP_MSG">corejtagdebug.v(154)</a><!@TM:1582804706> | Removing wire UJTAG_BYPASS_TDO_1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:161:8:161:53:@W:CG360:@XP_MSG">corejtagdebug.v(161)</a><!@TM:1582804706> | Removing wire UJTAG_BYPASS_TDO_2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:168:8:168:53:@W:CG360:@XP_MSG">corejtagdebug.v(168)</a><!@TM:1582804706> | Removing wire UJTAG_BYPASS_TDO_3, as there is no assignment to it.</font>
Running optimization stage 1 on COREJTAGDEBUG_Z11 .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:477:19:477:30:@W:CL168:@XP_MSG">corejtagdebug.v(477)</a><!@TM:1582804706> | Removing instance genblk3.genblk1.TGT_TCK_GLB because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:390:56:390:65:@W:CL168:@XP_MSG">corejtagdebug.v(390)</a><!@TM:1582804706> | Removing instance genblk2.genblk2[0].BUFD_TRST because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreJTAGDebug_0\CoreJTAGDebug_0.v:9:7:9:22:@N:CG364:@XP_MSG">CoreJTAGDebug_0.v(9)</a><!@TM:1582804706> | Synthesizing module CoreJTAGDebug_0 in library work.
Running optimization stage 1 on CoreJTAGDebug_0 .......
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:24:7:24:16:@N:CG775:@XP_MSG">coretimer.v(24)</a><!@TM:1582804706> | Component CoreTimer not found in library "work" or "__hyper__lib__", but found in library CORETIMER_LIB
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:24:7:24:16:@N:CG364:@XP_MSG">coretimer.v(24)</a><!@TM:1582804706> | Synthesizing module CoreTimer in library CORETIMER_LIB.

	WIDTH=32'b00000000000000000000000000100000
	INTACTIVEH=32'b00000000000000000000000000000001
	FAMILY=32'b00000000000000000000000000011000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreTimer_32s_1s_24s_0s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:273:37:273:42:@N:CG179:@XP_MSG">coretimer.v(273)</a><!@TM:1582804706> | Removing redundant assignment.
Running optimization stage 1 on CoreTimer_32s_1s_24s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@W:CL190:@XP_MSG">coretimer.v(146)</a><!@TM:1582804706> | Optimizing register bit CtrlReg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@W:CL190:@XP_MSG">coretimer.v(146)</a><!@TM:1582804706> | Optimizing register bit CtrlReg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@W:CL190:@XP_MSG">coretimer.v(146)</a><!@TM:1582804706> | Optimizing register bit CtrlReg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@W:CL190:@XP_MSG">coretimer.v(146)</a><!@TM:1582804706> | Optimizing register bit CtrlReg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@W:CL279:@XP_MSG">coretimer.v(146)</a><!@TM:1582804706> | Pruning register bits 6 to 3 of CtrlReg[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreTimer_0\CoreTimer_0.v:9:7:9:18:@N:CG364:@XP_MSG">CoreTimer_0.v(9)</a><!@TM:1582804706> | Synthesizing module CoreTimer_0 in library work.
Running optimization stage 1 on CoreTimer_0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreTimer_1\CoreTimer_1.v:9:7:9:18:@N:CG364:@XP_MSG">CoreTimer_1.v(9)</a><!@TM:1582804706> | Synthesizing module CoreTimer_1 in library work.
Running optimization stage 1 on CoreTimer_1 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Clock_gen.v:30:0:30:39:@N:CG364:@XP_MSG">Clock_gen.v(30)</a><!@TM:1582804706> | Synthesizing module CoreUARTapb_0_CoreUARTapb_0_0_Clock_gen in library work.

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreUARTapb_0_CoreUARTapb_0_0_Clock_gen_0s_0s
Running optimization stage 1 on CoreUARTapb_0_CoreUARTapb_0_0_Clock_gen_0s_0s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v:14:0:14:38:@N:CG364:@XP_MSG">Tx_async.v(14)</a><!@TM:1582804706> | Synthesizing module CoreUARTapb_0_CoreUARTapb_0_0_Tx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000000
	CUARTI1ll=32'b00000000000000000000000000000000
	CUARTl1ll=32'b00000000000000000000000000000001
	CUARTOO0l=32'b00000000000000000000000000000010
	CUARTIO0l=32'b00000000000000000000000000000011
	CUARTlO0l=32'b00000000000000000000000000000100
	CUARTOI0l=32'b00000000000000000000000000000101
	CUARTII0l=32'b00000000000000000000000000000110
   Generated name = CoreUARTapb_0_CoreUARTapb_0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v:605:0:605:6:@W:CG1340:@XP_MSG">Tx_async.v(605)</a><!@TM:1582804706> | Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v:605:0:605:6:@W:CG1340:@XP_MSG">Tx_async.v(605)</a><!@TM:1582804706> | Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.</font>
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v:870:0:870:9:@N:CG179:@XP_MSG">Tx_async.v(870)</a><!@TM:1582804706> | Removing redundant assignment.
Running optimization stage 1 on CoreUARTapb_0_CoreUARTapb_0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v:301:0:301:6:@W:CL190:@XP_MSG">Tx_async.v(301)</a><!@TM:1582804706> | Optimizing register bit CUARTI00l to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v:301:0:301:6:@W:CL169:@XP_MSG">Tx_async.v(301)</a><!@TM:1582804706> | Pruning unused register CUARTI00l. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v:14:0:14:38:@N:CG364:@XP_MSG">Rx_async.v(14)</a><!@TM:1582804706> | Synthesizing module CoreUARTapb_0_CoreUARTapb_0_0_Rx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	CUARTOIIl=32'b00000000000000000000000000000000
	CUARTIIIl=32'b00000000000000000000000000000001
	CUARTlIIl=32'b00000000000000000000000000000010
	CUARTOlIl=32'b00000000000000000000000000000011
   Generated name = CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v:750:0:750:8:@N:CG179:@XP_MSG">Rx_async.v(750)</a><!@TM:1582804706> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v:857:0:857:9:@N:CG179:@XP_MSG">Rx_async.v(857)</a><!@TM:1582804706> | Removing redundant assignment.
Running optimization stage 1 on CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v:1613:0:1613:6:@W:CL177:@XP_MSG">Rx_async.v(1613)</a><!@TM:1582804706> | Sharing sequential element CUARTI1l. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v:14:0:14:38:@N:CG364:@XP_MSG">CoreUART.v(14)</a><!@TM:1582804706> | Synthesizing module CoreUARTapb_0_CoreUARTapb_0_0_COREUART in library work.

	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreUARTapb_0_CoreUARTapb_0_0_COREUART_0s_0s_0s_24s_0s_0s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v:1338:0:1338:8:@N:CG179:@XP_MSG">CoreUART.v(1338)</a><!@TM:1582804706> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v:333:0:333:8:@W:CG133:@XP_MSG">CoreUART.v(333)</a><!@TM:1582804706> | Object CUARTlI0 is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on CoreUARTapb_0_CoreUARTapb_0_0_COREUART_0s_0s_0s_24s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v:1268:0:1268:6:@W:CL169:@XP_MSG">CoreUART.v(1268)</a><!@TM:1582804706> | Pruning unused register CUARTO10. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v:1159:0:1159:6:@W:CL169:@XP_MSG">CoreUART.v(1159)</a><!@TM:1582804706> | Pruning unused register CUARTOl0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v:1159:0:1159:6:@W:CL169:@XP_MSG">CoreUART.v(1159)</a><!@TM:1582804706> | Pruning unused register CUARTIl0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v:1106:0:1106:6:@W:CL169:@XP_MSG">CoreUART.v(1106)</a><!@TM:1582804706> | Pruning unused register CUARTIOl[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v:984:0:984:6:@W:CL169:@XP_MSG">CoreUART.v(984)</a><!@TM:1582804706> | Pruning unused register CUARTll0[1:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v:936:0:936:6:@W:CL169:@XP_MSG">CoreUART.v(936)</a><!@TM:1582804706> | Pruning unused register CUARTOI0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v:936:0:936:6:@W:CL169:@XP_MSG">CoreUART.v(936)</a><!@TM:1582804706> | Pruning unused register CUARTlO0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v:888:0:888:6:@W:CL169:@XP_MSG">CoreUART.v(888)</a><!@TM:1582804706> | Pruning unused register CUARTOO0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v:888:0:888:6:@W:CL169:@XP_MSG">CoreUART.v(888)</a><!@TM:1582804706> | Pruning unused register CUARTl1l. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v:405:0:405:6:@W:CL169:@XP_MSG">CoreUART.v(405)</a><!@TM:1582804706> | Pruning unused register CUARTIll. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v:14:0:14:41:@N:CG364:@XP_MSG">CoreUARTapb.v(14)</a><!@TM:1582804706> | Synthesizing module CoreUARTapb_0_CoreUARTapb_0_0_CoreUARTapb in library work.

	FAMILY=32'b00000000000000000000000000011000
	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	BAUD_VALUE=32'b00000000000000000000000000000001
	FIXEDMODE=32'b00000000000000000000000000000000
	PRG_BIT8=32'b00000000000000000000000000000000
	PRG_PARITY=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreUARTapb_0_CoreUARTapb_0_0_CoreUARTapb_Z12
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v:785:0:785:9:@N:CG179:@XP_MSG">CoreUARTapb.v(785)</a><!@TM:1582804706> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v:868:0:868:9:@N:CG179:@XP_MSG">CoreUARTapb.v(868)</a><!@TM:1582804706> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v:283:0:283:9:@W:CG133:@XP_MSG">CoreUARTapb.v(283)</a><!@TM:1582804706> | Object CUARTI1OI is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on CoreUARTapb_0_CoreUARTapb_0_0_CoreUARTapb_Z12 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0.v:9:7:9:20:@N:CG364:@XP_MSG">CoreUARTapb_0.v(9)</a><!@TM:1582804706> | Synthesizing module CoreUARTapb_0 in library work.
Running optimization stage 1 on CoreUARTapb_0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v:376:7:376:10:@N:CG364:@XP_MSG">igloo2.v(376)</a><!@TM:1582804706> | Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v:372:7:372:10:@N:CG364:@XP_MSG">igloo2.v(372)</a><!@TM:1582804706> | Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v:729:7:729:10:@N:CG364:@XP_MSG">igloo2.v(729)</a><!@TM:1582804706> | Synthesizing module CCC in library work.
Running optimization stage 1 on CCC .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\FCCC_0\FCCC_0_0\FCCC_0_FCCC_0_0_FCCC.v:5:7:5:27:@N:CG364:@XP_MSG">FCCC_0_FCCC_0_0_FCCC.v(5)</a><!@TM:1582804706> | Synthesizing module FCCC_0_FCCC_0_0_FCCC in library work.
Running optimization stage 1 on FCCC_0_FCCC_0_0_FCCC .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\FCCC_0\FCCC_0.v:9:7:9:13:@N:CG364:@XP_MSG">FCCC_0.v(9)</a><!@TM:1582804706> | Synthesizing module FCCC_0 in library work.
Running optimization stage 1 on FCCC_0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_int_xbar.v:64:7:64:78:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_int_xbar.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_XBAR in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_XBAR .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_identity_module.v:64:7:64:85:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_identity_module.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_IDENTITY_MODULE in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_IDENTITY_MODULE .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v:64:7:64:87:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_system_bus.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_SYSTEM_BUS in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v:693:2:693:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_system_bus.v(693)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v:164:13:164:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_system_bus.v(164)</a><!@TM:1582804706> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v:166:13:166:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_system_bus.v(166)</a><!@TM:1582804706> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v:168:13:168:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_system_bus.v(168)</a><!@TM:1582804706> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v:170:13:170:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_system_bus.v(170)</a><!@TM:1582804706> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v:172:13:172:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_system_bus.v(172)</a><!@TM:1582804706> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v:174:13:174:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_system_bus.v(174)</a><!@TM:1582804706> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v:692:10:692:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_system_bus.v(692)</a><!@TM:1582804706> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_SYSTEM_BUS .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v:64:7:64:75:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_queue.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v:233:2:233:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_queue.v(233)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v:87:13:87:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue.v(87)</a><!@TM:1582804706> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v:95:13:95:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue.v(95)</a><!@TM:1582804706> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v:103:13:103:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue.v(103)</a><!@TM:1582804706> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v:111:13:111:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue.v(111)</a><!@TM:1582804706> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v:119:13:119:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue.v(119)</a><!@TM:1582804706> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v:127:13:127:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue.v(127)</a><!@TM:1582804706> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v:135:13:135:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue.v(135)</a><!@TM:1582804706> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v:143:13:143:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue.v(143)</a><!@TM:1582804706> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v:145:13:145:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue.v(145)</a><!@TM:1582804706> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v:147:13:147:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue.v(147)</a><!@TM:1582804706> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v:232:10:232:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue.v(232)</a><!@TM:1582804706> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue.v(286)</a><!@TM:1582804706> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue.v(286)</a><!@TM:1582804706> | Found RAM ram_mask, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue.v(286)</a><!@TM:1582804706> | Found RAM ram_address, depth=2, width=31
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue.v(286)</a><!@TM:1582804706> | Found RAM ram_source, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue.v(286)</a><!@TM:1582804706> | Found RAM ram_size, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue.v(286)</a><!@TM:1582804706> | Found RAM ram_param, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue.v(286)</a><!@TM:1582804706> | Found RAM ram_opcode, depth=2, width=3
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v:64:7:64:77:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_queue_1.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_1 in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v:233:2:233:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_queue_1.v(233)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v:87:13:87:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_1.v(87)</a><!@TM:1582804706> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v:95:13:95:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_1.v(95)</a><!@TM:1582804706> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v:103:13:103:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_1.v(103)</a><!@TM:1582804706> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v:111:13:111:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_1.v(111)</a><!@TM:1582804706> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v:119:13:119:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_1.v(119)</a><!@TM:1582804706> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v:127:13:127:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_1.v(127)</a><!@TM:1582804706> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v:135:13:135:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_1.v(135)</a><!@TM:1582804706> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v:143:13:143:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_1.v(143)</a><!@TM:1582804706> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v:145:13:145:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_1.v(145)</a><!@TM:1582804706> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v:147:13:147:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_1.v(147)</a><!@TM:1582804706> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v:232:10:232:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_1.v(232)</a><!@TM:1582804706> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_1 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_1.v(286)</a><!@TM:1582804706> | Found RAM ram_error, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_1.v(286)</a><!@TM:1582804706> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_1.v(286)</a><!@TM:1582804706> | Found RAM ram_sink, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_1.v(286)</a><!@TM:1582804706> | Found RAM ram_source, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_1.v(286)</a><!@TM:1582804706> | Found RAM ram_size, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_1.v(286)</a><!@TM:1582804706> | Found RAM ram_param, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_1.v(286)</a><!@TM:1582804706> | Found RAM ram_opcode, depth=2, width=3
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v:64:7:64:77:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_queue_2.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_2 in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v:216:2:216:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_queue_2.v(216)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v:85:13:85:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_2.v(85)</a><!@TM:1582804706> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v:93:13:93:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_2.v(93)</a><!@TM:1582804706> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v:101:13:101:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_2.v(101)</a><!@TM:1582804706> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v:109:13:109:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_2.v(109)</a><!@TM:1582804706> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v:117:13:117:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_2.v(117)</a><!@TM:1582804706> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v:125:13:125:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_2.v(125)</a><!@TM:1582804706> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v:133:13:133:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_2.v(133)</a><!@TM:1582804706> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v:135:13:135:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_2.v(135)</a><!@TM:1582804706> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v:137:13:137:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_2.v(137)</a><!@TM:1582804706> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v:215:10:215:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_2.v(215)</a><!@TM:1582804706> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_2 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v:264:2:264:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_2.v(264)</a><!@TM:1582804706> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v:264:2:264:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_2.v(264)</a><!@TM:1582804706> | Found RAM ram_mask, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v:264:2:264:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_2.v(264)</a><!@TM:1582804706> | Found RAM ram_address, depth=2, width=31
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v:264:2:264:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_2.v(264)</a><!@TM:1582804706> | Found RAM ram_source, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v:264:2:264:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_2.v(264)</a><!@TM:1582804706> | Found RAM ram_size, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v:264:2:264:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_2.v(264)</a><!@TM:1582804706> | Found RAM ram_opcode, depth=2, width=3
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v:64:7:64:77:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_queue_3.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_3 in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v:233:2:233:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_queue_3.v(233)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v:87:13:87:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_3.v(87)</a><!@TM:1582804706> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v:95:13:95:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_3.v(95)</a><!@TM:1582804706> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v:103:13:103:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_3.v(103)</a><!@TM:1582804706> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v:111:13:111:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_3.v(111)</a><!@TM:1582804706> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v:119:13:119:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_3.v(119)</a><!@TM:1582804706> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v:127:13:127:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_3.v(127)</a><!@TM:1582804706> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v:135:13:135:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_3.v(135)</a><!@TM:1582804706> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v:143:13:143:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_3.v(143)</a><!@TM:1582804706> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v:145:13:145:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_3.v(145)</a><!@TM:1582804706> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v:147:13:147:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_3.v(147)</a><!@TM:1582804706> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v:232:10:232:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_3.v(232)</a><!@TM:1582804706> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_3 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_3.v(286)</a><!@TM:1582804706> | Found RAM ram_error, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_3.v(286)</a><!@TM:1582804706> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_3.v(286)</a><!@TM:1582804706> | Found RAM ram_sink, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_3.v(286)</a><!@TM:1582804706> | Found RAM ram_source, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_3.v(286)</a><!@TM:1582804706> | Found RAM ram_size, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_3.v(286)</a><!@TM:1582804706> | Found RAM ram_param, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_3.v(286)</a><!@TM:1582804706> | Found RAM ram_opcode, depth=2, width=3
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v:64:7:64:77:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_queue_4.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_4 in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v:165:2:165:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_queue_4.v(165)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v:79:13:79:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_4.v(79)</a><!@TM:1582804706> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v:87:13:87:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_4.v(87)</a><!@TM:1582804706> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v:95:13:95:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_4.v(95)</a><!@TM:1582804706> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v:103:13:103:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_4.v(103)</a><!@TM:1582804706> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v:105:13:105:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_4.v(105)</a><!@TM:1582804706> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v:107:13:107:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_4.v(107)</a><!@TM:1582804706> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v:164:10:164:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_4.v(164)</a><!@TM:1582804706> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_4 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v:198:2:198:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_4.v(198)</a><!@TM:1582804706> | Found RAM ram_source, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v:198:2:198:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_4.v(198)</a><!@TM:1582804706> | Found RAM ram_size, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v:198:2:198:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_4.v(198)</a><!@TM:1582804706> | Found RAM ram_opcode, depth=2, width=3
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus_slave_tlbuffer.v:64:7:64:104:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_tlbuffer_system_bus_slave_tlbuffer.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v:64:7:64:78:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_repeater.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v:160:2:160:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_repeater.v(160)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v:86:13:86:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_repeater.v(86)</a><!@TM:1582804706> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v:88:13:88:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_repeater.v(88)</a><!@TM:1582804706> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v:90:13:90:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_repeater.v(90)</a><!@TM:1582804706> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v:92:13:92:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_repeater.v(92)</a><!@TM:1582804706> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v:94:13:94:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_repeater.v(94)</a><!@TM:1582804706> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v:96:13:96:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_repeater.v(96)</a><!@TM:1582804706> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v:98:13:98:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_repeater.v(98)</a><!@TM:1582804706> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v:100:13:100:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_repeater.v(100)</a><!@TM:1582804706> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v:159:10:159:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_repeater.v(159)</a><!@TM:1582804706> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v:64:7:64:116:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v:523:2:523:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(523)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v:137:13:137:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(137)</a><!@TM:1582804706> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v:139:13:139:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(139)</a><!@TM:1582804706> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v:141:13:141:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(141)</a><!@TM:1582804706> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v:162:13:162:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(162)</a><!@TM:1582804706> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v:164:13:164:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(164)</a><!@TM:1582804706> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v:166:13:166:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(166)</a><!@TM:1582804706> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v:168:13:168:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(168)</a><!@TM:1582804706> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v:170:13:170:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(170)</a><!@TM:1582804706> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v:172:13:172:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(172)</a><!@TM:1582804706> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v:174:13:174:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(174)</a><!@TM:1582804706> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v:176:13:176:21:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(176)</a><!@TM:1582804706> | Object _RAND_10 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v:522:10:522:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(522)</a><!@TM:1582804706> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlsplitter_system_bus_master_tlsplitter.v:64:7:64:109:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_tlsplitter_system_bus_master_tlsplitter.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v:64:7:64:109:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v:278:2:278:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(278)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v:105:13:105:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(105)</a><!@TM:1582804706> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v:107:13:107:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(107)</a><!@TM:1582804706> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v:109:13:109:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(109)</a><!@TM:1582804706> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v:111:13:111:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(111)</a><!@TM:1582804706> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v:113:13:113:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(113)</a><!@TM:1582804706> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v:277:10:277:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(277)</a><!@TM:1582804706> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v:64:7:64:77:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_queue_6.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_6 in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v:233:2:233:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_queue_6.v(233)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v:87:13:87:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_6.v(87)</a><!@TM:1582804706> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v:95:13:95:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_6.v(95)</a><!@TM:1582804706> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v:103:13:103:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_6.v(103)</a><!@TM:1582804706> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v:111:13:111:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_6.v(111)</a><!@TM:1582804706> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v:119:13:119:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_6.v(119)</a><!@TM:1582804706> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v:127:13:127:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_6.v(127)</a><!@TM:1582804706> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v:135:13:135:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_6.v(135)</a><!@TM:1582804706> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v:143:13:143:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_6.v(143)</a><!@TM:1582804706> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v:145:13:145:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_6.v(145)</a><!@TM:1582804706> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v:147:13:147:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_6.v(147)</a><!@TM:1582804706> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v:232:10:232:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_queue_6.v(232)</a><!@TM:1582804706> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_6 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_6.v(286)</a><!@TM:1582804706> | Found RAM ram_error, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_6.v(286)</a><!@TM:1582804706> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_6.v(286)</a><!@TM:1582804706> | Found RAM ram_sink, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_6.v(286)</a><!@TM:1582804706> | Found RAM ram_source, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_6.v(286)</a><!@TM:1582804706> | Found RAM ram_size, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_6.v(286)</a><!@TM:1582804706> | Found RAM ram_param, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_6.v(286)</a><!@TM:1582804706> | Found RAM ram_opcode, depth=2, width=3
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v:64:7:64:93:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_tlcache_cork_system_bus.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v:747:2:747:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_tlcache_cork_system_bus.v(747)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v:111:13:111:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_tlcache_cork_system_bus.v(111)</a><!@TM:1582804706> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v:113:13:113:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_tlcache_cork_system_bus.v(113)</a><!@TM:1582804706> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v:115:13:115:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_axi_tlcache_cork_system_bus.v(115)</a><!@TM:1582804706> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>

Only the first 100 messages of id 'CG133' are reported. To see all messages use 'report_messages -log C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\synlog\BaseDesign_compiler.srr -id CG133' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG133} -count unlimited' in the Tcl shell.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v:64:7:64:92:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_tlfifofixer_system_bus.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v:303:2:303:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_tlfifofixer_system_bus.v(303)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_simple_lazy_module_system_bus_from_tiletile.v:64:7:64:113:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_simple_lazy_module_system_bus_from_tiletile.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_system_bus_sbus.v:64:7:64:85:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_system_bus_sbus.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v:64:7:64:90:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_periphery_bus.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_PERIPHERY_BUS in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v:513:2:513:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_periphery_bus.v(513)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_PERIPHERY_BUS .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlbuffer.v:64:7:64:107:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlbuffer.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_1.v:64:7:64:80:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_repeater_1.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_1 in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_1.v:146:2:146:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_repeater_1.v(146)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_1 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_3.v:64:7:64:80:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_repeater_3.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_3 in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_3.v:146:2:146:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_repeater_3.v(146)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_3 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v:64:7:64:115:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1012:2:1012:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1012)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1582804706> | Register bit _T_688 is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1582804706> | Register bit _T_912 is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1582804706> | Register bit _T_1136 is always 0.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v:64:7:64:120:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v:1126:2:1126:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1126)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v:1196:2:1196:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196)</a><!@TM:1582804706> | Pruning unused bits 2 to 1 of _T_232_0_bits_opcode[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v:1196:2:1196:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196)</a><!@TM:1582804706> | Register bit _T_232_0_lut[0] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v:1196:2:1196:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196)</a><!@TM:1582804706> | Pruning register bit 0 of _T_232_0_lut[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlfragmenter.v:64:7:64:111:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlfragmenter.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_periphery_bus_pbus.v:64:7:64:88:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_periphery_bus_pbus.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:64:7:64:80:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_4 in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:162:2:162:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(162)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_4 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget.v:64:7:64:84:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_tlwidth_widget.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget.v:477:2:477:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_tlwidth_widget.v(477)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_memory_bus.v:64:7:64:87:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_memory_bus.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_MEMORY_BUS in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_MEMORY_BUS .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlbuffer_memory_bus_master_tlbuffer.v:64:7:64:105:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_tlbuffer_memory_bus_master_tlbuffer.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_MEMORY_BUS_MASTER_TLBUFFER in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_MEMORY_BUS_MASTER_TLBUFFER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_memory_bus_mem_buses_0.v:64:7:64:92:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_memory_bus_mem_buses_0.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_MEMORY_BUS_MEM_BUSES_0 in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_MEMORY_BUS_MEM_BUSES_0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfilter.v:64:7:64:78:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_tlfilter.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFILTER in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFILTER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:64:7:64:83:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:87:2:87:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(87)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_10.v:64:7:64:78:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_queue_10.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_10 in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_10.v:175:2:175:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_queue_10.v(175)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_10 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:64:7:64:81:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4030:2:4030:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4030)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:2014:79:2014:111:@W:CL168:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(2014)</a><!@TM:1582804706> | Removing instance MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v:64:7:64:102:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v:545:2:545:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v(545)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dmito_tl_dmi2tl.v:64:7:64:85:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_dmito_tl_dmi2tl.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DMITO_TL_DMI2TL in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DMITO_TL_DMI2TL .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v:64:7:64:85:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_DMI_XBAR in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v:401:2:401:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(401)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_DMI_XBAR .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v:64:7:64:85:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_async_reset_reg.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w32_i0.v:64:7:64:96:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_async_reset_reg_vec_w32_i0.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0 in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w1_i0.v:64:7:64:95:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_async_reset_reg_vec_w1_i0.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v:64:7:64:99:@N:CG364:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v(64)</a><!@TM:1582804706> | Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER .......

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\synlog\BaseDesign_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v:246:2:246:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_async_queue_source.v(246)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v:74:2:74:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v(74)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W42_D1 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_sink.v:206:91:206:135:@W:CL168:@XP_MSG">miv_rv32ima_l1_axi_async_queue_sink.v(206)</a><!@TM:1582804706> | Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SOURCE_DM_INNER .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v:221:2:221:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_async_queue_source_1.v(221)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7047:2:7047:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7047)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_DM_INNER .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTCSReg_reserved2 is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTAUTOReg_reserved0[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTAUTOReg_reserved0[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTAUTOReg_reserved0[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTAUTOReg_reserved0[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTCSReg_datacount[0] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTCSReg_datacount[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTCSReg_datacount[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTCSReg_datacount[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTCSReg_datacount[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTCSReg_progbufsize[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTCSReg_progbufsize[1] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTCSReg_progbufsize[2] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTCSReg_progbufsize[3] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTCSReg_progbufsize[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTCSReg_reserved0[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTCSReg_reserved0[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTCSReg_reserved0[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTCSReg_reserved1[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTCSReg_reserved1[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTCSReg_reserved1[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTCSReg_reserved1[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTCSReg_reserved1[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTCSReg_reserved1[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTCSReg_reserved1[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTCSReg_reserved1[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTCSReg_reserved1[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTCSReg_reserved1[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTCSReg_reserved1[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTCSReg_reserved3[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTCSReg_reserved3[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTCSReg_reserved3[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTAUTOReg_autoexecdata[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTAUTOReg_autoexecdata[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTAUTOReg_autoexecdata[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTAUTOReg_autoexecdata[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTAUTOReg_autoexecdata[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTAUTOReg_autoexecdata[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTAUTOReg_autoexecdata[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTAUTOReg_autoexecdata[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTAUTOReg_autoexecdata[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTAUTOReg_autoexecdata[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTAUTOReg_autoexecdata[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTAUTOReg_autoexecprogbuf[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit ABSTRACTAUTOReg_autoexecprogbuf[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_0[0] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_0[1] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_0[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_0[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_0[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_0[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_0[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_0[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_0[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_0[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_0[25] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_0[26] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_0[30] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_0[31] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_1[0] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_1[1] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_1[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_1[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_1[4] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_1[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_1[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_1[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_1[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_1[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_1[12] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_1[13] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_1[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_1[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_1[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_1[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_1[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_1[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_1[21] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_1[22] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_1[23] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_1[24] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_1[25] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_1[26] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_1[27] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_1[28] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_1[29] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_1[30] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Register bit abstractGeneratedMem_1[31] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Pruning register bits 31 to 30 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Pruning register bits 26 to 25 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Pruning register bits 19 to 15 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Pruning register bit 6 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Pruning register bits 3 to 0 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Pruning register bits 31 to 21 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Pruning register bits 19 to 7 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Pruning register bits 4 to 0 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Pruning register bits 11 to 1 of ABSTRACTAUTOReg_autoexecdata[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Pruning register bits 15 to 14 of ABSTRACTAUTOReg_autoexecprogbuf[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v:74:2:74:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(74)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W54_D1 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1 .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_sink_1.v:206:91:206:135:@W:CL168:@XP_MSG">miv_rv32ima_l1_axi_async_queue_sink_1.v(206)</a><!@TM:1582804706> | Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v:246:2:246:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_async_queue_source_2.v(246)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SINK_DMI_XING .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v:74:2:74:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v(74)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W12_D1 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2 .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_sink_2.v:184:91:184:135:@W:CL168:@XP_MSG">miv_rv32ima_l1_axi_async_queue_sink_2.v(184)</a><!@TM:1582804706> | Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v:440:2:440:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v(440)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_TL_MASTER_XBAR .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_XBAR_INT_XBAR .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ARBITER .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_ext.v:78:4:78:11:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_tag_array_ext.v(78)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_ext.v:86:2:86:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_axi_tag_array_ext.v(86)</a><!@TM:1582804706> | Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_ext.v:106:21:106:39:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_tag_array_ext.v(106)</a><!@TM:1582804706> | Found RAM ram, depth=128, width=21
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v:79:4:79:11:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_data_arrays_0_ext.v(79)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v:87:2:87:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_axi_data_arrays_0_ext.v(87)</a><!@TM:1582804706> | Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v:110:21:110:39:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_data_arrays_0_ext.v(110)</a><!@TM:1582804706> | Found RAM ram, depth=2048, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v:110:21:110:39:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_data_arrays_0_ext.v(110)</a><!@TM:1582804706> | Found RAM ram, depth=2048, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v:110:21:110:39:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_data_arrays_0_ext.v(110)</a><!@TM:1582804706> | Found RAM ram, depth=2048, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v:110:21:110:39:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_data_arrays_0_ext.v(110)</a><!@TM:1582804706> | Found RAM ram, depth=2048, width=8
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DATA_ARRAY .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ARBITER_1 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlb.v:549:2:549:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_tlb.v(549)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLB .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AMOALU .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v:2559:2:2559:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_dcache_dcache.v(2559)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE .......
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v:2861:2:2861:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_axi_dcache_dcache.v(2861)</a><!@TM:1582804706> | Pruning unused bits 31 to 2 of uncachedReqs_0_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v:2861:2:2861:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_axi_dcache_dcache.v(2861)</a><!@TM:1582804706> | Pruning unused bits 31 to 13 of pstore1_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v:2861:2:2861:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_axi_dcache_dcache.v(2861)</a><!@TM:1582804706> | Pruning unused bits 31 to 13 of pstore2_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v:2861:2:2861:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_dcache_dcache.v(2861)</a><!@TM:1582804706> | Register bit s2_waw_hazard is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v:2861:2:2861:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_dcache_dcache.v(2861)</a><!@TM:1582804706> | Register bit _T_948 is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v:2861:2:2861:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_dcache_dcache.v(2861)</a><!@TM:1582804706> | Register bit s2_meta_correctable_errors is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v:2861:2:2861:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_dcache_dcache.v(2861)</a><!@TM:1582804706> | Register bit s2_meta_uncorrectable_errors is always 0.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v:79:4:79:11:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_tag_array_0_ext.v(79)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v:87:2:87:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_axi_tag_array_0_ext.v(87)</a><!@TM:1582804706> | Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v:107:21:107:39:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_tag_array_0_ext.v(107)</a><!@TM:1582804706> | Found RAM ram, depth=128, width=20
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v:79:4:79:11:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_data_arrays_0_0_ext.v(79)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v:87:2:87:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_axi_data_arrays_0_0_ext.v(87)</a><!@TM:1582804706> | Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v:107:21:107:39:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_data_arrays_0_0_ext.v(107)</a><!@TM:1582804706> | Found RAM ram, depth=2048, width=32
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v:342:2:342:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_icache_icache.v(342)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE .......
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v:396:2:396:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_axi_icache_icache.v(396)</a><!@TM:1582804706> | Pruning unused bits 5 to 0 of refill_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlb_1.v:302:2:302:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_tlb_1.v(302)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLB_1 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_shift_queue.v:397:2:397:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_shift_queue.v(397)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v:353:2:353:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_frontend_frontend.v(353)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v:407:2:407:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_frontend_frontend.v(407)</a><!@TM:1582804706> | Register bit s2_tlb_resp_miss is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v:407:2:407:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_frontend_frontend.v(407)</a><!@TM:1582804706> | Register bit s1_pc[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v:407:2:407:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_frontend_frontend.v(407)</a><!@TM:1582804706> | Register bit s1_pc[1] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v:407:2:407:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_axi_frontend_frontend.v(407)</a><!@TM:1582804706> | Pruning register bits 1 to 0 of s1_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v:233:2:233:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_queue_11.v(233)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_11 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_11.v(286)</a><!@TM:1582804706> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_11.v(286)</a><!@TM:1582804706> | Found RAM ram_mask, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_11.v(286)</a><!@TM:1582804706> | Found RAM ram_address, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_11.v(286)</a><!@TM:1582804706> | Found RAM ram_source, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_11.v(286)</a><!@TM:1582804706> | Found RAM ram_size, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_11.v(286)</a><!@TM:1582804706> | Found RAM ram_param, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_11.v(286)</a><!@TM:1582804706> | Found RAM ram_opcode, depth=2, width=3
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_13.v:159:2:159:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_queue_13.v(159)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_13 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_14.v:199:2:199:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_queue_14.v(199)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_14 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_14.v:242:2:242:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_14.v(242)</a><!@TM:1582804706> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_14.v:242:2:242:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_14.v(242)</a><!@TM:1582804706> | Found RAM ram_address, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_14.v:242:2:242:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_14.v(242)</a><!@TM:1582804706> | Found RAM ram_source, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_14.v:242:2:242:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_14.v(242)</a><!@TM:1582804706> | Found RAM ram_size, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_14.v:242:2:242:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_14.v(242)</a><!@TM:1582804706> | Found RAM ram_opcode, depth=2, width=3
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_15.v:111:2:111:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_queue_15.v(111)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_15 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v:78:2:78:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v(78)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK_1 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_HELLA_CACHE_ARBITER .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_RVCEXPANDER .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_IBUF .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1396:2:1396:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1396)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CSRFILE .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804706> | Register bit reg_mstatus_spp is always 0.

Only the first 100 messages of id 'CL189' are reported. To see all messages use 'report_messages -log C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\synlog\BaseDesign_compiler.srr -id CL189' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL189} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804706> | Pruning register bit 1 of reg_mtvec[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804706> | Pruning register bit 0 of reg_mepc[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804706> | Pruning register bits 31 to 12 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804706> | Pruning register bits 10 to 8 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804706> | Pruning register bits 6 to 4 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804706> | Pruning register bits 2 to 0 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804706> | Pruning register bits 31 to 13 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804706> | Pruning register bits 11 to 1 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804706> | Pruning register bits 1 to 0 of reg_dpc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ALU .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_mul_div.v:367:2:367:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_mul_div.v(367)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_MUL_DIV .......

	FORMAT=144'b011011010110000101111000001011010110001101101111011100100110010100101101011000110111100101100011011011000110010101110011001111010010010101100100
	DEFAULT=32'b00000000000000000000000000000000
   Generated name = MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PLUSARG_READER_max-core-cycles=%d_0s
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PLUSARG_READER_max-core-cycles=%d_0s .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v:2496:2:2496:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2496)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v:1486:126:1486:159:@W:CL168:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(1486)</a><!@TM:1582804706> | Removing instance MIV_RV32IMA_L1_AXI_PLUSARG_READER because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804706> | Pruning unused register _T_2405[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804706> | Pruning unused register _T_2407[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804706> | Pruning unused register _T_2410[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804706> | Pruning unused register _T_2412[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:CL265:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804706> | Removing unused bit 0 of _T_2151[31:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804706> | Found RAM _T_1151, depth=31, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804706> | Found RAM _T_1151, depth=31, width=32
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804706> | Pruning register bit 4 of ex_ctrl_mem_cmd[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE_2 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v:78:2:78:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(78)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_XING .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_16.v:155:2:155:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_queue_16.v(155)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_16 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_17.v:302:2:302:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_queue_17.v(302)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_17 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v:688:2:688:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_tlto_axi4_converter.v(688)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4_CONVERTER .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4ID_INDEXER_TRIM .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_18.v:107:2:107:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_queue_18.v(107)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_18 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_22.v:131:2:131:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_queue_22.v(131)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_22 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_22.v:154:2:154:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_22.v(154)</a><!@TM:1582804706> | Found RAM ram, depth=2, width=7
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v:267:2:267:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_queue_28.v(267)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_28 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v:330:2:330:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_28.v(330)</a><!@TM:1582804706> | Found RAM ram_qos, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v:330:2:330:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_28.v(330)</a><!@TM:1582804706> | Found RAM ram_prot, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v:330:2:330:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_28.v(330)</a><!@TM:1582804706> | Found RAM ram_cache, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v:330:2:330:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_28.v(330)</a><!@TM:1582804706> | Found RAM ram_lock, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v:330:2:330:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_28.v(330)</a><!@TM:1582804706> | Found RAM ram_burst, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v:330:2:330:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_28.v(330)</a><!@TM:1582804706> | Found RAM ram_size, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v:330:2:330:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_28.v(330)</a><!@TM:1582804706> | Found RAM ram_len, depth=2, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v:330:2:330:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_28.v(330)</a><!@TM:1582804706> | Found RAM ram_addr, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v:330:2:330:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_28.v(330)</a><!@TM:1582804706> | Found RAM ram_id, depth=2, width=4
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_29.v:165:2:165:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_queue_29.v(165)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_29 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_29.v:198:2:198:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_29.v(198)</a><!@TM:1582804706> | Found RAM ram_last, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_29.v:198:2:198:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_29.v(198)</a><!@TM:1582804706> | Found RAM ram_strb, depth=2, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_29.v:198:2:198:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_29.v(198)</a><!@TM:1582804706> | Found RAM ram_data, depth=2, width=64
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_30.v:148:2:148:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_queue_30.v(148)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_30 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_30.v:176:2:176:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_30.v(176)</a><!@TM:1582804706> | Found RAM ram_resp, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_30.v:176:2:176:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_30.v(176)</a><!@TM:1582804706> | Found RAM ram_id, depth=2, width=4
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_32.v:182:2:182:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_queue_32.v(182)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_32 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_32.v:220:2:220:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_32.v(220)</a><!@TM:1582804706> | Found RAM ram_last, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_32.v:220:2:220:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_32.v(220)</a><!@TM:1582804706> | Found RAM ram_resp, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_32.v:220:2:220:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_32.v(220)</a><!@TM:1582804706> | Found RAM ram_data, depth=2, width=64
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_32.v:220:2:220:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_32.v(220)</a><!@TM:1582804706> | Found RAM ram_id, depth=2, width=4
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v:267:2:267:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_queue_33.v(267)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_33 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v:330:2:330:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_33.v(330)</a><!@TM:1582804706> | Found RAM ram_qos, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v:330:2:330:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_33.v(330)</a><!@TM:1582804706> | Found RAM ram_prot, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v:330:2:330:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_33.v(330)</a><!@TM:1582804706> | Found RAM ram_cache, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v:330:2:330:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_33.v(330)</a><!@TM:1582804706> | Found RAM ram_lock, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v:330:2:330:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_33.v(330)</a><!@TM:1582804706> | Found RAM ram_burst, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v:330:2:330:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_33.v(330)</a><!@TM:1582804706> | Found RAM ram_size, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v:330:2:330:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_33.v(330)</a><!@TM:1582804706> | Found RAM ram_len, depth=2, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v:330:2:330:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_33.v(330)</a><!@TM:1582804706> | Found RAM ram_addr, depth=2, width=31
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v:330:2:330:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_33.v(330)</a><!@TM:1582804706> | Found RAM ram_id, depth=2, width=4
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v:199:2:199:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_queue_48.v(199)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_48 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v:242:2:242:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_48.v(242)</a><!@TM:1582804706> | Found RAM ram_last, depth=8, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v:242:2:242:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_48.v(242)</a><!@TM:1582804706> | Found RAM ram_user, depth=8, width=7
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v:242:2:242:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_48.v(242)</a><!@TM:1582804706> | Found RAM ram_resp, depth=8, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v:242:2:242:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_48.v(242)</a><!@TM:1582804706> | Found RAM ram_data, depth=8, width=64
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v:242:2:242:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_axi_queue_48.v(242)</a><!@TM:1582804706> | Found RAM ram_id, depth=8, width=4
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v:1028:2:1028:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_axi4deinterleaver.v(1028)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v:1062:2:1062:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_axi_axi4deinterleaver.v(1062)</a><!@TM:1582804706> | Pruning register bit 3 of _T_658[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4ID_INDEXER .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_54.v:302:2:302:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_queue_54.v(302)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_54 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4.v:688:2:688:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_tlto_axi4.v(688)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_55.v:141:2:141:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_queue_55.v(141)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_55 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_56.v:131:2:131:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_queue_56.v(131)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_56 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlerror_error.v:379:2:379:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_tlerror_error.v(379)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v:493:2:493:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_capture_update_chain.v(493)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain_1.v:611:2:611:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_capture_update_chain_1.v(611)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_1 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v:357:2:357:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_capture_chain.v(357)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CAPTURE_CHAIN .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_negative_edge_latch.v:74:2:74:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_negative_edge_latch.v(74)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_JTAG_STATE_MACHINE .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain_2.v:146:2:146:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_capture_update_chain_2.v(146)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_2 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_negative_edge_latch_2.v:77:2:77:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_negative_edge_latch_2.v(77)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_2 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v:102:2:102:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_jtag_bypass_chain.v(102)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_debug_transport_module_jtag.v:467:2:467:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_debug_transport_module_jtag.v(467)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket_system.v:2270:2:2270:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_axi_rocket_system.v(2270)</a><!@TM:1582804706> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM .......

	RESET_VECTOR_ADDR_1=32'b00000000000000000110000000000000
	RESET_VECTOR_ADDR_0=32'b00000000000000000000000000000000
	MASTER_TYPE=32'b00000000000000000000000000000000
	MEM_WID=4'b0101
	MMIO_WID=4'b0101
   Generated name = MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_AXI_AXIGLUE_BRIDGE .......
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v:475:34:475:35:@W:CG781:@XP_MSG">miv_rv32ima_l1_axi.v(475)</a><!@TM:1582804706> | Input AXI_MSLAVE_MEM_BUSER on instance axi_bridge is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v:495:34:495:35:@W:CG781:@XP_MSG">miv_rv32ima_l1_axi.v(495)</a><!@TM:1582804706> | Input AXI_MSLAVE_MEM_RUSER on instance axi_bridge is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v:520:35:520:36:@W:CG781:@XP_MSG">miv_rv32ima_l1_axi.v(520)</a><!@TM:1582804706> | Input AXI_MSLAVE_MMIO_BUSER on instance axi_bridge is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v:540:35:540:36:@W:CG781:@XP_MSG">miv_rv32ima_l1_axi.v(540)</a><!@TM:1582804706> | Input AXI_MSLAVE_MMIO_RUSER on instance axi_bridge is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v:147:34:147:46:@W:CG360:@XP_MSG">miv_rv32ima_l1_axi.v(147)</a><!@TM:1582804706> | Removing wire MMIO_AXI_WID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v:148:34:148:45:@W:CG360:@XP_MSG">miv_rv32ima_l1_axi.v(148)</a><!@TM:1582804706> | Removing wire MEM_AXI_WID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v:184:19:184:31:@W:CG360:@XP_MSG">miv_rv32ima_l1_axi.v(184)</a><!@TM:1582804706> | Removing wire MEM_AWREGION, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v:186:19:186:29:@W:CG360:@XP_MSG">miv_rv32ima_l1_axi.v(186)</a><!@TM:1582804706> | Removing wire MEM_AWUSER, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v:192:19:192:28:@W:CG360:@XP_MSG">miv_rv32ima_l1_axi.v(192)</a><!@TM:1582804706> | Removing wire MEM_WUSER, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v:208:19:208:31:@W:CG360:@XP_MSG">miv_rv32ima_l1_axi.v(208)</a><!@TM:1582804706> | Removing wire MEM_ARREGION, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v:210:19:210:29:@W:CG360:@XP_MSG">miv_rv32ima_l1_axi.v(210)</a><!@TM:1582804706> | Removing wire MEM_ARUSER, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v:228:19:228:32:@W:CG360:@XP_MSG">miv_rv32ima_l1_axi.v(228)</a><!@TM:1582804706> | Removing wire MMIO_AWREGION, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v:230:19:230:30:@W:CG360:@XP_MSG">miv_rv32ima_l1_axi.v(230)</a><!@TM:1582804706> | Removing wire MMIO_AWUSER, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v:236:19:236:29:@W:CG360:@XP_MSG">miv_rv32ima_l1_axi.v(236)</a><!@TM:1582804706> | Removing wire MMIO_WUSER, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v:252:19:252:32:@W:CG360:@XP_MSG">miv_rv32ima_l1_axi.v(252)</a><!@TM:1582804706> | Removing wire MMIO_ARREGION, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v:254:19:254:30:@W:CG360:@XP_MSG">miv_rv32ima_l1_axi.v(254)</a><!@TM:1582804706> | Removing wire MMIO_ARUSER, as there is no assignment to it.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v:147:34:147:46:@W:CL318:@XP_MSG">miv_rv32ima_l1_axi.v(147)</a><!@TM:1582804706> | *Output MMIO_AXI_WID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v:148:34:148:45:@W:CL318:@XP_MSG">miv_rv32ima_l1_axi.v(148)</a><!@TM:1582804706> | *Output MEM_AXI_WID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0 .......
Running optimization stage 1 on RCOSC_25_50MHZ .......
Running optimization stage 1 on OSC_0_OSC_0_0_OSC .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\OSC_0\OSC_0_0\OSC_0_OSC_0_0_OSC.v:16:7:16:25:@W:CL318:@XP_MSG">OSC_0_OSC_0_0_OSC.v(16)</a><!@TM:1582804706> | *Output RCOSC_25_50MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\OSC_0\OSC_0_0\OSC_0_OSC_0_0_OSC.v:17:7:17:21:@W:CL318:@XP_MSG">OSC_0_OSC_0_0_OSC.v(17)</a><!@TM:1582804706> | *Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\OSC_0\OSC_0_0\OSC_0_OSC_0_0_OSC.v:18:7:18:21:@W:CL318:@XP_MSG">OSC_0_OSC_0_0_OSC.v(18)</a><!@TM:1582804706> | *Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\OSC_0\OSC_0_0\OSC_0_OSC_0_0_OSC.v:19:7:19:17:@W:CL318:@XP_MSG">OSC_0_OSC_0_0_OSC.v(19)</a><!@TM:1582804706> | *Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\OSC_0\OSC_0_0\OSC_0_OSC_0_0_OSC.v:20:7:20:17:@W:CL318:@XP_MSG">OSC_0_OSC_0_0_OSC.v(20)</a><!@TM:1582804706> | *Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Running optimization stage 1 on OSC_0 .......
Running optimization stage 1 on reset_synchronizer .......
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\CoreAHBLSRAM.v:29:7:29:35:@N:CG775:@XP_MSG">CoreAHBLSRAM.v(29)</a><!@TM:1582804706> | Component SRAM_0_SRAM_0_0_COREAHBLSRAM not found in library "work" or "__hyper__lib__", but found in library COREAHBLSRAM_LIB

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=2'b00
	AHB_WR=2'b01
	AHB_RD=2'b10
	AHB_DWIDTH=32'b00000000000000000000000000100000
	AHB_AWIDTH=32'b00000000000000000000000000100000
	RESP_OKAY=2'b00
	RESP_ERROR=2'b01
	TRN_IDLE=2'b00
	TRN_BUSY=2'b01
	TRN_SEQ=2'b11
	TRN_NONSEQ=2'b10
	SINGLE=3'b000
	INCR=3'b001
	WRAP4=3'b010
	INCR4=3'b011
	WRAP8=3'b100
	INCR8=3'b101
	WRAP16=3'b110
	INCR16=3'b111
   Generated name = SRAM_0_SRAM_0_0_AHBLSramIf_Z13
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\AHBLSramIf.v:328:21:328:26:@N:CG179:@XP_MSG">AHBLSramIf.v(328)</a><!@TM:1582804706> | Removing redundant assignment.
Running optimization stage 1 on SRAM_0_SRAM_0_0_AHBLSramIf_Z13 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\AHBLSramIf.v:184:3:184:9:@W:CL169:@XP_MSG">AHBLSramIf.v(184)</a><!@TM:1582804706> | Pruning unused register HWDATA_d[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\AHBLSramIf.v:184:3:184:9:@W:CL169:@XP_MSG">AHBLSramIf.v(184)</a><!@TM:1582804706> | Pruning unused register HTRANS_d[1:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\AHBLSramIf.v:184:3:184:9:@W:CL169:@XP_MSG">AHBLSramIf.v(184)</a><!@TM:1582804706> | Pruning unused register HBURST_d[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\AHBLSramIf.v:184:3:184:9:@W:CL169:@XP_MSG">AHBLSramIf.v(184)</a><!@TM:1582804706> | Pruning unused register HSEL_d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\AHBLSramIf.v:184:3:184:9:@W:CL169:@XP_MSG">AHBLSramIf.v(184)</a><!@TM:1582804706> | Pruning unused register HREADYIN_d. Make sure that there are no unused intermediate registers.</font>

	SEL_SRAM_TYPE=32'b00000000000000000000000000000000
	LSRAM_NUM_LOCATIONS_DWIDTH32=32'b00000000000000001000000000000000
	LSRAM_NUM_LOCATIONS_4=32'b00000000000000001000000000000000
	USRAM_NUM_LOCATIONS_DWIDTH32=32'b00000000000000000000000010000000
	USRAM_NUM_LOCATIONS_4=32'b00000000000000000000000000100000
	AHB_DWIDTH=32'b00000000000000000000000000100000
	SYNC_RESET=32'b00000000000000000000000000000000
	S_IDLE=2'b00
	S_WR=2'b01
	S_RD=2'b10
   Generated name = SRAM_0_SRAM_0_0_SramCtrlIf_0s_32768s_32768s_128s_32s_32s_0s_0_1_2
Running optimization stage 1 on RAM1K18 .......

	DEPTH=32'b00000000000000001000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	AHB_DWIDTH=32'b00000000000000000000000000100000
   Generated name = SRAM_0_SRAM_0_0_lsram_2048to139264x8_32768s_0s_32s
Running optimization stage 1 on SRAM_0_SRAM_0_0_lsram_2048to139264x8_32768s_0s_32s .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9909:10:9909:17:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9909)</a><!@TM:1582804706> | Removing instance block17 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9889:9:9889:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9889)</a><!@TM:1582804706> | Removing instance block18 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9868:10:9868:17:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9868)</a><!@TM:1582804706> | Removing instance block19 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9848:9:9848:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9848)</a><!@TM:1582804706> | Removing instance block20 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9827:9:9827:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9827)</a><!@TM:1582804706> | Removing instance block21 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9807:9:9807:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9807)</a><!@TM:1582804706> | Removing instance block22 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9786:9:9786:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9786)</a><!@TM:1582804706> | Removing instance block23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9765:9:9765:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9765)</a><!@TM:1582804706> | Removing instance block24 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9744:9:9744:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9744)</a><!@TM:1582804706> | Removing instance block25 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9724:9:9724:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9724)</a><!@TM:1582804706> | Removing instance block26 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9704:9:9704:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9704)</a><!@TM:1582804706> | Removing instance block27 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9683:9:9683:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9683)</a><!@TM:1582804706> | Removing instance block28 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9662:9:9662:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9662)</a><!@TM:1582804706> | Removing instance block29 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9640:9:9640:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9640)</a><!@TM:1582804706> | Removing instance block30 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9619:9:9619:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9619)</a><!@TM:1582804706> | Removing instance block31 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9599:9:9599:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9599)</a><!@TM:1582804706> | Removing instance block32 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9578:9:9578:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9578)</a><!@TM:1582804706> | Removing instance block33 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9558:9:9558:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9558)</a><!@TM:1582804706> | Removing instance block34 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9538:9:9538:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9538)</a><!@TM:1582804706> | Removing instance block35 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9517:10:9517:17:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9517)</a><!@TM:1582804706> | Removing instance block36 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9497:9:9497:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9497)</a><!@TM:1582804706> | Removing instance block37 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9477:9:9477:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9477)</a><!@TM:1582804706> | Removing instance block38 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9456:9:9456:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9456)</a><!@TM:1582804706> | Removing instance block39 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9435:9:9435:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9435)</a><!@TM:1582804706> | Removing instance block40 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9415:9:9415:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9415)</a><!@TM:1582804706> | Removing instance block41 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9394:9:9394:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9394)</a><!@TM:1582804706> | Removing instance block42 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9373:9:9373:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9373)</a><!@TM:1582804706> | Removing instance block43 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9352:9:9352:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9352)</a><!@TM:1582804706> | Removing instance block44 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9331:9:9331:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9331)</a><!@TM:1582804706> | Removing instance block45 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9310:9:9310:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9310)</a><!@TM:1582804706> | Removing instance block46 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9289:9:9289:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9289)</a><!@TM:1582804706> | Removing instance block47 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9268:9:9268:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9268)</a><!@TM:1582804706> | Removing instance block48 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9247:9:9247:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9247)</a><!@TM:1582804706> | Removing instance block49 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9226:9:9226:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9226)</a><!@TM:1582804706> | Removing instance block50 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9205:9:9205:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9205)</a><!@TM:1582804706> | Removing instance block51 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9184:9:9184:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9184)</a><!@TM:1582804706> | Removing instance block52 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9163:9:9163:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9163)</a><!@TM:1582804706> | Removing instance block53 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9142:9:9142:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9142)</a><!@TM:1582804706> | Removing instance block54 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9121:9:9121:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9121)</a><!@TM:1582804706> | Removing instance block55 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9100:9:9100:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9100)</a><!@TM:1582804706> | Removing instance block56 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9079:9:9079:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9079)</a><!@TM:1582804706> | Removing instance block57 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9058:9:9058:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9058)</a><!@TM:1582804706> | Removing instance block58 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9037:9:9037:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9037)</a><!@TM:1582804706> | Removing instance block59 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9016:9:9016:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(9016)</a><!@TM:1582804706> | Removing instance block60 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:8995:9:8995:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(8995)</a><!@TM:1582804706> | Removing instance block61 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:8974:9:8974:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(8974)</a><!@TM:1582804706> | Removing instance block62 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:8953:9:8953:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(8953)</a><!@TM:1582804706> | Removing instance block63 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:8933:9:8933:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(8933)</a><!@TM:1582804706> | Removing instance block64 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:8913:9:8913:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(8913)</a><!@TM:1582804706> | Removing instance block65 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:8893:9:8893:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(8893)</a><!@TM:1582804706> | Removing instance block66 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:8872:9:8872:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(8872)</a><!@TM:1582804706> | Removing instance block67 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:8851:9:8851:16:@W:CL168:@XP_MSG">lsram_2048to139264x8.v(8851)</a><!@TM:1582804706> | Removing instance block68 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:586:4:586:10:@W:CL169:@XP_MSG">lsram_2048to139264x8.v(586)</a><!@TM:1582804706> | Pruning unused register ckRdAddr[15:9]. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\SramCtrlIf.v:356:26:356:39:@N:CG179:@XP_MSG">SramCtrlIf.v(356)</a><!@TM:1582804706> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\SramCtrlIf.v:111:31:111:43:@W:CG360:@XP_MSG">SramCtrlIf.v(111)</a><!@TM:1582804706> | Removing wire u_BUSY_all_0, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\SramCtrlIf.v:112:31:112:43:@W:CG360:@XP_MSG">SramCtrlIf.v(112)</a><!@TM:1582804706> | Removing wire u_BUSY_all_1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\SramCtrlIf.v:113:31:113:43:@W:CG360:@XP_MSG">SramCtrlIf.v(113)</a><!@TM:1582804706> | Removing wire u_BUSY_all_2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\SramCtrlIf.v:114:31:114:43:@W:CG360:@XP_MSG">SramCtrlIf.v(114)</a><!@TM:1582804706> | Removing wire u_BUSY_all_3, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\SramCtrlIf.v:116:31:116:43:@W:CG360:@XP_MSG">SramCtrlIf.v(116)</a><!@TM:1582804706> | Removing wire l_BUSY_all_1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\SramCtrlIf.v:117:31:117:43:@W:CG360:@XP_MSG">SramCtrlIf.v(117)</a><!@TM:1582804706> | Removing wire l_BUSY_all_2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\SramCtrlIf.v:118:31:118:43:@W:CG360:@XP_MSG">SramCtrlIf.v(118)</a><!@TM:1582804706> | Removing wire l_BUSY_all_3, as there is no assignment to it.</font>
Running optimization stage 1 on SRAM_0_SRAM_0_0_SramCtrlIf_0s_32768s_32768s_128s_32s_32s_0s_0_1_2 .......

	FAMILY=32'b00000000000000000000000000011000
	AHB_DWIDTH=32'b00000000000000000000000000100000
	AHB_AWIDTH=32'b00000000000000000000000000100000
	LSRAM_NUM_LOCATIONS_DWIDTH32=32'b00000000000000001000000000000000
	USRAM_NUM_LOCATIONS_DWIDTH32=32'b00000000000000000000000010000000
	SEL_SRAM_TYPE=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = SRAM_0_SRAM_0_0_COREAHBLSRAM_24s_32s_32s_32768s_128s_0s_0s
Running optimization stage 1 on SRAM_0_SRAM_0_0_COREAHBLSRAM_24s_32s_32s_32768s_128s_0s_0s .......
Running optimization stage 1 on SRAM_0 .......
Running optimization stage 1 on SYSRESET .......
Running optimization stage 1 on BaseDesign .......
Running optimization stage 2 on BaseDesign .......
Running optimization stage 2 on SYSRESET .......
Running optimization stage 2 on SRAM_0 .......
Running optimization stage 2 on SRAM_0_SRAM_0_0_COREAHBLSRAM_24s_32s_32s_32768s_128s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\CoreAHBLSRAM.v:69:28:69:33:@W:CL246:@XP_MSG">CoreAHBLSRAM.v(69)</a><!@TM:1582804706> | Input port bits 31 to 20 of HADDR[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on SRAM_0_SRAM_0_0_lsram_2048to139264x8_32768s_0s_32s .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:64:26:64:35:@W:CL246:@XP_MSG">lsram_2048to139264x8.v(64)</a><!@TM:1582804706> | Input port bits 15 to 13 of writeAddr[15:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:65:26:65:34:@W:CL246:@XP_MSG">lsram_2048to139264x8.v(65)</a><!@TM:1582804706> | Input port bits 15 to 13 of readAddr[15:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v:65:26:65:34:@W:CL246:@XP_MSG">lsram_2048to139264x8.v(65)</a><!@TM:1582804706> | Input port bits 8 to 0 of readAddr[15:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on RAM1K18 .......
Running optimization stage 2 on SRAM_0_SRAM_0_0_SramCtrlIf_0s_32768s_32768s_128s_32s_32s_0s_0_1_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\SramCtrlIf.v:138:3:138:9:@N:CL201:@XP_MSG">SramCtrlIf.v(138)</a><!@TM:1582804706> | Trying to extract state machine for register sramcurr_state.
Extracted state machine for register sramcurr_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\SramCtrlIf.v:78:29:78:41:@W:CL246:@XP_MSG">SramCtrlIf.v(78)</a><!@TM:1582804706> | Input port bits 19 to 18 of ahbsram_addr[19:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\SramCtrlIf.v:118:31:118:43:@W:CL156:@XP_MSG">SramCtrlIf.v(118)</a><!@TM:1582804706> | *Input l_BUSY_all_3 to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\SramCtrlIf.v:80:29:80:48:@N:CL159:@XP_MSG">SramCtrlIf.v(80)</a><!@TM:1582804706> | Input ahbsram_wdata_usram is unused.
Running optimization stage 2 on SRAM_0_SRAM_0_0_AHBLSramIf_Z13 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\AHBLSramIf.v:209:3:209:9:@N:CL201:@XP_MSG">AHBLSramIf.v(209)</a><!@TM:1582804706> | Trying to extract state machine for register ahbcurr_state.
Extracted state machine for register ahbcurr_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\AHBLSramIf.v:108:28:108:32:@N:CL159:@XP_MSG">AHBLSramIf.v(108)</a><!@TM:1582804706> | Input BUSY is unused.
Running optimization stage 2 on reset_synchronizer .......
Running optimization stage 2 on OSC_0 .......
Running optimization stage 2 on OSC_0_OSC_0_0_OSC .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\OSC_0\OSC_0_0\OSC_0_OSC_0_0_OSC.v:14:7:14:10:@N:CL159:@XP_MSG">OSC_0_OSC_0_0_OSC.v(14)</a><!@TM:1582804706> | Input XTL is unused.
Running optimization stage 2 on RCOSC_25_50MHZ .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_AXI_AXIGLUE_BRIDGE .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_gluebridge.v:16:19:16:46:@N:CL159:@XP_MSG">miv_rv32ima_l1_axi_gluebridge.v(16)</a><!@TM:1582804706> | Input AXI_MIRROR_MST_MEM_AWREGION is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s .......
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v:184:19:184:31:@W:CL156:@XP_MSG">miv_rv32ima_l1_axi.v(184)</a><!@TM:1582804706> | *Input MEM_AWREGION[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v:186:19:186:29:@W:CL156:@XP_MSG">miv_rv32ima_l1_axi.v(186)</a><!@TM:1582804706> | *Input MEM_AWUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v:192:19:192:28:@W:CL156:@XP_MSG">miv_rv32ima_l1_axi.v(192)</a><!@TM:1582804706> | *Input MEM_WUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v:208:19:208:31:@W:CL156:@XP_MSG">miv_rv32ima_l1_axi.v(208)</a><!@TM:1582804706> | *Input MEM_ARREGION[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v:210:19:210:29:@W:CL156:@XP_MSG">miv_rv32ima_l1_axi.v(210)</a><!@TM:1582804706> | *Input MEM_ARUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v:228:19:228:32:@W:CL156:@XP_MSG">miv_rv32ima_l1_axi.v(228)</a><!@TM:1582804706> | *Input MMIO_AWREGION[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v:230:19:230:30:@W:CL156:@XP_MSG">miv_rv32ima_l1_axi.v(230)</a><!@TM:1582804706> | *Input MMIO_AWUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v:236:19:236:29:@W:CL156:@XP_MSG">miv_rv32ima_l1_axi.v(236)</a><!@TM:1582804706> | *Input MMIO_WUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v:252:19:252:32:@W:CL156:@XP_MSG">miv_rv32ima_l1_axi.v(252)</a><!@TM:1582804706> | *Input MMIO_ARREGION[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v:254:19:254:30:@W:CL156:@XP_MSG">miv_rv32ima_l1_axi.v(254)</a><!@TM:1582804706> | *Input MMIO_ARUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v:66:10:66:15:@N:CL159:@XP_MSG">miv_rv32ima_l1_axi_jtag_bypass_chain.v(66)</a><!@TM:1582804706> | Input reset is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v:70:10:70:27:@N:CL159:@XP_MSG">miv_rv32ima_l1_axi_jtag_bypass_chain.v(70)</a><!@TM:1582804706> | Input io_chainIn_update is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_2 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_2 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain_2.v:66:15:66:20:@N:CL159:@XP_MSG">miv_rv32ima_l1_axi_capture_update_chain_2.v(66)</a><!@TM:1582804706> | Input reset is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_JTAG_STATE_MACHINE .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CAPTURE_CHAIN .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v:491:2:491:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_axi_capture_chain.v(491)</a><!@TM:1582804706> | Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v:491:2:491:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_axi_capture_chain.v(491)</a><!@TM:1582804706> | Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v:491:2:491:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_axi_capture_chain.v(491)</a><!@TM:1582804706> | Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v:491:2:491:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_axi_capture_chain.v(491)</a><!@TM:1582804706> | Found sequential shift regs with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v:491:2:491:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_axi_capture_chain.v(491)</a><!@TM:1582804706> | Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v:66:16:66:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_axi_capture_chain.v(66)</a><!@TM:1582804706> | Input reset is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v:70:16:70:33:@N:CL159:@XP_MSG">miv_rv32ima_l1_axi_capture_chain.v(70)</a><!@TM:1582804706> | Input io_chainIn_update is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain_1.v:66:16:66:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_axi_capture_update_chain_1.v(66)</a><!@TM:1582804706> | Input reset is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v:627:2:627:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_axi_capture_update_chain.v(627)</a><!@TM:1582804706> | Found sequential shift regs with address depth of 16 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v:627:2:627:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_axi_capture_update_chain.v(627)</a><!@TM:1582804706> | Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v:627:2:627:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_axi_capture_update_chain.v(627)</a><!@TM:1582804706> | Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v:66:15:66:20:@N:CL159:@XP_MSG">miv_rv32ima_l1_axi_capture_update_chain.v(66)</a><!@TM:1582804706> | Input reset is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_56 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_56.v:65:15:65:20:@N:CL159:@XP_MSG">miv_rv32ima_l1_axi_queue_56.v(65)</a><!@TM:1582804706> | Input clock is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_56.v:66:15:66:20:@N:CL159:@XP_MSG">miv_rv32ima_l1_axi_queue_56.v(66)</a><!@TM:1582804706> | Input reset is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_56.v:67:15:67:27:@N:CL159:@XP_MSG">miv_rv32ima_l1_axi_queue_56.v(67)</a><!@TM:1582804706> | Input io_deq_ready is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_55 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4.v:69:16:69:37:@W:CL246:@XP_MSG">miv_rv32ima_l1_axi_tlto_axi4.v(69)</a><!@TM:1582804706> | Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_54 .......
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_54.v:367:2:367:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_axi_queue_54.v(367)</a><!@TM:1582804706> | Removing register 'ram_cache[0]' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_54.v:367:2:367:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_axi_queue_54.v(367)</a><!@TM:1582804706> | Removing register 'ram_lock[0]' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_54.v:367:2:367:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_axi_queue_54.v(367)</a><!@TM:1582804706> | Removing register 'ram_qos[0]' because it is only assigned 0 or its original value.</font>
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4ID_INDEXER .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4id_indexer.v:125:16:125:34:@W:CL247:@XP_MSG">miv_rv32ima_l1_axi_axi4id_indexer.v(125)</a><!@TM:1582804706> | Input port bit 3 of auto_out_b_bits_id[3:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4id_indexer.v:142:16:142:34:@W:CL247:@XP_MSG">miv_rv32ima_l1_axi_axi4id_indexer.v(142)</a><!@TM:1582804706> | Input port bit 3 of auto_out_r_bits_id[3:0] is unused</font>

Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_48 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_33 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_32 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_30 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_29 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_28 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_22 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_18 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4ID_INDEXER_TRIM .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4id_indexer_trim.v:125:16:125:34:@W:CL247:@XP_MSG">miv_rv32ima_l1_axi_axi4id_indexer_trim.v(125)</a><!@TM:1582804706> | Input port bit 3 of auto_out_b_bits_id[3:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4id_indexer_trim.v:142:16:142:34:@W:CL247:@XP_MSG">miv_rv32ima_l1_axi_axi4id_indexer_trim.v(142)</a><!@TM:1582804706> | Input port bit 3 of auto_out_r_bits_id[3:0] is unused</font>

Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4_CONVERTER .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v:69:16:69:37:@W:CL246:@XP_MSG">miv_rv32ima_l1_axi_tlto_axi4_converter.v(69)</a><!@TM:1582804706> | Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v:103:16:103:36:@W:CL247:@XP_MSG">miv_rv32ima_l1_axi_tlto_axi4_converter.v(103)</a><!@TM:1582804706> | Input port bit 6 of auto_out_b_bits_user[6:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v:121:16:121:36:@W:CL247:@XP_MSG">miv_rv32ima_l1_axi_tlto_axi4_converter.v(121)</a><!@TM:1582804706> | Input port bit 6 of auto_out_r_bits_user[6:0] is unused</font>

Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_17 .......
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_17.v:367:2:367:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_axi_queue_17.v(367)</a><!@TM:1582804706> | Removing register 'ram_cache[0]' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_17.v:367:2:367:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_axi_queue_17.v(367)</a><!@TM:1582804706> | Removing register 'ram_lock[0]' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_17.v:367:2:367:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_axi_queue_17.v(367)</a><!@TM:1582804706> | Removing register 'ram_qos[0]' because it is only assigned 0 or its original value.</font>
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_16 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_XING .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3 .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v:96:2:96:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96)</a><!@TM:1582804706> | Found sequential shift sync with address depth of 3 words and data bit width of 31.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE_2 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PLUSARG_READER_max-core-cycles=%d_0s .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_MUL_DIV .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_mul_div.v:405:2:405:8:@N:CL201:@XP_MSG">miv_rv32ima_l1_axi_mul_div.v(405)</a><!@TM:1582804706> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   101
   110
   111
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ALU .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CSRFILE .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804706> | Pruning register bit 1 of reg_mepc[31:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_IBUF .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_ibuf.v:65:16:65:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_axi_ibuf.v(65)</a><!@TM:1582804706> | Input clock is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_RVCEXPANDER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_HELLA_CACHE_ARBITER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK_1 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3 .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v:96:2:96:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v(96)</a><!@TM:1582804706> | Found sequential shift sync with address depth of 3 words and data bit width of 1.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_15 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_15.v:129:2:129:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_axi_queue_15.v(129)</a><!@TM:1582804706> | Pruning unused register maybe_full. Make sure that there are no unused intermediate registers.</font>
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_14 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_13 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_13.v:65:16:65:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_axi_queue_13.v(65)</a><!@TM:1582804706> | Input clock is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_13.v:66:16:66:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_axi_queue_13.v(66)</a><!@TM:1582804706> | Input reset is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_13.v:67:16:67:28:@N:CL159:@XP_MSG">miv_rv32ima_l1_axi_queue_13.v(67)</a><!@TM:1582804706> | Input io_deq_ready is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_11 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND .......
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v:407:2:407:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_axi_frontend_frontend.v(407)</a><!@TM:1582804706> | Pruning register bits 1 to 0 of s2_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v:75:16:75:31:@W:CL246:@XP_MSG">miv_rv32ima_l1_axi_frontend_frontend.v(75)</a><!@TM:1582804706> | Input port bits 1 to 0 of io_reset_vector[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v:77:16:77:34:@W:CL246:@XP_MSG">miv_rv32ima_l1_axi_frontend_frontend.v(77)</a><!@TM:1582804706> | Input port bits 1 to 0 of io_cpu_req_bits_pc[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE .......
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_shift_queue.v:563:2:563:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_axi_shift_queue.v(563)</a><!@TM:1582804706> | Removing register 'elts_4_btb_bridx' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_shift_queue.v:563:2:563:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_axi_shift_queue.v(563)</a><!@TM:1582804706> | Removing register 'elts_4_btb_taken' because it is only assigned 0 or its original value.</font>
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLB_1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlb_1.v:65:16:65:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_axi_tlb_1.v(65)</a><!@TM:1582804706> | Input clock is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE .......
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v:396:2:396:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_axi_icache_icache.v(396)</a><!@TM:1582804706> | Removing register 's2_tag_disparity' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v:71:16:71:45:@W:CL246:@XP_MSG">miv_rv32ima_l1_axi_icache_icache.v(71)</a><!@TM:1582804706> | Input port bits 2 to 1 of auto_master_out_d_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v:77:16:77:32:@W:CL246:@XP_MSG">miv_rv32ima_l1_axi_icache_icache.v(77)</a><!@TM:1582804706> | Input port bits 31 to 13 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v:77:16:77:32:@W:CL246:@XP_MSG">miv_rv32ima_l1_axi_icache_icache.v(77)</a><!@TM:1582804706> | Input port bits 1 to 0 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v:78:16:78:27:@W:CL246:@XP_MSG">miv_rv32ima_l1_axi_icache_icache.v(78)</a><!@TM:1582804706> | Input port bits 5 to 0 of io_s1_paddr[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v:2861:2:2861:8:@N:CL201:@XP_MSG">miv_rv32ima_l1_axi_dcache_dcache.v(2861)</a><!@TM:1582804706> | Trying to extract state machine for register release_state.
Extracted state machine for register release_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   101
   110
   111
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AMOALU .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLB .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlb.v:65:16:65:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_axi_tlb.v(65)</a><!@TM:1582804706> | Input clock is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlb.v:66:16:66:28:@N:CL159:@XP_MSG">miv_rv32ima_l1_axi_tlb.v(66)</a><!@TM:1582804706> | Input io_req_valid is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ARBITER_1 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DATA_ARRAY .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_data_array.v:67:16:67:32:@W:CL246:@XP_MSG">miv_rv32ima_l1_axi_dcache_data_array.v(67)</a><!@TM:1582804706> | Input port bits 1 to 0 of io_req_bits_addr[12:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ARBITER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_XBAR_INT_XBAR .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_TL_MASTER_XBAR .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v:462:2:462:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v(462)</a><!@TM:1582804706> | Pruning register bit 1 of _T_1186[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W12_D1 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SINK_DMI_XING .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2 .......
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v:280:2:280:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_axi_async_queue_source_2.v(280)</a><!@TM:1582804706> | Removing register 'mem_0_error' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v:280:2:280:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_axi_async_queue_source_2.v(280)</a><!@TM:1582804706> | Removing register 'mem_0_param' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v:280:2:280:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_axi_async_queue_source_2.v(280)</a><!@TM:1582804706> | Removing register 'mem_0_sink' because it is only assigned 0 or its original value.</font>
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W54_D1 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_DM_INNER .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL201:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Trying to extract state machine for register ctrlStateReg.
Extracted state machine for register ctrlStateReg
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Pruning register bits 29 to 28 of abstractGeneratedMem_0[29:27]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804706> | Pruning register bit 6 of abstractGeneratedMem_1[6:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:72:16:72:41:@W:CL246:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(72)</a><!@TM:1582804706> | Input port bits 1 to 0 of auto_tl_in_a_bits_address[11:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:86:16:86:42:@W:CL246:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(86)</a><!@TM:1582804706> | Input port bits 1 to 0 of auto_dmi_in_a_bits_address[8:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SOURCE_DM_INNER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W42_D1 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE .......
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v:280:2:280:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_axi_async_queue_source.v(280)</a><!@TM:1582804706> | Removing register 'mem_0_param' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v:280:2:280:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_axi_async_queue_source.v(280)</a><!@TM:1582804706> | Removing register 'mem_0_source' because it is only assigned 0 or its original value.</font>
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v:70:16:70:42:@W:CL246:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v(70)</a><!@TM:1582804706> | Input port bits 6 to 3 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v:70:16:70:42:@W:CL246:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v(70)</a><!@TM:1582804706> | Input port bits 1 to 0 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v:72:16:72:39:@W:CL247:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v(72)</a><!@TM:1582804706> | Input port bit 29 of auto_dmi_in_a_bits_data[31:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v:72:16:72:39:@W:CL246:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v(72)</a><!@TM:1582804706> | Input port bits 27 to 26 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v:72:16:72:39:@W:CL246:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v(72)</a><!@TM:1582804706> | Input port bits 15 to 2 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_DMI_XBAR .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v:423:2:423:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(423)</a><!@TM:1582804706> | Pruning register bit 1 of _T_1398[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v:423:2:423:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(423)</a><!@TM:1582804706> | Pruning unused register _T_1493_0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v:423:2:423:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(423)</a><!@TM:1582804706> | Pruning unused register _T_1493_1. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v:85:16:85:40:@N:CL159:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(85)</a><!@TM:1582804706> | Input auto_out_1_d_bits_opcode is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v:95:16:95:40:@N:CL159:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(95)</a><!@TM:1582804706> | Input auto_out_0_d_bits_opcode is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v:96:16:96:39:@N:CL159:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(96)</a><!@TM:1582804706> | Input auto_out_0_d_bits_param is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v:97:16:97:38:@N:CL159:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(97)</a><!@TM:1582804706> | Input auto_out_0_d_bits_size is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v:99:16:99:38:@N:CL159:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(99)</a><!@TM:1582804706> | Input auto_out_0_d_bits_sink is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DMITO_TL_DMI2TL .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v:74:16:74:38:@W:CL246:@XP_MSG">miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v(74)</a><!@TM:1582804706> | Input port bits 30 to 16 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v:74:16:74:38:@W:CL246:@XP_MSG">miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v(74)</a><!@TM:1582804706> | Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:104:16:104:38:@W:CL246:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(104)</a><!@TM:1582804706> | Input port bits 30 to 26 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:104:16:104:38:@W:CL246:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(104)</a><!@TM:1582804706> | Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_10 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFILTER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_MEMORY_BUS_MEM_BUSES_0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_MEMORY_BUS_MASTER_TLBUFFER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_MEMORY_BUS .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_memory_bus.v:65:16:65:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_memory_bus.v(65)</a><!@TM:1582804706> | Input clock is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_memory_bus.v:66:16:66:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_memory_bus.v(66)</a><!@TM:1582804706> | Input reset is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_4 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_3 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_1 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_PERIPHERY_BUS .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v:539:2:539:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_periphery_bus.v(539)</a><!@TM:1582804706> | Pruning register bit 2 of _T_1732[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_6 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER .......
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v:198:2:198:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_axi_repeater.v(198)</a><!@TM:1582804706> | Removing register 'saved_param' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v:198:2:198:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_axi_repeater.v(198)</a><!@TM:1582804706> | Removing register 'saved_sink' because it is only assigned 0 or its original value.</font>
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_4 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_3 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_2 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_1 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_SYSTEM_BUS .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v:723:2:723:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_system_bus.v(723)</a><!@TM:1582804706> | Pruning register bit 3 of _T_2153[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v:98:16:98:38:@N:CL159:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_system_bus.v(98)</a><!@TM:1582804706> | Input auto_out_3_d_bits_sink is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v:112:16:112:38:@N:CL159:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_system_bus.v(112)</a><!@TM:1582804706> | Input auto_out_2_d_bits_sink is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v:129:16:129:38:@N:CL159:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_system_bus.v(129)</a><!@TM:1582804706> | Input auto_out_1_d_bits_sink is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v:147:16:147:38:@N:CL159:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_system_bus.v(147)</a><!@TM:1582804706> | Input auto_out_0_d_bits_sink is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_IDENTITY_MODULE .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_XBAR .......
Running optimization stage 2 on FCCC_0 .......
Running optimization stage 2 on FCCC_0_FCCC_0_0_FCCC .......
Running optimization stage 2 on CCC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on CoreUARTapb_0 .......
Running optimization stage 2 on CoreUARTapb_0_CoreUARTapb_0_0_CoreUARTapb_Z12 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v:126:0:126:5:@W:CL246:@XP_MSG">CoreUARTapb.v(126)</a><!@TM:1582804706> | Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v:283:0:283:9:@A:CL153:@XP_MSG">CoreUARTapb.v(283)</a><!@TM:1582804706> | *Unassigned bits of CUARTI1OI[2:0] are referenced and tied to 0 -- simulation mismatch possible.
Running optimization stage 2 on CoreUARTapb_0_CoreUARTapb_0_0_COREUART_0s_0s_0s_24s_0s_0s .......
Running optimization stage 2 on CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v:871:0:871:6:@N:CL201:@XP_MSG">Rx_async.v(871)</a><!@TM:1582804706> | Trying to extract state machine for register CUARTll0.
Extracted state machine for register CUARTll0
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on CoreUARTapb_0_CoreUARTapb_0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v:301:0:301:6:@N:CL201:@XP_MSG">Tx_async.v(301)</a><!@TM:1582804706> | Trying to extract state machine for register CUARTlI0l.
Extracted state machine for register CUARTlI0l
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v:81:0:81:8:@N:CL159:@XP_MSG">Tx_async.v(81)</a><!@TM:1582804706> | Input CUARTI1I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v:84:0:84:8:@N:CL159:@XP_MSG">Tx_async.v(84)</a><!@TM:1582804706> | Input CUARTlO1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v:87:0:87:8:@N:CL159:@XP_MSG">Tx_async.v(87)</a><!@TM:1582804706> | Input CUARTOI1 is unused.
Running optimization stage 2 on CoreUARTapb_0_CoreUARTapb_0_0_Clock_gen_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Clock_gen.v:75:0:75:17:@N:CL159:@XP_MSG">Clock_gen.v(75)</a><!@TM:1582804706> | Input BAUD_VAL_FRACTION is unused.
Running optimization stage 2 on CoreTimer_1 .......
Running optimization stage 2 on CoreTimer_0 .......
Running optimization stage 2 on CoreTimer_32s_1s_24s_0s .......
Running optimization stage 2 on CoreJTAGDebug_0 .......
Running optimization stage 2 on CLKINT .......
Running optimization stage 2 on COREJTAGDEBUG_UJ_JTAG_24s_0s_34s_85_0_0 .......
Running optimization stage 2 on BUFD .......
Running optimization stage 2 on corejtagdebug_bufd_34s .......
Running optimization stage 2 on COREJTAGDEBUG_UJTAG_WRAPPER .......
Running optimization stage 2 on UJTAG .......
Running optimization stage 2 on COREJTAGDEBUG_Z11 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:42:8:42:17:@N:CL159:@XP_MSG">corejtagdebug.v(42)</a><!@TM:1582804706> | Input TGT_TDO_1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:49:8:49:17:@N:CL159:@XP_MSG">corejtagdebug.v(49)</a><!@TM:1582804706> | Input TGT_TDO_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:56:8:56:17:@N:CL159:@XP_MSG">corejtagdebug.v(56)</a><!@TM:1582804706> | Input TGT_TDO_3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:63:8:63:17:@N:CL159:@XP_MSG">corejtagdebug.v(63)</a><!@TM:1582804706> | Input TGT_TDO_4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:70:8:70:17:@N:CL159:@XP_MSG">corejtagdebug.v(70)</a><!@TM:1582804706> | Input TGT_TDO_5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:77:8:77:17:@N:CL159:@XP_MSG">corejtagdebug.v(77)</a><!@TM:1582804706> | Input TGT_TDO_6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:84:8:84:17:@N:CL159:@XP_MSG">corejtagdebug.v(84)</a><!@TM:1582804706> | Input TGT_TDO_7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:91:8:91:17:@N:CL159:@XP_MSG">corejtagdebug.v(91)</a><!@TM:1582804706> | Input TGT_TDO_8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:98:8:98:17:@N:CL159:@XP_MSG">corejtagdebug.v(98)</a><!@TM:1582804706> | Input TGT_TDO_9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:105:8:105:18:@N:CL159:@XP_MSG">corejtagdebug.v(105)</a><!@TM:1582804706> | Input TGT_TDO_10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:112:8:112:18:@N:CL159:@XP_MSG">corejtagdebug.v(112)</a><!@TM:1582804706> | Input TGT_TDO_11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:119:8:119:18:@N:CL159:@XP_MSG">corejtagdebug.v(119)</a><!@TM:1582804706> | Input TGT_TDO_12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:126:8:126:18:@N:CL159:@XP_MSG">corejtagdebug.v(126)</a><!@TM:1582804706> | Input TGT_TDO_13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:133:8:133:18:@N:CL159:@XP_MSG">corejtagdebug.v(133)</a><!@TM:1582804706> | Input TGT_TDO_14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:140:8:140:18:@N:CL159:@XP_MSG">corejtagdebug.v(140)</a><!@TM:1582804706> | Input TGT_TDO_15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:142:8:142:53:@N:CL159:@XP_MSG">corejtagdebug.v(142)</a><!@TM:1582804706> | Input UJTAG_BYPASS_TCK_0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:143:8:143:53:@N:CL159:@XP_MSG">corejtagdebug.v(143)</a><!@TM:1582804706> | Input UJTAG_BYPASS_TMS_0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:144:8:144:53:@N:CL159:@XP_MSG">corejtagdebug.v(144)</a><!@TM:1582804706> | Input UJTAG_BYPASS_TDI_0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:145:8:145:55:@N:CL159:@XP_MSG">corejtagdebug.v(145)</a><!@TM:1582804706> | Input UJTAG_BYPASS_TRSTB_0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:149:8:149:53:@N:CL159:@XP_MSG">corejtagdebug.v(149)</a><!@TM:1582804706> | Input UJTAG_BYPASS_TCK_1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:150:8:150:53:@N:CL159:@XP_MSG">corejtagdebug.v(150)</a><!@TM:1582804706> | Input UJTAG_BYPASS_TMS_1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:151:8:151:53:@N:CL159:@XP_MSG">corejtagdebug.v(151)</a><!@TM:1582804706> | Input UJTAG_BYPASS_TDI_1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:152:8:152:55:@N:CL159:@XP_MSG">corejtagdebug.v(152)</a><!@TM:1582804706> | Input UJTAG_BYPASS_TRSTB_1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:156:8:156:53:@N:CL159:@XP_MSG">corejtagdebug.v(156)</a><!@TM:1582804706> | Input UJTAG_BYPASS_TCK_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:157:8:157:53:@N:CL159:@XP_MSG">corejtagdebug.v(157)</a><!@TM:1582804706> | Input UJTAG_BYPASS_TMS_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:158:8:158:53:@N:CL159:@XP_MSG">corejtagdebug.v(158)</a><!@TM:1582804706> | Input UJTAG_BYPASS_TDI_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:159:8:159:55:@N:CL159:@XP_MSG">corejtagdebug.v(159)</a><!@TM:1582804706> | Input UJTAG_BYPASS_TRSTB_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:163:8:163:53:@N:CL159:@XP_MSG">corejtagdebug.v(163)</a><!@TM:1582804706> | Input UJTAG_BYPASS_TCK_3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:164:8:164:53:@N:CL159:@XP_MSG">corejtagdebug.v(164)</a><!@TM:1582804706> | Input UJTAG_BYPASS_TMS_3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:165:8:165:53:@N:CL159:@XP_MSG">corejtagdebug.v(165)</a><!@TM:1582804706> | Input UJTAG_BYPASS_TDI_3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v:166:8:166:55:@N:CL159:@XP_MSG">corejtagdebug.v(166)</a><!@TM:1582804706> | Input UJTAG_BYPASS_TRSTB_3 is unused.
Running optimization stage 2 on CoreGPIO_OUT .......
Running optimization stage 2 on CoreGPIO_OUT_CoreGPIO_OUT_0_CoreGPIO_Z10 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:182:26:182:32:@W:CL246:@XP_MSG">coregpio.v(182)</a><!@TM:1582804706> | Input port bits 31 to 4 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v:186:26:186:33:@N:CL159:@XP_MSG">coregpio.v(186)</a><!@TM:1582804706> | Input GPIO_IN is unused.
Running optimization stage 2 on CoreGPIO_IN .......
Running optimization stage 2 on CoreGPIO_IN_CoreGPIO_IN_0_CoreGPIO_Z9 .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1582804706> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1582804706> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v:182:26:182:32:@W:CL246:@XP_MSG">coregpio.v(182)</a><!@TM:1582804706> | Input port bits 31 to 2 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on CoreAXITOAHBL_1 .......
Running optimization stage 2 on CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAXITOAHBL_1\CoreAXITOAHBL_1_0\rtl\vlog\core\CoreAXItoAHBL.v:123:24:123:27:@N:CL159:@XP_MSG">CoreAXItoAHBL.v(123)</a><!@TM:1582804706> | Input WID is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAXITOAHBL_1\CoreAXITOAHBL_1_0\rtl\vlog\core\CoreAXItoAHBL.v:124:24:124:31:@N:CL159:@XP_MSG">CoreAXItoAHBL.v(124)</a><!@TM:1582804706> | Input WID_BIF is unused.
Running optimization stage 2 on CoreAXITOAHBL_0 .......
Running optimization stage 2 on CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAXITOAHBL_0\CoreAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v:123:24:123:27:@N:CL159:@XP_MSG">CoreAXItoAHBL.v(123)</a><!@TM:1582804706> | Input WID is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAXITOAHBL_0\CoreAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v:124:24:124:31:@N:CL159:@XP_MSG">CoreAXItoAHBL.v(124)</a><!@TM:1582804706> | Input WID_BIF is unused.
Running optimization stage 2 on COREAXITOAHBL_AHBMasterCtrl_Z8 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v:445:0:445:6:@N:CL201:@XP_MSG">CoreAXItoAHBL_AHBMasterCtrl.v(445)</a><!@TM:1582804706> | Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 15 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v:92:24:92:30:@N:CL159:@XP_MSG">CoreAXItoAHBL_AHBMasterCtrl.v(92)</a><!@TM:1582804706> | Input AXILen is unused.
Running optimization stage 2 on COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s .......
Running optimization stage 2 on COREAXITOAHBL_AXIOutReg_5s_64s_8s .......
Running optimization stage 2 on COREAXITOAHBL_AXISlaveCtrl_Z7 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v:470:0:470:6:@N:CL201:@XP_MSG">CoreAXItoAHBL_AXISlaveCtrl.v(470)</a><!@TM:1582804706> | Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v:119:28:119:34:@W:CL246:@XP_MSG">CoreAXItoAHBL_AXISlaveCtrl.v(119)</a><!@TM:1582804706> | Input port bits 2 to 0 of AWADDR[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on COREAXITOAHBL_readByteCnt .......
Running optimization stage 2 on COREAXITOAHBL_WSRTBAddrOffset_64s_8s .......
Running optimization stage 2 on COREAXITOAHBL_WSTRBPopCntr_64s_8s .......
Running optimization stage 2 on CoreAPB3_0 .......
Running optimization stage 2 on CoreAPB3_Z6 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:75:18:75:23:@W:CL246:@XP_MSG">coreapb3.v(75)</a><!@TM:1582804706> | Input port bits 27 to 16 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:72:36:72:41:@N:CL159:@XP_MSG">coreapb3.v(72)</a><!@TM:1582804706> | Input IADDR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:73:13:73:20:@N:CL159:@XP_MSG">coreapb3.v(73)</a><!@TM:1582804706> | Input PRESETN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:74:13:74:17:@N:CL159:@XP_MSG">coreapb3.v(74)</a><!@TM:1582804706> | Input PCLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:104:18:104:26:@N:CL159:@XP_MSG">coreapb3.v(104)</a><!@TM:1582804706> | Input PRDATAS0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:110:18:110:26:@N:CL159:@XP_MSG">coreapb3.v(110)</a><!@TM:1582804706> | Input PRDATAS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:111:18:111:26:@N:CL159:@XP_MSG">coreapb3.v(111)</a><!@TM:1582804706> | Input PRDATAS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:112:18:112:26:@N:CL159:@XP_MSG">coreapb3.v(112)</a><!@TM:1582804706> | Input PRDATAS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:113:18:113:26:@N:CL159:@XP_MSG">coreapb3.v(113)</a><!@TM:1582804706> | Input PRDATAS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:114:18:114:27:@N:CL159:@XP_MSG">coreapb3.v(114)</a><!@TM:1582804706> | Input PRDATAS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:115:18:115:27:@N:CL159:@XP_MSG">coreapb3.v(115)</a><!@TM:1582804706> | Input PRDATAS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:116:18:116:27:@N:CL159:@XP_MSG">coreapb3.v(116)</a><!@TM:1582804706> | Input PRDATAS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:117:18:117:27:@N:CL159:@XP_MSG">coreapb3.v(117)</a><!@TM:1582804706> | Input PRDATAS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:118:18:118:27:@N:CL159:@XP_MSG">coreapb3.v(118)</a><!@TM:1582804706> | Input PRDATAS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:119:18:119:27:@N:CL159:@XP_MSG">coreapb3.v(119)</a><!@TM:1582804706> | Input PRDATAS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:121:13:121:21:@N:CL159:@XP_MSG">coreapb3.v(121)</a><!@TM:1582804706> | Input PREADYS0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:127:13:127:21:@N:CL159:@XP_MSG">coreapb3.v(127)</a><!@TM:1582804706> | Input PREADYS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:128:13:128:21:@N:CL159:@XP_MSG">coreapb3.v(128)</a><!@TM:1582804706> | Input PREADYS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:129:13:129:21:@N:CL159:@XP_MSG">coreapb3.v(129)</a><!@TM:1582804706> | Input PREADYS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:130:13:130:21:@N:CL159:@XP_MSG">coreapb3.v(130)</a><!@TM:1582804706> | Input PREADYS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:131:13:131:22:@N:CL159:@XP_MSG">coreapb3.v(131)</a><!@TM:1582804706> | Input PREADYS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:132:13:132:22:@N:CL159:@XP_MSG">coreapb3.v(132)</a><!@TM:1582804706> | Input PREADYS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:133:13:133:22:@N:CL159:@XP_MSG">coreapb3.v(133)</a><!@TM:1582804706> | Input PREADYS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:134:13:134:22:@N:CL159:@XP_MSG">coreapb3.v(134)</a><!@TM:1582804706> | Input PREADYS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:135:13:135:22:@N:CL159:@XP_MSG">coreapb3.v(135)</a><!@TM:1582804706> | Input PREADYS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:136:13:136:22:@N:CL159:@XP_MSG">coreapb3.v(136)</a><!@TM:1582804706> | Input PREADYS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:138:13:138:22:@N:CL159:@XP_MSG">coreapb3.v(138)</a><!@TM:1582804706> | Input PSLVERRS0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:144:13:144:22:@N:CL159:@XP_MSG">coreapb3.v(144)</a><!@TM:1582804706> | Input PSLVERRS6 is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\synlog\BaseDesign_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Running optimization stage 2 on COREAHBTOAPB3_0 .......
Running optimization stage 2 on COREAHBTOAPB3_24s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v:33:28:33:34:@W:CL247:@XP_MSG">coreahbtoapb3.v(33)</a><!@TM:1582804706> | Input port bit 0 of HTRANS[1:0] is unused</font>

Running optimization stage 2 on CoreAHBtoAPB3_ApbAddrData_0s .......
Running optimization stage 2 on CoreAHBtoAPB3_PenableScheduler_0s_0_1_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v:111:4:111:10:@N:CL201:@XP_MSG">coreahbtoapb3_penablescheduler.v(111)</a><!@TM:1582804706> | Trying to extract state machine for register penableSchedulerState.
Extracted state machine for register penableSchedulerState
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v:265:4:265:10:@N:CL201:@XP_MSG">coreahbtoapb3_ahbtoapbsm.v(265)</a><!@TM:1582804706> | Trying to extract state machine for register ahbToApbSMState.
Extracted state machine for register ahbToApbSMState
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Running optimization stage 2 on CoreAHBL_0 .......
Running optimization stage 2 on CoreAHBL_0_CoreAHBL_0_0_CoreAHBLite_Z5 .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v:184:15:184:23:@W:CL247:@XP_MSG">coreahblite.v(184)</a><!@TM:1582804706> | Input port bit 1 of HRESP_S0[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v:197:15:197:23:@W:CL247:@XP_MSG">coreahblite.v(197)</a><!@TM:1582804706> | Input port bit 1 of HRESP_S1[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v:210:15:210:23:@W:CL247:@XP_MSG">coreahblite.v(210)</a><!@TM:1582804706> | Input port bit 1 of HRESP_S2[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v:223:15:223:23:@W:CL247:@XP_MSG">coreahblite.v(223)</a><!@TM:1582804706> | Input port bit 1 of HRESP_S3[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v:236:15:236:23:@W:CL247:@XP_MSG">coreahblite.v(236)</a><!@TM:1582804706> | Input port bit 1 of HRESP_S4[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v:249:15:249:23:@W:CL247:@XP_MSG">coreahblite.v(249)</a><!@TM:1582804706> | Input port bit 1 of HRESP_S5[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v:262:15:262:23:@W:CL247:@XP_MSG">coreahblite.v(262)</a><!@TM:1582804706> | Input port bit 1 of HRESP_S6[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v:275:15:275:23:@W:CL247:@XP_MSG">coreahblite.v(275)</a><!@TM:1582804706> | Input port bit 1 of HRESP_S7[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v:288:15:288:23:@W:CL247:@XP_MSG">coreahblite.v(288)</a><!@TM:1582804706> | Input port bit 1 of HRESP_S8[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v:301:15:301:23:@W:CL247:@XP_MSG">coreahblite.v(301)</a><!@TM:1582804706> | Input port bit 1 of HRESP_S9[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v:314:15:314:24:@W:CL247:@XP_MSG">coreahblite.v(314)</a><!@TM:1582804706> | Input port bit 1 of HRESP_S10[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v:327:15:327:24:@W:CL247:@XP_MSG">coreahblite.v(327)</a><!@TM:1582804706> | Input port bit 1 of HRESP_S11[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v:340:15:340:24:@W:CL247:@XP_MSG">coreahblite.v(340)</a><!@TM:1582804706> | Input port bit 1 of HRESP_S12[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v:353:15:353:24:@W:CL247:@XP_MSG">coreahblite.v(353)</a><!@TM:1582804706> | Input port bit 1 of HRESP_S13[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v:366:15:366:24:@W:CL247:@XP_MSG">coreahblite.v(366)</a><!@TM:1582804706> | Input port bit 1 of HRESP_S14[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v:379:15:379:24:@W:CL247:@XP_MSG">coreahblite.v(379)</a><!@TM:1582804706> | Input port bit 1 of HRESP_S15[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v:392:15:392:24:@W:CL247:@XP_MSG">coreahblite.v(392)</a><!@TM:1582804706> | Input port bit 1 of HRESP_S16[1:0] is unused</font>

Running optimization stage 2 on COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s .......
Running optimization stage 2 on COREAHBLITE_SLAVESTAGE_0s_0_0 .......
Running optimization stage 2 on COREAHBLITE_SLAVEARBITER_Z4 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@N:CL201:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1582804706> | Trying to extract state machine for register arbRegSMCurrentState.
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0 .......
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z3 .......
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v:43:16:43:26:@W:CL246:@XP_MSG">coreahblite_masterstage.v(43)</a><!@TM:1582804706> | Input port bits 16 to 9 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v:43:16:43:26:@W:CL246:@XP_MSG">coreahblite_masterstage.v(43)</a><!@TM:1582804706> | Input port bits 7 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v:44:16:44:22:@W:CL246:@XP_MSG">coreahblite_masterstage.v(44)</a><!@TM:1582804706> | Input port bits 16 to 9 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v:44:16:44:22:@W:CL246:@XP_MSG">coreahblite_masterstage.v(44)</a><!@TM:1582804706> | Input port bits 7 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z2 .......
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v:43:16:43:26:@W:CL246:@XP_MSG">coreahblite_masterstage.v(43)</a><!@TM:1582804706> | Input port bits 16 to 8 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v:43:16:43:26:@W:CL246:@XP_MSG">coreahblite_masterstage.v(43)</a><!@TM:1582804706> | Input port bits 6 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v:44:16:44:22:@W:CL246:@XP_MSG">coreahblite_masterstage.v(44)</a><!@TM:1582804706> | Input port bits 16 to 8 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v:44:16:44:22:@W:CL246:@XP_MSG">coreahblite_masterstage.v(44)</a><!@TM:1582804706> | Input port bits 6 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 .......
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z1 .......
Running optimization stage 2 on AND2 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 210MB peak: 242MB)

Process took 0h:00m:10s realtime, 0h:00m:10s cputime

Process completed successfully.
# Thu Feb 27 11:58:25 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: IRD-LT-M52413

Implementation : synthesis
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02</a>

@N: : <!@TM:1582804706> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 117MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 27 11:58:26 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:11s realtime, 0h:00m:11s cputime

Process completed successfully.
# Thu Feb 27 11:58:26 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1582804694>
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: IRD-LT-M52413

Implementation : synthesis
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02</a>

@N: : <!@TM:1582804708> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 27 11:58:28 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1582804694>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1582804694>
# Thu Feb 27 11:58:28 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: IRD-LT-M52413

Implementation : synthesis
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version mapact2018q4p1, Build 026R, Built Apr 25 2019 10:01:09</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\designer\BaseDesign\synthesis.fdc
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1582804713> | Setting synthesis effort to medium for the design 
Linked File:  <a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\BaseDesign_scck.rpt:@XP_FILE">BaseDesign_scck.rpt</a>
Printing clock  summary report in "C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\BaseDesign_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1582804713> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1582804713> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1582804713> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 183MB peak: 185MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 183MB peak: 185MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 189MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 191MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1582804713> | Setting synthesis effort to medium for the design 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v:3888:2:3888:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3888)</a><!@TM:1582804713> | Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_16 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v:3837:2:3837:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3837)</a><!@TM:1582804713> | Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_15 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v:3786:2:3786:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3786)</a><!@TM:1582804713> | Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_14 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v:3735:2:3735:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3735)</a><!@TM:1582804713> | Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_13 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v:3684:2:3684:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3684)</a><!@TM:1582804713> | Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_12 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v:3633:2:3633:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3633)</a><!@TM:1582804713> | Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_11 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v:3531:2:3531:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3531)</a><!@TM:1582804713> | Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_9 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v:3378:2:3378:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3378)</a><!@TM:1582804713> | Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_6 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v:3327:2:3327:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3327)</a><!@TM:1582804713> | Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_5 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v:3276:2:3276:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3276)</a><!@TM:1582804713> | Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_4 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v:3225:2:3225:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3225)</a><!@TM:1582804713> | Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_3 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v:3174:2:3174:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3174)</a><!@TM:1582804713> | Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_2 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v:3582:2:3582:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3582)</a><!@TM:1582804713> | Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v:3123:2:3123:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3123)</a><!@TM:1582804713> | Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_1 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v:723:2:723:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_system_bus.v(723)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus._T_2153[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v:286:2:286:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_queue.v(286)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_1.v:286:2:286:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_queue_1.v(286)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_2.v:264:2:264:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_queue_2.v(264)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_3.v:286:2:286:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_queue_3.v(286)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_5.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_4.v:198:2:198:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_queue_4.v(198)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater.v:198:2:198:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_repeater.v(198)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v:304:2:304:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(304)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v:304:2:304:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(304)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_6.v:286:2:286:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_queue_6.v(286)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE_1.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v:329:2:329:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlfifofixer_system_bus.v(329)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_372_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v:329:2:329:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlfifofixer_system_bus.v(329)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_372_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v:539:2:539:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_periphery_bus.v(539)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus._T_1732[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_1.v:176:2:176:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_repeater_1.v(176)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AXI_REPEATER_1.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_3.v:176:2:176:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_repeater_3.v(176)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.Repeater_2.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1055[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_831[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_607[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1060 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_836 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_612 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1211[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_987[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_763[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v:1196:2:1196:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_221_0_state[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:200:2:200:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(200)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:97:2:97:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(97)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.LevelGateway_31.inFlight with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_10.v:210:2:210:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_queue_10.v(210)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.MIV_RV32IMA_L1_AXI_QUEUE.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_31 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_30 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_29 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_28 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_27 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_26 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_25 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_24 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_23 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_22 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_21 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_20 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_19 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_18 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_17 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_16 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_15 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_14 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_13 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_12 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_11 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_10 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_9 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_8 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_7 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_6 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_5 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_4 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(4292)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_1 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v:563:2:563:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v(563)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.clint.ipi_0 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v:423:2:423:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(423)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmiXbar._T_1398[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v:168:91:168:100:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_async_queue_source.v(168)</a><!@TM:1582804713> | Removing user instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_sink.v:183:91:183:100:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_async_queue_sink.v(183)</a><!@TM:1582804713> | Removing user instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v:151:91:151:100:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_async_queue_source_1.v(151)</a><!@TM:1582804713> | Removing user instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Removing sequential instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[5] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.goReg with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_55[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_54[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_53[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_52[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_51[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_50[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_49[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_48[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_47[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_46[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_45[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_44[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_43[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_42[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_41[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_40[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_39[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_38[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_37[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_36[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_35[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_34[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_33[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_32[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_31[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_30[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_29[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_28[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_27[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_26[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_25[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_24[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_23[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_22[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_21[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_20[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_19[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1582804713> | Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_18[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 

Only the first 100 messages of id 'FX1171' are reported. To see all messages use 'report_messages -log C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\synlog\BaseDesign_premap.srr -id FX1171' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX1171} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_sink_1.v:183:91:183:100:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_async_queue_sink_1.v(183)</a><!@TM:1582804713> | Removing user instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v:168:91:168:100:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_async_queue_source_2.v(168)</a><!@TM:1582804713> | Removing user instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_sink_2.v:161:91:161:100:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_async_queue_sink_2.v(161)</a><!@TM:1582804713> | Removing user instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1582804713> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1582804713> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v:148:34:148:45:@N:MO111:@XP_MSG">miv_rv32ima_l1_axi.v(148)</a><!@TM:1582804713> | Tristate driver MEM_AXI_WID_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MEM_AXI_WID_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v:148:34:148:45:@N:MO111:@XP_MSG">miv_rv32ima_l1_axi.v(148)</a><!@TM:1582804713> | Tristate driver MEM_AXI_WID_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MEM_AXI_WID_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v:148:34:148:45:@N:MO111:@XP_MSG">miv_rv32ima_l1_axi.v(148)</a><!@TM:1582804713> | Tristate driver MEM_AXI_WID_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MEM_AXI_WID_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v:148:34:148:45:@N:MO111:@XP_MSG">miv_rv32ima_l1_axi.v(148)</a><!@TM:1582804713> | Tristate driver MEM_AXI_WID_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MEM_AXI_WID_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v:147:34:147:46:@N:MO111:@XP_MSG">miv_rv32ima_l1_axi.v(147)</a><!@TM:1582804713> | Tristate driver MMIO_AXI_WID_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v:147:34:147:46:@N:MO111:@XP_MSG">miv_rv32ima_l1_axi.v(147)</a><!@TM:1582804713> | Tristate driver MMIO_AXI_WID_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v:147:34:147:46:@N:MO111:@XP_MSG">miv_rv32ima_l1_axi.v(147)</a><!@TM:1582804713> | Tristate driver MMIO_AXI_WID_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v:147:34:147:46:@N:MO111:@XP_MSG">miv_rv32ima_l1_axi.v(147)</a><!@TM:1582804713> | Tristate driver MMIO_AXI_WID_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\osc_0\osc_0_0\osc_0_osc_0_0_osc.v:17:7:17:21:@N:MO111:@XP_MSG">osc_0_osc_0_0_osc.v(17)</a><!@TM:1582804713> | Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_0_OSC_0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_0_OSC_0_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\osc_0\osc_0_0\osc_0_osc_0_0_osc.v:18:7:18:21:@N:MO111:@XP_MSG">osc_0_osc_0_0_osc.v(18)</a><!@TM:1582804713> | Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_0_OSC_0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_0_OSC_0_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v:217:2:217:16:@N:BN115:@XP_MSG">coreahblite_masterstage.v(217)</a><!@TM:1582804713> | Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z3_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v:647:4:647:20:@N:BN115:@XP_MSG">coreahblite_masterstage.v(647)</a><!@TM:1582804713> | Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_2_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v:217:2:217:16:@N:BN115:@XP_MSG">coreahblite_masterstage.v(217)</a><!@TM:1582804713> | Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z3_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v:647:4:647:20:@N:BN115:@XP_MSG">coreahblite_masterstage.v(647)</a><!@TM:1582804713> | Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_2_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v:2945:2:2945:15:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2945)</a><!@TM:1582804713> | Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v:3011:2:3011:15:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(3011)</a><!@TM:1582804713> | Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axislavectrl.v:1064:26:1064:39:@N:BN115:@XP_MSG">coreaxitoahbl_axislavectrl.v(1064)</a><!@TM:1582804713> | Removing instance U_readByteCnt (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_0(verilog)) of type view:COREAXITOAHBL_LIB.COREAXITOAHBL_readByteCnt_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axislavectrl.v:1064:26:1064:39:@N:BN115:@XP_MSG">coreaxitoahbl_axislavectrl.v(1064)</a><!@TM:1582804713> | Removing instance U_readByteCnt (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_1(verilog)) of type view:COREAXITOAHBL_LIB.COREAXITOAHBL_readByteCnt_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:2022:79:2022:93:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(2022)</a><!@TM:1582804713> | Removing instance LevelGateway_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_30(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:2030:79:2030:93:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(2030)</a><!@TM:1582804713> | Removing instance LevelGateway_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_29(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:2038:79:2038:93:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(2038)</a><!@TM:1582804713> | Removing instance LevelGateway_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_28(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:2046:79:2046:93:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(2046)</a><!@TM:1582804713> | Removing instance LevelGateway_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_27(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:2054:79:2054:93:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(2054)</a><!@TM:1582804713> | Removing instance LevelGateway_5 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_26(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:2062:79:2062:93:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(2062)</a><!@TM:1582804713> | Removing instance LevelGateway_6 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_25(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:2070:79:2070:93:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(2070)</a><!@TM:1582804713> | Removing instance LevelGateway_7 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_24(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:2078:79:2078:93:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(2078)</a><!@TM:1582804713> | Removing instance LevelGateway_8 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_23(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:2086:79:2086:93:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(2086)</a><!@TM:1582804713> | Removing instance LevelGateway_9 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_22(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:2094:79:2094:94:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(2094)</a><!@TM:1582804713> | Removing instance LevelGateway_10 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_21(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:2102:79:2102:94:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(2102)</a><!@TM:1582804713> | Removing instance LevelGateway_11 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_20(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:2110:79:2110:94:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(2110)</a><!@TM:1582804713> | Removing instance LevelGateway_12 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_19(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:2118:79:2118:94:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(2118)</a><!@TM:1582804713> | Removing instance LevelGateway_13 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_18(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:2126:79:2126:94:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(2126)</a><!@TM:1582804713> | Removing instance LevelGateway_14 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_17(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:2134:79:2134:94:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(2134)</a><!@TM:1582804713> | Removing instance LevelGateway_15 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_16(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:2142:79:2142:94:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(2142)</a><!@TM:1582804713> | Removing instance LevelGateway_16 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_15(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:2150:79:2150:94:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(2150)</a><!@TM:1582804713> | Removing instance LevelGateway_17 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_14(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:2158:79:2158:94:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(2158)</a><!@TM:1582804713> | Removing instance LevelGateway_18 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_13(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:2166:79:2166:94:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(2166)</a><!@TM:1582804713> | Removing instance LevelGateway_19 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_12(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:2174:79:2174:94:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(2174)</a><!@TM:1582804713> | Removing instance LevelGateway_20 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_11(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:2182:79:2182:94:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(2182)</a><!@TM:1582804713> | Removing instance LevelGateway_21 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_10(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:2190:79:2190:94:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(2190)</a><!@TM:1582804713> | Removing instance LevelGateway_22 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_9(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:2198:79:2198:94:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(2198)</a><!@TM:1582804713> | Removing instance LevelGateway_23 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_8(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:2206:79:2206:94:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(2206)</a><!@TM:1582804713> | Removing instance LevelGateway_24 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_7(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:2214:79:2214:94:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(2214)</a><!@TM:1582804713> | Removing instance LevelGateway_25 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_6(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:2222:79:2222:94:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(2222)</a><!@TM:1582804713> | Removing instance LevelGateway_26 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_5(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:2230:79:2230:94:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(2230)</a><!@TM:1582804713> | Removing instance LevelGateway_27 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_4(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:2238:79:2238:94:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(2238)</a><!@TM:1582804713> | Removing instance LevelGateway_28 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_3(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v:2246:79:2246:94:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlplic_plic.v(2246)</a><!@TM:1582804713> | Removing instance LevelGateway_29 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_2(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus.v:298:74:298:100:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlbuffer_system_bus.v(298)</a><!@TM:1582804713> | Removing instance MIV_RV32IMA_L1_AXI_QUEUE_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_15(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus.v:270:74:270:100:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlbuffer_system_bus.v(270)</a><!@TM:1582804713> | Removing instance MIV_RV32IMA_L1_AXI_QUEUE_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_13(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlerror_error.v:237:74:237:75:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_tlerror_error.v(237)</a><!@TM:1582804713> | Removing instance c (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_56(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\coreuartapb_0\coreuartapb_0_0\rtl\vlog\core_obfuscated\rx_async.v:1613:0:1613:6:@N:BN362:@XP_MSG">rx_async.v(1613)</a><!@TM:1582804713> | Removing sequential instance CUARTI0I (in view: work.CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\coreuartapb_0\coreuartapb_0_0\rtl\vlog\core_obfuscated\rx_async.v:1613:0:1613:6:@N:BN362:@XP_MSG">rx_async.v(1613)</a><!@TM:1582804713> | Removing sequential instance CUARTIO0 (in view: work.CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v:286:2:286:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_queue.v(286)</a><!@TM:1582804713> | Removing sequential instance ram_param[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_1(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(97)</a><!@TM:1582804713> | Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_30(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(97)</a><!@TM:1582804713> | Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_29(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(97)</a><!@TM:1582804713> | Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_28(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(97)</a><!@TM:1582804713> | Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_27(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(97)</a><!@TM:1582804713> | Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_26(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(97)</a><!@TM:1582804713> | Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_25(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(97)</a><!@TM:1582804713> | Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_24(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(97)</a><!@TM:1582804713> | Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_23(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(97)</a><!@TM:1582804713> | Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_22(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(97)</a><!@TM:1582804713> | Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_21(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(97)</a><!@TM:1582804713> | Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_20(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(97)</a><!@TM:1582804713> | Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_19(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(97)</a><!@TM:1582804713> | Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_18(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(97)</a><!@TM:1582804713> | Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_17(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(97)</a><!@TM:1582804713> | Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_16(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(97)</a><!@TM:1582804713> | Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_15(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(97)</a><!@TM:1582804713> | Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_14(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(97)</a><!@TM:1582804713> | Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_13(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(97)</a><!@TM:1582804713> | Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_12(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(97)</a><!@TM:1582804713> | Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_11(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(97)</a><!@TM:1582804713> | Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_10(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(97)</a><!@TM:1582804713> | Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_9(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(97)</a><!@TM:1582804713> | Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_8(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(97)</a><!@TM:1582804713> | Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_7(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(97)</a><!@TM:1582804713> | Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_6(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(97)</a><!@TM:1582804713> | Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_5(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(97)</a><!@TM:1582804713> | Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_4(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(97)</a><!@TM:1582804713> | Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_level_gateway.v(97)</a><!@TM:1582804713> | Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v:3072:1:3072:13:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(3072)</a><!@TM:1582804713> | Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_1.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_repeater_1.v(176)</a><!@TM:1582804713> | Removing sequential instance saved_mask[3:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_1_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_1.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_repeater_1.v(176)</a><!@TM:1582804713> | Removing sequential instance saved_mask[3:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_1_0(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_3.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_repeater_3.v(176)</a><!@TM:1582804713> | Removing sequential instance saved_mask[3:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_15.v:129:2:129:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_queue_15.v(129)</a><!@TM:1582804713> | Removing sequential instance value_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_15(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v:84:4:84:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(84)</a><!@TM:1582804713> | Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\sram_0\sram_0_0\rtl\vlog\core\lsram_2048to139264x8.v:9929:14:9929:21:@N:BN362:@XP_MSG">lsram_2048to139264x8.v(9929)</a><!@TM:1582804713> | Removing sequential instance block16 (in view: COREAHBLSRAM_LIB.SRAM_0_SRAM_0_0_lsram_2048to139264x8_32768s_0s_32s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_jtag_tap_controller.v:123:85:123:92:@N:BN115:@XP_MSG">miv_rv32ima_l1_axi_jtag_tap_controller.v(123)</a><!@TM:1582804713> | Removing instance tdoeReg (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v:92:56:92:69:@N:BN115:@XP_MSG">coreahblite_slavestage.v(92)</a><!@TM:1582804713> | Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_negative_edge_latch.v:84:2:84:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_negative_edge_latch.v(84)</a><!@TM:1582804713> | Removing sequential instance reg\$(in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v:166:0:166:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(166)</a><!@TM:1582804713> | Removing sequential instance regHSIZE[2:0] (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v:166:0:166:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(166)</a><!@TM:1582804713> | Removing sequential instance regHBURST[2:0] (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1582804713> | Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_6.v:286:2:286:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_queue_6.v(286)</a><!@TM:1582804713> | Removing sequential instance ram_sink (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_6_2(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v:2861:2:2861:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_dcache_dcache.v(2861)</a><!@TM:1582804713> | Removing sequential instance grantInProgress (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
syn_allowed_resources : blockrams=31,dsps=34  set on top level netlist BaseDesign

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 233MB peak: 237MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                                Requested     Requested     Clock                                                             Clock                   Clock
Level     Clock                                                Frequency     Period        Type                                                              Group                   Load 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       OSC_0_inst_0/OSC_0_0/I_RCOSC_25_50MHZ/CLKOUT         50.0 MHz      20.000        declared                                                          default_clkgroup        0    
1 .         FCCC_0_inst_0/FCCC_0_0/GL0                         50.0 MHz      20.000        generated (from OSC_0_inst_0/OSC_0_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup        8004 
                                                                                                                                                                                          
0 -       System                                               100.0 MHz     10.000        system                                                            system_clkgroup         0    
                                                                                                                                                                                          
0 -       TCK                                                  6.0 MHz       166.670       declared                                                          default_clkgroup        0    
                                                                                                                                                                                          
0 -       COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     100.0 MHz     10.000        inferred                                                          Inferred_clkgroup_0     363  
==========================================================================================================================================================================================



Clock Load Summary
***********************

                                                     Clock     Source                                                                                                     Clock Pin                                                                         Non-clock Pin     Non-clock Pin                                                                         
Clock                                                Load      Pin                                                                                                        Seq Example                                                                       Seq Example       Comb Example                                                                          
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
OSC_0_inst_0/OSC_0_0/I_RCOSC_25_50MHZ/CLKOUT         0         OSC_0_inst_0.OSC_0_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)                                               -                                                                                 -                 -                                                                                     
FCCC_0_inst_0/FCCC_0_0/GL0                           8004      FCCC_0_inst_0.FCCC_0_0.CCC_INST.GL0(CCC)                                                                   CoreTimer_0_inst_0.CoreTimer_0_0.CtrlReg[2:0].C                                   -                 FCCC_0_inst_0.FCCC_0_0.GL0_INST.I(BUFG)                                               
                                                                                                                                                                                                                                                                                                                                                                    
System                                               0         -                                                                                                          -                                                                                 -                 -                                                                                     
                                                                                                                                                                                                                                                                                                                                                                    
TCK                                                  0         TCK(port)                                                                                                  -                                                                                 -                 -                                                                                     
                                                                                                                                                                                                                                                                                                                                                                    
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     363       CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst.UDRCK(UJTAG)     CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.pauselow.C     -                 CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.un1_UDRCK.I[0](inv)
====================================================================================================================================================================================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v:423:2:423:8:@W:MT530:@XP_MSG">miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(423)</a><!@TM:1582804713> | Found inferred clock COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock which controls 363 sequential elements including MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmiXbar._T_1398[0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1582804713> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1582804713> | Writing default property annotation file C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\BaseDesign.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 222MB peak: 237MB)

Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine currState[10:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_0(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1000 -> 00100000000
   1001 -> 01000000000
   1010 -> 10000000000
Encoding state machine currState[14:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_0(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
Encoding state machine currState[10:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_1(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1000 -> 00100000000
   1001 -> 01000000000
   1010 -> 10000000000
Encoding state machine currState[14:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_1(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
Encoding state machine CUARTlI0l[5:0] (in view: work.CoreUARTapb_0_CoreUARTapb_0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine CUARTll0[3:0] (in view: work.CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\coreuartapb_0\coreuartapb_0_0\rtl\vlog\core_obfuscated\rx_async.v:871:0:871:6:@N:MO225:@XP_MSG">rx_async.v(871)</a><!@TM:1582804713> | There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine ctrlStateReg[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine release_state[6:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
Encoding state machine state[6:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
Encoding state machine ahbcurr_state[2:0] (in view: COREAHBLSRAM_LIB.SRAM_0_SRAM_0_0_AHBLSramIf_Z13(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sramcurr_state[2:0] (in view: COREAHBLSRAM_LIB.SRAM_0_SRAM_0_0_SramCtrlIf_0s_32768s_32768s_128s_32s_32s_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 226MB peak: 237MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 229MB peak: 237MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 122MB peak: 237MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Thu Feb 27 11:58:33 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1582804694>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1582804694>
# Thu Feb 27 11:58:33 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: IRD-LT-M52413

Implementation : synthesis
<a name=mapperReport7></a>Synopsys Generic Technology Mapper, Version mapact2018q4p1, Build 026R, Built Apr 25 2019 10:01:09</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1582804824> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1582804824> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1582804824> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1582804824> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1582804824> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 185MB peak: 187MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v:148:34:148:45:@N:MO111:@XP_MSG">miv_rv32ima_l1_axi.v(148)</a><!@TM:1582804824> | Tristate driver MEM_AXI_WID_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MEM_AXI_WID_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v:148:34:148:45:@N:MO111:@XP_MSG">miv_rv32ima_l1_axi.v(148)</a><!@TM:1582804824> | Tristate driver MEM_AXI_WID_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MEM_AXI_WID_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v:148:34:148:45:@N:MO111:@XP_MSG">miv_rv32ima_l1_axi.v(148)</a><!@TM:1582804824> | Tristate driver MEM_AXI_WID_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MEM_AXI_WID_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v:148:34:148:45:@N:MO111:@XP_MSG">miv_rv32ima_l1_axi.v(148)</a><!@TM:1582804824> | Tristate driver MEM_AXI_WID_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MEM_AXI_WID_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v:147:34:147:46:@N:MO111:@XP_MSG">miv_rv32ima_l1_axi.v(147)</a><!@TM:1582804824> | Tristate driver MMIO_AXI_WID_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v:147:34:147:46:@N:MO111:@XP_MSG">miv_rv32ima_l1_axi.v(147)</a><!@TM:1582804824> | Tristate driver MMIO_AXI_WID_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v:147:34:147:46:@N:MO111:@XP_MSG">miv_rv32ima_l1_axi.v(147)</a><!@TM:1582804824> | Tristate driver MMIO_AXI_WID_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v:147:34:147:46:@N:MO111:@XP_MSG">miv_rv32ima_l1_axi.v(147)</a><!@TM:1582804824> | Tristate driver MMIO_AXI_WID_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\osc_0\osc_0_0\osc_0_osc_0_0_osc.v:20:7:20:17:@N:MO111:@XP_MSG">osc_0_osc_0_0_osc.v(20)</a><!@TM:1582804824> | Tristate driver XTLOSC_O2F (in view: work.OSC_0_OSC_0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_0_OSC_0_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\osc_0\osc_0_0\osc_0_osc_0_0_osc.v:19:7:19:17:@N:MO111:@XP_MSG">osc_0_osc_0_0_osc.v(19)</a><!@TM:1582804824> | Tristate driver XTLOSC_CCC (in view: work.OSC_0_OSC_0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_0_OSC_0_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v:2861:2:2861:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_dcache_dcache.v(2861)</a><!@TM:1582804824> | Removing sequential instance _T_650[20:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v:2861:2:2861:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_dcache_dcache.v(2861)</a><!@TM:1582804824> | Removing sequential instance blockProbeAfterGrantCount[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) of type view:PrimLib.sdffrs(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_async_reset_reg.v(72)</a><!@TM:1582804824> | Register bit DMCONTROL.reg_29.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_async_reset_reg.v(72)</a><!@TM:1582804824> | Register bit DMCONTROL.reg_27.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_async_reset_reg.v(72)</a><!@TM:1582804824> | Register bit DMCONTROL.reg_26.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>

Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_mul_div.v:405:2:405:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_mul_div.v(405)</a><!@TM:1582804824> | Removing sequential instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.div.divisor_rep[32:0] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.div.divisor[32:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804824> | Removing sequential instance _T_282[25:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804824> | Removing sequential instance _T_278[5:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\sram_0\sram_0_0\rtl\vlog\core\ahblsramif.v:390:0:390:6:@N:BN362:@XP_MSG">ahblsramif.v(390)</a><!@TM:1582804824> | Removing sequential instance ahbsram_wdata_usram_d[31:0] (in view: COREAHBLSRAM_LIB.SRAM_0_SRAM_0_0_AHBLSramIf_Z13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 185MB peak: 196MB)

<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v:237:0:237:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(237)</a><!@TM:1582804824> | Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v:237:0:237:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(237)</a><!@TM:1582804824> | Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_1.SDATASELInt[16] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v:84:4:84:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(84)</a><!@TM:1582804824> | Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v:84:4:84:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(84)</a><!@TM:1582804824> | Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v:84:4:84:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(84)</a><!@TM:1582804824> | Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1582804824> | Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1582804824> | Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1582804824> | Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1582804824> | Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1582804824> | Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1582804824> | Register bit arbRegSMCurrentState[0] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.haddrReg[8] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.haddrReg[9] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.haddrReg[10] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.haddrReg[11] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.haddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.haddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.haddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.haddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.haddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.haddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.haddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.haddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.haddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.haddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.haddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.haddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.haddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.haddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.haddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.haddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.nextHaddrReg[8] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.nextHaddrReg[9] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.nextHaddrReg[10] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.nextHaddrReg[11] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.nextHaddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.nextHaddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.nextHaddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.nextHaddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.nextHaddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.nextHaddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.nextHaddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.nextHaddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.nextHaddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.nextHaddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.nextHaddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.nextHaddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.nextHaddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.nextHaddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.nextHaddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1582804824> | Removing sequential instance U_ApbAddrData.nextHaddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v:265:4:265:10:@W:BN132:@XP_MSG">coreahbtoapb3_ahbtoapbsm.v(265)</a><!@TM:1582804824> | Removing sequential instance COREAHBTOAPB3_0_inst_0.COREAHBTOAPB3_0_0.U_AhbToApbSM.PWRITE because it is equivalent to instance COREAHBTOAPB3_0_inst_0.COREAHBTOAPB3_0_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v:77:0:77:6:@W:FX107:@XP_MSG">coreaxitoahbl_ram_syncwrasyncrd.v(77)</a><!@TM:1582804824> | RAM U_rdFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v:77:0:77:6:@W:FX107:@XP_MSG">coreaxitoahbl_ram_syncwrasyncrd.v(77)</a><!@TM:1582804824> | RAM U_wrFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axioutreg.v:106:0:106:6:@N:BN362:@XP_MSG">coreaxitoahbl_axioutreg.v(106)</a><!@TM:1582804824> | Removing sequential instance U_AXIOutReg.BID[4] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axioutreg.v:106:0:106:6:@N:BN362:@XP_MSG">coreaxitoahbl_axioutreg.v(106)</a><!@TM:1582804824> | Removing sequential instance U_AXIOutReg.RID[4] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine currState[10:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_0(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1000 -> 00100000000
   1001 -> 01000000000
   1010 -> 10000000000
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axislavectrl.v:268:0:268:6:@W:MO160:@XP_MSG">coreaxitoahbl_axislavectrl.v(268)</a><!@TM:1582804824> | Register bit BURSTReg[1] (in view view:COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axislavectrl.v:310:0:310:6:@W:MO160:@XP_MSG">coreaxitoahbl_axislavectrl.v(310)</a><!@TM:1582804824> | Register bit IDReg[4] (in view view:COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axislavectrl.v:310:0:310:6:@W:MO160:@XP_MSG">coreaxitoahbl_axislavectrl.v(310)</a><!@TM:1582804824> | Register bit IDReg[3] (in view view:COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine currState[14:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_0(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_ahbmasterctrl.v:290:0:290:6:@W:MO160:@XP_MSG">coreaxitoahbl_ahbmasterctrl.v(290)</a><!@TM:1582804824> | Register bit HSIZEInt[2] (in view view:COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v:77:0:77:6:@W:FX107:@XP_MSG">coreaxitoahbl_ram_syncwrasyncrd.v(77)</a><!@TM:1582804824> | RAM U_rdFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v:77:0:77:6:@W:FX107:@XP_MSG">coreaxitoahbl_ram_syncwrasyncrd.v(77)</a><!@TM:1582804824> | RAM U_wrFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axioutreg.v:106:0:106:6:@N:BN362:@XP_MSG">coreaxitoahbl_axioutreg.v(106)</a><!@TM:1582804824> | Removing sequential instance U_AXIOutReg.BID[4] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axioutreg.v:106:0:106:6:@N:BN362:@XP_MSG">coreaxitoahbl_axioutreg.v(106)</a><!@TM:1582804824> | Removing sequential instance U_AXIOutReg.RID[4] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine currState[10:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_1(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1000 -> 00100000000
   1001 -> 01000000000
   1010 -> 10000000000
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axislavectrl.v:268:0:268:6:@W:MO160:@XP_MSG">coreaxitoahbl_axislavectrl.v(268)</a><!@TM:1582804824> | Register bit BURSTReg[1] (in view view:COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axislavectrl.v:310:0:310:6:@W:MO160:@XP_MSG">coreaxitoahbl_axislavectrl.v(310)</a><!@TM:1582804824> | Register bit IDReg[4] (in view view:COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axislavectrl.v:310:0:310:6:@W:MO160:@XP_MSG">coreaxitoahbl_axislavectrl.v(310)</a><!@TM:1582804824> | Register bit IDReg[3] (in view view:COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine currState[14:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_1(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_ahbmasterctrl.v:290:0:290:6:@W:MO160:@XP_MSG">coreaxitoahbl_ahbmasterctrl.v(290)</a><!@TM:1582804824> | Register bit HSIZEInt[2] (in view view:COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\coreuartapb_0\coreuartapb_0_0\rtl\vlog\core_obfuscated\clock_gen.v:1011:0:1011:6:@N:MO231:@XP_MSG">clock_gen.v(1011)</a><!@TM:1582804824> | Found counter in view:work.CoreUARTapb_0_CoreUARTapb_0_0_Clock_gen_0s_0s(verilog) instance genblk1\.CUARTO0[12:0] 
Encoding state machine CUARTlI0l[5:0] (in view: work.CoreUARTapb_0_CoreUARTapb_0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine CUARTll0[3:0] (in view: work.CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\coreuartapb_0\coreuartapb_0_0\rtl\vlog\core_obfuscated\rx_async.v:871:0:871:6:@N:MO225:@XP_MSG">rx_async.v(871)</a><!@TM:1582804824> | There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\coreuartapb_0\coreuartapb_0_0\rtl\vlog\core_obfuscated\rx_async.v:754:0:754:6:@W:BN132:@XP_MSG">rx_async.v(754)</a><!@TM:1582804824> | Removing instance CoreUARTapb_0_inst_0.CoreUARTapb_0_0.CUARTlOlI.CUARTO01.CUARTIOll[2] because it is equivalent to instance CoreUARTapb_0_inst_0.CoreUARTapb_0_0.CUARTlOlI.CUARTO01.CUARTIOll[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlto_axi4.v:734:2:734:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_axi_tlto_axi4.v(734)</a><!@TM:1582804824> | Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog) instance MIV_RV32IMA_L1_AXI_TLTO_AXI4._T_298[4:0] 
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v:242:2:242:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_48.v(242)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v:242:2:242:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_48.v(242)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v:242:2:242:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_48.v(242)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v:242:2:242:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_48.v(242)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v:242:2:242:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_48.v(242)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v:330:2:330:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_28.v(330)</a><!@TM:1582804824> | RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size[9:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 10 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_33.v:330:2:330:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_33.v(330)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size[9:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 10 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_33.v:330:2:330:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_33.v(330)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size[9:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 10 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v:330:2:330:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_28.v(330)</a><!@TM:1582804824> | RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size[9:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 10 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_32.v:220:2:220:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_32.v(220)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp[5:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 6 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_32.v:220:2:220:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_32.v(220)</a><!@TM:1582804824> | RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp[5:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 6 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v:242:2:242:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_48.v(242)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp[8:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v:242:2:242:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_48.v(242)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp[8:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v:242:2:242:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_48.v(242)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp[8:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v:242:2:242:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_48.v(242)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp[8:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v:242:2:242:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_48.v(242)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp[8:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v:242:2:242:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_48.v(242)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v:242:2:242:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_48.v(242)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v:242:2:242:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_48.v(242)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v:242:2:242:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_48.v(242)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v:242:2:242:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_48.v(242)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v:242:2:242:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_48.v(242)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v:242:2:242:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_48.v(242)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v:242:2:242:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_48.v(242)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v:242:2:242:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_48.v(242)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v:242:2:242:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_48.v(242)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_32.v:220:2:220:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_32.v(220)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 64 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_32.v:220:2:220:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_32.v(220)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_33.v:330:2:330:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_33.v(330)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr[30:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 31 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_29.v:198:2:198:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_29.v(198)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 64 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_29.v:198:2:198:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_29.v(198)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb[7:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_29.v:198:2:198:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_29.v(198)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_33.v:330:2:330:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_33.v(330)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr[27:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 28 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_32.v:220:2:220:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_32.v(220)</a><!@TM:1582804824> | RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 64 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_32.v:220:2:220:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_32.v(220)</a><!@TM:1582804824> | RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v:330:2:330:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_28.v(330)</a><!@TM:1582804824> | RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_29.v:198:2:198:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_29.v(198)</a><!@TM:1582804824> | RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 64 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_29.v:198:2:198:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_29.v(198)</a><!@TM:1582804824> | RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb[7:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_29.v:198:2:198:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_29.v(198)</a><!@TM:1582804824> | RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v:330:2:330:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_28.v(330)</a><!@TM:1582804824> | RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr[28:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 29 bits.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_54.v:367:2:367:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_queue_54.v(367)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][4] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_54.v:367:2:367:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_queue_54.v(367)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][5] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_54.v:367:2:367:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_queue_54.v(367)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_54.v:367:2:367:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_queue_54.v(367)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][7] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_18.v:122:2:122:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_queue_18.v(122)</a><!@TM:1582804824> | Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_18.v:122:2:122:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_queue_18.v(122)</a><!@TM:1582804824> | Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE_1.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_18.v:122:2:122:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_queue_18.v(122)</a><!@TM:1582804824> | Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE_2.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_18.v:122:2:122:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_queue_18.v(122)</a><!@TM:1582804824> | Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE_3.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_18.v:122:2:122:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_queue_18.v(122)</a><!@TM:1582804824> | Removing sequential instance yank.Queue_5.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_18.v:122:2:122:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_queue_18.v(122)</a><!@TM:1582804824> | Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE_6.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_18.v:122:2:122:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_queue_18.v(122)</a><!@TM:1582804824> | Removing sequential instance yank.Queue_7.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_18.v:122:2:122:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_queue_18.v(122)</a><!@TM:1582804824> | Removing sequential instance yank.Queue_8.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_17.v:367:2:367:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_queue_17.v(367)</a><!@TM:1582804824> | Removing sequential instance converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][4] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_17.v:367:2:367:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_queue_17.v(367)</a><!@TM:1582804824> | Removing sequential instance converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][5] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_17.v:367:2:367:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_queue_17.v(367)</a><!@TM:1582804824> | Removing sequential instance converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_17.v:367:2:367:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_queue_17.v(367)</a><!@TM:1582804824> | Removing sequential instance converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][7] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1582804824> | Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[48] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1582804824> | Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[49] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1582804824> | Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[50] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1582804824> | Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1582804824> | Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:200:2:200:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(200)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:200:2:200:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(200)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[1] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:200:2:200:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(200)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[2] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:200:2:200:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(200)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[3] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:200:2:200:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(200)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[4] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:200:2:200:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(200)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[5] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:200:2:200:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(200)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:200:2:200:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(200)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[7] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:200:2:200:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(200)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[8] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:200:2:200:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(200)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[9] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:200:2:200:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(200)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[10] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:200:2:200:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(200)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[11] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:200:2:200:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(200)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[12] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:200:2:200:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(200)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[13] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:200:2:200:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(200)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[14] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:200:2:200:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(200)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[15] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:200:2:200:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(200)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[16] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:200:2:200:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(200)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[17] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:200:2:200:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(200)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[18] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:200:2:200:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(200)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[19] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:200:2:200:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(200)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[20] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:200:2:200:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(200)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[21] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:200:2:200:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(200)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[22] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:200:2:200:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(200)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[23] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:200:2:200:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(200)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[24] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:200:2:200:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(200)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[25] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:200:2:200:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(200)</a><!@TM:1582804824> | Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[26] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\synlog\BaseDesign_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1582804824> | Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[45] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@W:MO161:@XP_MSG">miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1582804824> | Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[47] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1582804824> | Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[46] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_54.v:367:2:367:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_queue_54.v(367)</a><!@TM:1582804824> | Register bit MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size\[0\][2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_17.v:367:2:367:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_queue_17.v(367)</a><!@TM:1582804824> | Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size\[0\][2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_17.v:367:2:367:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_queue_17.v(367)</a><!@TM:1582804824> | Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_user\[0\][6] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v:280:2:280:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_async_queue_source_2.v(280)</a><!@TM:1582804824> | Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_opcode[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v:280:2:280:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_async_queue_source_2.v(280)</a><!@TM:1582804824> | Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:200:2:200:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(200)</a><!@TM:1582804824> | Register bit MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v:200:2:200:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_repeater_4.v(200)</a><!@TM:1582804824> | Register bit MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v:330:2:330:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_queue_28.v(330)</a><!@TM:1582804824> | Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v:330:2:330:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_queue_28.v(330)</a><!@TM:1582804824> | Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v:330:2:330:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_queue_28.v(330)</a><!@TM:1582804824> | Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v:330:2:330:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_queue_28.v(330)</a><!@TM:1582804824> | Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v:330:2:330:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_queue_28.v(330)</a><!@TM:1582804824> | Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v:330:2:330:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_queue_28.v(330)</a><!@TM:1582804824> | Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v:330:2:330:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_queue_28.v(330)</a><!@TM:1582804824> | Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v:330:2:330:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_queue_28.v(330)</a><!@TM:1582804824> | Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_17.v:367:2:367:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_queue_17.v(367)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_user[0][5] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len[0][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v:329:2:329:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_axi_tlfifofixer_system_bus.v(329)</a><!@TM:1582804824> | Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog) instance SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_292[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v:329:2:329:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_axi_tlfifofixer_system_bus.v(329)</a><!@TM:1582804824> | Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog) instance SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_320[9:0] 
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_3.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_3.v(286)</a><!@TM:1582804824> | RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source[9:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 10 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue.v(286)</a><!@TM:1582804824> | RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param[15:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 16 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_4.v:198:2:198:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_4.v(198)</a><!@TM:1582804824> | RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source[9:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 10 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_1.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_1.v(286)</a><!@TM:1582804824> | RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size[8:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 9 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_2.v:264:2:264:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_2.v(264)</a><!@TM:1582804824> | RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode[11:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 12 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_3.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_3.v(286)</a><!@TM:1582804824> | RAM SystemBus_slave_TLBuffer.Queue_5.ram_param[10:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 11 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_3.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_3.v(286)</a><!@TM:1582804824> | RAM SystemBus_slave_TLBuffer.Queue_5.ram_error (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_3.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_3.v(286)</a><!@TM:1582804824> | RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_3.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_3.v(286)</a><!@TM:1582804824> | RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_error (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_2.v:264:2:264:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_2.v(264)</a><!@TM:1582804824> | RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_2.v:264:2:264:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_2.v(264)</a><!@TM:1582804824> | RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address[30:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 31 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_1.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_1.v(286)</a><!@TM:1582804824> | RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_1.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_1.v(286)</a><!@TM:1582804824> | RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue.v(286)</a><!@TM:1582804824> | RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue.v(286)</a><!@TM:1582804824> | RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address[30:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 31 bits.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater.v:198:2:198:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_repeater.v(198)</a><!@TM:1582804824> | Register bit SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater.v:198:2:198:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_repeater.v(198)</a><!@TM:1582804824> | Register bit SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v:286:2:286:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_queue.v(286)</a><!@TM:1582804824> | Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram1_[5] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v:286:2:286:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_queue.v(286)</a><!@TM:1582804824> | Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram1_[4] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v:286:2:286:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_queue.v(286)</a><!@TM:1582804824> | Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0_[5] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v:286:2:286:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_queue.v(286)</a><!@TM:1582804824> | Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0_[4] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_6.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_6.v(286)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source[5:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 6 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_6.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_6.v(286)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_QUEUE.ram_size[1:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 2 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue.v(286)</a><!@TM:1582804824> | RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source[12:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 13 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_1.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_1.v(286)</a><!@TM:1582804824> | RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source[8:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 9 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_1.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_1.v(286)</a><!@TM:1582804824> | RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_1.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_1.v(286)</a><!@TM:1582804824> | RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue.v(286)</a><!@TM:1582804824> | RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue.v(286)</a><!@TM:1582804824> | RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address[30:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 31 bits.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v:286:2:286:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_queue.v(286)</a><!@TM:1582804824> | Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_ram1_[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v:286:2:286:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_queue.v(286)</a><!@TM:1582804824> | Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_ram0_[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v:286:2:286:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_queue.v(286)</a><!@TM:1582804824> | Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[8] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v:286:2:286:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_queue.v(286)</a><!@TM:1582804824> | Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[7] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v:286:2:286:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_queue.v(286)</a><!@TM:1582804824> | Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[8] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v:286:2:286:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_queue.v(286)</a><!@TM:1582804824> | Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[7] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v:563:2:563:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v(563)</a><!@TM:1582804824> | Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT(verilog) instance time\$[63:0] 
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v:84:2:84:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v(84)</a><!@TM:1582804824> | Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v:84:2:84:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v(84)</a><!@TM:1582804824> | Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v:280:2:280:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_async_queue_source.v(280)</a><!@TM:1582804824> | Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_address[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v:280:2:280:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_async_queue_source.v(280)</a><!@TM:1582804824> | Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_address[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v:280:2:280:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_async_queue_source.v(280)</a><!@TM:1582804824> | Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v:280:2:280:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_async_queue_source.v(280)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v:280:2:280:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_async_queue_source.v(280)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v:280:2:280:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_async_queue_source.v(280)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_async_reset_reg.v(72)</a><!@TM:1582804824> | Register bit DMCONTROL.reg_2.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_async_reset_reg.v(72)</a><!@TM:1582804824> | Register bit DMCONTROL.reg_3.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_async_reset_reg.v(72)</a><!@TM:1582804824> | Register bit DMCONTROL.reg_4.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_async_reset_reg.v(72)</a><!@TM:1582804824> | Register bit DMCONTROL.reg_5.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_async_reset_reg.v(72)</a><!@TM:1582804824> | Register bit DMCONTROL.reg_6.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_async_reset_reg.v(72)</a><!@TM:1582804824> | Register bit DMCONTROL.reg_7.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_async_reset_reg.v(72)</a><!@TM:1582804824> | Register bit DMCONTROL.reg_8.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_async_reset_reg.v(72)</a><!@TM:1582804824> | Register bit DMCONTROL.reg_9.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_async_reset_reg.v(72)</a><!@TM:1582804824> | Register bit DMCONTROL.reg_10.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_async_reset_reg.v(72)</a><!@TM:1582804824> | Register bit DMCONTROL.reg_11.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_async_reset_reg.v(72)</a><!@TM:1582804824> | Register bit DMCONTROL.reg_12.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_async_reset_reg.v(72)</a><!@TM:1582804824> | Register bit DMCONTROL.reg_13.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_async_reset_reg.v(72)</a><!@TM:1582804824> | Register bit DMCONTROL.reg_14.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_async_reset_reg.v(72)</a><!@TM:1582804824> | Register bit DMCONTROL.reg_15.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine ctrlStateReg[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_11.v(286)</a><!@TM:1582804824> | RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source[15:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 16 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_6.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_6.v(286)</a><!@TM:1582804824> | RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source[10:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 11 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_14.v:242:2:242:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_14.v(242)</a><!@TM:1582804824> | RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size[3:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 4 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_14.v:242:2:242:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_14.v(242)</a><!@TM:1582804824> | RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_14.v:242:2:242:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_14.v(242)</a><!@TM:1582804824> | RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_6.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_6.v(286)</a><!@TM:1582804824> | RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_6.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_6.v(286)</a><!@TM:1582804824> | RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_11.v(286)</a><!@TM:1582804824> | RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_11.v(286)</a><!@TM:1582804824> | RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v:286:2:286:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_queue_11.v(286)</a><!@TM:1582804824> | Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[11] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v:286:2:286:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_queue_11.v(286)</a><!@TM:1582804824> | Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[11] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine release_state[6:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v:2861:2:2861:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_axi_dcache_dcache.v(2861)</a><!@TM:1582804824> | Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog) instance flushCounter[6:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v:2861:2:2861:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_axi_dcache_dcache.v(2861)</a><!@TM:1582804824> | Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog) instance lrscCount[4:0] 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v:91:2:91:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_axi_data_arrays_0_ext.v(91)</a><!@TM:1582804824> | RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_3[7:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v:91:2:91:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_axi_data_arrays_0_ext.v(91)</a><!@TM:1582804824> | RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_2[7:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v:91:2:91:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_axi_data_arrays_0_ext.v(91)</a><!@TM:1582804824> | RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_1[7:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v:91:2:91:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_axi_data_arrays_0_ext.v(91)</a><!@TM:1582804824> | RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram[7:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tag_array_ext.v:90:2:90:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_axi_tag_array_ext.v(90)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram[20:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v:2861:2:2861:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_dcache_dcache.v(2861)</a><!@TM:1582804824> | Register bit s1_req_cmd[4] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v:2861:2:2861:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_dcache_dcache.v(2861)</a><!@TM:1582804824> | Register bit s1_req_tag[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v:2861:2:2861:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_dcache_dcache.v(2861)</a><!@TM:1582804824> | Register bit pstore1_cmd[4] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v:1662:25:1662:45:@N:MF179:@XP_MSG">miv_rv32ima_l1_axi_dcache_dcache.v(1662)</a><!@TM:1582804824> | Found 26 by 26 bit equality operator ('==') lrscAddrMatch (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v:1836:18:1836:47:@N:MF179:@XP_MSG">miv_rv32ima_l1_axi_dcache_dcache.v(1836)</a><!@TM:1582804824> | Found 19 by 19 bit equality operator ('==') _T_486 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v:1671:19:1671:38:@N:MF179:@XP_MSG">miv_rv32ima_l1_axi_dcache_dcache.v(1671)</a><!@TM:1582804824> | Found 11 by 11 bit equality operator ('==') _T_1527 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v:1727:19:1727:38:@N:MF179:@XP_MSG">miv_rv32ima_l1_axi_dcache_dcache.v(1727)</a><!@TM:1582804824> | Found 11 by 11 bit equality operator ('==') _T_1583 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v:91:2:91:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_axi_data_arrays_0_0_ext.v(91)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v:91:2:91:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_axi_tag_array_0_ext.v(91)</a><!@TM:1582804824> | RAM MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT.ram[19:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_icache_icache.v:238:18:238:35:@N:MF179:@XP_MSG">miv_rv32ima_l1_axi_icache_icache.v(238)</a><!@TM:1582804824> | Found 19 by 19 bit equality operator ('==') _T_293 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE(verilog))
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_shift_queue.v:563:2:563:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_shift_queue.v(563)</a><!@TM:1582804824> | Register bit elts_4_pc[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_shift_queue.v:563:2:563:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_shift_queue.v(563)</a><!@TM:1582804824> | Register bit elts_4_pc[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_shift_queue.v:563:2:563:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_shift_queue.v(563)</a><!@TM:1582804824> | Register bit elts_3_pc[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_shift_queue.v:563:2:563:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_shift_queue.v(563)</a><!@TM:1582804824> | Register bit elts_3_pc[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_shift_queue.v:563:2:563:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_shift_queue.v(563)</a><!@TM:1582804824> | Register bit elts_2_pc[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_shift_queue.v:563:2:563:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_shift_queue.v(563)</a><!@TM:1582804824> | Register bit elts_2_pc[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_shift_queue.v:563:2:563:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_shift_queue.v(563)</a><!@TM:1582804824> | Register bit elts_1_pc[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_shift_queue.v:563:2:563:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_shift_queue.v(563)</a><!@TM:1582804824> | Register bit elts_1_pc[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_shift_queue.v:563:2:563:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_shift_queue.v(563)</a><!@TM:1582804824> | Register bit elts_0_pc[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_shift_queue.v:563:2:563:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_shift_queue.v(563)</a><!@TM:1582804824> | Register bit elts_0_pc[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | RAM _T_1151_1[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | RAM _T_1151[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Register bit ex_cause[30] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Register bit ex_cause[29] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Register bit ex_cause[28] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Register bit ex_cause[27] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Register bit ex_cause[26] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Register bit ex_cause[25] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Register bit ex_cause[24] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Register bit ex_cause[23] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Register bit ex_cause[22] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Register bit ex_cause[21] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Register bit ex_cause[20] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Register bit ex_cause[19] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Register bit ex_cause[18] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Register bit ex_cause[17] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Register bit ex_cause[16] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Register bit ex_cause[15] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Register bit ex_cause[14] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Register bit ex_cause[13] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>

Only the first 100 messages of id 'MO160' are reported. To see all messages use 'report_messages -log C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\synlog\BaseDesign_fpga_mapper.srr -id MO160' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {MO160} -count unlimited' in the Tcl shell.
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v:211:18:211:34:@N:MF179:@XP_MSG">miv_rv32ima_l1_axi_breakpoint_unit.v(211)</a><!@TM:1582804824> | Found 32 by 32 bit equality operator ('==') _T_131 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v:247:18:247:35:@N:MF179:@XP_MSG">miv_rv32ima_l1_axi_breakpoint_unit.v(247)</a><!@TM:1582804824> | Found 32 by 32 bit equality operator ('==') _T_186 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v:258:18:258:35:@N:MF179:@XP_MSG">miv_rv32ima_l1_axi_breakpoint_unit.v(258)</a><!@TM:1582804824> | Found 32 by 32 bit equality operator ('==') _T_252 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v:201:17:201:32:@N:MF179:@XP_MSG">miv_rv32ima_l1_axi_breakpoint_unit.v(201)</a><!@TM:1582804824> | Found 32 by 32 bit equality operator ('==') _T_65 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))
Encoding state machine state[6:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_mul_div.v:405:2:405:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_axi_mul_div.v(405)</a><!@TM:1582804824> | Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_MUL_DIV(verilog) instance count[5:0] 
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_22.v:154:2:154:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_22.v(154)</a><!@TM:1582804824> | RAM ram[6:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_22(verilog)) is 2 words by 7 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_30.v:176:2:176:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_30.v(176)</a><!@TM:1582804824> | RAM ram_resp[5:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_30_1(verilog)) is 2 words by 6 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_30.v:176:2:176:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_30.v(176)</a><!@TM:1582804824> | RAM ram_resp[5:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_30_0(verilog)) is 2 words by 6 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_22.v:154:2:154:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_22.v(154)</a><!@TM:1582804824> | RAM ram[6:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_22_1(verilog)) is 2 words by 7 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_22.v:154:2:154:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_axi_queue_22.v(154)</a><!@TM:1582804824> | RAM ram[6:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_22_0(verilog)) is 2 words by 7 bits.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlerror_error.v:405:2:405:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_axi_tlerror_error.v(405)</a><!@TM:1582804824> | Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR(verilog) instance _T_136[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlerror_error.v:405:2:405:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_axi_tlerror_error.v(405)</a><!@TM:1582804824> | Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR(verilog) instance _T_191[9:0] 
Encoding state machine ahbcurr_state[2:0] (in view: COREAHBLSRAM_LIB.SRAM_0_SRAM_0_0_AHBLSramIf_Z13(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\sram_0\sram_0_0\rtl\vlog\core\ahblsramif.v:319:0:319:6:@N:MO231:@XP_MSG">ahblsramif.v(319)</a><!@TM:1582804824> | Found counter in view:COREAHBLSRAM_LIB.SRAM_0_SRAM_0_0_AHBLSramIf_Z13(verilog) instance count[4:0] 
Encoding state machine sramcurr_state[2:0] (in view: COREAHBLSRAM_LIB.SRAM_0_SRAM_0_0_SramCtrlIf_0s_32768s_32768s_128s_32s_32s_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:262:4:262:10:@N:MO231:@XP_MSG">coretimer.v(262)</a><!@TM:1582804824> | Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_24s_0s(verilog) instance Count[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:211:4:211:10:@N:MO231:@XP_MSG">coretimer.v(211)</a><!@TM:1582804824> | Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_24s_0s(verilog) instance PreScale[9:0] 

Starting factoring (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 252MB peak: 253MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axioutreg.v:106:0:106:6:@W:BN132:@XP_MSG">coreaxitoahbl_axioutreg.v(106)</a><!@TM:1582804824> | Removing instance CoreAXITOAHBL_0_inst_0.CoreAXITOAHBL_0_0.U_AXIOutReg.RID[3] because it is equivalent to instance CoreAXITOAHBL_0_inst_0.CoreAXITOAHBL_0_0.U_AXIOutReg.BID[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axioutreg.v:106:0:106:6:@W:BN132:@XP_MSG">coreaxitoahbl_axioutreg.v(106)</a><!@TM:1582804824> | Removing instance CoreAXITOAHBL_0_inst_0.CoreAXITOAHBL_0_0.U_AXIOutReg.AWREADY because it is equivalent to instance CoreAXITOAHBL_0_inst_0.CoreAXITOAHBL_0_0.U_AXISlaveCtrl.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axioutreg.v:106:0:106:6:@W:BN132:@XP_MSG">coreaxitoahbl_axioutreg.v(106)</a><!@TM:1582804824> | Removing instance CoreAXITOAHBL_1_inst_0.CoreAXITOAHBL_1_0.U_AXIOutReg.RID[3] because it is equivalent to instance CoreAXITOAHBL_1_inst_0.CoreAXITOAHBL_1_0.U_AXIOutReg.BID[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axioutreg.v:106:0:106:6:@W:BN132:@XP_MSG">coreaxitoahbl_axioutreg.v(106)</a><!@TM:1582804824> | Removing instance CoreAXITOAHBL_1_inst_0.CoreAXITOAHBL_1_0.U_AXIOutReg.AWREADY because it is equivalent to instance CoreAXITOAHBL_1_inst_0.CoreAXITOAHBL_1_0.U_AXISlaveCtrl.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_queue.v(286)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram1_[8] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram1_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_queue.v(286)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram0_[8] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram0_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.ex_reg_pc[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.ex_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.mem_reg_pc[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.mem_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v:280:2:280:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_async_queue_source_2.v(280)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_size[0] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_source. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v:111:4:111:10:@W:BN132:@XP_MSG">coreahbtoapb3_penablescheduler.v(111)</a><!@TM:1582804824> | Removing instance COREAHBTOAPB3_0_inst_0.COREAHBTOAPB3_0_0.U_PenableScheduler.PENABLE because it is equivalent to instance COREAHBTOAPB3_0_inst_0.COREAHBTOAPB3_0_0.U_PenableScheduler.penableSchedulerState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished factoring (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 358MB peak: 359MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_queue_11.v(286)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[3] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_queue_11.v(286)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_54.v:367:2:367:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_queue_54.v(367)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_user[0][5] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len[0][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_queue_11.v(286)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[3] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_queue_11.v(286)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_6.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_queue_6.v(286)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_6.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_queue_6.v(286)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:FF150:@XP_HELP">FF150</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_mul_div.v:289:35:289:53:@N:FF150:@XP_MSG">miv_rv32ima_l1_axi_mul_div.v(289)</a><!@TM:1582804824> | Multiplier MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.div._T_122[48:0] implemented with multiple MACC blocks using cascade/shift feature.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:BN132:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1582804824> | Removing instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket_tile_tile.v:554:79:554:85:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket_tile_tile.v(554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.probe_bits_address[5] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.probe_bits_address[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket_tile_tile.v:554:79:554:85:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket_tile_tile.v(554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.probe_bits_address[4] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.probe_bits_address[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket_tile_tile.v:554:79:554:85:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket_tile_tile.v(554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.probe_bits_address[3] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.probe_bits_address[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket_tile_tile.v:554:79:554:85:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket_tile_tile.v(554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.probe_bits_address[2] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.probe_bits_address[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket_tile_tile.v:554:79:554:85:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket_tile_tile.v(554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.probe_bits_address[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.probe_bits_address[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_queue_11.v(286)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[4] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_queue_11.v(286)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[5] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_queue_11.v(286)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[3] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_queue_11.v(286)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[2] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_queue_11.v(286)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_queue_11.v(286)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_queue_11.v(286)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[3] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_queue_11.v(286)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[5] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_queue_11.v(286)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[2] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_queue_11.v(286)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[4] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:BN132:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1582804824> | Removing instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 384MB peak: 412MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 384MB peak: 412MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:33s; Memory used current: 347MB peak: 412MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:38s; CPU Time elapsed 0h:00m:38s; Memory used current: 354MB peak: 412MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:08s; CPU Time elapsed 0h:01m:08s; Memory used current: 406MB peak: 412MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[16] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[15] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[14] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[13] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[12] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[11] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[9] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[8] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[7] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[6] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[5] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[4] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[30] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[29] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[28] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[27] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[26] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[25] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[24] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[23] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[22] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[21] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[20] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[19] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[18] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v:2833:2:2833:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_rocket.v(2833)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[17] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[9] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[8] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[7] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[6] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[5] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[4] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[30] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[29] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[28] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[27] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[26] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[25] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[24] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[23] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[22] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[21] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[20] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[19] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[18] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[17] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[14] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[15] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[13] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v:1554:2:1554:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_axi_csrfile.v(1554)</a><!@TM:1582804824> | Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[11] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:10s; CPU Time elapsed 0h:01m:09s; Memory used current: 400MB peak: 412MB)


Finished preparing to map (Real Time elapsed 0h:01m:15s; CPU Time elapsed 0h:01m:15s; Memory used current: 400MB peak: 412MB)


Finished technology mapping (Real Time elapsed 0h:01m:22s; CPU Time elapsed 0h:01m:22s; Memory used current: 432MB peak: 455MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:24s		    -1.63ns		18924 /     10868
   2		0h:01m:25s		    -1.52ns		17337 /     10868

   3		0h:01m:28s		    -0.93ns		17340 /     10868


   4		0h:01m:29s		    -0.93ns		17339 /     10868
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1582804824> | Promoting Net sync_asert_reg_arst1 on CLKINT  I_3215  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1582804824> | Promoting Net CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.un1_DUT_TCK on CLKINT  I_3216  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1582804824> | Promoting Net MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.q_arst on CLKINT  I_3217  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1582804824> | Promoting Net MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK._T_49_arst on CLKINT  I_3218  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1582804824> | Promoting Net URSTB_arst on CLKINT  I_3219  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1582804824> | Promoting Net MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.un1_reset_debug_arst on CLKINT  I_3220  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1582804824> | Promoting Net CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.iUDRCK on CLKINT  I_3221  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:38s; CPU Time elapsed 0h:01m:37s; Memory used current: 438MB peak: 458MB)


Finished restoring hierarchy (Real Time elapsed 0h:01m:39s; CPU Time elapsed 0h:01m:39s; Memory used current: 454MB peak: 458MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 10783 clock pin(s) of sequential element(s)
0 instances converted, 10783 sequential instances remain driven by gated/generated clocks

============================================================================================== Non-Gated/Non-Generated Clocks ==============================================================================================
Clock Tree ID     Driving Element                                                                               Drive Element Type     Fanout     Sample Instance                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst@|E:CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.UTDODRV@|F:@syn_sample_clock_path1==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     UJTAG                  17         CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.UTDODRV
============================================================================================================================================================================================================================
========================================================================================================================================================== Gated/Generated Clocks ===========================================================================================================================================================
Clock Tree ID     Driving Element                                                                    Drive Element Type     Fanout     Sample Instance                                                                         Explanation                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:FCCC_0_inst_0.FCCC_0_0.CCC_INST@|E:reset_synchronizer_0.sync_deasert_reg[1]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       FCCC_0_inst_0.FCCC_0_0.CCC_INST                                                    CCC                    10469      reset_synchronizer_0.sync_deasert_reg[1]                                                Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.un1_DUT_TCK@|E:MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.dmiReqReg_addr[0]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.un1_DUT_TCK     CFG4                   314        MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.dmiReqReg_addr[0]     Clock conversion disabled                                                                                     
=============================================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:01m:40s; CPU Time elapsed 0h:01m:40s; Memory used current: 331MB peak: 458MB)

Writing Analyst data base C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\synwork\BaseDesign_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:43s; CPU Time elapsed 0h:01m:43s; Memory used current: 396MB peak: 458MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1582804824> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1582804824> | Synopsys Constraint File capacitance units using default value of 1pF  
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1582804824> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW150:@XP_HELP">BW150</a> : <!@TM:1582804824> | Clock COREJTAGDEBUG_UJ_JTAG_24s_0s_34s_85_0_0|un1_DUT_TCK_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated</font> 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:01m:48s; CPU Time elapsed 0h:01m:48s; Memory used current: 392MB peak: 458MB)


Start final timing analysis (Real Time elapsed 0h:01m:49s; CPU Time elapsed 0h:01m:49s; Memory used current: 387MB peak: 458MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\fccc_0\fccc_0_0\fccc_0_fccc_0_0_fccc.v:20:36:20:44:@W:MT246:@XP_MSG">fccc_0_fccc_0_0_fccc.v(20)</a><!@TM:1582804824> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1582804824> | Found clock OSC_0_inst_0/OSC_0_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1582804824> | Found clock TCK with period 166.67ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1582804824> | Found clock FCCC_0_inst_0/FCCC_0_0/GL0 with period 20.00ns  
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1582804824> | Found inferred clock COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UDRCK.</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Thu Feb 27 12:00:23 2020
#


Top view:               BaseDesign
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\designer\BaseDesign\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1582804824> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1582804824> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -0.393

                                                     Requested     Estimated     Requested     Estimated                Clock                                                             Clock              
Starting Clock                                       Frequency     Frequency     Period        Period        Slack      Type                                                              Group              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     100.0 MHz     92.7 MHz      10.000        10.785        -0.393     inferred                                                          Inferred_clkgroup_0
FCCC_0_inst_0/FCCC_0_0/GL0                           50.0 MHz      59.6 MHz      20.000        16.773        3.228      generated (from OSC_0_inst_0/OSC_0_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup   
OSC_0_inst_0/OSC_0_0/I_RCOSC_25_50MHZ/CLKOUT         50.0 MHz      NA            20.000        NA            NA         declared                                                          default_clkgroup   
TCK                                                  6.0 MHz       NA            166.670       NA            NA         declared                                                          default_clkgroup   
System                                               100.0 MHz     161.4 MHz     10.000        6.197         3.803      system                                                            system_clkgroup    
=============================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                                              |    rise  to  rise   |    fall  to  fall   |    rise  to  fall    |    fall  to  rise  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                          Ending                                            |  constraint  slack  |  constraint  slack  |  constraint  slack   |  constraint  slack 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock  |  10.000      3.803  |  No paths    -      |  10.000      6.535   |  No paths    -     
FCCC_0_inst_0/FCCC_0_0/GL0                        FCCC_0_inst_0/FCCC_0_0/GL0                        |  20.000      3.228  |  No paths    -      |  No paths    -       |  No paths    -     
FCCC_0_inst_0/FCCC_0_0/GL0                        COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock  System                                            |  10.000      8.362  |  No paths    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock  FCCC_0_inst_0/FCCC_0_0/GL0                        |  Diff grp    -      |  No paths    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock  COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock  |  10.000      3.081  |  10.000      6.022  |  5.000       -0.096  |  5.000       -0.393
============================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                            Starting                                                                                                             Arrival           
Instance                                                                                                                    Reference                                            Type     Pin     Net                                            Time        Slack 
                                                                                                                            Clock                                                                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[3]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[3]     0.108       -0.393
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[2]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[2]     0.108       -0.388
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[1]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[1]     0.108       -0.340
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[4]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[4]     0.108       -0.284
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[0]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[0]     0.108       -0.162
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[3]                                                 COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[3]                                       0.108       -0.096
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[4]                                                 COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[4]                                       0.108       -0.058
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[2]                                                 COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[2]                                       0.108       0.147 
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[0]                                                 COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[0]                                       0.108       0.202 
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[1]                                                 COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[1]                                       0.108       0.243 
===================================================================================================================================================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                                                                                                                                                            Starting                                                                        Required           
Instance                                                                                                                                                                    Reference                                            Type     Pin     Net       Time         Slack 
                                                                                                                                                                            Clock                                                                                              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[1]      COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      EN      valid     4.662        -0.393
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[2]      COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      EN      valid     4.662        -0.393
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[3]      COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      EN      valid     4.662        -0.393
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[4]      COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      EN      valid     4.662        -0.393
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[5]      COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      EN      valid     4.662        -0.393
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[6]      COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      EN      valid     4.662        -0.393
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[7]      COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      EN      valid     4.662        -0.393
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[8]      COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      EN      valid     4.662        -0.393
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[9]      COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      EN      valid     4.662        -0.393
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[10]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      EN      valid     4.662        -0.393
===============================================================================================================================================================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\BaseDesign.srr:srsfC:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\BaseDesign.srs:fp:738137:740909:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      5.055
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.393

    Number of logic level(s):                3
    Starting point:                          MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[3] / Q
    Ending point:                            MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[1] / EN
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                       Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[3]                                                    SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[3]                                                                                                                                 Net      -        -       0.745     -           3         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIAQ2K[0]                                            CFG4     D        In      -         0.854       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIAQ2K[0]                                            CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                                                                                                     Net      -        -       1.102     -           11        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_e                 CFG3     B        In      -         2.273       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_e                 CFG3     Y        Out     0.165     2.437       -         
dtm_io_dmi_resp_ready                                                                                                                                                      Net      -        -       0.936     -           7         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_0_RNIIOEO         CFG4     D        In      -         3.373       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_0_RNIIOEO         CFG4     Y        Out     0.326     3.700       -         
valid                                                                                                                                                                      Net      -        -       1.355     -           33        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[1]     SLE      EN       In      -         5.055       -         
=====================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.393 is 1.254(23.3%) logic and 4.139(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      5.055
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.393

    Number of logic level(s):                3
    Starting point:                          MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[3] / Q
    Ending point:                            MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[12] / EN
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[3]                                                     SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[3]                                                                                                                                  Net      -        -       0.745     -           3         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIAQ2K[0]                                             CFG4     D        In      -         0.854       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIAQ2K[0]                                             CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                                                                                                      Net      -        -       1.102     -           11        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_e                  CFG3     B        In      -         2.273       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_e                  CFG3     Y        Out     0.165     2.437       -         
dtm_io_dmi_resp_ready                                                                                                                                                       Net      -        -       0.936     -           7         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_0_RNIIOEO          CFG4     D        In      -         3.373       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_0_RNIIOEO          CFG4     Y        Out     0.326     3.700       -         
valid                                                                                                                                                                       Net      -        -       1.355     -           33        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[12]     SLE      EN       In      -         5.055       -         
======================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.393 is 1.254(23.3%) logic and 4.139(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      5.055
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.393

    Number of logic level(s):                3
    Starting point:                          MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[3] / Q
    Ending point:                            MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[11] / EN
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[3]                                                     SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[3]                                                                                                                                  Net      -        -       0.745     -           3         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIAQ2K[0]                                             CFG4     D        In      -         0.854       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIAQ2K[0]                                             CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                                                                                                      Net      -        -       1.102     -           11        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_e                  CFG3     B        In      -         2.273       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_e                  CFG3     Y        Out     0.165     2.437       -         
dtm_io_dmi_resp_ready                                                                                                                                                       Net      -        -       0.936     -           7         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_0_RNIIOEO          CFG4     D        In      -         3.373       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_0_RNIIOEO          CFG4     Y        Out     0.326     3.700       -         
valid                                                                                                                                                                       Net      -        -       1.355     -           33        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[11]     SLE      EN       In      -         5.055       -         
======================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.393 is 1.254(23.3%) logic and 4.139(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      5.055
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.393

    Number of logic level(s):                3
    Starting point:                          MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[3] / Q
    Ending point:                            MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[10] / EN
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[3]                                                     SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[3]                                                                                                                                  Net      -        -       0.745     -           3         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIAQ2K[0]                                             CFG4     D        In      -         0.854       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIAQ2K[0]                                             CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                                                                                                      Net      -        -       1.102     -           11        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_e                  CFG3     B        In      -         2.273       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_e                  CFG3     Y        Out     0.165     2.437       -         
dtm_io_dmi_resp_ready                                                                                                                                                       Net      -        -       0.936     -           7         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_0_RNIIOEO          CFG4     D        In      -         3.373       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_0_RNIIOEO          CFG4     Y        Out     0.326     3.700       -         
valid                                                                                                                                                                       Net      -        -       1.355     -           33        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[10]     SLE      EN       In      -         5.055       -         
======================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.393 is 1.254(23.3%) logic and 4.139(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      5.055
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.393

    Number of logic level(s):                3
    Starting point:                          MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[3] / Q
    Ending point:                            MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[9] / EN
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                       Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[3]                                                    SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[3]                                                                                                                                 Net      -        -       0.745     -           3         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIAQ2K[0]                                            CFG4     D        In      -         0.854       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIAQ2K[0]                                            CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                                                                                                     Net      -        -       1.102     -           11        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_e                 CFG3     B        In      -         2.273       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_e                 CFG3     Y        Out     0.165     2.437       -         
dtm_io_dmi_resp_ready                                                                                                                                                      Net      -        -       0.936     -           7         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_0_RNIIOEO         CFG4     D        In      -         3.373       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_0_RNIIOEO         CFG4     Y        Out     0.326     3.700       -         
valid                                                                                                                                                                      Net      -        -       1.355     -           33        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[9]     SLE      EN       In      -         5.055       -         
=====================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.393 is 1.254(23.3%) logic and 4.139(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: FCCC_0_inst_0/FCCC_0_0/GL0</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                                                                                              Starting                                                            Arrival          
Instance                                                                                      Reference                      Type     Pin     Net                 Time        Slack
                                                                                              Clock                                                                                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_cmd_2[0]     FCCC_0_inst_0/FCCC_0_0/GL0     SLE      Q       s2_req_cmd[0]       0.108       3.228
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_cmd_2[2]     FCCC_0_inst_0/FCCC_0_0/GL0     SLE      Q       s2_req_cmd[2]       0.108       3.289
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_cmd_2[3]     FCCC_0_inst_0/FCCC_0_0/GL0     SLE      Q       s2_req_cmd[3]       0.087       3.393
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_cmd_2[1]     FCCC_0_inst_0/FCCC_0_0/GL0     SLE      Q       s2_req_cmd[1]       0.108       3.428
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_addr[12]     FCCC_0_inst_0/FCCC_0_0/GL0     SLE      Q       s2_req_addr[12]     0.108       4.689
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_addr[9]      FCCC_0_inst_0/FCCC_0_0/GL0     SLE      Q       _T_2852[9]          0.108       4.903
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_addr[14]     FCCC_0_inst_0/FCCC_0_0/GL0     SLE      Q       s2_req_addr[14]     0.108       4.906
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_addr[16]     FCCC_0_inst_0/FCCC_0_0/GL0     SLE      Q       s2_req_addr[16]     0.108       4.921
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_addr[18]     FCCC_0_inst_0/FCCC_0_0/GL0     SLE      Q       s2_req_addr[18]     0.108       4.935
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_addr[7]      FCCC_0_inst_0/FCCC_0_0/GL0     SLE      Q       _T_2852[7]          0.108       4.949
===================================================================================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                                                                                                                                                                           Starting                                                                          Required          
Instance                                                                                                                                                                   Reference                      Type         Pin           Net                     Time         Slack
                                                                                                                                                                           Clock                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0                        FCCC_0_inst_0/FCCC_0_0/GL0     RAM64x18     B_ADDR[8]     reg_RW0_addr_0[5]       19.697       3.228
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_1                        FCCC_0_inst_0/FCCC_0_0/GL0     RAM64x18     B_ADDR[8]     reg_RW0_addr_0[5]       19.697       3.228
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_2                        FCCC_0_inst_0/FCCC_0_0/GL0     RAM64x18     B_ADDR[8]     reg_RW0_addr_0[5]       19.697       3.228
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0                        FCCC_0_inst_0/FCCC_0_0/GL0     RAM64x18     A_ADDR[8]     reg_RW0_addr_0[5]       19.704       3.235
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_1                        FCCC_0_inst_0/FCCC_0_0/GL0     RAM64x18     A_ADDR[8]     reg_RW0_addr_0[5]       19.704       3.235
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_2                        FCCC_0_inst_0/FCCC_0_0/GL0     RAM64x18     A_ADDR[8]     reg_RW0_addr_0[5]       19.704       3.235
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_0     FCCC_0_inst_0/FCCC_0_0/GL0     RAM1K18      A_ADDR[7]     reg_RW0_addr_0_2[4]     19.412       3.337
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_1     FCCC_0_inst_0/FCCC_0_0/GL0     RAM1K18      A_ADDR[7]     reg_RW0_addr_0_2[4]     19.412       3.337
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_2     FCCC_0_inst_0/FCCC_0_0/GL0     RAM1K18      A_ADDR[7]     reg_RW0_addr_0_2[4]     19.412       3.337
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_3     FCCC_0_inst_0/FCCC_0_0/GL0     RAM1K18      A_ADDR[7]     reg_RW0_addr_0_2[4]     19.412       3.337
===============================================================================================================================================================================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\BaseDesign.srr:srsfC:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\BaseDesign.srs:fp:770336:782117:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.303
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.697

    - Propagation time:                      16.469
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.227

    Number of logic level(s):                16
    Starting point:                          MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_cmd_2[0] / Q
    Ending point:                            MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0 / B_ADDR[8]
    The start point is clocked by            FCCC_0_inst_0/FCCC_0_0/GL0 [rising] on pin CLK
    The end   point is clocked by            FCCC_0_inst_0/FCCC_0_0/GL0 [rising] on pin B_ADDR_CLK

Instance / Net                                                                                                                                                                 Pin           Pin               Arrival     No. of    
Name                                                                                                                                                              Type         Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_cmd_2[0]                                                                         SLE          Q             Out     0.108     0.108       -         
s2_req_cmd[0]                                                                                                                                                     Net          -             -       1.102     -           11        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.N_2030_i                                                      CFG4         D             In      -         1.210       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.N_2030_i                                                      CFG4         Y             Out     0.288     1.498       -         
_T_580                                                                                                                                                            Net          -             -       1.369     -           40        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.s2_N_3_mux_i                                                  CFG4         C             In      -         2.867       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.s2_N_3_mux_i                                                  CFG4         Y             Out     0.210     3.077       -         
s2_write                                                                                                                                                          Net          -             -       1.119     -           13        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.N_2037_i                                                      CFG4         C             In      -         4.195       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.N_2037_i                                                      CFG4         Y             Out     0.210     4.405       -         
N_2037_i                                                                                                                                                          Net          -             -       0.936     -           7         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU._T_3343_i_o2_0                                                CFG4         D             In      -         5.341       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU._T_3343_i_o2_0                                                CFG4         Y             Out     0.288     5.629       -         
N_79                                                                                                                                                              Net          -             -       0.936     -           7         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.pstore_drain_0_RNO_3                                          CFG4         C             In      -         6.565       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.pstore_drain_0_RNO_3                                          CFG4         Y             Out     0.223     6.788       -         
_T_1431_2_1                                                                                                                                                       Net          -             -       0.248     -           1         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.pstore_drain_0_RNO_1                                          CFG4         C             In      -         7.037       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.pstore_drain_0_RNO_1                                          CFG4         Y             Out     0.226     7.262       -         
_T_1431_2                                                                                                                                                         Net          -             -       0.248     -           1         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.pstore_drain_0_RNO                                            CFG4         B             In      -         7.511       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.pstore_drain_0_RNO                                            CFG4         Y             Out     0.164     7.675       -         
_T_1433                                                                                                                                                           Net          -             -       0.248     -           1         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.pstore_drain_0                                                CFG4         C             In      -         7.923       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.pstore_drain_0                                                CFG4         Y             Out     0.210     8.133       -         
_T_2847                                                                                                                                                           Net          -             -       1.555     -           57        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.grantIsRefill_RNIC9AV1                                                                  CFG4         D             In      -         9.688       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.grantIsRefill_RNIC9AV1                                                                  CFG4         Y             Out     0.317     10.006      -         
N_1410                                                                                                                                                            Net          -             -       1.280     -           31        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.alu._T_14_cry_11_0_RNIVVSK2                                                               CFG4         B             In      -         11.286      -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.alu._T_14_cry_11_0_RNIVVSK2                                                               CFG4         Y             Out     0.165     11.450      -         
_T_14_cry_11_0_RNIVVSK2                                                                                                                                           Net          -             -       0.248     -           1         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.resetting_RNIE14Q7                                                                      CFG4         B             In      -         11.699      -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.resetting_RNIE14Q7                                                                      CFG4         Y             Out     0.143     11.842      -         
m41_0_1                                                                                                                                                           Net          -             -       0.248     -           1         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.flushCounter_RNIHEGCD[5]                                                                CFG4         B             In      -         12.090      -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.flushCounter_RNIHEGCD[5]                                                                CFG4         Y             Out     0.164     12.255      -         
N_2071                                                                                                                                                            Net          -             -       0.815     -           4         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.flushing_RNIPPJRJ                                                                       CFG4         D             In      -         13.069      -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.flushing_RNIPPJRJ                                                                       CFG4         Y             Out     0.288     13.357      -         
m44                                                                                                                                                               Net          -             -       0.497     -           2         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_addr_RNI1O2QK1[11]                                                               CFG4         D             In      -         13.854      -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_addr_RNI1O2QK1[11]                                                               CFG4         Y             Out     0.288     14.141      -         
s2_req_addr_RNI1O2QK1[11]                                                                                                                                         Net          -             -       0.497     -           2         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.reg_RW0_addr_0_RNO[5]     CFG3         C             In      -         14.638      -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.reg_RW0_addr_0_RNO[5]     CFG3         Y             Out     0.210     14.848      -         
reg_RW0_addr_0_RNO[5]                                                                                                                                             Net          -             -       0.248     -           1         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.reg_RW0_addr_0[5]         CFG3         C             In      -         15.096      -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.reg_RW0_addr_0[5]         CFG3         Y             Out     0.223     15.319      -         
reg_RW0_addr_0[5]                                                                                                                                                 Net          -             -       1.150     -           6         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0               RAM64x18     B_ADDR[8]     In      -         16.469      -         
=====================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 16.773 is 4.026(24.0%) logic and 12.747(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport21></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack22></a>Starting Points with Worst Slack</a>
********************************

                                                                                              Starting                                                           Arrival          
Instance                                                                                      Reference     Type      Pin          Net                           Time        Slack
                                                                                              Clock                                                                               
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[0]     UIREGInt[0]                   0.000       3.803
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[3]     UIREGInt[3]                   0.000       3.857
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[2]     UIREGInt[2]                   0.000       3.871
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[1]     UIREGInt[1]                   0.000       3.906
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[4]     UIREGInt[4]                   0.000       3.910
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[6]     UIREGInt[6]                   0.000       3.997
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[7]     UIREGInt[7]                   0.000       4.377
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[5]     UIREGInt[5]                   0.000       4.426
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UTDI         CoreJTAGDebug_0_TGT_TDI_0     0.000       4.762
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UDRCAP       UDRCAPInt                     0.000       4.935
==================================================================================================================================================================================


<a name=endingSlack23></a>Ending Points with Worst Slack</a>
******************************

                                                                                Starting                                              Required          
Instance                                                                        Reference     Type     Pin     Net                    Time         Slack
                                                                                Clock                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[2]     System        SLE      D       state_24_1_iv_i[2]     9.745        3.803
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[3]     System        SLE      D       state_24[3]            9.745        3.916
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[4]     System        SLE      D       state_24[4]            9.745        4.183
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[1]     System        SLE      D       N_46_i                 9.745        4.337
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[0]     System        SLE      D       state_24[0]            9.745        4.644
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tckgo        System        SLE      D       tckgo_10               9.745        5.213
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.count[3]     System        SLE      D       count_19[3]            9.745        5.275
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.count[2]     System        SLE      D       count_19[2]            9.745        5.344
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.count[4]     System        SLE      D       count_19[4]            9.745        5.382
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.count[5]     System        SLE      D       count_19[5]            9.745        5.382
========================================================================================================================================================



<a name=worstPaths24></a>Worst Path Information</a>
<a href="C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\BaseDesign.srr:srsfC:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\BaseDesign.srs:fp:789372:793773:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      5.942
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.803

    Number of logic level(s):                8
    Starting point:                          CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst / UIREG[0]
    Ending point:                            CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[2] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                              Pin          Pin               Arrival     No. of    
Name                                                                                              Type      Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst         UJTAG     UIREG[0]     Out     0.000     0.000       -         
UIREGInt[0]                                                                                       Net       -            -       0.248     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.un2_UTDODRV_4                  CFG4      D            In      -         0.248       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.un2_UTDODRV_4                  CFG4      Y            Out     0.271     0.520       -         
un2_UTDODRV_4                                                                                     Net       -            -       0.248     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.un2_UTDODRV                    CFG4      C            In      -         0.768       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.un2_UTDODRV                    CFG4      Y            Out     0.203     0.972       -         
un2_UTDODRV                                                                                       Net       -            -       0.497     -           2         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state6                         CFG2      A            In      -         1.468       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state6                         CFG2      Y            Out     0.077     1.546       -         
state6                                                                                            Net       -            -       0.855     -           5         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.un1_state_1_sqmuxa             CFG4      D            In      -         2.401       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.un1_state_1_sqmuxa             CFG4      Y            Out     0.326     2.727       -         
un1_state_1_sqmuxa                                                                                Net       -            -       0.497     -           2         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.un1_state_1_sqmuxa_RNI8H0K     CFG4      C            In      -         3.224       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.un1_state_1_sqmuxa_RNI8H0K     CFG4      Y            Out     0.210     3.434       -         
un1_state109_s16_0                                                                                Net       -            -       0.497     -           2         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv_2[2]             CFG4      D            In      -         3.930       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv_2[2]             CFG4      Y            Out     0.288     4.218       -         
state_24_2[3]                                                                                     Net       -            -       0.497     -           2         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv_1[2]             CFG2      B            In      -         4.715       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv_1[2]             CFG2      Y            Out     0.164     4.879       -         
state_24_1_iv_1[2]                                                                                Net       -            -       0.497     -           2         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv_i[2]             CFG4      D            In      -         5.376       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv_i[2]             CFG4      Y            Out     0.317     5.694       -         
state_24_1_iv_i[2]                                                                                Net       -            -       0.248     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[2]                       SLE       D            In      -         5.942       -         
=================================================================================================================================================================
Total path delay (propagation time + setup) of 6.197 is 2.112(34.1%) logic and 4.085(65.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\designer\basedesign\synthesis.fdc:11:0:11:1:@W:MT447:@XP_MSG">synthesis.fdc(11)</a><!@TM:1582804824> | Timing constraint (through [get_pins { SYSRESET_0.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design </font>

Finished final timing analysis (Real Time elapsed 0h:01m:50s; CPU Time elapsed 0h:01m:50s; Memory used current: 387MB peak: 458MB)


Finished timing report (Real Time elapsed 0h:01m:50s; CPU Time elapsed 0h:01m:50s; Memory used current: 387MB peak: 458MB)

---------------------------------------
<a name=resourceUsage25></a>Resource Usage Report for BaseDesign </a>

Mapping to part: m2gl025vf400std
Cell usage:
AND2            1 use
CCC             1 use
CLKINT          8 uses
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
UJTAG           1 use
CFG1           12 uses
CFG2           1913 uses
CFG3           4979 uses
CFG4           6822 uses

Carry cells:
ARI1            1075 uses - used for arithmetic functions
ARI1            2296 uses - used for Wide-Mux implementation
Total ARI1      3371 uses


Sequential Cells: 
SLE            10704 uses

DSP Blocks:    2 of 34 (5%)
 MACC:         1 MultAdd
 MACC:         1 Mult

I/O ports: 14
I/O primitives: 8
INBUF          3 uses
OUTBUF         5 uses


Global Clock Buffers: 8

RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 24 of 31 (77%)
Total Block RAMs (RAM64x18) : 24 of 34 (70%)

Total LUTs:    17097

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 864; LUTs = 864;
RAM1K18  Interface Logic : SLEs = 864; LUTs = 864;
MACC     Interface Logic : SLEs = 72; LUTs = 72;

Total number of SLEs after P&R:  10704 + 864 + 864 + 72 = 12504;
Total number of LUTs after P&R:  17097 + 864 + 864 + 72 = 18897;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:51s; CPU Time elapsed 0h:01m:50s; Memory used current: 144MB peak: 458MB)

Process took 0h:01m:51s realtime, 0h:01m:50s cputime
# Thu Feb 27 12:00:24 2020

###########################################################]

</pre></samp></body></html>
