/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
runnervmwhb2z
+ date
Fri Oct 10 21:32:47 UTC 2025
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1760131967
+ CACTUS_STARTTIME=1760131967
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.18.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.18.0
Compile date:      Oct 10 2025 (21:24:50)
Run date:          Oct 10 2025 (21:32:48+0000)
Run host:          runnervmwhb2z.2sftis5shwvehknfm3w5ec0hue.phxx.internal.cloudapp.net (pid=136241)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.10.0, API version 0x20800
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: runnervmwhb2z
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16379472KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=319b8b80-cde2-6a41-a2ec-7e0da9c37cf1, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/hosted-compute-agent.service, OSName=Linux, OSRelease=6.11.0-1018-azure, OSVersion="#18~24.04.1-Ubuntu SMP Sat Jun 28 04:46:03 UTC 2025", HostName=runnervmwhb2z, Architecture=x86_64, hwlocVersion=2.10.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16379472KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00130859 sec
      iterations=10000000... time=0.0124815 sec
      iterations=100000000... time=0.12458 sec
      iterations=900000000... time=1.12072 sec
      iterations=900000000... time=0.840733 sec
      result: 6.42881 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198426 sec
      iterations=10000000... time=0.0198276 sec
      iterations=100000000... time=0.1984 sec
      iterations=600000000... time=1.18964 sec
      result: 16.1394 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00160742 sec
      iterations=10000000... time=0.0157547 sec
      iterations=100000000... time=0.155463 sec
      iterations=700000000... time=1.08821 sec
      result: 10.2922 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.00012345 sec
      iterations=10000... time=0.00124126 sec
      iterations=100000... time=0.0124289 sec
      iterations=1000000... time=0.124319 sec
      iterations=9000000... time=1.11882 sec
      result: 1.24313 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000470549 sec
      iterations=10000... time=0.004544 sec
      iterations=100000... time=0.0451723 sec
      iterations=1000000... time=0.450968 sec
      iterations=2000000... time=0.901799 sec
      iterations=4000000... time=1.80331 sec
      result: 4.50827 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4.2e-07 sec
      iterations=10... time=2.565e-06 sec
      iterations=100... time=2.4366e-05 sec
      iterations=1000... time=0.000243194 sec
      iterations=10000... time=0.00246404 sec
      iterations=100000... time=0.0244924 sec
      iterations=1000000... time=0.245032 sec
      iterations=4000000... time=0.988651 sec
      iterations=8000000... time=1.96049 sec
      result: 100.285 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=9.768e-06 sec
      iterations=10... time=5.6234e-05 sec
      iterations=100... time=0.000500595 sec
      iterations=1000... time=0.00506278 sec
      iterations=10000... time=0.0500986 sec
      iterations=100000... time=0.496413 sec
      iterations=200000... time=0.992894 sec
      iterations=400000... time=1.98678 sec
      result: 79.1667 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=2.544e-06 sec
      iterations=10000... time=2.4786e-05 sec
      iterations=100000... time=0.000246821 sec
      iterations=1000000... time=0.0024889 sec
      iterations=10000000... time=0.0248426 sec
      iterations=100000000... time=0.248822 sec
      iterations=400000000... time=0.995019 sec
      iterations=800000000... time=1.99096 sec
      result: 0.311088 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=1.2182e-05 sec
      iterations=10000... time=9.3464e-05 sec
      iterations=100000... time=0.0010369 sec
      iterations=1000000... time=0.00999398 sec
      iterations=10000000... time=0.0995077 sec
      iterations=100000000... time=0.96423 sec
      iterations=200000000... time=1.92089 sec
      result: 1.20056 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.1e-07 sec
      iterations=10... time=2.815e-06 sec
      iterations=100... time=2.7661e-05 sec
      iterations=1000... time=0.000299028 sec
      iterations=10000... time=0.00277424 sec
      iterations=100000... time=0.0278606 sec
      iterations=1000000... time=0.278585 sec
      iterations=4000000... time=1.11382 sec
      result: 88.2582 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=7.074e-06 sec
      iterations=10... time=4.6507e-05 sec
      iterations=100... time=0.000484104 sec
      iterations=1000... time=0.00455504 sec
      iterations=10000... time=0.0454358 sec
      iterations=100000... time=0.453016 sec
      iterations=200000... time=0.905339 sec
      iterations=400000... time=1.81134 sec
      result: 86.8342 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.8755e-05 sec
      iterations=10... time=0.000286204 sec
      iterations=100... time=0.0028269 sec
      iterations=1000... time=0.0279226 sec
      iterations=10000... time=0.28197 sec
      iterations=40000... time=1.10345 sec
      result: 0.0626397 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.00012847 sec
      iterations=10... time=0.00157412 sec
      iterations=100... time=0.014593 sec
      iterations=1000... time=0.145567 sec
      iterations=8000... time=1.17041 sec
      result: 0.166704 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00359126 sec
      iterations=10... time=0.0353468 sec
      iterations=100... time=0.352725 sec
      iterations=300... time=1.06064 sec
      result: 0.441497 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00128495 sec
      iterations=10000000... time=0.0124712 sec
      iterations=100000000... time=0.124503 sec
      iterations=900000000... time=1.12075 sec
      iterations=900000000... time=0.841429 sec
      result: 6.44424 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198346 sec
      iterations=10000000... time=0.019853 sec
      iterations=100000000... time=0.198394 sec
      iterations=600000000... time=1.19041 sec
      result: 16.1289 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00157288 sec
      iterations=10000000... time=0.0156083 sec
      iterations=100000000... time=0.15547 sec
      iterations=700000000... time=1.09 sec
      result: 10.2752 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124874 sec
      iterations=10000... time=0.00124332 sec
      iterations=100000... time=0.0124347 sec
      iterations=1000000... time=0.124332 sec
      iterations=9000000... time=1.11903 sec
      result: 1.24337 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000505053 sec
      iterations=10000... time=0.00461963 sec
      iterations=100000... time=0.0464842 sec
      iterations=1000000... time=0.463304 sec
      iterations=2000000... time=0.922658 sec
      iterations=4000000... time=1.84397 sec
      result: 4.60992 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.35999e-07 sec
      iterations=10... time=2.916e-06 sec
      iterations=100... time=3.0817e-05 sec
      iterations=1000... time=0.000277308 sec
      iterations=10000... time=0.00250983 sec
      iterations=100000... time=0.0245672 sec
      iterations=1000000... time=0.244956 sec
      iterations=4000000... time=0.980053 sec
      iterations=8000000... time=1.96171 sec
      result: 100.223 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.19775e-05 sec
      iterations=10... time=7.9819e-05 sec
      iterations=100... time=0.000625794 sec
      iterations=1000... time=0.00528464 sec
      iterations=10000... time=0.0512583 sec
      iterations=100000... time=0.502634 sec
      iterations=200000... time=1.00135 sec
      result: 78.5369 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.346e-06 sec
      iterations=10000... time=3.24705e-05 sec
      iterations=100000... time=0.000281751 sec
      iterations=1000000... time=0.00254633 sec
      iterations=10000000... time=0.0249166 sec
      iterations=100000000... time=0.249521 sec
      iterations=400000000... time=0.996861 sec
      iterations=800000000... time=1.99256 sec
      result: 0.311338 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=3.2005e-05 sec
      iterations=10000... time=0.000113512 sec
      iterations=100000... time=0.000935267 sec
      iterations=1000000... time=0.00945642 sec
      iterations=10000000... time=0.0914905 sec
      iterations=100000000... time=0.909629 sec
      iterations=200000000... time=1.81656 sec
      result: 1.13535 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=5.455e-07 sec
      iterations=10... time=3.7825e-06 sec
      iterations=100... time=3.5827e-05 sec
      iterations=1000... time=0.000309027 sec
      iterations=10000... time=0.00277408 sec
      iterations=100000... time=0.0270309 sec
      iterations=1000000... time=0.270217 sec
      iterations=4000000... time=1.08179 sec
      result: 90.8717 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.03395e-05 sec
      iterations=10... time=7.18845e-05 sec
      iterations=100... time=0.000594491 sec
      iterations=1000... time=0.00523358 sec
      iterations=10000... time=0.0490632 sec
      iterations=100000... time=0.475589 sec
      iterations=200000... time=0.955463 sec
      iterations=400000... time=1.91308 sec
      result: 82.2164 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=5.6255e-06 sec
      iterations=10... time=7.34725e-05 sec
      iterations=100... time=0.000784715 sec
      iterations=1000... time=0.00797589 sec
      iterations=10000... time=0.0786826 sec
      iterations=100000... time=0.784565 sec
      iterations=200000... time=1.56828 sec
      result: 0.220369 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=3.487e-05 sec
      iterations=10... time=0.000390359 sec
      iterations=100... time=0.00388997 sec
      iterations=1000... time=0.0392225 sec
      iterations=10000... time=0.392142 sec
      iterations=30000... time=1.17728 sec
      result: 0.621493 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000842232 sec
      iterations=10... time=0.0106568 sec
      iterations=100... time=0.105476 sec
      iterations=1000... time=1.05776 sec
      result: 1.47567 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):  10
INFO (PUGH):  1
INFO (PUGH): 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Fri Oct 10 21:33:55 UTC 2025
+ echo Done.
Done.
  Elapsed time: 67.8 s
