# MIPS_32_Verilog_Implementation
This repository contains all  the modules and test benches related to our work on implementation of RISC V processor.

The following five files together make our fetch unit branch condition has not been added yet in the logic
          1.PC_reg
          2.NPC_reg
          3.instruction_memory
          4.IF_ID stage
          
