Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c10e0456e0f4a4eba3818f7a3b98255 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tbfilters_behav xil_defaultlib.tbfilters -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.halfAdder [halfadder_default]
Compiling architecture behavioral of entity xil_defaultlib.fullAdder [fulladder_default]
Compiling architecture behavioral of entity xil_defaultlib.wallaceTree [wallacetree_default]
Compiling architecture behavioral of entity xil_defaultlib.rippleCarryAdder [ripplecarryadder_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplier8bit [multiplier8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.filters [filters_default]
Compiling architecture behavioral of entity xil_defaultlib.tbfilters
Built simulation snapshot tbfilters_behav
