// Seed: 3369219850
module module_0;
  wire id_1;
  assign module_2.id_6 = 0;
  logic id_2;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd18
) (
    output tri0 id_0,
    input supply1 id_1
    , id_7,
    input tri id_2,
    input tri1 id_3,
    input supply0 _id_4,
    input tri1 id_5
);
  logic [id_4 : -1 'b0] id_8;
  module_0 modCall_1 ();
  wire id_9;
  assign id_0 = 1 * 1;
endmodule
module module_2 (
    output logic id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wire id_3,
    output wire id_4,
    input supply0 id_5,
    input tri0 id_6,
    input supply0 id_7
);
  wire id_9;
  parameter id_10 = -1 * 1;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_0 = id_9;
    $clog2(64);
    ;
  end
endmodule
