## Implementation of two-port and three-port RAM memories, with synchronous write and asynchronous read capability.
## Two-port Memory
![two-port memory](https://github.com/alhusseingamal/RTL-Projects/blob/main/Memory/two-port%20memory.PNG)

## Three-port Memory
![three-port memory](https://github.com/alhusseingamal/RTL-Projects/blob/main/Memory/three-port%20memory.PNG)
