0.6
2018.1
Apr  4 2018
18:43:17
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v,1577287504,verilog,,,,STATE_LOGIC_v8_4;beh_vlog_ff_ce_clr_v8_4;beh_vlog_ff_clr_v8_4;beh_vlog_ff_pre_v8_4;beh_vlog_muxf7_v8_4;blk_mem_axi_read_wrapper_beh_v8_4;blk_mem_axi_regs_fwd_v8_4;blk_mem_axi_write_wrapper_beh_v8_4;blk_mem_gen_v8_4_2;blk_mem_gen_v8_4_2_mem_module;blk_mem_gen_v8_4_2_output_stage;blk_mem_gen_v8_4_2_softecc_output_reg_stage;read_netlist_v8_4;write_netlist_v8_4,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
