<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::Register Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1Register.html">Register</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="classllvm_1_1Register-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::Register Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Wrapper class representing virtual and physical registers.  
 <a href="classllvm_1_1Register.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="Register_8h_source.html">llvm/CodeGen/Register.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ad118fd529ae972db94ad66567ca766a5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#ad118fd529ae972db94ad66567ca766a5">Register</a> (<a class="el" href="classunsigned.html">unsigned</a> Val=0)</td></tr>
<tr class="separator:ad118fd529ae972db94ad66567ca766a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae3aa4fec63b680b82602f5b9574bce3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#aae3aa4fec63b680b82602f5b9574bce3">Register</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> Val)</td></tr>
<tr class="separator:aae3aa4fec63b680b82602f5b9574bce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebafd86dde59b5a05b22e8720e808a9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#aebafd86dde59b5a05b22e8720e808a9d">isVirtual</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aebafd86dde59b5a05b22e8720e808a9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified register number is in the virtual register namespace.  <a href="#aebafd86dde59b5a05b22e8720e808a9d">More...</a><br /></td></tr>
<tr class="separator:aebafd86dde59b5a05b22e8720e808a9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13bd3dae94013a7bf38afc9391c8fa8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a13bd3dae94013a7bf38afc9391c8fa8f">isPhysical</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a13bd3dae94013a7bf38afc9391c8fa8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified register number is in the physical register namespace.  <a href="#a13bd3dae94013a7bf38afc9391c8fa8f">More...</a><br /></td></tr>
<tr class="separator:a13bd3dae94013a7bf38afc9391c8fa8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f34bdaea90f8ee41a43a83a0c0e3b4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a5f34bdaea90f8ee41a43a83a0c0e3b4c">virtRegIndex</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5f34bdaea90f8ee41a43a83a0c0e3b4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a virtual register number to a 0-based index.  <a href="#a5f34bdaea90f8ee41a43a83a0c0e3b4c">More...</a><br /></td></tr>
<tr class="separator:a5f34bdaea90f8ee41a43a83a0c0e3b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ee140fb9722465357ea2fa8bbed114a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a2ee140fb9722465357ea2fa8bbed114a">operator unsigned</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2ee140fb9722465357ea2fa8bbed114a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a488b598369bef536fa5ee42d3527ec45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a488b598369bef536fa5ee42d3527ec45">id</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a488b598369bef536fa5ee42d3527ec45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a978d593d9f5d4ff1e9d1218c06a7c72c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a978d593d9f5d4ff1e9d1218c06a7c72c">operator MCRegister</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a978d593d9f5d4ff1e9d1218c06a7c72c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a6966b99e305bd6f01fb17c645ae3da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a4a6966b99e305bd6f01fb17c645ae3da">isValid</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4a6966b99e305bd6f01fb17c645ae3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89d084de4b1832ce294e0bd12095f7e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a89d084de4b1832ce294e0bd12095f7e7">operator==</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;<a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a89d084de4b1832ce294e0bd12095f7e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparisons between register objects.  <a href="#a89d084de4b1832ce294e0bd12095f7e7">More...</a><br /></td></tr>
<tr class="separator:a89d084de4b1832ce294e0bd12095f7e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1abf9edbda985733f11428605b6a6edc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a1abf9edbda985733f11428605b6a6edc">operator!=</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;<a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1abf9edbda985733f11428605b6a6edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b367743d6b4a6239f3a18b1277431ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a7b367743d6b4a6239f3a18b1277431ca">operator==</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> &amp;<a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7b367743d6b4a6239f3a18b1277431ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98495d337d0ccad2663eb9f5ac566b87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a98495d337d0ccad2663eb9f5ac566b87">operator!=</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> &amp;<a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a98495d337d0ccad2663eb9f5ac566b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a459ea78f9e16567a2178468246d4b5c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a459ea78f9e16567a2178468246d4b5c4">operator==</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a459ea78f9e16567a2178468246d4b5c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparisons against register constants.  <a href="#a459ea78f9e16567a2178468246d4b5c4">More...</a><br /></td></tr>
<tr class="separator:a459ea78f9e16567a2178468246d4b5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae55fd603c8609d5a2fca97d53f631d3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#ae55fd603c8609d5a2fca97d53f631d3c">operator!=</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae55fd603c8609d5a2fca97d53f631d3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6172593944c8b13fffab6cb9892a984e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a6172593944c8b13fffab6cb9892a984e">operator==</a> (int <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6172593944c8b13fffab6cb9892a984e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8443720762957a6c6a25ffab02ff3805"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a8443720762957a6c6a25ffab02ff3805">operator!=</a> (int <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8443720762957a6c6a25ffab02ff3805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ca94b010f1cb9bef67545ef55a11333"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a9ca94b010f1cb9bef67545ef55a11333">operator==</a> (<a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9ca94b010f1cb9bef67545ef55a11333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af92e3306cabaf08ed69ccf534e8e3839"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#af92e3306cabaf08ed69ccf534e8e3839">operator!=</a> (<a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af92e3306cabaf08ed69ccf534e8e3839"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a1b164a8c57e21c6b879b8bdcc55c5f28"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a1b164a8c57e21c6b879b8bdcc55c5f28">isStackSlot</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg)</td></tr>
<tr class="memdesc:a1b164a8c57e21c6b879b8bdcc55c5f28"><td class="mdescLeft">&#160;</td><td class="mdescRight">isStackSlot - Sometimes it is useful the be able to store a non-negative frame index in a variable that normally holds a register.  <a href="#a1b164a8c57e21c6b879b8bdcc55c5f28">More...</a><br /></td></tr>
<tr class="separator:a1b164a8c57e21c6b879b8bdcc55c5f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f2b0721d797d2f873d3e5590f4adbb1"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a3f2b0721d797d2f873d3e5590f4adbb1">stackSlot2Index</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg)</td></tr>
<tr class="memdesc:a3f2b0721d797d2f873d3e5590f4adbb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute the frame index from a register value representing a stack slot.  <a href="#a3f2b0721d797d2f873d3e5590f4adbb1">More...</a><br /></td></tr>
<tr class="separator:a3f2b0721d797d2f873d3e5590f4adbb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61ceddff75dc8dd0f952041069d669bf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a61ceddff75dc8dd0f952041069d669bf">index2StackSlot</a> (int FI)</td></tr>
<tr class="memdesc:a61ceddff75dc8dd0f952041069d669bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a non-negative frame index to a stack slot register value.  <a href="#a61ceddff75dc8dd0f952041069d669bf">More...</a><br /></td></tr>
<tr class="separator:a61ceddff75dc8dd0f952041069d669bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4aef3aa547629015801993f9d393109"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">isPhysicalRegister</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg)</td></tr>
<tr class="memdesc:af4aef3aa547629015801993f9d393109"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified register number is in the physical register namespace.  <a href="#af4aef3aa547629015801993f9d393109">More...</a><br /></td></tr>
<tr class="separator:af4aef3aa547629015801993f9d393109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab94ac0eb79655589fb116359f862886c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">isVirtualRegister</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg)</td></tr>
<tr class="memdesc:ab94ac0eb79655589fb116359f862886c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified register number is in the virtual register namespace.  <a href="#ab94ac0eb79655589fb116359f862886c">More...</a><br /></td></tr>
<tr class="separator:ab94ac0eb79655589fb116359f862886c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c3e1acc360431fd8f8ae3a14777eef8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a4c3e1acc360431fd8f8ae3a14777eef8">virtReg2Index</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg)</td></tr>
<tr class="memdesc:a4c3e1acc360431fd8f8ae3a14777eef8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a virtual register number to a 0-based index.  <a href="#a4c3e1acc360431fd8f8ae3a14777eef8">More...</a><br /></td></tr>
<tr class="separator:a4c3e1acc360431fd8f8ae3a14777eef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a214d41566573f1f0035d941485fe6900"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a214d41566573f1f0035d941485fe6900">index2VirtReg</a> (<a class="el" href="classunsigned.html">unsigned</a> Index)</td></tr>
<tr class="memdesc:a214d41566573f1f0035d941485fe6900"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a 0-based index to a virtual register number.  <a href="#a214d41566573f1f0035d941485fe6900">More...</a><br /></td></tr>
<tr class="separator:a214d41566573f1f0035d941485fe6900"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Wrapper class representing virtual and physical registers. </p>
<p>Should be passed by value. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00019">19</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="ad118fd529ae972db94ad66567ca766a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad118fd529ae972db94ad66567ca766a5">&#9670;&nbsp;</a></span>Register() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::Register::Register </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em> = <code>0</code></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00023">23</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonMCChecker_8cpp_source.html#l00300">llvm::HexagonMCChecker::reportBranchErrors()</a>.</p>

</div>
</div>
<a id="aae3aa4fec63b680b82602f5b9574bce3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae3aa4fec63b680b82602f5b9574bce3">&#9670;&nbsp;</a></span>Register() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::Register::Register </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00024">24</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a488b598369bef536fa5ee42d3527ec45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a488b598369bef536fa5ee42d3527ec45">&#9670;&nbsp;</a></span>id()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::Register::id </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00109">109</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="VirtRegMap_8cpp_source.html#l00083">llvm::VirtRegMap::assignVirt2Phys()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00119">llvm::VirtRegMap::assignVirt2StackSlot()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00113">llvm::VirtRegMap::clearVirt()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00131">llvm::LiveIntervals::createEmptyInterval()</a>, <a class="el" href="Register_8h_source.html#l00146">llvm::DenseMapInfo&lt; Register &gt;::getHashValue()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00114">llvm::LiveIntervals::getInterval()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00102">llvm::VirtRegMap::getPhys()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00140">llvm::VirtRegMap::getPreSplitReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00792">llvm::MachineRegisterInfo::getRegAllocationHint()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00631">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00166">llvm::VirtRegMap::getStackSlot()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00125">llvm::LiveIntervals::hasInterval()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00155">llvm::VirtRegMap::isAssignedReg()</a>, <a class="el" href="Register_8h_source.html#l00149">llvm::DenseMapInfo&lt; Register &gt;::isEqual()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00897">llvm::MachineRegisterInfo::isReserved()</a>, and <a class="el" href="VirtRegMap_8h_source.html#l00135">llvm::VirtRegMap::setIsSplitFromReg()</a>.</p>

</div>
</div>
<a id="a61ceddff75dc8dd0f952041069d669bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61ceddff75dc8dd0f952041069d669bf">&#9670;&nbsp;</a></span>index2StackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> llvm::Register::index2StackSlot </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Convert a non-negative frame index to a stack slot register value. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00056">56</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveStacks_8cpp_source.html#l00057">llvm::LiveStacks::getOrCreateInterval()</a>, and <a class="el" href="RDFRegisters_8h_source.html#l00105">llvm::rdf::PhysicalRegisterInfo::getRegMaskId()</a>.</p>

</div>
</div>
<a id="a214d41566573f1f0035d941485fe6900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a214d41566573f1f0035d941485fe6900">&#9670;&nbsp;</a></span>index2VirtReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> llvm::Register::index2VirtReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Convert a 0-based index to a virtual register number. </p>
<p>This is the inverse operation of <a class="el" href="structllvm_1_1VirtReg2IndexFunctor.html">VirtReg2IndexFunctor</a> below. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00083">83</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveIntervals_8cpp_source.html#l00694">llvm::LiveIntervals::addKillFlags()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00763">llvm::LiveVariables::addNewBlock()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00031">llvm::calculateSpillWeightsAndHints()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00202">llvm::MachineRegisterInfo::clearVirtRegs()</a>, <a class="el" href="WebAssemblyRegColoring_8cpp_source.html#l00065">computeWeight()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00286">llvm::MIRPrinter::convert()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00146">llvm::MachineRegisterInfo::createIncompleteVirtualRegister()</a>, <a class="el" href="WebAssemblyExplicitLocals_8cpp_source.html#l00169">findStartOfTree()</a>, <a class="el" href="GCNRegPressure_8h_source.html#l00203">llvm::getLiveRegMap()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00275">llvm::getLiveRegs()</a>, <a class="el" href="NVPTXAsmPrinter_8cpp_source.html#l01376">getOpenCLAlignment()</a>, <a class="el" href="WebAssemblyPrepareForLiveIntervals_8cpp_source.html#l00065">hasArgumentDef()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00057">llvm::RegAllocBase::init()</a>, <a class="el" href="HexagonSplitDouble_8cpp_source.html#l00132">INITIALIZE_PASS()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00152">isCrossCopy()</a>, <a class="el" href="HexagonGenInsert_8cpp_source.html#l00081">isDebug()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00315">isSSA()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00137">llvm::VirtRegMap::print()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00154">llvm::LiveIntervals::print()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00497">llvm::GCNRPTracker::printLiveRegs()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00036">llvm::printLivesAt()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00108">llvm::LiveIntervals::releaseMemory()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00066">llvm::InstructionSelect::runOnMachineFunction()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00620">llvm::LiveVariables::runOnMachineFunction()</a>, <a class="el" href="RenameIndependentSubregs_8cpp_source.html#l00291">subRangeLiveAt()</a>, <a class="el" href="X86DomainReassignment_8cpp_source.html#l00526">usedAsAddr()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00255">llvm::MachineRegisterInfo::verifyUseLists()</a>.</p>

</div>
</div>
<a id="a13bd3dae94013a7bf38afc9391c8fa8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13bd3dae94013a7bf38afc9391c8fa8f">&#9670;&nbsp;</a></span>isPhysical()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::isPhysical </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the specified register number is in the physical register namespace. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00095">95</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="Register_8h_source.html#l00063">isPhysicalRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveRegUnits_8h_source.html#l00047">llvm::LiveRegUnits::accumulateUsedDefed()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00766">llvm::InstrEmitter::EmitDbgLabel()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01573">llvm::SIInstrInfo::expandMovDPP64()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l01343">getOModValue()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00422">hoistAndMergeSGPRInits()</a>, <a class="el" href="RegAllocFast_8cpp_source.html#l00239">INITIALIZE_PASS()</a>, <a class="el" href="RegAllocFast_8cpp_source.html#l00621">isCoalescable()</a>, <a class="el" href="GCNDPPCombine_8cpp_source.html#l00264">isIdentityValue()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04281">llvm::SIInstrInfo::legalizeGenericOperand()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01841">llvm::AMDGPULegalizerInfo::loadInputValue()</a>, <a class="el" href="MachineLoopUtils_8cpp_source.html#l00027">llvm::PeelSingleBlockLoop()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01951">llvm::MachineInstr::setPhysRegsDeadExcept()</a>, and <a class="el" href="SIFoldOperands_8cpp_source.html#l00503">tryToFoldACImm()</a>.</p>

</div>
</div>
<a id="af4aef3aa547629015801993f9d393109"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4aef3aa547629015801993f9d393109">&#9670;&nbsp;</a></span>isPhysicalRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> llvm::Register::isPhysicalRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the specified register number is in the physical register namespace. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00063">63</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegister_8h_source.html#l00052">llvm::MCRegister::isPhysicalRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SILoadStoreOptimizer_8cpp_source.html#l00580">addDefsUsesToList()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01013">llvm::ARMBaseInstrInfo::AddDReg()</a>, <a class="el" href="DwarfExpression_8cpp_source.html#l00099">llvm::DwarfExpression::addMachineReg()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l01820">addRegAndItsAliases()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01864">llvm::MachineInstr::addRegisterDead()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01933">llvm::MachineInstr::addRegisterDefined()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01785">llvm::MachineInstr::addRegisterKilled()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00200">llvm::ScheduleDAGInstrs::addSchedBarrierDeps()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00744">addSegmentsWithValNo()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02430">AddSubReg()</a>, <a class="el" href="SILoadStoreOptimizer_8cpp_source.html#l00604">addToListsIfDependent()</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00311">llvm::AnalyzePhysRegInBundle()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00098">llvm::LiveRangeEdit::anyRematerializable()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00192">llvm::HexagonSubtarget::CallMutation::apply()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00439">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00083">llvm::VirtRegMap::assignVirt2Phys()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02913">llvm::biasPhysReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05192">llvm::ARMBaseInstrInfo::breakPartialRegDependency()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00726">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="DbgEntityHistoryCalculator_8cpp_source.html#l00231">llvm::calculateDbgEntityHistory()</a>, <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00238">canCompareBeNewValueJump()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00434">canFoldCopy()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00457">canFoldIntoSelect()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00703">llvm::X86InstrInfo::classifyLEAReg()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01851">llvm::MachineInstr::clearRegisterKills()</a>, <a class="el" href="DwarfDebug_8cpp_source.html#l00545">collectCallSiteParameters()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02145">llvm::ARMBaseInstrInfo::commuteInstructionImpl()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00157">llvm::TargetInstrInfo::commuteInstructionImpl()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00111">llvm::constrainSelectedInstRegOperands()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00089">llvm::TargetRegisterClass::contains()</a>, <a class="el" href="NVPTXAsmPrinter_8cpp_source.html#l01778">ConvertDoubleToBytes()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l09423">llvm::SelectionDAGBuilder::CopyValueToVirtualRegister()</a>, <a class="el" href="AMDGPUMachineCFGStructurizer_8cpp_source.html#l00618">createBBSelectReg()</a>, <a class="el" href="SIPreAllocateWWMRegs_8cpp_source.html#l00086">llvm::createSIPreAllocateWWMRegsPass()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l01219">definesFullReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l07596">llvm::X86InstrInfo::describeLoadedValue()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00089">llvm::RegScavenger::enterBasicBlockEnd()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00180">llvm::LiveRangeEdit::eraseVirtReg()</a>, <a class="el" href="HexagonBitTracker_8cpp_source.html#l00982">llvm::HexagonEvaluator::evaluate()</a>, <a class="el" href="InstructionSelectorImpl_8h_source.html#l00049">llvm::InstructionSelector::executeMatchTable()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00261">llvm::HexagonBlockRanges::expandToSubRegs()</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00125">llvm::finalizeBundle()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l01838">findHoistingInsertPosAndDeps()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00519">findOnlyInterestingUse()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00992">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="SIPeepholeSDWA_8cpp_source.html#l00312">findSingleRegDef()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00514">llvm::CoalescerPair::flip()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02315">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03239">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04822">llvm::X86InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00240">foldVGPRCopyIntoRegSequence()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00176">llvm::RegScavenger::forward()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00856">llvm::TargetInstrInfo::genAlternativeCodeSequence()</a>, <a class="el" href="RDFRegisters_8cpp_source.html#l00101">llvm::rdf::PhysicalRegisterInfo::getAliasSet()</a>, <a class="el" href="RegBankSelect_8cpp_source.html#l00099">llvm::RegBankSelect::getAnalysisUsage()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00348">llvm::BitTracker::MachineEvaluator::getCell()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00218">llvm::getConstantVRegValWithLookThrough()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00651">getDataDeps()</a>, <a class="el" href="StackMaps_8cpp_source.html#l00092">getDwarfRegNum()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00510">llvm::AArch64RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="RegisterClassInfo_8h_source.html#l00112">llvm::RegisterClassInfo::getLastCalleeSavedAlias()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00547">getMappedReg()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00190">llvm::TargetRegisterInfo::getMinimalPhysRegClass()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00101">llvm::RegisterBankInfo::getMinimalPhysRegClass()</a>, <a class="el" href="SIFormMemoryClauses_8cpp_source.html#l00136">getMopState()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l01112">getNewSource()</a>, <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00335">getNewValueJumpOpcode()</a>, <a class="el" href="RDFGraph_8cpp_source.html#l01236">llvm::rdf::DataFlowGraph::getNextShadow()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04094">llvm::HexagonInstrInfo::getOperandLatency()</a>, <a class="el" href="HexagonBitTracker_8cpp_source.html#l00113">llvm::HexagonEvaluator::getPhysRegBitWidth()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00714">llvm::BitTracker::MachineEvaluator::getPhysRegBitWidth()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00077">llvm::SystemZRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00301">llvm::ARMBaseRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00383">llvm::TargetRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00083">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00329">llvm::BitTracker::MachineEvaluator::getRegBitWidth()</a>, <a class="el" href="MIParser_8cpp_source.html#l01125">getRegisterName()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00472">llvm::TargetRegisterInfo::getRegSizeInBits()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00496">llvm::getRegState()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01263">getRegUnits()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00423">getSubRegForIndex()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04551">llvm::X86InstrInfo::getUndefRegClearance()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00182">llvm::LiveVariables::HandleVirtRegDef()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00110">llvm::VirtRegMap::hasKnownPreference()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l00352">hasUseAfterLoop()</a>, <a class="el" href="DeadMachineInstructionElim_8cpp_source.html#l00056">INITIALIZE_PASS()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00389">instAccessReg()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00410">InstructionStoresToFI()</a>, <a class="el" href="RDFCopy_8cpp_source.html#l00040">llvm::rdf::CopyPropagation::interpretAsCopy()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00159">isAmbiguous()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00428">llvm::TargetRegisterInfo::isCalleeSavedPhysReg()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00392">llvm::PPCRegisterInfo::isCallerPreservedPhysReg()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00523">llvm::CoalescerPair::isCoalescable()</a>, <a class="el" href="RegAllocFast_8cpp_source.html#l00621">isCoalescable()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00519">llvm::MachineRegisterInfo::isConstantPhysReg()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00982">isCopyFeedingInvariantStore()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00407">isCopyToReg()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00152">isCrossCopy()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02088">llvm::HexagonInstrInfo::isDependent()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00228">isEvenReg()</a>, <a class="el" href="X86OptimizeLEAs_8cpp_source.html#l00201">isIdenticalOp()</a>, <a class="el" href="R600OptimizeVectorRegisters_8cpp_source.html#l00059">isImplicitlyDef()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00469">isKilled()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l03638">isLocalCopy()</a>, <a class="el" href="Register_8h_source.html#l00095">isPhysical()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00116">llvm::MachineOperand::isRenamable()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00316">isSafeToMove()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10875">llvm::SITargetLowering::isSDNodeSourceOfDivergence()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03189">isSubRegOf()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l03690">isTerminalReg()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00158">llvm::isTriviallyDead()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02643">llvm::SMSchedule::isValidSchedule()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l01488">isVirtualRegisterOperand()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10297">llvm::SITargetLowering::legalizeTargetIndependentNode()</a>, <a class="el" href="Thumb1InstrInfo_8cpp_source.html#l00106">llvm::Thumb1InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00178">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01266">llvm::ARMBaseInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02961">loadRegPairFromStackSlot()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00503">llvm::ARMCallLowering::lowerCall()</a>, <a class="el" href="RDFGraph_8cpp_source.html#l00964">llvm::rdf::DataFlowGraph::makeRegRef()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00072">llvm::CombinerHelper::matchCombineCopy()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00455">matchSwap()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l01639">MIIsInTerminatorSequence()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00596">moveAndTeeForMultiUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04825">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="MachineSink_8cpp_source.html#l00837">performSink()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00167">llvm::phys_regs_and_masks()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00154">llvm::LiveIntervals::print()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00722">llvm::MachineOperand::print()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00199">llvm::ARMAsmPrinter::printOperand()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00275">llvm::recomputeLivenessFlags()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00380">llvm::MachineRegisterInfo::replaceRegWith()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03255">llvm::GenericScheduler::reschedulePhysReg()</a>, <a class="el" href="RDFLiveness_8cpp_source.html#l00857">llvm::rdf::Liveness::resetKills()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00409">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00134">llvm::MachineOperand::setIsRenamable()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00426">llvm::CoalescerPair::setRegisters()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00067">llvm::AMDGPUInstructionSelector::setupMF()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00340">llvm::SystemZRegisterInfo::shouldCoalesce()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00874">llvm::MachineBasicBlock::SplitCriticalEdge()</a>, <a class="el" href="LiveDebugVariables_8cpp_source.html#l01167">llvm::LiveDebugVariables::splitRegister()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00080">llvm::LivePhysRegs::stepForward()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02821">storeRegPairToStackSlot()</a>, <a class="el" href="Thumb1InstrInfo_8cpp_source.html#l00078">llvm::Thumb1InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01139">llvm::MachineInstr::substituteRegister()</a>, <a class="el" href="WebAssemblyCFGStackify_8cpp_source.html#l00710">unstackifyVRegsUsedInSplitBB()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00983">llvm::LiveIntervals::HMEditor::updateAllRanges()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01048">UpdateOperandRegClass()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00700">updatePhysDepsDownwards()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00893">updatePhysDepsUpwards()</a>, <a class="el" href="DwarfCompileUnit_8cpp_source.html#l00392">llvm::DwarfCompileUnit::updateSubprogramScopeDIE()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03199">llvm::SIInstrInfo::verifyInstruction()</a>, and <a class="el" href="CalcSpillWeights_8cpp_source.html#l00151">llvm::VirtRegAuxInfo::weightCalcHelper()</a>.</p>

</div>
</div>
<a id="a1b164a8c57e21c6b879b8bdcc55c5f28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b164a8c57e21c6b879b8bdcc55c5f28">&#9670;&nbsp;</a></span>isStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> llvm::Register::isStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isStackSlot - Sometimes it is useful the be able to store a non-negative frame index in a variable that normally holds a register. </p>
<p><a class="el" href="classllvm_1_1Register.html#a1b164a8c57e21c6b879b8bdcc55c5f28" title="isStackSlot - Sometimes it is useful the be able to store a non-negative frame index in a variable th...">isStackSlot()</a> returns true if Reg is in the range used for stack slots.</p>
<p>Note that <a class="el" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c" title="Return true if the specified register number is in the virtual register namespace. ">isVirtualRegister()</a> and <a class="el" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109" title="Return true if the specified register number is in the physical register namespace. ">isPhysicalRegister()</a> cannot handle stack slots, so if a variable may contains a stack slot, always check <a class="el" href="classllvm_1_1Register.html#a1b164a8c57e21c6b879b8bdcc55c5f28" title="isStackSlot - Sometimes it is useful the be able to store a non-negative frame index in a variable th...">isStackSlot()</a> first. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00045">45</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegister_8h_source.html#l00046">llvm::MCRegister::isStackSlot()</a>.</p>

<p class="reference">Referenced by <a class="el" href="InlineSpiller_8cpp_source.html#l00920">isFullUndefDef()</a>, <a class="el" href="ARCOptAddrMode_8cpp_source.html#l00169">isLoadStoreThatCanHandleDisplacement()</a>, <a class="el" href="RDFRegisters_8h_source.html#l00101">llvm::rdf::PhysicalRegisterInfo::isRegMaskId()</a>, <a class="el" href="Register_8h_source.html#l00069">isVirtualRegister()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00089">llvm::printReg()</a>, and <a class="el" href="Register_8h_source.html#l00050">stackSlot2Index()</a>.</p>

</div>
</div>
<a id="a4a6966b99e305bd6f01fb17c645ae3da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a6966b99e305bd6f01fb17c645ae3da">&#9670;&nbsp;</a></span>isValid()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::isValid </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00115">115</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00969">llvm::SIRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="SIOptimizeExecMasking_8cpp_source.html#l00238">findExecCopy()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06213">llvm::SIInstrInfo::getAddNoCarry()</a>, <a class="el" href="ARMFastISel_8cpp_source.html#l01190">getComparePred()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00101">llvm::VirtRegMap::hasPreferredPhys()</a>, <a class="el" href="RegAllocFast_8cpp_source.html#l00621">isCoalescable()</a>, <a class="el" href="SIOptimizeExecMasking_8cpp_source.html#l00259">isLiveOut()</a>, <a class="el" href="MachineInstr_8h_source.html#l01075">llvm::MachineInstr::isUndefDebugValue()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01250">llvm::AMDGPULegalizerInfo::legalizeAddrSpaceCast()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01841">llvm::AMDGPULegalizerInfo::loadInputValue()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04473">llvm::LegalizerHelper::lowerReadRegister()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04197">llvm::LegalizerHelper::lowerShuffleVector()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00856">llvm::SIRegisterInfo::restoreSGPR()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00745">llvm::SIRegisterInfo::spillSGPR()</a>.</p>

</div>
</div>
<a id="aebafd86dde59b5a05b22e8720e808a9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebafd86dde59b5a05b22e8720e808a9d">&#9670;&nbsp;</a></span>isVirtual()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::isVirtual </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the specified register number is in the virtual register namespace. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00089">89</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="Register_8h_source.html#l00069">isVirtualRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VirtRegMap_8cpp_source.html#l00083">llvm::VirtRegMap::assignVirt2Phys()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00119">llvm::VirtRegMap::assignVirt2StackSlot()</a>, <a class="el" href="MachineSink_8cpp_source.html#l00790">attemptDebugCopyProp()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00113">llvm::VirtRegMap::clearVirt()</a>, <a class="el" href="GISelKnownBits_8cpp_source.html#l00090">llvm::GISelKnownBits::computeKnownBitsImpl()</a>, <a class="el" href="GISelKnownBits_8cpp_source.html#l00376">llvm::GISelKnownBits::computeNumSignBits()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00674">llvm::MachineInstr::eraseFromParentAndMarkDBGValuesForRemoval()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01573">llvm::SIInstrInfo::expandMovDPP64()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06598">llvm::SIInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00102">llvm::VirtRegMap::getPhys()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00792">llvm::MachineRegisterInfo::getRegAllocationHint()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00802">llvm::MachineRegisterInfo::getSimpleHint()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00166">llvm::VirtRegMap::getStackSlot()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l05521">getUnderlyingArgRegs()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00101">llvm::VirtRegMap::hasPreferredPhys()</a>, <a class="el" href="RegAllocFast_8cpp_source.html#l00621">isCoalescable()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l03120">isDefInSubRange()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00380">llvm::TargetRegisterInfo::regsOverlap()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00217">llvm::MachineRegisterInfo::shouldTrackSubRegLiveness()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00075">llvm::MachineOperand::substVirtReg()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00473">llvm::LegalizationArtifactCombiner::tryCombineInstruction()</a>, and <a class="el" href="SIFoldOperands_8cpp_source.html#l00503">tryToFoldACImm()</a>.</p>

</div>
</div>
<a id="ab94ac0eb79655589fb116359f862886c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab94ac0eb79655589fb116359f862886c">&#9670;&nbsp;</a></span>isVirtualRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> llvm::Register::isVirtualRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the specified register number is in the virtual register namespace. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00069">69</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="Register_8h_source.html#l00045">isStackSlot()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00946">llvm::RegsForValue::AddInlineAsmOperands()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00763">llvm::LiveVariables::addNewBlock()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00771">llvm::MachineRegisterInfo::addRegAllocationHint()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00200">llvm::ScheduleDAGInstrs::addSchedBarrierDeps()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00744">addSegmentsWithValNo()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10436">llvm::SITargetLowering::AdjustInstrPostInstrSelection()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00599">llvm::RegisterOperands::adjustLaneLiveness()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00402">llvm::GCNDownwardRPTracker::advanceToNext()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00085">llvm::RegAllocBase::allocatePhysRegs()</a>, <a class="el" href="PHIElimination_8cpp_source.html#l00230">allPhiOperandsUndefined()</a>, <a class="el" href="AArch64DeadRegisterDefinitionsPass_8cpp_source.html#l00077">atomicReadDroppedOnZero()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00726">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="DbgEntityHistoryCalculator_8cpp_source.html#l00231">llvm::calculateDbgEntityHistory()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02873">canClobberPhysRegDefs()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03668">canCombine()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00434">canFoldCopy()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00431">canFoldIntoCSel()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00457">canFoldIntoSelect()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00110">CheckForPhysRegDependency()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00703">llvm::X86InstrInfo::classifyLEAReg()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00230">collectVirtualRegUses()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00931">llvm::ScheduleDAGMILive::collectVRegUses()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02145">llvm::ARMBaseInstrInfo::commuteInstructionImpl()</a>, <a class="el" href="PPCReduceCRLogicals_8cpp_source.html#l00267">computeBranchTargetAndInversion()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01318">llvm::ScheduleDAGMILive::computeCyclicCriticalPath()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00431">llvm::HexagonBlockRanges::computeDeadMap()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01545">computeLiveOuts()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00642">llvm::ScheduleDAGSDNodes::computeOperandLatency()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00418">llvm::FunctionLoweringInfo::ComputePHILiveOutRegInfo()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00976">llvm::LiveInterval::computeSubRangeUndefs()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00040">llvm::constrainOperandRegClass()</a>, <a class="el" href="FastISel_8cpp_source.html#l02023">llvm::FastISel::constrainOperandRegClass()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00141">llvm::ARMBaseInstrInfo::convertToThreeAddress()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00892">llvm::X86InstrInfo::convertToThreeAddress()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00051">copyHint()</a>, <a class="el" href="WebAssemblyInstrInfo_8cpp_source.html#l00056">llvm::WebAssemblyInstrInfo::copyPhysReg()</a>, <a class="el" href="AMDGPUMachineCFGStructurizer_8cpp_source.html#l00618">createBBSelectReg()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01658">llvm::createCopyConstrainDAGMutation()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l00597">llvm::createGreedyRegisterAllocator()</a>, <a class="el" href="AMDGPUISelDAGToDAG_8cpp_source.html#l00398">llvm::createR600ISelDag()</a>, <a class="el" href="SIWholeQuadMode_8cpp_source.html#l00225">llvm::createSIWholeQuadModePass()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l01219">definesFullReg()</a>, <a class="el" href="ARCOptAddrMode_8cpp_source.html#l00139">dominatesAllUsesOf()</a>, <a class="el" href="InlineSpiller_8cpp_source.html#l00749">dumpMachineInstrRangeWithSlotIndex()</a>, <a class="el" href="WebAssemblyRegisterInfo_8cpp_source.html#l00053">llvm::WebAssemblyRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00749">llvm::ARMBaseRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00766">llvm::InstrEmitter::EmitDbgLabel()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00292">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00103">llvm::ThumbRegisterInfo::emitLoadConstPool()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00124">emitThumbRegPlusImmInReg()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00180">llvm::LiveRangeEdit::eraseVirtReg()</a>, <a class="el" href="HexagonBitTracker_8cpp_source.html#l00982">llvm::HexagonEvaluator::evaluate()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00720">llvm::BitTracker::MachineEvaluator::evaluate()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00261">llvm::HexagonBlockRanges::expandToSubRegs()</a>, <a class="el" href="FastISel_8cpp_source.html#l02230">llvm::FastISel::fastEmitInst_extractsubreg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01845">llvm::SIRegisterInfo::findReachingDef()</a>, <a class="el" href="FastISel_8cpp_source.html#l00168">findSinkableLocalRegDef()</a>, <a class="el" href="SIFixupVectorISel_8cpp_source.html#l00085">findSRegBaseAndIndex()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00379">findSurvivorBackwards()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02315">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00071">foldImmediates()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03239">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l01003">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00856">llvm::TargetInstrInfo::genAlternativeCodeSequence()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04168">genFusedMultiply()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04321">genMaddR()</a>, <a class="el" href="MipsOptimizePICCall_8cpp_source.html#l00124">getCallTargetRegOpnd()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00348">llvm::BitTracker::MachineEvaluator::getCell()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00803">llvm::RegsForValue::getCopyFromRegs()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00168">getCopyRegClasses()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02307">llvm::PPCInstrInfo::getDefMIPostRA()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00198">getDefRegMask()</a>, <a class="el" href="X86CmovConversion_8cpp_source.html#l00366">getDepthOfOptCmov()</a>, <a class="el" href="NVPTXAsmPrinter_8cpp_source.html#l00503">llvm::NVPTXAsmPrinter::getFunctionFrameSymbol()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01978">llvm::MachineInstrExpressionTrait::getHashValue()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00965">getImmOrMaterializedImm()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01179">llvm::R600InstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00421">getLanesWithProperty()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00449">getLiveLanesAt()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00237">getLiveRange()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00547">getMappedReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00499">llvm::MachineRegisterInfo::getMaxLaneMaskForVReg()</a>, <a class="el" href="SIFormMemoryClauses_8cpp_source.html#l00136">getMopState()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l01112">getNewSource()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l01343">getOModValue()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00175">llvm::PPCInstrInfo::getOperandLatency()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03816">llvm::SIInstrInfo::getOpRegClass()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05131">llvm::ARMBaseInstrInfo::getPartialRegUpdateClearance()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04336">llvm::X86InstrInfo::getPartialRegUpdateClearance()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01233">llvm::SIRegisterInfo::getPhysRegClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00383">llvm::TargetRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00811">llvm::MachineRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00329">llvm::BitTracker::MachineEvaluator::getRegBitWidth()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01679">llvm::SIRegisterInfo::getRegClassForReg()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00299">llvm::RegScavenger::getRegsAvailable()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00316">getRegsUsedByPHIs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00729">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00210">getUsedRegMask()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00085">llvm::LiveVariables::getVarInfo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06452">llvm::getVRegSubRegDef()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00182">llvm::LiveVariables::HandleVirtRegDef()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00110">llvm::VirtRegMap::hasKnownPreference()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02356">hasOnlyLiveInOpers()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02378">hasOnlyLiveOutUses()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00668">llvm::TargetInstrInfo::hasReassociableOperands()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l00352">hasUseAfterLoop()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00153">hasVectorOperands()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00422">hoistAndMergeSGPRInits()</a>, <a class="el" href="OptimizePHIs_8cpp_source.html#l00071">INITIALIZE_PASS()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00359">llvm::RegPressureTracker::initLiveThru()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00389">instAccessReg()</a>, <a class="el" href="MachineCSE_8cpp_source.html#l00258">isCallerPreservedOrConstPhysReg()</a>, <a class="el" href="WebAssemblyUtilities_8cpp_source.html#l00028">llvm::WebAssembly::isChild()</a>, <a class="el" href="RegAllocFast_8cpp_source.html#l00621">isCoalescable()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00982">isCopyFeedingInvariantStore()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00152">isCrossCopy()</a>, <a class="el" href="NVPTXPeephole_8cpp_source.html#l00073">isCVTAToLocalCombinationCandidate()</a>, <a class="el" href="HexagonGenInsert_8cpp_source.html#l00081">isDebug()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00308">isDefBetween()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l03120">isDefInSubRange()</a>, <a class="el" href="X86SpeculativeLoadHardening_8cpp_source.html#l01588">isEFLAGSLive()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00068">llvm::isEqual()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">isFPR64()</a>, <a class="el" href="InlineSpiller_8cpp_source.html#l00261">isFullCopyOf()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00584">llvm::MachineInstr::isIdenticalTo()</a>, <a class="el" href="MIParser_8cpp_source.html#l01132">isImplicitOperandIn()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00948">isInvariantStore()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03922">llvm::SIInstrInfo::isLegalRegOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00096">llvm::R600InstrInfo::isLegalToSplitMBBAt()</a>, <a class="el" href="ARCOptAddrMode_8cpp_source.html#l00169">isLoadStoreThatCanHandleDisplacement()</a>, <a class="el" href="MachineCopyPropagation_8cpp_source.html#l00333">isNopCopy()</a>, <a class="el" href="R600MachineScheduler_8cpp_source.html#l00182">isPhysicalRegCopy()</a>, <a class="el" href="R600RegisterInfo_8cpp_source.html#l00095">llvm::R600RegisterInfo::isPhysRegLiveAcrossClauses()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00428">isPlainlyKilled()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00085">isRematerializable()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00138">llvm::SIRegisterInfo::isSGPRReg()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03990">llvm::PPCInstrInfo::isSignOrZeroExtended()</a>, <a class="el" href="AArch64StackTaggingPreRA_8cpp_source.html#l00098">isUncheckedLoadOrStoreOpcode()</a>, <a class="el" href="Register_8h_source.html#l00089">isVirtual()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l01488">isVirtualRegisterOperand()</a>, <a class="el" href="SILowerI1Copies_8cpp_source.html#l00494">isVRegCompatibleReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04522">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00320">llvm::Mips16InstrInfo::loadImmediate()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00178">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02986">llvm::AArch64InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01180">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00495">llvm::TargetRegisterInfo::lookThruCopyLike()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l02544">MatchingStackOffset()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00455">matchSwap()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00201">llvm::BitTracker::RegisterCell::meet()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04825">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l00282">needsStackFrame()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00400">oneUseDominatesOtherUses()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01620">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05229">llvm::AArch64InstrInfo::optimizeCondBranch()</a>, <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00189">optimizeVcndVcmpPair()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02460">llvm::SMSchedule::orderDependence()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00722">llvm::MachineOperand::print()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00089">llvm::printReg()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00143">llvm::printVRegOrUnit()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01741">llvm::ARMBaseInstrInfo::produceSameValue()</a>, <a class="el" href="HexagonSplitDouble_8cpp_source.html#l00308">profitImm()</a>, <a class="el" href="MIRCanonicalizerPass_8cpp_source.html#l00303">propagateLocalCopies()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l01177">llvm::PSetIterator::PSetIterator()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00953">pushDepHeight()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00375">llvm::BitTracker::MachineEvaluator::putCell()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00238">llvm::R600InstrInfo::readsLDSSrcReg()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00772">llvm::TargetInstrInfo::reassociateOps()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00311">llvm::GCNUpwardRPTracker::recede()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00763">llvm::RegPressureTracker::recede()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00466">regIsPICBase()</a>, <a class="el" href="WebAssemblyAsmPrinter_8cpp_source.html#l00069">llvm::WebAssemblyAsmPrinter::regToString()</a>, <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00418">removeCopies()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00689">llvm::LiveVariables::removeVirtualRegistersKilled()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01587">llvm::LiveIntervals::repairIntervalsInRange()</a>, <a class="el" href="MIRCanonicalizerPass_8cpp_source.html#l00136">rescheduleCanonically()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00473">llvm::rewriteT2FrameIndex()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00066">llvm::InstructionSelect::runOnMachineFunction()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00409">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00678">scavengeFrameVirtualRegsInBlock()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00535">llvm::RegScavenger::scavengeRegister()</a>, <a class="el" href="AVRISelDAGToDAG_8cpp_source.html#l00202">llvm::AVRDAGToDAGISel::SelectInlineAsmMemoryOperand()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00762">llvm::MachineRegisterInfo::setRegAllocationHint()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00426">llvm::CoalescerPair::setRegisters()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00436">llvm::SIInstrInfo::shouldClusterMemOps()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00315">shrinkScalarLogicOp()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00446">llvm::LiveIntervals::shrinkToUses()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l01440">llvm::SIScheduleBlockScheduler::SIScheduleBlockScheduler()</a>, <a class="el" href="LiveDebugVariables_8cpp_source.html#l01167">llvm::LiveDebugVariables::splitRegister()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00135">llvm::Thumb2InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02844">llvm::AArch64InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01050">llvm::SIInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00883">stripValuesNotDefiningMask()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03413">swapMIOperands()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00202">tryChangeVGPRtoSGPRinCopy()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l01101">tryFoldInst()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l09564">tryToElideArgumentCopy()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00503">tryToFoldACImm()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00983">llvm::LiveIntervals::HMEditor::updateAllRanges()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04628">updateOperandRegConstraints()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00700">updatePhysDepsDownwards()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01098">llvm::ScheduleDAGMILive::updatePressureDiffs()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00355">llvm::ARMBaseRegisterInfo::updateRegAllocHint()</a>, <a class="el" href="X86DomainReassignment_8cpp_source.html#l00526">usedAsAddr()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03108">llvm::SIInstrInfo::usesConstantBus()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00586">llvm::MachineTraceMetrics::Ensemble::verify()</a>, <a class="el" href="MachineVerifier_8cpp_source.html#l00329">llvm::MachineFunction::verify()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03199">llvm::SIInstrInfo::verifyInstruction()</a>, <a class="el" href="Register_8h_source.html#l00076">virtReg2Index()</a>, <a class="el" href="NVPTXAsmPrinter_8cpp_source.html#l00116">VisitGlobalVariableForEmission()</a>, and <a class="el" href="CalcSpillWeights_8cpp_source.html#l00151">llvm::VirtRegAuxInfo::weightCalcHelper()</a>.</p>

</div>
</div>
<a id="a978d593d9f5d4ff1e9d1218c06a7c72c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a978d593d9f5d4ff1e9d1218c06a7c72c">&#9670;&nbsp;</a></span>operator MCRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::Register::operator <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00111">111</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

</div>
</div>
<a id="a2ee140fb9722465357ea2fa8bbed114a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ee140fb9722465357ea2fa8bbed114a">&#9670;&nbsp;</a></span>operator unsigned()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::Register::operator <a class="el" href="classunsigned.html">unsigned</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00105">105</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

</div>
</div>
<a id="a1abf9edbda985733f11428605b6a6edc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1abf9edbda985733f11428605b6a6edc">&#9670;&nbsp;</a></span>operator!=() <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::operator!= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>Other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00121">121</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

</div>
</div>
<a id="a98495d337d0ccad2663eb9f5ac566b87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98495d337d0ccad2663eb9f5ac566b87">&#9670;&nbsp;</a></span>operator!=() <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::operator!= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> &amp;&#160;</td>
          <td class="paramname"><em>Other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00123">123</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegister_8h_source.html#l00067">llvm::MCRegister::id()</a>.</p>

</div>
</div>
<a id="ae55fd603c8609d5a2fca97d53f631d3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae55fd603c8609d5a2fca97d53f631d3c">&#9670;&nbsp;</a></span>operator!=() <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::operator!= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00130">130</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::Other</a>.</p>

</div>
</div>
<a id="a8443720762957a6c6a25ffab02ff3805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8443720762957a6c6a25ffab02ff3805">&#9670;&nbsp;</a></span>operator!=() <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::operator!= </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00132">132</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

</div>
</div>
<a id="af92e3306cabaf08ed69ccf534e8e3839"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af92e3306cabaf08ed69ccf534e8e3839">&#9670;&nbsp;</a></span>operator!=() <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::operator!= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a>&#160;</td>
          <td class="paramname"><em>Other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00135">135</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

</div>
</div>
<a id="a89d084de4b1832ce294e0bd12095f7e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89d084de4b1832ce294e0bd12095f7e7">&#9670;&nbsp;</a></span>operator==() <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::operator== </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>Other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Comparisons between register objects. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00120">120</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

</div>
</div>
<a id="a7b367743d6b4a6239f3a18b1277431ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b367743d6b4a6239f3a18b1277431ca">&#9670;&nbsp;</a></span>operator==() <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::operator== </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> &amp;&#160;</td>
          <td class="paramname"><em>Other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00122">122</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegister_8h_source.html#l00067">llvm::MCRegister::id()</a>.</p>

</div>
</div>
<a id="a459ea78f9e16567a2178468246d4b5c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a459ea78f9e16567a2178468246d4b5c4">&#9670;&nbsp;</a></span>operator==() <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::operator== </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Comparisons against register constants. </p>
<p>E.g.</p><ul>
<li>R == AArch64::WZR</li>
<li>R == 0</li>
<li>R == <a class="el" href="classllvm_1_1VirtRegMap.html#a829c2aeae9f51105f4750e76876ed42faab877a74a89011039705db71e457e4dc">VirtRegMap::NO_PHYS_REG</a> </li>
</ul>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00129">129</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::Other</a>.</p>

</div>
</div>
<a id="a6172593944c8b13fffab6cb9892a984e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6172593944c8b13fffab6cb9892a984e">&#9670;&nbsp;</a></span>operator==() <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::operator== </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00131">131</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

</div>
</div>
<a id="a9ca94b010f1cb9bef67545ef55a11333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ca94b010f1cb9bef67545ef55a11333">&#9670;&nbsp;</a></span>operator==() <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::operator== </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a>&#160;</td>
          <td class="paramname"><em>Other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00134">134</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

</div>
</div>
<a id="a3f2b0721d797d2f873d3e5590f4adbb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f2b0721d797d2f873d3e5590f4adbb1">&#9670;&nbsp;</a></span>stackSlot2Index()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int llvm::Register::stackSlot2Index </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Compute the frame index from a register value representing a stack slot. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00050">50</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="Register_8h_source.html#l00045">isStackSlot()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RDFRegisters_8h_source.html#l00127">llvm::rdf::PhysicalRegisterInfo::getMaskUnits()</a>, <a class="el" href="RDFRegisters_8h_source.html#l00109">llvm::rdf::PhysicalRegisterInfo::getRegMaskBits()</a>, <a class="el" href="StackSlotColoring_8cpp_source.html#l00147">false::IntervalSorter::operator()()</a>, and <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00089">llvm::printReg()</a>.</p>

</div>
</div>
<a id="a4c3e1acc360431fd8f8ae3a14777eef8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c3e1acc360431fd8f8ae3a14777eef8">&#9670;&nbsp;</a></span>virtReg2Index()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> llvm::Register::virtReg2Index </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Convert a virtual register number to a 0-based index. </p>
<p>The first virtual register in a function will get the index 0. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00076">76</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="Register_8h_source.html#l00069">isVirtualRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="WebAssemblyRegColoring_8cpp_source.html#l00065">computeWeight()</a>, <a class="el" href="WebAssemblyExplicitLocals_8cpp_source.html#l00169">findStartOfTree()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00060">llvm::VReg2SUnit::getSparseSetIndex()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00123">llvm::WebAssemblyFunctionInfo::getWAReg()</a>, <a class="el" href="RegAllocFast_8cpp_source.html#l00239">INITIALIZE_PASS()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00152">isCrossCopy()</a>, <a class="el" href="HexagonGenInsert_8cpp_source.html#l00081">isDebug()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00109">llvm::WebAssemblyFunctionInfo::isVRegStackified()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l01132">llvm::VirtReg2IndexFunctor::operator()()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00089">llvm::printReg()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00143">llvm::printVRegOrUnit()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00409">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00678">scavengeFrameVirtualRegsInBlock()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00117">llvm::WebAssemblyFunctionInfo::setWAReg()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00097">llvm::WebAssemblyFunctionInfo::stackifyVReg()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00104">llvm::WebAssemblyFunctionInfo::unstackifyVReg()</a>, and <a class="el" href="Register_8h_source.html#l00101">virtRegIndex()</a>.</p>

</div>
</div>
<a id="a5f34bdaea90f8ee41a43a83a0c0e3b4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f34bdaea90f8ee41a43a83a0c0e3b4c">&#9670;&nbsp;</a></span>virtRegIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::Register::virtRegIndex </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Convert a virtual register number to a 0-based index. </p>
<p>The first virtual register in a function will get the index 0. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00101">101</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="Register_8h_source.html#l00076">virtReg2Index()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>include/llvm/CodeGen/<a class="el" href="Register_8h_source.html">Register.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:22:26 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
