// Seed: 2297963021
module module_0 (
    input tri1 id_0,
    input supply0 id_1
);
  id_3(
      .id_0(), .id_1(id_1#(.id_2(-1))), .id_3(id_1), .id_4(id_4), .id_5(-1), .id_6(id_0)
  );
endmodule
module module_1 (
    input  wire  id_0,
    output tri0  id_1,
    input  logic id_2,
    input  uwire id_3,
    output logic id_4
);
  always id_4 = 1'b0 | 1;
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_0
  );
  always if (1) id_4 <= id_2;
  wire id_7, id_8, id_9, id_10, id_11;
  always_latch id_1 = -1'h0;
  wire id_12;
  assign id_4 = -1;
  id_13(
      id_0
  );
endmodule
