-- VHDL test case input
  type_mark  RANGE constraint

