// APB2 Peripheral Clock Enable Register (RCC_APB2ENR)
//
// Address: 0x18
// Reset value: 0x0000_0000
// Access: word, half-word, and byte access

#define RCC_USART1EN_SHIFT(n)      ((n) << 14)
#define RCC_USART1EN               RCC_USART1EN_SHIFT(0x1)
