
---------- Begin Simulation Statistics ----------
final_tick                                37192546000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 209263                       # Simulator instruction rate (inst/s)
host_mem_usage                                4435684                       # Number of bytes of host memory used
host_op_rate                                   354028                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    65.19                       # Real time elapsed on the host
host_tick_rate                              570482885                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13642836                       # Number of instructions simulated
sim_ops                                      23080776                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.037193                       # Number of seconds simulated
sim_ticks                                 37192546000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               79                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 1                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              23                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     79                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              7.438509                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5149658                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1469158                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2718                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     672206                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           88                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       41674890                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.134436                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4764205                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          250                       # TLB misses on write requests
system.cpu0.numCycles                        74385092                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16363461                       # Class of committed instruction
system.cpu0.tickCycles                       32710202                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    3642836                       # Number of instructions committed
system.cpu1.committedOps                      6717315                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             20.419529                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2149314                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     595229                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2014                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    3224360                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        12165                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       63315010                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.048973                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1382455                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          195                       # TLB misses on write requests
system.cpu1.numCycles                        74384995                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.03%      0.03% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                3285614     48.91%     48.94% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.01%     48.95% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.02%     48.97% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.00%     48.98% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     48.98% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     48.98% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     48.98% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     48.98% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     48.98% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     48.98% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     48.98% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.01%     48.99% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     48.99% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.01%     49.00% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     49.00% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.02%     49.02% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.01%     49.04% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     49.04% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     49.04% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.01%     49.04% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     49.04% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     49.04% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     49.04% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     49.04% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     49.04% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     49.04% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     49.04% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     49.04% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     49.04% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     49.04% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     49.04% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     49.04% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     49.04% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     49.04% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     49.04% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     49.04% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     49.04% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     49.04% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     49.04% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     49.04% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     49.04% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     49.04% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     49.04% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     49.04% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     49.04% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     49.04% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      2.97%     52.01% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      1.99%     54.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.02%     54.02% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         3088337     45.98%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 6717315                       # Class of committed instruction
system.cpu1.tickCycles                       11069985                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       644149                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1289340                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       772724                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6590                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1545513                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6590                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             247084                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       491228                       # Transaction distribution
system.membus.trans_dist::CleanEvict           152921                       # Transaction distribution
system.membus.trans_dist::ReadExReq            398107                       # Transaction distribution
system.membus.trans_dist::ReadExResp           398106                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        247084                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1934530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1934530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1934530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     72730752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     72730752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                72730752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            645191                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  645191    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              645191                       # Request fanout histogram
system.membus.reqLayer4.occupancy          3522351000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               9.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3415722000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  37192546000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4690283                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4690283                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4690283                       # number of overall hits
system.cpu0.icache.overall_hits::total        4690283                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        73858                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         73858                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        73858                       # number of overall misses
system.cpu0.icache.overall_misses::total        73858                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1797333500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1797333500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1797333500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1797333500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4764141                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4764141                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4764141                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4764141                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.015503                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.015503                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.015503                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.015503                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24334.987408                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24334.987408                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24334.987408                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24334.987408                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        73842                       # number of writebacks
system.cpu0.icache.writebacks::total            73842                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        73858                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        73858                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        73858                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        73858                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1723475500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1723475500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1723475500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1723475500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015503                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015503                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015503                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015503                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23334.987408                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23334.987408                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23334.987408                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23334.987408                       # average overall mshr miss latency
system.cpu0.icache.replacements                 73842                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4690283                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4690283                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        73858                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        73858                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1797333500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1797333500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4764141                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4764141                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.015503                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.015503                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24334.987408                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24334.987408                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        73858                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        73858                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1723475500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1723475500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015503                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015503                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23334.987408                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23334.987408                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37192546000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999628                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4764141                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            73858                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            64.504062                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999628                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38186986                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38186986                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37192546000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37192546000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37192546000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37192546000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37192546000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37192546000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1810206                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1810206                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1810263                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1810263                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       290617                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        290617                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       290674                       # number of overall misses
system.cpu0.dcache.overall_misses::total       290674                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  21871999500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  21871999500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  21871999500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  21871999500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2100823                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2100823                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2100937                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2100937                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.138335                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.138335                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.138354                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.138354                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 75260.564592                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 75260.564592                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 75245.806298                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 75245.806298                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       137331                       # number of writebacks
system.cpu0.dcache.writebacks::total           137331                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        10299                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10299                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        10299                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10299                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       280318                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       280318                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       280375                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       280375                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  20893834500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  20893834500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  20897146000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  20897146000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.133432                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.133432                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.133452                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.133452                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 74536.185689                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 74536.185689                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 74532.843513                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 74532.843513                       # average overall mshr miss latency
system.cpu0.dcache.replacements                280359                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1192711                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1192711                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       269900                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       269900                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  20421787500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  20421787500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1462611                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1462611                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.184533                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.184533                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 75664.273805                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 75664.273805                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1469                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1469                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       268431                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       268431                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  20060677000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  20060677000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.183529                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.183529                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 74733.085970                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 74733.085970                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       617495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        617495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        20717                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        20717                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1450212000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1450212000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032461                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032461                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 70001.061930                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 70001.061930                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8830                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8830                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        11887                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11887                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    833157500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    833157500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018625                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018625                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 70089.803988                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70089.803988                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data      3311500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      3311500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 58096.491228                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 58096.491228                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37192546000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999650                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2090638                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           280375                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.456578                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999650                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         17087871                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        17087871                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37192546000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  37192546000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37192546000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1373526                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1373526                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1373526                       # number of overall hits
system.cpu1.icache.overall_hits::total        1373526                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8886                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8886                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8886                       # number of overall misses
system.cpu1.icache.overall_misses::total         8886                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    227164000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    227164000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    227164000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    227164000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1382412                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1382412                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1382412                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1382412                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006428                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006428                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006428                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006428                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25564.258384                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25564.258384                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25564.258384                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25564.258384                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8870                       # number of writebacks
system.cpu1.icache.writebacks::total             8870                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8886                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8886                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8886                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8886                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    218278000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    218278000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    218278000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    218278000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006428                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006428                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006428                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006428                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24564.258384                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24564.258384                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24564.258384                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24564.258384                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8870                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1373526                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1373526                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8886                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8886                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    227164000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    227164000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1382412                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1382412                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006428                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006428                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25564.258384                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25564.258384                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8886                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8886                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    218278000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    218278000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006428                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006428                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24564.258384                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24564.258384                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37192546000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999609                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1382412                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8886                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           155.571911                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999609                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999976                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11068182                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11068182                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37192546000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37192546000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37192546000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37192546000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37192546000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37192546000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3007504                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3007504                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3007504                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3007504                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       800904                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        800904                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       800904                       # number of overall misses
system.cpu1.dcache.overall_misses::total       800904                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  65849212500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  65849212500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  65849212500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  65849212500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3808408                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3808408                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3808408                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3808408                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.210299                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.210299                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.210299                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.210299                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82218.608597                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82218.608597                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82218.608597                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82218.608597                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       395967                       # number of writebacks
system.cpu1.dcache.writebacks::total           395967                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       391234                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       391234                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       391234                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       391234                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       409670                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       409670                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       409670                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       409670                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  32752202500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  32752202500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  32752202500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  32752202500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.107570                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.107570                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.107570                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.107570                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 79947.768936                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 79947.768936                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 79947.768936                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 79947.768936                       # average overall mshr miss latency
system.cpu1.dcache.replacements                409653                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       576287                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         576287                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16407                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16407                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    416270500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    416270500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       592694                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       592694                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.027682                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.027682                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 25371.518254                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25371.518254                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          304                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          304                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16103                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16103                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    386710500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    386710500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.027169                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.027169                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 24014.810905                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24014.810905                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2431217                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2431217                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       784497                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       784497                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  65432942000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  65432942000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3215714                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3215714                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.243957                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.243957                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 83407.510800                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83407.510800                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       390930                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       390930                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       393567                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       393567                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  32365492000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  32365492000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.122389                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.122389                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82236.295218                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82236.295218                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37192546000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999636                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3417173                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           409669                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.341302                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           188500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999636                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999977                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         30876933                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        30876933                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37192546000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  37192546000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37192546000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               63551                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               38048                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7366                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18633                       # number of demand (read+write) hits
system.l2.demand_hits::total                   127598                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              63551                       # number of overall hits
system.l2.overall_hits::.cpu0.data              38048                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7366                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18633                       # number of overall hits
system.l2.overall_hits::total                  127598                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             10307                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            242327                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1520                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            391037                       # number of demand (read+write) misses
system.l2.demand_misses::total                 645191                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            10307                       # number of overall misses
system.l2.overall_misses::.cpu0.data           242327                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1520                       # number of overall misses
system.l2.overall_misses::.cpu1.data           391037                       # number of overall misses
system.l2.overall_misses::total                645191                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    877391500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  20069510000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    123579500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  31871551000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      52942032000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    877391500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  20069510000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    123579500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  31871551000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     52942032000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           73858                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          280375                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8886                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          409670                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               772789                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          73858                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         280375                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8886                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         409670                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              772789                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.139552                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.864296                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.171056                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.954517                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.834886                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.139552                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.864296                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.171056                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.954517                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.834886                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85125.788299                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 82819.949902                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81302.302632                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 81505.205390                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82056.370904                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85125.788299                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 82819.949902                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81302.302632                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 81505.205390                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82056.370904                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              491228                       # number of writebacks
system.l2.writebacks::total                    491228                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        10307                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       242327                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       391037                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            645191                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        10307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       242327                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       391037                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           645191                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    774321500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  17646240000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    108379500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  27961191000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  46490132000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    774321500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  17646240000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    108379500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  27961191000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  46490132000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.139552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.864296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.171056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.954517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.834886                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.139552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.864296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.171056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.954517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.834886                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75125.788299                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 72819.949902                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71302.302632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 71505.230963                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72056.386403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75125.788299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 72819.949902                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71302.302632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 71505.230963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72056.386403                       # average overall mshr miss latency
system.l2.replacements                         648638                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       533298                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           533298                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       533298                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       533298                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        82712                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            82712                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        82712                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        82712                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2101                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2101                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             2205                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5142                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7347                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           9682                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         388425                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              398107                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    790280500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  31651520000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   32441800500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        11887                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       393567                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            405454                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.814503                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.986935                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.981880                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 81623.683123                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 81486.824998                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81490.153401                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         9682                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       388425                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         398107                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    693460500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  27767280000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  28460740500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.814503                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.986935                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.981880                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 71623.683123                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 71486.850743                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71490.178520                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         63551                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7366                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              70917                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        10307                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1520                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            11827                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    877391500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    123579500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1000971000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        73858                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          82744                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.139552                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.171056                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.142935                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85125.788299                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81302.302632                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84634.395874                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        10307                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        11827                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    774321500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    108379500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    882701000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.139552                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.171056                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.142935                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75125.788299                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71302.302632                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74634.395874                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        35843                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13491                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             49334                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       232645                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2612                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          235257                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  19279229500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    220031000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  19499260500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       268488                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16103                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        284591                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.866501                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.162206                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.826649                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82869.735004                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 84238.514548                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82884.932223                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       232645                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2612                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       235257                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  16952779500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    193911000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  17146690500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.866501                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.162206                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.826649                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72869.735004                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 74238.514548                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72884.932223                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  37192546000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.152663                       # Cycle average of tags in use
system.l2.tags.total_refs                     1543411                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    649662                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.375714                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.722440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.638399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      123.403915                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        4.626978                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      862.760930                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.027073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.120512                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004519                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.842540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999173                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          779                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13013766                       # Number of tag accesses
system.l2.tags.data_accesses                 13013766                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37192546000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        659648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      15508928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         97280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      25026368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           41292224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       659648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        97280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        756928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     31438592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        31438592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          10307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         242327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         391037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              645191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       491228                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             491228                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         17736027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        416990222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2615578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        672886659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1110228485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     17736027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2615578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20351605                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      845292818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            845292818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      845292818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        17736027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       416990222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2615578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       672886659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1955521303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    491182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     10307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    241961.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    391033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000275581750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30542                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30542                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1726296                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             461388                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      645191                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     491228                       # Number of write requests accepted
system.mem_ctrls.readBursts                    645191                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   491228                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    370                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    46                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             97865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             87525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             55851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             26725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             25191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            61479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            48275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            25129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             53893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             49973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             37056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             26539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            40761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            26212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            26318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24449                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7718985500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3224105000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19809379250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11970.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30720.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   557273                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  449738                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                645191                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               491228                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  494517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  148335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  31242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  31478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  31446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  31479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  31217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  31669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  31475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  30918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  30991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  30718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  30565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  30548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  30545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       128961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    563.739549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   338.556314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   422.464010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        33742     26.16%     26.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13956     10.82%     36.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7421      5.75%     42.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6997      5.43%     48.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4840      3.75%     51.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4393      3.41%     55.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3551      2.75%     58.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3424      2.66%     60.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        50637     39.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       128961                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30542                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.112272                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.290978                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.821040                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          30111     98.59%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           338      1.11%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            54      0.18%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           14      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           10      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30542                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30542                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.081298                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.075091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.473146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            29516     96.64%     96.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              219      0.72%     97.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              304      1.00%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              380      1.24%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               99      0.32%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               24      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30542                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               41268544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   23680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                31433920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                41292224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             31438592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1109.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       845.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1110.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    845.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   37192531000                       # Total gap between requests
system.mem_ctrls.avgGap                      32727.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       659648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     15485504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        97280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     25026112                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     31433920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 17736026.998528145254                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 416360418.025697946548                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2615577.863370794803                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 672879775.425968408585                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 845167200.976238608360                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        10307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       242327                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1520                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       391037                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       491228                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    350860500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   7606651500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     46034000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  11805833250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 927407449500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34040.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     31390.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30285.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     30191.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1887936.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            363211800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            193040265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1914369660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1176661080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2935520640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14929168110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1710006720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        23221978275                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        624.371837                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4195114500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1241760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  31755671500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            557598300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            296366730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2689652280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1387168020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2935520640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16283235030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        569739840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        24719280840                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        664.629973                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1176800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1241760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34773986000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  37192546000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            367335                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1024526                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        82712                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          314124                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           405454                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          405453                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         82744                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       284591                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       221558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       841109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1228992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2318301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9452800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     26733184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1136384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     51560704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               88883072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          648638                       # Total snoops (count)
system.tol2bus.snoopTraffic                  31438592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1421427                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004636                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.067932                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1414837     99.54%     99.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6590      0.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1421427                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1388766500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         614851302                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13334488                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         420614396                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         110853864                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  37192546000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
