{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575231398297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575231398299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 17:16:38 2019 " "Processing started: Sun Dec 01 17:16:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575231398299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575231398299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off micro2 -c micro2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off micro2 -c micro2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575231398299 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575231398729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memdados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memdados-SYN " "Found design unit 1: memdados-SYN" {  } { { "memdados.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memdados.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399558 ""} { "Info" "ISGN_ENTITY_NAME" "1 memdados " "Found entity 1: memdados" {  } { { "memdados.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memdados.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_sub_unsig/som_sub_unsig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file som_sub_unsig/som_sub_unsig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_sub_unsig-arq_som_sub_unsig " "Found design unit 1: som_sub_unsig-arq_som_sub_unsig" {  } { { "som_sub_unsig/som_sub_unsig.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/som_sub_unsig/som_sub_unsig.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399613 ""} { "Info" "ISGN_ENTITY_NAME" "1 som_sub_unsig " "Found entity 1: som_sub_unsig" {  } { { "som_sub_unsig/som_sub_unsig.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/som_sub_unsig/som_sub_unsig.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_sub_sig/som_sub_sig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file som_sub_sig/som_sub_sig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_sub_sig-arq_som_sub_sig " "Found design unit 1: som_sub_sig-arq_som_sub_sig" {  } { { "som_sub_sig/som_sub_sig.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/som_sub_sig/som_sub_sig.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399620 ""} { "Info" "ISGN_ENTITY_NAME" "1 som_sub_sig " "Found entity 1: som_sub_sig" {  } { { "som_sub_sig/som_sub_sig.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/som_sub_sig/som_sub_sig.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16/reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg16/reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16-arq_reg16 " "Found design unit 1: reg16-arq_reg16" {  } { { "reg16/reg16.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/reg16/reg16.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399636 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16/reg16.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/reg16/reg16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg11/reg11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg11/reg11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg11-arq_reg11 " "Found design unit 1: reg11-arq_reg11" {  } { { "reg11/reg11.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/reg11/reg11.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399659 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg11 " "Found entity 1: reg11" {  } { { "reg11/reg11.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/reg11/reg11.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8/reg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8/reg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg8-arq_reg8 " "Found design unit 1: reg8-arq_reg8" {  } { { "reg8/reg8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/reg8/reg8.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399674 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Found entity 1: reg8" {  } { { "reg8/reg8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/reg8/reg8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2/reg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg2/reg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg2-arq_reg2 " "Found design unit 1: reg2-arq_reg2" {  } { { "reg2/reg2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/reg2/reg2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399691 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg2 " "Found entity 1: reg2" {  } { { "reg2/reg2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/reg2/reg2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-arq_PC " "Found design unit 1: PC-arq_PC" {  } { { "PC/PC.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/PC/PC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399703 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC/PC.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/PC/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1/mux4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1/mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1-arq_mux4x1 " "Found design unit 1: mux4x1-arq_mux4x1" {  } { { "mux4x1/mux4x1.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/mux4x1/mux4x1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399715 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1/mux4x1.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/mux4x1/mux4x1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memprog/memprog.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memprog/memprog.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memprog-SYN " "Found design unit 1: memprog-SYN" {  } { { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399732 ""} { "Info" "ISGN_ENTITY_NAME" "1 memprog " "Found entity 1: memprog" {  } { { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/dpcomp.vhd 1 0 " "Found 1 design units, including 0 entities, in source file datapath/dpcomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DPComp " "Found design unit 1: DPComp" {  } { { "datapath/DPComp.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/DPComp.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-arqDP " "Found design unit 1: datapath-arqDP" {  } { { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399776 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador/controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador/controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-arq_controlador " "Found design unit 1: controlador-arq_controlador" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399807 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compu8/compu8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compu8/compu8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compU8-arq_compU8 " "Found design unit 1: compU8-arq_compU8" {  } { { "compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/compU8/compU8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399816 ""} { "Info" "ISGN_ENTITY_NAME" "1 compU8 " "Found entity 1: compU8" {  } { { "compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/compU8/compU8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp8/comp8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp8/comp8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp8-arq_comp8 " "Found design unit 1: comp8-arq_comp8" {  } { { "comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/comp8/comp8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399827 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp8 " "Found entity 1: comp8" {  } { { "comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/comp8/comp8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file alu/alu_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_components " "Found design unit 1: alu_components" {  } { { "alu/alu_components.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/alu/alu_components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arqALU " "Found design unit 1: alu-arqALU" {  } { { "alu/alu.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/alu/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399869 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu/alu.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/alu/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micro2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file micro2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 micro2-arq_micro2 " "Found design unit 1: micro2-arq_micro2" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399885 ""} { "Info" "ISGN_ENTITY_NAME" "1 micro2 " "Found entity 1: micro2" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399885 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "micro2 " "Elaborating entity \"micro2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575231399967 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_outC micro2.vhd(32) " "Verilog HDL or VHDL warning at micro2.vhd(32): object \"flag_outC\" assigned a value but never read" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575231399988 "|micro2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s micro2.vhd(35) " "Verilog HDL or VHDL warning at micro2.vhd(35): object \"s\" assigned a value but never read" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575231399989 "|micro2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador controlador:Cont " "Elaborating entity \"controlador\" for hierarchy \"controlador:Cont\"" {  } { { "micro2.vhd" "Cont" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400044 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IR_clrC controlador.vhd(20) " "VHDL Signal Declaration warning at controlador.vhd(20): used implicit default value for signal \"IR_clrC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575231400048 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CompOutExtC controlador.vhd(805) " "VHDL Process Statement warning at controlador.vhd(805): signal \"CompOutExtC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 805 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575231400054 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CompOutExtC controlador.vhd(833) " "VHDL Process Statement warning at controlador.vhd(833): signal \"CompOutExtC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 833 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575231400054 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CompOutExtC controlador.vhd(861) " "VHDL Process Statement warning at controlador.vhd(861): signal \"CompOutExtC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 861 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575231400058 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_clrC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"PC_clrC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400060 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_fC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"PC_fC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400060 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_fos8C controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"PC_fos8C\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400060 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR_ldC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"IR_ldC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400062 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R1_ldC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"R1_ldC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400062 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R2_ldC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"R2_ldC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400062 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R3_ldC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"R3_ldC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400063 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RI1_ldC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"RI1_ldC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400063 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RI2_ldC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"RI2_ldC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400063 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RO1_ldC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"RO1_ldC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400063 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RO2_ldC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"RO2_ldC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400063 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flg_ldC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"flg_ldC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400063 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MD_rwC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"MD_rwC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400063 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400064 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_ldC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"PC_ldC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400064 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outG1 controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"outG1\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400064 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mux_3sC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"Mux_3sC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400064 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mux_2sC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"Mux_2sC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400064 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mux_1sC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"Mux_1sC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400066 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_sC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"ALU_sC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400066 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mux_DsC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"Mux_DsC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400066 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_DsC\[0\] controlador.vhd(142) " "Inferred latch for \"Mux_DsC\[0\]\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400067 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_DsC\[1\] controlador.vhd(142) " "Inferred latch for \"Mux_DsC\[1\]\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400067 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_sC\[0\] controlador.vhd(142) " "Inferred latch for \"ALU_sC\[0\]\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400068 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_sC\[1\] controlador.vhd(142) " "Inferred latch for \"ALU_sC\[1\]\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400068 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_sC\[2\] controlador.vhd(142) " "Inferred latch for \"ALU_sC\[2\]\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400068 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_sC\[3\] controlador.vhd(142) " "Inferred latch for \"ALU_sC\[3\]\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400068 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_1sC\[0\] controlador.vhd(142) " "Inferred latch for \"Mux_1sC\[0\]\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400068 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_1sC\[1\] controlador.vhd(142) " "Inferred latch for \"Mux_1sC\[1\]\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400068 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_2sC\[0\] controlador.vhd(142) " "Inferred latch for \"Mux_2sC\[0\]\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400068 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_2sC\[1\] controlador.vhd(142) " "Inferred latch for \"Mux_2sC\[1\]\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400070 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_3sC\[0\] controlador.vhd(142) " "Inferred latch for \"Mux_3sC\[0\]\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400070 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_3sC\[1\] controlador.vhd(142) " "Inferred latch for \"Mux_3sC\[1\]\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400070 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outG1 controlador.vhd(142) " "Inferred latch for \"outG1\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400070 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_ldC controlador.vhd(142) " "Inferred latch for \"PC_ldC\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400070 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] controlador.vhd(142) " "Inferred latch for \"s\[0\]\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400070 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] controlador.vhd(142) " "Inferred latch for \"s\[1\]\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400070 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD_rwC controlador.vhd(142) " "Inferred latch for \"MD_rwC\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400071 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flg_ldC controlador.vhd(142) " "Inferred latch for \"flg_ldC\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400071 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RO2_ldC controlador.vhd(142) " "Inferred latch for \"RO2_ldC\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400071 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RO1_ldC controlador.vhd(142) " "Inferred latch for \"RO1_ldC\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400071 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RI2_ldC controlador.vhd(142) " "Inferred latch for \"RI2_ldC\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400071 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RI1_ldC controlador.vhd(142) " "Inferred latch for \"RI1_ldC\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400071 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3_ldC controlador.vhd(142) " "Inferred latch for \"R3_ldC\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400071 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2_ldC controlador.vhd(142) " "Inferred latch for \"R2_ldC\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400072 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1_ldC controlador.vhd(142) " "Inferred latch for \"R1_ldC\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400072 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_ldC controlador.vhd(142) " "Inferred latch for \"IR_ldC\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400072 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_fos8C controlador.vhd(142) " "Inferred latch for \"PC_fos8C\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400072 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_fC controlador.vhd(142) " "Inferred latch for \"PC_fC\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400072 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_clrC controlador.vhd(142) " "Inferred latch for \"PC_clrC\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400072 "|micro2|controlador:Cont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"datapath:DP\"" {  } { { "micro2.vhd" "DP" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400102 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clr datapath.vhd(64) " "VHDL Signal Declaration warning at datapath.vhd(64): used explicit default value for signal \"clr\" because signal was never assigned a value" {  } { { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1575231400102 "|micro2|datapath:DP"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RZ_ld datapath.vhd(65) " "VHDL Signal Declaration warning at datapath.vhd(65): used explicit default value for signal \"RZ_ld\" because signal was never assigned a value" {  } { { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1575231400106 "|micro2|datapath:DP"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RZ datapath.vhd(66) " "VHDL Signal Declaration warning at datapath.vhd(66): used explicit default value for signal \"RZ\" because signal was never assigned a value" {  } { { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 66 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1575231400106 "|micro2|datapath:DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memdados datapath:DP\|memdados:MemData " "Elaborating entity \"memdados\" for hierarchy \"datapath:DP\|memdados:MemData\"" {  } { { "datapath/datapath.vhd" "MemData" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\"" {  } { { "memdados.vhd" "altsyncram_component" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memdados.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\"" {  } { { "memdados.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memdados.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400224 ""}  } { { "memdados.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memdados.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575231400224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r4a1 " "Found entity 1: altsyncram_r4a1" {  } { { "db/altsyncram_r4a1.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_r4a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231400283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231400283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r4a1 datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated " "Elaborating entity \"altsyncram_r4a1\" for hierarchy \"datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memprog datapath:DP\|memprog:MemPro " "Elaborating entity \"memprog\" for hierarchy \"datapath:DP\|memprog:MemPro\"" {  } { { "datapath/datapath.vhd" "MemPro" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\"" {  } { { "memProg/memprog.vhd" "altsyncram_component" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\"" {  } { { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memProg/mif_memprog.mif " "Parameter \"init_file\" = \"memProg/mif_memprog.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400352 ""}  } { { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575231400352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d891 " "Found entity 1: altsyncram_d891" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231400414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231400414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d891 datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated " "Elaborating entity \"altsyncram_d891\" for hierarchy \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC datapath:DP\|PC:PC1 " "Elaborating entity \"PC\" for hierarchy \"datapath:DP\|PC:PC1\"" {  } { { "datapath/datapath.vhd" "PC1" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 datapath:DP\|reg16:IR " "Elaborating entity \"reg16\" for hierarchy \"datapath:DP\|reg16:IR\"" {  } { { "datapath/datapath.vhd" "IR" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8 datapath:DP\|reg8:RI1 " "Elaborating entity \"reg8\" for hierarchy \"datapath:DP\|reg8:RI1\"" {  } { { "datapath/datapath.vhd" "RI1" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg2 datapath:DP\|reg2:flag " "Elaborating entity \"reg2\" for hierarchy \"datapath:DP\|reg2:flag\"" {  } { { "datapath/datapath.vhd" "flag" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:DP\|alu:ALU1 " "Elaborating entity \"alu\" for hierarchy \"datapath:DP\|alu:ALU1\"" {  } { { "datapath/datapath.vhd" "ALU1" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_sub_sig datapath:DP\|alu:ALU1\|som_sub_sig:som_sig " "Elaborating entity \"som_sub_sig\" for hierarchy \"datapath:DP\|alu:ALU1\|som_sub_sig:som_sig\"" {  } { { "alu/alu.vhd" "som_sig" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/alu/alu.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp8 datapath:DP\|alu:ALU1\|comp8:comp " "Elaborating entity \"comp8\" for hierarchy \"datapath:DP\|alu:ALU1\|comp8:comp\"" {  } { { "alu/alu.vhd" "comp" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/alu/alu.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400529 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] comp8.vhd(19) " "Inferred latch for \"result\[0\]\" at comp8.vhd(19)" {  } { { "comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/comp8/comp8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400529 "|micro2|datapath:DP|alu:ALU1|comp8:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] comp8.vhd(19) " "Inferred latch for \"result\[1\]\" at comp8.vhd(19)" {  } { { "comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/comp8/comp8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400529 "|micro2|datapath:DP|alu:ALU1|comp8:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] comp8.vhd(19) " "Inferred latch for \"result\[2\]\" at comp8.vhd(19)" {  } { { "comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/comp8/comp8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400533 "|micro2|datapath:DP|alu:ALU1|comp8:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] comp8.vhd(19) " "Inferred latch for \"result\[3\]\" at comp8.vhd(19)" {  } { { "comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/comp8/comp8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400533 "|micro2|datapath:DP|alu:ALU1|comp8:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] comp8.vhd(19) " "Inferred latch for \"result\[4\]\" at comp8.vhd(19)" {  } { { "comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/comp8/comp8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400533 "|micro2|datapath:DP|alu:ALU1|comp8:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] comp8.vhd(19) " "Inferred latch for \"result\[5\]\" at comp8.vhd(19)" {  } { { "comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/comp8/comp8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400533 "|micro2|datapath:DP|alu:ALU1|comp8:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] comp8.vhd(19) " "Inferred latch for \"result\[6\]\" at comp8.vhd(19)" {  } { { "comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/comp8/comp8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400533 "|micro2|datapath:DP|alu:ALU1|comp8:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] comp8.vhd(19) " "Inferred latch for \"result\[7\]\" at comp8.vhd(19)" {  } { { "comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/comp8/comp8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400533 "|micro2|datapath:DP|alu:ALU1|comp8:comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compU8 datapath:DP\|alu:ALU1\|compU8:compU " "Elaborating entity \"compU8\" for hierarchy \"datapath:DP\|alu:ALU1\|compU8:compU\"" {  } { { "alu/alu.vhd" "compU" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/alu/alu.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400543 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] compU8.vhd(19) " "Inferred latch for \"result\[0\]\" at compU8.vhd(19)" {  } { { "compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/compU8/compU8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400543 "|micro2|datapath:DP|alu:ALU1|compU8:compU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] compU8.vhd(19) " "Inferred latch for \"result\[1\]\" at compU8.vhd(19)" {  } { { "compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/compU8/compU8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400543 "|micro2|datapath:DP|alu:ALU1|compU8:compU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] compU8.vhd(19) " "Inferred latch for \"result\[2\]\" at compU8.vhd(19)" {  } { { "compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/compU8/compU8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400544 "|micro2|datapath:DP|alu:ALU1|compU8:compU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] compU8.vhd(19) " "Inferred latch for \"result\[3\]\" at compU8.vhd(19)" {  } { { "compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/compU8/compU8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400544 "|micro2|datapath:DP|alu:ALU1|compU8:compU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] compU8.vhd(19) " "Inferred latch for \"result\[4\]\" at compU8.vhd(19)" {  } { { "compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/compU8/compU8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400544 "|micro2|datapath:DP|alu:ALU1|compU8:compU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] compU8.vhd(19) " "Inferred latch for \"result\[5\]\" at compU8.vhd(19)" {  } { { "compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/compU8/compU8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400544 "|micro2|datapath:DP|alu:ALU1|compU8:compU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] compU8.vhd(19) " "Inferred latch for \"result\[6\]\" at compU8.vhd(19)" {  } { { "compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/compU8/compU8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400544 "|micro2|datapath:DP|alu:ALU1|compU8:compU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] compU8.vhd(19) " "Inferred latch for \"result\[7\]\" at compU8.vhd(19)" {  } { { "compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/compU8/compU8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400544 "|micro2|datapath:DP|alu:ALU1|compU8:compU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 datapath:DP\|mux4x1:Mux1 " "Elaborating entity \"mux4x1\" for hierarchy \"datapath:DP\|mux4x1:Mux1\"" {  } { { "datapath/datapath.vhd" "Mux1" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400554 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|MD_rwC " "LATCH primitive \"controlador:Cont\|MD_rwC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400750 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|RO2_ldC " "LATCH primitive \"controlador:Cont\|RO2_ldC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400750 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|RO1_ldC " "LATCH primitive \"controlador:Cont\|RO1_ldC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400750 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|RI2_ldC " "LATCH primitive \"controlador:Cont\|RI2_ldC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400750 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|RI1_ldC " "LATCH primitive \"controlador:Cont\|RI1_ldC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400750 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|IR_ldC " "LATCH primitive \"controlador:Cont\|IR_ldC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400753 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|PC_fos8C " "LATCH primitive \"controlador:Cont\|PC_fos8C\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400753 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|PC_fC " "LATCH primitive \"controlador:Cont\|PC_fC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400753 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|PC_clrC " "LATCH primitive \"controlador:Cont\|PC_clrC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400753 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|RO1_ldC " "LATCH primitive \"controlador:Cont\|RO1_ldC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400780 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|RO2_ldC " "LATCH primitive \"controlador:Cont\|RO2_ldC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400780 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|PC_fC " "LATCH primitive \"controlador:Cont\|PC_fC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400780 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|PC_fos8C " "LATCH primitive \"controlador:Cont\|PC_fos8C\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400781 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|PC_clrC " "LATCH primitive \"controlador:Cont\|PC_clrC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400781 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|IR_ldC " "LATCH primitive \"controlador:Cont\|IR_ldC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400781 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|RI1_ldC " "LATCH primitive \"controlador:Cont\|RI1_ldC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400781 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|RI2_ldC " "LATCH primitive \"controlador:Cont\|RI2_ldC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400781 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|MD_rwC " "LATCH primitive \"controlador:Cont\|MD_rwC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400781 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[13\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[12\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 274 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[11\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[10\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[15\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[14\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[0\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[1\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 54 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[2\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[3\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[4\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[5\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[6\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[7\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[9\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[8\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1575231400814 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1575231400814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|R1_ldC " "LATCH primitive \"controlador:Cont\|R1_ldC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400832 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[0\] " "Synthesized away node \"datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_r4a1.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_r4a1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memdados.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memdados.vhd" 88 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 71 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400836 "|micro2|datapath:DP|memdados:MemData|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[1\] " "Synthesized away node \"datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_r4a1.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_r4a1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memdados.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memdados.vhd" 88 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 71 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400836 "|micro2|datapath:DP|memdados:MemData|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[2\] " "Synthesized away node \"datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_r4a1.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_r4a1.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memdados.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memdados.vhd" 88 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 71 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400836 "|micro2|datapath:DP|memdados:MemData|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[3\] " "Synthesized away node \"datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_r4a1.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_r4a1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memdados.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memdados.vhd" 88 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 71 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400836 "|micro2|datapath:DP|memdados:MemData|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[4\] " "Synthesized away node \"datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_r4a1.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_r4a1.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memdados.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memdados.vhd" 88 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 71 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400836 "|micro2|datapath:DP|memdados:MemData|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[5\] " "Synthesized away node \"datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_r4a1.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_r4a1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memdados.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memdados.vhd" 88 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 71 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400836 "|micro2|datapath:DP|memdados:MemData|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[6\] " "Synthesized away node \"datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_r4a1.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_r4a1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memdados.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memdados.vhd" 88 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 71 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400836 "|micro2|datapath:DP|memdados:MemData|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[7\] " "Synthesized away node \"datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_r4a1.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_r4a1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memdados.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memdados.vhd" 88 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 71 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400836 "|micro2|datapath:DP|memdados:MemData|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1575231400836 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1575231400836 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1575231401052 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RO1_outC\[0\] GND " "Pin \"RO1_outC\[0\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO1_outC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RO1_outC\[1\] GND " "Pin \"RO1_outC\[1\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO1_outC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RO1_outC\[2\] GND " "Pin \"RO1_outC\[2\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO1_outC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RO1_outC\[3\] GND " "Pin \"RO1_outC\[3\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO1_outC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RO1_outC\[4\] GND " "Pin \"RO1_outC\[4\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO1_outC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RO1_outC\[5\] GND " "Pin \"RO1_outC\[5\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO1_outC[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RO1_outC\[6\] GND " "Pin \"RO1_outC\[6\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO1_outC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RO1_outC\[7\] GND " "Pin \"RO1_outC\[7\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO1_outC[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RO2_outC\[0\] GND " "Pin \"RO2_outC\[0\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO2_outC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RO2_outC\[1\] GND " "Pin \"RO2_outC\[1\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO2_outC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RO2_outC\[2\] GND " "Pin \"RO2_outC\[2\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO2_outC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RO2_outC\[3\] GND " "Pin \"RO2_outC\[3\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO2_outC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RO2_outC\[4\] GND " "Pin \"RO2_outC\[4\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO2_outC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RO2_outC\[5\] GND " "Pin \"RO2_outC\[5\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO2_outC[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RO2_outC\[6\] GND " "Pin \"RO2_outC\[6\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO2_outC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RO2_outC\[7\] GND " "Pin \"RO2_outC\[7\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO2_outC[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1575231401139 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "39 " "39 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1575231401176 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575231401467 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401467 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI2_inC\[0\] " "No output dependent on input pin \"RI2_inC\[0\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI2_inC[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI2_inC\[1\] " "No output dependent on input pin \"RI2_inC\[1\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI2_inC[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI2_inC\[2\] " "No output dependent on input pin \"RI2_inC\[2\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI2_inC[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI2_inC\[3\] " "No output dependent on input pin \"RI2_inC\[3\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI2_inC[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI2_inC\[4\] " "No output dependent on input pin \"RI2_inC\[4\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI2_inC[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI2_inC\[5\] " "No output dependent on input pin \"RI2_inC\[5\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI2_inC[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI2_inC\[6\] " "No output dependent on input pin \"RI2_inC\[6\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI2_inC[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI2_inC\[7\] " "No output dependent on input pin \"RI2_inC\[7\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI2_inC[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI1_inC\[0\] " "No output dependent on input pin \"RI1_inC\[0\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI1_inC[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI1_inC\[1\] " "No output dependent on input pin \"RI1_inC\[1\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI1_inC[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI1_inC\[2\] " "No output dependent on input pin \"RI1_inC\[2\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI1_inC[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI1_inC\[3\] " "No output dependent on input pin \"RI1_inC\[3\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI1_inC[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI1_inC\[4\] " "No output dependent on input pin \"RI1_inC\[4\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI1_inC[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI1_inC\[5\] " "No output dependent on input pin \"RI1_inC\[5\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI1_inC[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI1_inC\[6\] " "No output dependent on input pin \"RI1_inC\[6\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI1_inC[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI1_inC\[7\] " "No output dependent on input pin \"RI1_inC\[7\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI1_inC[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1575231401581 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575231401586 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575231401586 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575231401586 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575231401586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 113 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575231401660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 17:16:41 2019 " "Processing ended: Sun Dec 01 17:16:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575231401660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575231401660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575231401660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575231401660 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575231405142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575231405143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 17:16:44 2019 " "Processing started: Sun Dec 01 17:16:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575231405143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575231405143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off micro2 -c micro2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off micro2 -c micro2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575231405143 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1575231405283 ""}
{ "Info" "0" "" "Project  = micro2" {  } {  } 0 0 "Project  = micro2" 0 0 "Fitter" 0 0 1575231405283 ""}
{ "Info" "0" "" "Revision = micro2" {  } {  } 0 0 "Revision = micro2" 0 0 "Fitter" 0 0 1575231405283 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1575231405543 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "micro2 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"micro2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575231405576 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575231405660 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575231405660 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575231405746 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575231405766 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575231406443 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575231406443 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575231406443 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575231406446 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575231406446 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575231406446 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575231406446 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "40 40 " "No exact pin location assignment(s) for 40 pins of 40 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RO1_outC\[0\] " "Pin RO1_outC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RO1_outC[0] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 18 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RO1_outC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RO1_outC\[1\] " "Pin RO1_outC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RO1_outC[1] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 18 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RO1_outC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RO1_outC\[2\] " "Pin RO1_outC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RO1_outC[2] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 18 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RO1_outC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RO1_outC\[3\] " "Pin RO1_outC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RO1_outC[3] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 18 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RO1_outC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RO1_outC\[4\] " "Pin RO1_outC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RO1_outC[4] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 18 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RO1_outC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RO1_outC\[5\] " "Pin RO1_outC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RO1_outC[5] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 18 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RO1_outC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RO1_outC\[6\] " "Pin RO1_outC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RO1_outC[6] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 18 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RO1_outC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RO1_outC\[7\] " "Pin RO1_outC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RO1_outC[7] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 18 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RO1_outC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RO2_outC\[0\] " "Pin RO2_outC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RO2_outC[0] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RO2_outC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RO2_outC\[1\] " "Pin RO2_outC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RO2_outC[1] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RO2_outC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RO2_outC\[2\] " "Pin RO2_outC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RO2_outC[2] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RO2_outC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RO2_outC\[3\] " "Pin RO2_outC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RO2_outC[3] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RO2_outC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RO2_outC\[4\] " "Pin RO2_outC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RO2_outC[4] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RO2_outC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RO2_outC\[5\] " "Pin RO2_outC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RO2_outC[5] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RO2_outC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RO2_outC\[6\] " "Pin RO2_outC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RO2_outC[6] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RO2_outC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RO2_outC\[7\] " "Pin RO2_outC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RO2_outC[7] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RO2_outC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaAux1\[0\] " "Pin SaidaAux1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { SaidaAux1[0] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 20 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaAux1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaAux1\[1\] " "Pin SaidaAux1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { SaidaAux1[1] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 20 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaAux1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaAux1\[2\] " "Pin SaidaAux1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { SaidaAux1[2] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 20 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaAux1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaAux1\[3\] " "Pin SaidaAux1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { SaidaAux1[3] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 20 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaAux1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saiClock " "Pin saiClock not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { saiClock } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 21 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saiClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResetOut " "Pin ResetOut not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ResetOut } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 22 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResetOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RI2_inC\[0\] " "Pin RI2_inC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RI2_inC[0] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI2_inC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RI2_inC\[1\] " "Pin RI2_inC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RI2_inC[1] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI2_inC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RI2_inC\[2\] " "Pin RI2_inC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RI2_inC[2] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI2_inC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RI2_inC\[3\] " "Pin RI2_inC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RI2_inC[3] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI2_inC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RI2_inC\[4\] " "Pin RI2_inC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RI2_inC[4] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI2_inC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RI2_inC\[5\] " "Pin RI2_inC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RI2_inC[5] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI2_inC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RI2_inC\[6\] " "Pin RI2_inC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RI2_inC[6] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI2_inC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RI2_inC\[7\] " "Pin RI2_inC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RI2_inC[7] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI2_inC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RI1_inC\[0\] " "Pin RI1_inC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RI1_inC[0] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI1_inC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RI1_inC\[1\] " "Pin RI1_inC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RI1_inC[1] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI1_inC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RI1_inC\[2\] " "Pin RI1_inC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RI1_inC[2] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI1_inC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RI1_inC\[3\] " "Pin RI1_inC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RI1_inC[3] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI1_inC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RI1_inC\[4\] " "Pin RI1_inC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RI1_inC[4] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI1_inC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RI1_inC\[5\] " "Pin RI1_inC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RI1_inC[5] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI1_inC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RI1_inC\[6\] " "Pin RI1_inC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RI1_inC[6] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI1_inC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RI1_inC\[7\] " "Pin RI1_inC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RI1_inC[7] } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI1_inC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clk } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { reset } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575231406700 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1575231406700 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1575231406833 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "micro2.sdc " "Synopsys Design Constraints File file not found: 'micro2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1575231406833 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575231406834 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1575231406835 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575231406841 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "saiClock " "Destination node saiClock" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { saiClock } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 21 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saiClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575231406841 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1575231406841 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clk } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575231406841 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575231406841 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ResetOut " "Destination node ResetOut" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ResetOut } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 22 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResetOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575231406841 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1575231406841 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { reset } } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575231406841 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575231406966 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575231406966 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575231406966 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575231406967 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575231406968 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575231406968 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575231406968 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575231406968 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575231406969 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1575231406969 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575231406969 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "38 unused 3.3V 16 22 0 " "Number of I/O pins in group: 38 (unused VREF, 3.3V VCCIO, 16 input, 22 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1575231406971 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1575231406971 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1575231406971 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575231406972 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575231406972 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575231406972 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575231406972 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575231406972 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575231406972 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575231406972 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575231406972 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1575231406972 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1575231406972 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575231406996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575231409485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575231409812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575231409866 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575231410259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575231410259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575231410300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y12 X10_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23" {  } { { "loc" "" { Generic "C:/altera/13.0/microProjeto/micro2.0/microProjeto/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23"} 0 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1575231413233 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575231413233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575231413495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1575231413498 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575231413498 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1575231413648 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575231413674 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "22 " "Found 22 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RO1_outC\[0\] 0 " "Pin \"RO1_outC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575231413717 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RO1_outC\[1\] 0 " "Pin \"RO1_outC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575231413717 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RO1_outC\[2\] 0 " "Pin \"RO1_outC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575231413717 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RO1_outC\[3\] 0 " "Pin \"RO1_outC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575231413717 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RO1_outC\[4\] 0 " "Pin \"RO1_outC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575231413717 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RO1_outC\[5\] 0 " "Pin \"RO1_outC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575231413717 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RO1_outC\[6\] 0 " "Pin \"RO1_outC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575231413717 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RO1_outC\[7\] 0 " "Pin \"RO1_outC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575231413717 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RO2_outC\[0\] 0 " "Pin \"RO2_outC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575231413717 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RO2_outC\[1\] 0 " "Pin \"RO2_outC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575231413717 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RO2_outC\[2\] 0 " "Pin \"RO2_outC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575231413717 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RO2_outC\[3\] 0 " "Pin \"RO2_outC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575231413717 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RO2_outC\[4\] 0 " "Pin \"RO2_outC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575231413717 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RO2_outC\[5\] 0 " "Pin \"RO2_outC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575231413717 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RO2_outC\[6\] 0 " "Pin \"RO2_outC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575231413717 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RO2_outC\[7\] 0 " "Pin \"RO2_outC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575231413717 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaAux1\[0\] 0 " "Pin \"SaidaAux1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575231413717 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaAux1\[1\] 0 " "Pin \"SaidaAux1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575231413717 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaAux1\[2\] 0 " "Pin \"SaidaAux1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575231413717 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaAux1\[3\] 0 " "Pin \"SaidaAux1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575231413717 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saiClock 0 " "Pin \"saiClock\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575231413717 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResetOut 0 " "Pin \"ResetOut\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575231413717 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1575231413717 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575231413917 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575231413941 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575231414078 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575231414531 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1575231414810 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0/microProjeto/micro2.0/microProjeto/output_files/micro2.fit.smsg " "Generated suppressed messages file C:/altera/13.0/microProjeto/micro2.0/microProjeto/output_files/micro2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575231415465 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575231416058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 17:16:56 2019 " "Processing ended: Sun Dec 01 17:16:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575231416058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575231416058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575231416058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575231416058 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575231418655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575231418655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 17:16:58 2019 " "Processing started: Sun Dec 01 17:16:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575231418655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575231418655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off micro2 -c micro2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off micro2 -c micro2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575231418655 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1575231420425 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575231420479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575231421065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 17:17:01 2019 " "Processing ended: Sun Dec 01 17:17:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575231421065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575231421065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575231421065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575231421065 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575231421698 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575231423303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575231423305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 17:17:02 2019 " "Processing started: Sun Dec 01 17:17:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575231423305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575231423305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta micro2 -c micro2 " "Command: quartus_sta micro2 -c micro2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575231423305 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1575231423465 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575231423708 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1575231423825 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1575231423825 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1575231423945 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "micro2.sdc " "Synopsys Design Constraints File file not found: 'micro2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1575231423966 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1575231423967 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1575231423968 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controlador:Cont\|state.inicio controlador:Cont\|state.inicio " "create_clock -period 1.000 -name controlador:Cont\|state.inicio controlador:Cont\|state.inicio" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1575231423968 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1575231423968 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1575231423970 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1575231423994 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1575231424009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.220 " "Worst-case setup slack is -3.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575231424015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575231424015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.220        -3.220 controlador:Cont\|state.inicio  " "   -3.220        -3.220 controlador:Cont\|state.inicio " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575231424015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.607        -1.687 clk  " "   -0.607        -1.687 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575231424015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575231424015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.126 " "Worst-case hold slack is -2.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575231424023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575231424023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.126       -10.580 clk  " "   -2.126       -10.580 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575231424023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.278         0.000 controlador:Cont\|state.inicio  " "    3.278         0.000 controlador:Cont\|state.inicio " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575231424023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575231424023 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575231424029 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575231424035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575231424039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575231424039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -8.380 clk  " "   -1.380        -8.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575231424039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 controlador:Cont\|state.inicio  " "    0.500         0.000 controlador:Cont\|state.inicio " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575231424039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575231424039 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1575231424104 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1575231424108 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1575231424131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.623 " "Worst-case setup slack is -1.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575231424138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575231424138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.623        -1.623 controlador:Cont\|state.inicio  " "   -1.623        -1.623 controlador:Cont\|state.inicio " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575231424138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292         0.000 clk  " "    0.292         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575231424138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575231424138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.413 " "Worst-case hold slack is -1.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575231424142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575231424142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.413        -6.857 clk  " "   -1.413        -6.857 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575231424142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.233         0.000 controlador:Cont\|state.inicio  " "    2.233         0.000 controlador:Cont\|state.inicio " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575231424142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575231424142 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575231424152 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575231424158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575231424162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575231424162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -8.380 clk  " "   -1.380        -8.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575231424162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 controlador:Cont\|state.inicio  " "    0.500         0.000 controlador:Cont\|state.inicio " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575231424162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575231424162 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1575231424198 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1575231424216 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1575231424217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575231424389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 17:17:04 2019 " "Processing ended: Sun Dec 01 17:17:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575231424389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575231424389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575231424389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575231424389 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575231426087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575231426087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 17:17:05 2019 " "Processing started: Sun Dec 01 17:17:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575231426087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575231426087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off micro2 -c micro2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off micro2 -c micro2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575231426087 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "micro2.vho\", \"micro2_fast.vho micro2_vhd.sdo micro2_vhd_fast.sdo C:/altera/13.0/microProjeto/micro2.0/microProjeto/simulation/modelsim/ simulation " "Generated files \"micro2.vho\", \"micro2_fast.vho\", \"micro2_vhd.sdo\" and \"micro2_vhd_fast.sdo\" in directory \"C:/altera/13.0/microProjeto/micro2.0/microProjeto/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1575231426834 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4526 " "Peak virtual memory: 4526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575231426969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 17:17:06 2019 " "Processing ended: Sun Dec 01 17:17:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575231426969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575231426969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575231426969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575231426969 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 125 s " "Quartus II Full Compilation was successful. 0 errors, 125 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575231427705 ""}
