5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd nested_block3.vcd -o nested_block3.cdd -v nested_block3.v
3 0 $root $root NA 0 0
3 0 main main nested_block3.v 1 36
2 1 6 10004 2 3b 2100a 0 0 1 2 1102 foo
1 a 3 830004 1 0 0 0 1 1 102
4 1 0 0
3 3 main.foo main.foo nested_block3.v 18 26
2 2 20 20006 2 3d 3100a 0 0 1 2 1102 foo_block
1 a 19 830006 1 0 0 0 1 1 2
4 2 0 0
3 1 main.foo.foo_block main.foo.foo_block nested_block3.v 20 25
2 3 22 8000b 1 0 20004 0 0 1 4 0
2 4 22 40004 0 1 400 0 0 b
2 5 22 4000b 1 37 11006 3 4
2 6 23 8000b 1 0 20008 0 0 1 4 1
2 7 23 40004 0 1 400 0 0 a
2 8 23 4000b 1 37 a 6 7
2 9 24 40007 2 3b 2000a 0 0 1 2 1102 bar
1 b 21 830008 1 0 0 0 1 1 2
4 9 0 0
4 8 9 9
4 5 8 8
3 3 main.bar main.bar nested_block3.v 28 34
2 10 29 20006 2 3d 3100a 0 0 1 2 1102 bar_block
4 10 0 0
3 1 main.bar.bar_block main.bar.bar_block nested_block3.v 29 33
2 11 30 8000b 1 0 20004 0 0 1 4 0
2 12 30 40004 0 1 400 0 0 a
2 13 30 4000b 1 37 11006 11 12
2 14 31 50006 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 15 31 50006 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 16 31 40006 2 2c 2000a 14 15 32 2 aa aa aa aa aa aa aa aa
2 17 32 8000b 1 0 20008 0 0 1 4 1
2 18 32 40004 0 1 400 0 0 a
2 19 32 4000b 1 37 a 17 18
4 19 0 0
4 16 19 0
4 13 16 16
