{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671978272211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671978272224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 25 17:54:29 2022 " "Processing started: Sun Dec 25 17:54:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671978272224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671978272224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB3 -c LAB3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671978272224 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1671978272709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/dld lab/3/dld_lab3/pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file /university/dld lab/3/dld_lab3/pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "../PWM.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/PWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671978272748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671978272748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/dld lab/3/dld_lab3/freq_dev.v 1 1 " "Found 1 design units, including 1 entities, in source file /university/dld lab/3/dld_lab3/freq_dev.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_dev " "Found entity 1: freq_dev" {  } { { "../freq_dev.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/freq_dev.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671978272750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671978272750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/dld lab/3/dld_lab3/wave_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /university/dld lab/3/dld_lab3/wave_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen " "Found entity 1: wave_gen" {  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671978272751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671978272751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/dld lab/3/dld_lab3/dds.v 1 1 " "Found 1 design units, including 1 entities, in source file /university/dld lab/3/dld_lab3/dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "../DDS.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/DDS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671978272752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671978272752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/dld lab/3/dld_lab3/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /university/dld lab/3/dld_lab3/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../counter.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671978272753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671978272753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/dld lab/3/dld_lab3/amp_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file /university/dld lab/3/dld_lab3/amp_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 amplitude_selector " "Found entity 1: amplitude_selector" {  } { { "../AMP_sel.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/AMP_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671978272755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671978272755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_mem " "Found entity 1: DDS_mem" {  } { { "DDS_mem.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/quartus/DDS_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671978272756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671978272756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/dld lab/3/dld_lab3/lab3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /university/dld lab/3/dld_lab3/lab3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LAB3 " "Found entity 1: LAB3" {  } { { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671978272757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671978272757 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB3 " "Elaborating entity \"LAB3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671978272783 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "wave_gen inst5 " "Block or symbol \"wave_gen\" of instance \"inst5\" overlaps another block or symbol" {  } { { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 112 496 680 192 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1671978272783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_dev freq_dev:inst11 " "Elaborating entity \"freq_dev\" for hierarchy \"freq_dev:inst11\"" {  } { { "../LAB3.bdf" "inst11" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 64 -104 56 176 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978272786 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tog freq_dev.v(6) " "Verilog HDL or VHDL warning at freq_dev.v(6): object \"tog\" assigned a value but never read" {  } { { "../freq_dev.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/freq_dev.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1671978272786 "|LAB3|freq_dev:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 freq_dev.v(14) " "Verilog HDL assignment warning at freq_dev.v(14): truncated value with size 32 to match size of target (9)" {  } { { "../freq_dev.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/freq_dev.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671978272786 "|LAB3|freq_dev:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:inst4 " "Elaborating entity \"PWM\" for hierarchy \"PWM:inst4\"" {  } { { "../LAB3.bdf" "inst4" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 104 1264 1400 184 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978272787 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PWM.v(7) " "Verilog HDL assignment warning at PWM.v(7): truncated value with size 32 to match size of target (8)" {  } { { "../PWM.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/PWM.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671978272787 "|LAB3|PWM:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amplitude_selector amplitude_selector:inst3 " "Elaborating entity \"amplitude_selector\" for hierarchy \"amplitude_selector:inst3\"" {  } { { "../LAB3.bdf" "inst3" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 192 1024 1184 272 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978272788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst8 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst8\"" {  } { { "../LAB3.bdf" "inst8" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 200 800 912 288 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978272824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst8 " "Elaborated megafunction instantiation \"BUSMUX:inst8\"" {  } { { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 200 800 912 288 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671978272825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst8 " "Instantiated megafunction \"BUSMUX:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978272825 ""}  } { { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 200 800 912 288 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1671978272825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst8\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst8\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "d:/program files (x86)/altera/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978272837 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst8\|lpm_mux:\$00000 BUSMUX:inst8 " "Elaborated megafunction instantiation \"BUSMUX:inst8\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst8\"" {  } { { "busmux.tdf" "" { Text "d:/program files (x86)/altera/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 200 800 912 288 "inst8" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978272837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_smc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smc " "Found entity 1: mux_smc" {  } { { "db/mux_smc.tdf" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/quartus/db/mux_smc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671978272888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671978272888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smc BUSMUX:inst8\|lpm_mux:\$00000\|mux_smc:auto_generated " "Elaborating entity \"mux_smc\" for hierarchy \"BUSMUX:inst8\|lpm_mux:\$00000\|mux_smc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/program files (x86)/altera/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978272889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_gen wave_gen:inst5 " "Elaborating entity \"wave_gen\" for hierarchy \"wave_gen:inst5\"" {  } { { "../LAB3.bdf" "inst5" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 112 496 680 192 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978272892 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sinus wave_gen.v(10) " "Verilog HDL or VHDL warning at wave_gen.v(10): object \"sinus\" assigned a value but never read" {  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1671978272893 "|LAB3|wave_gen:inst5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "for_rec wave_gen.v(18) " "Verilog HDL or VHDL warning at wave_gen.v(18): object \"for_rec\" assigned a value but never read" {  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1671978272893 "|LAB3|wave_gen:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wave_gen.v(22) " "Verilog HDL assignment warning at wave_gen.v(22): truncated value with size 32 to match size of target (8)" {  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671978272893 "|LAB3|wave_gen:inst5"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "wave_gen.v(39) " "Verilog HDL Case Statement warning at wave_gen.v(39): incomplete case statement has no default case item" {  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1671978272893 "|LAB3|wave_gen:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wave wave_gen.v(39) " "Verilog HDL Always Construct warning at wave_gen.v(39): inferring latch(es) for variable \"wave\", which holds its previous value in one or more paths through the always construct" {  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1671978272893 "|LAB3|wave_gen:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave\[0\] wave_gen.v(39) " "Inferred latch for \"wave\[0\]\" at wave_gen.v(39)" {  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671978272893 "|LAB3|wave_gen:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave\[1\] wave_gen.v(39) " "Inferred latch for \"wave\[1\]\" at wave_gen.v(39)" {  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671978272893 "|LAB3|wave_gen:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave\[2\] wave_gen.v(39) " "Inferred latch for \"wave\[2\]\" at wave_gen.v(39)" {  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671978272893 "|LAB3|wave_gen:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave\[3\] wave_gen.v(39) " "Inferred latch for \"wave\[3\]\" at wave_gen.v(39)" {  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671978272893 "|LAB3|wave_gen:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave\[4\] wave_gen.v(39) " "Inferred latch for \"wave\[4\]\" at wave_gen.v(39)" {  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671978272893 "|LAB3|wave_gen:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave\[5\] wave_gen.v(39) " "Inferred latch for \"wave\[5\]\" at wave_gen.v(39)" {  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671978272893 "|LAB3|wave_gen:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave\[6\] wave_gen.v(39) " "Inferred latch for \"wave\[6\]\" at wave_gen.v(39)" {  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671978272893 "|LAB3|wave_gen:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave\[7\] wave_gen.v(39) " "Inferred latch for \"wave\[7\]\" at wave_gen.v(39)" {  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671978272893 "|LAB3|wave_gen:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS_mem DDS_mem:inst " "Elaborating entity \"DDS_mem\" for hierarchy \"DDS_mem:inst\"" {  } { { "../LAB3.bdf" "inst" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 312 528 744 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978272895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DDS_mem:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DDS_mem:inst\|altsyncram:altsyncram_component\"" {  } { { "DDS_mem.v" "altsyncram_component" { Text "E:/university/DLD LAB/3/DLD_LAB3/quartus/DDS_mem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978272915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS_mem:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DDS_mem:inst\|altsyncram:altsyncram_component\"" {  } { { "DDS_mem.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/quartus/DDS_mem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671978272916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS_mem:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DDS_mem:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978272916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978272916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sine.mif " "Parameter \"init_file\" = \"../sine.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978272916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978272916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978272916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978272916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978272916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978272916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978272916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978272916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978272916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978272916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978272916 ""}  } { { "DDS_mem.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/quartus/DDS_mem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1671978272916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5o71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5o71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5o71 " "Found entity 1: altsyncram_5o71" {  } { { "db/altsyncram_5o71.tdf" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/quartus/db/altsyncram_5o71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671978272959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671978272959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5o71 DDS_mem:inst\|altsyncram:altsyncram_component\|altsyncram_5o71:auto_generated " "Elaborating entity \"altsyncram_5o71\" for hierarchy \"DDS_mem:inst\|altsyncram:altsyncram_component\|altsyncram_5o71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files (x86)/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978272959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst9 " "Elaborating entity \"counter\" for hierarchy \"counter:inst9\"" {  } { { "../LAB3.bdf" "inst9" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 200 208 368 312 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978272962 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wave_gen:inst5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wave_gen:inst5\|Div0\"" {  } { { "../wave_gen.v" "Div0" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671978273073 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1671978273073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wave_gen:inst5\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"wave_gen:inst5\|lpm_divide:Div0\"" {  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671978273102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wave_gen:inst5\|lpm_divide:Div0 " "Instantiated megafunction \"wave_gen:inst5\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978273102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978273102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978273102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978273102 ""}  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1671978273102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5dm " "Found entity 1: lpm_divide_5dm" {  } { { "db/lpm_divide_5dm.tdf" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/quartus/db/lpm_divide_5dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671978273147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671978273147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/quartus/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671978273155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671978273155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/quartus/db/alt_u_div_00f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671978273163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671978273163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/quartus/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671978273210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671978273210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/quartus/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671978273252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671978273252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_gen:inst5\|wave\[7\] " "Latch wave_gen:inst5\|wave\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA func\[2\] " "Ports D and ENA on the latch are fed by the same signal func\[2\]" {  } { { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 72 232 400 88 "func\[2..0\]" "" } { 384 800 816 448 "func\[2\]" "" } { 144 432 496 160 "func\[2..0\]" "" } { 402 848 864 448 "func\[1\]" "" } { 440 880 896 528 "func\[0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671978273391 ""}  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1671978273391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_gen:inst5\|wave\[6\] " "Latch wave_gen:inst5\|wave\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA func\[2\] " "Ports D and ENA on the latch are fed by the same signal func\[2\]" {  } { { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 72 232 400 88 "func\[2..0\]" "" } { 384 800 816 448 "func\[2\]" "" } { 144 432 496 160 "func\[2..0\]" "" } { 402 848 864 448 "func\[1\]" "" } { 440 880 896 528 "func\[0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671978273391 ""}  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1671978273391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_gen:inst5\|wave\[5\] " "Latch wave_gen:inst5\|wave\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA func\[2\] " "Ports D and ENA on the latch are fed by the same signal func\[2\]" {  } { { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 72 232 400 88 "func\[2..0\]" "" } { 384 800 816 448 "func\[2\]" "" } { 144 432 496 160 "func\[2..0\]" "" } { 402 848 864 448 "func\[1\]" "" } { 440 880 896 528 "func\[0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671978273391 ""}  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1671978273391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_gen:inst5\|wave\[4\] " "Latch wave_gen:inst5\|wave\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA func\[2\] " "Ports D and ENA on the latch are fed by the same signal func\[2\]" {  } { { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 72 232 400 88 "func\[2..0\]" "" } { 384 800 816 448 "func\[2\]" "" } { 144 432 496 160 "func\[2..0\]" "" } { 402 848 864 448 "func\[1\]" "" } { 440 880 896 528 "func\[0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671978273398 ""}  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1671978273398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_gen:inst5\|wave\[3\] " "Latch wave_gen:inst5\|wave\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA func\[2\] " "Ports D and ENA on the latch are fed by the same signal func\[2\]" {  } { { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 72 232 400 88 "func\[2..0\]" "" } { 384 800 816 448 "func\[2\]" "" } { 144 432 496 160 "func\[2..0\]" "" } { 402 848 864 448 "func\[1\]" "" } { 440 880 896 528 "func\[0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671978273398 ""}  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1671978273398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_gen:inst5\|wave\[2\] " "Latch wave_gen:inst5\|wave\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA func\[2\] " "Ports D and ENA on the latch are fed by the same signal func\[2\]" {  } { { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 72 232 400 88 "func\[2..0\]" "" } { 384 800 816 448 "func\[2\]" "" } { 144 432 496 160 "func\[2..0\]" "" } { 402 848 864 448 "func\[1\]" "" } { 440 880 896 528 "func\[0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671978273398 ""}  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1671978273398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_gen:inst5\|wave\[1\] " "Latch wave_gen:inst5\|wave\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA func\[2\] " "Ports D and ENA on the latch are fed by the same signal func\[2\]" {  } { { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 72 232 400 88 "func\[2..0\]" "" } { 384 800 816 448 "func\[2\]" "" } { 144 432 496 160 "func\[2..0\]" "" } { 402 848 864 448 "func\[1\]" "" } { 440 880 896 528 "func\[0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671978273398 ""}  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1671978273398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_gen:inst5\|wave\[0\] " "Latch wave_gen:inst5\|wave\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA func\[1\] " "Ports D and ENA on the latch are fed by the same signal func\[1\]" {  } { { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 72 232 400 88 "func\[2..0\]" "" } { 384 800 816 448 "func\[2\]" "" } { 144 432 496 160 "func\[2..0\]" "" } { 402 848 864 448 "func\[1\]" "" } { 440 880 896 528 "func\[0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671978273398 ""}  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1671978273398 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "freq_dev:inst11\|cnt\[2\] freq_dev:inst11\|cnt\[2\]~_emulated freq_dev:inst11\|cnt\[2\]~1 " "Register \"freq_dev:inst11\|cnt\[2\]\" is converted into an equivalent circuit using register \"freq_dev:inst11\|cnt\[2\]~_emulated\" and latch \"freq_dev:inst11\|cnt\[2\]~1\"" {  } { { "../freq_dev.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/freq_dev.v" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1671978273400 "|LAB3|freq_dev:inst11|cnt[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "freq_dev:inst11\|cnt\[1\] freq_dev:inst11\|cnt\[1\]~_emulated freq_dev:inst11\|cnt\[1\]~5 " "Register \"freq_dev:inst11\|cnt\[1\]\" is converted into an equivalent circuit using register \"freq_dev:inst11\|cnt\[1\]~_emulated\" and latch \"freq_dev:inst11\|cnt\[1\]~5\"" {  } { { "../freq_dev.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/freq_dev.v" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1671978273400 "|LAB3|freq_dev:inst11|cnt[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "freq_dev:inst11\|cnt\[0\] freq_dev:inst11\|cnt\[0\]~_emulated freq_dev:inst11\|cnt\[0\]~9 " "Register \"freq_dev:inst11\|cnt\[0\]\" is converted into an equivalent circuit using register \"freq_dev:inst11\|cnt\[0\]~_emulated\" and latch \"freq_dev:inst11\|cnt\[0\]~9\"" {  } { { "../freq_dev.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/freq_dev.v" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1671978273400 "|LAB3|freq_dev:inst11|cnt[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1671978273400 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1671978273925 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671978273925 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "302 " "Implemented 302 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1671978273974 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1671978273974 ""} { "Info" "ICUT_CUT_TM_LCELLS" "254 " "Implemented 254 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1671978273974 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1671978273974 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1671978273974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671978274012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 25 17:54:34 2022 " "Processing ended: Sun Dec 25 17:54:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671978274012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671978274012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671978274012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671978274012 ""}
