Info: Generated by version: 24.3 build 212
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\11755\Downloads\ASPLOS-2025-M5-main\ASPLOS-2025-M5-main\hw\m5_rtl\pac_m5_cm32k\hardware_test_design\common\signalTap_updateLogic.ip --block-symbol-file --output-directory=C:\Users\11755\Downloads\ASPLOS-2025-M5-main\ASPLOS-2025-M5-main\hw\m5_rtl\pac_m5_cm32k\hardware_test_design\common\signalTap_updateLogic --family="Agilex 7" --part=AGIB027R29A1E2VR3
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\11755\Downloads\ASPLOS-2025-M5-main\ASPLOS-2025-M5-main\hw\m5_rtl\pac_m5_cm32k\hardware_test_design\common\signalTap_updateLogic.ip --synthesis=VERILOG --output-directory=C:\Users\11755\Downloads\ASPLOS-2025-M5-main\ASPLOS-2025-M5-main\hw\m5_rtl\pac_m5_cm32k\hardware_test_design\common\signalTap_updateLogic --family="Agilex 7" --part=AGIB027R29A1E2VR3
Info: signalTap_updateLogic: "Transforming system: signalTap_updateLogic"
Info: signalTap_updateLogic: "Naming system components in system: signalTap_updateLogic"
Info: signalTap_updateLogic: "Processing generation queue"
Info: signalTap_updateLogic: "Generating: signalTap_updateLogic"
Info: signalTap_updateLogic: "Generating: sld_signaltap_syn"
Info: signalTap_updateLogic: Done "signalTap_updateLogic" with 2 modules, 3 files
Info: Finished: Create HDL design files for synthesis
