verilog/bin_verilator
verilog/verif/sim/
verilog/build/output/