module top  (y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h36):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'ha):(1'h0)] wire4;
  input wire signed [(5'h15):(1'h0)] wire3;
  input wire [(3'h6):(1'h0)] wire2;
  input wire signed [(3'h6):(1'h0)] wire1;
  input wire [(4'he):(1'h0)] wire0;
  wire signed [(5'h11):(1'h0)] wire10;
  wire signed [(2'h2):(1'h0)] wire9;
  wire [(4'hd):(1'h0)] wire8;
  wire [(3'h5):(1'h0)] wire7;
  wire [(3'h6):(1'h0)] wire6;
  wire [(4'ha):(1'h0)] wire5;
  assign y = {wire10, wire9, wire8, wire7, wire6, wire5, (1'h0)};
  assign wire5 = $unsigned({$signed(wire1), wire0});
  assign wire6 = wire5;
  assign wire7 = $unsigned((wire1[(2'h2):(1'h0)] != ($signed($signed(wire4)) | $unsigned($signed(wire1)))));
  assign wire8 = wire1;
  assign wire9 = wire5[(1'h1):(1'h1)];
  assign wire10 = (8'hba);
endmodule
