Info: Generated by version: 24.2 build 40
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Haas1S\Downloads\agilex_xcvr\qsfp_xcvr_012\ftile_xcvr_test.qsys --block-symbol-file --output-directory=C:\Users\Haas1S\Downloads\agilex_xcvr\qsfp_xcvr_012\ftile_xcvr_test --family="Agilex 7" --part=AGIC040R39A2E2VR0
Progress: Loading qsfp_xcvr_012/ftile_xcvr_test.qsys
Progress: Reading input file
Progress: Parameterizing module clk_100
Progress: Parameterizing module clk_50
Progress: Parameterizing module directphy_f_0
Progress: Parameterizing module freq_counter_0
Progress: Parameterizing module mm_bridge_0
Progress: Parameterizing module xcvr_conduit_ctrl_0
Progress: Parameterizing module xcvr_st_converter_0
Progress: Parameterizing module xcvr_test_system_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Haas1S\Downloads\agilex_xcvr\qsfp_xcvr_012\ftile_xcvr_test.qsys --synthesis=VERILOG --output-directory=C:\Users\Haas1S\Downloads\agilex_xcvr\qsfp_xcvr_012\ftile_xcvr_test --family="Agilex 7" --part=AGIC040R39A2E2VR0
Progress: Loading qsfp_xcvr_012/ftile_xcvr_test.qsys
Progress: Reading input file
Progress: Parameterizing module clk_100
Progress: Parameterizing module clk_50
Progress: Parameterizing module directphy_f_0
Progress: Parameterizing module freq_counter_0
Progress: Parameterizing module mm_bridge_0
Progress: Parameterizing module xcvr_conduit_ctrl_0
Progress: Parameterizing module xcvr_st_converter_0
Progress: Parameterizing module xcvr_test_system_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ftile_xcvr_test: "Transforming system: ftile_xcvr_test"
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: ftile_xcvr_test: "Naming system components in system: ftile_xcvr_test"
Info: ftile_xcvr_test: "Processing generation queue"
Info: ftile_xcvr_test: "Generating: ftile_xcvr_test"
Info: ftile_xcvr_test: "Generating: ftile_xcvr_test_clk_100_0"
Info: ftile_xcvr_test: "Generating: ftile_xcvr_test_clk_50_0"
Info: ftile_xcvr_test: "Generating: ftile_xcvr_test_directphy_f_0"
Info: ftile_xcvr_test: "Generating: ftile_xcvr_test_freq_counter_0"
Info: ftile_xcvr_test: "Generating: ftile_xcvr_test_mm_bridge_0"
Info: ftile_xcvr_test: "Generating: ftile_xcvr_test_xcvr_conduit_ctrl_0"
Info: ftile_xcvr_test: "Generating: ftile_xcvr_test_xcvr_st_converter_0"
Info: ftile_xcvr_test: "Generating: ftile_xcvr_test_altera_mm_interconnect_1920_vhezstq"
Info: ftile_xcvr_test: "Generating: altera_reset_controller"
Info: ftile_xcvr_test: "Generating: ftile_xcvr_test_altera_merlin_master_translator_192_54w642y"
Info: ftile_xcvr_test: "Generating: ftile_xcvr_test_altera_merlin_slave_translator_191_xg7rzxi"
Info: ftile_xcvr_test: "Generating: ftile_xcvr_test_altera_merlin_master_agent_1930_l64uqry"
Info: ftile_xcvr_test: "Generating: ftile_xcvr_test_altera_merlin_slave_agent_1930_jxauz3i"
Info: ftile_xcvr_test: "Generating: ftile_xcvr_test_altera_avalon_sc_fifo_1932_22gxxgi"
Info: ftile_xcvr_test: "Generating: ftile_xcvr_test_altera_merlin_router_1921_nwpyf2q"
Info: ftile_xcvr_test: "Generating: ftile_xcvr_test_altera_merlin_router_1921_7g4nxvy"
Info: ftile_xcvr_test: "Generating: ftile_xcvr_test_altera_merlin_traffic_limiter_1921_kti575i"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: ftile_xcvr_test: "Generating: ftile_xcvr_test_altera_merlin_demultiplexer_1921_axnbz4i"
Info: ftile_xcvr_test: "Generating: ftile_xcvr_test_altera_merlin_multiplexer_1922_vyk56ia"
Info: ftile_xcvr_test: "Generating: ftile_xcvr_test_altera_merlin_demultiplexer_1921_ipskh4i"
Info: ftile_xcvr_test: "Generating: ftile_xcvr_test_altera_merlin_multiplexer_1922_jg7slly"
Info: ftile_xcvr_test: "Generating: ftile_xcvr_test_hs_clk_xer_1940_ktrewxa"
Info: ftile_xcvr_test: "Generating: ftile_xcvr_test_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_ikmyevq"
Info: ftile_xcvr_test: Done "ftile_xcvr_test" with 25 modules, 29 files
Info: Finished: Create HDL design files for synthesis
