/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/pc_cfr_v6_0_7
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap pc_cfr_v6_0_7 /home/feilong/Storages/fpga/000_vivado_sim_linux32/pc_cfr_v6_0_7
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work pc_cfr_v6_0_7 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/pc_cfr_v6_0_7/.cxl.vhdl.pc_cfr_v6_0_7.pc_cfr_v6_0_7.lin64.cmf
