Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Thu Jun 14 11:54:05 2018
| Host         : ram-Lenovo-ideapad-520-15IKB running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -file .//fpga/mkbpu/syn_timing.txt
| Design       : mkbpu
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 125 input ports with no input delay specified. (HIGH)

EN_ma_flush
EN_ma_training
EN_send_prediction_request_put
RST_N
ma_training_training_data[0]
ma_training_training_data[102]
ma_training_training_data[10]
ma_training_training_data[11]
ma_training_training_data[12]
ma_training_training_data[13]
ma_training_training_data[16]
ma_training_training_data[17]
ma_training_training_data[18]
ma_training_training_data[19]
ma_training_training_data[1]
ma_training_training_data[20]
ma_training_training_data[21]
ma_training_training_data[22]
ma_training_training_data[23]
ma_training_training_data[24]
ma_training_training_data[25]
ma_training_training_data[26]
ma_training_training_data[27]
ma_training_training_data[28]
ma_training_training_data[29]
ma_training_training_data[2]
ma_training_training_data[30]
ma_training_training_data[31]
ma_training_training_data[32]
ma_training_training_data[33]
ma_training_training_data[34]
ma_training_training_data[35]
ma_training_training_data[36]
ma_training_training_data[37]
ma_training_training_data[38]
ma_training_training_data[39]
ma_training_training_data[3]
ma_training_training_data[40]
ma_training_training_data[41]
ma_training_training_data[42]
ma_training_training_data[43]
ma_training_training_data[44]
ma_training_training_data[45]
ma_training_training_data[46]
ma_training_training_data[47]
ma_training_training_data[48]
ma_training_training_data[49]
ma_training_training_data[4]
ma_training_training_data[50]
ma_training_training_data[51]
ma_training_training_data[52]
ma_training_training_data[53]
ma_training_training_data[54]
ma_training_training_data[55]
ma_training_training_data[56]
ma_training_training_data[57]
ma_training_training_data[58]
ma_training_training_data[59]
ma_training_training_data[5]
ma_training_training_data[60]
ma_training_training_data[61]
ma_training_training_data[62]
ma_training_training_data[63]
ma_training_training_data[64]
ma_training_training_data[65]
ma_training_training_data[66]
ma_training_training_data[67]
ma_training_training_data[68]
ma_training_training_data[69]
ma_training_training_data[6]
ma_training_training_data[70]
ma_training_training_data[71]
ma_training_training_data[72]
ma_training_training_data[73]
ma_training_training_data[74]
ma_training_training_data[75]
ma_training_training_data[76]
ma_training_training_data[77]
ma_training_training_data[78]
ma_training_training_data[79]
ma_training_training_data[7]
ma_training_training_data[80]
ma_training_training_data[81]
ma_training_training_data[82]
ma_training_training_data[83]
ma_training_training_data[84]
ma_training_training_data[85]
ma_training_training_data[86]
ma_training_training_data[87]
ma_training_training_data[88]
ma_training_training_data[89]
ma_training_training_data[8]
ma_training_training_data[9]
send_prediction_request_put[0]
send_prediction_request_put[10]
send_prediction_request_put[11]
send_prediction_request_put[12]
send_prediction_request_put[13]
send_prediction_request_put[14]
send_prediction_request_put[15]
send_prediction_request_put[16]
send_prediction_request_put[17]
send_prediction_request_put[18]
send_prediction_request_put[19]
send_prediction_request_put[1]
send_prediction_request_put[20]
send_prediction_request_put[21]
send_prediction_request_put[22]
send_prediction_request_put[23]
send_prediction_request_put[24]
send_prediction_request_put[25]
send_prediction_request_put[26]
send_prediction_request_put[27]
send_prediction_request_put[28]
send_prediction_request_put[29]
send_prediction_request_put[2]
send_prediction_request_put[30]
send_prediction_request_put[31]
send_prediction_request_put[3]
send_prediction_request_put[4]
send_prediction_request_put[5]
send_prediction_request_put[6]
send_prediction_request_put[7]
send_prediction_request_put[8]
send_prediction_request_put[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 62 ports with no output delay specified. (HIGH)

RDY_ma_flush
RDY_ma_training
RDY_prediction_response_get
prediction_response_get[0]
prediction_response_get[10]
prediction_response_get[11]
prediction_response_get[12]
prediction_response_get[13]
prediction_response_get[14]
prediction_response_get[15]
prediction_response_get[16]
prediction_response_get[17]
prediction_response_get[18]
prediction_response_get[19]
prediction_response_get[1]
prediction_response_get[20]
prediction_response_get[21]
prediction_response_get[22]
prediction_response_get[23]
prediction_response_get[24]
prediction_response_get[25]
prediction_response_get[26]
prediction_response_get[27]
prediction_response_get[28]
prediction_response_get[29]
prediction_response_get[2]
prediction_response_get[30]
prediction_response_get[31]
prediction_response_get[32]
prediction_response_get[33]
prediction_response_get[34]
prediction_response_get[35]
prediction_response_get[36]
prediction_response_get[37]
prediction_response_get[38]
prediction_response_get[39]
prediction_response_get[3]
prediction_response_get[40]
prediction_response_get[41]
prediction_response_get[42]
prediction_response_get[43]
prediction_response_get[44]
prediction_response_get[45]
prediction_response_get[46]
prediction_response_get[47]
prediction_response_get[48]
prediction_response_get[49]
prediction_response_get[4]
prediction_response_get[50]
prediction_response_get[51]
prediction_response_get[52]
prediction_response_get[53]
prediction_response_get[54]
prediction_response_get[55]
prediction_response_get[56]
prediction_response_get[57]
prediction_response_get[58]
prediction_response_get[5]
prediction_response_get[6]
prediction_response_get[7]
prediction_response_get[8]
prediction_response_get[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.784        0.000                      0                  578        0.070        0.000                      0                  578        3.750        0.000                       0                   281  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 5.784        0.000                      0                  578        0.070        0.000                      0                  578        3.750        0.000                       0                   281  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        5.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 tage_predictor/rg_flush_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tage_predictor/bram_bank1/RAM_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.897ns (27.190%)  route 2.402ns (72.810%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.584     2.454    tage_predictor/CLK
                         FDRE                                         r  tage_predictor/rg_flush_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  tage_predictor/rg_flush_reg/Q
                         net (fo=75, unplaced)        0.562     3.494    tage_predictor/rg_flush
                                                                      r  tage_predictor/bram_bank1_i_39/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.789 r  tage_predictor/bram_bank1_i_39/O
                         net (fo=35, unplaced)        1.037     4.826    tage_predictor/bram_bank1_i_39_n_0
                                                                      r  tage_predictor/bram_bank1_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.950 r  tage_predictor/bram_bank1_i_23/O
                         net (fo=1, unplaced)         0.803     5.753    tage_predictor/bram_bank1/DIB[10]
                         RAMB18E1                                     r  tage_predictor/bram_bank1/RAM_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.439    12.131    tage_predictor/bram_bank1/CLKA
                         RAMB18E1                                     r  tage_predictor/bram_bank1/RAM_reg/CLKBWRCLK
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.737    11.537    tage_predictor/bram_bank1/RAM_reg
  -------------------------------------------------------------------
                         required time                         11.537    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 tage_predictor/rg_flush_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tage_predictor/bram_bank1/RAM_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.897ns (27.190%)  route 2.402ns (72.810%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.584     2.454    tage_predictor/CLK
                         FDRE                                         r  tage_predictor/rg_flush_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  tage_predictor/rg_flush_reg/Q
                         net (fo=75, unplaced)        0.562     3.494    tage_predictor/rg_flush
                                                                      r  tage_predictor/bram_bank1_i_39/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.789 r  tage_predictor/bram_bank1_i_39/O
                         net (fo=35, unplaced)        1.037     4.826    tage_predictor/bram_bank1_i_39_n_0
                                                                      r  tage_predictor/bram_bank1_i_24/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.950 r  tage_predictor/bram_bank1_i_24/O
                         net (fo=1, unplaced)         0.803     5.753    tage_predictor/bram_bank1/DIB[9]
                         RAMB18E1                                     r  tage_predictor/bram_bank1/RAM_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.439    12.131    tage_predictor/bram_bank1/CLKA
                         RAMB18E1                                     r  tage_predictor/bram_bank1/RAM_reg/CLKBWRCLK
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.737    11.537    tage_predictor/bram_bank1/RAM_reg
  -------------------------------------------------------------------
                         required time                         11.537    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 tage_predictor/rg_flush_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tage_predictor/bram_bank3/RAM_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.897ns (27.190%)  route 2.402ns (72.810%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.584     2.454    tage_predictor/CLK
                         FDRE                                         r  tage_predictor/rg_flush_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  tage_predictor/rg_flush_reg/Q
                         net (fo=75, unplaced)        0.562     3.494    tage_predictor/rg_flush
                                                                      r  tage_predictor/bram_bank1_i_39/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.789 r  tage_predictor/bram_bank1_i_39/O
                         net (fo=35, unplaced)        1.037     4.826    tage_predictor/bram_bank1_i_39_n_0
                                                                      r  tage_predictor/bram_bank3_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.950 r  tage_predictor/bram_bank3_i_23/O
                         net (fo=1, unplaced)         0.803     5.753    tage_predictor/bram_bank3/DIB[10]
                         RAMB18E1                                     r  tage_predictor/bram_bank3/RAM_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.439    12.131    tage_predictor/bram_bank3/CLKA
                         RAMB18E1                                     r  tage_predictor/bram_bank3/RAM_reg/CLKBWRCLK
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.737    11.537    tage_predictor/bram_bank3/RAM_reg
  -------------------------------------------------------------------
                         required time                         11.537    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 tage_predictor/rg_flush_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tage_predictor/bram_bank3/RAM_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.897ns (27.190%)  route 2.402ns (72.810%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.584     2.454    tage_predictor/CLK
                         FDRE                                         r  tage_predictor/rg_flush_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  tage_predictor/rg_flush_reg/Q
                         net (fo=75, unplaced)        0.562     3.494    tage_predictor/rg_flush
                                                                      r  tage_predictor/bram_bank1_i_39/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.789 r  tage_predictor/bram_bank1_i_39/O
                         net (fo=35, unplaced)        1.037     4.826    tage_predictor/bram_bank1_i_39_n_0
                                                                      r  tage_predictor/bram_bank3_i_24/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.950 r  tage_predictor/bram_bank3_i_24/O
                         net (fo=1, unplaced)         0.803     5.753    tage_predictor/bram_bank3/DIB[9]
                         RAMB18E1                                     r  tage_predictor/bram_bank3/RAM_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.439    12.131    tage_predictor/bram_bank3/CLKA
                         RAMB18E1                                     r  tage_predictor/bram_bank3/RAM_reg/CLKBWRCLK
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.737    11.537    tage_predictor/bram_bank3/RAM_reg
  -------------------------------------------------------------------
                         required time                         11.537    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 tage_predictor/rg_global_flush_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tage_predictor/bram_bank2/RAM_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.897ns (26.259%)  route 2.519ns (73.741%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.584     2.454    tage_predictor/CLK
                         FDRE                                         r  tage_predictor/rg_global_flush_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  tage_predictor/rg_global_flush_addr_reg[10]/Q
                         net (fo=58, unplaced)        1.051     3.983    tage_predictor/rg_global_flush_addr_reg__0[10]
                                                                      f  tage_predictor/bram_bank2_i_33/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.278 r  tage_predictor/bram_bank2_i_33/O
                         net (fo=1, unplaced)         0.665     4.943    tage_predictor/bram_bank2_i_33_n_0
                                                                      r  tage_predictor/bram_bank2_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.067 r  tage_predictor/bram_bank2_i_11/O
                         net (fo=1, unplaced)         0.803     5.870    tage_predictor/bram_bank2/ENB
                         RAMB18E1                                     r  tage_predictor/bram_bank2/RAM_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.439    12.131    tage_predictor/bram_bank2/CLKA
                         RAMB18E1                                     r  tage_predictor/bram_bank2/RAM_reg/CLKBWRCLK
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    11.831    tage_predictor/bram_bank2/RAM_reg
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -5.870    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             6.102ns  (required time - arrival time)
  Source:                 tage_predictor/rg_flush_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tage_predictor/bram_bimodal/RAM_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.923ns (30.963%)  route 2.058ns (69.037%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.584     2.454    tage_predictor/CLK
                         FDRE                                         r  tage_predictor/rg_flush_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  tage_predictor/rg_flush_reg/Q
                         net (fo=75, unplaced)        0.562     3.494    tage_predictor/rg_flush
                                                                      r  tage_predictor/bram_bimodal_i_18/I0
                         LUT2 (Prop_lut2_I0_O)        0.321     3.815 r  tage_predictor/bram_bimodal_i_18/O
                         net (fo=5, unplaced)         0.693     4.508    tage_predictor/bram_bimodal_i_18_n_0
                                                                      r  tage_predictor/bram_bimodal_i_15/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.632 r  tage_predictor/bram_bimodal_i_15/O
                         net (fo=1, unplaced)         0.803     5.435    tage_predictor/bram_bimodal/DIB[2]
                         RAMB18E1                                     r  tage_predictor/bram_bimodal/RAM_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.439    12.131    tage_predictor/bram_bimodal/CLKA
                         RAMB18E1                                     r  tage_predictor/bram_bimodal/RAM_reg/CLKBWRCLK
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                     -0.737    11.537    tage_predictor/bram_bimodal/RAM_reg
  -------------------------------------------------------------------
                         required time                         11.537    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                  6.102    

Slack (MET) :             6.299ns  (required time - arrival time)
  Source:                 tage_predictor/rg_flush_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tage_predictor/bram_bank4/RAM_reg/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 0.897ns (32.220%)  route 1.887ns (67.780%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.584     2.454    tage_predictor/CLK
                         FDRE                                         r  tage_predictor/rg_flush_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  tage_predictor/rg_flush_reg/Q
                         net (fo=75, unplaced)        0.562     3.494    tage_predictor/rg_flush
                                                                      f  tage_predictor/bram_bank1_i_39/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.789 f  tage_predictor/bram_bank1_i_39/O
                         net (fo=35, unplaced)        0.522     4.311    tage_predictor/bram_bank1_i_39_n_0
                                                                      f  tage_predictor/bram_bank4_i_32/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.435 r  tage_predictor/bram_bank4_i_32/O
                         net (fo=1, unplaced)         0.803     5.238    tage_predictor/bram_bank4/DIB[1]
                         RAMB18E1                                     r  tage_predictor/bram_bank4/RAM_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.439    12.131    tage_predictor/bram_bank4/CLKA
                         RAMB18E1                                     r  tage_predictor/bram_bank4/RAM_reg/CLKBWRCLK
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.737    11.537    tage_predictor/bram_bank4/RAM_reg
  -------------------------------------------------------------------
                         required time                         11.537    
                         arrival time                          -5.238    
  -------------------------------------------------------------------
                         slack                                  6.299    

Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 tage_predictor/rg_flush_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tage_predictor/bram_bimodal/RAM_reg/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.923ns (33.382%)  route 1.842ns (66.618%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.584     2.454    tage_predictor/CLK
                         FDRE                                         r  tage_predictor/rg_flush_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  tage_predictor/rg_flush_reg/Q
                         net (fo=75, unplaced)        0.562     3.494    tage_predictor/rg_flush
                                                                      r  tage_predictor/bram_bimodal_i_18/I0
                         LUT2 (Prop_lut2_I0_O)        0.321     3.815 r  tage_predictor/bram_bimodal_i_18/O
                         net (fo=5, unplaced)         0.477     4.292    tage_predictor/bram_bimodal_i_18_n_0
                                                                      r  tage_predictor/bram_bimodal_i_16/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.416 r  tage_predictor/bram_bimodal_i_16/O
                         net (fo=1, unplaced)         0.803     5.219    tage_predictor/bram_bimodal/DIB[1]
                         RAMB18E1                                     r  tage_predictor/bram_bimodal/RAM_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.439    12.131    tage_predictor/bram_bimodal/CLKA
                         RAMB18E1                                     r  tage_predictor/bram_bimodal/RAM_reg/CLKBWRCLK
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.737    11.537    tage_predictor/bram_bimodal/RAM_reg
  -------------------------------------------------------------------
                         required time                         11.537    
                         arrival time                          -5.219    
  -------------------------------------------------------------------
                         slack                                  6.318    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 tage_predictor/rg_flush_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tage_predictor/bram_bank1/RAM_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.897ns (32.571%)  route 1.857ns (67.429%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.584     2.454    tage_predictor/CLK
                         FDRE                                         r  tage_predictor/rg_flush_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  tage_predictor/rg_flush_reg/Q
                         net (fo=75, unplaced)        0.562     3.494    tage_predictor/rg_flush
                                                                      f  tage_predictor/bram_bank1_i_39/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.789 f  tage_predictor/bram_bank1_i_39/O
                         net (fo=35, unplaced)        0.492     4.281    tage_predictor/bram_bank1_i_39_n_0
                                                                      f  tage_predictor/bram_bank1_i_22/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  tage_predictor/bram_bank1_i_22/O
                         net (fo=1, unplaced)         0.803     5.208    tage_predictor/bram_bank1/DIB[11]
                         RAMB18E1                                     r  tage_predictor/bram_bank1/RAM_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.439    12.131    tage_predictor/bram_bank1/CLKA
                         RAMB18E1                                     r  tage_predictor/bram_bank1/RAM_reg/CLKBWRCLK
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                     -0.737    11.537    tage_predictor/bram_bank1/RAM_reg
  -------------------------------------------------------------------
                         required time                         11.537    
                         arrival time                          -5.208    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 tage_predictor/rg_flush_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tage_predictor/bram_bank1/RAM_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.897ns (32.571%)  route 1.857ns (67.429%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.584     2.454    tage_predictor/CLK
                         FDRE                                         r  tage_predictor/rg_flush_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  tage_predictor/rg_flush_reg/Q
                         net (fo=75, unplaced)        0.562     3.494    tage_predictor/rg_flush
                                                                      f  tage_predictor/bram_bank1_i_39/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.789 f  tage_predictor/bram_bank1_i_39/O
                         net (fo=35, unplaced)        0.492     4.281    tage_predictor/bram_bank1_i_39_n_0
                                                                      f  tage_predictor/bram_bank1_i_31/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  tage_predictor/bram_bank1_i_31/O
                         net (fo=1, unplaced)         0.803     5.208    tage_predictor/bram_bank1/DIB[2]
                         RAMB18E1                                     r  tage_predictor/bram_bank1/RAM_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.439    12.131    tage_predictor/bram_bank1/CLKA
                         RAMB18E1                                     r  tage_predictor/bram_bank1/RAM_reg/CLKBWRCLK
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                     -0.737    11.537    tage_predictor/bram_bank1/RAM_reg
  -------------------------------------------------------------------
                         required time                         11.537    
                         arrival time                          -5.208    
  -------------------------------------------------------------------
                         slack                                  6.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 tage_predictor/rg_global_history_reg[71]_srl32___rg_global_history_reg_r_30/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tage_predictor/rg_global_history_reg[77]_srl6___rg_global_history_reg_r_36/D
                            (rising edge-triggered cell SRL16E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.114     0.679    tage_predictor/CLK
                         SRLC32E                                      r  tage_predictor/rg_global_history_reg[71]_srl32___rg_global_history_reg_r_30/CLK
  -------------------------------------------------------------------    -------------------
                         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.011 r  tage_predictor/rg_global_history_reg[71]_srl32___rg_global_history_reg_r_30/Q31
                         net (fo=1, unplaced)         0.000     1.011    tage_predictor/rg_global_history_reg[71]_srl32___rg_global_history_reg_r_30_n_1
                         SRL16E                                       r  tage_predictor/rg_global_history_reg[77]_srl6___rg_global_history_reg_r_36/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.259     1.033    tage_predictor/CLK
                         SRL16E                                       r  tage_predictor/rg_global_history_reg[77]_srl6___rg_global_history_reg_r_36/CLK
                         clock pessimism             -0.210     0.824    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.941    tage_predictor/rg_global_history_reg[77]_srl6___rg_global_history_reg_r_36
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 tage_predictor/rg_global_history_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tage_predictor/rg_global_history_reg[17]_srl8___rg_global_history_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.147ns (48.998%)  route 0.153ns (51.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.114     0.679    tage_predictor/CLK
                         FDRE                                         r  tage_predictor/rg_global_history_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  tage_predictor/rg_global_history_reg[9]/Q
                         net (fo=5, unplaced)         0.153     0.979    tage_predictor/p_0_in12_in
                         SRL16E                                       r  tage_predictor/rg_global_history_reg[17]_srl8___rg_global_history_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.259     1.033    tage_predictor/CLK
                         SRL16E                                       r  tage_predictor/rg_global_history_reg[17]_srl8___rg_global_history_reg_r_6/CLK
                         clock pessimism             -0.210     0.824    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.888    tage_predictor/rg_global_history_reg[17]_srl8___rg_global_history_reg_r_6
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 tage_predictor/rg_global_history_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tage_predictor/rg_global_history_reg[37]_srl18___rg_global_history_reg_r_16/D
                            (rising edge-triggered cell SRLC32E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.147ns (46.024%)  route 0.172ns (53.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.114     0.679    tage_predictor/CLK
                         FDRE                                         r  tage_predictor/rg_global_history_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  tage_predictor/rg_global_history_reg[19]/Q
                         net (fo=4, unplaced)         0.172     0.998    tage_predictor/p_2_in8_in
                         SRLC32E                                      r  tage_predictor/rg_global_history_reg[37]_srl18___rg_global_history_reg_r_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.259     1.033    tage_predictor/CLK
                         SRLC32E                                      r  tage_predictor/rg_global_history_reg[37]_srl18___rg_global_history_reg_r_16/CLK
                         clock pessimism             -0.210     0.824    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.064     0.888    tage_predictor/rg_global_history_reg[37]_srl18___rg_global_history_reg_r_16
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 tage_predictor/rg_global_history_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tage_predictor/rg_global_history_reg[71]_srl32___rg_global_history_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.147ns (46.024%)  route 0.172ns (53.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.114     0.679    tage_predictor/CLK
                         FDRE                                         r  tage_predictor/rg_global_history_reg[39]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  tage_predictor/rg_global_history_reg[39]/Q
                         net (fo=4, unplaced)         0.172     0.998    tage_predictor/p_2_in5_in
                         SRLC32E                                      r  tage_predictor/rg_global_history_reg[71]_srl32___rg_global_history_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.259     1.033    tage_predictor/CLK
                         SRLC32E                                      r  tage_predictor/rg_global_history_reg[71]_srl32___rg_global_history_reg_r_30/CLK
                         clock pessimism             -0.210     0.824    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     0.886    tage_predictor/rg_global_history_reg[71]_srl32___rg_global_history_reg_r_30
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 tage_predictor/rg_global_history_reg_r_37/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tage_predictor/rg_global_history_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.114     0.679    tage_predictor/CLK
                         FDRE                                         r  tage_predictor/rg_global_history_reg_r_37/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  tage_predictor/rg_global_history_reg_r_37/Q
                         net (fo=1, unplaced)         0.131     0.957    tage_predictor/rg_global_history_reg_r_37_n_0
                                                                      r  tage_predictor/rg_global_history_reg_gate/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.055 r  tage_predictor/rg_global_history_reg_gate/O
                         net (fo=1, unplaced)         0.000     1.055    tage_predictor/rg_global_history_reg_gate_n_0
                         FDRE                                         r  tage_predictor/rg_global_history_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.259     1.033    tage_predictor/CLK
                         FDRE                                         r  tage_predictor/rg_global_history_reg[79]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    tage_predictor/rg_global_history_reg[79]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 tage_predictor/rg_global_history_reg_r_7/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tage_predictor/rg_global_history_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.114     0.679    tage_predictor/CLK
                         FDRE                                         r  tage_predictor/rg_global_history_reg_r_7/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  tage_predictor/rg_global_history_reg_r_7/Q
                         net (fo=2, unplaced)         0.136     0.961    tage_predictor/rg_global_history_reg_r_7_n_0
                                                                      r  tage_predictor/rg_global_history_reg_gate__1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.059 r  tage_predictor/rg_global_history_reg_gate__1/O
                         net (fo=1, unplaced)         0.000     1.059    tage_predictor/rg_global_history_reg_gate__1_n_0
                         FDRE                                         r  tage_predictor/rg_global_history_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.259     1.033    tage_predictor/CLK
                         FDRE                                         r  tage_predictor/rg_global_history_reg[19]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    tage_predictor/rg_global_history_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 tage_predictor/rg_global_history_reg_r_17/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tage_predictor/rg_global_history_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.114     0.679    tage_predictor/CLK
                         FDRE                                         r  tage_predictor/rg_global_history_reg_r_17/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  tage_predictor/rg_global_history_reg_r_17/Q
                         net (fo=2, unplaced)         0.136     0.961    tage_predictor/rg_global_history_reg_r_17_n_0
                                                                      r  tage_predictor/rg_global_history_reg_gate__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.059 r  tage_predictor/rg_global_history_reg_gate__0/O
                         net (fo=1, unplaced)         0.000     1.059    tage_predictor/rg_global_history_reg_gate__0_n_0
                         FDRE                                         r  tage_predictor/rg_global_history_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.259     1.033    tage_predictor/CLK
                         FDRE                                         r  tage_predictor/rg_global_history_reg[39]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    tage_predictor/rg_global_history_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 tage_predictor/rg_bank1_csr_p_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tage_predictor/rg_bank1_csr_p_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.114     0.679    tage_predictor/CLK
                         FDRE                                         r  tage_predictor/rg_bank1_csr_p_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  tage_predictor/rg_bank1_csr_p_reg[5]/Q
                         net (fo=3, unplaced)         0.139     0.964    tage_predictor/rg_bank1_csr_p[5]
                                                                      r  tage_predictor/rg_bank1_csr_p[6]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.062 r  tage_predictor/rg_bank1_csr_p[6]_i_1/O
                         net (fo=1, unplaced)         0.000     1.062    tage_predictor/rg_bank1_csr_p$D_IN[6]
                         FDRE                                         r  tage_predictor/rg_bank1_csr_p_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.259     1.033    tage_predictor/CLK
                         FDRE                                         r  tage_predictor/rg_bank1_csr_p_reg[6]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    tage_predictor/rg_bank1_csr_p_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 tage_predictor/rg_global_history_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tage_predictor/rg_bank2_csr_s_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.114     0.679    tage_predictor/CLK
                         FDRE                                         r  tage_predictor/rg_global_history_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  tage_predictor/rg_global_history_reg[19]/Q
                         net (fo=4, unplaced)         0.141     0.967    tage_predictor/p_2_in8_in
                                                                      r  tage_predictor/rg_bank2_csr_s[6]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.065 r  tage_predictor/rg_bank2_csr_s[6]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    tage_predictor/rg_bank2_csr_s$D_IN[6]
                         FDRE                                         r  tage_predictor/rg_bank2_csr_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.259     1.033    tage_predictor/CLK
                         FDRE                                         r  tage_predictor/rg_bank2_csr_s_reg[6]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    tage_predictor/rg_bank2_csr_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 tage_predictor/rg_bank3_csr_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tage_predictor/rg_bank3_csr_s_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.114     0.679    tage_predictor/CLK
                         FDRE                                         r  tage_predictor/rg_bank3_csr_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  tage_predictor/rg_bank3_csr_s_reg[4]/Q
                         net (fo=6, unplaced)         0.145     0.970    tage_predictor/y__h12001[5]
                                                                      r  tage_predictor/rg_bank3_csr_s[5]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  tage_predictor/rg_bank3_csr_s[5]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    tage_predictor/rg_bank3_csr_s$D_IN[5]
                         FDRE                                         r  tage_predictor/rg_bank3_csr_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.259     1.033    tage_predictor/CLK
                         FDRE                                         r  tage_predictor/rg_bank3_csr_s_reg[5]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    tage_predictor/rg_bank3_csr_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056                btb/bram_way2/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056                btb/bram_way2/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056                btb/bram_way3/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056                btb/bram_way3/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056                btb/bram_way4/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056                btb/bram_way4/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056                btb/bram_way1/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056                btb/bram_way1/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424                tage_predictor/bram_bank1/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424                tage_predictor/bram_bank1/RAM_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750                btb/bram_replacement/RAM_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750                btb/bram_replacement/RAM_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750                btb/bram_replacement/RAM_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750                btb/bram_replacement/RAM_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750                btb/bram_replacement/RAM_reg_0_127_1_1/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750                btb/bram_replacement/RAM_reg_0_127_1_1/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750                btb/bram_replacement/RAM_reg_0_127_1_1/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750                btb/bram_replacement/RAM_reg_0_127_1_1/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750                btb/bram_replacement/RAM_reg_128_255_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750                btb/bram_replacement/RAM_reg_128_255_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750                btb/bram_replacement/RAM_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750                btb/bram_replacement/RAM_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750                btb/bram_replacement/RAM_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750                btb/bram_replacement/RAM_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750                btb/bram_replacement/RAM_reg_0_127_1_1/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750                btb/bram_replacement/RAM_reg_0_127_1_1/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750                btb/bram_replacement/RAM_reg_0_127_1_1/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750                btb/bram_replacement/RAM_reg_0_127_1_1/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750                btb/bram_replacement/RAM_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750                btb/bram_replacement/RAM_reg_128_255_0_0/DP.LOW/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btb/bram_way4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prediction_response_get[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.692ns  (logic 7.983ns (68.278%)  route 3.709ns (31.722%))
  Logic Levels:           15  (CARRY4=10 LUT4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.584     2.454    btb/bram_way4/CLKA
                         RAMB18E1                                     r  btb/bram_way4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.454     4.908 r  btb/bram_way4/RAM_reg/DOBDO[1]
                         net (fo=1, unplaced)         0.803     5.711    btb/bram_way4$DOA[17]
                                                                      r  btb/mn_get[34]_INST_0_i_28/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.835 r  btb/mn_get[34]_INST_0_i_28/O
                         net (fo=1, unplaced)         0.000     5.835    btb/mn_get[34]_INST_0_i_28_n_0
                                                                      r  btb/mn_get[34]_INST_0_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.368 r  btb/mn_get[34]_INST_0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     6.368    btb/mn_get[34]_INST_0_i_6_n_0
                                                                      r  btb/mn_get[34]_INST_0_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.485 r  btb/mn_get[34]_INST_0_i_1/CO[3]
                         net (fo=5, unplaced)         1.158     7.643    btb/x__h1416[0]
                                                                      r  btb/mn_get[8]_INST_0_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.767 r  btb/mn_get[8]_INST_0_i_6/O
                         net (fo=12, unplaced)        0.497     8.264    btb/mn_get[8]_INST_0_i_6_n_0
                                                                      r  btb/mn_get[0]_INST_0_i_3/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     8.388 r  btb/mn_get[0]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     8.388    btb/mn_get[0]_INST_0_i_3_n_0
                                                                      r  btb/mn_get[0]_INST_0/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.921 r  btb/mn_get[0]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     8.921    btb/mn_get[0]_INST_0_n_0
                                                                      r  btb/mn_get[4]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.038 r  btb/mn_get[4]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.038    btb/mn_get[4]_INST_0_n_0
                                                                      r  btb/mn_get[8]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.155 r  btb/mn_get[8]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.155    btb/mn_get[8]_INST_0_n_0
                                                                      r  btb/mn_get[12]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.272 r  btb/mn_get[12]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.272    btb/mn_get[12]_INST_0_n_0
                                                                      r  btb/mn_get[16]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  btb/mn_get[16]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.389    btb/mn_get[16]_INST_0_n_0
                                                                      r  btb/mn_get[20]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.506 r  btb/mn_get[20]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.506    btb/mn_get[20]_INST_0_n_0
                                                                      r  btb/mn_get[24]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.623 r  btb/mn_get[24]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.623    btb/mn_get[24]_INST_0_n_0
                                                                      r  btb/mn_get[28]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.954 r  btb/mn_get[28]_INST_0/O[3]
                         net (fo=1, unplaced)         0.448    10.402    btb$mn_get[31]
                                                                      r  prediction_response_get_OBUF[31]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    10.709 r  prediction_response_get_OBUF[31]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    11.512    prediction_response_get_OBUF[31]
                                                                      r  prediction_response_get_OBUF[31]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    14.146 r  prediction_response_get_OBUF[31]_inst/O
                         net (fo=0)                   0.000    14.146    prediction_response_get[31]
                                                                      r  prediction_response_get[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btb/bram_way4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prediction_response_get[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.615ns  (logic 7.902ns (68.033%)  route 3.713ns (31.967%))
  Logic Levels:           15  (CARRY4=10 LUT4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.584     2.454    btb/bram_way4/CLKA
                         RAMB18E1                                     r  btb/bram_way4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.454     4.908 r  btb/bram_way4/RAM_reg/DOBDO[1]
                         net (fo=1, unplaced)         0.803     5.711    btb/bram_way4$DOA[17]
                                                                      r  btb/mn_get[34]_INST_0_i_28/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.835 r  btb/mn_get[34]_INST_0_i_28/O
                         net (fo=1, unplaced)         0.000     5.835    btb/mn_get[34]_INST_0_i_28_n_0
                                                                      r  btb/mn_get[34]_INST_0_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.368 r  btb/mn_get[34]_INST_0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     6.368    btb/mn_get[34]_INST_0_i_6_n_0
                                                                      r  btb/mn_get[34]_INST_0_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.485 r  btb/mn_get[34]_INST_0_i_1/CO[3]
                         net (fo=5, unplaced)         1.158     7.643    btb/x__h1416[0]
                                                                      r  btb/mn_get[8]_INST_0_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.767 r  btb/mn_get[8]_INST_0_i_6/O
                         net (fo=12, unplaced)        0.497     8.264    btb/mn_get[8]_INST_0_i_6_n_0
                                                                      r  btb/mn_get[0]_INST_0_i_3/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     8.388 r  btb/mn_get[0]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     8.388    btb/mn_get[0]_INST_0_i_3_n_0
                                                                      r  btb/mn_get[0]_INST_0/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.921 r  btb/mn_get[0]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     8.921    btb/mn_get[0]_INST_0_n_0
                                                                      r  btb/mn_get[4]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.038 r  btb/mn_get[4]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.038    btb/mn_get[4]_INST_0_n_0
                                                                      r  btb/mn_get[8]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.155 r  btb/mn_get[8]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.155    btb/mn_get[8]_INST_0_n_0
                                                                      r  btb/mn_get[12]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.272 r  btb/mn_get[12]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.272    btb/mn_get[12]_INST_0_n_0
                                                                      r  btb/mn_get[16]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  btb/mn_get[16]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.389    btb/mn_get[16]_INST_0_n_0
                                                                      r  btb/mn_get[20]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.506 r  btb/mn_get[20]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.506    btb/mn_get[20]_INST_0_n_0
                                                                      r  btb/mn_get[24]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.623 r  btb/mn_get[24]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.623    btb/mn_get[24]_INST_0_n_0
                                                                      r  btb/mn_get[28]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.879 r  btb/mn_get[28]_INST_0/O[2]
                         net (fo=1, unplaced)         0.452    10.331    btb$mn_get[30]
                                                                      r  prediction_response_get_OBUF[30]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.301    10.632 r  prediction_response_get_OBUF[30]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    11.435    prediction_response_get_OBUF[30]
                                                                      r  prediction_response_get_OBUF[30]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    14.069 r  prediction_response_get_OBUF[30]_inst/O
                         net (fo=0)                   0.000    14.069    prediction_response_get[30]
                                                                      r  prediction_response_get[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btb/bram_way4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prediction_response_get[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.575ns  (logic 7.866ns (67.957%)  route 3.709ns (32.043%))
  Logic Levels:           14  (CARRY4=9 LUT4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.584     2.454    btb/bram_way4/CLKA
                         RAMB18E1                                     r  btb/bram_way4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.454     4.908 r  btb/bram_way4/RAM_reg/DOBDO[1]
                         net (fo=1, unplaced)         0.803     5.711    btb/bram_way4$DOA[17]
                                                                      r  btb/mn_get[34]_INST_0_i_28/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.835 r  btb/mn_get[34]_INST_0_i_28/O
                         net (fo=1, unplaced)         0.000     5.835    btb/mn_get[34]_INST_0_i_28_n_0
                                                                      r  btb/mn_get[34]_INST_0_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.368 r  btb/mn_get[34]_INST_0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     6.368    btb/mn_get[34]_INST_0_i_6_n_0
                                                                      r  btb/mn_get[34]_INST_0_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.485 r  btb/mn_get[34]_INST_0_i_1/CO[3]
                         net (fo=5, unplaced)         1.158     7.643    btb/x__h1416[0]
                                                                      r  btb/mn_get[8]_INST_0_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.767 r  btb/mn_get[8]_INST_0_i_6/O
                         net (fo=12, unplaced)        0.497     8.264    btb/mn_get[8]_INST_0_i_6_n_0
                                                                      r  btb/mn_get[0]_INST_0_i_3/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     8.388 r  btb/mn_get[0]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     8.388    btb/mn_get[0]_INST_0_i_3_n_0
                                                                      r  btb/mn_get[0]_INST_0/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.921 r  btb/mn_get[0]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     8.921    btb/mn_get[0]_INST_0_n_0
                                                                      r  btb/mn_get[4]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.038 r  btb/mn_get[4]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.038    btb/mn_get[4]_INST_0_n_0
                                                                      r  btb/mn_get[8]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.155 r  btb/mn_get[8]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.155    btb/mn_get[8]_INST_0_n_0
                                                                      r  btb/mn_get[12]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.272 r  btb/mn_get[12]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.272    btb/mn_get[12]_INST_0_n_0
                                                                      r  btb/mn_get[16]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  btb/mn_get[16]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.389    btb/mn_get[16]_INST_0_n_0
                                                                      r  btb/mn_get[20]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.506 r  btb/mn_get[20]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.506    btb/mn_get[20]_INST_0_n_0
                                                                      r  btb/mn_get[24]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.837 r  btb/mn_get[24]_INST_0/O[3]
                         net (fo=1, unplaced)         0.448    10.285    btb$mn_get[27]
                                                                      r  prediction_response_get_OBUF[27]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    10.592 r  prediction_response_get_OBUF[27]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    11.395    prediction_response_get_OBUF[27]
                                                                      r  prediction_response_get_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    14.029 r  prediction_response_get_OBUF[27]_inst/O
                         net (fo=0)                   0.000    14.029    prediction_response_get[27]
                                                                      r  prediction_response_get[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btb/bram_way4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prediction_response_get[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.561ns  (logic 7.988ns (69.095%)  route 3.573ns (30.905%))
  Logic Levels:           15  (CARRY4=10 LUT4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.584     2.454    btb/bram_way4/CLKA
                         RAMB18E1                                     r  btb/bram_way4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.454     4.908 r  btb/bram_way4/RAM_reg/DOBDO[1]
                         net (fo=1, unplaced)         0.803     5.711    btb/bram_way4$DOA[17]
                                                                      r  btb/mn_get[34]_INST_0_i_28/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.835 r  btb/mn_get[34]_INST_0_i_28/O
                         net (fo=1, unplaced)         0.000     5.835    btb/mn_get[34]_INST_0_i_28_n_0
                                                                      r  btb/mn_get[34]_INST_0_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.368 r  btb/mn_get[34]_INST_0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     6.368    btb/mn_get[34]_INST_0_i_6_n_0
                                                                      r  btb/mn_get[34]_INST_0_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.485 r  btb/mn_get[34]_INST_0_i_1/CO[3]
                         net (fo=5, unplaced)         1.158     7.643    btb/x__h1416[0]
                                                                      r  btb/mn_get[8]_INST_0_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.767 r  btb/mn_get[8]_INST_0_i_6/O
                         net (fo=12, unplaced)        0.497     8.264    btb/mn_get[8]_INST_0_i_6_n_0
                                                                      r  btb/mn_get[0]_INST_0_i_3/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     8.388 r  btb/mn_get[0]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     8.388    btb/mn_get[0]_INST_0_i_3_n_0
                                                                      r  btb/mn_get[0]_INST_0/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.921 r  btb/mn_get[0]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     8.921    btb/mn_get[0]_INST_0_n_0
                                                                      r  btb/mn_get[4]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.038 r  btb/mn_get[4]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.038    btb/mn_get[4]_INST_0_n_0
                                                                      r  btb/mn_get[8]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.155 r  btb/mn_get[8]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.155    btb/mn_get[8]_INST_0_n_0
                                                                      r  btb/mn_get[12]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.272 r  btb/mn_get[12]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.272    btb/mn_get[12]_INST_0_n_0
                                                                      r  btb/mn_get[16]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  btb/mn_get[16]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.389    btb/mn_get[16]_INST_0_n_0
                                                                      r  btb/mn_get[20]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.506 r  btb/mn_get[20]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.506    btb/mn_get[20]_INST_0_n_0
                                                                      r  btb/mn_get[24]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.623 r  btb/mn_get[24]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.623    btb/mn_get[24]_INST_0_n_0
                                                                      r  btb/mn_get[28]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.960 r  btb/mn_get[28]_INST_0/O[1]
                         net (fo=1, unplaced)         0.312    10.272    btb$mn_get[29]
                                                                      r  prediction_response_get_OBUF[29]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    10.578 r  prediction_response_get_OBUF[29]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    11.381    prediction_response_get_OBUF[29]
                                                                      r  prediction_response_get_OBUF[29]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    14.015 r  prediction_response_get_OBUF[29]_inst/O
                         net (fo=0)                   0.000    14.015    prediction_response_get[29]
                                                                      r  prediction_response_get[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btb/bram_way4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prediction_response_get[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.498ns  (logic 7.785ns (67.708%)  route 3.713ns (32.292%))
  Logic Levels:           14  (CARRY4=9 LUT4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.584     2.454    btb/bram_way4/CLKA
                         RAMB18E1                                     r  btb/bram_way4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.454     4.908 r  btb/bram_way4/RAM_reg/DOBDO[1]
                         net (fo=1, unplaced)         0.803     5.711    btb/bram_way4$DOA[17]
                                                                      r  btb/mn_get[34]_INST_0_i_28/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.835 r  btb/mn_get[34]_INST_0_i_28/O
                         net (fo=1, unplaced)         0.000     5.835    btb/mn_get[34]_INST_0_i_28_n_0
                                                                      r  btb/mn_get[34]_INST_0_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.368 r  btb/mn_get[34]_INST_0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     6.368    btb/mn_get[34]_INST_0_i_6_n_0
                                                                      r  btb/mn_get[34]_INST_0_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.485 r  btb/mn_get[34]_INST_0_i_1/CO[3]
                         net (fo=5, unplaced)         1.158     7.643    btb/x__h1416[0]
                                                                      r  btb/mn_get[8]_INST_0_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.767 r  btb/mn_get[8]_INST_0_i_6/O
                         net (fo=12, unplaced)        0.497     8.264    btb/mn_get[8]_INST_0_i_6_n_0
                                                                      r  btb/mn_get[0]_INST_0_i_3/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     8.388 r  btb/mn_get[0]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     8.388    btb/mn_get[0]_INST_0_i_3_n_0
                                                                      r  btb/mn_get[0]_INST_0/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.921 r  btb/mn_get[0]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     8.921    btb/mn_get[0]_INST_0_n_0
                                                                      r  btb/mn_get[4]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.038 r  btb/mn_get[4]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.038    btb/mn_get[4]_INST_0_n_0
                                                                      r  btb/mn_get[8]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.155 r  btb/mn_get[8]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.155    btb/mn_get[8]_INST_0_n_0
                                                                      r  btb/mn_get[12]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.272 r  btb/mn_get[12]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.272    btb/mn_get[12]_INST_0_n_0
                                                                      r  btb/mn_get[16]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  btb/mn_get[16]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.389    btb/mn_get[16]_INST_0_n_0
                                                                      r  btb/mn_get[20]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.506 r  btb/mn_get[20]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.506    btb/mn_get[20]_INST_0_n_0
                                                                      r  btb/mn_get[24]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.762 r  btb/mn_get[24]_INST_0/O[2]
                         net (fo=1, unplaced)         0.452    10.214    btb$mn_get[26]
                                                                      r  prediction_response_get_OBUF[26]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.301    10.515 r  prediction_response_get_OBUF[26]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    11.318    prediction_response_get_OBUF[26]
                                                                      r  prediction_response_get_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    13.952 r  prediction_response_get_OBUF[26]_inst/O
                         net (fo=0)                   0.000    13.952    prediction_response_get[26]
                                                                      r  prediction_response_get[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btb/bram_way4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prediction_response_get[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.458ns  (logic 7.749ns (67.630%)  route 3.709ns (32.370%))
  Logic Levels:           13  (CARRY4=8 LUT4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.584     2.454    btb/bram_way4/CLKA
                         RAMB18E1                                     r  btb/bram_way4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.454     4.908 r  btb/bram_way4/RAM_reg/DOBDO[1]
                         net (fo=1, unplaced)         0.803     5.711    btb/bram_way4$DOA[17]
                                                                      r  btb/mn_get[34]_INST_0_i_28/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.835 r  btb/mn_get[34]_INST_0_i_28/O
                         net (fo=1, unplaced)         0.000     5.835    btb/mn_get[34]_INST_0_i_28_n_0
                                                                      r  btb/mn_get[34]_INST_0_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.368 r  btb/mn_get[34]_INST_0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     6.368    btb/mn_get[34]_INST_0_i_6_n_0
                                                                      r  btb/mn_get[34]_INST_0_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.485 r  btb/mn_get[34]_INST_0_i_1/CO[3]
                         net (fo=5, unplaced)         1.158     7.643    btb/x__h1416[0]
                                                                      r  btb/mn_get[8]_INST_0_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.767 r  btb/mn_get[8]_INST_0_i_6/O
                         net (fo=12, unplaced)        0.497     8.264    btb/mn_get[8]_INST_0_i_6_n_0
                                                                      r  btb/mn_get[0]_INST_0_i_3/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     8.388 r  btb/mn_get[0]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     8.388    btb/mn_get[0]_INST_0_i_3_n_0
                                                                      r  btb/mn_get[0]_INST_0/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.921 r  btb/mn_get[0]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     8.921    btb/mn_get[0]_INST_0_n_0
                                                                      r  btb/mn_get[4]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.038 r  btb/mn_get[4]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.038    btb/mn_get[4]_INST_0_n_0
                                                                      r  btb/mn_get[8]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.155 r  btb/mn_get[8]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.155    btb/mn_get[8]_INST_0_n_0
                                                                      r  btb/mn_get[12]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.272 r  btb/mn_get[12]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.272    btb/mn_get[12]_INST_0_n_0
                                                                      r  btb/mn_get[16]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  btb/mn_get[16]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.389    btb/mn_get[16]_INST_0_n_0
                                                                      r  btb/mn_get[20]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.720 r  btb/mn_get[20]_INST_0/O[3]
                         net (fo=1, unplaced)         0.448    10.168    btb$mn_get[23]
                                                                      r  prediction_response_get_OBUF[23]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    10.475 r  prediction_response_get_OBUF[23]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    11.278    prediction_response_get_OBUF[23]
                                                                      r  prediction_response_get_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    13.912 r  prediction_response_get_OBUF[23]_inst/O
                         net (fo=0)                   0.000    13.912    prediction_response_get[23]
                                                                      r  prediction_response_get[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btb/bram_way4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prediction_response_get[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.444ns  (logic 7.872ns (68.788%)  route 3.572ns (31.212%))
  Logic Levels:           15  (CARRY4=10 LUT4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.584     2.454    btb/bram_way4/CLKA
                         RAMB18E1                                     r  btb/bram_way4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.454     4.908 r  btb/bram_way4/RAM_reg/DOBDO[1]
                         net (fo=1, unplaced)         0.803     5.711    btb/bram_way4$DOA[17]
                                                                      r  btb/mn_get[34]_INST_0_i_28/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.835 r  btb/mn_get[34]_INST_0_i_28/O
                         net (fo=1, unplaced)         0.000     5.835    btb/mn_get[34]_INST_0_i_28_n_0
                                                                      r  btb/mn_get[34]_INST_0_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.368 r  btb/mn_get[34]_INST_0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     6.368    btb/mn_get[34]_INST_0_i_6_n_0
                                                                      r  btb/mn_get[34]_INST_0_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.485 r  btb/mn_get[34]_INST_0_i_1/CO[3]
                         net (fo=5, unplaced)         1.158     7.643    btb/x__h1416[0]
                                                                      r  btb/mn_get[8]_INST_0_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.767 r  btb/mn_get[8]_INST_0_i_6/O
                         net (fo=12, unplaced)        0.497     8.264    btb/mn_get[8]_INST_0_i_6_n_0
                                                                      r  btb/mn_get[0]_INST_0_i_3/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     8.388 r  btb/mn_get[0]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     8.388    btb/mn_get[0]_INST_0_i_3_n_0
                                                                      r  btb/mn_get[0]_INST_0/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.921 r  btb/mn_get[0]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     8.921    btb/mn_get[0]_INST_0_n_0
                                                                      r  btb/mn_get[4]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.038 r  btb/mn_get[4]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.038    btb/mn_get[4]_INST_0_n_0
                                                                      r  btb/mn_get[8]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.155 r  btb/mn_get[8]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.155    btb/mn_get[8]_INST_0_n_0
                                                                      r  btb/mn_get[12]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.272 r  btb/mn_get[12]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.272    btb/mn_get[12]_INST_0_n_0
                                                                      r  btb/mn_get[16]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  btb/mn_get[16]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.389    btb/mn_get[16]_INST_0_n_0
                                                                      r  btb/mn_get[20]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.506 r  btb/mn_get[20]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.506    btb/mn_get[20]_INST_0_n_0
                                                                      r  btb/mn_get[24]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.623 r  btb/mn_get[24]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.623    btb/mn_get[24]_INST_0_n_0
                                                                      r  btb/mn_get[28]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.855 r  btb/mn_get[28]_INST_0/O[0]
                         net (fo=1, unplaced)         0.311    10.166    btb$mn_get[28]
                                                                      r  prediction_response_get_OBUF[28]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.295    10.461 r  prediction_response_get_OBUF[28]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    11.264    prediction_response_get_OBUF[28]
                                                                      r  prediction_response_get_OBUF[28]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    13.898 r  prediction_response_get_OBUF[28]_inst/O
                         net (fo=0)                   0.000    13.898    prediction_response_get[28]
                                                                      r  prediction_response_get[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btb/bram_way4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prediction_response_get[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.444ns  (logic 7.871ns (68.779%)  route 3.573ns (31.221%))
  Logic Levels:           14  (CARRY4=9 LUT4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.584     2.454    btb/bram_way4/CLKA
                         RAMB18E1                                     r  btb/bram_way4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.454     4.908 r  btb/bram_way4/RAM_reg/DOBDO[1]
                         net (fo=1, unplaced)         0.803     5.711    btb/bram_way4$DOA[17]
                                                                      r  btb/mn_get[34]_INST_0_i_28/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.835 r  btb/mn_get[34]_INST_0_i_28/O
                         net (fo=1, unplaced)         0.000     5.835    btb/mn_get[34]_INST_0_i_28_n_0
                                                                      r  btb/mn_get[34]_INST_0_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.368 r  btb/mn_get[34]_INST_0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     6.368    btb/mn_get[34]_INST_0_i_6_n_0
                                                                      r  btb/mn_get[34]_INST_0_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.485 r  btb/mn_get[34]_INST_0_i_1/CO[3]
                         net (fo=5, unplaced)         1.158     7.643    btb/x__h1416[0]
                                                                      r  btb/mn_get[8]_INST_0_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.767 r  btb/mn_get[8]_INST_0_i_6/O
                         net (fo=12, unplaced)        0.497     8.264    btb/mn_get[8]_INST_0_i_6_n_0
                                                                      r  btb/mn_get[0]_INST_0_i_3/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     8.388 r  btb/mn_get[0]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     8.388    btb/mn_get[0]_INST_0_i_3_n_0
                                                                      r  btb/mn_get[0]_INST_0/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.921 r  btb/mn_get[0]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     8.921    btb/mn_get[0]_INST_0_n_0
                                                                      r  btb/mn_get[4]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.038 r  btb/mn_get[4]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.038    btb/mn_get[4]_INST_0_n_0
                                                                      r  btb/mn_get[8]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.155 r  btb/mn_get[8]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.155    btb/mn_get[8]_INST_0_n_0
                                                                      r  btb/mn_get[12]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.272 r  btb/mn_get[12]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.272    btb/mn_get[12]_INST_0_n_0
                                                                      r  btb/mn_get[16]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  btb/mn_get[16]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.389    btb/mn_get[16]_INST_0_n_0
                                                                      r  btb/mn_get[20]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.506 r  btb/mn_get[20]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.506    btb/mn_get[20]_INST_0_n_0
                                                                      r  btb/mn_get[24]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.843 r  btb/mn_get[24]_INST_0/O[1]
                         net (fo=1, unplaced)         0.312    10.155    btb$mn_get[25]
                                                                      r  prediction_response_get_OBUF[25]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    10.461 r  prediction_response_get_OBUF[25]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    11.264    prediction_response_get_OBUF[25]
                                                                      r  prediction_response_get_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    13.898 r  prediction_response_get_OBUF[25]_inst/O
                         net (fo=0)                   0.000    13.898    prediction_response_get[25]
                                                                      r  prediction_response_get[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btb/bram_way4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prediction_response_get[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.381ns  (logic 7.668ns (67.376%)  route 3.713ns (32.624%))
  Logic Levels:           13  (CARRY4=8 LUT4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.584     2.454    btb/bram_way4/CLKA
                         RAMB18E1                                     r  btb/bram_way4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.454     4.908 r  btb/bram_way4/RAM_reg/DOBDO[1]
                         net (fo=1, unplaced)         0.803     5.711    btb/bram_way4$DOA[17]
                                                                      r  btb/mn_get[34]_INST_0_i_28/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.835 r  btb/mn_get[34]_INST_0_i_28/O
                         net (fo=1, unplaced)         0.000     5.835    btb/mn_get[34]_INST_0_i_28_n_0
                                                                      r  btb/mn_get[34]_INST_0_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.368 r  btb/mn_get[34]_INST_0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     6.368    btb/mn_get[34]_INST_0_i_6_n_0
                                                                      r  btb/mn_get[34]_INST_0_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.485 r  btb/mn_get[34]_INST_0_i_1/CO[3]
                         net (fo=5, unplaced)         1.158     7.643    btb/x__h1416[0]
                                                                      r  btb/mn_get[8]_INST_0_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.767 r  btb/mn_get[8]_INST_0_i_6/O
                         net (fo=12, unplaced)        0.497     8.264    btb/mn_get[8]_INST_0_i_6_n_0
                                                                      r  btb/mn_get[0]_INST_0_i_3/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     8.388 r  btb/mn_get[0]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     8.388    btb/mn_get[0]_INST_0_i_3_n_0
                                                                      r  btb/mn_get[0]_INST_0/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.921 r  btb/mn_get[0]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     8.921    btb/mn_get[0]_INST_0_n_0
                                                                      r  btb/mn_get[4]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.038 r  btb/mn_get[4]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.038    btb/mn_get[4]_INST_0_n_0
                                                                      r  btb/mn_get[8]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.155 r  btb/mn_get[8]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.155    btb/mn_get[8]_INST_0_n_0
                                                                      r  btb/mn_get[12]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.272 r  btb/mn_get[12]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.272    btb/mn_get[12]_INST_0_n_0
                                                                      r  btb/mn_get[16]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  btb/mn_get[16]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.389    btb/mn_get[16]_INST_0_n_0
                                                                      r  btb/mn_get[20]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.645 r  btb/mn_get[20]_INST_0/O[2]
                         net (fo=1, unplaced)         0.452    10.097    btb$mn_get[22]
                                                                      r  prediction_response_get_OBUF[22]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.301    10.398 r  prediction_response_get_OBUF[22]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    11.201    prediction_response_get_OBUF[22]
                                                                      r  prediction_response_get_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    13.835 r  prediction_response_get_OBUF[22]_inst/O
                         net (fo=0)                   0.000    13.835    prediction_response_get[22]
                                                                      r  prediction_response_get[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btb/bram_way4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prediction_response_get[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.341ns  (logic 7.632ns (67.296%)  route 3.709ns (32.704%))
  Logic Levels:           12  (CARRY4=7 LUT4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.584     2.454    btb/bram_way4/CLKA
                         RAMB18E1                                     r  btb/bram_way4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.454     4.908 r  btb/bram_way4/RAM_reg/DOBDO[1]
                         net (fo=1, unplaced)         0.803     5.711    btb/bram_way4$DOA[17]
                                                                      r  btb/mn_get[34]_INST_0_i_28/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.835 r  btb/mn_get[34]_INST_0_i_28/O
                         net (fo=1, unplaced)         0.000     5.835    btb/mn_get[34]_INST_0_i_28_n_0
                                                                      r  btb/mn_get[34]_INST_0_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.368 r  btb/mn_get[34]_INST_0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     6.368    btb/mn_get[34]_INST_0_i_6_n_0
                                                                      r  btb/mn_get[34]_INST_0_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.485 r  btb/mn_get[34]_INST_0_i_1/CO[3]
                         net (fo=5, unplaced)         1.158     7.643    btb/x__h1416[0]
                                                                      r  btb/mn_get[8]_INST_0_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.767 r  btb/mn_get[8]_INST_0_i_6/O
                         net (fo=12, unplaced)        0.497     8.264    btb/mn_get[8]_INST_0_i_6_n_0
                                                                      r  btb/mn_get[0]_INST_0_i_3/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     8.388 r  btb/mn_get[0]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     8.388    btb/mn_get[0]_INST_0_i_3_n_0
                                                                      r  btb/mn_get[0]_INST_0/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.921 r  btb/mn_get[0]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     8.921    btb/mn_get[0]_INST_0_n_0
                                                                      r  btb/mn_get[4]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.038 r  btb/mn_get[4]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.038    btb/mn_get[4]_INST_0_n_0
                                                                      r  btb/mn_get[8]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.155 r  btb/mn_get[8]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.155    btb/mn_get[8]_INST_0_n_0
                                                                      r  btb/mn_get[12]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.272 r  btb/mn_get[12]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.272    btb/mn_get[12]_INST_0_n_0
                                                                      r  btb/mn_get[16]_INST_0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.603 r  btb/mn_get[16]_INST_0/O[3]
                         net (fo=1, unplaced)         0.448    10.051    btb$mn_get[19]
                                                                      r  prediction_response_get_OBUF[19]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    10.358 r  prediction_response_get_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    11.161    prediction_response_get_OBUF[19]
                                                                      r  prediction_response_get_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    13.795 r  prediction_response_get_OBUF[19]_inst/O
                         net (fo=0)                   0.000    13.795    prediction_response_get[19]
                                                                      r  prediction_response_get[19] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rg_pc_copy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prediction_response_get[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.396ns (69.272%)  route 0.619ns (30.728%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_pc_copy_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  rg_pc_copy_reg[0]/Q
                         net (fo=1, unplaced)         0.281     1.106    rg_pc_copy[0]
                                                                      r  prediction_response_get_OBUF[0]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.098     1.204 r  prediction_response_get_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.543    prediction_response_get_OBUF[0]
                                                                      r  prediction_response_get_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.694 r  prediction_response_get_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.694    prediction_response_get[0]
                                                                      r  prediction_response_get[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tage_predictor/rg_pc_copy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prediction_response_get[40]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.030ns  (logic 1.396ns (68.768%)  route 0.634ns (31.232%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.114     0.679    tage_predictor/CLK
                         FDRE                                         r  tage_predictor/rg_pc_copy_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  tage_predictor/rg_pc_copy_reg[0]/Q
                         net (fo=7, unplaced)         0.295     1.121    tage_predictor/rg_pc_copy_reg_n_0_[0]
                                                                      r  tage_predictor/mn_get[5]_INST_0/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.219 r  tage_predictor/mn_get[5]_INST_0/O
                         net (fo=14, unplaced)        0.338     1.558    prediction_response_get_OBUF[40]
                                                                      r  prediction_response_get_OBUF[40]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.708 r  prediction_response_get_OBUF[40]_inst/O
                         net (fo=0)                   0.000     2.708    prediction_response_get[40]
                                                                      r  prediction_response_get[40] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tage_predictor/bram_bimodal/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prediction_response_get[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.736ns (83.683%)  route 0.338ns (16.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.114     0.679    tage_predictor/bram_bimodal/CLKA
                         RAMB18E1                                     r  tage_predictor/bram_bimodal/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.585     1.264 r  tage_predictor/bram_bimodal/RAM_reg/DOADO[1]
                         net (fo=2, unplaced)         0.338     1.602    prediction_response_get_OBUF[35]
                                                                      r  prediction_response_get_OBUF[35]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.753 r  prediction_response_get_OBUF[35]_inst/O
                         net (fo=0)                   0.000     2.753    prediction_response_get[35]
                                                                      r  prediction_response_get[35] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tage_predictor/bram_bimodal/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prediction_response_get[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.736ns (83.683%)  route 0.338ns (16.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.114     0.679    tage_predictor/bram_bimodal/CLKA
                         RAMB18E1                                     r  tage_predictor/bram_bimodal/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.585     1.264 r  tage_predictor/bram_bimodal/RAM_reg/DOADO[2]
                         net (fo=2, unplaced)         0.338     1.602    prediction_response_get_OBUF[36]
                                                                      r  prediction_response_get_OBUF[36]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.753 r  prediction_response_get_OBUF[36]_inst/O
                         net (fo=0)                   0.000     2.753    prediction_response_get[36]
                                                                      r  prediction_response_get[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tage_predictor/bram_bimodal/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prediction_response_get[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.736ns (83.683%)  route 0.338ns (16.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.114     0.679    tage_predictor/bram_bimodal/CLKA
                         RAMB18E1                                     r  tage_predictor/bram_bimodal/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     1.264 r  tage_predictor/bram_bimodal/RAM_reg/DOADO[3]
                         net (fo=2, unplaced)         0.338     1.602    prediction_response_get_OBUF[37]
                                                                      r  prediction_response_get_OBUF[37]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.753 r  prediction_response_get_OBUF[37]_inst/O
                         net (fo=0)                   0.000     2.753    prediction_response_get[37]
                                                                      r  prediction_response_get[37] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tage_predictor/bram_bank4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prediction_response_get[41]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.736ns (83.683%)  route 0.338ns (16.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.114     0.679    tage_predictor/bram_bank4/CLKA
                         RAMB18E1                                     r  tage_predictor/bram_bank4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     1.264 r  tage_predictor/bram_bank4/RAM_reg/DOADO[0]
                         net (fo=1, unplaced)         0.338     1.602    prediction_response_get_OBUF[41]
                                                                      r  prediction_response_get_OBUF[41]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.753 r  prediction_response_get_OBUF[41]_inst/O
                         net (fo=0)                   0.000     2.753    prediction_response_get[41]
                                                                      r  prediction_response_get[41] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tage_predictor/bram_bank3/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prediction_response_get[42]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.736ns (83.683%)  route 0.338ns (16.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.114     0.679    tage_predictor/bram_bank3/CLKA
                         RAMB18E1                                     r  tage_predictor/bram_bank3/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     1.264 r  tage_predictor/bram_bank3/RAM_reg/DOADO[0]
                         net (fo=1, unplaced)         0.338     1.602    prediction_response_get_OBUF[42]
                                                                      r  prediction_response_get_OBUF[42]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.753 r  prediction_response_get_OBUF[42]_inst/O
                         net (fo=0)                   0.000     2.753    prediction_response_get[42]
                                                                      r  prediction_response_get[42] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tage_predictor/bram_bank2/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prediction_response_get[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.736ns (83.683%)  route 0.338ns (16.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.114     0.679    tage_predictor/bram_bank2/CLKA
                         RAMB18E1                                     r  tage_predictor/bram_bank2/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     1.264 r  tage_predictor/bram_bank2/RAM_reg/DOADO[0]
                         net (fo=1, unplaced)         0.338     1.602    prediction_response_get_OBUF[43]
                                                                      r  prediction_response_get_OBUF[43]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.753 r  prediction_response_get_OBUF[43]_inst/O
                         net (fo=0)                   0.000     2.753    prediction_response_get[43]
                                                                      r  prediction_response_get[43] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tage_predictor/bram_bank1/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prediction_response_get[44]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.736ns (83.683%)  route 0.338ns (16.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.114     0.679    tage_predictor/bram_bank1/CLKA
                         RAMB18E1                                     r  tage_predictor/bram_bank1/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     1.264 r  tage_predictor/bram_bank1/RAM_reg/DOADO[0]
                         net (fo=1, unplaced)         0.338     1.602    prediction_response_get_OBUF[44]
                                                                      r  prediction_response_get_OBUF[44]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.753 r  prediction_response_get_OBUF[44]_inst/O
                         net (fo=0)                   0.000     2.753    prediction_response_get[44]
                                                                      r  prediction_response_get[44] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tage_predictor/bram_bimodal/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prediction_response_get[45]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.736ns (83.683%)  route 0.338ns (16.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.114     0.679    tage_predictor/bram_bimodal/CLKA
                         RAMB18E1                                     r  tage_predictor/bram_bimodal/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     1.264 r  tage_predictor/bram_bimodal/RAM_reg/DOADO[0]
                         net (fo=1, unplaced)         0.338     1.602    prediction_response_get_OBUF[45]
                                                                      r  prediction_response_get_OBUF[45]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.753 r  prediction_response_get_OBUF[45]_inst/O
                         net (fo=0)                   0.000     2.753    prediction_response_get[45]
                                                                      r  prediction_response_get[45] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay          1096 Endpoints
Min Delay          1096 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ma_training_training_data[67]
                            (input port)
  Destination:            tage_predictor/bram_bank2/RAM_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.167ns  (logic 1.369ns (32.859%)  route 2.798ns (67.141%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_training_training_data[67] (IN)
                         net (fo=0)                   0.000     0.000    ma_training_training_data[67]
                                                                      r  ma_training_training_data_IBUF[67]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  ma_training_training_data_IBUF[67]_inst/O
                         net (fo=14, unplaced)        0.803     1.774    tage_predictor/ma_train_training_data[21]
                                                                      r  tage_predictor/bram_bank2_i_42/I1
                         LUT3 (Prop_lut3_I1_O)        0.150     1.924 r  tage_predictor/bram_bank2_i_42/O
                         net (fo=2, unplaced)         0.743     2.667    tage_predictor/bram_bank2_i_42_n_0
                                                                      r  tage_predictor/bram_bank2_i_36/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.791 r  tage_predictor/bram_bank2_i_36/O
                         net (fo=1, unplaced)         0.449     3.240    tage_predictor/bram_bank2_i_36_n_0
                                                                      r  tage_predictor/bram_bank2_i_23/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.364 r  tage_predictor/bram_bank2_i_23/O
                         net (fo=1, unplaced)         0.803     4.167    tage_predictor/bram_bank2/DIB[10]
                         RAMB18E1                                     r  tage_predictor/bram_bank2/RAM_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.439     2.131    tage_predictor/bram_bank2/CLKA
                         RAMB18E1                                     r  tage_predictor/bram_bank2/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 ma_training_training_data[65]
                            (input port)
  Destination:            tage_predictor/bram_bank2/RAM_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.141ns  (logic 1.343ns (32.437%)  route 2.798ns (67.563%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ma_training_training_data[65] (IN)
                         net (fo=0)                   0.000     0.000    ma_training_training_data[65]
                                                                      f  ma_training_training_data_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  ma_training_training_data_IBUF[65]_inst/O
                         net (fo=16, unplaced)        0.803     1.774    tage_predictor/ma_train_training_data[19]
                                                                      f  tage_predictor/bram_bank2_i_44/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.898 r  tage_predictor/bram_bank2_i_44/O
                         net (fo=2, unplaced)         0.743     2.641    tage_predictor/bram_bank2_i_44_n_0
                                                                      r  tage_predictor/bram_bank2_i_37/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.765 r  tage_predictor/bram_bank2_i_37/O
                         net (fo=1, unplaced)         0.449     3.214    tage_predictor/bram_bank2_i_37_n_0
                                                                      r  tage_predictor/bram_bank2_i_24/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.338 r  tage_predictor/bram_bank2_i_24/O
                         net (fo=1, unplaced)         0.803     4.141    tage_predictor/bram_bank2/DIB[9]
                         RAMB18E1                                     r  tage_predictor/bram_bank2/RAM_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.439     2.131    tage_predictor/bram_bank2/CLKA
                         RAMB18E1                                     r  tage_predictor/bram_bank2/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 ma_training_training_data[67]
                            (input port)
  Destination:            tage_predictor/bram_bank2/RAM_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.137ns  (logic 1.369ns (33.097%)  route 2.768ns (66.903%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_training_training_data[67] (IN)
                         net (fo=0)                   0.000     0.000    ma_training_training_data[67]
                                                                      r  ma_training_training_data_IBUF[67]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  ma_training_training_data_IBUF[67]_inst/O
                         net (fo=14, unplaced)        0.803     1.774    tage_predictor/ma_train_training_data[21]
                                                                      r  tage_predictor/bram_bank2_i_39/I1
                         LUT3 (Prop_lut3_I1_O)        0.150     1.924 r  tage_predictor/bram_bank2_i_39/O
                         net (fo=2, unplaced)         0.743     2.667    tage_predictor/bram_bank2_i_39_n_0
                                                                      r  tage_predictor/bram_bank2_i_35/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.791 r  tage_predictor/bram_bank2_i_35/O
                         net (fo=1, unplaced)         0.419     3.210    tage_predictor/bram_bank2_i_35_n_0
                                                                      r  tage_predictor/bram_bank2_i_22/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.334 r  tage_predictor/bram_bank2_i_22/O
                         net (fo=1, unplaced)         0.803     4.137    tage_predictor/bram_bank2/DIB[11]
                         RAMB18E1                                     r  tage_predictor/bram_bank2/RAM_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.439     2.131    tage_predictor/bram_bank2/CLKA
                         RAMB18E1                                     r  tage_predictor/bram_bank2/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 ma_training_training_data[69]
                            (input port)
  Destination:            tage_predictor/bram_bank2/RAM_reg/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.962ns  (logic 1.343ns (33.903%)  route 2.619ns (66.097%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ma_training_training_data[69] (IN)
                         net (fo=0)                   0.000     0.000    ma_training_training_data[69]
                                                                      f  ma_training_training_data_IBUF[69]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  ma_training_training_data_IBUF[69]_inst/O
                         net (fo=1, unplaced)         0.803     1.774    ma_training_training_data_IBUF[69]
                                                                      f  tage_predictor_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 f  tage_predictor_i_1/O
                         net (fo=41, unplaced)        0.526     2.424    tage_predictor/ma_train_training_data[23]
                                                                      f  tage_predictor/bram_bank2_i_38/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.548 r  tage_predictor/bram_bank2_i_38/O
                         net (fo=8, unplaced)         0.487     3.035    tage_predictor/bram_bank2_i_38_n_0
                                                                      r  tage_predictor/bram_bank2_i_32/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.159 r  tage_predictor/bram_bank2_i_32/O
                         net (fo=1, unplaced)         0.803     3.962    tage_predictor/bram_bank2/DIB[1]
                         RAMB18E1                                     r  tage_predictor/bram_bank2/RAM_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.439     2.131    tage_predictor/bram_bank2/CLKA
                         RAMB18E1                                     r  tage_predictor/bram_bank2/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 ma_training_training_data[69]
                            (input port)
  Destination:            tage_predictor/bram_bank2/RAM_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.962ns  (logic 1.343ns (33.903%)  route 2.619ns (66.097%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ma_training_training_data[69] (IN)
                         net (fo=0)                   0.000     0.000    ma_training_training_data[69]
                                                                      f  ma_training_training_data_IBUF[69]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  ma_training_training_data_IBUF[69]_inst/O
                         net (fo=1, unplaced)         0.803     1.774    ma_training_training_data_IBUF[69]
                                                                      f  tage_predictor_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 f  tage_predictor_i_1/O
                         net (fo=41, unplaced)        0.526     2.424    tage_predictor/ma_train_training_data[23]
                                                                      f  tage_predictor/bram_bank2_i_38/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.548 r  tage_predictor/bram_bank2_i_38/O
                         net (fo=8, unplaced)         0.487     3.035    tage_predictor/bram_bank2_i_38_n_0
                                                                      r  tage_predictor/bram_bank2_i_31/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.159 r  tage_predictor/bram_bank2_i_31/O
                         net (fo=1, unplaced)         0.803     3.962    tage_predictor/bram_bank2/DIB[2]
                         RAMB18E1                                     r  tage_predictor/bram_bank2/RAM_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.439     2.131    tage_predictor/bram_bank2/CLKA
                         RAMB18E1                                     r  tage_predictor/bram_bank2/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 ma_training_training_data[69]
                            (input port)
  Destination:            tage_predictor/bram_bank2/RAM_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.962ns  (logic 1.343ns (33.903%)  route 2.619ns (66.097%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ma_training_training_data[69] (IN)
                         net (fo=0)                   0.000     0.000    ma_training_training_data[69]
                                                                      f  ma_training_training_data_IBUF[69]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  ma_training_training_data_IBUF[69]_inst/O
                         net (fo=1, unplaced)         0.803     1.774    ma_training_training_data_IBUF[69]
                                                                      f  tage_predictor_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 f  tage_predictor_i_1/O
                         net (fo=41, unplaced)        0.526     2.424    tage_predictor/ma_train_training_data[23]
                                                                      f  tage_predictor/bram_bank2_i_38/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.548 r  tage_predictor/bram_bank2_i_38/O
                         net (fo=8, unplaced)         0.487     3.035    tage_predictor/bram_bank2_i_38_n_0
                                                                      r  tage_predictor/bram_bank2_i_30/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.159 r  tage_predictor/bram_bank2_i_30/O
                         net (fo=1, unplaced)         0.803     3.962    tage_predictor/bram_bank2/DIB[3]
                         RAMB18E1                                     r  tage_predictor/bram_bank2/RAM_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.439     2.131    tage_predictor/bram_bank2/CLKA
                         RAMB18E1                                     r  tage_predictor/bram_bank2/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 ma_training_training_data[69]
                            (input port)
  Destination:            tage_predictor/bram_bank2/RAM_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.962ns  (logic 1.343ns (33.903%)  route 2.619ns (66.097%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ma_training_training_data[69] (IN)
                         net (fo=0)                   0.000     0.000    ma_training_training_data[69]
                                                                      f  ma_training_training_data_IBUF[69]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  ma_training_training_data_IBUF[69]_inst/O
                         net (fo=1, unplaced)         0.803     1.774    ma_training_training_data_IBUF[69]
                                                                      f  tage_predictor_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 f  tage_predictor_i_1/O
                         net (fo=41, unplaced)        0.526     2.424    tage_predictor/ma_train_training_data[23]
                                                                      f  tage_predictor/bram_bank2_i_38/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.548 r  tage_predictor/bram_bank2_i_38/O
                         net (fo=8, unplaced)         0.487     3.035    tage_predictor/bram_bank2_i_38_n_0
                                                                      r  tage_predictor/bram_bank2_i_29/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.159 r  tage_predictor/bram_bank2_i_29/O
                         net (fo=1, unplaced)         0.803     3.962    tage_predictor/bram_bank2/DIB[4]
                         RAMB18E1                                     r  tage_predictor/bram_bank2/RAM_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.439     2.131    tage_predictor/bram_bank2/CLKA
                         RAMB18E1                                     r  tage_predictor/bram_bank2/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 ma_training_training_data[69]
                            (input port)
  Destination:            tage_predictor/bram_bank2/RAM_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.962ns  (logic 1.343ns (33.903%)  route 2.619ns (66.097%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ma_training_training_data[69] (IN)
                         net (fo=0)                   0.000     0.000    ma_training_training_data[69]
                                                                      f  ma_training_training_data_IBUF[69]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  ma_training_training_data_IBUF[69]_inst/O
                         net (fo=1, unplaced)         0.803     1.774    ma_training_training_data_IBUF[69]
                                                                      f  tage_predictor_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 f  tage_predictor_i_1/O
                         net (fo=41, unplaced)        0.526     2.424    tage_predictor/ma_train_training_data[23]
                                                                      f  tage_predictor/bram_bank2_i_38/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.548 r  tage_predictor/bram_bank2_i_38/O
                         net (fo=8, unplaced)         0.487     3.035    tage_predictor/bram_bank2_i_38_n_0
                                                                      r  tage_predictor/bram_bank2_i_28/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.159 r  tage_predictor/bram_bank2_i_28/O
                         net (fo=1, unplaced)         0.803     3.962    tage_predictor/bram_bank2/DIB[5]
                         RAMB18E1                                     r  tage_predictor/bram_bank2/RAM_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.439     2.131    tage_predictor/bram_bank2/CLKA
                         RAMB18E1                                     r  tage_predictor/bram_bank2/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 ma_training_training_data[69]
                            (input port)
  Destination:            tage_predictor/bram_bank2/RAM_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.962ns  (logic 1.343ns (33.903%)  route 2.619ns (66.097%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ma_training_training_data[69] (IN)
                         net (fo=0)                   0.000     0.000    ma_training_training_data[69]
                                                                      f  ma_training_training_data_IBUF[69]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  ma_training_training_data_IBUF[69]_inst/O
                         net (fo=1, unplaced)         0.803     1.774    ma_training_training_data_IBUF[69]
                                                                      f  tage_predictor_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 f  tage_predictor_i_1/O
                         net (fo=41, unplaced)        0.526     2.424    tage_predictor/ma_train_training_data[23]
                                                                      f  tage_predictor/bram_bank2_i_38/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.548 r  tage_predictor/bram_bank2_i_38/O
                         net (fo=8, unplaced)         0.487     3.035    tage_predictor/bram_bank2_i_38_n_0
                                                                      r  tage_predictor/bram_bank2_i_27/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.159 r  tage_predictor/bram_bank2_i_27/O
                         net (fo=1, unplaced)         0.803     3.962    tage_predictor/bram_bank2/DIB[6]
                         RAMB18E1                                     r  tage_predictor/bram_bank2/RAM_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.439     2.131    tage_predictor/bram_bank2/CLKA
                         RAMB18E1                                     r  tage_predictor/bram_bank2/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 ma_training_training_data[69]
                            (input port)
  Destination:            tage_predictor/bram_bank2/RAM_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.962ns  (logic 1.343ns (33.903%)  route 2.619ns (66.097%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ma_training_training_data[69] (IN)
                         net (fo=0)                   0.000     0.000    ma_training_training_data[69]
                                                                      f  ma_training_training_data_IBUF[69]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  ma_training_training_data_IBUF[69]_inst/O
                         net (fo=1, unplaced)         0.803     1.774    ma_training_training_data_IBUF[69]
                                                                      f  tage_predictor_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 f  tage_predictor_i_1/O
                         net (fo=41, unplaced)        0.526     2.424    tage_predictor/ma_train_training_data[23]
                                                                      f  tage_predictor/bram_bank2_i_38/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.548 r  tage_predictor/bram_bank2_i_38/O
                         net (fo=8, unplaced)         0.487     3.035    tage_predictor/bram_bank2_i_38_n_0
                                                                      r  tage_predictor/bram_bank2_i_26/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.159 r  tage_predictor/bram_bank2_i_26/O
                         net (fo=1, unplaced)         0.803     3.962    tage_predictor/bram_bank2/DIB[7]
                         RAMB18E1                                     r  tage_predictor/bram_bank2/RAM_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.439     2.131    tage_predictor/bram_bank2/CLKA
                         RAMB18E1                                     r  tage_predictor/bram_bank2/RAM_reg/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 send_prediction_request_put[7]
                            (input port)
  Destination:            btb/bram_way1/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  send_prediction_request_put[7] (IN)
                         net (fo=0)                   0.000     0.000    send_prediction_request_put[7]
                                                                      r  send_prediction_request_put_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  send_prediction_request_put_IBUF[7]_inst/O
                         net (fo=20, unplaced)        0.338     0.539    btb/bram_way1/ADDRA[5]
                         RAMB18E1                                     r  btb/bram_way1/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.259     1.033    btb/bram_way1/CLKA
                         RAMB18E1                                     r  btb/bram_way1/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 send_prediction_request_put[8]
                            (input port)
  Destination:            btb/bram_way1/RAM_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  send_prediction_request_put[8] (IN)
                         net (fo=0)                   0.000     0.000    send_prediction_request_put[8]
                                                                      r  send_prediction_request_put_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  send_prediction_request_put_IBUF[8]_inst/O
                         net (fo=15, unplaced)        0.338     0.539    btb/bram_way1/ADDRA[6]
                         RAMB18E1                                     r  btb/bram_way1/RAM_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.259     1.033    btb/bram_way1/CLKA
                         RAMB18E1                                     r  btb/bram_way1/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 send_prediction_request_put[9]
                            (input port)
  Destination:            btb/bram_way1/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  send_prediction_request_put[9] (IN)
                         net (fo=0)                   0.000     0.000    send_prediction_request_put[9]
                                                                      r  send_prediction_request_put_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  send_prediction_request_put_IBUF[9]_inst/O
                         net (fo=13, unplaced)        0.338     0.539    btb/bram_way1/ADDRA[7]
                         RAMB18E1                                     r  btb/bram_way1/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.259     1.033    btb/bram_way1/CLKA
                         RAMB18E1                                     r  btb/bram_way1/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 send_prediction_request_put[2]
                            (input port)
  Destination:            btb/bram_way1/RAM_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  send_prediction_request_put[2] (IN)
                         net (fo=0)                   0.000     0.000    send_prediction_request_put[2]
                                                                      r  send_prediction_request_put_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  send_prediction_request_put_IBUF[2]_inst/O
                         net (fo=20, unplaced)        0.338     0.539    btb/bram_way1/ADDRA[0]
                         RAMB18E1                                     r  btb/bram_way1/RAM_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.259     1.033    btb/bram_way1/CLKA
                         RAMB18E1                                     r  btb/bram_way1/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 send_prediction_request_put[3]
                            (input port)
  Destination:            btb/bram_way1/RAM_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  send_prediction_request_put[3] (IN)
                         net (fo=0)                   0.000     0.000    send_prediction_request_put[3]
                                                                      r  send_prediction_request_put_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  send_prediction_request_put_IBUF[3]_inst/O
                         net (fo=20, unplaced)        0.338     0.539    btb/bram_way1/ADDRA[1]
                         RAMB18E1                                     r  btb/bram_way1/RAM_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.259     1.033    btb/bram_way1/CLKA
                         RAMB18E1                                     r  btb/bram_way1/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 send_prediction_request_put[4]
                            (input port)
  Destination:            btb/bram_way1/RAM_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  send_prediction_request_put[4] (IN)
                         net (fo=0)                   0.000     0.000    send_prediction_request_put[4]
                                                                      r  send_prediction_request_put_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  send_prediction_request_put_IBUF[4]_inst/O
                         net (fo=20, unplaced)        0.338     0.539    btb/bram_way1/ADDRA[2]
                         RAMB18E1                                     r  btb/bram_way1/RAM_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.259     1.033    btb/bram_way1/CLKA
                         RAMB18E1                                     r  btb/bram_way1/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 send_prediction_request_put[5]
                            (input port)
  Destination:            btb/bram_way1/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  send_prediction_request_put[5] (IN)
                         net (fo=0)                   0.000     0.000    send_prediction_request_put[5]
                                                                      r  send_prediction_request_put_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  send_prediction_request_put_IBUF[5]_inst/O
                         net (fo=20, unplaced)        0.338     0.539    btb/bram_way1/ADDRA[3]
                         RAMB18E1                                     r  btb/bram_way1/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.259     1.033    btb/bram_way1/CLKA
                         RAMB18E1                                     r  btb/bram_way1/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 send_prediction_request_put[6]
                            (input port)
  Destination:            btb/bram_way1/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  send_prediction_request_put[6] (IN)
                         net (fo=0)                   0.000     0.000    send_prediction_request_put[6]
                                                                      r  send_prediction_request_put_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  send_prediction_request_put_IBUF[6]_inst/O
                         net (fo=20, unplaced)        0.338     0.539    btb/bram_way1/ADDRA[4]
                         RAMB18E1                                     r  btb/bram_way1/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.259     1.033    btb/bram_way1/CLKA
                         RAMB18E1                                     r  btb/bram_way1/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 EN_send_prediction_request_put
                            (input port)
  Destination:            btb/bram_way1/RAM_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_send_prediction_request_put (IN)
                         net (fo=0)                   0.000     0.000    EN_send_prediction_request_put
                                                                      r  EN_send_prediction_request_put_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_send_prediction_request_put_IBUF_inst/O
                         net (fo=83, unplaced)        0.338     0.539    btb/bram_way1/ENA
                         RAMB18E1                                     r  btb/bram_way1/RAM_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.259     1.033    btb/bram_way1/CLKA
                         RAMB18E1                                     r  btb/bram_way1/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 send_prediction_request_put[7]
                            (input port)
  Destination:            btb/bram_way2/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  send_prediction_request_put[7] (IN)
                         net (fo=0)                   0.000     0.000    send_prediction_request_put[7]
                                                                      r  send_prediction_request_put_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  send_prediction_request_put_IBUF[7]_inst/O
                         net (fo=20, unplaced)        0.338     0.539    btb/bram_way2/ADDRA[5]
                         RAMB18E1                                     r  btb/bram_way2/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, unplaced)       0.259     1.033    btb/bram_way2/CLKA
                         RAMB18E1                                     r  btb/bram_way2/RAM_reg/CLKARDCLK





