-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\parallel_8_phase_voltages\hdlsrc\parallel_8_phase_voltages\parallel_8_sim_phase_voltages.vhd
-- Created: 2022-12-08 12:16:47
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- 
-- -------------------------------------------------------------
-- Rate and Clocking Details
-- -------------------------------------------------------------
-- Model base rate: -1
-- Target subsystem base rate: -1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: parallel_8_sim_phase_voltages
-- Source Path: parallel_8_sim_phase_voltages
-- Hierarchy Level: 0
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY parallel_8_sim_phase_voltages IS
  PORT( IPCORE_CLK                        :   IN    std_logic;  -- ufix1
        IPCORE_RESETN                     :   IN    std_logic;  -- ufix1
        theta_el                          :   IN    std_logic_vector(23 DOWNTO 0);  -- ufix24
        Index                             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        done_delay_compensation           :   IN    std_logic;  -- ufix1
        done_min_cost_function_and_vopt   :   IN    std_logic;  -- ufix1
        current_valid_in                  :   IN    std_logic;  -- ufix1
        AXI4_Lite_ACLK                    :   IN    std_logic;  -- ufix1
        AXI4_Lite_ARESETN                 :   IN    std_logic;  -- ufix1
        AXI4_Lite_AWADDR                  :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
        AXI4_Lite_AWVALID                 :   IN    std_logic;  -- ufix1
        AXI4_Lite_WDATA                   :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI4_Lite_WSTRB                   :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
        AXI4_Lite_WVALID                  :   IN    std_logic;  -- ufix1
        AXI4_Lite_BREADY                  :   IN    std_logic;  -- ufix1
        AXI4_Lite_ARADDR                  :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
        AXI4_Lite_ARVALID                 :   IN    std_logic;  -- ufix1
        AXI4_Lite_RREADY                  :   IN    std_logic;  -- ufix1
        done_phase_voltages               :   OUT   std_logic;  -- ufix1
        phase_voltages_per_switching_state :   OUT   std_logic_vector(767 DOWNTO 0);  -- ufix768
        AXI4_Lite_AWREADY                 :   OUT   std_logic;  -- ufix1
        AXI4_Lite_WREADY                  :   OUT   std_logic;  -- ufix1
        AXI4_Lite_BRESP                   :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
        AXI4_Lite_BVALID                  :   OUT   std_logic;  -- ufix1
        AXI4_Lite_ARREADY                 :   OUT   std_logic;  -- ufix1
        AXI4_Lite_RDATA                   :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI4_Lite_RRESP                   :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
        AXI4_Lite_RVALID                  :   OUT   std_logic  -- ufix1
        );
END parallel_8_sim_phase_voltages;


ARCHITECTURE rtl OF parallel_8_sim_phase_voltages IS

  -- Component Declarations
  COMPONENT parallel_8_sim_phase_voltages_reset_sync
    PORT( clk                             :   IN    std_logic;  -- ufix1
          reset_in                        :   IN    std_logic;  -- ufix1
          reset_out                       :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT parallel_8_sim_phase_voltages_axi_lite
    PORT( reset                           :   IN    std_logic;
          AXI4_Lite_ACLK                  :   IN    std_logic;  -- ufix1
          AXI4_Lite_ARESETN               :   IN    std_logic;  -- ufix1
          AXI4_Lite_AWADDR                :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
          AXI4_Lite_AWVALID               :   IN    std_logic;  -- ufix1
          AXI4_Lite_WDATA                 :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI4_Lite_WSTRB                 :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
          AXI4_Lite_WVALID                :   IN    std_logic;  -- ufix1
          AXI4_Lite_BREADY                :   IN    std_logic;  -- ufix1
          AXI4_Lite_ARADDR                :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
          AXI4_Lite_ARVALID               :   IN    std_logic;  -- ufix1
          AXI4_Lite_RREADY                :   IN    std_logic;  -- ufix1
          read_ip_timestamp               :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI4_Lite_AWREADY               :   OUT   std_logic;  -- ufix1
          AXI4_Lite_WREADY                :   OUT   std_logic;  -- ufix1
          AXI4_Lite_BRESP                 :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
          AXI4_Lite_BVALID                :   OUT   std_logic;  -- ufix1
          AXI4_Lite_ARREADY               :   OUT   std_logic;  -- ufix1
          AXI4_Lite_RDATA                 :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI4_Lite_RRESP                 :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
          AXI4_Lite_RVALID                :   OUT   std_logic;  -- ufix1
          write_axi_enable                :   OUT   std_logic;  -- ufix1
          write_theta_el_offset_AXI       :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En20
          write_u_dc_link_voltage_AXI     :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          reset_internal                  :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  COMPONENT parallel_8_sim_phase_voltages_dut
    PORT( clk                             :   IN    std_logic;  -- ufix1
          reset                           :   IN    std_logic;
          dut_enable                      :   IN    std_logic;  -- ufix1
          theta_el                        :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En20
          theta_el_offset_AXI             :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En20
          u_dc_link_voltage_AXI           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Index                           :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32
          done_delay_compensation         :   IN    std_logic;  -- ufix1
          done_min_cost_function_and_vopt :   IN    std_logic;  -- ufix1
          current_valid_in                :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          done_phase_voltages             :   OUT   std_logic;  -- ufix1
          phase_voltages_per_switching_state_0 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_1 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_2 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_3 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_4 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_5 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_6 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_7 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_8 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_9 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_10 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_11 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_12 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_13 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_14 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_15 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_16 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_17 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_18 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_19 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_20 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_21 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_22 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_23 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_24 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_25 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_26 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_27 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_28 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_29 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_30 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_31 :   OUT   std_logic_vector(23 DOWNTO 0)  -- sfix24_En11
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : parallel_8_sim_phase_voltages_reset_sync
    USE ENTITY work.parallel_8_sim_phase_voltages_reset_sync(rtl);

  FOR ALL : parallel_8_sim_phase_voltages_axi_lite
    USE ENTITY work.parallel_8_sim_phase_voltages_axi_lite(rtl);

  FOR ALL : parallel_8_sim_phase_voltages_dut
    USE ENTITY work.parallel_8_sim_phase_voltages_dut(rtl);

  -- Signals
  SIGNAL reset                            : std_logic;
  SIGNAL ip_timestamp                     : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL reset_cm                         : std_logic;  -- ufix1
  SIGNAL reset_internal                   : std_logic;  -- ufix1
  SIGNAL reset_before_sync                : std_logic;  -- ufix1
  SIGNAL AXI4_Lite_BRESP_tmp              : std_logic_vector(1 DOWNTO 0);  -- ufix2
  SIGNAL AXI4_Lite_RDATA_tmp              : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI4_Lite_RRESP_tmp              : std_logic_vector(1 DOWNTO 0);  -- ufix2
  SIGNAL write_axi_enable                 : std_logic;  -- ufix1
  SIGNAL write_theta_el_offset_AXI        : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL write_u_dc_link_voltage_AXI      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL theta_el_unsigned                : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL theta_el_sig                     : signed(23 DOWNTO 0);  -- sfix24_En20
  SIGNAL Index_unsigned                   : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL Index_sig                        : signed(31 DOWNTO 0);  -- sfix32
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL done_phase_voltages_sig          : std_logic;  -- ufix1
  SIGNAL phase_voltages_per_switching_state_0_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_1_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_2_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_3_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_4_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_5_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_6_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_7_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_8_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_9_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_10_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_11_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_12_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_13_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_14_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_15_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_16_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_17_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_18_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_19_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_20_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_21_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_22_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_23_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_24_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_25_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_26_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_27_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_28_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_29_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_30_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_31_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_31_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_30_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_29_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_28_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_27_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_26_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_25_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_24_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_23_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_22_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_21_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_20_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_19_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_18_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_17_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_16_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_15_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_14_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_13_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_12_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_11_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_10_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_9_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_8_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_7_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_6_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_5_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_4_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_3_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_2_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_1_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_0_sig_signed : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_tmp : unsigned(767 DOWNTO 0);  -- ufix768

BEGIN
  u_parallel_8_sim_phase_voltages_reset_sync_inst : parallel_8_sim_phase_voltages_reset_sync
    PORT MAP( clk => IPCORE_CLK,  -- ufix1
              reset_in => reset_before_sync,  -- ufix1
              reset_out => reset
              );

  u_parallel_8_sim_phase_voltages_axi_lite_inst : parallel_8_sim_phase_voltages_axi_lite
    PORT MAP( reset => reset,
              AXI4_Lite_ACLK => AXI4_Lite_ACLK,  -- ufix1
              AXI4_Lite_ARESETN => AXI4_Lite_ARESETN,  -- ufix1
              AXI4_Lite_AWADDR => AXI4_Lite_AWADDR,  -- ufix16
              AXI4_Lite_AWVALID => AXI4_Lite_AWVALID,  -- ufix1
              AXI4_Lite_WDATA => AXI4_Lite_WDATA,  -- ufix32
              AXI4_Lite_WSTRB => AXI4_Lite_WSTRB,  -- ufix4
              AXI4_Lite_WVALID => AXI4_Lite_WVALID,  -- ufix1
              AXI4_Lite_BREADY => AXI4_Lite_BREADY,  -- ufix1
              AXI4_Lite_ARADDR => AXI4_Lite_ARADDR,  -- ufix16
              AXI4_Lite_ARVALID => AXI4_Lite_ARVALID,  -- ufix1
              AXI4_Lite_RREADY => AXI4_Lite_RREADY,  -- ufix1
              read_ip_timestamp => std_logic_vector(ip_timestamp),  -- ufix32
              AXI4_Lite_AWREADY => AXI4_Lite_AWREADY,  -- ufix1
              AXI4_Lite_WREADY => AXI4_Lite_WREADY,  -- ufix1
              AXI4_Lite_BRESP => AXI4_Lite_BRESP_tmp,  -- ufix2
              AXI4_Lite_BVALID => AXI4_Lite_BVALID,  -- ufix1
              AXI4_Lite_ARREADY => AXI4_Lite_ARREADY,  -- ufix1
              AXI4_Lite_RDATA => AXI4_Lite_RDATA_tmp,  -- ufix32
              AXI4_Lite_RRESP => AXI4_Lite_RRESP_tmp,  -- ufix2
              AXI4_Lite_RVALID => AXI4_Lite_RVALID,  -- ufix1
              write_axi_enable => write_axi_enable,  -- ufix1
              write_theta_el_offset_AXI => write_theta_el_offset_AXI,  -- sfix24_En20
              write_u_dc_link_voltage_AXI => write_u_dc_link_voltage_AXI,  -- ufix32
              reset_internal => reset_internal  -- ufix1
              );

  u_parallel_8_sim_phase_voltages_dut_inst : parallel_8_sim_phase_voltages_dut
    PORT MAP( clk => IPCORE_CLK,  -- ufix1
              reset => reset,
              dut_enable => write_axi_enable,  -- ufix1
              theta_el => std_logic_vector(theta_el_sig),  -- sfix24_En20
              theta_el_offset_AXI => write_theta_el_offset_AXI,  -- sfix24_En20
              u_dc_link_voltage_AXI => write_u_dc_link_voltage_AXI,  -- ufix32
              Index => std_logic_vector(Index_sig),  -- sfix32
              done_delay_compensation => done_delay_compensation,  -- ufix1
              done_min_cost_function_and_vopt => done_min_cost_function_and_vopt,  -- ufix1
              current_valid_in => current_valid_in,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              done_phase_voltages => done_phase_voltages_sig,  -- ufix1
              phase_voltages_per_switching_state_0 => phase_voltages_per_switching_state_0_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_1 => phase_voltages_per_switching_state_1_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_2 => phase_voltages_per_switching_state_2_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_3 => phase_voltages_per_switching_state_3_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_4 => phase_voltages_per_switching_state_4_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_5 => phase_voltages_per_switching_state_5_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_6 => phase_voltages_per_switching_state_6_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_7 => phase_voltages_per_switching_state_7_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_8 => phase_voltages_per_switching_state_8_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_9 => phase_voltages_per_switching_state_9_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_10 => phase_voltages_per_switching_state_10_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_11 => phase_voltages_per_switching_state_11_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_12 => phase_voltages_per_switching_state_12_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_13 => phase_voltages_per_switching_state_13_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_14 => phase_voltages_per_switching_state_14_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_15 => phase_voltages_per_switching_state_15_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_16 => phase_voltages_per_switching_state_16_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_17 => phase_voltages_per_switching_state_17_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_18 => phase_voltages_per_switching_state_18_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_19 => phase_voltages_per_switching_state_19_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_20 => phase_voltages_per_switching_state_20_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_21 => phase_voltages_per_switching_state_21_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_22 => phase_voltages_per_switching_state_22_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_23 => phase_voltages_per_switching_state_23_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_24 => phase_voltages_per_switching_state_24_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_25 => phase_voltages_per_switching_state_25_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_26 => phase_voltages_per_switching_state_26_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_27 => phase_voltages_per_switching_state_27_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_28 => phase_voltages_per_switching_state_28_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_29 => phase_voltages_per_switching_state_29_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_30 => phase_voltages_per_switching_state_30_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_31 => phase_voltages_per_switching_state_31_sig  -- sfix24_En11
              );

  ip_timestamp <= unsigned'(X"83D9AE40");

  reset_cm <=  NOT IPCORE_RESETN;

  reset_before_sync <= reset_cm OR reset_internal;

  theta_el_unsigned <= unsigned(theta_el);

  theta_el_sig <= signed(theta_el_unsigned);

  Index_unsigned <= unsigned(Index);

  Index_sig <= signed(Index_unsigned);

  done_phase_voltages <= done_phase_voltages_sig;

  phase_voltages_per_switching_state_31_sig_signed <= signed(phase_voltages_per_switching_state_31_sig);

  phase_voltages_per_switching_state_30_sig_signed <= signed(phase_voltages_per_switching_state_30_sig);

  phase_voltages_per_switching_state_29_sig_signed <= signed(phase_voltages_per_switching_state_29_sig);

  phase_voltages_per_switching_state_28_sig_signed <= signed(phase_voltages_per_switching_state_28_sig);

  phase_voltages_per_switching_state_27_sig_signed <= signed(phase_voltages_per_switching_state_27_sig);

  phase_voltages_per_switching_state_26_sig_signed <= signed(phase_voltages_per_switching_state_26_sig);

  phase_voltages_per_switching_state_25_sig_signed <= signed(phase_voltages_per_switching_state_25_sig);

  phase_voltages_per_switching_state_24_sig_signed <= signed(phase_voltages_per_switching_state_24_sig);

  phase_voltages_per_switching_state_23_sig_signed <= signed(phase_voltages_per_switching_state_23_sig);

  phase_voltages_per_switching_state_22_sig_signed <= signed(phase_voltages_per_switching_state_22_sig);

  phase_voltages_per_switching_state_21_sig_signed <= signed(phase_voltages_per_switching_state_21_sig);

  phase_voltages_per_switching_state_20_sig_signed <= signed(phase_voltages_per_switching_state_20_sig);

  phase_voltages_per_switching_state_19_sig_signed <= signed(phase_voltages_per_switching_state_19_sig);

  phase_voltages_per_switching_state_18_sig_signed <= signed(phase_voltages_per_switching_state_18_sig);

  phase_voltages_per_switching_state_17_sig_signed <= signed(phase_voltages_per_switching_state_17_sig);

  phase_voltages_per_switching_state_16_sig_signed <= signed(phase_voltages_per_switching_state_16_sig);

  phase_voltages_per_switching_state_15_sig_signed <= signed(phase_voltages_per_switching_state_15_sig);

  phase_voltages_per_switching_state_14_sig_signed <= signed(phase_voltages_per_switching_state_14_sig);

  phase_voltages_per_switching_state_13_sig_signed <= signed(phase_voltages_per_switching_state_13_sig);

  phase_voltages_per_switching_state_12_sig_signed <= signed(phase_voltages_per_switching_state_12_sig);

  phase_voltages_per_switching_state_11_sig_signed <= signed(phase_voltages_per_switching_state_11_sig);

  phase_voltages_per_switching_state_10_sig_signed <= signed(phase_voltages_per_switching_state_10_sig);

  phase_voltages_per_switching_state_9_sig_signed <= signed(phase_voltages_per_switching_state_9_sig);

  phase_voltages_per_switching_state_8_sig_signed <= signed(phase_voltages_per_switching_state_8_sig);

  phase_voltages_per_switching_state_7_sig_signed <= signed(phase_voltages_per_switching_state_7_sig);

  phase_voltages_per_switching_state_6_sig_signed <= signed(phase_voltages_per_switching_state_6_sig);

  phase_voltages_per_switching_state_5_sig_signed <= signed(phase_voltages_per_switching_state_5_sig);

  phase_voltages_per_switching_state_4_sig_signed <= signed(phase_voltages_per_switching_state_4_sig);

  phase_voltages_per_switching_state_3_sig_signed <= signed(phase_voltages_per_switching_state_3_sig);

  phase_voltages_per_switching_state_2_sig_signed <= signed(phase_voltages_per_switching_state_2_sig);

  phase_voltages_per_switching_state_1_sig_signed <= signed(phase_voltages_per_switching_state_1_sig);

  phase_voltages_per_switching_state_0_sig_signed <= signed(phase_voltages_per_switching_state_0_sig);

  phase_voltages_per_switching_state_tmp <= unsigned(phase_voltages_per_switching_state_31_sig_signed) & unsigned(phase_voltages_per_switching_state_30_sig_signed) & unsigned(phase_voltages_per_switching_state_29_sig_signed) & unsigned(phase_voltages_per_switching_state_28_sig_signed) & unsigned(phase_voltages_per_switching_state_27_sig_signed) & unsigned(phase_voltages_per_switching_state_26_sig_signed) & unsigned(phase_voltages_per_switching_state_25_sig_signed) & unsigned(phase_voltages_per_switching_state_24_sig_signed) & unsigned(phase_voltages_per_switching_state_23_sig_signed) & unsigned(phase_voltages_per_switching_state_22_sig_signed) & unsigned(phase_voltages_per_switching_state_21_sig_signed) & unsigned(phase_voltages_per_switching_state_20_sig_signed) & unsigned(phase_voltages_per_switching_state_19_sig_signed) & unsigned(phase_voltages_per_switching_state_18_sig_signed) & unsigned(phase_voltages_per_switching_state_17_sig_signed) & unsigned(phase_voltages_per_switching_state_16_sig_signed) & unsigned(phase_voltages_per_switching_state_15_sig_signed) & unsigned(phase_voltages_per_switching_state_14_sig_signed) & unsigned(phase_voltages_per_switching_state_13_sig_signed) & unsigned(phase_voltages_per_switching_state_12_sig_signed) & unsigned(phase_voltages_per_switching_state_11_sig_signed) & unsigned(phase_voltages_per_switching_state_10_sig_signed) & unsigned(phase_voltages_per_switching_state_9_sig_signed) & unsigned(phase_voltages_per_switching_state_8_sig_signed) & unsigned(phase_voltages_per_switching_state_7_sig_signed) & unsigned(phase_voltages_per_switching_state_6_sig_signed) & unsigned(phase_voltages_per_switching_state_5_sig_signed) & unsigned(phase_voltages_per_switching_state_4_sig_signed) & unsigned(phase_voltages_per_switching_state_3_sig_signed) & unsigned(phase_voltages_per_switching_state_2_sig_signed) & unsigned(phase_voltages_per_switching_state_1_sig_signed) & unsigned(phase_voltages_per_switching_state_0_sig_signed);

  phase_voltages_per_switching_state <= std_logic_vector(phase_voltages_per_switching_state_tmp);

  AXI4_Lite_BRESP <= AXI4_Lite_BRESP_tmp;

  AXI4_Lite_RDATA <= AXI4_Lite_RDATA_tmp;

  AXI4_Lite_RRESP <= AXI4_Lite_RRESP_tmp;

END rtl;

