Hardware Security Assessor,"         This role is reporting to the Head of Hardware Security Assessment within the NXP Crypto & Security group, and is located at the NXP sites in Delft & Eindhoven; Gratkorn, Austria; Glasgow in the UK; Hamburg in Germany; Toulouse, France; Austin, USA and Noida, India                 The responsibilities of this exciting, varied role will include:           Security assessment and review of hardware SoC/IC security architectures and security scope specifications.         Detailed hardware implementation security reviews (RTL, IP integration, IC design, SoC system).         Assessment of effectiveness of hardware security mechanisms / countermeasures.         Work with Security Architects to innovate solutions to security-related problems.         Apply the NXP Security Maturity Process on product developments in order to reduce security risks with products.         Provide consultation on specific areas of security expertise and on the NXP Security Maturity Process.         Provide a technical interface point between product development teams and the NXP Crypto & Security group.         Support security certification, international security standards, and project management flows by application of the NXP Security Maturity Process.         Keep up to date with best practices and developments in the SoC/IC security industry (particularly in any areas of expertise).               To ensure your successful performance in this role, the following is desired:           BSEE or MSEE or PHD preferred in Security Engineering or Electronic Engineering.         Have good knowledge of SoC/IC architectures of embedded devices.         Have good knowledge in the design and development of embedded secure systems.         Have knowledge of Hardware Description Languages (System Verilog, VHDL), schematics and layout.         Have a strong security background and understanding of security concepts and foundations including cryptography.         Have an appreciation of embedded firmware/software and how this works in combination with hardware.         Have knowledge of security certification schemes (eg Common Criteria, SESIP, FIPS, OSCCA) and international security standards (eg ISO21434, IEC62443) would be advantageous.               Furthermore you :           Are comfortable working alone and in teams         Are flexible and adaptable         Are willing to travel when needed (typically 2 -3 times per year)       ",2.90E+11,29-02-2024,29-05-2024,EducationalOccupationalCredential,84,Engineering - Hardware & Networks,FPGA Engineer,Electronic Components / Semiconductors,"VHDL, Project management, SOC, IC design, Consulting, System verilog, Hardware, Firmware, RTL, Cryptography",-,9am-6pm,"Full Time, Permanent",NXP Semiconductors,Organization,NXP Semiconductors,https://img.naukimg.com/logo_images/groups/v1/2422044.gif,Noida,Noida,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,FPGA Engineer
Senior Engineer / Lead Engineer - FPGA,"     You will be engaged in end-to-end system development involving complex modules - related to carrier-grade optical transmission / Ethernet switch/aggregation/wireless product development.      You will work very closely with Product-Line Management team, Product Verification team to understand the customer requirement to incorporate innovativeness and value-additions to product development.      You will refer standards, plan and execute the module level design and verification.      You will also work closely with HW SW architects to understand and influence the module level design/architecture and implement the design changes in Verilog or SV.      You will validate the design and work closely with other teams / members still the product verification cycle.            Skills:          Strong digital design concepts      RTL front end design experience in Verilog and/or VHDL and/or SV is must      Good understanding of FPGA architecture of leading vendors is must      Experience in micro-architecture design/development is must      Experience in Static timing analysis, timing constrains, clock-domain crossing is must      Hands-on experience with EDA tools on timing closure is must      Experience in verification/simulation tools is must      Experience in either OTN (ITU-T G.709) or Ethernet (802.3) or SONET/SDH is must      Knowledge of scripting languages Perl, Python, TCL is preferred      Knowledge of version control systems like svn/cvs is preferred      Experience with FPGA test automation / regression is preferred      Familiarity with encryption / authentication algorithms or protocols is preferred      Good documentation and communication skills      Evaluate and make decisions around the use of new or existing technologies and tools      Ability to guide /mentor junior members of team      ",161000000000.0,16-11-2023,14-02-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,FPGA Engineer,Telecom / ISP,"VHDL, Simulation, static timing analysis, FPGA, Digital design, Verilog, Ethernet, Perl, Python",-,9am-6pm,"Full Time, Permanent",Tejas Networks,Organization,Tejas Networks,https://img.naukimg.com/logo_images/groups/v1/748558.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,FPGA Engineer
RTL Validation- Verification Engineer,"     Develop Test Plans: Collaborate with design and development teams to understand product requirements and develop comprehensive test plans for functional verification and validation.        Testbench Development: Design and implement testbenches and test cases using hardware description languages (HDL) such as Verilog or SystemVerilog.      Simulation & Emulation: Utilize simulation and emulation tools to validate the functional correctness, code coverage, and timing.      Debugging & Troubleshooting: Identify and resolve issues found during verification and validation, collaborating with design engineers to address bugs and improve RTL quality.      Test Automation: Implement automated test frameworks and scripts to increase the efficiency and scalability of the verification and validation process.      Documentation: Prepare clear and detailed reports documenting the test results, validation findings, and any design-related issues.      Continuous Improvement: Contribute to process improvement initiatives to enhance verification and validation methodologies and ensure continuous RTL quality enhancement.        ",200000000000.0,20-03-2024,18-06-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,FPGA Engineer,Electronic Components / Semiconductors,"FPGA, Director, System software, RTL, Emulators",-,9am-6pm,"Full Time, Permanent",Morphing Machines,Organization,Morphing Machines,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,FPGA Engineer
FPGA - Embedded Engineer,"     A dynamic startup is currently working on creating the most significant cluster of Synthetic Aperture Radar and AIS satellites for comprehensive ocean surveillance     They work in collaboration with NASA and the US Space Force and have received substantial investments from prominent backers in India     The ideal candidate will be a part of the Earth Observation Satellite Payload Development Team             Responsibilities:           As a member of the Earth Observation Satellite Payload Development Team, you will play a crucial role in designing and implementing FPGA-based digital solutions for the controller of SAR Payload     This project involves developing logic for High-Speed Data Converter interfaces, digital signal processing, and control logic, including bus interfaces and state machines             Develop RTL code to implement FPGA-based digital designs for the payload controller of SAR Payload.     Design the micro-architecture and code assigned modules in VHDL/Verilog.     Debug code using tools such as ChipScope and other debugging techniques.     Create test benches for verifying the design.     Perform FPGA debugging and hardware/software integration.         Qualifications:         B.Tech/MS/M.Tech. in computer or electrical engineering, or a related field     4+ years of experience in completing FPGA projects.     Hands-on coding experience in VHDL and/or Verilog coding.     Experience in targeting Xilinx and Microchip FPGAs.     Expertise in implementing designs with multiple clock domains.     A deep understanding of appropriate coding styles for FPGAs, with a focus on trade-offs for density and speed.     Experience in RTL implementation of DSP (Digital Signal Processing) algorithms will be highly valued.     Familiarity with interfaces like JESD, UART, Aurora, DRAM, SRAM, etc.     ? ",271000000000.0,27-09-2023,26-12-2023,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,FPGA Engineer,Banking,"Electrical engineering, VHDL, FPGA, Coding, SAR, Verilog, Digital signal processing, RTL, Xilinx, Microchip",-,9am-6pm,"Full Time, Permanent",Elevation Capital,Organization,Elevation Capital,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,FPGA Engineer
FPGA Design Engineer,"   We areseeking experienced FPGA Design Engineers to join our dynamic team inBangalore. As a crucial part of our hardware development team, you will beresponsible for designing and implementing FPGA-based solutions forcutting-edge projects.             Key Responsibilities:             Design, develop, and verify FPGA firmware for advanced applications.         Collaborate with cross-functional teams to define system requirements and specifications.         Implement and optimize FPGA designs using VHDL and Verilog.         Work on Ethernet and PCIe interfaces, ensuring compatibility and functionality.         Conduct design simulations, debugging, and testing to ensure performance and reliability.         Troubleshoot and resolve design issues in a timely manner.             Requirements:             Bachelor's/Master's degree in Electrical Engineering, Computer Engineering, or related field.         6-12 years of hands-on experience in FPGA design.         Proficiency in VHDL and Verilog for FPGA development.         Strong understanding and practical experience with Ethernet and PCIe protocols.         Ability to work independently and collaboratively in a team environment.         Excellent problem-solving and debugging skills.         Effective communication skills to articulate ideas and interact within cross-functional teams.     ",2.90E+11,29-02-2024,29-05-2024,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,FPGA Engineer,IT Services & Consulting,"vhdl, verilog hdl, rtl design, axi, fpga, modelsim, hardware development, rtl coding, debugging, i2c, protocols, system verilog, firmware, communication skills, xilinx ise, asic, asic verification, c, rtl, spi, uvm, verilog, asic design, ethernet, fpga design, uart, pcie",-,9am-6pm,"Full Time, Permanent",Meithee Tech,Organization,Meithee Tech,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,FPGA Engineer
Application Engineer - FPGA / ASIC,"   Providing Pre &Post Sales Support of the Products to the clients         Providing Technical Support on relevant FPGA/ASIC tools         Proposing solutions based on customer requirements.         Helping Sales team to close the pre-sales activities         Mandatory Skill Set:         RTL(VHDL/Verilog), FPGA Design & Verification Flow , ASIC Design & Verification Flow     good basic knowledge in analog and digital electronics.   ",10424500469,01-04-2024,30-06-2024,EducationalOccupationalCredential,1,Engineering - Hardware & Networks,FPGA Engineer,Electronics Manufacturing,"Process design, Design verification, ASIC, VHDL, FPGA, Analog, Verilog, Telecommunication, Sales process, Technical support",-,9am-6pm,"Full Time, Permanent",Coreel Technologies,Organization,Coreel Technologies,https://img.naukimg.com/logo_images/groups/v1/1252334.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,FPGA Engineer
Lead FPGA Engineer," We are looking for a FPGA design engineer for developing the electronics of electro-optical devices.        Design and Development of low power, low latency, image processing electronics.          Be responsible for Electronic Logic design and coding in Hardware Description Language on FPGA.          Create FPGA validation environment          Set up the test procedures and test benches for design validation          Run simulations to ensure the desired results are being achieved          Efficiently carry out debugging activities          Create detailed design documents          Maintain records of all the development activities          Interact and Engage with external developers/partner to successfully complete the design project.    ",2.41E+11,24-07-2023,22-10-2023,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,FPGA Engineer,Defence & Aerospace,"VHDL, Image processing, FPGA, Coding, Design validation, Verilog, Debugging, Electronics, Logic design, Xilinx",-,9am-6pm,"Full Time, Permanent",MKU,Organization,MKU,https://img.naukimg.com/logo_images/groups/v1/1637448.gif,Gurugram,Gurugram,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,FPGA Engineer
FPGA / RTL Design Engineer," Perform RTLcoding, simulation, synthesis, and verification using industry-standard tools and methodologies.     Conduct system-level integration and debugging of FPGA- based prototypes.     Generate design documentation, including specifications, test plans, and reports.     Stay up to date with the latest developments in wireless communication standards and technologies.                     ",80524500891,08-05-2024,06-08-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,FPGA Engineer,IT Services & Consulting,"simulation, xilinx, digital design, vhdl, wireless communication, verilog hdl, rtl design, fpga, modelsim, rtl coding, debugging, digital electronics, system verilog, xilinx ise, synthesis, matlab, sta, c, rtl, uvm, verilog, asic design, vivado, fpga design, wireless, vlsi",-,9am-6pm,"Full Time, Permanent",Convey Tech Labs,Organization,Convey Tech Labs,https://img.naukimg.com/logo_images/groups/v1/3257570.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,FPGA Engineer
Senior Lead Engineer FPGA,"       FPGA-based Pre-Silicon validation Platform development for IP and Subsystems         IP/SS Design porting and implementation for FPGA         Development & bring-up of Pre-Silicon Validation platforms like Palladium/ZeBU/Veloce or FPGA for the IP/SOC Validation         Development and execution of system use case scenarios         Ability to work well as part of a team              Knowledge/Skills             8-12 years of experience in developing FPGA-based prototype platforms for multi-million gate IP/Subsystem/SoC          Should be able to understand system level environment for MicroControllers         Planning Test strategy, creating test plan, and test code development to address functional and performance requirements of the IP/Subsystem.         Experience with Verilog/System Verilog/VHDL and working knowledge of C/C++         Working knowledge of Palladium & FPGA platform         Expertise in using validation environment test equipment eg Logic Analyzers, Oscilloscope, Protocol Analyzers etc         Experience in working on ARM/RISC-V core architectures would be an advantage.         Applicants must be willing to work in Noida       ",1.90E+11,19-03-2024,17-06-2024,EducationalOccupationalCredential,96,Engineering - Hardware & Networks,FPGA Engineer,Electronic Components / Semiconductors,"C++, VHDL, Prototype, Test strategy, FPGA, SOC, oscilloscope, Test planning, System verilog, silicon validation",-,9am-6pm,"Full Time, Permanent",NXP Semiconductors,Organization,NXP Semiconductors,https://img.naukimg.com/logo_images/groups/v1/2422044.gif,Noida,Noida,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,FPGA Engineer
FPGA Design Engineer,"Design complex FPGA-based test solutions Develop Verilog code for system blocks Optimize size/timing of FPGA design Perform place & route, timing optimization for Xilinx/Altera Improve test environment Hardware debugging using industry-standard equipment Work with serial protocols (I2C, SPI, UART, etc.) Understand high-speed memory interfaces, develop glue logic Independently handle RTL design, simulation, verification Participate in RTL design, verification, FPGA partitioning, testing Emulation ownership for block/subsystem Collaborate with firmware, software, and verification team",3.01E+11,30-05-2024,28-08-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,FPGA Engineer,Electronic Components / Semiconductors,"FPGA, Vivado, RTL, Xilinx, IP development, RTL design, Vivado ISE, FPGA Design Engineer, Verilog, Quartus Prime",-,9am-6pm,"Full Time, Permanent",Granite River Labs,Organization,Granite River Labs,https://img.naukimg.com/logo_images/groups/v1/1271920.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,FPGA Engineer
RTL / FPGA Design Engineer,"       BE/B.Tech in Electronics/Electronics & Communication or ME/M.Tech in Electronics/VLSI Design or closely related degree              Ahmedabad, Bangalore          Roles & Responsibilities        RTL programming (Verilog/System Verilog or VHDL).          Knowledge of complete FPGA Design Development flow.          Hands-on with FPGA Development Tools (Quartus, Modelsim, Vivado, Xilinx ISE, Libero, etc.).          Functional verification using Verilog/System Verilog or VHDL.          RTL Code Optimization to meet timings and fit on-chip resources.          Support all phases of FPGA based product development activities.          System Architecture Design.          Testing and troubleshooting of hardware.        Skills Requirements        BE/B.Tech in Electronics/Electronics & Communication from a recognized university with a good academic record.          ME/M.Tech in Electronics/VLSI Design from a recognized university with a good academic record.          Experience with Verilog/SystemVerilog or VHDL for design and verification.          In-depth understanding of FPGA design flow/methodology, IP integration, and design collateral.          Should be able to develop the small blocks of IP from scratch and do basic functional verification.          Should be familiar with protocols like SPI, I2C, UART and AXI.          Understanding of standard / specification / application for IP design or system design.          Knowledge of Altera Quartus II Tool, Questasim, Modelsim.          Knowledge of Xilinx tools like ISE, and Vivado.          Knowledge of Microsemi tools like libero.          Knowledge of USB, Ethernet, and external memories such as DDR, QDR RAM and QSPI-NOR based Flash.        Personal Competency        Self-motivated to learn and contribute.          Ability to work effectively with global teams.          Able and willing to work in a team-oriented, collaborative environment.          A demonstrated ability to prioritize and execute tasks so as to achieve goals in an innovative, fast-paced, and often high-pressure environment.          Proven analytical and creative problem-solving abilities.          Passionate about writing clean and neat code that adheres to coding guidelines.      ",70524501515,07-05-2024,05-08-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,FPGA Engineer,Electronic Components / Semiconductors,"VHDL, Coding, USB, Analytical, Verilog, System design, System verilog, Troubleshooting, Xilinx, SPI",-,9am-6pm,"Full Time, Permanent",Aumraj Design Systems,Organization,Aumraj Design Systems,https://img.naukri.com/logo_images/v3/4320742.gif,"Ahmedabad, Bengaluru","Ahmedabad, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,FPGA Engineer
Embedded  Firmware / Hardware  IV & V Engineer ( FPGA-VHDL) Banglore,Review of artefacts all phases of Development Life Cycle for DO-254 compliance check Review of Hardware Verification & Validation Results Reports & generate review report Analysis of the models/ VHDL code for compliance to the Requirements and Design Required Candidate profile FOR DETAIL JD PLEASE CLICK BELOW LINK  https://forms.gle/EbN7UixqbhHXAWbf8 Exp in Code Analysis using tools like Matlab/Simulink/Vivado etc Knowledge on Hardware Design Verification & it comp.report,50624007573,05-06-2024,03-09-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,FPGA Engineer,IT Services & Consulting,"VHDL, FPGA, Vivado, Simulink, MATLAB, DO 254",-,9am-6pm,"Full Time, Permanent",Ushema Mansystem,Organization,Ushema Mansystem,-,"Bangalore Rural, Bengaluru","Bangalore Rural, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,FPGA Engineer
FPGA Verification Engineer,"   We are looking for a Digital Design Verification Engineer to work on verification of FPGA based acceleration platform for low latency algorithmic trading. The engineer will closely engage with the FPGA design team at AlphaGrep and will be responsible for development of verification strategy, testbench and debug of FPGA based accelerators.          Primary Purpose of this Position          Unit, system and board level functional and performance verification of FPGA based accelerators and their sub modules using UVM and FPGA debug tools         Main Duties of this Position               Planning and strategy development for thorough verification of design units and complete FPGA system     Undertake specification capture, refinement and documentation for legacy and planned designs.     Ownership of test-plan documentation, review and implementation using best in class practices     Authoring of crisp supporting documentation for various stages of verification including but not limited to bug-reports, coverage closure and sign off documentation.     Build robust, reusable test-benches from ground up using UVM with due attention to portability and coverage goals.     Development of SystemVerilog models to capture exact design intent both in terms of performance and functionality.     Verifying key functionalities of the design on FPGA, prior to deployment.     Provide progress/technical updates to the project manager     Provide project schedule estimates and technical risk identification     Contribute to peer design reviews     Ensure that all business activity is conducted in line with company values, policies and ethics codes of conduct.     Undertake any other activity as reasonably requested by management               Knowledge, Skills & Experience:            Essential          Degree qualified in electronics/ engineering related subject (preferably at 2.1 hons or higher); however, experience will be considered in lieu of formal academic qualifications     At least 2 years of experience in Design Verification using UVM, preferably in the communications industry     Excellent analytical and debug skills. Candidates must use their imagination to create stimulus, functional checkers, performance checkers and cover-points to stress-verify the design.     An appreciation of digital hardware design     Experience in developing self-contained UVM based testbenches and BFMs     Documentation: Requirements, interface specification, test specifications                 Highly desirable         An appreciation of other engineering disciplines; Software, processor architecture and digital design in general     Familiarity with digital communications protocols and general networking experience     Experience of debugging FPGAs using Integrated Logic Analyzer     Working knowledge of the following engineering tools; QuestaSim or similar, Xilinx ISE/EDK, C/C++, Soc Level Verification     Scripting; tcl, perl               Special Features of this position:            Ability to work individually and in a team     Innovative thinker and problem solver     Ability to effectively research and solve complex technical issues     Possession of excellent interpersonal skills               Behaviours:            Strong team player     Good attention to detail.     Respectful to others     Good communication skills     Good problem solving skills     Proactive self-starter     Structured and organized     Flexible and adaptable     ",10224500199,01-02-2024,01-05-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,FPGA Engineer,Banking,"C++, Networking, FPGA, Digital design, Analytical, SOC, Hardware design, Test planning, Perl, UVM",-,9am-6pm,"Full Time, Permanent",Alphagrep Securities,Organization,Alphagrep Securities,-,"Mumbai, Bengaluru","Mumbai, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,FPGA Engineer
RTL Engineer,"     RTL Design: Create RTL descriptions of digital circuits using hardware description languages (HDLs) such as System Verilog or Chisel, adhering to design specifications and architectural requirements.       Architecture Understanding: Collaborate with design architects to understand the high-level architecture and specifications of digital components.     Coding and Synthesis: Write clean and efficient RTL code that accurately represents the intended functionality?Synthesize RTL code to gate-level representations.     Timing Closure: Work to achieve timing closure by optimizing and iterating RTL code based on synthesis results and timing analysis.     Functional Verification: Collaborate with verification engineers to ensure that the RTL code functions correctly through simulation and debugging.     Collaboration: Work closely with cross-functional teams, including verification, physical design, and software development teams, to ensure the successful integration of digital designs.     Documentation: Create and maintain clear and detailed design documentation, including specifications, design guides, and coding standards.     Continuous Learning: Stay updated with industry trends, new technologies, and best practices related to digital design and RTL coding.   ",2.00E+11,20-03-2024,18-06-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,FPGA Engineer,Electronic Components / Semiconductors,"FPGA, Director, System software, RTL, Emulators",-,9am-6pm,"Full Time, Permanent",Morphing Machines,Organization,Morphing Machines,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,FPGA Engineer
FPGA Developer,"""We are hiring for  FPGA Developer  at  Hyderabad & Pune  Locations"" Role:   FPGA Developer  Work Experience: 5 to 10 Years Location: Hyderabad And Pune Job Description:   At least 5 years of experience in FPGA designing Experience in VHDL / Verilog programming  Knowledge of modern embedded systems / available System on chips, including all on-chip communication protocols and Peripherals (AXI, I2C, SPI, UART, Ethernet, etc. )  Familiar with measurements and debugging tools (Oscilloscope, logic analyzer, ..etc.)  Knowledge of Xilinx development tools ( Vivado, SDK, HLS) is a plus  Knowledge of Matlab/Simulink is a plus  Teamwork and interpersonal skills are keys in your qualification. Very good English in reading, writing and speaking  More Information: +91 73597 10155 | rushit@tekpillar.com",2.40E+11,11-06-2024,09-09-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,FPGA Engineer,Electronic Components / Semiconductors,"FPGA, RTL, VHDL, Verilog, Embedded Development, FPGA Design, Simulink, MATLAB, Hls, Vivado, Development, SDK, Xilinx, Oscilloscope, System Verilog, RTL Design",-,9am-6pm,"Full Time, Permanent",Tekpillar,Organization,Tekpillar,https://www.naukri.com/hotjobs/images/v3/TEKPILLAR_Jan23.gif,"Hyderabad, Pune","Hyderabad, Pune",-,-,-,15-27.5 Lacs P.A ,,,,,,,,,,,,,,,,,,,,,,,FPGA Engineer
FPGA Professional,     Expertise in FPGA/SOPC Implementations     End-to-End FPGA/System Development     Expertise in Xilinx/Altera FPGA Implementation flow     Logic Estimation     FPGA Selection         ,10324500274,01-03-2024,30-05-2024,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,FPGA Engineer,Telecom / ISP,"FPGA, System development, Xilinx",-,9am-6pm,"Full Time, Permanent",Semicon Technolabs,Organization,Semicon Technolabs,https://img.naukimg.com/logo_images/groups/v1/4078026.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,FPGA Engineer
