Baugh Wooley Multiplier of 8 bit is implemented using structural in Verilog.

Baugh Wooley Multiplier is used to perform multiplication of signed decimal(2's complement).

![image](https://github.com/user-attachments/assets/556b4e84-055f-409d-9a57-d69f3990fe9c) 


