

================================================================
== Vitis HLS Report for 'aes_round_Pipeline_mixColumnsLoop'
================================================================
* Date:           Wed Apr 17 16:02:29 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_Power_Monitor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.982 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       30|  0.300 us|  0.300 us|   30|   30|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                 |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance            |         Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_galois_multiplication_fu_85  |galois_multiplication  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |grp_galois_multiplication_fu_92  |galois_multiplication  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |grp_galois_multiplication_fu_99  |galois_multiplication  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +---------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- mixColumnsLoop  |       28|       28|         7|          7|          7|     4|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    120|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    255|    -|
|Register         |        -|    -|     142|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     142|    375|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln337_fu_128_p2    |         +|   0|  0|  11|           3|           1|
    |icmp_ln337_fu_122_p2   |      icmp|   0|  0|   9|           3|           4|
    |xor_ln343_fu_139_p2    |       xor|   0|  0|   4|           3|           4|
    |xor_ln367_1_fu_198_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln367_2_fu_192_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln367_fu_202_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln372_1_fu_180_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln372_2_fu_175_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln372_fu_186_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln377_1_fu_208_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln377_2_fu_212_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln377_fu_217_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln382_1_fu_223_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln382_2_fu_228_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln382_fu_234_p2    |       xor|   0|  0|   8|           8|           8|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 120|         105|         105|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  42|          8|    1|          8|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2               |   9|          2|    3|          6|
    |grp_galois_multiplication_fu_85_a  |  20|          4|    8|         32|
    |grp_galois_multiplication_fu_85_b  |  20|          4|    4|         16|
    |grp_galois_multiplication_fu_92_a  |  20|          4|    8|         32|
    |grp_galois_multiplication_fu_92_b  |  14|          3|    4|         12|
    |grp_galois_multiplication_fu_99_a  |  20|          4|    8|         32|
    |grp_galois_multiplication_fu_99_b  |  14|          3|    4|         12|
    |i_fu_40                            |   9|          2|    3|          6|
    |state_address0                     |  25|          5|    4|         20|
    |state_address1                     |  25|          5|    4|         20|
    |state_d0                           |  14|          3|    8|         24|
    |state_d1                           |  14|          3|    8|         24|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 255|         52|   68|        246|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |ap_CS_fsm             |  7|   0|    7|          0|
    |ap_done_reg           |  1|   0|    1|          0|
    |cpy_1_reg_276         |  8|   0|    8|          0|
    |cpy_2_reg_293         |  8|   0|    8|          0|
    |cpy_3_reg_299         |  8|   0|    8|          0|
    |cpy_reg_270           |  8|   0|    8|          0|
    |i_2_reg_247           |  3|   0|    3|          0|
    |i_fu_40               |  3|   0|    3|          0|
    |reg_110               |  8|   0|    8|          0|
    |state_addr_1_reg_265  |  3|   0|    4|          1|
    |state_addr_2_reg_283  |  3|   0|    4|          1|
    |state_addr_3_reg_288  |  4|   0|    4|          0|
    |state_addr_reg_255    |  3|   0|    4|          1|
    |tmp_1_reg_316         |  8|   0|    8|          0|
    |tmp_5_reg_310         |  8|   0|    8|          0|
    |tmp_7_reg_331         |  8|   0|    8|          0|
    |tmp_8_reg_336         |  8|   0|    8|          0|
    |tmp_reg_305           |  8|   0|    8|          0|
    |xor_ln343_reg_260     |  3|   0|    3|          0|
    |xor_ln367_reg_326     |  8|   0|    8|          0|
    |xor_ln372_reg_321     |  8|   0|    8|          0|
    |xor_ln377_reg_342     |  8|   0|    8|          0|
    |xor_ln382_reg_347     |  8|   0|    8|          0|
    +----------------------+---+----+-----+-----------+
    |Total                 |142|   0|  145|          3|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|                 RTL Ports                | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                                    |   in|    1|  ap_ctrl_hs|  aes_round_Pipeline_mixColumnsLoop|  return value|
|ap_rst                                    |   in|    1|  ap_ctrl_hs|  aes_round_Pipeline_mixColumnsLoop|  return value|
|ap_start                                  |   in|    1|  ap_ctrl_hs|  aes_round_Pipeline_mixColumnsLoop|  return value|
|ap_done                                   |  out|    1|  ap_ctrl_hs|  aes_round_Pipeline_mixColumnsLoop|  return value|
|ap_idle                                   |  out|    1|  ap_ctrl_hs|  aes_round_Pipeline_mixColumnsLoop|  return value|
|ap_ready                                  |  out|    1|  ap_ctrl_hs|  aes_round_Pipeline_mixColumnsLoop|  return value|
|grp_galois_multiplication_fu_349_p_din1   |  out|    8|  ap_ctrl_hs|  aes_round_Pipeline_mixColumnsLoop|  return value|
|grp_galois_multiplication_fu_349_p_din2   |  out|    4|  ap_ctrl_hs|  aes_round_Pipeline_mixColumnsLoop|  return value|
|grp_galois_multiplication_fu_349_p_dout0  |   in|    8|  ap_ctrl_hs|  aes_round_Pipeline_mixColumnsLoop|  return value|
|grp_galois_multiplication_fu_349_p_ready  |   in|    1|  ap_ctrl_hs|  aes_round_Pipeline_mixColumnsLoop|  return value|
|grp_galois_multiplication_fu_354_p_din1   |  out|    8|  ap_ctrl_hs|  aes_round_Pipeline_mixColumnsLoop|  return value|
|grp_galois_multiplication_fu_354_p_din2   |  out|    4|  ap_ctrl_hs|  aes_round_Pipeline_mixColumnsLoop|  return value|
|grp_galois_multiplication_fu_354_p_dout0  |   in|    8|  ap_ctrl_hs|  aes_round_Pipeline_mixColumnsLoop|  return value|
|grp_galois_multiplication_fu_354_p_ready  |   in|    1|  ap_ctrl_hs|  aes_round_Pipeline_mixColumnsLoop|  return value|
|grp_galois_multiplication_fu_359_p_din1   |  out|    8|  ap_ctrl_hs|  aes_round_Pipeline_mixColumnsLoop|  return value|
|grp_galois_multiplication_fu_359_p_din2   |  out|    4|  ap_ctrl_hs|  aes_round_Pipeline_mixColumnsLoop|  return value|
|grp_galois_multiplication_fu_359_p_dout0  |   in|    8|  ap_ctrl_hs|  aes_round_Pipeline_mixColumnsLoop|  return value|
|grp_galois_multiplication_fu_359_p_ready  |   in|    1|  ap_ctrl_hs|  aes_round_Pipeline_mixColumnsLoop|  return value|
|state_address0                            |  out|    4|   ap_memory|                              state|         array|
|state_ce0                                 |  out|    1|   ap_memory|                              state|         array|
|state_we0                                 |  out|    1|   ap_memory|                              state|         array|
|state_d0                                  |  out|    8|   ap_memory|                              state|         array|
|state_q0                                  |   in|    8|   ap_memory|                              state|         array|
|state_address1                            |  out|    4|   ap_memory|                              state|         array|
|state_ce1                                 |  out|    1|   ap_memory|                              state|         array|
|state_we1                                 |  out|    1|   ap_memory|                              state|         array|
|state_d1                                  |  out|    8|   ap_memory|                              state|         array|
|state_q1                                  |   in|    8|   ap_memory|                              state|         array|
+------------------------------------------+-----+-----+------------+-----------------------------------+--------------+

