var pairs =
{
"hierarchy":{"view":1}
,"verilog":{"test":1,"unit":1,"design":1}
,"test":{"fixture":1,"fixtures":1,"bench":1}
,"commands":{"hierarchy":1,"described":1}
,"right-click":{"hierarchy":1}
,"view":{"several":1,"position":1,"design":1,"include":1,"template":1,"process":1}
,"several":{"useful":1}
,"useful":{"commands":1}
,"described":{"below":1}
,"goto":{"source":1,"rtl":1}
,"source":{"definition":1,"editor":1,"code":1,"instantiation":1,"file":1}
,"command":{"opens":1,"brings":1,"creates":1}
,"opens":{"source":1,"netlist":1}
,"editor":{"source":1}
,"code":{"contains":1,"object":1}
,"contains":{"definition":1}
,"definition":{"object":1,"highlighted":1}
,"object":{"automatically":1,"defined":1}
,"automatically":{"scrolls":1}
,"scrolls":{"view":1}
,"position":{"code":1}
,"defined":{"objects":1,"section":1,"record":1}
,"objects":{"include":1}
,"include":{"multi-line":1,"file":1,"file_name":1}
,"multi-line":{"definitions":1}
,"definitions":{"entire":1}
,"entire":{"definition":1}
,"brings":{"directly":1}
,"directly":{"source":1,"selected":1}
,"file":{"module":1,".tfi":1,"referenced":1,"simulation":1,".tft":1,"includes":1,"project":1,"extension":1,".vht":1,"generated":1,"associated":1}
,"module":{"instantiated":1,"declaration":1,"top-level":1}
,"instantiated":{"making":1}
,"making":{"easy":1}
,"easy":{"fix":1}
,"fix":{"errors":1}
,"rtl":{"definition":1}
,"synthesis":{"run":1}
,"run":{"lse":1}
,"lse":{"command":1}
,"netlist":{"analyzer":1}
,"analyzer":{"schematic":1}
,"schematic":{"view":1,"symbol":1}
,"design":{"element":1,"test":1,"unit":1,"try":1}
,"fixture":{"declarations":1,"using":1,"template":1,".tft":1,"verilog":1,"add":1}
,"creates":{"verilog":1,"vhdl":1,"schematic":1}
,"declarations":{"include":1}
,".tfi":{"based":1,"including":1}
,"based":{"verilog":1,"vhdl":1,"entity":1,"design":1}
,"unit":{"selected":1,"module":1,"component":1,"encountered":1,"sym":1,"using":1}
,"selected":{"hierarchy":1,"design":1,"module":1}
,"referenced":{"test":1}
,"using":{"include":1,"user-defined":1,"defined":1,"command":1}
,"file_name":{".tfi":1}
,"including":{"the.tfi":1}
,"the.tfi":{"file":1}
,"simulation":{"test":1}
,"fixtures":{"ensure":1,"stay":1}
,"ensure":{"design":1}
,"stay":{"synchronized":1}
,"template":{"file":1,".tft":1}
,".tft":{"based":1,"file":1}
,"includes":{"verilog":1,"vhdl":1}
,"declaration":{"procedure":1,"instantiation":1}
,"procedure":{"below":1}
,"below":{"create":1}
,"create":{"verilog":1}
,"open":{".tft":1}
,"project":{"directory":1,"verilog":1}
,"directory":{"save":1}
,"save":{"file":1}
,"import":{"new":1}
,"new":{"file":1}
,"add":{"codes":1}
,"codes":{"user":1}
,"user":{"defined":1}
,"section":{"complete":1}
,"complete":{"stimulus":1}
,"stimulus":{"design":1}
,"vhdl":{"test":1,"template":1,"unit":1,"design":1}
,"bench":{"template":1}
,".vht":{"based":1}
,"component":{"declaration":1}
,"instantiation":{"based":1}
,"entity":{"interface":1}
,"interface":{"first":1}
,"first":{"vhdl":1}
,"avoid":{"using":1}
,"user-defined":{"record":1}
,"record":{"type":1}
,"type":{"array":1,"std_logic_vector":1}
,"array":{"design":1,"may":1}
,"try":{"standard":1}
,"standard":{"data":1}
,"data":{"type":1}
,"std_logic_vector":{"using":1}
,"may":{"cause":1}
,"cause":{"signal":1}
,"signal":{"width":1}
,"width":{"incorrect":1}
,"incorrect":{"vhdl":1,"schematic":1}
,"generate":{"schematic":1}
,"symbol":{".sym":1,"file":1}
,".sym":{"based":1}
,"process":{"runs":1}
,"runs":{"independent":1}
,"independent":{"utility":1}
,"utility":{"convert":1}
,"convert":{"naf":1}
,"naf":{"file":1}
,"associated":{"selected":1}
,"sym":{"file":1}
,"top-level":{"unit":1}
}
;Search.control.loadWordPairs(pairs);
