Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date             : Wed Jan 22 04:34:06 2020
| Host             : vagrant-eCTF running 64-bit Ubuntu 18.10
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z007sclg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Preliminary
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.590        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.464        |
| Device Static (W)        | 0.126        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 66.7         |
| Junction Temperature (C) | 43.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.039 |       10 |       --- |             --- |
| Slice Logic              |     0.014 |    26669 |       --- |             --- |
|   LUT as Logic           |     0.012 |    10056 |     14400 |           69.83 |
|   Register               |    <0.001 |    11372 |     28800 |           39.49 |
|   CARRY4                 |    <0.001 |      399 |      4400 |            9.07 |
|   LUT as Distributed RAM |    <0.001 |       78 |      6000 |            1.30 |
|   F7/F8 Muxes            |    <0.001 |      443 |     17600 |            2.52 |
|   LUT as Shift Register  |    <0.001 |      647 |      6000 |           10.78 |
|   Others                 |    <0.001 |     1527 |       --- |             --- |
| Signals                  |     0.024 |    19515 |       --- |             --- |
| Block RAM                |     0.027 |     47.5 |        50 |           95.00 |
| MMCM                     |     0.099 |        1 |         2 |           50.00 |
| DSPs                     |    <0.001 |        3 |        66 |            4.55 |
| I/O                      |     0.003 |       28 |       100 |           28.00 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| PS7                      |     1.254 |        1 |       --- |             --- |
| Static Power             |     0.126 |          |           |                 |
| Total                    |     1.590 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.111 |       0.103 |      0.008 |
| Vccaux    |       1.800 |     0.063 |       0.055 |      0.008 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.002 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.679 |       0.650 |      0.029 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                              |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------------------+-----------------------------------------------------------+-----------------+
| Clock                                                                  | Domain                                                    | Constraint (ns) |
+------------------------------------------------------------------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0                                                             | system_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0                                                             | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_out1_system_clk_wiz_25M_0                                          | system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0   |            40.7 |
| clkfbout_system_clk_wiz_25M_0                                          | system_i/clk_wiz_25M/inst/clkfbout_system_clk_wiz_25M_0   |            50.0 |
| system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q   | system_i/mdm_0/U0/MDM_Core_I1/dbgreg_drck                 |            40.0 |
| system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q | system_i/mdm_0/U0/MDM_Core_I1/dbgreg_update               |            80.0 |
| system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                 | system_i/mdm_0/U0/Use_E2.BSCAN_I/drck_i                   |            33.3 |
| system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE               | system_i/mdm_0/U0/Use_E2.BSCAN_I/update_i                 |            33.3 |
+------------------------------------------------------------------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                     | Power (W) |
+----------------------------------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                                           |     1.464 |
|   system_i                                                                                               |     1.460 |
|     axi_dma_0                                                                                            |     0.002 |
|       U0                                                                                                 |     0.002 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                                   |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                                        |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                             |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                           |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                             |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                  |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                         |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                                |     0.002 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                              |     0.002 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                             |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                  |    <0.001 |
|               I_DATA_FIFO                                                                                |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                              |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                                   |    <0.001 |
|                     xpm_fifo_base_inst                                                                   |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                                |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                    |    <0.001 |
|                       rdp_inst                                                                           |    <0.001 |
|                       rdpp1_inst                                                                         |    <0.001 |
|                       wrp_inst                                                                           |    <0.001 |
|                       wrpp1_inst                                                                         |    <0.001 |
|                       xpm_fifo_rst_inst                                                                  |    <0.001 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                         |    <0.001 |
|             I_ADDR_CNTL                                                                                  |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                         |    <0.001 |
|             I_CMD_STATUS                                                                                 |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                         |    <0.001 |
|               I_CMD_FIFO                                                                                 |    <0.001 |
|             I_MSTR_PCC                                                                                   |    <0.001 |
|             I_RD_DATA_CNTL                                                                               |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                        |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                         |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                            |    <0.001 |
|             I_RESET                                                                                      |    <0.001 |
|         I_RST_MODULE                                                                                     |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                                     |    <0.001 |
|           REG_HRD_RST                                                                                    |    <0.001 |
|           REG_HRD_RST_OUT                                                                                |    <0.001 |
|     axi_intc_0                                                                                           |    <0.001 |
|       U0                                                                                                 |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                  |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                             |    <0.001 |
|             I_DECODER                                                                                    |    <0.001 |
|         INTC_CORE_I                                                                                      |    <0.001 |
|     axis_data_fifo_0                                                                                     |     0.001 |
|       inst                                                                                               |     0.001 |
|         gen_async_clock_and_reset.inst_xpm_cdc_sync_rst                                                  |    <0.001 |
|         gen_fifo_generator.fifo_generator_inst                                                           |     0.001 |
|           inst_fifo_gen                                                                                  |     0.001 |
|             gaxis_fifo.gaxisf.axisf                                                                      |     0.001 |
|               grf.rf                                                                                     |     0.001 |
|                 gntv_or_sync_fifo.gcx.clkx                                                               |    <0.001 |
|                   rd_pntr_cdc_inst                                                                       |    <0.001 |
|                   wr_pntr_cdc_inst                                                                       |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                                 |    <0.001 |
|                   gr1.gr1_int.rfwft                                                                      |    <0.001 |
|                   gr1.grdc2.rdc                                                                          |    <0.001 |
|                   gras.rsts                                                                              |    <0.001 |
|                     c0                                                                                   |    <0.001 |
|                     c1                                                                                   |    <0.001 |
|                   rpntr                                                                                  |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                 |    <0.001 |
|                   gwas.gwdc1.wdcext                                                                      |    <0.001 |
|                   gwas.wsts                                                                              |    <0.001 |
|                     c1                                                                                   |    <0.001 |
|                     c2                                                                                   |    <0.001 |
|                   wpntr                                                                                  |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                    |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                               |    <0.001 |
|                     inst_blk_mem_gen                                                                     |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                               |    <0.001 |
|                         valid.cstr                                                                       |    <0.001 |
|                           ramloop[0].ram.r                                                               |    <0.001 |
|                             prim_noinit.ram                                                              |    <0.001 |
|                           ramloop[1].ram.r                                                               |    <0.001 |
|                             prim_noinit.ram                                                              |    <0.001 |
|                           ramloop[2].ram.r                                                               |    <0.001 |
|                             prim_noinit.ram                                                              |    <0.001 |
|                 rstblk                                                                                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                           |    <0.001 |
|     blk_mem_gen_0                                                                                        |     0.007 |
|       U0                                                                                                 |     0.007 |
|         inst_blk_mem_gen                                                                                 |     0.007 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                          |     0.007 |
|             valid.cstr                                                                                   |     0.007 |
|               ramloop[0].ram.r                                                                           |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[10].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[11].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[12].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[13].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[14].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[15].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[16].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[17].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[18].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[19].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[1].ram.r                                                                           |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[20].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[21].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[22].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[23].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[24].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[25].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[26].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[27].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[28].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[29].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[2].ram.r                                                                           |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[30].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[31].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[3].ram.r                                                                           |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[4].ram.r                                                                           |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[5].ram.r                                                                           |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[6].ram.r                                                                           |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[7].ram.r                                                                           |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[8].ram.r                                                                           |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[9].ram.r                                                                           |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|     clk_wiz_25M                                                                                          |     0.100 |
|       inst                                                                                               |     0.100 |
|     data_lmb_bram_if_cntlr_1                                                                             |    <0.001 |
|       U0                                                                                                 |    <0.001 |
|     data_lmb_v10_1                                                                                       |     0.000 |
|       U0                                                                                                 |     0.000 |
|     dma_axi_bram_ctrl_1                                                                                  |     0.001 |
|       U0                                                                                                 |     0.001 |
|         gext_inst.abcv4_0_ext_inst                                                                       |     0.001 |
|           GEN_AXI4.I_FULL_AXI                                                                            |     0.001 |
|             GEN_ARB.I_SNG_PORT                                                                           |    <0.001 |
|             I_RD_CHNL                                                                                    |    <0.001 |
|               I_WRAP_BRST                                                                                |    <0.001 |
|             I_WR_CHNL                                                                                    |    <0.001 |
|               I_WRAP_BRST                                                                                |     0.000 |
|     dma_blk_mem_gen_1                                                                                    |     0.010 |
|       U0                                                                                                 |     0.010 |
|         inst_blk_mem_gen                                                                                 |     0.010 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                          |     0.010 |
|             valid.cstr                                                                                   |     0.010 |
|               ramloop[0].ram.r                                                                           |     0.001 |
|                 prim_noinit.ram                                                                          |     0.001 |
|               ramloop[1].ram.r                                                                           |     0.001 |
|                 prim_noinit.ram                                                                          |     0.001 |
|               ramloop[2].ram.r                                                                           |     0.001 |
|                 prim_noinit.ram                                                                          |     0.001 |
|               ramloop[3].ram.r                                                                           |     0.001 |
|                 prim_noinit.ram                                                                          |     0.001 |
|               ramloop[4].ram.r                                                                           |     0.001 |
|                 prim_noinit.ram                                                                          |     0.001 |
|               ramloop[5].ram.r                                                                           |     0.001 |
|                 prim_noinit.ram                                                                          |     0.001 |
|               ramloop[6].ram.r                                                                           |     0.001 |
|                 prim_noinit.ram                                                                          |     0.001 |
|               ramloop[7].ram.r                                                                           |     0.001 |
|                 prim_noinit.ram                                                                          |     0.001 |
|     fifo_count_axi_gpio_0                                                                                |     0.001 |
|       U0                                                                                                 |     0.001 |
|         AXI_LITE_IPIF_I                                                                                  |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                             |    <0.001 |
|             I_DECODER                                                                                    |    <0.001 |
|         gpio_core_1                                                                                      |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                                    |    <0.001 |
|     i2s_output_1                                                                                         |    <0.001 |
|       U0                                                                                                 |    <0.001 |
|     ins_lmb_bram_if_cntlr_0                                                                              |    <0.001 |
|       U0                                                                                                 |    <0.001 |
|     ins_lmb_v10_0                                                                                        |     0.000 |
|       U0                                                                                                 |     0.000 |
|     int_axi_gpio_0                                                                                       |    <0.001 |
|       U0                                                                                                 |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                  |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                             |    <0.001 |
|             I_DECODER                                                                                    |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |    <0.001 |
|         gpio_core_1                                                                                      |    <0.001 |
|     mb_axi_mem_interconnect_0                                                                            |     0.012 |
|       m00_couplers                                                                                       |     0.001 |
|         auto_pc                                                                                          |     0.001 |
|           inst                                                                                           |     0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                                                 |     0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                                        |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                                  |    <0.001 |
|                   inst                                                                                   |    <0.001 |
|                     fifo_gen_inst                                                                        |    <0.001 |
|                       inst_fifo_gen                                                                      |    <0.001 |
|                         gconvfifo.rf                                                                     |    <0.001 |
|                           grf.rf                                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                     |    <0.001 |
|                               gr1.gr1_int.rfwft                                                          |    <0.001 |
|                               grss.rsts                                                                  |    <0.001 |
|                               rpntr                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                     |    <0.001 |
|                               gwss.wsts                                                                  |    <0.001 |
|                               wpntr                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                        |    <0.001 |
|                               gdm.dm_gen.dm                                                              |    <0.001 |
|                                 RAM_reg_0_31_0_0                                                         |    <0.001 |
|                             rstblk                                                                       |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                        |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                                      |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                  |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                                     |    <0.001 |
|                   inst                                                                                   |    <0.001 |
|                     fifo_gen_inst                                                                        |    <0.001 |
|                       inst_fifo_gen                                                                      |    <0.001 |
|                         gconvfifo.rf                                                                     |    <0.001 |
|                           grf.rf                                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                     |    <0.001 |
|                               gr1.gr1_int.rfwft                                                          |    <0.001 |
|                               grss.rsts                                                                  |    <0.001 |
|                               rpntr                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                     |    <0.001 |
|                               gwss.wsts                                                                  |    <0.001 |
|                               wpntr                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                        |    <0.001 |
|                               gdm.dm_gen.dm                                                              |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                         |    <0.001 |
|                                 RAM_reg_0_31_6_6                                                         |    <0.001 |
|                             rstblk                                                                       |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                        |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                |    <0.001 |
|                   inst                                                                                   |    <0.001 |
|                     fifo_gen_inst                                                                        |    <0.001 |
|                       inst_fifo_gen                                                                      |    <0.001 |
|                         gconvfifo.rf                                                                     |    <0.001 |
|                           grf.rf                                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                     |    <0.001 |
|                               gr1.gr1_int.rfwft                                                          |    <0.001 |
|                               grss.rsts                                                                  |    <0.001 |
|                               rpntr                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                     |    <0.001 |
|                               gwss.wsts                                                                  |    <0.001 |
|                               wpntr                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                        |    <0.001 |
|                               gdm.dm_gen.dm                                                              |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                         |    <0.001 |
|                             rstblk                                                                       |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                        |    <0.001 |
|               USE_WRITE.write_data_inst                                                                  |    <0.001 |
|       m01_couplers                                                                                       |     0.002 |
|         auto_pc                                                                                          |     0.002 |
|           inst                                                                                           |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                         |     0.002 |
|               RD.ar_channel_0                                                                            |    <0.001 |
|                 ar_cmd_fsm_0                                                                             |    <0.001 |
|                 cmd_translator_0                                                                         |    <0.001 |
|                   incr_cmd_0                                                                             |    <0.001 |
|                   wrap_cmd_0                                                                             |    <0.001 |
|               RD.r_channel_0                                                                             |    <0.001 |
|                 rd_data_fifo_0                                                                           |    <0.001 |
|                 transaction_fifo_0                                                                       |    <0.001 |
|               SI_REG                                                                                     |    <0.001 |
|                 ar.ar_pipe                                                                               |    <0.001 |
|                 aw.aw_pipe                                                                               |    <0.001 |
|                 b.b_pipe                                                                                 |    <0.001 |
|                 r.r_pipe                                                                                 |    <0.001 |
|               WR.aw_channel_0                                                                            |    <0.001 |
|                 aw_cmd_fsm_0                                                                             |    <0.001 |
|                 cmd_translator_0                                                                         |    <0.001 |
|                   incr_cmd_0                                                                             |    <0.001 |
|                   wrap_cmd_0                                                                             |    <0.001 |
|               WR.b_channel_0                                                                             |    <0.001 |
|                 bid_fifo_0                                                                               |    <0.001 |
|                 bresp_fifo_0                                                                             |    <0.001 |
|       m03_couplers                                                                                       |     0.002 |
|         auto_pc                                                                                          |     0.002 |
|           inst                                                                                           |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                         |     0.002 |
|               RD.ar_channel_0                                                                            |    <0.001 |
|                 ar_cmd_fsm_0                                                                             |    <0.001 |
|                 cmd_translator_0                                                                         |    <0.001 |
|                   incr_cmd_0                                                                             |    <0.001 |
|                   wrap_cmd_0                                                                             |    <0.001 |
|               RD.r_channel_0                                                                             |    <0.001 |
|                 rd_data_fifo_0                                                                           |    <0.001 |
|                 transaction_fifo_0                                                                       |    <0.001 |
|               SI_REG                                                                                     |    <0.001 |
|                 ar.ar_pipe                                                                               |    <0.001 |
|                 aw.aw_pipe                                                                               |    <0.001 |
|                 b.b_pipe                                                                                 |    <0.001 |
|                 r.r_pipe                                                                                 |    <0.001 |
|               WR.aw_channel_0                                                                            |    <0.001 |
|                 aw_cmd_fsm_0                                                                             |    <0.001 |
|                 cmd_translator_0                                                                         |    <0.001 |
|                   incr_cmd_0                                                                             |    <0.001 |
|                   wrap_cmd_0                                                                             |    <0.001 |
|               WR.b_channel_0                                                                             |    <0.001 |
|                 bid_fifo_0                                                                               |    <0.001 |
|                 bresp_fifo_0                                                                             |    <0.001 |
|       m04_couplers                                                                                       |     0.002 |
|         auto_pc                                                                                          |     0.002 |
|           inst                                                                                           |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                         |     0.002 |
|               RD.ar_channel_0                                                                            |    <0.001 |
|                 ar_cmd_fsm_0                                                                             |    <0.001 |
|                 cmd_translator_0                                                                         |    <0.001 |
|                   incr_cmd_0                                                                             |    <0.001 |
|                   wrap_cmd_0                                                                             |    <0.001 |
|               RD.r_channel_0                                                                             |    <0.001 |
|                 rd_data_fifo_0                                                                           |    <0.001 |
|                 transaction_fifo_0                                                                       |    <0.001 |
|               SI_REG                                                                                     |    <0.001 |
|                 ar.ar_pipe                                                                               |    <0.001 |
|                 aw.aw_pipe                                                                               |    <0.001 |
|                 b.b_pipe                                                                                 |    <0.001 |
|                 r.r_pipe                                                                                 |    <0.001 |
|               WR.aw_channel_0                                                                            |    <0.001 |
|                 aw_cmd_fsm_0                                                                             |    <0.001 |
|                 cmd_translator_0                                                                         |    <0.001 |
|                   incr_cmd_0                                                                             |    <0.001 |
|                   wrap_cmd_0                                                                             |    <0.001 |
|               WR.b_channel_0                                                                             |    <0.001 |
|                 bid_fifo_0                                                                               |    <0.001 |
|                 bresp_fifo_0                                                                             |    <0.001 |
|       m06_couplers                                                                                       |     0.002 |
|         auto_pc                                                                                          |     0.002 |
|           inst                                                                                           |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                         |     0.002 |
|               RD.ar_channel_0                                                                            |    <0.001 |
|                 ar_cmd_fsm_0                                                                             |    <0.001 |
|                 cmd_translator_0                                                                         |    <0.001 |
|                   incr_cmd_0                                                                             |    <0.001 |
|                   wrap_cmd_0                                                                             |    <0.001 |
|               RD.r_channel_0                                                                             |    <0.001 |
|                 rd_data_fifo_0                                                                           |    <0.001 |
|                 transaction_fifo_0                                                                       |    <0.001 |
|               SI_REG                                                                                     |    <0.001 |
|                 ar.ar_pipe                                                                               |    <0.001 |
|                 aw.aw_pipe                                                                               |    <0.001 |
|                 b.b_pipe                                                                                 |    <0.001 |
|                 r.r_pipe                                                                                 |    <0.001 |
|               WR.aw_channel_0                                                                            |    <0.001 |
|                 aw_cmd_fsm_0                                                                             |    <0.001 |
|                 cmd_translator_0                                                                         |    <0.001 |
|                   incr_cmd_0                                                                             |    <0.001 |
|                   wrap_cmd_0                                                                             |    <0.001 |
|               WR.b_channel_0                                                                             |    <0.001 |
|                 bid_fifo_0                                                                               |    <0.001 |
|                 bresp_fifo_0                                                                             |    <0.001 |
|       s02_couplers                                                                                       |     0.000 |
|         auto_pc                                                                                          |     0.000 |
|           inst                                                                                           |     0.000 |
|       s03_couplers                                                                                       |     0.000 |
|         auto_pc                                                                                          |     0.000 |
|           inst                                                                                           |     0.000 |
|       xbar                                                                                               |     0.004 |
|         inst                                                                                             |     0.004 |
|           gen_samd.crossbar_samd                                                                         |     0.004 |
|             addr_arbiter_ar                                                                              |    <0.001 |
|             addr_arbiter_aw                                                                              |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                           |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                                 |    <0.001 |
|               gen_wmux.mux_w                                                                             |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                           |     0.000 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                           |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                             |    <0.001 |
|               b.b_pipe                                                                                   |    <0.001 |
|               r.r_pipe                                                                                   |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                                 |    <0.001 |
|               gen_wmux.mux_w                                                                             |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                           |     0.000 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                           |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                             |    <0.001 |
|               b.b_pipe                                                                                   |    <0.001 |
|               r.r_pipe                                                                                   |    <0.001 |
|             gen_master_slots[2].gen_mi_write.wdata_mux_w                                                 |    <0.001 |
|               gen_wmux.mux_w                                                                             |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                           |     0.000 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                           |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                                             |    <0.001 |
|               b.b_pipe                                                                                   |    <0.001 |
|               r.r_pipe                                                                                   |    <0.001 |
|             gen_master_slots[3].gen_mi_write.wdata_mux_w                                                 |    <0.001 |
|               gen_wmux.mux_w                                                                             |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                           |     0.000 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                           |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                                                             |    <0.001 |
|               b.b_pipe                                                                                   |    <0.001 |
|               r.r_pipe                                                                                   |    <0.001 |
|             gen_master_slots[4].gen_mi_write.wdata_mux_w                                                 |    <0.001 |
|               gen_wmux.mux_w                                                                             |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                           |     0.000 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                           |    <0.001 |
|             gen_master_slots[4].reg_slice_mi                                                             |    <0.001 |
|               b.b_pipe                                                                                   |    <0.001 |
|               r.r_pipe                                                                                   |    <0.001 |
|             gen_master_slots[5].gen_mi_write.wdata_mux_w                                                 |    <0.001 |
|               gen_wmux.mux_w                                                                             |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                           |     0.000 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                           |    <0.001 |
|             gen_master_slots[5].reg_slice_mi                                                             |    <0.001 |
|               b.b_pipe                                                                                   |    <0.001 |
|               r.r_pipe                                                                                   |    <0.001 |
|             gen_master_slots[6].gen_mi_write.wdata_mux_w                                                 |    <0.001 |
|               gen_wmux.mux_w                                                                             |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                           |     0.000 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                           |    <0.001 |
|             gen_master_slots[6].reg_slice_mi                                                             |    <0.001 |
|               b.b_pipe                                                                                   |    <0.001 |
|               r.r_pipe                                                                                   |    <0.001 |
|             gen_master_slots[7].gen_mi_write.wdata_mux_w                                                 |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                           |     0.000 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                           |    <0.001 |
|             gen_master_slots[7].reg_slice_mi                                                             |    <0.001 |
|               b.b_pipe                                                                                   |    <0.001 |
|               r.r_pipe                                                                                   |    <0.001 |
|             gen_slave_slots[2].gen_si_read.si_transactor_ar                                              |    <0.001 |
|               gen_single_issue.mux_resp_single_issue                                                     |    <0.001 |
|             gen_slave_slots[2].gen_si_write.si_transactor_aw                                             |    <0.001 |
|             gen_slave_slots[2].gen_si_write.splitter_aw_si                                               |    <0.001 |
|             gen_slave_slots[2].gen_si_write.wdata_router_w                                               |    <0.001 |
|               wrouter_aw_fifo                                                                            |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[3].srl_nx1                                                           |     0.000 |
|             gen_slave_slots[3].gen_si_read.si_transactor_ar                                              |    <0.001 |
|               gen_single_issue.mux_resp_single_issue                                                     |    <0.001 |
|             gen_slave_slots[4].gen_si_read.si_transactor_ar                                              |    <0.001 |
|               gen_single_issue.mux_resp_single_issue                                                     |    <0.001 |
|             gen_slave_slots[4].gen_si_write.si_transactor_aw                                             |    <0.001 |
|               gen_single_issue.mux_resp_single_issue                                                     |    <0.001 |
|             gen_slave_slots[4].gen_si_write.splitter_aw_si                                               |    <0.001 |
|             gen_slave_slots[4].gen_si_write.wdata_router_w                                               |    <0.001 |
|               wrouter_aw_fifo                                                                            |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[3].srl_nx1                                                           |    <0.001 |
|             splitter_aw_mi                                                                               |    <0.001 |
|     mb_dma_axi_bram_ctrl_0                                                                               |     0.002 |
|       U0                                                                                                 |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                                                       |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                                                            |     0.002 |
|             GEN_ARB.I_SNG_PORT                                                                           |    <0.001 |
|             I_RD_CHNL                                                                                    |    <0.001 |
|               GEN_UA_NARROW.I_UA_NARROW                                                                  |    <0.001 |
|               I_WRAP_BRST                                                                                |    <0.001 |
|             I_WR_CHNL                                                                                    |    <0.001 |
|               BID_FIFO                                                                                   |    <0.001 |
|               GEN_UA_NARROW.I_UA_NARROW                                                                  |    <0.001 |
|               I_WRAP_BRST                                                                                |    <0.001 |
|     mdm_0                                                                                                |     0.005 |
|       U0                                                                                                 |     0.005 |
|         MDM_Core_I1                                                                                      |     0.003 |
|           JTAG_CONTROL_I                                                                                 |     0.001 |
|             Use_BSCAN.FDC_I                                                                              |    <0.001 |
|             Use_BSCAN.SYNC_FDRE                                                                          |    <0.001 |
|             Use_Config_SRL16E.SRL16E_1                                                                   |    <0.001 |
|             Use_Config_SRL16E.SRL16E_2                                                                   |    <0.001 |
|             Use_Config_SRL16E.Use_Ext_Config.SRL16E_3                                                    |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_1                                                                    |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_2                                                                    |    <0.001 |
|             Use_UART.RX_FIFO_I                                                                           |    <0.001 |
|               Addr_Counters[0].FDRE_I                                                                    |    <0.001 |
|               Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                                      |    <0.001 |
|               Addr_Counters[1].FDRE_I                                                                    |    <0.001 |
|               Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                                      |     0.000 |
|               Addr_Counters[2].FDRE_I                                                                    |    <0.001 |
|               Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                                      |     0.000 |
|               Addr_Counters[3].FDRE_I                                                                    |    <0.001 |
|               Addr_Counters[3].No_MuxCY.XORCY_I                                                          |     0.000 |
|               FIFO_RAM[0].D16.SRL16E_I                                                                   |    <0.001 |
|               FIFO_RAM[1].D16.SRL16E_I                                                                   |    <0.001 |
|               FIFO_RAM[2].D16.SRL16E_I                                                                   |    <0.001 |
|               FIFO_RAM[3].D16.SRL16E_I                                                                   |    <0.001 |
|               FIFO_RAM[4].D16.SRL16E_I                                                                   |    <0.001 |
|               FIFO_RAM[5].D16.SRL16E_I                                                                   |    <0.001 |
|               FIFO_RAM[6].D16.SRL16E_I                                                                   |    <0.001 |
|               FIFO_RAM[7].D16.SRL16E_I                                                                   |    <0.001 |
|             Use_UART.TX_FIFO_I                                                                           |    <0.001 |
|               Addr_Counters[0].FDRE_I                                                                    |    <0.001 |
|               Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                                      |    <0.001 |
|               Addr_Counters[1].FDRE_I                                                                    |    <0.001 |
|               Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                                      |     0.000 |
|               Addr_Counters[2].FDRE_I                                                                    |    <0.001 |
|               Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                                      |     0.000 |
|               Addr_Counters[3].FDRE_I                                                                    |    <0.001 |
|               Addr_Counters[3].No_MuxCY.XORCY_I                                                          |     0.000 |
|               FIFO_RAM[0].D16.SRL16E_I                                                                   |    <0.001 |
|               FIFO_RAM[1].D16.SRL16E_I                                                                   |    <0.001 |
|               FIFO_RAM[2].D16.SRL16E_I                                                                   |    <0.001 |
|               FIFO_RAM[3].D16.SRL16E_I                                                                   |    <0.001 |
|               FIFO_RAM[4].D16.SRL16E_I                                                                   |    <0.001 |
|               FIFO_RAM[5].D16.SRL16E_I                                                                   |    <0.001 |
|               FIFO_RAM[6].D16.SRL16E_I                                                                   |    <0.001 |
|               FIFO_RAM[7].D16.SRL16E_I                                                                   |    <0.001 |
|         Use_AXI_IPIF.AXI_LITE_IPIF_I                                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                             |    <0.001 |
|             I_DECODER                                                                                    |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |    <0.001 |
|         Use_Bus_MASTER.bus_master_I                                                                      |     0.001 |
|           Has_FIFO.Read_FIFO                                                                             |    <0.001 |
|             Addr_Counters[0].FDRE_I                                                                      |    <0.001 |
|             Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                                        |    <0.001 |
|             Addr_Counters[1].FDRE_I                                                                      |    <0.001 |
|             Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                                        |     0.000 |
|             Addr_Counters[2].FDRE_I                                                                      |    <0.001 |
|             Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                                        |     0.000 |
|             Addr_Counters[3].FDRE_I                                                                      |    <0.001 |
|             Addr_Counters[3].Used_MuxCY.MUXCY_L_I                                                        |     0.000 |
|             Addr_Counters[4].FDRE_I                                                                      |    <0.001 |
|             Addr_Counters[4].No_MuxCY.XORCY_I                                                            |    <0.001 |
|             FIFO_RAM[0].D32.SRLC32E_I                                                                    |    <0.001 |
|             FIFO_RAM[10].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[11].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[12].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[13].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[14].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[15].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[16].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[17].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[18].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[19].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[1].D32.SRLC32E_I                                                                    |    <0.001 |
|             FIFO_RAM[20].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[21].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[22].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[23].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[24].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[25].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[26].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[27].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[28].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[29].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[2].D32.SRLC32E_I                                                                    |    <0.001 |
|             FIFO_RAM[30].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[31].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[3].D32.SRLC32E_I                                                                    |    <0.001 |
|             FIFO_RAM[4].D32.SRLC32E_I                                                                    |    <0.001 |
|             FIFO_RAM[5].D32.SRLC32E_I                                                                    |    <0.001 |
|             FIFO_RAM[6].D32.SRLC32E_I                                                                    |    <0.001 |
|             FIFO_RAM[7].D32.SRLC32E_I                                                                    |    <0.001 |
|             FIFO_RAM[8].D32.SRLC32E_I                                                                    |    <0.001 |
|             FIFO_RAM[9].D32.SRLC32E_I                                                                    |    <0.001 |
|           Has_FIFO.Write_FIFO                                                                            |    <0.001 |
|             Addr_Counters[0].FDRE_I                                                                      |    <0.001 |
|             Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                                        |    <0.001 |
|             Addr_Counters[1].FDRE_I                                                                      |    <0.001 |
|             Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                                        |     0.000 |
|             Addr_Counters[2].FDRE_I                                                                      |    <0.001 |
|             Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                                        |     0.000 |
|             Addr_Counters[3].FDRE_I                                                                      |    <0.001 |
|             Addr_Counters[3].Used_MuxCY.MUXCY_L_I                                                        |     0.000 |
|             Addr_Counters[4].FDRE_I                                                                      |    <0.001 |
|             Addr_Counters[4].No_MuxCY.XORCY_I                                                            |    <0.001 |
|             FIFO_RAM[0].D32.SRLC32E_I                                                                    |    <0.001 |
|             FIFO_RAM[10].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[11].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[12].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[13].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[14].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[15].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[16].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[17].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[18].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[19].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[1].D32.SRLC32E_I                                                                    |    <0.001 |
|             FIFO_RAM[20].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[21].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[22].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[23].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[24].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[25].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[26].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[27].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[28].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[29].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[2].D32.SRLC32E_I                                                                    |    <0.001 |
|             FIFO_RAM[30].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[31].D32.SRLC32E_I                                                                   |    <0.001 |
|             FIFO_RAM[3].D32.SRLC32E_I                                                                    |    <0.001 |
|             FIFO_RAM[4].D32.SRLC32E_I                                                                    |    <0.001 |
|             FIFO_RAM[5].D32.SRLC32E_I                                                                    |    <0.001 |
|             FIFO_RAM[6].D32.SRLC32E_I                                                                    |    <0.001 |
|             FIFO_RAM[7].D32.SRLC32E_I                                                                    |    <0.001 |
|             FIFO_RAM[8].D32.SRLC32E_I                                                                    |    <0.001 |
|             FIFO_RAM[9].D32.SRLC32E_I                                                                    |    <0.001 |
|         Use_Dbg_Reg_Access.BUFGCTRL_DRCK                                                                 |    <0.001 |
|         Use_Dbg_Reg_Access.BUFGCTRL_UPDATE                                                               |    <0.001 |
|         Use_E2.BSCAN_I                                                                                   |    <0.001 |
|     microblaze_0                                                                                         |     0.030 |
|       U0                                                                                                 |     0.030 |
|         MicroBlaze_Core_I                                                                                |     0.030 |
|           Performance.Core                                                                               |     0.030 |
|             Data_Flow_I                                                                                  |     0.006 |
|               ALU_I                                                                                      |     0.003 |
|                 Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                        |    <0.001 |
|                   Last_Bit.I_ALU_LUT_2                                                                   |    <0.001 |
|                   Last_Bit.I_ALU_LUT_V5                                                                  |    <0.001 |
|                   Last_Bit.MULT_AND_I                                                                    |    <0.001 |
|                   Last_Bit.MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|               Byte_Doublet_Handle_gti_I                                                                  |    <0.001 |
|               Data_Flow_Logic_I                                                                          |    <0.001 |
|                 Gen_Bits[0].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[10].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[11].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[12].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[13].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[14].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[15].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[16].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[17].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[18].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[19].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[1].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[20].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[21].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[22].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[23].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[24].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[25].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[26].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[27].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[28].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[29].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[2].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[30].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[31].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[3].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[4].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[5].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[6].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[7].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[8].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[9].MEM_EX_Result_Inst                                                           |    <0.001 |
|               Operand_Select_I                                                                           |    <0.001 |
|                 Gen_Bit[0].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[10].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[11].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[12].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[13].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[14].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[15].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[16].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[17].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[18].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[19].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[1].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[20].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[21].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[22].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[23].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[24].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[25].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[26].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[27].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[28].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[29].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[2].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[30].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[31].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[3].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[4].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[5].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[6].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[7].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[8].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[9].MUXF7_I1                                                                      |    <0.001 |
|               Register_File_I                                                                            |     0.001 |
|                 Using_LUT6.All_RAM32M[0].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[10].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[11].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[12].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[13].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[14].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[15].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[1].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[2].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[3].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[4].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[5].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[6].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[7].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[8].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[9].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|               Shift_Logic_Module_I                                                                       |     0.000 |
|               Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                        |    <0.001 |
|               Using_DAXI_ALU_Carry.Post_MUXCY_I                                                          |     0.000 |
|               Using_DAXI_ALU_Carry.direct_lut_INST                                                       |     0.000 |
|               Zero_Detect_I                                                                              |    <0.001 |
|                 Part_Of_Zero_Carry_Start                                                                 |    <0.001 |
|                 Zero_Detecting[2].I_Part_Of_Zero_Detect                                                  |     0.000 |
|                 Zero_Detecting[3].I_Part_Of_Zero_Detect                                                  |    <0.001 |
|               exception_registers_I1                                                                     |     0.001 |
|                 CarryIn_MUXCY                                                                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                                |    <0.001 |
|               msr_reg_i                                                                                  |    <0.001 |
|                 MEM_MSR_Bits[28].Using_FDR.MSR_I                                                         |    <0.001 |
|                 MEM_MSR_Bits[29].Using_FDR.MSR_I                                                         |    <0.001 |
|                 MEM_MSR_Bits[30].Using_FDR.MSR_I                                                         |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                                    |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                                    |    <0.001 |
|                 OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                                    |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                                    |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                                    |    <0.001 |
|             Decode_I                                                                                     |     0.003 |
|               PC_Module_I                                                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                        |     0.000 |
|               PreFetch_Buffer_I1                                                                         |     0.001 |
|                 Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                       |    <0.001 |
|                 Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                   |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                       |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                   |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                       |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                   |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                       |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                   |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                          |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Last_Sel_DFF                                                                             |    <0.001 |
|                 Mux_Select_Empty_LUT6                                                                    |    <0.001 |
|                 Mux_Select_OF_Valid_LUT6                                                                 |    <0.001 |
|                 OF_Valid_DFF                                                                             |    <0.001 |
|               Use_MuxCy[10].OF_Piperun_Stage                                                             |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               Use_MuxCy[11].OF_Piperun_Stage                                                             |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               Use_MuxCy[1].OF_Piperun_Stage                                                              |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               Use_MuxCy[2].OF_Piperun_Stage                                                              |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               Use_MuxCy[3].OF_Piperun_Stage                                                              |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               Use_MuxCy[4].OF_Piperun_Stage                                                              |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               Use_MuxCy[5].OF_Piperun_Stage                                                              |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               Use_MuxCy[6].OF_Piperun_Stage                                                              |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               Use_MuxCy[7].OF_Piperun_Stage                                                              |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               Use_MuxCy[8].OF_Piperun_Stage                                                              |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               Use_MuxCy[9].OF_Piperun_Stage                                                              |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                                 |    <0.001 |
|               Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                                 |    <0.001 |
|               Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                                 |    <0.001 |
|               Using_FPGA_2.ex_byte_access_i_Inst                                                         |    <0.001 |
|               Using_FPGA_2.ex_doublet_access_i_Inst                                                      |    <0.001 |
|               Using_FPGA_2.ex_is_load_instr_Inst                                                         |    <0.001 |
|               Using_FPGA_2.ex_is_lwx_instr_Inst                                                          |    <0.001 |
|               Using_FPGA_2.ex_is_swx_instr_Inst                                                          |    <0.001 |
|               Using_FPGA_2.ex_load_store_instr_Inst                                                      |    <0.001 |
|               Using_FPGA_2.ex_reverse_mem_access_inst                                                    |    <0.001 |
|               Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                                   |    <0.001 |
|               Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                                    |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                           |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                           |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                           |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                           |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                           |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                           |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                          |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                          |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                          |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                          |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                          |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                          |    <0.001 |
|               Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                           |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               if_pc_incr_carry_and_0                                                                     |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               if_pc_incr_carry_and_3                                                                     |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               jump_logic_I1                                                                              |    <0.001 |
|                 MUXCY_JUMP_CARRY                                                                         |     0.000 |
|                 MUXCY_JUMP_CARRY2                                                                        |    <0.001 |
|                 MUXCY_JUMP_CARRY3                                                                        |     0.000 |
|                 MUXCY_JUMP_CARRY4                                                                        |     0.000 |
|                 MUXCY_JUMP_CARRY5                                                                        |     0.000 |
|                 MUXCY_JUMP_CARRY6                                                                        |    <0.001 |
|               mem_PipeRun_carry_and                                                                      |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               mem_wait_on_ready_N_carry_or                                                               |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|             Use_DBUS.DAXI_Interface_I1                                                                   |    <0.001 |
|             Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                                     |     0.000 |
|             Use_Debug_Logic.Master_Core.Debug_Perf                                                       |     0.015 |
|               Serial_Dbg_Intf.SRL16E_1                                                                   |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_3                                                                   |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_4                                                                   |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                      |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                      |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                      |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                      |    <0.001 |
|               Serial_Dbg_Intf.Use_Extended_Features.SRL16E_9                                             |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_brk_hit                                                           |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_hit                                                               |    <0.001 |
|                 sync_bits[0].sync_bit                                                                    |    <0.001 |
|                 sync_bits[1].sync_bit                                                                    |    <0.001 |
|                 sync_bits[2].sync_bit                                                                    |    <0.001 |
|                 sync_bits[3].sync_bit                                                                    |    <0.001 |
|                 sync_bits[4].sync_bit                                                                    |    <0.001 |
|                 sync_bits[5].sync_bit                                                                    |    <0.001 |
|                 sync_bits[6].sync_bit                                                                    |    <0.001 |
|                 sync_bits[7].sync_bit                                                                    |    <0.001 |
|               Serial_Dbg_Intf.sync_running_clock                                                         |    <0.001 |
|               Serial_Dbg_Intf.sync_sample                                                                |    <0.001 |
|                 sync_bits[0].sync_bit                                                                    |    <0.001 |
|                 sync_bits[1].sync_bit                                                                    |    <0.001 |
|                 sync_bits[2].sync_bit                                                                    |    <0.001 |
|                 sync_bits[3].sync_bit                                                                    |    <0.001 |
|                 sync_bits[4].sync_bit                                                                    |    <0.001 |
|                 sync_bits[5].sync_bit                                                                    |    <0.001 |
|                 sync_bits[6].sync_bit                                                                    |    <0.001 |
|                 sync_bits[7].sync_bit                                                                    |    <0.001 |
|                 sync_bits[9].sync_bit                                                                    |    <0.001 |
|               Serial_Dbg_Intf.sync_sleep                                                                 |    <0.001 |
|               Serial_Dbg_Intf.sync_stop_CPU                                                              |    <0.001 |
|               Use_Statistics.Debug_Stat_I                                                                |     0.004 |
|                 Serial_Dbg_Intf.sync_sample                                                              |    <0.001 |
|                   sync_bits[0].sync_bit                                                                  |    <0.001 |
|                   sync_bits[1].sync_bit                                                                  |    <0.001 |
|                   sync_bits[2].sync_bit                                                                  |    <0.001 |
|                   sync_bits[3].sync_bit                                                                  |    <0.001 |
|                   sync_bits[4].sync_bit                                                                  |    <0.001 |
|                   sync_bits[5].sync_bit                                                                  |    <0.001 |
|                   sync_bits[6].sync_bit                                                                  |    <0.001 |
|                   sync_bits[7].sync_bit                                                                  |    <0.001 |
|                   sync_bits[8].sync_bit                                                                  |    <0.001 |
|                 all_statistics_counters[0].Debug_Stat_Counter_i                                          |    <0.001 |
|                 all_statistics_counters[1].Debug_Stat_Counter_i                                          |    <0.001 |
|                 all_statistics_counters[2].Debug_Stat_Counter_i                                          |    <0.001 |
|                 all_statistics_counters[3].Debug_Stat_Counter_i                                          |    <0.001 |
|                 all_statistics_counters[4].Debug_Stat_Counter_i                                          |    <0.001 |
|                 all_statistics_counters[5].Debug_Stat_Counter_i                                          |    <0.001 |
|                   Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                    |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                             |    <0.001 |
|                   Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                    |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                             |    <0.001 |
|                   Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1                             |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                             |    <0.001 |
|               Use_Trace.Debug_Trace_I                                                                    |     0.010 |
|                 Embedded_Trace.Embedded_Trace_Buffer                                                     |     0.008 |
|                   Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                     |     0.004 |
|                   Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1                                     |     0.004 |
|                 Embedded_Trace.Serial_Dbg_Intf.sync_sample                                               |    <0.001 |
|                 Serial_Dbg_Intf.sync_cc_overflow                                                         |    <0.001 |
|                 Serial_Dbg_Intf.sync_sample                                                              |    <0.001 |
|                   sync_bits[0].sync_bit                                                                  |    <0.001 |
|                   sync_bits[1].sync_bit                                                                  |    <0.001 |
|                   sync_bits[2].sync_bit                                                                  |    <0.001 |
|                   sync_bits[3].sync_bit                                                                  |    <0.001 |
|                   sync_bits[4].sync_bit                                                                  |    <0.001 |
|                   sync_bits[5].sync_bit                                                                  |    <0.001 |
|                   sync_bits[6].sync_bit                                                                  |    <0.001 |
|                 Serial_Dbg_Intf.sync_started                                                             |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                       |    <0.001 |
|                 Compare[0].MUXCY_I                                                                       |    <0.001 |
|                 Compare[0].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[1].MUXCY_I                                                                       |     0.000 |
|                 Compare[1].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[2].MUXCY_I                                                                       |     0.000 |
|                 Compare[2].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[3].MUXCY_I                                                                       |     0.000 |
|                 Compare[3].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[4].MUXCY_I                                                                       |    <0.001 |
|                 Compare[4].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[5].MUXCY_I                                                                       |     0.000 |
|                 Compare[5].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[6].MUXCY_I                                                                       |     0.000 |
|                 Compare[6].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[7].MUXCY_I                                                                       |     0.000 |
|                 Compare[7].SRLC16E_I                                                                     |    <0.001 |
|                 Has_Trace.AND2B1L_Trace                                                                  |    <0.001 |
|                 Has_Trace.MUXCY_Trace                                                                    |    <0.001 |
|                 The_First_BreakPoints.MUXCY_Post                                                         |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I                       |    <0.001 |
|                 Compare[0].MUXCY_I                                                                       |    <0.001 |
|                 Compare[0].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[1].MUXCY_I                                                                       |     0.000 |
|                 Compare[1].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[2].MUXCY_I                                                                       |     0.000 |
|                 Compare[2].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[3].MUXCY_I                                                                       |     0.000 |
|                 Compare[3].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[4].MUXCY_I                                                                       |    <0.001 |
|                 Compare[4].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[5].MUXCY_I                                                                       |     0.000 |
|                 Compare[5].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[6].MUXCY_I                                                                       |     0.000 |
|                 Compare[6].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[7].MUXCY_I                                                                       |     0.000 |
|                 Compare[7].SRLC16E_I                                                                     |    <0.001 |
|                 Has_Trace.AND2B1L_Trace                                                                  |    <0.001 |
|                 Has_Trace.MUXCY_Trace                                                                    |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[2].Serial_Interface_1.address_hit_I                       |    <0.001 |
|                 Compare[0].MUXCY_I                                                                       |    <0.001 |
|                 Compare[0].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[1].MUXCY_I                                                                       |     0.000 |
|                 Compare[1].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[2].MUXCY_I                                                                       |     0.000 |
|                 Compare[2].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[3].MUXCY_I                                                                       |     0.000 |
|                 Compare[3].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[4].MUXCY_I                                                                       |    <0.001 |
|                 Compare[4].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[5].MUXCY_I                                                                       |     0.000 |
|                 Compare[5].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[6].MUXCY_I                                                                       |     0.000 |
|                 Compare[6].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[7].MUXCY_I                                                                       |     0.000 |
|                 Compare[7].SRLC16E_I                                                                     |    <0.001 |
|                 Has_Trace.AND2B1L_Trace                                                                  |    <0.001 |
|                 Has_Trace.MUXCY_Trace                                                                    |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[3].Serial_Interface_1.address_hit_I                       |    <0.001 |
|                 Compare[0].MUXCY_I                                                                       |    <0.001 |
|                 Compare[0].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[1].MUXCY_I                                                                       |     0.000 |
|                 Compare[1].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[2].MUXCY_I                                                                       |     0.000 |
|                 Compare[2].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[3].MUXCY_I                                                                       |     0.000 |
|                 Compare[3].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[4].MUXCY_I                                                                       |    <0.001 |
|                 Compare[4].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[5].MUXCY_I                                                                       |     0.000 |
|                 Compare[5].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[6].MUXCY_I                                                                       |     0.000 |
|                 Compare[6].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[7].MUXCY_I                                                                       |     0.000 |
|                 Compare[7].SRLC16E_I                                                                     |    <0.001 |
|                 Has_Trace.AND2B1L_Trace                                                                  |    <0.001 |
|                 Has_Trace.MUXCY_Trace                                                                    |    <0.001 |
|               Using_Rd_Addr_Breakpoints.All_Rd_Addr_Breakpoints[0].Serial_Interface_2.address_data_hit_2 |    <0.001 |
|                 Addr_Compare[0].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[0].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[1].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[1].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[2].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[2].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[3].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[3].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[4].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[4].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[5].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[5].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[6].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[6].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[7].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[7].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[0].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[0].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[1].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[1].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[2].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[2].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[3].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[3].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[4].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[4].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[5].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[5].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[6].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[6].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[7].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[7].MUXCY_1                                                                  |     0.000 |
|                 Has_Trace.AND2B1L_Trace                                                                  |     0.000 |
|                 Has_Trace.MUXCY_Trace                                                                    |    <0.001 |
|               Using_Rd_Addr_Breakpoints.All_Rd_Addr_Breakpoints[1].Serial_Interface_2.address_data_hit_2 |    <0.001 |
|                 Addr_Compare[0].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[0].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[1].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[1].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[2].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[2].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[3].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[3].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[4].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[4].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[5].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[5].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[6].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[6].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[7].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[7].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[0].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[0].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[1].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[1].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[2].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[2].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[3].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[3].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[4].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[4].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[5].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[5].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[6].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[6].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[7].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[7].MUXCY_1                                                                  |     0.000 |
|                 Has_Trace.AND2B1L_Trace                                                                  |     0.000 |
|                 Has_Trace.MUXCY_Trace                                                                    |    <0.001 |
|               Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[0].Serial_Interface_3.address_data_hit_1 |    <0.001 |
|                 Addr_Compare[0].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[0].MUXCY_1                                                                  |    <0.001 |
|                 Addr_Compare[1].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[1].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[2].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[2].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[3].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[3].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[4].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[4].MUXCY_1                                                                  |    <0.001 |
|                 Addr_Compare[5].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[5].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[6].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[6].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[7].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[7].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[0].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[0].MUXCY_1                                                                  |    <0.001 |
|                 Data_Compare[1].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[1].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[2].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[2].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[3].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[3].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[4].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[4].MUXCY_1                                                                  |    <0.001 |
|                 Data_Compare[5].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[5].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[6].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[6].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[7].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[7].MUXCY_1                                                                  |     0.000 |
|                 Has_Trace.AND2B1L_Trace                                                                  |    <0.001 |
|                 Has_Trace.MUXCY_Trace                                                                    |    <0.001 |
|               Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[1].Serial_Interface_3.address_data_hit_1 |    <0.001 |
|                 Addr_Compare[0].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[0].MUXCY_1                                                                  |    <0.001 |
|                 Addr_Compare[1].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[1].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[2].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[2].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[3].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[3].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[4].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[4].MUXCY_1                                                                  |    <0.001 |
|                 Addr_Compare[5].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[5].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[6].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[6].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[7].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[7].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[0].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[0].MUXCY_1                                                                  |    <0.001 |
|                 Data_Compare[1].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[1].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[2].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[2].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[3].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[3].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[4].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[4].MUXCY_1                                                                  |    <0.001 |
|                 Data_Compare[5].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[5].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[6].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[6].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[7].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[7].MUXCY_1                                                                  |     0.000 |
|                 Has_Trace.AND2B1L_Trace                                                                  |    <0.001 |
|                 Has_Trace.MUXCY_Trace                                                                    |    <0.001 |
|               sync_trig_out_0                                                                            |    <0.001 |
|             Use_IBUS.IAXI_Interface_I1                                                                   |    <0.001 |
|             interrupt_mode_converter_I                                                                   |    <0.001 |
|             mem_databus_ready_sel_carry_or                                                               |     0.000 |
|               MUXCY_I                                                                                    |     0.000 |
|           Reset_DFF                                                                                      |    <0.001 |
|           Using_Async_Interrupt.Interrupt_DFF                                                            |    <0.001 |
|           Using_Async_Wakeup_0.Wakeup_DFF                                                                |    <0.001 |
|           Using_Async_Wakeup_1.Wakeup_DFF                                                                |    <0.001 |
|     proc_sys_reset_0                                                                                     |    <0.001 |
|       U0                                                                                                 |    <0.001 |
|         EXT_LPF                                                                                          |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                      |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                      |    <0.001 |
|         SEQ                                                                                              |    <0.001 |
|           SEQ_COUNTER                                                                                    |    <0.001 |
|     processing_system7_0                                                                                 |     1.255 |
|       inst                                                                                               |     1.255 |
|     ps7_0_axi_periph                                                                                     |     0.020 |
|       m00_couplers                                                                                       |     0.004 |
|         auto_pc                                                                                          |     0.004 |
|           inst                                                                                           |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                         |     0.004 |
|               RD.ar_channel_0                                                                            |    <0.001 |
|                 ar_cmd_fsm_0                                                                             |    <0.001 |
|                 cmd_translator_0                                                                         |    <0.001 |
|                   incr_cmd_0                                                                             |    <0.001 |
|                   wrap_cmd_0                                                                             |    <0.001 |
|               RD.r_channel_0                                                                             |    <0.001 |
|                 rd_data_fifo_0                                                                           |    <0.001 |
|                 transaction_fifo_0                                                                       |    <0.001 |
|               SI_REG                                                                                     |     0.002 |
|                 ar.ar_pipe                                                                               |    <0.001 |
|                 aw.aw_pipe                                                                               |    <0.001 |
|                 b.b_pipe                                                                                 |    <0.001 |
|                 r.r_pipe                                                                                 |    <0.001 |
|               WR.aw_channel_0                                                                            |    <0.001 |
|                 aw_cmd_fsm_0                                                                             |    <0.001 |
|                 cmd_translator_0                                                                         |    <0.001 |
|                   incr_cmd_0                                                                             |    <0.001 |
|                   wrap_cmd_0                                                                             |    <0.001 |
|               WR.b_channel_0                                                                             |    <0.001 |
|                 bid_fifo_0                                                                               |    <0.001 |
|                 bresp_fifo_0                                                                             |    <0.001 |
|       m03_couplers                                                                                       |     0.004 |
|         auto_pc                                                                                          |     0.004 |
|           inst                                                                                           |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                         |     0.004 |
|               RD.ar_channel_0                                                                            |    <0.001 |
|                 ar_cmd_fsm_0                                                                             |    <0.001 |
|                 cmd_translator_0                                                                         |    <0.001 |
|                   incr_cmd_0                                                                             |    <0.001 |
|                   wrap_cmd_0                                                                             |    <0.001 |
|               RD.r_channel_0                                                                             |    <0.001 |
|                 rd_data_fifo_0                                                                           |    <0.001 |
|                 transaction_fifo_0                                                                       |    <0.001 |
|               SI_REG                                                                                     |     0.002 |
|                 ar.ar_pipe                                                                               |    <0.001 |
|                 aw.aw_pipe                                                                               |    <0.001 |
|                 b.b_pipe                                                                                 |    <0.001 |
|                 r.r_pipe                                                                                 |    <0.001 |
|               WR.aw_channel_0                                                                            |    <0.001 |
|                 aw_cmd_fsm_0                                                                             |    <0.001 |
|                 cmd_translator_0                                                                         |    <0.001 |
|                   incr_cmd_0                                                                             |    <0.001 |
|                   wrap_cmd_0                                                                             |    <0.001 |
|               WR.b_channel_0                                                                             |    <0.001 |
|                 bid_fifo_0                                                                               |    <0.001 |
|                 bresp_fifo_0                                                                             |    <0.001 |
|       m05_couplers                                                                                       |     0.004 |
|         auto_pc                                                                                          |     0.004 |
|           inst                                                                                           |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                         |     0.004 |
|               RD.ar_channel_0                                                                            |    <0.001 |
|                 ar_cmd_fsm_0                                                                             |    <0.001 |
|                 cmd_translator_0                                                                         |    <0.001 |
|                   incr_cmd_0                                                                             |    <0.001 |
|                   wrap_cmd_0                                                                             |    <0.001 |
|               RD.r_channel_0                                                                             |    <0.001 |
|                 rd_data_fifo_0                                                                           |    <0.001 |
|                 transaction_fifo_0                                                                       |    <0.001 |
|               SI_REG                                                                                     |     0.002 |
|                 ar.ar_pipe                                                                               |    <0.001 |
|                 aw.aw_pipe                                                                               |    <0.001 |
|                 b.b_pipe                                                                                 |    <0.001 |
|                 r.r_pipe                                                                                 |    <0.001 |
|               WR.aw_channel_0                                                                            |     0.001 |
|                 aw_cmd_fsm_0                                                                             |    <0.001 |
|                 cmd_translator_0                                                                         |    <0.001 |
|                   incr_cmd_0                                                                             |    <0.001 |
|                   wrap_cmd_0                                                                             |    <0.001 |
|               WR.b_channel_0                                                                             |    <0.001 |
|                 bid_fifo_0                                                                               |    <0.001 |
|                 bresp_fifo_0                                                                             |    <0.001 |
|       s00_couplers                                                                                       |     0.000 |
|         auto_pc                                                                                          |     0.000 |
|           inst                                                                                           |     0.000 |
|       xbar                                                                                               |     0.007 |
|         inst                                                                                             |     0.007 |
|           gen_samd.crossbar_samd                                                                         |     0.007 |
|             addr_arbiter_ar                                                                              |    <0.001 |
|               gen_arbiter.mux_mesg                                                                       |     0.000 |
|             addr_arbiter_aw                                                                              |    <0.001 |
|               gen_arbiter.mux_mesg                                                                       |     0.000 |
|             gen_decerr_slave.decerr_slave_inst                                                           |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                                 |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                           |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                             |    <0.001 |
|               b.b_pipe                                                                                   |    <0.001 |
|               r.r_pipe                                                                                   |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                                 |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                           |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                             |    <0.001 |
|               b.b_pipe                                                                                   |    <0.001 |
|               r.r_pipe                                                                                   |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                                             |    <0.001 |
|               b.b_pipe                                                                                   |    <0.001 |
|               r.r_pipe                                                                                   |    <0.001 |
|             gen_master_slots[3].gen_mi_write.wdata_mux_w                                                 |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                           |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                                                             |    <0.001 |
|               b.b_pipe                                                                                   |    <0.001 |
|               r.r_pipe                                                                                   |    <0.001 |
|             gen_master_slots[4].reg_slice_mi                                                             |    <0.001 |
|               b.b_pipe                                                                                   |    <0.001 |
|               r.r_pipe                                                                                   |    <0.001 |
|             gen_master_slots[5].gen_mi_write.wdata_mux_w                                                 |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                           |    <0.001 |
|             gen_master_slots[5].reg_slice_mi                                                             |    <0.001 |
|               b.b_pipe                                                                                   |    <0.001 |
|               r.r_pipe                                                                                   |    <0.001 |
|             gen_master_slots[6].reg_slice_mi                                                             |    <0.001 |
|               b.b_pipe                                                                                   |    <0.001 |
|               r.r_pipe                                                                                   |    <0.001 |
|             gen_master_slots[7].gen_mi_write.wdata_mux_w                                                 |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                      |    <0.001 |
|             gen_master_slots[7].reg_slice_mi                                                             |    <0.001 |
|               b.b_pipe                                                                                   |    <0.001 |
|               r.r_pipe                                                                                   |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                              |     0.002 |
|               gen_multi_thread.arbiter_resp_inst                                                         |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                                                     |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                             |     0.002 |
|               gen_multi_thread.arbiter_resp_inst                                                         |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                                                     |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                               |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                               |    <0.001 |
|               wrouter_aw_fifo                                                                            |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[3].srl_nx1                                                           |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                                               |    <0.001 |
|               wrouter_aw_fifo                                                                            |    <0.001 |
|             splitter_aw_mi                                                                               |    <0.001 |
|     rgb_PWM_0                                                                                            |     0.002 |
|       inst                                                                                               |     0.002 |
|         PWM_AXI_inst                                                                                     |     0.001 |
|     rst_ps7_0_100M                                                                                       |    <0.001 |
|       U0                                                                                                 |    <0.001 |
|         EXT_LPF                                                                                          |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                      |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                      |    <0.001 |
|         SEQ                                                                                              |    <0.001 |
|           SEQ_COUNTER                                                                                    |    <0.001 |
|     share_axi_bram_ctrl_0                                                                                |     0.002 |
|       U0                                                                                                 |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                                                       |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                                                            |     0.002 |
|             GEN_ARB.I_SNG_PORT                                                                           |    <0.001 |
|             I_RD_CHNL                                                                                    |    <0.001 |
|               GEN_UA_NARROW.I_UA_NARROW                                                                  |    <0.001 |
|               I_WRAP_BRST                                                                                |    <0.001 |
|             I_WR_CHNL                                                                                    |    <0.001 |
|               BID_FIFO                                                                                   |    <0.001 |
|               GEN_UA_NARROW.I_UA_NARROW                                                                  |    <0.001 |
|               I_WRAP_BRST                                                                                |    <0.001 |
|     share_axi_bram_ctrl_1                                                                                |     0.003 |
|       U0                                                                                                 |     0.003 |
|         gext_inst.abcv4_0_ext_inst                                                                       |     0.003 |
|           GEN_AXI4.I_FULL_AXI                                                                            |     0.003 |
|             GEN_ARB.I_SNG_PORT                                                                           |    <0.001 |
|             I_RD_CHNL                                                                                    |     0.002 |
|               GEN_UA_NARROW.I_UA_NARROW                                                                  |    <0.001 |
|               I_WRAP_BRST                                                                                |    <0.001 |
|             I_WR_CHNL                                                                                    |    <0.001 |
|               BID_FIFO                                                                                   |    <0.001 |
|               GEN_UA_NARROW.I_UA_NARROW                                                                  |    <0.001 |
|               I_WRAP_BRST                                                                                |    <0.001 |
|     share_blk_mem_gen_1                                                                                  |     0.003 |
|       U0                                                                                                 |     0.003 |
|         inst_blk_mem_gen                                                                                 |     0.003 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                          |     0.003 |
|             valid.cstr                                                                                   |     0.003 |
|               ramloop[0].ram.r                                                                           |     0.002 |
|                 prim_noinit.ram                                                                          |     0.002 |
|               ramloop[1].ram.r                                                                           |     0.002 |
|                 prim_noinit.ram                                                                          |     0.002 |
|     xadc_wiz_0                                                                                           |     0.004 |
|       U0                                                                                                 |     0.004 |
|         AXI_LITE_IPIF_I                                                                                  |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                             |    <0.001 |
|             I_DECODER                                                                                    |    <0.001 |
|         AXI_XADC_CORE_I                                                                                  |     0.002 |
|         INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                                                             |    <0.001 |
|         SOFT_RESET_I                                                                                     |    <0.001 |
|     xlconcat_2                                                                                           |     0.000 |
|     xlconstant_0                                                                                         |     0.000 |
|     xlconstant_1                                                                                         |     0.000 |
+----------------------------------------------------------------------------------------------------------+-----------+


