Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jun 24 16:36:06 2019
| Host         : LAPTOP-JSL42T1L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file chacha_timing_summary_routed.rpt -pb chacha_timing_summary_routed.pb -rpx chacha_timing_summary_routed.rpx -warn_on_violation
| Design       : chacha
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 43 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.051        0.000                      0                 2176        0.104        0.000                      0                 2176        0.500        0.000                       0                  1964  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 1.000}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.051        0.000                      0                 2176        0.104        0.000                      0                 2176        0.500        0.000                       0                  1964  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.886ns  (logic 7.365ns (53.038%)  route 6.521ns (46.962%))
  Logic Levels:           32  (CARRY4=25 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 19.455 - 15.000 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.724     4.968    core/clk_IBUF_BUFG
    SLICE_X77Y31         FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y31         FDRE (Prop_fdre_C_Q)         0.456     5.424 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.625     7.049    core/qr0/state_reg_reg[5][15]_0
    SLICE_X72Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.173 r  core/qr0/a_prim1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.173    core/qr0/a_prim1_carry__0_i_5_n_0
    SLICE_X72Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.574 r  core/qr0/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.574    core/qr0/a_prim1_carry__0_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.688 r  core/qr0/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.688    core/qr0/a_prim1_carry__1_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.802 r  core/qr0/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.802    core/qr0/a_prim1_carry__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.916 r  core/qr0/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.916    core/qr0/a_prim1_carry__3_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.030 r  core/qr0/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.009     8.039    core/qr0/a_prim1_carry__4_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.153 r  core/qr0/a_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.153    core/qr0/a_prim1_carry__5_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.487 r  core/qr0/a_prim1_carry__6/O[1]
                         net (fo=4, routed)           0.839     9.326    core/qr0/p_1_in[29]
    SLICE_X81Y21         LUT6 (Prop_lut6_I5_O)        0.303     9.629 r  core/qr0/a_prim2_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.629    core/qr0/a_prim2_carry__2_i_7_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.179 r  core/qr0/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.179    core/qr0/a_prim2_carry__2_n_0
    SLICE_X81Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.293 r  core/qr0/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.293    core/qr0/a_prim2_carry__3_n_0
    SLICE_X81Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.627 r  core/qr0/a_prim2_carry__4/O[1]
                         net (fo=4, routed)           0.860    11.487    core/qr0/c0[21]
    SLICE_X74Y17         LUT6 (Prop_lut6_I5_O)        0.303    11.790 r  core/qr0/a_prim0_carry_i_3/O
                         net (fo=1, routed)           0.000    11.790    core/qr0/a_prim0_carry_i_3_n_0
    SLICE_X74Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.340 r  core/qr0/a_prim0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.340    core/qr0/a_prim0_carry_n_0
    SLICE_X74Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.454 r  core/qr0/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.454    core/qr0/a_prim0_carry__0_n_0
    SLICE_X74Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.568 r  core/qr0/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.568    core/qr0/a_prim0_carry__1_n_0
    SLICE_X74Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.682 r  core/qr0/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.682    core/qr0/a_prim0_carry__2_n_0
    SLICE_X74Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.796 r  core/qr0/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.796    core/qr0/a_prim0_carry__3_n_0
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.910 r  core/qr0/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.910    core/qr0/a_prim0_carry__4_n_0
    SLICE_X74Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.244 r  core/qr0/a_prim0_carry__5/O[1]
                         net (fo=2, routed)           0.658    13.902    core/qr0/qr0_a_prim[25]
    SLICE_X77Y26         LUT6 (Prop_lut6_I0_O)        0.303    14.205 r  core/qr0/state_reg[15][1]_i_2/O
                         net (fo=3, routed)           0.689    14.894    core/qr0/qr0_d_prim[1]
    SLICE_X79Y22         LUT2 (Prop_lut2_I1_O)        0.124    15.018 r  core/qr0/b_prim1_carry_i_3/O
                         net (fo=1, routed)           0.000    15.018    core/qr0/b_prim1_carry_i_3_n_0
    SLICE_X79Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.568 r  core/qr0/b_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.568    core/qr0/b_prim1_carry_n_0
    SLICE_X79Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  core/qr0/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.682    core/qr0/b_prim1_carry__0_n_0
    SLICE_X79Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.796 r  core/qr0/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.009    15.805    core/qr0/b_prim1_carry__1_n_0
    SLICE_X79Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.919 r  core/qr0/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.919    core/qr0/b_prim1_carry__2_n_0
    SLICE_X79Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  core/qr0/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.033    core/qr0/b_prim1_carry__3_n_0
    SLICE_X79Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  core/qr0/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.147    core/qr0/b_prim1_carry__4_n_0
    SLICE_X79Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.261 r  core/qr0/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.261    core/qr0/b_prim1_carry__5_n_0
    SLICE_X79Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.595 r  core/qr0/b_prim1_carry__6/O[1]
                         net (fo=3, routed)           0.645    17.240    core/qr0/qr0_c_prim[29]
    SLICE_X72Y27         LUT6 (Prop_lut6_I0_O)        0.303    17.543 r  core/qr0/state_reg[5][4]_i_2/O
                         net (fo=2, routed)           1.187    18.730    core/qr0/qr0_b_prim[4]
    SLICE_X72Y15         LUT6 (Prop_lut6_I0_O)        0.124    18.854 r  core/qr0/state_reg[5][4]_i_1/O
                         net (fo=1, routed)           0.000    18.854    core/state_new[5]__0[4]
    SLICE_X72Y15         FDRE                                         r  core/state_reg_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.553    19.455    core/clk_IBUF_BUFG
    SLICE_X72Y15         FDRE                                         r  core/state_reg_reg[5][4]/C
                         clock pessimism              0.457    19.912    
                         clock uncertainty           -0.035    19.876    
    SLICE_X72Y15         FDRE (Setup_fdre_C_D)        0.029    19.905    core/state_reg_reg[5][4]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                         -18.854    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.728ns  (logic 7.469ns (54.408%)  route 6.259ns (45.592%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 19.454 - 15.000 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.727     4.971    core/clk_IBUF_BUFG
    SLICE_X78Y33         FDRE                                         r  core/qr_ctr_reg_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y33         FDRE (Prop_fdre_C_Q)         0.456     5.427 r  core/qr_ctr_reg_reg_rep__0/Q
                         net (fo=128, routed)         1.404     6.831    core/qr3/state_reg_reg[9][0]
    SLICE_X78Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.955 r  core/qr3/a_prim1_carry_i_5__2/O
                         net (fo=1, routed)           0.000     6.955    core/qr3/a_prim1_carry_i_5__2_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.356 r  core/qr3/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    core/qr3/a_prim1_carry_n_0
    SLICE_X78Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  core/qr3/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    core/qr3/a_prim1_carry__0_n_0
    SLICE_X78Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  core/qr3/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.584    core/qr3/a_prim1_carry__1_n_0
    SLICE_X78Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  core/qr3/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.698    core/qr3/a_prim1_carry__2_n_0
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  core/qr3/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.812    core/qr3/a_prim1_carry__3_n_0
    SLICE_X78Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.926 r  core/qr3/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.935    core/qr3/a_prim1_carry__4_n_0
    SLICE_X78Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  core/qr3/a_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.049    core/qr3/a_prim1_carry__5_n_0
    SLICE_X78Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.383 r  core/qr3/a_prim1_carry__6/O[1]
                         net (fo=4, routed)           0.714     9.097    core/qr3/p_1_in[29]
    SLICE_X83Y21         LUT6 (Prop_lut6_I5_O)        0.303     9.400 r  core/qr3/a_prim2_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     9.400    core/qr3/a_prim2_carry__2_i_7__2_n_0
    SLICE_X83Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.950 r  core/qr3/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.950    core/qr3/a_prim2_carry__2_n_0
    SLICE_X83Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.064 r  core/qr3/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.064    core/qr3/a_prim2_carry__3_n_0
    SLICE_X83Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.178 r  core/qr3/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.178    core/qr3/a_prim2_carry__4_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.512 r  core/qr3/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           0.661    11.173    core/qr3/c0[25]
    SLICE_X76Y24         LUT6 (Prop_lut6_I5_O)        0.303    11.476 r  core/qr3/a_prim0_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    11.476    core/qr3/a_prim0_carry__0_i_3__2_n_0
    SLICE_X76Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.026 r  core/qr3/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.035    core/qr3/a_prim0_carry__0_n_0
    SLICE_X76Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.149 r  core/qr3/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.149    core/qr3/a_prim0_carry__1_n_0
    SLICE_X76Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.263 r  core/qr3/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.263    core/qr3/a_prim0_carry__2_n_0
    SLICE_X76Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.377 r  core/qr3/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.377    core/qr3/a_prim0_carry__3_n_0
    SLICE_X76Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.491 r  core/qr3/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.491    core/qr3/a_prim0_carry__4_n_0
    SLICE_X76Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.605 r  core/qr3/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.605    core/qr3/a_prim0_carry__5_n_0
    SLICE_X76Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.939 r  core/qr3/a_prim0_carry__6/O[1]
                         net (fo=2, routed)           0.981    13.920    core/qr3/qr3_a_prim[29]
    SLICE_X89Y23         LUT6 (Prop_lut6_I0_O)        0.303    14.223 r  core/qr3/state_reg[14][5]_i_2/O
                         net (fo=2, routed)           0.861    15.084    core/qr3/qr3_d_prim[5]
    SLICE_X82Y19         LUT2 (Prop_lut2_I1_O)        0.124    15.208 r  core/qr3/b_prim1_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    15.208    core/qr3/b_prim1_carry__0_i_3__2_n_0
    SLICE_X82Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.741 r  core/qr3/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.741    core/qr3/b_prim1_carry__0_n_0
    SLICE_X82Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.858 r  core/qr3/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.858    core/qr3/b_prim1_carry__1_n_0
    SLICE_X82Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.975 r  core/qr3/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.975    core/qr3/b_prim1_carry__2_n_0
    SLICE_X82Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.092 r  core/qr3/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.092    core/qr3/b_prim1_carry__3_n_0
    SLICE_X82Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.209 r  core/qr3/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.209    core/qr3/b_prim1_carry__4_n_0
    SLICE_X82Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  core/qr3/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.009    16.335    core/qr3/b_prim1_carry__5_n_0
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.658 r  core/qr3/b_prim1_carry__6/O[1]
                         net (fo=3, routed)           0.727    17.385    core/qr3/qr3_c_prim[29]
    SLICE_X74Y26         LUT6 (Prop_lut6_I0_O)        0.306    17.691 r  core/qr3/state_reg[7][4]_i_3/O
                         net (fo=2, routed)           0.883    18.574    core/qr2/qr3_b_prim[4]
    SLICE_X74Y16         LUT6 (Prop_lut6_I2_O)        0.124    18.698 r  core/qr2/state_reg[7][4]_i_1/O
                         net (fo=1, routed)           0.000    18.698    core/state_new[7]__0[4]
    SLICE_X74Y16         FDRE                                         r  core/state_reg_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.552    19.454    core/clk_IBUF_BUFG
    SLICE_X74Y16         FDRE                                         r  core/state_reg_reg[7][4]/C
                         clock pessimism              0.457    19.911    
                         clock uncertainty           -0.035    19.875    
    SLICE_X74Y16         FDRE (Setup_fdre_C_D)        0.031    19.906    core/state_reg_reg[7][4]
  -------------------------------------------------------------------
                         required time                         19.906    
                         arrival time                         -18.698    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.692ns  (logic 7.354ns (53.710%)  route 6.338ns (46.289%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 19.457 - 15.000 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.727     4.971    core/clk_IBUF_BUFG
    SLICE_X78Y33         FDRE                                         r  core/qr_ctr_reg_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y33         FDRE (Prop_fdre_C_Q)         0.456     5.427 r  core/qr_ctr_reg_reg_rep__0/Q
                         net (fo=128, routed)         1.404     6.831    core/qr3/state_reg_reg[9][0]
    SLICE_X78Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.955 r  core/qr3/a_prim1_carry_i_5__2/O
                         net (fo=1, routed)           0.000     6.955    core/qr3/a_prim1_carry_i_5__2_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.356 r  core/qr3/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    core/qr3/a_prim1_carry_n_0
    SLICE_X78Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  core/qr3/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    core/qr3/a_prim1_carry__0_n_0
    SLICE_X78Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  core/qr3/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.584    core/qr3/a_prim1_carry__1_n_0
    SLICE_X78Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  core/qr3/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.698    core/qr3/a_prim1_carry__2_n_0
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  core/qr3/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.812    core/qr3/a_prim1_carry__3_n_0
    SLICE_X78Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.926 r  core/qr3/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.935    core/qr3/a_prim1_carry__4_n_0
    SLICE_X78Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  core/qr3/a_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.049    core/qr3/a_prim1_carry__5_n_0
    SLICE_X78Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.383 r  core/qr3/a_prim1_carry__6/O[1]
                         net (fo=4, routed)           0.714     9.097    core/qr3/p_1_in[29]
    SLICE_X83Y21         LUT6 (Prop_lut6_I5_O)        0.303     9.400 r  core/qr3/a_prim2_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     9.400    core/qr3/a_prim2_carry__2_i_7__2_n_0
    SLICE_X83Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.950 r  core/qr3/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.950    core/qr3/a_prim2_carry__2_n_0
    SLICE_X83Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.064 r  core/qr3/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.064    core/qr3/a_prim2_carry__3_n_0
    SLICE_X83Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.178 r  core/qr3/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.178    core/qr3/a_prim2_carry__4_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.512 r  core/qr3/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           0.661    11.173    core/qr3/c0[25]
    SLICE_X76Y24         LUT6 (Prop_lut6_I5_O)        0.303    11.476 r  core/qr3/a_prim0_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    11.476    core/qr3/a_prim0_carry__0_i_3__2_n_0
    SLICE_X76Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.026 r  core/qr3/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.035    core/qr3/a_prim0_carry__0_n_0
    SLICE_X76Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.149 r  core/qr3/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.149    core/qr3/a_prim0_carry__1_n_0
    SLICE_X76Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.263 r  core/qr3/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.263    core/qr3/a_prim0_carry__2_n_0
    SLICE_X76Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.377 r  core/qr3/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.377    core/qr3/a_prim0_carry__3_n_0
    SLICE_X76Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.491 r  core/qr3/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.491    core/qr3/a_prim0_carry__4_n_0
    SLICE_X76Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.605 r  core/qr3/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.605    core/qr3/a_prim0_carry__5_n_0
    SLICE_X76Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.939 r  core/qr3/a_prim0_carry__6/O[1]
                         net (fo=2, routed)           0.981    13.920    core/qr3/qr3_a_prim[29]
    SLICE_X89Y23         LUT6 (Prop_lut6_I0_O)        0.303    14.223 r  core/qr3/state_reg[14][5]_i_2/O
                         net (fo=2, routed)           0.861    15.084    core/qr3/qr3_d_prim[5]
    SLICE_X82Y19         LUT2 (Prop_lut2_I1_O)        0.124    15.208 r  core/qr3/b_prim1_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    15.208    core/qr3/b_prim1_carry__0_i_3__2_n_0
    SLICE_X82Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.741 r  core/qr3/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.741    core/qr3/b_prim1_carry__0_n_0
    SLICE_X82Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.858 r  core/qr3/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.858    core/qr3/b_prim1_carry__1_n_0
    SLICE_X82Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.975 r  core/qr3/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.975    core/qr3/b_prim1_carry__2_n_0
    SLICE_X82Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.092 r  core/qr3/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.092    core/qr3/b_prim1_carry__3_n_0
    SLICE_X82Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.209 r  core/qr3/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.209    core/qr3/b_prim1_carry__4_n_0
    SLICE_X82Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  core/qr3/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.009    16.335    core/qr3/b_prim1_carry__5_n_0
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.554 r  core/qr3/b_prim1_carry__6/O[0]
                         net (fo=3, routed)           0.672    17.226    core/qr3/qr3_c_prim[28]
    SLICE_X78Y29         LUT6 (Prop_lut6_I0_O)        0.295    17.521 r  core/qr3/state_reg[7][3]_i_3/O
                         net (fo=2, routed)           1.018    18.539    core/qr2/qr3_b_prim[3]
    SLICE_X78Y15         LUT6 (Prop_lut6_I2_O)        0.124    18.663 r  core/qr2/state_reg[7][3]_i_1/O
                         net (fo=1, routed)           0.000    18.663    core/state_new[7]__0[3]
    SLICE_X78Y15         FDRE                                         r  core/state_reg_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.555    19.457    core/clk_IBUF_BUFG
    SLICE_X78Y15         FDRE                                         r  core/state_reg_reg[7][3]/C
                         clock pessimism              0.457    19.914    
                         clock uncertainty           -0.035    19.878    
    SLICE_X78Y15         FDRE (Setup_fdre_C_D)        0.031    19.909    core/state_reg_reg[7][3]
  -------------------------------------------------------------------
                         required time                         19.909    
                         arrival time                         -18.663    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.674ns  (logic 7.251ns (53.028%)  route 6.423ns (46.972%))
  Logic Levels:           31  (CARRY4=24 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 19.455 - 15.000 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.724     4.968    core/clk_IBUF_BUFG
    SLICE_X77Y31         FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y31         FDRE (Prop_fdre_C_Q)         0.456     5.424 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.625     7.049    core/qr0/state_reg_reg[5][15]_0
    SLICE_X72Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.173 r  core/qr0/a_prim1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.173    core/qr0/a_prim1_carry__0_i_5_n_0
    SLICE_X72Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.574 r  core/qr0/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.574    core/qr0/a_prim1_carry__0_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.688 r  core/qr0/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.688    core/qr0/a_prim1_carry__1_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.802 r  core/qr0/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.802    core/qr0/a_prim1_carry__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.916 r  core/qr0/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.916    core/qr0/a_prim1_carry__3_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.030 r  core/qr0/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.009     8.039    core/qr0/a_prim1_carry__4_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.153 r  core/qr0/a_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.153    core/qr0/a_prim1_carry__5_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.487 r  core/qr0/a_prim1_carry__6/O[1]
                         net (fo=4, routed)           0.839     9.326    core/qr0/p_1_in[29]
    SLICE_X81Y21         LUT6 (Prop_lut6_I5_O)        0.303     9.629 r  core/qr0/a_prim2_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.629    core/qr0/a_prim2_carry__2_i_7_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.179 r  core/qr0/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.179    core/qr0/a_prim2_carry__2_n_0
    SLICE_X81Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.293 r  core/qr0/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.293    core/qr0/a_prim2_carry__3_n_0
    SLICE_X81Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.627 r  core/qr0/a_prim2_carry__4/O[1]
                         net (fo=4, routed)           0.860    11.487    core/qr0/c0[21]
    SLICE_X74Y17         LUT6 (Prop_lut6_I5_O)        0.303    11.790 r  core/qr0/a_prim0_carry_i_3/O
                         net (fo=1, routed)           0.000    11.790    core/qr0/a_prim0_carry_i_3_n_0
    SLICE_X74Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.340 r  core/qr0/a_prim0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.340    core/qr0/a_prim0_carry_n_0
    SLICE_X74Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.454 r  core/qr0/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.454    core/qr0/a_prim0_carry__0_n_0
    SLICE_X74Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.568 r  core/qr0/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.568    core/qr0/a_prim0_carry__1_n_0
    SLICE_X74Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.682 r  core/qr0/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.682    core/qr0/a_prim0_carry__2_n_0
    SLICE_X74Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.796 r  core/qr0/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.796    core/qr0/a_prim0_carry__3_n_0
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.910 r  core/qr0/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.910    core/qr0/a_prim0_carry__4_n_0
    SLICE_X74Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.244 r  core/qr0/a_prim0_carry__5/O[1]
                         net (fo=2, routed)           0.658    13.902    core/qr0/qr0_a_prim[25]
    SLICE_X77Y26         LUT6 (Prop_lut6_I0_O)        0.303    14.205 r  core/qr0/state_reg[15][1]_i_2/O
                         net (fo=3, routed)           0.689    14.894    core/qr0/qr0_d_prim[1]
    SLICE_X79Y22         LUT2 (Prop_lut2_I1_O)        0.124    15.018 r  core/qr0/b_prim1_carry_i_3/O
                         net (fo=1, routed)           0.000    15.018    core/qr0/b_prim1_carry_i_3_n_0
    SLICE_X79Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.568 r  core/qr0/b_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.568    core/qr0/b_prim1_carry_n_0
    SLICE_X79Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  core/qr0/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.682    core/qr0/b_prim1_carry__0_n_0
    SLICE_X79Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.796 r  core/qr0/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.009    15.805    core/qr0/b_prim1_carry__1_n_0
    SLICE_X79Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.919 r  core/qr0/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.919    core/qr0/b_prim1_carry__2_n_0
    SLICE_X79Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  core/qr0/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.033    core/qr0/b_prim1_carry__3_n_0
    SLICE_X79Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  core/qr0/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.147    core/qr0/b_prim1_carry__4_n_0
    SLICE_X79Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.481 r  core/qr0/b_prim1_carry__5/O[1]
                         net (fo=3, routed)           0.748    17.228    core/qr0/qr0_c_prim[25]
    SLICE_X74Y25         LUT6 (Prop_lut6_I0_O)        0.303    17.531 r  core/qr0/state_reg[5][0]_i_2/O
                         net (fo=2, routed)           0.986    18.518    core/qr0/qr0_b_prim[0]
    SLICE_X73Y15         LUT6 (Prop_lut6_I0_O)        0.124    18.642 r  core/qr0/state_reg[5][0]_i_1/O
                         net (fo=1, routed)           0.000    18.642    core/state_new[5]__0[0]
    SLICE_X73Y15         FDRE                                         r  core/state_reg_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.553    19.455    core/clk_IBUF_BUFG
    SLICE_X73Y15         FDRE                                         r  core/state_reg_reg[5][0]/C
                         clock pessimism              0.457    19.912    
                         clock uncertainty           -0.035    19.876    
    SLICE_X73Y15         FDRE (Setup_fdre_C_D)        0.029    19.905    core/state_reg_reg[5][0]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                         -18.642    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.650ns  (logic 7.469ns (54.717%)  route 6.181ns (45.283%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 19.450 - 15.000 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.727     4.971    core/clk_IBUF_BUFG
    SLICE_X78Y33         FDRE                                         r  core/qr_ctr_reg_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y33         FDRE (Prop_fdre_C_Q)         0.456     5.427 r  core/qr_ctr_reg_reg_rep__0/Q
                         net (fo=128, routed)         1.404     6.831    core/qr3/state_reg_reg[9][0]
    SLICE_X78Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.955 r  core/qr3/a_prim1_carry_i_5__2/O
                         net (fo=1, routed)           0.000     6.955    core/qr3/a_prim1_carry_i_5__2_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.356 r  core/qr3/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    core/qr3/a_prim1_carry_n_0
    SLICE_X78Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  core/qr3/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    core/qr3/a_prim1_carry__0_n_0
    SLICE_X78Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  core/qr3/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.584    core/qr3/a_prim1_carry__1_n_0
    SLICE_X78Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  core/qr3/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.698    core/qr3/a_prim1_carry__2_n_0
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  core/qr3/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.812    core/qr3/a_prim1_carry__3_n_0
    SLICE_X78Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.926 r  core/qr3/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.935    core/qr3/a_prim1_carry__4_n_0
    SLICE_X78Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  core/qr3/a_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.049    core/qr3/a_prim1_carry__5_n_0
    SLICE_X78Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.383 r  core/qr3/a_prim1_carry__6/O[1]
                         net (fo=4, routed)           0.714     9.097    core/qr3/p_1_in[29]
    SLICE_X83Y21         LUT6 (Prop_lut6_I5_O)        0.303     9.400 r  core/qr3/a_prim2_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     9.400    core/qr3/a_prim2_carry__2_i_7__2_n_0
    SLICE_X83Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.950 r  core/qr3/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.950    core/qr3/a_prim2_carry__2_n_0
    SLICE_X83Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.064 r  core/qr3/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.064    core/qr3/a_prim2_carry__3_n_0
    SLICE_X83Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.178 r  core/qr3/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.178    core/qr3/a_prim2_carry__4_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.512 r  core/qr3/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           0.661    11.173    core/qr3/c0[25]
    SLICE_X76Y24         LUT6 (Prop_lut6_I5_O)        0.303    11.476 r  core/qr3/a_prim0_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    11.476    core/qr3/a_prim0_carry__0_i_3__2_n_0
    SLICE_X76Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.026 r  core/qr3/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.035    core/qr3/a_prim0_carry__0_n_0
    SLICE_X76Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.149 r  core/qr3/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.149    core/qr3/a_prim0_carry__1_n_0
    SLICE_X76Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.263 r  core/qr3/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.263    core/qr3/a_prim0_carry__2_n_0
    SLICE_X76Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.377 r  core/qr3/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.377    core/qr3/a_prim0_carry__3_n_0
    SLICE_X76Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.491 r  core/qr3/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.491    core/qr3/a_prim0_carry__4_n_0
    SLICE_X76Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.605 r  core/qr3/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.605    core/qr3/a_prim0_carry__5_n_0
    SLICE_X76Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.939 r  core/qr3/a_prim0_carry__6/O[1]
                         net (fo=2, routed)           0.981    13.920    core/qr3/qr3_a_prim[29]
    SLICE_X89Y23         LUT6 (Prop_lut6_I0_O)        0.303    14.223 r  core/qr3/state_reg[14][5]_i_2/O
                         net (fo=2, routed)           0.861    15.084    core/qr3/qr3_d_prim[5]
    SLICE_X82Y19         LUT2 (Prop_lut2_I1_O)        0.124    15.208 r  core/qr3/b_prim1_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    15.208    core/qr3/b_prim1_carry__0_i_3__2_n_0
    SLICE_X82Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.741 r  core/qr3/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.741    core/qr3/b_prim1_carry__0_n_0
    SLICE_X82Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.858 r  core/qr3/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.858    core/qr3/b_prim1_carry__1_n_0
    SLICE_X82Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.975 r  core/qr3/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.975    core/qr3/b_prim1_carry__2_n_0
    SLICE_X82Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.092 r  core/qr3/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.092    core/qr3/b_prim1_carry__3_n_0
    SLICE_X82Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.209 r  core/qr3/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.209    core/qr3/b_prim1_carry__4_n_0
    SLICE_X82Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  core/qr3/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.009    16.335    core/qr3/b_prim1_carry__5_n_0
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.658 r  core/qr3/b_prim1_carry__6/O[1]
                         net (fo=3, routed)           0.727    17.385    core/qr3/qr3_c_prim[29]
    SLICE_X74Y26         LUT6 (Prop_lut6_I0_O)        0.306    17.691 r  core/qr3/state_reg[7][4]_i_3/O
                         net (fo=2, routed)           0.806    18.497    core/qr3/qr3_b_prim[4]
    SLICE_X69Y18         LUT6 (Prop_lut6_I0_O)        0.124    18.621 r  core/qr3/state_reg[4][4]_i_1/O
                         net (fo=1, routed)           0.000    18.621    core/state_new[4]__0[4]
    SLICE_X69Y18         FDRE                                         r  core/state_reg_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.548    19.450    core/clk_IBUF_BUFG
    SLICE_X69Y18         FDRE                                         r  core/state_reg_reg[4][4]/C
                         clock pessimism              0.457    19.907    
                         clock uncertainty           -0.035    19.871    
    SLICE_X69Y18         FDRE (Setup_fdre_C_D)        0.031    19.902    core/state_reg_reg[4][4]
  -------------------------------------------------------------------
                         required time                         19.902    
                         arrival time                         -18.621    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[7][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.592ns  (logic 7.462ns (54.899%)  route 6.130ns (45.101%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 19.453 - 15.000 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.727     4.971    core/clk_IBUF_BUFG
    SLICE_X78Y33         FDRE                                         r  core/qr_ctr_reg_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y33         FDRE (Prop_fdre_C_Q)         0.456     5.427 r  core/qr_ctr_reg_reg_rep__0/Q
                         net (fo=128, routed)         1.404     6.831    core/qr3/state_reg_reg[9][0]
    SLICE_X78Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.955 r  core/qr3/a_prim1_carry_i_5__2/O
                         net (fo=1, routed)           0.000     6.955    core/qr3/a_prim1_carry_i_5__2_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.356 r  core/qr3/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    core/qr3/a_prim1_carry_n_0
    SLICE_X78Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  core/qr3/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    core/qr3/a_prim1_carry__0_n_0
    SLICE_X78Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  core/qr3/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.584    core/qr3/a_prim1_carry__1_n_0
    SLICE_X78Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  core/qr3/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.698    core/qr3/a_prim1_carry__2_n_0
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  core/qr3/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.812    core/qr3/a_prim1_carry__3_n_0
    SLICE_X78Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.926 r  core/qr3/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.935    core/qr3/a_prim1_carry__4_n_0
    SLICE_X78Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  core/qr3/a_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.049    core/qr3/a_prim1_carry__5_n_0
    SLICE_X78Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.383 r  core/qr3/a_prim1_carry__6/O[1]
                         net (fo=4, routed)           0.714     9.097    core/qr3/p_1_in[29]
    SLICE_X83Y21         LUT6 (Prop_lut6_I5_O)        0.303     9.400 r  core/qr3/a_prim2_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     9.400    core/qr3/a_prim2_carry__2_i_7__2_n_0
    SLICE_X83Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.950 r  core/qr3/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.950    core/qr3/a_prim2_carry__2_n_0
    SLICE_X83Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.064 r  core/qr3/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.064    core/qr3/a_prim2_carry__3_n_0
    SLICE_X83Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.178 r  core/qr3/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.178    core/qr3/a_prim2_carry__4_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.512 r  core/qr3/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           0.661    11.173    core/qr3/c0[25]
    SLICE_X76Y24         LUT6 (Prop_lut6_I5_O)        0.303    11.476 r  core/qr3/a_prim0_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    11.476    core/qr3/a_prim0_carry__0_i_3__2_n_0
    SLICE_X76Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.026 r  core/qr3/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.035    core/qr3/a_prim0_carry__0_n_0
    SLICE_X76Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.149 r  core/qr3/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.149    core/qr3/a_prim0_carry__1_n_0
    SLICE_X76Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.263 r  core/qr3/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.263    core/qr3/a_prim0_carry__2_n_0
    SLICE_X76Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.377 r  core/qr3/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.377    core/qr3/a_prim0_carry__3_n_0
    SLICE_X76Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.491 r  core/qr3/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.491    core/qr3/a_prim0_carry__4_n_0
    SLICE_X76Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.605 r  core/qr3/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.605    core/qr3/a_prim0_carry__5_n_0
    SLICE_X76Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.939 r  core/qr3/a_prim0_carry__6/O[1]
                         net (fo=2, routed)           0.981    13.920    core/qr3/qr3_a_prim[29]
    SLICE_X89Y23         LUT6 (Prop_lut6_I0_O)        0.303    14.223 r  core/qr3/state_reg[14][5]_i_2/O
                         net (fo=2, routed)           0.861    15.084    core/qr3/qr3_d_prim[5]
    SLICE_X82Y19         LUT2 (Prop_lut2_I1_O)        0.124    15.208 r  core/qr3/b_prim1_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    15.208    core/qr3/b_prim1_carry__0_i_3__2_n_0
    SLICE_X82Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.741 r  core/qr3/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.741    core/qr3/b_prim1_carry__0_n_0
    SLICE_X82Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.858 r  core/qr3/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.858    core/qr3/b_prim1_carry__1_n_0
    SLICE_X82Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.975 r  core/qr3/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.975    core/qr3/b_prim1_carry__2_n_0
    SLICE_X82Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.092 r  core/qr3/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.092    core/qr3/b_prim1_carry__3_n_0
    SLICE_X82Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.209 r  core/qr3/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.209    core/qr3/b_prim1_carry__4_n_0
    SLICE_X82Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  core/qr3/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.009    16.335    core/qr3/b_prim1_carry__5_n_0
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.650 r  core/qr3/b_prim1_carry__6/O[3]
                         net (fo=3, routed)           0.635    17.285    core/qr3/qr3_c_prim[31]
    SLICE_X78Y27         LUT6 (Prop_lut6_I0_O)        0.307    17.592 r  core/qr3/state_reg[7][6]_i_3/O
                         net (fo=2, routed)           0.847    18.439    core/qr2/qr3_b_prim[6]
    SLICE_X75Y17         LUT6 (Prop_lut6_I2_O)        0.124    18.563 r  core/qr2/state_reg[7][6]_i_1/O
                         net (fo=1, routed)           0.000    18.563    core/state_new[7]__0[6]
    SLICE_X75Y17         FDRE                                         r  core/state_reg_reg[7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.551    19.453    core/clk_IBUF_BUFG
    SLICE_X75Y17         FDRE                                         r  core/state_reg_reg[7][6]/C
                         clock pessimism              0.457    19.910    
                         clock uncertainty           -0.035    19.874    
    SLICE_X75Y17         FDRE (Setup_fdre_C_D)        0.029    19.903    core/state_reg_reg[7][6]
  -------------------------------------------------------------------
                         required time                         19.903    
                         arrival time                         -18.563    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.565ns  (logic 7.462ns (55.010%)  route 6.103ns (44.990%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 19.452 - 15.000 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.727     4.971    core/clk_IBUF_BUFG
    SLICE_X78Y33         FDRE                                         r  core/qr_ctr_reg_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y33         FDRE (Prop_fdre_C_Q)         0.456     5.427 r  core/qr_ctr_reg_reg_rep__0/Q
                         net (fo=128, routed)         1.404     6.831    core/qr3/state_reg_reg[9][0]
    SLICE_X78Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.955 r  core/qr3/a_prim1_carry_i_5__2/O
                         net (fo=1, routed)           0.000     6.955    core/qr3/a_prim1_carry_i_5__2_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.356 r  core/qr3/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    core/qr3/a_prim1_carry_n_0
    SLICE_X78Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  core/qr3/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    core/qr3/a_prim1_carry__0_n_0
    SLICE_X78Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  core/qr3/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.584    core/qr3/a_prim1_carry__1_n_0
    SLICE_X78Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  core/qr3/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.698    core/qr3/a_prim1_carry__2_n_0
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  core/qr3/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.812    core/qr3/a_prim1_carry__3_n_0
    SLICE_X78Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.926 r  core/qr3/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.935    core/qr3/a_prim1_carry__4_n_0
    SLICE_X78Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  core/qr3/a_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.049    core/qr3/a_prim1_carry__5_n_0
    SLICE_X78Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.383 r  core/qr3/a_prim1_carry__6/O[1]
                         net (fo=4, routed)           0.714     9.097    core/qr3/p_1_in[29]
    SLICE_X83Y21         LUT6 (Prop_lut6_I5_O)        0.303     9.400 r  core/qr3/a_prim2_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     9.400    core/qr3/a_prim2_carry__2_i_7__2_n_0
    SLICE_X83Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.950 r  core/qr3/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.950    core/qr3/a_prim2_carry__2_n_0
    SLICE_X83Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.064 r  core/qr3/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.064    core/qr3/a_prim2_carry__3_n_0
    SLICE_X83Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.178 r  core/qr3/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.178    core/qr3/a_prim2_carry__4_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.512 r  core/qr3/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           0.661    11.173    core/qr3/c0[25]
    SLICE_X76Y24         LUT6 (Prop_lut6_I5_O)        0.303    11.476 r  core/qr3/a_prim0_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    11.476    core/qr3/a_prim0_carry__0_i_3__2_n_0
    SLICE_X76Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.026 r  core/qr3/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.035    core/qr3/a_prim0_carry__0_n_0
    SLICE_X76Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.149 r  core/qr3/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.149    core/qr3/a_prim0_carry__1_n_0
    SLICE_X76Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.263 r  core/qr3/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.263    core/qr3/a_prim0_carry__2_n_0
    SLICE_X76Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.377 r  core/qr3/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.377    core/qr3/a_prim0_carry__3_n_0
    SLICE_X76Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.491 r  core/qr3/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.491    core/qr3/a_prim0_carry__4_n_0
    SLICE_X76Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.605 r  core/qr3/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.605    core/qr3/a_prim0_carry__5_n_0
    SLICE_X76Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.939 r  core/qr3/a_prim0_carry__6/O[1]
                         net (fo=2, routed)           0.981    13.920    core/qr3/qr3_a_prim[29]
    SLICE_X89Y23         LUT6 (Prop_lut6_I0_O)        0.303    14.223 r  core/qr3/state_reg[14][5]_i_2/O
                         net (fo=2, routed)           0.861    15.084    core/qr3/qr3_d_prim[5]
    SLICE_X82Y19         LUT2 (Prop_lut2_I1_O)        0.124    15.208 r  core/qr3/b_prim1_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    15.208    core/qr3/b_prim1_carry__0_i_3__2_n_0
    SLICE_X82Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.741 r  core/qr3/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.741    core/qr3/b_prim1_carry__0_n_0
    SLICE_X82Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.858 r  core/qr3/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.858    core/qr3/b_prim1_carry__1_n_0
    SLICE_X82Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.975 r  core/qr3/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.975    core/qr3/b_prim1_carry__2_n_0
    SLICE_X82Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.092 r  core/qr3/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.092    core/qr3/b_prim1_carry__3_n_0
    SLICE_X82Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.209 r  core/qr3/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.209    core/qr3/b_prim1_carry__4_n_0
    SLICE_X82Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  core/qr3/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.009    16.335    core/qr3/b_prim1_carry__5_n_0
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.650 r  core/qr3/b_prim1_carry__6/O[3]
                         net (fo=3, routed)           0.635    17.285    core/qr3/qr3_c_prim[31]
    SLICE_X78Y27         LUT6 (Prop_lut6_I0_O)        0.307    17.592 r  core/qr3/state_reg[7][6]_i_3/O
                         net (fo=2, routed)           0.819    18.411    core/qr3/qr3_b_prim[6]
    SLICE_X76Y20         LUT6 (Prop_lut6_I0_O)        0.124    18.535 r  core/qr3/state_reg[4][6]_i_1/O
                         net (fo=1, routed)           0.000    18.535    core/state_new[4]__0[6]
    SLICE_X76Y20         FDRE                                         r  core/state_reg_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.550    19.452    core/clk_IBUF_BUFG
    SLICE_X76Y20         FDRE                                         r  core/state_reg_reg[4][6]/C
                         clock pessimism              0.457    19.909    
                         clock uncertainty           -0.035    19.873    
    SLICE_X76Y20         FDRE (Setup_fdre_C_D)        0.031    19.904    core/state_reg_reg[4][6]
  -------------------------------------------------------------------
                         required time                         19.904    
                         arrival time                         -18.535    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.551ns  (logic 7.380ns (54.459%)  route 6.171ns (45.541%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 19.454 - 15.000 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.727     4.971    core/clk_IBUF_BUFG
    SLICE_X78Y33         FDRE                                         r  core/qr_ctr_reg_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y33         FDRE (Prop_fdre_C_Q)         0.456     5.427 r  core/qr_ctr_reg_reg_rep__0/Q
                         net (fo=128, routed)         1.404     6.831    core/qr3/state_reg_reg[9][0]
    SLICE_X78Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.955 r  core/qr3/a_prim1_carry_i_5__2/O
                         net (fo=1, routed)           0.000     6.955    core/qr3/a_prim1_carry_i_5__2_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.356 r  core/qr3/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    core/qr3/a_prim1_carry_n_0
    SLICE_X78Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  core/qr3/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    core/qr3/a_prim1_carry__0_n_0
    SLICE_X78Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  core/qr3/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.584    core/qr3/a_prim1_carry__1_n_0
    SLICE_X78Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  core/qr3/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.698    core/qr3/a_prim1_carry__2_n_0
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  core/qr3/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.812    core/qr3/a_prim1_carry__3_n_0
    SLICE_X78Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.926 r  core/qr3/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.935    core/qr3/a_prim1_carry__4_n_0
    SLICE_X78Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  core/qr3/a_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.049    core/qr3/a_prim1_carry__5_n_0
    SLICE_X78Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.383 r  core/qr3/a_prim1_carry__6/O[1]
                         net (fo=4, routed)           0.714     9.097    core/qr3/p_1_in[29]
    SLICE_X83Y21         LUT6 (Prop_lut6_I5_O)        0.303     9.400 r  core/qr3/a_prim2_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     9.400    core/qr3/a_prim2_carry__2_i_7__2_n_0
    SLICE_X83Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.950 r  core/qr3/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.950    core/qr3/a_prim2_carry__2_n_0
    SLICE_X83Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.064 r  core/qr3/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.064    core/qr3/a_prim2_carry__3_n_0
    SLICE_X83Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.178 r  core/qr3/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.178    core/qr3/a_prim2_carry__4_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.512 r  core/qr3/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           0.661    11.173    core/qr3/c0[25]
    SLICE_X76Y24         LUT6 (Prop_lut6_I5_O)        0.303    11.476 r  core/qr3/a_prim0_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    11.476    core/qr3/a_prim0_carry__0_i_3__2_n_0
    SLICE_X76Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.026 r  core/qr3/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.035    core/qr3/a_prim0_carry__0_n_0
    SLICE_X76Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.149 r  core/qr3/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.149    core/qr3/a_prim0_carry__1_n_0
    SLICE_X76Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.263 r  core/qr3/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.263    core/qr3/a_prim0_carry__2_n_0
    SLICE_X76Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.377 r  core/qr3/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.377    core/qr3/a_prim0_carry__3_n_0
    SLICE_X76Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.491 r  core/qr3/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.491    core/qr3/a_prim0_carry__4_n_0
    SLICE_X76Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.605 r  core/qr3/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.605    core/qr3/a_prim0_carry__5_n_0
    SLICE_X76Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.939 r  core/qr3/a_prim0_carry__6/O[1]
                         net (fo=2, routed)           0.981    13.920    core/qr3/qr3_a_prim[29]
    SLICE_X89Y23         LUT6 (Prop_lut6_I0_O)        0.303    14.223 r  core/qr3/state_reg[14][5]_i_2/O
                         net (fo=2, routed)           0.861    15.084    core/qr3/qr3_d_prim[5]
    SLICE_X82Y19         LUT2 (Prop_lut2_I1_O)        0.124    15.208 r  core/qr3/b_prim1_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    15.208    core/qr3/b_prim1_carry__0_i_3__2_n_0
    SLICE_X82Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.741 r  core/qr3/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.741    core/qr3/b_prim1_carry__0_n_0
    SLICE_X82Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.858 r  core/qr3/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.858    core/qr3/b_prim1_carry__1_n_0
    SLICE_X82Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.975 r  core/qr3/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.975    core/qr3/b_prim1_carry__2_n_0
    SLICE_X82Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.092 r  core/qr3/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.092    core/qr3/b_prim1_carry__3_n_0
    SLICE_X82Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.209 r  core/qr3/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.209    core/qr3/b_prim1_carry__4_n_0
    SLICE_X82Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  core/qr3/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.009    16.335    core/qr3/b_prim1_carry__5_n_0
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.574 r  core/qr3/b_prim1_carry__6/O[2]
                         net (fo=3, routed)           0.655    17.229    core/qr3/qr3_c_prim[30]
    SLICE_X75Y27         LUT6 (Prop_lut6_I0_O)        0.301    17.530 r  core/qr3/state_reg[7][5]_i_3/O
                         net (fo=2, routed)           0.868    18.398    core/qr3/qr3_b_prim[5]
    SLICE_X74Y16         LUT6 (Prop_lut6_I0_O)        0.124    18.522 r  core/qr3/state_reg[4][5]_i_1/O
                         net (fo=1, routed)           0.000    18.522    core/state_new[4]__0[5]
    SLICE_X74Y16         FDRE                                         r  core/state_reg_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.552    19.454    core/clk_IBUF_BUFG
    SLICE_X74Y16         FDRE                                         r  core/state_reg_reg[4][5]/C
                         clock pessimism              0.457    19.911    
                         clock uncertainty           -0.035    19.875    
    SLICE_X74Y16         FDRE (Setup_fdre_C_D)        0.031    19.906    core/state_reg_reg[4][5]
  -------------------------------------------------------------------
                         required time                         19.906    
                         arrival time                         -18.522    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.547ns  (logic 7.354ns (54.286%)  route 6.193ns (45.714%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 19.457 - 15.000 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.727     4.971    core/clk_IBUF_BUFG
    SLICE_X78Y33         FDRE                                         r  core/qr_ctr_reg_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y33         FDRE (Prop_fdre_C_Q)         0.456     5.427 r  core/qr_ctr_reg_reg_rep__0/Q
                         net (fo=128, routed)         1.404     6.831    core/qr3/state_reg_reg[9][0]
    SLICE_X78Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.955 r  core/qr3/a_prim1_carry_i_5__2/O
                         net (fo=1, routed)           0.000     6.955    core/qr3/a_prim1_carry_i_5__2_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.356 r  core/qr3/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    core/qr3/a_prim1_carry_n_0
    SLICE_X78Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  core/qr3/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    core/qr3/a_prim1_carry__0_n_0
    SLICE_X78Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  core/qr3/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.584    core/qr3/a_prim1_carry__1_n_0
    SLICE_X78Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  core/qr3/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.698    core/qr3/a_prim1_carry__2_n_0
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  core/qr3/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.812    core/qr3/a_prim1_carry__3_n_0
    SLICE_X78Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.926 r  core/qr3/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.935    core/qr3/a_prim1_carry__4_n_0
    SLICE_X78Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  core/qr3/a_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.049    core/qr3/a_prim1_carry__5_n_0
    SLICE_X78Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.383 r  core/qr3/a_prim1_carry__6/O[1]
                         net (fo=4, routed)           0.714     9.097    core/qr3/p_1_in[29]
    SLICE_X83Y21         LUT6 (Prop_lut6_I5_O)        0.303     9.400 r  core/qr3/a_prim2_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     9.400    core/qr3/a_prim2_carry__2_i_7__2_n_0
    SLICE_X83Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.950 r  core/qr3/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.950    core/qr3/a_prim2_carry__2_n_0
    SLICE_X83Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.064 r  core/qr3/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.064    core/qr3/a_prim2_carry__3_n_0
    SLICE_X83Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.178 r  core/qr3/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.178    core/qr3/a_prim2_carry__4_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.512 r  core/qr3/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           0.661    11.173    core/qr3/c0[25]
    SLICE_X76Y24         LUT6 (Prop_lut6_I5_O)        0.303    11.476 r  core/qr3/a_prim0_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    11.476    core/qr3/a_prim0_carry__0_i_3__2_n_0
    SLICE_X76Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.026 r  core/qr3/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.035    core/qr3/a_prim0_carry__0_n_0
    SLICE_X76Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.149 r  core/qr3/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.149    core/qr3/a_prim0_carry__1_n_0
    SLICE_X76Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.263 r  core/qr3/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.263    core/qr3/a_prim0_carry__2_n_0
    SLICE_X76Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.377 r  core/qr3/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.377    core/qr3/a_prim0_carry__3_n_0
    SLICE_X76Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.491 r  core/qr3/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.491    core/qr3/a_prim0_carry__4_n_0
    SLICE_X76Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.605 r  core/qr3/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.605    core/qr3/a_prim0_carry__5_n_0
    SLICE_X76Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.939 r  core/qr3/a_prim0_carry__6/O[1]
                         net (fo=2, routed)           0.981    13.920    core/qr3/qr3_a_prim[29]
    SLICE_X89Y23         LUT6 (Prop_lut6_I0_O)        0.303    14.223 r  core/qr3/state_reg[14][5]_i_2/O
                         net (fo=2, routed)           0.861    15.084    core/qr3/qr3_d_prim[5]
    SLICE_X82Y19         LUT2 (Prop_lut2_I1_O)        0.124    15.208 r  core/qr3/b_prim1_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    15.208    core/qr3/b_prim1_carry__0_i_3__2_n_0
    SLICE_X82Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.741 r  core/qr3/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.741    core/qr3/b_prim1_carry__0_n_0
    SLICE_X82Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.858 r  core/qr3/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.858    core/qr3/b_prim1_carry__1_n_0
    SLICE_X82Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.975 r  core/qr3/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.975    core/qr3/b_prim1_carry__2_n_0
    SLICE_X82Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.092 r  core/qr3/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.092    core/qr3/b_prim1_carry__3_n_0
    SLICE_X82Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.209 r  core/qr3/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.209    core/qr3/b_prim1_carry__4_n_0
    SLICE_X82Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  core/qr3/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.009    16.335    core/qr3/b_prim1_carry__5_n_0
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.554 r  core/qr3/b_prim1_carry__6/O[0]
                         net (fo=3, routed)           0.672    17.226    core/qr3/qr3_c_prim[28]
    SLICE_X78Y29         LUT6 (Prop_lut6_I0_O)        0.295    17.521 r  core/qr3/state_reg[7][3]_i_3/O
                         net (fo=2, routed)           0.873    18.394    core/qr3/qr3_b_prim[3]
    SLICE_X78Y15         LUT6 (Prop_lut6_I0_O)        0.124    18.518 r  core/qr3/state_reg[4][3]_i_1/O
                         net (fo=1, routed)           0.000    18.518    core/state_new[4]__0[3]
    SLICE_X78Y15         FDRE                                         r  core/state_reg_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.555    19.457    core/clk_IBUF_BUFG
    SLICE_X78Y15         FDRE                                         r  core/state_reg_reg[4][3]/C
                         clock pessimism              0.457    19.914    
                         clock uncertainty           -0.035    19.878    
    SLICE_X78Y15         FDRE (Setup_fdre_C_D)        0.031    19.909    core/state_reg_reg[4][3]
  -------------------------------------------------------------------
                         required time                         19.909    
                         arrival time                         -18.518    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[7][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.539ns  (logic 7.345ns (54.251%)  route 6.194ns (45.749%))
  Logic Levels:           32  (CARRY4=25 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 19.454 - 15.000 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.727     4.971    core/clk_IBUF_BUFG
    SLICE_X78Y33         FDRE                                         r  core/qr_ctr_reg_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y33         FDRE (Prop_fdre_C_Q)         0.456     5.427 r  core/qr_ctr_reg_reg_rep__0/Q
                         net (fo=128, routed)         1.404     6.831    core/qr3/state_reg_reg[9][0]
    SLICE_X78Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.955 r  core/qr3/a_prim1_carry_i_5__2/O
                         net (fo=1, routed)           0.000     6.955    core/qr3/a_prim1_carry_i_5__2_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.356 r  core/qr3/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    core/qr3/a_prim1_carry_n_0
    SLICE_X78Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  core/qr3/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    core/qr3/a_prim1_carry__0_n_0
    SLICE_X78Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  core/qr3/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.584    core/qr3/a_prim1_carry__1_n_0
    SLICE_X78Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  core/qr3/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.698    core/qr3/a_prim1_carry__2_n_0
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  core/qr3/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.812    core/qr3/a_prim1_carry__3_n_0
    SLICE_X78Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.926 r  core/qr3/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.935    core/qr3/a_prim1_carry__4_n_0
    SLICE_X78Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  core/qr3/a_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.049    core/qr3/a_prim1_carry__5_n_0
    SLICE_X78Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.383 r  core/qr3/a_prim1_carry__6/O[1]
                         net (fo=4, routed)           0.714     9.097    core/qr3/p_1_in[29]
    SLICE_X83Y21         LUT6 (Prop_lut6_I5_O)        0.303     9.400 r  core/qr3/a_prim2_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     9.400    core/qr3/a_prim2_carry__2_i_7__2_n_0
    SLICE_X83Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.950 r  core/qr3/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.950    core/qr3/a_prim2_carry__2_n_0
    SLICE_X83Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.064 r  core/qr3/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.064    core/qr3/a_prim2_carry__3_n_0
    SLICE_X83Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.178 r  core/qr3/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.178    core/qr3/a_prim2_carry__4_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.512 r  core/qr3/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           0.661    11.173    core/qr3/c0[25]
    SLICE_X76Y24         LUT6 (Prop_lut6_I5_O)        0.303    11.476 r  core/qr3/a_prim0_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    11.476    core/qr3/a_prim0_carry__0_i_3__2_n_0
    SLICE_X76Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.026 r  core/qr3/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.035    core/qr3/a_prim0_carry__0_n_0
    SLICE_X76Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.149 r  core/qr3/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.149    core/qr3/a_prim0_carry__1_n_0
    SLICE_X76Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.263 r  core/qr3/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.263    core/qr3/a_prim0_carry__2_n_0
    SLICE_X76Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.377 r  core/qr3/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.377    core/qr3/a_prim0_carry__3_n_0
    SLICE_X76Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.491 r  core/qr3/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.491    core/qr3/a_prim0_carry__4_n_0
    SLICE_X76Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.605 r  core/qr3/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.605    core/qr3/a_prim0_carry__5_n_0
    SLICE_X76Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.939 r  core/qr3/a_prim0_carry__6/O[1]
                         net (fo=2, routed)           0.981    13.920    core/qr3/qr3_a_prim[29]
    SLICE_X89Y23         LUT6 (Prop_lut6_I0_O)        0.303    14.223 r  core/qr3/state_reg[14][5]_i_2/O
                         net (fo=2, routed)           0.861    15.084    core/qr3/qr3_d_prim[5]
    SLICE_X82Y19         LUT2 (Prop_lut2_I1_O)        0.124    15.208 r  core/qr3/b_prim1_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    15.208    core/qr3/b_prim1_carry__0_i_3__2_n_0
    SLICE_X82Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.741 r  core/qr3/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.741    core/qr3/b_prim1_carry__0_n_0
    SLICE_X82Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.858 r  core/qr3/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.858    core/qr3/b_prim1_carry__1_n_0
    SLICE_X82Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.975 r  core/qr3/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.975    core/qr3/b_prim1_carry__2_n_0
    SLICE_X82Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.092 r  core/qr3/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.092    core/qr3/b_prim1_carry__3_n_0
    SLICE_X82Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.209 r  core/qr3/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.209    core/qr3/b_prim1_carry__4_n_0
    SLICE_X82Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.524 r  core/qr3/b_prim1_carry__5/O[3]
                         net (fo=3, routed)           0.688    17.213    core/qr3/qr3_c_prim[27]
    SLICE_X74Y26         LUT6 (Prop_lut6_I0_O)        0.307    17.520 r  core/qr3/state_reg[7][2]_i_3/O
                         net (fo=2, routed)           0.866    18.385    core/qr2/qr3_b_prim[2]
    SLICE_X72Y16         LUT6 (Prop_lut6_I2_O)        0.124    18.509 r  core/qr2/state_reg[7][2]_i_1/O
                         net (fo=1, routed)           0.000    18.509    core/state_new[7]__0[2]
    SLICE_X72Y16         FDRE                                         r  core/state_reg_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.552    19.454    core/clk_IBUF_BUFG
    SLICE_X72Y16         FDRE                                         r  core/state_reg_reg[7][2]/C
                         clock pessimism              0.457    19.911    
                         clock uncertainty           -0.035    19.875    
    SLICE_X72Y16         FDRE (Setup_fdre_C_D)        0.032    19.907    core/state_reg_reg[7][2]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                         -18.509    
  -------------------------------------------------------------------
                         slack                                  1.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 data_in_reg_reg[9][14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[206]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.608     1.474    clk_IBUF_BUFG
    SLICE_X101Y32        FDRE                                         r  data_in_reg_reg[9][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y32        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  data_in_reg_reg[9][14]/Q
                         net (fo=1, routed)           0.052     1.668    core/core_data_in[206]
    SLICE_X100Y32        LUT2 (Prop_lut2_I1_O)        0.045     1.713 r  core/data_out_reg[206]_i_1/O
                         net (fo=1, routed)           0.000     1.713    core/data_out_new[206]
    SLICE_X100Y32        FDRE                                         r  core/data_out_reg_reg[206]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.875     1.990    core/clk_IBUF_BUFG
    SLICE_X100Y32        FDRE                                         r  core/data_out_reg_reg[206]/C
                         clock pessimism             -0.503     1.487    
    SLICE_X100Y32        FDRE (Hold_fdre_C_D)         0.121     1.608    core/data_out_reg_reg[206]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 data_in_reg_reg[8][17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[241]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.600     1.466    clk_IBUF_BUFG
    SLICE_X97Y25         FDRE                                         r  data_in_reg_reg[8][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y25         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  data_in_reg_reg[8][17]/Q
                         net (fo=1, routed)           0.052     1.660    core/core_data_in[241]
    SLICE_X96Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.705 r  core/data_out_reg[241]_i_1/O
                         net (fo=1, routed)           0.000     1.705    core/data_out_new[241]
    SLICE_X96Y25         FDRE                                         r  core/data_out_reg_reg[241]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.867     1.982    core/clk_IBUF_BUFG
    SLICE_X96Y25         FDRE                                         r  core/data_out_reg_reg[241]/C
                         clock pessimism             -0.503     1.479    
    SLICE_X96Y25         FDRE (Hold_fdre_C_D)         0.121     1.600    core/data_out_reg_reg[241]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 data_in_reg_reg[1][19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[467]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.575     1.441    clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  data_in_reg_reg[1][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  data_in_reg_reg[1][19]/Q
                         net (fo=1, routed)           0.052     1.635    core/core_data_in[467]
    SLICE_X58Y19         LUT2 (Prop_lut2_I1_O)        0.045     1.680 r  core/data_out_reg[467]_i_1/O
                         net (fo=1, routed)           0.000     1.680    core/data_out_new[467]
    SLICE_X58Y19         FDRE                                         r  core/data_out_reg_reg[467]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.842     1.957    core/clk_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  core/data_out_reg_reg[467]/C
                         clock pessimism             -0.503     1.454    
    SLICE_X58Y19         FDRE (Hold_fdre_C_D)         0.121     1.575    core/data_out_reg_reg[467]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 data_in_reg_reg[10][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[164]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.611     1.477    clk_IBUF_BUFG
    SLICE_X93Y42         FDRE                                         r  data_in_reg_reg[10][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y42         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  data_in_reg_reg[10][4]/Q
                         net (fo=1, routed)           0.054     1.673    core/core_data_in[164]
    SLICE_X92Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.718 r  core/data_out_reg[164]_i_1/O
                         net (fo=1, routed)           0.000     1.718    core/data_out_new[164]
    SLICE_X92Y42         FDRE                                         r  core/data_out_reg_reg[164]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.881     1.996    core/clk_IBUF_BUFG
    SLICE_X92Y42         FDRE                                         r  core/data_out_reg_reg[164]/C
                         clock pessimism             -0.506     1.490    
    SLICE_X92Y42         FDRE (Hold_fdre_C_D)         0.121     1.611    core/data_out_reg_reg[164]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 data_in_reg_reg[13][12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.608     1.474    clk_IBUF_BUFG
    SLICE_X97Y33         FDRE                                         r  data_in_reg_reg[13][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y33         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  data_in_reg_reg[13][12]/Q
                         net (fo=1, routed)           0.054     1.670    core/core_data_in[76]
    SLICE_X96Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.715 r  core/data_out_reg[76]_i_1/O
                         net (fo=1, routed)           0.000     1.715    core/data_out_new[76]
    SLICE_X96Y33         FDRE                                         r  core/data_out_reg_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.876     1.991    core/clk_IBUF_BUFG
    SLICE_X96Y33         FDRE                                         r  core/data_out_reg_reg[76]/C
                         clock pessimism             -0.504     1.487    
    SLICE_X96Y33         FDRE (Hold_fdre_C_D)         0.121     1.608    core/data_out_reg_reg[76]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 data_in_reg_reg[14][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.607     1.473    clk_IBUF_BUFG
    SLICE_X97Y32         FDRE                                         r  data_in_reg_reg[14][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y32         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  data_in_reg_reg[14][11]/Q
                         net (fo=1, routed)           0.054     1.669    core/core_data_in[43]
    SLICE_X96Y32         LUT2 (Prop_lut2_I1_O)        0.045     1.714 r  core/data_out_reg[43]_i_1/O
                         net (fo=1, routed)           0.000     1.714    core/data_out_new[43]
    SLICE_X96Y32         FDRE                                         r  core/data_out_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.875     1.990    core/clk_IBUF_BUFG
    SLICE_X96Y32         FDRE                                         r  core/data_out_reg_reg[43]/C
                         clock pessimism             -0.504     1.486    
    SLICE_X96Y32         FDRE (Hold_fdre_C_D)         0.121     1.607    core/data_out_reg_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 data_in_reg_reg[12][15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.609     1.475    clk_IBUF_BUFG
    SLICE_X95Y35         FDRE                                         r  data_in_reg_reg[12][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y35         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  data_in_reg_reg[12][15]/Q
                         net (fo=1, routed)           0.054     1.671    core/core_data_in[111]
    SLICE_X94Y35         LUT2 (Prop_lut2_I1_O)        0.045     1.716 r  core/data_out_reg[111]_i_1/O
                         net (fo=1, routed)           0.000     1.716    core/data_out_new[111]
    SLICE_X94Y35         FDRE                                         r  core/data_out_reg_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.878     1.993    core/clk_IBUF_BUFG
    SLICE_X94Y35         FDRE                                         r  core/data_out_reg_reg[111]/C
                         clock pessimism             -0.505     1.488    
    SLICE_X94Y35         FDRE (Hold_fdre_C_D)         0.121     1.609    core/data_out_reg_reg[111]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 data_in_reg_reg[11][19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.601     1.467    clk_IBUF_BUFG
    SLICE_X99Y24         FDRE                                         r  data_in_reg_reg[11][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y24         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  data_in_reg_reg[11][19]/Q
                         net (fo=1, routed)           0.056     1.665    core/core_data_in[147]
    SLICE_X98Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.710 r  core/data_out_reg[147]_i_1/O
                         net (fo=1, routed)           0.000     1.710    core/data_out_new[147]
    SLICE_X98Y24         FDRE                                         r  core/data_out_reg_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.867     1.982    core/clk_IBUF_BUFG
    SLICE_X98Y24         FDRE                                         r  core/data_out_reg_reg[147]/C
                         clock pessimism             -0.502     1.480    
    SLICE_X98Y24         FDRE (Hold_fdre_C_D)         0.120     1.600    core/data_out_reg_reg[147]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 data_in_reg_reg[6][25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[313]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.579     1.445    clk_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  data_in_reg_reg[6][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  data_in_reg_reg[6][25]/Q
                         net (fo=1, routed)           0.080     1.667    core/core_data_in[313]
    SLICE_X62Y17         LUT2 (Prop_lut2_I1_O)        0.045     1.712 r  core/data_out_reg[313]_i_1/O
                         net (fo=1, routed)           0.000     1.712    core/data_out_new[313]
    SLICE_X62Y17         FDRE                                         r  core/data_out_reg_reg[313]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.845     1.960    core/clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  core/data_out_reg_reg[313]/C
                         clock pessimism             -0.502     1.458    
    SLICE_X62Y17         FDRE (Hold_fdre_C_D)         0.121     1.579    core/data_out_reg_reg[313]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 data_in_reg_reg[7][27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[283]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.583     1.449    clk_IBUF_BUFG
    SLICE_X68Y14         FDRE                                         r  data_in_reg_reg[7][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y14         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  data_in_reg_reg[7][27]/Q
                         net (fo=1, routed)           0.053     1.643    core/core_data_in[283]
    SLICE_X69Y14         LUT2 (Prop_lut2_I1_O)        0.045     1.688 r  core/data_out_reg[283]_i_1/O
                         net (fo=1, routed)           0.000     1.688    core/data_out_new[283]
    SLICE_X69Y14         FDRE                                         r  core/data_out_reg_reg[283]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.849     1.964    core/clk_IBUF_BUFG
    SLICE_X69Y14         FDRE                                         r  core/data_out_reg_reg[283]/C
                         clock pessimism             -0.502     1.462    
    SLICE_X69Y14         FDRE (Hold_fdre_C_D)         0.092     1.554    core/data_out_reg_reg[283]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         15.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         15.000      12.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X96Y23    core/data_out_reg_reg[189]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X97Y23    core/data_out_reg_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X100Y24   core/data_out_reg_reg[190]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X96Y24    core/data_out_reg_reg[191]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X95Y30    core/data_out_reg_reg[192]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X91Y40    core/data_out_reg_reg[193]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X91Y40    core/data_out_reg_reg[194]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X91Y39    core/data_out_reg_reg[195]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X91Y40    core/data_out_reg_reg[196]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X77Y31    core/qr_ctr_reg_reg_rep/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X79Y31    core/qr_ctr_reg_reg_rep__5/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X79Y31    core/qr_ctr_reg_reg_rep__7/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X86Y28    core/state_reg_reg[13][26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X86Y28    core/state_reg_reg[13][27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X60Y16    data_in_reg_reg[4][16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X60Y16    data_in_reg_reg[4][25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X94Y27    key_reg_reg[5][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X94Y27    key_reg_reg[5][11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X98Y23    core/data_out_reg_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X91Y40    core/data_out_reg_reg[193]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X91Y40    core/data_out_reg_reg[194]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X91Y40    core/data_out_reg_reg[196]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X56Y20    core/data_out_reg_reg[308]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X64Y16    core/data_out_reg_reg[411]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X66Y16    core/data_out_reg_reg[413]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X64Y16    core/data_out_reg_reg[415]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X81Y41    core/data_out_reg_reg[417]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X95Y21    core/data_out_reg_reg[63]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X86Y38    core/data_out_reg_reg[66]/C



