Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
	Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
	Info: Processing started: Thu Jun  5 23:33:53 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off msc_cbc_fpga -c msc_cbc_fpga
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file /users/desktop/downloads/msc_fusion_engine.sv
	Info (12023): Found entity 1: MSC_Core
	Info (12023): Found entity 2: MSC_Fusion_Engine
Info (12021): Found 1 design units, including 1 entities, in source file /users/desktop/downloads/testbench (1).sv
	Info (12023): Found entity 1: testbench
Info (12127): Elaborating entity "MSC_Fusion_Engine" for the top level hierarchy
Info (12128): Elaborating entity "MSC_Core" for hierarchy "MSC_Core:core0"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
	Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 137 device resources after synthesis - the final resource count might be different
	Info (21058): Implemented 11 input pins
	Info (21059): Implemented 63 output pins
	Info (21061): Implemented 63 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
	Info: Peak virtual memory: 4863 megabytes
	Info: Processing ended: Thu Jun  5 23:34:00 2025
	Info: Elapsed time: 00:00:07
	Info: Total CPU time (on all processors): 00:00:18
Info: *******************************************************************
Info: Running Quartus Prime Fitter
	Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
	Info: Processing started: Thu Jun  5 23:34:01 2025
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off msc_cbc_fpga -c msc_cbc_fpga
Info: qfit2_default_script.tcl version: #1
Info: Project  = msc_cbc_fpga
Info: Revision = msc_cbc_fpga
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device 5CSXFC6D6F31C6 for design "msc_cbc_fpga"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 74 pins of 74 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
	Info (11162): clk~inputCLKENA0 with 63 fanout uses global clock CLKCTRL_G14
		Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Warning (16406): 1 global input pin(s) will use non-dedicated clock routing
	Warning (16469): Source REFCLK I/O cannot be routed using dedicated clock routing for global clock driver clk~inputCLKENA0, placed at CLKCTRL_G14
		Info (179012): Refclk input I/O pad clk is placed onto PIN_AB27
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'msc_cbc_fpga.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
	Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:09
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:15
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
	Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
	Info (170201): Optimizations that may affect the design's routability were skipped
	Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.57 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:03
Info (144001): Generated suppressed messages file C:/Users/Desktop/AppData/Local/quartus/output_files/msc_cbc_fpga.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 7 warnings
	Info: Peak virtual memory: 7079 megabytes
	Info: Processing ended: Thu Jun  5 23:34:50 2025
	Info: Elapsed time: 00:00:49
	Info: Total CPU time (on all processors): 00:03:00
Info: *******************************************************************
Info: Running Quartus Prime Assembler
	Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
	Info: Processing started: Thu Jun  5 23:34:51 2025
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off msc_cbc_fpga -c msc_cbc_fpga
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
	Info: Peak virtual memory: 5226 megabytes
	Info: Processing ended: Thu Jun  5 23:34:57 2025
	Info: Elapsed time: 00:00:06
	Info: Total CPU time (on all processors): 00:00:06
Info (293026): Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
	Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
	Info: Processing started: Thu Jun  5 23:34:58 2025
Info: Command: quartus_sta msc_cbc_fpga -c msc_cbc_fpga
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'msc_cbc_fpga.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
	Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Info (332140): No fmax paths to report
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Critical Warning (332148): Timing requirements not met
	Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -0.394
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -0.394             -33.616 clk 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332140): No fmax paths to report
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Critical Warning (332148): Timing requirements not met
	Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -0.394
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -0.394             -36.037 clk 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Critical Warning (332148): Timing requirements not met
	Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -0.082
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -0.082              -4.988 clk 
Info: Analyzing Fast 1100mV 0C Model
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Critical Warning (332148): Timing requirements not met
	Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -0.080
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -0.080              -4.874 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
	Info: Peak virtual memory: 5387 megabytes
	Info: Processing ended: Thu Jun  5 23:35:03 2025
	Info: Elapsed time: 00:00:05
	Info: Total CPU time (on all processors): 00:00:05
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
	Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
	Info: Processing started: Thu Jun  5 23:35:04 2025
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off msc_cbc_fpga -c msc_cbc_fpga
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file msc_cbc_fpga.vo in folder "C:/Users/Desktop/AppData/Local/quartus/simulation/questa/" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
	Info: Peak virtual memory: 4758 megabytes
	Info: Processing ended: Thu Jun  5 23:35:05 2025
	Info: Elapsed time: 00:00:01
	Info: Total CPU time (on all processors): 00:00:01
Info: *******************************************************************
Info: Running Quartus Prime Shell
	Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
	Info: Processing started: Thu Jun  5 23:35:06 2025
Info: Command: quartus_sh -t c:/intelfpga_lite/24.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui msc_cbc_fpga msc_cbc_fpga
Info: Quartus(args): --block_on_gui msc_cbc_fpga msc_cbc_fpga
Info: Info: Start Nativelink Simulation process
Info: Info: Starting NativeLink simulation with Questa Intel FPGA software
Warning: Warning: File msc_cbc_fpga_run_msim_gate_verilog.do already exists - backing up current file as msc_cbc_fpga_run_msim_gate_verilog.do.bak
Info: Info: Generated Questa Intel FPGA script file C:/Users/Desktop/AppData/Local/quartus/simulation/questa/msc_cbc_fpga_run_msim_gate_verilog.do
Error: Error: Can't launch Questa Intel FPGA Simulation software -- make sure the software is properly installed and the environment variable LM_LICENSE_FILE or MGLS_LICENSE_FILE points to the correct license file.
Error: Error: NativeLink simulation flow was NOT successful
Info: Info: For messages from NativeLink scripts, check the file C:/Users/Desktop/AppData/Local/quartus/msc_cbc_fpga_nativelink_simulation.rpt
Error (23031): Evaluation of Tcl script c:/intelfpga_lite/24.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 4 errors, 1 warning
	Error: Peak virtual memory: 4766 megabytes
	Error: Processing ended: Thu Jun  5 23:35:07 2025
	Error: Elapsed time: 00:00:01
	Error: Total CPU time (on all processors): 00:00:01
Error (293001): Quartus Prime Full Compilation was unsuccessful. 5 errors, 17 warnings
