;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ADC */
ADC_Bypass_P32__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
ADC_Bypass_P32__0__MASK EQU 0x04
ADC_Bypass_P32__0__PC EQU CYREG_PRT3_PC2
ADC_Bypass_P32__0__PORT EQU 3
ADC_Bypass_P32__0__SHIFT EQU 2
ADC_Bypass_P32__AG EQU CYREG_PRT3_AG
ADC_Bypass_P32__AMUX EQU CYREG_PRT3_AMUX
ADC_Bypass_P32__BIE EQU CYREG_PRT3_BIE
ADC_Bypass_P32__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ADC_Bypass_P32__BYP EQU CYREG_PRT3_BYP
ADC_Bypass_P32__CTL EQU CYREG_PRT3_CTL
ADC_Bypass_P32__DM0 EQU CYREG_PRT3_DM0
ADC_Bypass_P32__DM1 EQU CYREG_PRT3_DM1
ADC_Bypass_P32__DM2 EQU CYREG_PRT3_DM2
ADC_Bypass_P32__DR EQU CYREG_PRT3_DR
ADC_Bypass_P32__INP_DIS EQU CYREG_PRT3_INP_DIS
ADC_Bypass_P32__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
ADC_Bypass_P32__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ADC_Bypass_P32__LCD_EN EQU CYREG_PRT3_LCD_EN
ADC_Bypass_P32__MASK EQU 0x04
ADC_Bypass_P32__PORT EQU 3
ADC_Bypass_P32__PRT EQU CYREG_PRT3_PRT
ADC_Bypass_P32__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ADC_Bypass_P32__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ADC_Bypass_P32__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ADC_Bypass_P32__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ADC_Bypass_P32__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ADC_Bypass_P32__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ADC_Bypass_P32__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ADC_Bypass_P32__PS EQU CYREG_PRT3_PS
ADC_Bypass_P32__SHIFT EQU 2
ADC_Bypass_P32__SLW EQU CYREG_PRT3_SLW
ADC_DEC__COHER EQU CYREG_DEC_COHER
ADC_DEC__CR EQU CYREG_DEC_CR
ADC_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DEC__PM_ACT_MSK EQU 0x01
ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DEC__PM_STBY_MSK EQU 0x01
ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DEC__SR EQU CYREG_DEC_SR
ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Ext_CP_Clk__INDEX EQU 0x00
ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x20000000
ADC_IRQ__INTC_NUMBER EQU 29
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

/* USB */
USB_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_arb_int__INTC_MASK EQU 0x400000
USB_arb_int__INTC_NUMBER EQU 22
USB_arb_int__INTC_PRIOR_NUM EQU 7
USB_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USB_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_bus_reset__INTC_MASK EQU 0x800000
USB_bus_reset__INTC_NUMBER EQU 23
USB_bus_reset__INTC_PRIOR_NUM EQU 7
USB_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USB_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USB_Dm__0__MASK EQU 0x80
USB_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USB_Dm__0__PORT EQU 15
USB_Dm__0__SHIFT EQU 7
USB_Dm__AG EQU CYREG_PRT15_AG
USB_Dm__AMUX EQU CYREG_PRT15_AMUX
USB_Dm__BIE EQU CYREG_PRT15_BIE
USB_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_Dm__BYP EQU CYREG_PRT15_BYP
USB_Dm__CTL EQU CYREG_PRT15_CTL
USB_Dm__DM0 EQU CYREG_PRT15_DM0
USB_Dm__DM1 EQU CYREG_PRT15_DM1
USB_Dm__DM2 EQU CYREG_PRT15_DM2
USB_Dm__DR EQU CYREG_PRT15_DR
USB_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USB_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_Dm__MASK EQU 0x80
USB_Dm__PORT EQU 15
USB_Dm__PRT EQU CYREG_PRT15_PRT
USB_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_Dm__PS EQU CYREG_PRT15_PS
USB_Dm__SHIFT EQU 7
USB_Dm__SLW EQU CYREG_PRT15_SLW
USB_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USB_Dp__0__MASK EQU 0x40
USB_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USB_Dp__0__PORT EQU 15
USB_Dp__0__SHIFT EQU 6
USB_Dp__AG EQU CYREG_PRT15_AG
USB_Dp__AMUX EQU CYREG_PRT15_AMUX
USB_Dp__BIE EQU CYREG_PRT15_BIE
USB_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_Dp__BYP EQU CYREG_PRT15_BYP
USB_Dp__CTL EQU CYREG_PRT15_CTL
USB_Dp__DM0 EQU CYREG_PRT15_DM0
USB_Dp__DM1 EQU CYREG_PRT15_DM1
USB_Dp__DM2 EQU CYREG_PRT15_DM2
USB_Dp__DR EQU CYREG_PRT15_DR
USB_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USB_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USB_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_Dp__MASK EQU 0x40
USB_Dp__PORT EQU 15
USB_Dp__PRT EQU CYREG_PRT15_PRT
USB_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_Dp__PS EQU CYREG_PRT15_PS
USB_Dp__SHIFT EQU 6
USB_Dp__SLW EQU CYREG_PRT15_SLW
USB_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USB_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_dp_int__INTC_MASK EQU 0x1000
USB_dp_int__INTC_NUMBER EQU 12
USB_dp_int__INTC_PRIOR_NUM EQU 7
USB_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USB_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_0__INTC_MASK EQU 0x1000000
USB_ep_0__INTC_NUMBER EQU 24
USB_ep_0__INTC_PRIOR_NUM EQU 7
USB_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USB_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_1__INTC_MASK EQU 0x01
USB_ep_1__INTC_NUMBER EQU 0
USB_ep_1__INTC_PRIOR_NUM EQU 7
USB_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
USB_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_2__INTC_MASK EQU 0x02
USB_ep_2__INTC_NUMBER EQU 1
USB_ep_2__INTC_PRIOR_NUM EQU 7
USB_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USB_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_3__INTC_MASK EQU 0x04
USB_ep_3__INTC_NUMBER EQU 2
USB_ep_3__INTC_PRIOR_NUM EQU 7
USB_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USB_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ord_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ord_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ord_int__INTC_MASK EQU 0x2000000
USB_ord_int__INTC_NUMBER EQU 25
USB_ord_int__INTC_PRIOR_NUM EQU 7
USB_ord_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
USB_ord_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ord_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_sof_int__INTC_MASK EQU 0x200000
USB_sof_int__INTC_NUMBER EQU 21
USB_sof_int__INTC_PRIOR_NUM EQU 7
USB_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USB_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USB_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USB_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USB_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USB_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USB_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USB_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USB_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USB_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USB_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USB_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USB_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USB_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USB_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USB_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USB_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USB_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USB_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USB_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USB_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USB_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USB_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USB_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USB_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USB_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USB_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USB_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USB_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USB_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USB_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USB_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USB_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USB_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USB_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USB_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USB_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USB_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USB_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USB_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USB_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USB_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USB_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USB_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USB_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USB_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USB_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USB_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USB_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USB_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USB_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USB_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USB_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USB_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USB_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USB_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USB_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USB_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USB_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USB_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USB_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USB_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USB_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USB_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USB_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USB_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USB_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USB_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USB_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USB_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USB_USB__CR0 EQU CYREG_USB_CR0
USB_USB__CR1 EQU CYREG_USB_CR1
USB_USB__CWA EQU CYREG_USB_CWA
USB_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USB_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USB_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USB_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USB_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USB_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USB_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USB_USB__EP0_CR EQU CYREG_USB_EP0_CR
USB_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USB_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USB_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USB_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USB_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USB_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USB_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USB_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USB_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USB_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USB_USB__PM_ACT_MSK EQU 0x01
USB_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USB_USB__PM_STBY_MSK EQU 0x01
USB_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USB_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USB_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USB_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USB_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USB_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USB_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USB_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USB_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USB_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USB_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USB_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USB_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USB_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USB_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USB_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USB_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USB_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USB_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USB_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USB_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USB_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USB_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USB_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USB_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USB_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USB_USB__SOF0 EQU CYREG_USB_SOF0
USB_USB__SOF1 EQU CYREG_USB_SOF1
USB_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USB_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USB_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x01
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x02
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x02

/* Opamp_1 */
Opamp_1_ABuf__CR EQU CYREG_OPAMP3_CR
Opamp_1_ABuf__MX EQU CYREG_OPAMP3_MX
Opamp_1_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_1_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_1_ABuf__PM_ACT_MSK EQU 0x08
Opamp_1_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_1_ABuf__PM_STBY_MSK EQU 0x08
Opamp_1_ABuf__RSVD EQU CYREG_OPAMP3_RSVD
Opamp_1_ABuf__SW EQU CYREG_OPAMP3_SW
Opamp_1_ABuf__TR0 EQU CYREG_OPAMP3_TR0
Opamp_1_ABuf__TR1 EQU CYREG_OPAMP3_TR1

/* Pin_Gnd */
Pin_Gnd__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Pin_Gnd__0__MASK EQU 0x01
Pin_Gnd__0__PC EQU CYREG_PRT3_PC0
Pin_Gnd__0__PORT EQU 3
Pin_Gnd__0__SHIFT EQU 0
Pin_Gnd__AG EQU CYREG_PRT3_AG
Pin_Gnd__AMUX EQU CYREG_PRT3_AMUX
Pin_Gnd__BIE EQU CYREG_PRT3_BIE
Pin_Gnd__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Gnd__BYP EQU CYREG_PRT3_BYP
Pin_Gnd__CTL EQU CYREG_PRT3_CTL
Pin_Gnd__DM0 EQU CYREG_PRT3_DM0
Pin_Gnd__DM1 EQU CYREG_PRT3_DM1
Pin_Gnd__DM2 EQU CYREG_PRT3_DM2
Pin_Gnd__DR EQU CYREG_PRT3_DR
Pin_Gnd__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Gnd__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Gnd__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Gnd__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Gnd__MASK EQU 0x01
Pin_Gnd__PORT EQU 3
Pin_Gnd__PRT EQU CYREG_PRT3_PRT
Pin_Gnd__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Gnd__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Gnd__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Gnd__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Gnd__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Gnd__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Gnd__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Gnd__PS EQU CYREG_PRT3_PS
Pin_Gnd__SHIFT EQU 0
Pin_Gnd__SLW EQU CYREG_PRT3_SLW

/* isr_eoc */
isr_eoc__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_eoc__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_eoc__INTC_MASK EQU 0x10
isr_eoc__INTC_NUMBER EQU 4
isr_eoc__INTC_PRIOR_NUM EQU 7
isr_eoc__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_eoc__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_eoc__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Pin_Vreff */
Pin_Vreff__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Pin_Vreff__0__MASK EQU 0x08
Pin_Vreff__0__PC EQU CYREG_PRT3_PC3
Pin_Vreff__0__PORT EQU 3
Pin_Vreff__0__SHIFT EQU 3
Pin_Vreff__AG EQU CYREG_PRT3_AG
Pin_Vreff__AMUX EQU CYREG_PRT3_AMUX
Pin_Vreff__BIE EQU CYREG_PRT3_BIE
Pin_Vreff__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Vreff__BYP EQU CYREG_PRT3_BYP
Pin_Vreff__CTL EQU CYREG_PRT3_CTL
Pin_Vreff__DM0 EQU CYREG_PRT3_DM0
Pin_Vreff__DM1 EQU CYREG_PRT3_DM1
Pin_Vreff__DM2 EQU CYREG_PRT3_DM2
Pin_Vreff__DR EQU CYREG_PRT3_DR
Pin_Vreff__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Vreff__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Vreff__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Vreff__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Vreff__MASK EQU 0x08
Pin_Vreff__PORT EQU 3
Pin_Vreff__PRT EQU CYREG_PRT3_PRT
Pin_Vreff__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Vreff__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Vreff__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Vreff__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Vreff__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Vreff__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Vreff__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Vreff__PS EQU CYREG_PRT3_PS
Pin_Vreff__SHIFT EQU 3
Pin_Vreff__SLW EQU CYREG_PRT3_SLW

/* isr_500ms */
isr_500ms__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_500ms__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_500ms__INTC_MASK EQU 0x08
isr_500ms__INTC_NUMBER EQU 3
isr_500ms__INTC_PRIOR_NUM EQU 7
isr_500ms__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_500ms__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_500ms__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_reset */
isr_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_reset__INTC_MASK EQU 0x20
isr_reset__INTC_NUMBER EQU 5
isr_reset__INTC_PRIOR_NUM EQU 7
isr_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* PWM_Heater */
PWM_Heater_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
PWM_Heater_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
PWM_Heater_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
PWM_Heater_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
PWM_Heater_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
PWM_Heater_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PWM_Heater_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PWM_Heater_PWMHW__PER0 EQU CYREG_TMR0_PER0
PWM_Heater_PWMHW__PER1 EQU CYREG_TMR0_PER1
PWM_Heater_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_Heater_PWMHW__PM_ACT_MSK EQU 0x01
PWM_Heater_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_Heater_PWMHW__PM_STBY_MSK EQU 0x01
PWM_Heater_PWMHW__RT0 EQU CYREG_TMR0_RT0
PWM_Heater_PWMHW__RT1 EQU CYREG_TMR0_RT1
PWM_Heater_PWMHW__SR0 EQU CYREG_TMR0_SR0

/* Pin_Therm_1 */
Pin_Therm_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Pin_Therm_1__0__MASK EQU 0x80
Pin_Therm_1__0__PC EQU CYREG_PRT1_PC7
Pin_Therm_1__0__PORT EQU 1
Pin_Therm_1__0__SHIFT EQU 7
Pin_Therm_1__AG EQU CYREG_PRT1_AG
Pin_Therm_1__AMUX EQU CYREG_PRT1_AMUX
Pin_Therm_1__BIE EQU CYREG_PRT1_BIE
Pin_Therm_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Therm_1__BYP EQU CYREG_PRT1_BYP
Pin_Therm_1__CTL EQU CYREG_PRT1_CTL
Pin_Therm_1__DM0 EQU CYREG_PRT1_DM0
Pin_Therm_1__DM1 EQU CYREG_PRT1_DM1
Pin_Therm_1__DM2 EQU CYREG_PRT1_DM2
Pin_Therm_1__DR EQU CYREG_PRT1_DR
Pin_Therm_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Therm_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_Therm_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Therm_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Therm_1__MASK EQU 0x80
Pin_Therm_1__PORT EQU 1
Pin_Therm_1__PRT EQU CYREG_PRT1_PRT
Pin_Therm_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Therm_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Therm_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Therm_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Therm_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Therm_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Therm_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Therm_1__PS EQU CYREG_PRT1_PS
Pin_Therm_1__SHIFT EQU 7
Pin_Therm_1__SLW EQU CYREG_PRT1_SLW

/* Pin_Therm_2 */
Pin_Therm_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Pin_Therm_2__0__MASK EQU 0x08
Pin_Therm_2__0__PC EQU CYREG_PRT0_PC3
Pin_Therm_2__0__PORT EQU 0
Pin_Therm_2__0__SHIFT EQU 3
Pin_Therm_2__AG EQU CYREG_PRT0_AG
Pin_Therm_2__AMUX EQU CYREG_PRT0_AMUX
Pin_Therm_2__BIE EQU CYREG_PRT0_BIE
Pin_Therm_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Therm_2__BYP EQU CYREG_PRT0_BYP
Pin_Therm_2__CTL EQU CYREG_PRT0_CTL
Pin_Therm_2__DM0 EQU CYREG_PRT0_DM0
Pin_Therm_2__DM1 EQU CYREG_PRT0_DM1
Pin_Therm_2__DM2 EQU CYREG_PRT0_DM2
Pin_Therm_2__DR EQU CYREG_PRT0_DR
Pin_Therm_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Therm_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Therm_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Therm_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Therm_2__MASK EQU 0x08
Pin_Therm_2__PORT EQU 0
Pin_Therm_2__PRT EQU CYREG_PRT0_PRT
Pin_Therm_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Therm_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Therm_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Therm_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Therm_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Therm_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Therm_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Therm_2__PS EQU CYREG_PRT0_PS
Pin_Therm_2__SHIFT EQU 3
Pin_Therm_2__SLW EQU CYREG_PRT0_SLW

/* Pin_button1 */
Pin_button1__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Pin_button1__0__MASK EQU 0x04
Pin_button1__0__PC EQU CYREG_PRT2_PC2
Pin_button1__0__PORT EQU 2
Pin_button1__0__SHIFT EQU 2
Pin_button1__AG EQU CYREG_PRT2_AG
Pin_button1__AMUX EQU CYREG_PRT2_AMUX
Pin_button1__BIE EQU CYREG_PRT2_BIE
Pin_button1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_button1__BYP EQU CYREG_PRT2_BYP
Pin_button1__CTL EQU CYREG_PRT2_CTL
Pin_button1__DM0 EQU CYREG_PRT2_DM0
Pin_button1__DM1 EQU CYREG_PRT2_DM1
Pin_button1__DM2 EQU CYREG_PRT2_DM2
Pin_button1__DR EQU CYREG_PRT2_DR
Pin_button1__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_button1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_button1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_button1__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_button1__MASK EQU 0x04
Pin_button1__PORT EQU 2
Pin_button1__PRT EQU CYREG_PRT2_PRT
Pin_button1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_button1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_button1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_button1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_button1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_button1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_button1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_button1__PS EQU CYREG_PRT2_PS
Pin_button1__SHIFT EQU 2
Pin_button1__SLW EQU CYREG_PRT2_SLW

/* Pin_Top_Relay */
Pin_Top_Relay__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
Pin_Top_Relay__0__MASK EQU 0x02
Pin_Top_Relay__0__PC EQU CYREG_PRT12_PC1
Pin_Top_Relay__0__PORT EQU 12
Pin_Top_Relay__0__SHIFT EQU 1
Pin_Top_Relay__AG EQU CYREG_PRT12_AG
Pin_Top_Relay__BIE EQU CYREG_PRT12_BIE
Pin_Top_Relay__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_Top_Relay__BYP EQU CYREG_PRT12_BYP
Pin_Top_Relay__DM0 EQU CYREG_PRT12_DM0
Pin_Top_Relay__DM1 EQU CYREG_PRT12_DM1
Pin_Top_Relay__DM2 EQU CYREG_PRT12_DM2
Pin_Top_Relay__DR EQU CYREG_PRT12_DR
Pin_Top_Relay__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_Top_Relay__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_Top_Relay__MASK EQU 0x02
Pin_Top_Relay__PORT EQU 12
Pin_Top_Relay__PRT EQU CYREG_PRT12_PRT
Pin_Top_Relay__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_Top_Relay__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_Top_Relay__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_Top_Relay__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_Top_Relay__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_Top_Relay__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_Top_Relay__PS EQU CYREG_PRT12_PS
Pin_Top_Relay__SHIFT EQU 1
Pin_Top_Relay__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_Top_Relay__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_Top_Relay__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_Top_Relay__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_Top_Relay__SLW EQU CYREG_PRT12_SLW

/* Pin_Botom_Relay */
Pin_Botom_Relay__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
Pin_Botom_Relay__0__MASK EQU 0x01
Pin_Botom_Relay__0__PC EQU CYREG_PRT12_PC0
Pin_Botom_Relay__0__PORT EQU 12
Pin_Botom_Relay__0__SHIFT EQU 0
Pin_Botom_Relay__AG EQU CYREG_PRT12_AG
Pin_Botom_Relay__BIE EQU CYREG_PRT12_BIE
Pin_Botom_Relay__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_Botom_Relay__BYP EQU CYREG_PRT12_BYP
Pin_Botom_Relay__DM0 EQU CYREG_PRT12_DM0
Pin_Botom_Relay__DM1 EQU CYREG_PRT12_DM1
Pin_Botom_Relay__DM2 EQU CYREG_PRT12_DM2
Pin_Botom_Relay__DR EQU CYREG_PRT12_DR
Pin_Botom_Relay__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_Botom_Relay__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_Botom_Relay__MASK EQU 0x01
Pin_Botom_Relay__PORT EQU 12
Pin_Botom_Relay__PRT EQU CYREG_PRT12_PRT
Pin_Botom_Relay__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_Botom_Relay__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_Botom_Relay__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_Botom_Relay__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_Botom_Relay__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_Botom_Relay__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_Botom_Relay__PS EQU CYREG_PRT12_PS
Pin_Botom_Relay__SHIFT EQU 0
Pin_Botom_Relay__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_Botom_Relay__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_Botom_Relay__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_Botom_Relay__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_Botom_Relay__SLW EQU CYREG_PRT12_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 76000000
BCLK__BUS_CLK__KHZ EQU 76000
BCLK__BUS_CLK__MHZ EQU 76
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 21
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 21
CYDEV_CHIP_MEMBER_4D EQU 16
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 22
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 20
CYDEV_CHIP_MEMBER_4I EQU 26
CYDEV_CHIP_MEMBER_4J EQU 17
CYDEV_CHIP_MEMBER_4K EQU 18
CYDEV_CHIP_MEMBER_4L EQU 25
CYDEV_CHIP_MEMBER_4M EQU 24
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 23
CYDEV_CHIP_MEMBER_4Q EQU 14
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 19
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 15
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 27
CYDEV_CHIP_MEMBER_FM3 EQU 31
CYDEV_CHIP_MEMBER_FM4 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 28
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 30
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 1
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000028
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
Dedicated_Output__INTTYPE EQU CYREG_PICU3_INTTYPE7
Dedicated_Output__MASK EQU 0x80
Dedicated_Output__PC EQU CYREG_PRT3_PC7
Dedicated_Output__PORT EQU 3
Dedicated_Output__SHIFT EQU 7
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
