#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27b4bd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27b4d60 .scope module, "tb" "tb" 3 62;
 .timescale -12 -12;
L_0x27acdc0 .functor NOT 1, L_0x27e70f0, C4<0>, C4<0>, C4<0>;
L_0x27ad3f0 .functor XOR 3, L_0x27e6cc0, L_0x27e6d80, C4<000>, C4<000>;
L_0x27ad8d0 .functor XOR 3, L_0x27ad3f0, L_0x27e6f40, C4<000>, C4<000>;
v0x27e5e00_0 .net *"_ivl_10", 2 0, L_0x27e6f40;  1 drivers
v0x27e5f00_0 .net *"_ivl_12", 2 0, L_0x27ad8d0;  1 drivers
v0x27e5fe0_0 .net *"_ivl_2", 2 0, L_0x27e6bf0;  1 drivers
v0x27e60a0_0 .net *"_ivl_4", 2 0, L_0x27e6cc0;  1 drivers
v0x27e6180_0 .net *"_ivl_6", 2 0, L_0x27e6d80;  1 drivers
v0x27e62b0_0 .net *"_ivl_8", 2 0, L_0x27ad3f0;  1 drivers
v0x27e6390_0 .net "a", 0 0, v0x27ad500_0;  1 drivers
v0x27e6430_0 .var "clk", 0 0;
v0x27e64d0_0 .net "q_dut", 2 0, v0x27e5ae0_0;  1 drivers
v0x27e6620_0 .net "q_ref", 2 0, v0x27acbd0_0;  1 drivers
v0x27e66f0_0 .var/2u "stats1", 159 0;
v0x27e67b0_0 .var/2u "strobe", 0 0;
v0x27e6870_0 .net "tb_match", 0 0, L_0x27e70f0;  1 drivers
v0x27e6930_0 .net "tb_mismatch", 0 0, L_0x27acdc0;  1 drivers
v0x27e69f0_0 .net "wavedrom_enable", 0 0, v0x27ada20_0;  1 drivers
v0x27e6ac0_0 .net "wavedrom_title", 511 0, v0x27e5590_0;  1 drivers
L_0x27e6bf0 .concat [ 3 0 0 0], v0x27acbd0_0;
L_0x27e6cc0 .concat [ 3 0 0 0], v0x27acbd0_0;
L_0x27e6d80 .concat [ 3 0 0 0], v0x27e5ae0_0;
L_0x27e6f40 .concat [ 3 0 0 0], v0x27acbd0_0;
L_0x27e70f0 .cmp/eeq 3, L_0x27e6bf0, L_0x27ad8d0;
S_0x27bc4d0 .scope module, "good1" "reference_module" 3 101, 3 4 0, S_0x27b4d60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /OUTPUT 3 "q";
v0x27ac610_0 .net "a", 0 0, v0x27ad500_0;  alias, 1 drivers
v0x27ac8a0_0 .net "clk", 0 0, v0x27e6430_0;  1 drivers
v0x27acbd0_0 .var "q", 2 0;
E_0x27bb490 .event posedge, v0x27ac8a0_0;
S_0x27e4f60 .scope module, "stim1" "stimulus_gen" 3 97, 3 21 0, S_0x27b4d60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x27ad500_0 .var "a", 0 0;
v0x27ad5d0_0 .net "clk", 0 0, v0x27e6430_0;  alias, 1 drivers
v0x27ada20_0 .var "wavedrom_enable", 0 0;
v0x27e5590_0 .var "wavedrom_title", 511 0;
E_0x27bb200/0 .event negedge, v0x27ac8a0_0;
E_0x27bb200/1 .event posedge, v0x27ac8a0_0;
E_0x27bb200 .event/or E_0x27bb200/0, E_0x27bb200/1;
E_0x27bb8a0 .event negedge, v0x27ac8a0_0;
S_0x27e5130 .scope task, "wavedrom_start" "wavedrom_start" 3 33, 3 33 0, S_0x27e4f60;
 .timescale -12 -12;
v0x27aced0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27e5390 .scope task, "wavedrom_stop" "wavedrom_stop" 3 36, 3 36 0, S_0x27e4f60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27e56e0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x27b4d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /OUTPUT 3 "q";
v0x27e58c0_0 .net "a", 0 0, v0x27ad500_0;  alias, 1 drivers
v0x27e59d0_0 .net "clk", 0 0, v0x27e6430_0;  alias, 1 drivers
v0x27e5ae0_0 .var "q", 2 0;
S_0x27e5c00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x27b4d60;
 .timescale -12 -12;
E_0x27a69f0 .event anyedge, v0x27e67b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27e67b0_0;
    %nor/r;
    %assign/vec4 v0x27e67b0_0, 0;
    %wait E_0x27a69f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27e4f60;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27ad500_0, 0;
    %wait E_0x27bb8a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27ad500_0, 0;
    %wait E_0x27bb8a0;
    %pushi/vec4 2, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27bb490;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x27bb490;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27ad500_0, 0;
    %pushi/vec4 11, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27bb490;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x27bb8a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27ad500_0, 0;
    %pushi/vec4 5, 0, 32;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27bb200;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27ad500_0, 0;
    %pushi/vec4 4, 0, 32;
T_3.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.7, 5;
    %jmp/1 T_3.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27bb490;
    %jmp T_3.6;
T_3.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27e5390;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27bb200;
    %vpi_func 3 56 "$urandom" 32 {0 0 0};
    %pad/u 5;
    %and/r;
    %assign/vec4 v0x27ad500_0, 0;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %vpi_call/w 3 57 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x27bc4d0;
T_4 ;
    %wait E_0x27bb490;
    %load/vec4 v0x27ac610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x27acbd0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x27acbd0_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x27acbd0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x27acbd0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x27acbd0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x27e56e0;
T_5 ;
    %wait E_0x27bb490;
    %load/vec4 v0x27e58c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x27e5ae0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x27e5ae0_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %jmp/0xz  T_5.2, 5;
    %load/vec4 v0x27e5ae0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x27e5ae0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x27e5ae0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x27b4d60;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e6430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e67b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x27b4d60;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x27e6430_0;
    %inv;
    %store/vec4 v0x27e6430_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x27b4d60;
T_8 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27ad5d0_0, v0x27e6930_0, v0x27e6430_0, v0x27e6390_0, v0x27e6620_0, v0x27e64d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x27b4d60;
T_9 ;
    %load/vec4 v0x27e66f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x27e66f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27e66f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_9.1 ;
    %load/vec4 v0x27e66f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27e66f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27e66f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27e66f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x27b4d60;
T_10 ;
    %wait E_0x27bb200;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27e66f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e66f0_0, 4, 32;
    %load/vec4 v0x27e6870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x27e66f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e66f0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27e66f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e66f0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x27e6620_0;
    %load/vec4 v0x27e6620_0;
    %load/vec4 v0x27e64d0_0;
    %xor;
    %load/vec4 v0x27e6620_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x27e66f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e66f0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x27e66f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e66f0_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit9/circuit9_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/circuit9/iter2/response0/top_module.sv";
