[{"DBLP title": "Easy Formal Specification and Validation of Unbounded Networks-on-Chips Architectures.", "DBLP authors": ["Freek Verbeek", "Julien Schmaltz"], "year": 2012, "doi": "https://doi.org/10.1145/2071356.2071357", "OA papers": [{"PaperId": "https://openalex.org/W2092503884", "PaperTitle": "Easy Formal Specification and Validation of Unbounded Networks-on-Chips Architectures", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Radboud University Nijmegen": 1.0, "Open University in the Netherlands": 1.0}, "Authors": ["Freek Verbeek", "Julien Schmaltz"]}]}, {"DBLP title": "System-Level Synthesis for Wireless Sensor Node Controllers: A Complete Design Flow.", "DBLP authors": ["Muhammad Adeel Pasha", "Steven Derrien", "Olivier Sentieys"], "year": 2012, "doi": "https://doi.org/10.1145/2071356.2071358", "OA papers": [{"PaperId": "https://openalex.org/W2092727031", "PaperTitle": "System-Level Synthesis for Wireless Sensor Node Controllers", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Lahore University of Management Sciences": 1.0, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 0.6666666666666666, "University of Rennes": 0.6666666666666666, "French Institute for Research in Computer Science and Automation": 0.6666666666666666}, "Authors": ["Muhammad Adeel Pasha", "Steven Derrien", "Olivier Sentieys"]}]}, {"DBLP title": "Optimization Algorithms for the Multiplierless Realization of Linear Transforms.", "DBLP authors": ["Levent Aksoy", "Eduardo Costa", "Paulo F. Flores", "Jos\u00e9 Monteiro"], "year": 2012, "doi": "https://doi.org/10.1145/2071356.2071359", "OA papers": [{"PaperId": "https://openalex.org/W1971659206", "PaperTitle": "Optimization Algorithms for the Multiplierless Realization of Linear Transforms", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 3.0, "Universidade Cat\u00f3lica de Pelotas": 1.0}, "Authors": ["Levent Aksoy", "Eduardo Caldas Costa", "Paulo Flores", "Jos\u00e9 Monteiro"]}]}, {"DBLP title": "Postplacement Voltage Island Generation.", "DBLP authors": ["Mario K. Y. Leung", "Eric K. I. Chio", "Evangeline F. Y. Young"], "year": 2012, "doi": "https://doi.org/10.1145/2071356.2071360", "OA papers": [{"PaperId": "https://openalex.org/W2115256077", "PaperTitle": "Postplacement Voltage Island Generation", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Chinese University of Hong Kong": 3.0}, "Authors": ["Mario K. Y. Leung", "Eric K. I. Chio", "Evangeline F. Y. Young"]}]}, {"DBLP title": "Compact Modeling of Interconnect Circuits over Wide Frequency Band by Adaptive Complex-Valued Sampling Method.", "DBLP authors": ["Hai Wang", "Sheldon X.-D. Tan", "Ryan Rakib"], "year": 2012, "doi": "https://doi.org/10.1145/2071356.2071361", "OA papers": [{"PaperId": "https://openalex.org/W2086508118", "PaperTitle": "Compact Modeling of Interconnect Circuits over Wide Frequency Band by Adaptive Complex-Valued Sampling Method", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, Riverside": 3.0}, "Authors": ["Hai Wang", "Sheldon X.-D. Tan", "Ryan Rakib"]}]}, {"DBLP title": "Reliability-Driven Power/Ground Routing for Analog ICs.", "DBLP authors": ["Jing-Wei Lin", "Tsung-Yi Ho", "Iris Hui-Ru Jiang"], "year": 2012, "doi": "https://doi.org/10.1145/2071356.2071362", "OA papers": [{"PaperId": "https://openalex.org/W2034833782", "PaperTitle": "Reliability-Driven Power/Ground Routing for Analog ICs", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Cheng Kung University": 2.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Jingyu Lin", "Tsung-Yi Ho", "Iris Hui-Ru Jiang"]}]}, {"DBLP title": "Coverage-Directed Test Generation Automated by Machine Learning - A Review.", "DBLP authors": ["Charalambos Ioannides", "Kerstin Eder"], "year": 2012, "doi": "https://doi.org/10.1145/2071356.2071363", "OA papers": [{"PaperId": "https://openalex.org/W2075599280", "PaperTitle": "Coverage-Directed Test Generation Automated by Machine Learning -- A Review", "Year": 2012, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"University of Bristol": 2.0}, "Authors": ["Charalambos Ioannides", "Kerstin Eder"]}]}, {"DBLP title": "Error Rate Estimation for Defective Circuits via Ones Counting.", "DBLP authors": ["Zhaoliang Pan", "Melvin A. Breuer"], "year": 2012, "doi": "https://doi.org/10.1145/2071356.2071364", "OA papers": [{"PaperId": "https://openalex.org/W1991951592", "PaperTitle": "Error Rate Estimation for Defective Circuits via Ones Counting", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"INTEL Corporation#TAB#": 1.0, "Southern California University for Professional Studies": 0.5, "University of Southern California": 0.5}, "Authors": ["Zhaoliang Pan", "Melvin A. Breuer"]}]}, {"DBLP title": "Statistical Soft Error Rate (SSER) Analysis for Scaled CMOS Designs.", "DBLP authors": ["Huan-Kai Peng", "Hsuan-Ming Huang", "Yu-Hsin Kuo", "Charles H.-P. Wen"], "year": 2012, "doi": "https://doi.org/10.1145/2071356.2071365", "OA papers": [{"PaperId": "https://openalex.org/W2037022090", "PaperTitle": "Statistical Soft Error Rate (SSER) Analysis for Scaled CMOS Designs", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0}, "Authors": ["Huan-Kai Peng", "Hsuan-Ming Huang", "Yuhsin Kuo", "Charles H.-P. Wen"]}]}, {"DBLP title": "A Fast Non-Monte-Carlo Yield Analysis and Optimization by Stochastic Orthogonal Polynomials.", "DBLP authors": ["Fang Gong", "Xuexin Liu", "Hao Yu", "Sheldon X.-D. Tan", "Junyan Ren", "Lei He"], "year": 2012, "doi": "https://doi.org/10.1145/2071356.2071366", "OA papers": [{"PaperId": "https://openalex.org/W2093064288", "PaperTitle": "A Fast Non-Monte-Carlo Yield Analysis and Optimization by Stochastic Orthogonal Polynomials", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of California, Los Angeles": 2.0, "University of California, Riverside": 2.0, "Nanyang Technological University": 1.0, "Fudan University": 1.0}, "Authors": ["Fang-Ying Gong", "Xue-Xin Liu", "Hao Yu", "Sheldon X.-D. Tan", "Junyan Ren", "Lei He"]}]}, {"DBLP title": "An Extended SystemC Framework for Efficient HW/SW Co-Simulation.", "DBLP authors": ["Meng-Huan Wu", "Peng-Chih Wang", "Cheng-Yang Fu", "Ren-Song Tsay"], "year": 2012, "doi": "https://doi.org/10.1145/2159542.2159543", "OA papers": [{"PaperId": "https://openalex.org/W1988304682", "PaperTitle": "An Extended SystemC Framework for Efficient HW/SW Co-Simulation", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 4.0}, "Authors": ["Meng-Huan Wu", "Peng-Chih Wang", "Cheng-Yang Fu", "Ren-Song Tsay"]}]}, {"DBLP title": "Optimized 3D Network-on-Chip Design Using Simulated Allocation.", "DBLP authors": ["Pingqiang Zhou", "Ping-Hung Yuh", "Sachin S. Sapatnekar"], "year": 2012, "doi": "https://doi.org/10.1145/2159542.2159544", "OA papers": [{"PaperId": "https://openalex.org/W2063347658", "PaperTitle": "Optimized 3D Network-on-Chip Design Using Simulated Allocation", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Minnesota System": 2.0, "National Taiwan University": 1.0}, "Authors": ["Pingqiang Zhou", "Ping-Hung Yuh", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Performance/Thermal-Aware Design of 3D-Stacked L2 Caches for CMPs.", "DBLP authors": ["Guangyu Sun", "Huazhong Yang", "Yuan Xie"], "year": 2012, "doi": "https://doi.org/10.1145/2159542.2159545", "OA papers": [{"PaperId": "https://openalex.org/W2066068148", "PaperTitle": "Performance/Thermal-Aware Design of 3D-Stacked L2 Caches for CMPs", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {" Peking University": 1.0, "Tsinghua University": 1.0, "Pennsylvania State University": 1.0}, "Authors": ["Guangyu Sun", "Huazhong Yang", "Yuan Xie"]}]}, {"DBLP title": "Timing Analysis of System Initialization and Crash Recovery for a Segment-Based Flash Translation Layer.", "DBLP authors": ["Chin-Hsien Wu", "Hsin-Hung Lin"], "year": 2012, "doi": "https://doi.org/10.1145/2159542.2159546", "OA papers": [{"PaperId": "https://openalex.org/W2090591596", "PaperTitle": "Timing Analysis of System Initialization and Crash Recovery for a Segment-Based Flash Translation Layer", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National Taiwan University of Science and Technology": 2.0}, "Authors": ["Chin-Hsien Wu", "Hsin-Hung Lin"]}]}, {"DBLP title": "Computer Generation of Hardware for Linear Digital Signal Processing Transforms.", "DBLP authors": ["Peter A. Milder", "Franz Franchetti", "James C. Hoe", "Markus P\u00fcschel"], "year": 2012, "doi": "https://doi.org/10.1145/2159542.2159547", "OA papers": [{"PaperId": "https://openalex.org/W2024381286", "PaperTitle": "Computer Generation of Hardware for Linear Digital Signal Processing Transforms", "Year": 2012, "CitationCount": 97, "EstimatedCitation": 97, "Affiliations": {"Carnegie Mellon University": 3.0, "ETH Zurich": 1.0}, "Authors": ["Peter Milder", "Franz Franchetti", "James C. Hoe", "Markus P\u00fcschel"]}]}, {"DBLP title": "Timing Optimization in Sequential Circuit by Exploiting Clock-Gating Logic.", "DBLP authors": ["Shih-Hung Weng", "Yu-Min Kuo", "Shih-Chieh Chang"], "year": 2012, "doi": "https://doi.org/10.1145/2159542.2159548", "OA papers": [{"PaperId": "https://openalex.org/W2062763371", "PaperTitle": "Timing Optimization in Sequential Circuit by Exploiting Clock-Gating Logic", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, San Diego": 1.0, "Global Unichip (Taiwan)": 1.0, "National Tsing Hua University": 1.0}, "Authors": ["Shih-Hung Weng", "Yu Min Kuo", "Shih-Chieh Chang"]}]}, {"DBLP title": "A Yield and Reliability Improvement Methodology Based on Logic Redundant Repair with a Repairable Scan Flip-Flop Designed by Push Rule.", "DBLP authors": ["Masanori Kurimoto", "Jun Matsushima", "Shigeki Ohbayashi", "Yoshiaki Fukui", "Michio Komoda", "Nobuhiro Tsuda"], "year": 2012, "doi": "https://doi.org/10.1145/2159542.2159549", "OA papers": [{"PaperId": "https://openalex.org/W2142018126", "PaperTitle": "A Yield and Reliability Improvement Methodology Based on Logic Redundant Repair with a Repairable Scan Flip-Flop Designed by Push Rule", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Renesas Electronics (United States)": 6.0}, "Authors": ["Masanori Kurimoto", "Jun Matsushima", "Shigeki Ohbayashi", "Yoshiaki Fukui", "Michio Komoda", "Nobuhiro Tsuda"]}]}, {"DBLP title": "Scan Flip-Flop Grouping to Compress Test Data and Compact Test Responses for Launch-on-Capture Delay Testing.", "DBLP authors": ["Dong Xiang", "Zhen Chen", "Laung-Terng Wang"], "year": 2012, "doi": "https://doi.org/10.1145/2159542.2159550", "OA papers": [{"PaperId": "https://openalex.org/W1995880343", "PaperTitle": "Scan Flip-Flop Grouping to Compress Test Data and Compact Test Responses for Launch-on-Capture Delay Testing", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Tsinghua University": 2.0, "Syntek Technologies (United States)": 1.0}, "Authors": ["Dong Xiang", "Zhen Chen", "Laung-Terng Wang"]}]}, {"DBLP title": "Towards the formal verification of cache coherency at the architectural level.", "DBLP authors": ["Freek Verbeek", "Julien Schmaltz"], "year": 2012, "doi": "https://doi.org/10.1145/2209291.2209293", "OA papers": [{"PaperId": "https://openalex.org/W2110504488", "PaperTitle": "Towards the formal verification of cache coherency at the architectural level", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Radboud University Nijmegen": 1.0, "Open University in the Netherlands": 1.0}, "Authors": ["Freek Verbeek", "Julien Schmaltz"]}]}, {"DBLP title": "A full lifecycle performance verification methodology for multicore systems-on-chip.", "DBLP authors": ["Jim Holt", "Jaideep Dastidar", "David Lindberg", "John Pape", "Peng Yang"], "year": 2012, "doi": "https://doi.org/10.1145/2209291.2209294", "OA papers": [{"PaperId": "https://openalex.org/W2033855210", "PaperTitle": "A full lifecycle performance verification methodology for multicore systems-on-chip", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Massachusetts Institute of Technology": 1.0, "Freescale Semiconductor Inc., Austin, Texas": 4.0}, "Authors": ["Jim Holt", "Jaideep Dastidar", "David R. Lindberg", "John Pape", "Peng Yang"]}]}, {"DBLP title": "Deterministic replay for message-passing-based concurrent programs.", "DBLP authors": ["Mohamed Elwakil", "Zijiang Yang"], "year": 2012, "doi": "https://doi.org/10.1145/2209291.2209295", "OA papers": [{"PaperId": "https://openalex.org/W1965569645", "PaperTitle": "Deterministic replay for message-passing-based concurrent programs", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Western Michigan University": 2.0}, "Authors": ["Mohamed El-Wakil", "Zijiang Yang"]}]}, {"DBLP title": "Verification and coverage of message passing multicore applications.", "DBLP authors": ["Etem Deniz", "Alper Sen", "Jim Holt"], "year": 2012, "doi": "https://doi.org/10.1145/2209291.2209296", "OA papers": [{"PaperId": "https://openalex.org/W2161458224", "PaperTitle": "Verification and coverage of message passing multicore applications", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Bo\u011fazi\u00e7i University": 2.0, "ON Semiconductor (United States)": 1.0}, "Authors": ["Etem Deniz", "Alper Sen", "Jim Holt"]}]}, {"DBLP title": "Directed test generation for validation of multicore architectures.", "DBLP authors": ["Xiaoke Qin", "Prabhat Mishra"], "year": 2012, "doi": "https://doi.org/10.1145/2209291.2209297", "OA papers": [{"PaperId": "https://openalex.org/W1970407306", "PaperTitle": "Directed test generation for validation of multicore architectures", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Florida": 2.0}, "Authors": ["Xiaoke Qin", "Prabhat Mishra"]}]}, {"DBLP title": "Targeted random test generation for power-aware multicore designs.", "DBLP authors": ["Padmaraj Singh", "Vijaykrishnan Narayanan", "David L. Landis"], "year": 2012, "doi": "https://doi.org/10.1145/2209291.2209298", "OA papers": [{"PaperId": "https://openalex.org/W2032717504", "PaperTitle": "Targeted random test generation for power-aware multicore designs", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nvidia (United States)": 1.0, "Pennsylvania State University": 1.0, "Carnegie Mellon University": 1.0}, "Authors": ["Padmaraj Singh", "Vijaykrishnan Narayanan", "David L. Landis"]}]}, {"DBLP title": "A3MAP: Architecture-aware analytic mapping for networks-on-chip.", "DBLP authors": ["Wooyoung Jang", "David Z. Pan"], "year": 2012, "doi": "https://doi.org/10.1145/2209291.2209299", "OA papers": [{"PaperId": "https://openalex.org/W2622348669", "PaperTitle": "A3MAP", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Samsung (South Korea)": 1.0, "The University of Texas at Austin": 1.0}, "Authors": ["Wooyoung Jang", "David Z. Pan"]}]}, {"DBLP title": "Postscheduling buffer management trade-offs in streaming software synthesis.", "DBLP authors": ["Mohammad H. Foroozannejad", "Trevor L. Hodges", "Matin Hashemi", "Soheil Ghiasi"], "year": 2012, "doi": "https://doi.org/10.1145/2209291.2209300", "OA papers": [{"PaperId": "https://openalex.org/W2092710969", "PaperTitle": "Postscheduling buffer management trade-offs in streaming software synthesis", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Davis": 4.0}, "Authors": ["Mohammad H. Foroozannejad", "Trevor L. Hodges", "Matin Hashemi", "Soheil Ghiasi"]}]}, {"DBLP title": "An ILP solution to address code generation for embedded applications on digital signal processors.", "DBLP authors": ["Hassan A. Salamy", "J. Ramanujam"], "year": 2012, "doi": "https://doi.org/10.1145/2209291.2209301", "OA papers": [{"PaperId": "https://openalex.org/W1973164084", "PaperTitle": "An ILP solution to address code generation for embedded applications on digital signal processors", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Texas State University": 1.0, "Louisiana State University": 1.0}, "Authors": ["Hassan Salamy", "J. Ramanujam"]}]}, {"DBLP title": "Divide and conquer high-level synthesis design space exploration.", "DBLP authors": ["Benjamin Carri\u00f3n Sch\u00e4fer", "Kazutoshi Wakabayashi"], "year": 2012, "doi": "https://doi.org/10.1145/2209291.2209302", "OA papers": [{"PaperId": "https://openalex.org/W2112748402", "PaperTitle": "Divide and conquer high-level synthesis design space exploration", "Year": 2012, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"NEC (Japan)": 2.0}, "Authors": ["Benjamin W. Schafer", "Kazutoshi Wakabayashi"]}]}, {"DBLP title": "Formal verification of code motion techniques using data-flow-driven equivalence checking.", "DBLP authors": ["Chandan Karfa", "Chittaranjan A. Mandal", "Dipankar Sarkar"], "year": 2012, "doi": "https://doi.org/10.1145/2209291.2209303", "OA papers": [{"PaperId": "https://openalex.org/W2060763196", "PaperTitle": "Formal verification of code motion techniques using data-flow-driven equivalence checking", "Year": 2012, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Synopsys India pvt ltd,Bangalore,India": 1.0, "Indian Institute of Technology Kharagpur": 2.0}, "Authors": ["Chandan Karfa", "Chittaranjan Mandal", "Dipankar Sarkar"]}]}, {"DBLP title": "Model-driven automation for simulation-based functional verification.", "DBLP authors": ["\u00c9amonn Linehan", "Eamonn O'Toole", "Siobh\u00e1n Clarke"], "year": 2012, "doi": "https://doi.org/10.1145/2209291.2209304", "OA papers": [{"PaperId": "https://openalex.org/W2079417464", "PaperTitle": "Model-driven automation for simulation-based functional verification", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Trinity College Dublin": 3.0}, "Authors": ["Eamonn Linehan", "Eamonn O'Toole", "Siobh\u00e1n Clarke"]}]}, {"DBLP title": "Fast poisson solvers for thermal analysis.", "DBLP authors": ["Haifeng Qian", "Sachin S. Sapatnekar", "Eren Kursun"], "year": 2012, "doi": "https://doi.org/10.1145/2209291.2209305", "OA papers": [{"PaperId": "https://openalex.org/W2620937262", "PaperTitle": "Fast poisson solvers for thermal analysis", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"IBM T. J. Watson Research Center, NY": 2.0, "University of Minnesota": 1.0}, "Authors": ["Haifeng Qian", "Sachin S. Sapatnekar", "Eren Kursun"]}]}, {"DBLP title": "High-performance clock mesh optimization.", "DBLP authors": ["Matthew R. Guthaus", "Xuchu Hu", "Gustavo Wilke", "Guilherme Flach", "Ricardo Reis"], "year": 2012, "doi": "https://doi.org/10.1145/2209291.2209306", "OA papers": [{"PaperId": "https://openalex.org/W1982469801", "PaperTitle": "High-performance clock mesh optimization", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of California, Santa Cruz": 2.0, "Federal University of Rio Grande do Sul": 3.0}, "Authors": ["Matthew R. Guthaus", "Xuchu Hu", "Gustavo Wilke", "Guilherme Flach", "Ricardo Reis"]}]}, {"DBLP title": "Load-balanced clock tree synthesis with adjustable delay buffer insertion for clock skew reduction in multiple dynamic supply voltage designs.", "DBLP authors": ["Kuan-Yu Lin", "Hong-Ting Lin", "Tsung-Yi Ho", "Chia-Chun Tsai"], "year": 2012, "doi": "https://doi.org/10.1145/2209291.2209307", "OA papers": [{"PaperId": "https://openalex.org/W2094278783", "PaperTitle": "Load-balanced clock tree synthesis with adjustable delay buffer insertion for clock skew reduction in multiple dynamic supply voltage designs", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Cheng Kung University": 3.0, "Nanhua University": 1.0}, "Authors": ["Kuan-yu Lin", "Hong-Ting Victor Lin", "Tsung-Yi Ho", "Chia-Chun Tsai"]}]}, {"DBLP title": "A fast heuristic approach for parametric yield enhancement of analog designs.", "DBLP authors": ["Chien-Nan Jimmy Liu", "Yen-Lung Chen", "Chin-Cheng Kuo", "I-Ching Tsai"], "year": 2012, "doi": "https://doi.org/10.1145/2209291.2209308", "OA papers": [{"PaperId": "https://openalex.org/W2155751543", "PaperTitle": "A fast heuristic approach for parametric yield enhancement of analog designs", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Central University": 4.0}, "Authors": ["Chien-Nan Jimmy Liu", "Yen-Lung Chen", "Chin-Cheng Kuo", "I-Ching Tsai"]}]}, {"DBLP title": "MCEmu: A Framework for Software Development and Performance Analysis of Multicore Systems.", "DBLP authors": ["Chia-Heng Tu", "Shih-Hao Hung", "Tung-Chieh Tsai"], "year": 2012, "doi": "https://doi.org/10.1145/2348839.2348840", "OA papers": [{"PaperId": "https://openalex.org/W2002933759", "PaperTitle": "MCEmu", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Chia-Heng Tu", "Shih-Hao Hung", "Tung-Chieh Tsai"]}]}, {"DBLP title": "Formal Verification and Debugging of Precise Interrupts on High Performance Microprocessors.", "DBLP authors": ["Bijan Alizadeh"], "year": 2012, "doi": "https://doi.org/10.1145/2348839.2348841", "OA papers": [{"PaperId": "https://openalex.org/W1968935964", "PaperTitle": "Formal Verification and Debugging of Precise Interrupts on High Performance Microprocessors", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Tehran": 1.0}, "Authors": ["Bijan Alizadeh"]}]}, {"DBLP title": "Synchronizing AMS Assertions with AMS Simulation: From Theory to Practice.", "DBLP authors": ["Subhankar Mukherjee", "Pallab Dasgupta", "Siddhartha Mukhopadhyay", "Scott Little", "John Havlicek", "Srikanth Chandrasekaran"], "year": 2012, "doi": "https://doi.org/10.1145/2348839.2348842", "OA papers": [{"PaperId": "https://openalex.org/W1991079660", "PaperTitle": "Synchronizing AMS Assertions with AMS Simulation", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0, "Freescale semiconductor": 3.0}, "Authors": ["Subhankar Mukherjee", "Pallab Dasgupta", "Siddhartha Mukhopadhyay", "Scott Little", "John Havlicek", "Srikanth Chandrasekaran"]}]}, {"DBLP title": "Resource Sharing of Pipelined Custom Hardware Extension for Energy-Efficient Application-Specific Instruction Set Processor Design.", "DBLP authors": ["Hai Lin", "Yunsi Fei"], "year": 2012, "doi": "https://doi.org/10.1145/2348839.2348843", "OA papers": [{"PaperId": "https://openalex.org/W2117205775", "PaperTitle": "Resource Sharing of Pipelined Custom Hardware Extension for Energy-Efficient Application-Specific Instruction Set Processor Design", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Pan\u00e8ve, LLC": 1.0, "Universidad del Noreste": 1.0}, "Authors": ["Hai Lin", "Yunsi Fei"]}]}, {"DBLP title": "A Hardware/Software Cooperative Custom Register Binding Approach for Register Spill Elimination in Application-Specific Instruction Set Processors.", "DBLP authors": ["Hai Lin", "Tiansi Hu", "Yunsi Fei"], "year": 2012, "doi": "https://doi.org/10.1145/2348839.2348844", "OA papers": [{"PaperId": "https://openalex.org/W2086097521", "PaperTitle": "A Hardware/Software Cooperative Custom Register Binding Approach for Register Spill Elimination in Application-Specific Instruction Set Processors", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Pan\u00e8ve, LLC., MA": 1.0, "Universidad del Noreste": 2.0}, "Authors": ["Hai Lin", "Tiansi Hu", "Yunsi Fei"]}]}, {"DBLP title": "Buffer Optimization and Dispatching Scheme for Embedded Systems with Behavioral Transparency.", "DBLP authors": ["An-Ping Wang", "Jiwon Hahn", "Mahshid Roumi", "Pai H. Chou"], "year": 2012, "doi": "https://doi.org/10.1145/2348839.2348845", "OA papers": [{"PaperId": "https://openalex.org/W1972756936", "PaperTitle": "Buffer Optimization and Dispatching Scheme for Embedded Systems with Behavioral Transparency", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Tsing Hua University": 1.0, "University of California, Irvine": 3.0}, "Authors": ["Anping Wang", "Jiwon Hahn", "Mahshid Roumi", "Pai H. Chou"]}]}, {"DBLP title": "An Algorithm for Jointly Optimizing Quantization and Multiple Constant Multiplication.", "DBLP authors": ["Matthew B. Gately", "Mark B. Yeary", "Choon Yik Tang"], "year": 2012, "doi": "https://doi.org/10.1145/2348839.2348846", "OA papers": [{"PaperId": "https://openalex.org/W2054158513", "PaperTitle": "An Algorithm for Jointly Optimizing Quantization and Multiple Constant Multiplication", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Oklahoma": 3.0}, "Authors": ["Matthew B. Gately", "Mark Yeary", "Choon Yik Tang"]}]}, {"DBLP title": "Synthesis of Adaptable Hybrid Adders for Area Optimization under Timing Constraint.", "DBLP authors": ["YongHwan Kim", "Sanghoon Kwak", "Taewhan Kim"], "year": 2012, "doi": "https://doi.org/10.1145/2348839.2348847", "OA papers": [{"PaperId": "https://openalex.org/W2024263487", "PaperTitle": "Synthesis of Adaptable Hybrid Adders for Area Optimization under Timing Constraint", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Seoul National University": 2.0, "Sogang University": 1.0}, "Authors": ["Yonghwan Kim", "Sanghoon Kwak", "Taewhan Kim"]}]}, {"DBLP title": "The Synthesis of Cyclic Dependencies with Boolean Satisfiability.", "DBLP authors": ["John D. Backes", "Marc D. Riedel"], "year": 2012, "doi": "https://doi.org/10.1145/2348839.2348848", "OA papers": [{"PaperId": "https://openalex.org/W2092333098", "PaperTitle": "The Synthesis of Cyclic Dependencies with Boolean Satisfiability", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Minnesota System": 2.0}, "Authors": ["John Backes", "Marc D. Riedel"]}]}, {"DBLP title": "Static NBTI Reduction Using Internal Node Control.", "DBLP authors": ["David R. Bild", "Robert P. Dick", "Gregory E. Bok"], "year": 2012, "doi": "https://doi.org/10.1145/2348839.2348849", "OA papers": [{"PaperId": "https://openalex.org/W2000301874", "PaperTitle": "Static NBTI Reduction Using Internal Node Control", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0, "Nico Technologies (United States)": 1.0}, "Authors": ["David R. Bild", "Robert P. Dick", "Gregory E. Bok"]}]}, {"DBLP title": "Conditional Diagnosability of k-Ary n-Cubes under the PMC Model.", "DBLP authors": ["Nai-Wen Chang", "Tzu-Yin Lin", "Sun-Yuan Hsieh"], "year": 2012, "doi": "https://doi.org/10.1145/2348839.2348850", "OA papers": [{"PaperId": "https://openalex.org/W2007866826", "PaperTitle": "Conditional Diagnosability of k-Ary n-Cubes under the PMC Model", "Year": 2012, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"National Cheng Kung University": 3.0}, "Authors": ["Nai-Wen Chang", "Tzu-yin Lin", "Sun-Yuan Hsieh"]}]}, {"DBLP title": "Symbolic-Event-Propagation-Based Minimal Test Set Generation for Robust Path Delay Faults.", "DBLP authors": ["Arijit Mondal", "P. P. Chakrabarti", "Pallab Dasgupta"], "year": 2012, "doi": "https://doi.org/10.1145/2348839.2348851", "OA papers": [{"PaperId": "https://openalex.org/W2150401976", "PaperTitle": "Symbolic-Event-Propagation-Based Minimal Test Set Generation for Robust Path Delay Faults", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0}, "Authors": ["Arijit Mondal", "Partha Chakrabarti", "Pallab Dasgupta"]}]}, {"DBLP title": "Launch-on-Shift Test Generation for Testing Scan Designs Containing Synchronous and Asynchronous Clock Domains.", "DBLP authors": ["Shianling Wu", "Laung-Terng Wang", "Xiaoqing Wen", "Wen-Ben Jone", "Michael S. Hsiao", "Fangfang Li", "James Chien-Mo Li", "Jiun-Lang Huang"], "year": 2012, "doi": "https://doi.org/10.1145/2348839.2348852", "OA papers": [{"PaperId": "https://openalex.org/W2099984546", "PaperTitle": "Launch-on-Shift Test Generation for Testing Scan Designs Containing Synchronous and Asynchronous Clock Domains", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Kyushu Institute of Technology": 2.0, "Syntek Technologies (United States)": 2.0, "University of Cincinnati": 1.0, "Virginia Tech": 1.0, "National Taiwan University": 2.0}, "Authors": ["Shianling Wu", "Laung-Terng Wang", "Xiaoqing Wen", "Wen-Ben Jone", "Michael Hsiao", "Fang-Fang Li", "James T. Li", "Jiun-Lang Huang"]}]}, {"DBLP title": "Migration-Resistant Policies for Probe-Wear Leveling in MEMS Storage Devices.", "DBLP authors": ["Mohammed G. Khatib"], "year": 2012, "doi": "https://doi.org/10.1145/2348839.2348853", "OA papers": [{"PaperId": "https://openalex.org/W2071871407", "PaperTitle": "Migration-Resistant Policies for Probe-Wear Leveling in MEMS Storage Devices", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"NEC Laboratories America, Inc.": 1.0}, "Authors": ["Mohammed G. Khatib"]}]}, {"DBLP title": "ECR: A Powerful and Low-Complexity Error Cancellation Rewiring Scheme.", "DBLP authors": ["Tak-Kei Lam", "Wai-Chung Tang", "Xiaoqing Yang", "Yu-Liang Wu"], "year": 2012, "doi": "https://doi.org/10.1145/2348839.2348854", "OA papers": [{"PaperId": "https://openalex.org/W2020871752", "PaperTitle": "ECR", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Chinese University of Hong Kong": 4.0}, "Authors": ["Tak-Kei Lam", "Wai-Chung Tang", "Xiao-Qing Yang", "Yu-Liang Wu"]}]}, {"DBLP title": "Fast Statistical Full-Chip Leakage Analysis for Nanometer VLSI Systems.", "DBLP authors": ["Ruijing Shen", "Sheldon X.-D. Tan", "Hai Wang", "Jinjun Xiong"], "year": 2012, "doi": "https://doi.org/10.1145/2348839.2348855", "OA papers": [{"PaperId": "https://openalex.org/W2083347118", "PaperTitle": "Fast Statistical Full-Chip Leakage Analysis for Nanometer VLSI Systems", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, Riverside": 3.0, "IBM Research - Thomas J. Watson Research Center": 1.0}, "Authors": ["Ruijing Shen", "Sheldon X.-D. Tan", "Hai Wang", "Jinjun Xiong"]}]}]