cell { name: "level_inst/led_o[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "level_inst/raw_buffer[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "level_inst/i2c_command_byte[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "level_inst/i2c_write~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "level_inst/led_o[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "level_inst/led_o[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "level_inst/led_o[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "level_inst/led_o[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "level_inst/led_o[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "level_inst/led_o[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "level_inst/led_o[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "level_inst/led_o[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "level_inst/raw_buffer[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "level_inst/raw_buffer[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "level_inst/raw_buffer[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "level_inst/raw_buffer[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "level_inst/raw_buffer[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "level_inst/raw_buffer[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "level_inst/raw_buffer[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "level_inst/i2c_command_byte[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "level_inst/i2c_command_byte[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "level_inst/i2c_read~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "level_inst/error_led_o~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "level_inst/state[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "level_inst/state[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "level_inst/state[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "level_inst/state[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data3~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_o~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/write_p~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStartS0~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data4~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_o~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStop~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS0~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int_p1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int_p1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/mbcr_write0[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_0~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutMaster~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_next_p1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_wr_data0[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/master~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/xfer_complete1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/xfer_complete2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_0~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_rd_data0[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStopS0~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/read_p~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data4~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/data_cnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data3~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data0~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutSlave~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/wait_uc~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detect_start_pulse~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/uc_wr_data_p1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/arb_lost~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBSR[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/rep_start~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_busy~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbbS0~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_arb_lost~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_rxak~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/msta~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/mbcr_write0[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_wr_data0[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_rd_data0[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_slave_addr0[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "clk" type: "io" mode: "inpad" fixed {x: 78 y: 85 k: 1} }
cell { name: "reset_i" type: "io" mode: "inpad" fixed {x: 78 y: 145 k: 1} }
cell { name: "sda_oe" type: "io" mode: "outpad" fixed {x: 78 y: 26 k: 0} }
cell { name: "sda_o" type: "io" mode: "outpad" fixed {x: 78 y: 25 k: 0} }
cell { name: "sda_i" type: "io" mode: "inpad" fixed {x: 78 y: 25 k: 1} }
cell { name: "scl_oe" type: "io" mode: "outpad" fixed {x: 78 y: 23 k: 0} }
cell { name: "scl_o" type: "io" mode: "outpad" fixed {x: 78 y: 22 k: 0} }
cell { name: "scl_i" type: "io" mode: "inpad" fixed {x: 78 y: 22 k: 1} }
cell { name: "error_led_o" type: "io" mode: "outpad" fixed {x: 0 y: 105 k: 0} }
cell { name: "led_o[8]" type: "io" mode: "outpad" fixed {x: 78 y: 92 k: 0} }
cell { name: "led_o[7]" type: "io" mode: "outpad" fixed {x: 78 y: 97 k: 0} }
cell { name: "led_o[6]" type: "io" mode: "outpad" fixed {x: 78 y: 102 k: 0} }
cell { name: "led_o[5]" type: "io" mode: "outpad" fixed {x: 78 y: 107 k: 0} }
cell { name: "led_o[4]" type: "io" mode: "outpad" fixed {x: 78 y: 112 k: 0} }
cell { name: "led_o[3]" type: "io" mode: "outpad" fixed {x: 78 y: 125 k: 0} }
cell { name: "led_o[2]" type: "io" mode: "outpad" fixed {x: 78 y: 130 k: 0} }
cell { name: "led_o[1]" type: "io" mode: "outpad" fixed {x: 78 y: 142 k: 0} }
cell { name: "led_o[0]" type: "io" mode: "outpad" fixed {x: 78 y: 155 k: 0} }
cell { name: "LUT__643" type: "efl" mode: "logic" }
cell { name: "LUT__644" type: "efl" mode: "logic" }
cell { name: "LUT__645" type: "efl" mode: "logic" }
cell { name: "LUT__646" type: "efl" mode: "logic" }
cell { name: "LUT__647" type: "efl" mode: "logic" }
cell { name: "LUT__648" type: "efl" mode: "logic" }
cell { name: "LUT__649" type: "efl" mode: "logic" }
cell { name: "LUT__650" type: "efl" mode: "logic" }
cell { name: "LUT__651" type: "efl" mode: "logic" }
cell { name: "LUT__652" type: "efl" mode: "logic" }
cell { name: "LUT__654" type: "efl" mode: "logic" }
cell { name: "LUT__656" type: "efl" mode: "logic" }
cell { name: "LUT__660" type: "efl" mode: "logic" }
cell { name: "LUT__661" type: "efl" mode: "logic" }
cell { name: "LUT__662" type: "efl" mode: "logic" }
cell { name: "LUT__663" type: "efl" mode: "logic" }
cell { name: "LUT__669" type: "efl" mode: "logic" }
cell { name: "LUT__670" type: "efl" mode: "logic" }
cell { name: "LUT__671" type: "efl" mode: "logic" }
cell { name: "LUT__672" type: "efl" mode: "logic" }
cell { name: "LUT__673" type: "efl" mode: "logic" }
cell { name: "LUT__674" type: "efl" mode: "logic" }
cell { name: "LUT__675" type: "efl" mode: "logic" }
cell { name: "LUT__678" type: "efl" mode: "logic" }
cell { name: "LUT__679" type: "efl" mode: "logic" }
cell { name: "LUT__681" type: "efl" mode: "logic" }
cell { name: "LUT__682" type: "efl" mode: "logic" }
cell { name: "LUT__683" type: "efl" mode: "logic" }
cell { name: "LUT__684" type: "efl" mode: "logic" }
cell { name: "LUT__685" type: "efl" mode: "logic" }
cell { name: "LUT__686" type: "efl" mode: "logic" }
cell { name: "LUT__687" type: "efl" mode: "logic" }
cell { name: "LUT__688" type: "efl" mode: "logic" }
cell { name: "LUT__689" type: "efl" mode: "logic" }
cell { name: "LUT__690" type: "efl" mode: "logic" }
cell { name: "LUT__691" type: "efl" mode: "logic" }
cell { name: "LUT__692" type: "efl" mode: "logic" }
cell { name: "LUT__693" type: "efl" mode: "logic" }
cell { name: "LUT__694" type: "efl" mode: "logic" }
cell { name: "LUT__695" type: "efl" mode: "logic" }
cell { name: "LUT__697" type: "efl" mode: "logic" }
cell { name: "LUT__698" type: "efl" mode: "logic" }
cell { name: "LUT__699" type: "efl" mode: "logic" }
cell { name: "LUT__700" type: "efl" mode: "logic" }
cell { name: "LUT__703" type: "efl" mode: "logic" }
cell { name: "LUT__704" type: "efl" mode: "logic" }
cell { name: "LUT__706" type: "efl" mode: "logic" }
cell { name: "LUT__707" type: "efl" mode: "logic" }
cell { name: "LUT__708" type: "efl" mode: "logic" }
cell { name: "LUT__709" type: "efl" mode: "logic" }
cell { name: "LUT__710" type: "efl" mode: "logic" }
cell { name: "LUT__711" type: "efl" mode: "logic" }
cell { name: "LUT__712" type: "efl" mode: "logic" }
cell { name: "LUT__713" type: "efl" mode: "logic" }
cell { name: "LUT__714" type: "efl" mode: "logic" }
cell { name: "LUT__715" type: "efl" mode: "logic" }
cell { name: "LUT__716" type: "efl" mode: "logic" }
cell { name: "LUT__717" type: "efl" mode: "logic" }
cell { name: "LUT__718" type: "efl" mode: "logic" }
cell { name: "LUT__719" type: "efl" mode: "logic" }
cell { name: "LUT__721" type: "efl" mode: "logic" }
cell { name: "LUT__723" type: "efl" mode: "logic" }
cell { name: "LUT__724" type: "efl" mode: "logic" }
cell { name: "LUT__725" type: "efl" mode: "logic" }
cell { name: "LUT__726" type: "efl" mode: "logic" }
cell { name: "LUT__727" type: "efl" mode: "logic" }
cell { name: "LUT__728" type: "efl" mode: "logic" }
cell { name: "LUT__732" type: "efl" mode: "logic" }
cell { name: "LUT__733" type: "efl" mode: "logic" }
cell { name: "LUT__734" type: "efl" mode: "logic" }
cell { name: "LUT__735" type: "efl" mode: "logic" }
cell { name: "LUT__736" type: "efl" mode: "logic" }
cell { name: "LUT__737" type: "efl" mode: "logic" }
cell { name: "LUT__738" type: "efl" mode: "logic" }
cell { name: "LUT__739" type: "efl" mode: "logic" }
cell { name: "LUT__740" type: "efl" mode: "logic" }
cell { name: "LUT__741" type: "efl" mode: "logic" }
cell { name: "LUT__742" type: "efl" mode: "logic" }
cell { name: "LUT__743" type: "efl" mode: "logic" }
cell { name: "LUT__744" type: "efl" mode: "logic" }
cell { name: "LUT__745" type: "efl" mode: "logic" }
cell { name: "LUT__746" type: "efl" mode: "logic" }
cell { name: "LUT__747" type: "efl" mode: "logic" }
cell { name: "LUT__748" type: "efl" mode: "logic" }
cell { name: "LUT__749" type: "efl" mode: "logic" }
cell { name: "LUT__750" type: "efl" mode: "logic" }
cell { name: "LUT__751" type: "efl" mode: "logic" }
cell { name: "LUT__752" type: "efl" mode: "logic" }
cell { name: "LUT__754" type: "efl" mode: "logic" }
cell { name: "LUT__755" type: "efl" mode: "logic" }
cell { name: "LUT__756" type: "efl" mode: "logic" }
cell { name: "LUT__757" type: "efl" mode: "logic" }
cell { name: "LUT__758" type: "efl" mode: "logic" }
cell { name: "LUT__759" type: "efl" mode: "logic" }
cell { name: "LUT__760" type: "efl" mode: "logic" }
cell { name: "LUT__761" type: "efl" mode: "logic" }
cell { name: "LUT__762" type: "efl" mode: "logic" }
cell { name: "LUT__763" type: "efl" mode: "logic" }
cell { name: "LUT__766" type: "efl" mode: "logic" }
cell { name: "LUT__767" type: "efl" mode: "logic" }
cell { name: "LUT__769" type: "efl" mode: "logic" }
cell { name: "LUT__770" type: "efl" mode: "logic" }
cell { name: "LUT__771" type: "efl" mode: "logic" }
cell { name: "LUT__772" type: "efl" mode: "logic" }
cell { name: "LUT__773" type: "efl" mode: "logic" }
cell { name: "LUT__774" type: "efl" mode: "logic" }
cell { name: "LUT__775" type: "efl" mode: "logic" }
cell { name: "LUT__776" type: "efl" mode: "logic" }
cell { name: "LUT__777" type: "efl" mode: "logic" }
cell { name: "LUT__778" type: "efl" mode: "logic" }
cell { name: "LUT__779" type: "efl" mode: "logic" }
cell { name: "LUT__780" type: "efl" mode: "logic" }
cell { name: "LUT__781" type: "efl" mode: "logic" }
cell { name: "LUT__782" type: "efl" mode: "logic" }
cell { name: "LUT__783" type: "efl" mode: "logic" }
cell { name: "LUT__784" type: "efl" mode: "logic" }
cell { name: "LUT__785" type: "efl" mode: "logic" }
cell { name: "LUT__786" type: "efl" mode: "logic" }
cell { name: "LUT__787" type: "efl" mode: "logic" }
cell { name: "LUT__788" type: "efl" mode: "logic" }
cell { name: "LUT__789" type: "efl" mode: "logic" }
cell { name: "LUT__790" type: "efl" mode: "logic" }
cell { name: "LUT__791" type: "efl" mode: "logic" }
cell { name: "LUT__792" type: "efl" mode: "logic" }
cell { name: "LUT__794" type: "efl" mode: "logic" }
cell { name: "LUT__795" type: "efl" mode: "logic" }
cell { name: "LUT__796" type: "efl" mode: "logic" }
cell { name: "LUT__797" type: "efl" mode: "logic" }
cell { name: "LUT__798" type: "efl" mode: "logic" }
cell { name: "LUT__799" type: "efl" mode: "logic" }
cell { name: "LUT__801" type: "efl" mode: "logic" }
cell { name: "LUT__803" type: "efl" mode: "logic" }
cell { name: "LUT__804" type: "efl" mode: "logic" }
cell { name: "LUT__805" type: "efl" mode: "logic" }
cell { name: "LUT__807" type: "efl" mode: "logic" }
cell { name: "LUT__808" type: "efl" mode: "logic" }
cell { name: "LUT__809" type: "efl" mode: "logic" }
cell { name: "LUT__810" type: "efl" mode: "logic" }
cell { name: "LUT__811" type: "efl" mode: "logic" }
cell { name: "LUT__813" type: "efl" mode: "logic" }
cell { name: "LUT__814" type: "efl" mode: "logic" }
cell { name: "LUT__815" type: "efl" mode: "logic" }
cell { name: "LUT__819" type: "efl" mode: "logic" }
cell { name: "LUT__821" type: "efl" mode: "logic" }
cell { name: "LUT__822" type: "efl" mode: "logic" }
cell { name: "LUT__824" type: "efl" mode: "logic" }
cell { name: "LUT__827" type: "efl" mode: "logic" }
cell { name: "LUT__828" type: "efl" mode: "logic" }
cell { name: "LUT__829" type: "efl" mode: "logic" }
cell { name: "LUT__830" type: "efl" mode: "logic" }
cell { name: "LUT__831" type: "efl" mode: "logic" }
cell { name: "LUT__832" type: "efl" mode: "logic" }
cell { name: "LUT__833" type: "efl" mode: "logic" }
cell { name: "LUT__834" type: "efl" mode: "logic" }
cell { name: "LUT__835" type: "efl" mode: "logic" }
cell { name: "LUT__836" type: "efl" mode: "logic" }
cell { name: "LUT__838" type: "efl" mode: "logic" }
cell { name: "LUT__839" type: "efl" mode: "logic" }
cell { name: "LUT__841" type: "efl" mode: "logic" }
cell { name: "LUT__845" type: "efl" mode: "logic" }
cell { name: "LUT__846" type: "efl" mode: "logic" }
cell { name: "LUT__852" type: "efl" mode: "logic" }
cell { name: "LUT__853" type: "efl" mode: "logic" }
cell { name: "LUT__854" type: "efl" mode: "logic" }
cell { name: "LUT__855" type: "efl" mode: "logic" }
cell { name: "LUT__856" type: "efl" mode: "logic" }
cell { name: "LUT__857" type: "efl" mode: "logic" }
cell { name: "LUT__858" type: "efl" mode: "logic" }
cell { name: "LUT__859" type: "efl" mode: "logic" }
cell { name: "LUT__860" type: "efl" mode: "logic" }
cell { name: "LUT__861" type: "efl" mode: "logic" }
cell { name: "LUT__862" type: "efl" mode: "logic" }
cell { name: "LUT__863" type: "efl" mode: "logic" }
cell { name: "LUT__867" type: "efl" mode: "logic" }
cell { name: "LUT__869" type: "efl" mode: "logic" }
cell { name: "LUT__870" type: "efl" mode: "logic" }
cell { name: "LUT__872" type: "efl" mode: "logic" }
cell { name: "LUT__873" type: "efl" mode: "logic" }
cell { name: "LUT__874" type: "efl" mode: "logic" }
cell { name: "LUT__879" type: "efl" mode: "logic" }
cell { name: "LUT__881" type: "efl" mode: "logic" }
cell { name: "LUT__882" type: "efl" mode: "logic" }
cell { name: "LUT__885" type: "efl" mode: "logic" }
cell { name: "LUT__890" type: "efl" mode: "logic" }
cell { name: "LUT__891" type: "efl" mode: "logic" }
cell { name: "LUT__892" type: "efl" mode: "logic" }
cell { name: "LUT__893" type: "efl" mode: "logic" }
cell { name: "LUT__894" type: "efl" mode: "logic" }
cell { name: "LUT__895" type: "efl" mode: "logic" }
cell { name: "LUT__896" type: "efl" mode: "logic" }
cell { name: "LUT__897" type: "efl" mode: "logic" }
cell { name: "LUT__898" type: "efl" mode: "logic" }
cell { name: "LUT__900" type: "efl" mode: "logic" }
cell { name: "LUT__902" type: "efl" mode: "logic" }
cell { name: "LUT__909" type: "efl" mode: "logic" }
cell { name: "LUT__912" type: "efl" mode: "logic" }
cell { name: "LUT__916" type: "efl" mode: "logic" }
cell { name: "LUT__917" type: "efl" mode: "logic" }
cell { name: "LUT__918" type: "efl" mode: "logic" }
cell { name: "LUT__919" type: "efl" mode: "logic" }
cell { name: "LUT__920" type: "efl" mode: "logic" }
cell { name: "LUT__922" type: "efl" mode: "logic" }
cell { name: "LUT__923" type: "efl" mode: "logic" }
cell { name: "LUT__925" type: "efl" mode: "logic" }
cell { name: "LUT__926" type: "efl" mode: "logic" }
cell { name: "LUT__927" type: "efl" mode: "logic" }
cell { name: "LUT__928" type: "efl" mode: "logic" }
cell { name: "LUT__929" type: "efl" mode: "logic" }
cell { name: "LUT__930" type: "efl" mode: "logic" }
cell { name: "LUT__932" type: "efl" mode: "logic" }
cell { name: "LUT__934" type: "efl" mode: "logic" }
cell { name: "LUT__935" type: "efl" mode: "logic" }
cell { name: "LUT__938" type: "efl" mode: "logic" }
cell { name: "LUT__940" type: "efl" mode: "logic" }
cell { name: "LUT__941" type: "efl" mode: "logic" }
cell { name: "LUT__942" type: "efl" mode: "logic" }
cell { name: "LUT__951" type: "efl" mode: "logic" }
cell { name: "LUT__953" type: "efl" mode: "logic" }
cell { name: "LUT__955" type: "efl" mode: "logic" }
cell { name: "LUT__957" type: "efl" mode: "logic" }
cell { name: "LUT__958" type: "efl" mode: "logic" }
cell { name: "LUT__959" type: "efl" mode: "logic" }
cell { name: "LUT__967" type: "efl" mode: "logic" }
cell { name: "LUT__968" type: "efl" mode: "logic" }
cell { name: "LUT__969" type: "efl" mode: "logic" }
cell { name: "LUT__970" type: "efl" mode: "logic" }
cell { name: "LUT__971" type: "efl" mode: "logic" }
cell { name: "LUT__972" type: "efl" mode: "logic" }
cell { name: "LUT__974" type: "efl" mode: "logic" }
cell { name: "LUT__977" type: "efl" mode: "logic" }
cell { name: "LUT__978" type: "efl" mode: "logic" }
cell { name: "LUT__983" type: "efl" mode: "logic" }
cell { name: "LUT__986" type: "efl" mode: "logic" }
cell { name: "LUT__989" type: "efl" mode: "logic" }
cell { name: "LUT__994" type: "efl" mode: "logic" }
cell { name: "LUT__995" type: "efl" mode: "logic" }
cell { name: "LUT__1085" type: "efl" mode: "logic" }
cell { name: "LUT__641" type: "efl" mode: "logic" }
cell { name: "LUT__1086" type: "efl" mode: "logic" }
cell { name: "CLKBUF__0" type: "gbuf_block" mode: "gbuf_block" fixed {x: 77 y: 85 k: 0} }
cell { name: "LUT__1088" type: "efl" mode: "logic" }
cell { name: "LUT__1089" type: "efl" mode: "logic" }
cell { name: "LUT__1090" type: "efl" mode: "logic" }
cell { name: "LUT__1091" type: "efl" mode: "logic" }
net {
	name: "level_inst/raw_buffer[2]"
	terminal	{ cell: "level_inst/raw_buffer[2]~FF" port: "O_seq" }
	terminal	{ cell: "level_inst/led_o[0]~FF" port: "I[0]" }
	terminal	{ cell: "level_inst/led_o[1]~FF" port: "I[2]" }
	terminal	{ cell: "level_inst/led_o[2]~FF" port: "I[2]" }
	terminal	{ cell: "level_inst/led_o[3]~FF" port: "I[2]" }
	terminal	{ cell: "level_inst/led_o[5]~FF" port: "I[2]" }
	terminal	{ cell: "level_inst/led_o[6]~FF" port: "I[2]" }
	terminal	{ cell: "level_inst/led_o[7]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__660" port: "I[2]" }
	terminal	{ cell: "LUT__661" port: "I[1]" }
 }
net {
	name: "level_inst/raw_buffer[1]"
	terminal	{ cell: "level_inst/raw_buffer[1]~FF" port: "O_seq" }
	terminal	{ cell: "level_inst/led_o[0]~FF" port: "I[1]" }
	terminal	{ cell: "level_inst/led_o[1]~FF" port: "I[0]" }
	terminal	{ cell: "level_inst/led_o[2]~FF" port: "I[1]" }
	terminal	{ cell: "level_inst/led_o[3]~FF" port: "I[0]" }
	terminal	{ cell: "level_inst/led_o[5]~FF" port: "I[0]" }
	terminal	{ cell: "level_inst/led_o[6]~FF" port: "I[1]" }
	terminal	{ cell: "level_inst/led_o[7]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__660" port: "I[1]" }
	terminal	{ cell: "LUT__661" port: "I[0]" }
 }
net {
	name: "n444"
	terminal	{ cell: "LUT__641" port: "O" }
	terminal	{ cell: "level_inst/led_o[0]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__656" port: "I[1]" }
 }
net {
	name: "level_inst/raw_buffer[7]"
	terminal	{ cell: "level_inst/raw_buffer[7]~FF" port: "O_seq" }
	terminal	{ cell: "level_inst/led_o[0]~FF" port: "I[3]" }
	terminal	{ cell: "level_inst/led_o[8]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__656" port: "I[0]" }
	terminal	{ cell: "LUT__663" port: "I[0]" }
 }
net {
	name: "n216"
	terminal	{ cell: "LUT__645" port: "O" }
	terminal	{ cell: "level_inst/led_o[0]~FF" port: "CE" }
	terminal	{ cell: "level_inst/led_o[1]~FF" port: "CE" }
	terminal	{ cell: "level_inst/led_o[2]~FF" port: "CE" }
	terminal	{ cell: "level_inst/led_o[3]~FF" port: "CE" }
	terminal	{ cell: "level_inst/led_o[4]~FF" port: "CE" }
	terminal	{ cell: "level_inst/led_o[5]~FF" port: "CE" }
	terminal	{ cell: "level_inst/led_o[6]~FF" port: "CE" }
	terminal	{ cell: "level_inst/led_o[7]~FF" port: "CE" }
	terminal	{ cell: "level_inst/led_o[8]~FF" port: "CE" }
 }
net {
	name: "reset_i"
	terminal	{ cell: "reset_i" port: "inpad" }
	terminal	{ cell: "level_inst/led_o[0]~FF" port: "RE" }
	terminal	{ cell: "level_inst/raw_buffer[0]~FF" port: "RE" }
	terminal	{ cell: "level_inst/i2c_command_byte[0]~FF" port: "RE" }
	terminal	{ cell: "level_inst/i2c_write~FF" port: "RE" }
	terminal	{ cell: "level_inst/led_o[1]~FF" port: "RE" }
	terminal	{ cell: "level_inst/led_o[2]~FF" port: "RE" }
	terminal	{ cell: "level_inst/led_o[3]~FF" port: "RE" }
	terminal	{ cell: "level_inst/led_o[4]~FF" port: "RE" }
	terminal	{ cell: "level_inst/led_o[5]~FF" port: "RE" }
	terminal	{ cell: "level_inst/led_o[6]~FF" port: "RE" }
	terminal	{ cell: "level_inst/led_o[7]~FF" port: "RE" }
	terminal	{ cell: "level_inst/led_o[8]~FF" port: "RE" }
	terminal	{ cell: "level_inst/raw_buffer[1]~FF" port: "RE" }
	terminal	{ cell: "level_inst/raw_buffer[2]~FF" port: "RE" }
	terminal	{ cell: "level_inst/raw_buffer[3]~FF" port: "RE" }
	terminal	{ cell: "level_inst/raw_buffer[4]~FF" port: "RE" }
	terminal	{ cell: "level_inst/raw_buffer[5]~FF" port: "RE" }
	terminal	{ cell: "level_inst/raw_buffer[6]~FF" port: "RE" }
	terminal	{ cell: "level_inst/raw_buffer[7]~FF" port: "RE" }
	terminal	{ cell: "level_inst/i2c_command_byte[1]~FF" port: "RE" }
	terminal	{ cell: "level_inst/i2c_command_byte[2]~FF" port: "RE" }
	terminal	{ cell: "level_inst/i2c_read~FF" port: "RE" }
	terminal	{ cell: "level_inst/error_led_o~FF" port: "RE" }
	terminal	{ cell: "level_inst/state[3]~FF" port: "RE" }
	terminal	{ cell: "level_inst/state[4]~FF" port: "RE" }
	terminal	{ cell: "level_inst/state[5]~FF" port: "RE" }
	terminal	{ cell: "level_inst/state[6]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[0]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data3~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data2~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/write_p~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data4~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_wr_data0[0]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data1~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/xfer_complete1~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/xfer_complete2~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_rd_data0[0]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[0]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/read_p~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data4~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/data_cnt[0]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data3~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data2~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data1~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[0]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[0]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[0]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[1]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[2]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[3]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[1]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[2]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[3]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[4]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[6]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[7]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_wr_data0[1]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_rd_data0[1]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[1]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[2]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[3]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[4]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[5]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[6]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[7]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[1]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[2]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[3]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[4]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[5]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[6]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[7]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_slave_addr0[4]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[1]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[2]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[3]~FF" port: "RE" }
	terminal	{ cell: "LUT__723" port: "I[0]" }
	terminal	{ cell: "LUT__822" port: "I[2]" }
	terminal	{ cell: "LUT__824" port: "I[2]" }
	terminal	{ cell: "LUT__829" port: "I[3]" }
	terminal	{ cell: "LUT__832" port: "I[2]" }
	terminal	{ cell: "LUT__893" port: "I[0]" }
 }
net {
	name: "led_o[0]"
	terminal	{ cell: "level_inst/led_o[0]~FF" port: "O_seq" }
	terminal	{ cell: "led_o[0]" port: "outpad" }
 }
net {
	name: "clk~O"
	type: GLOBAL_CLOCK
	gbuf_driven: true
	terminal	{ cell: "CLKBUF__0" port: "clkout" }
	terminal	{ cell: "level_inst/led_o[0]~FF" port: "clk" }
	terminal	{ cell: "level_inst/raw_buffer[0]~FF" port: "clk" }
	terminal	{ cell: "level_inst/i2c_command_byte[0]~FF" port: "clk" }
	terminal	{ cell: "level_inst/i2c_write~FF" port: "clk" }
	terminal	{ cell: "level_inst/led_o[1]~FF" port: "clk" }
	terminal	{ cell: "level_inst/led_o[2]~FF" port: "clk" }
	terminal	{ cell: "level_inst/led_o[3]~FF" port: "clk" }
	terminal	{ cell: "level_inst/led_o[4]~FF" port: "clk" }
	terminal	{ cell: "level_inst/led_o[5]~FF" port: "clk" }
	terminal	{ cell: "level_inst/led_o[6]~FF" port: "clk" }
	terminal	{ cell: "level_inst/led_o[7]~FF" port: "clk" }
	terminal	{ cell: "level_inst/led_o[8]~FF" port: "clk" }
	terminal	{ cell: "level_inst/raw_buffer[1]~FF" port: "clk" }
	terminal	{ cell: "level_inst/raw_buffer[2]~FF" port: "clk" }
	terminal	{ cell: "level_inst/raw_buffer[3]~FF" port: "clk" }
	terminal	{ cell: "level_inst/raw_buffer[4]~FF" port: "clk" }
	terminal	{ cell: "level_inst/raw_buffer[5]~FF" port: "clk" }
	terminal	{ cell: "level_inst/raw_buffer[6]~FF" port: "clk" }
	terminal	{ cell: "level_inst/raw_buffer[7]~FF" port: "clk" }
	terminal	{ cell: "level_inst/i2c_command_byte[1]~FF" port: "clk" }
	terminal	{ cell: "level_inst/i2c_command_byte[2]~FF" port: "clk" }
	terminal	{ cell: "level_inst/i2c_read~FF" port: "clk" }
	terminal	{ cell: "level_inst/error_led_o~FF" port: "clk" }
	terminal	{ cell: "level_inst/state[3]~FF" port: "clk" }
	terminal	{ cell: "level_inst/state[4]~FF" port: "clk" }
	terminal	{ cell: "level_inst/state[5]~FF" port: "clk" }
	terminal	{ cell: "level_inst/state[6]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[0]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[0]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data3~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_o~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data2~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/write_p~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStartS0~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data4~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_o~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart1~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[0]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStop~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS1~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS0~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int_p1~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int_p1~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[0]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/mbcr_write0[0]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[0]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[5]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_1~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_0~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutMaster~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_next_p1~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[0]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[4]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_1~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_wr_data0[0]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[3]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data1~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/master~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/xfer_complete1~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/xfer_complete2~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_0~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_rd_data0[0]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[0]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStopS0~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/read_p~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data4~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/data_cnt[0]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data3~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data2~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data1~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[0]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data0~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[0]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[1]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[10]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutSlave~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[9]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[0]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[8]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/wait_uc~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[7]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[6]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[5]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[4]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[0]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[3]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[2]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detect_start_pulse~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[1]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[0]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/uc_wr_data_p1~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[2]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[1]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[1]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[0]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[0]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[1]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/arb_lost~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[2]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[7]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBSR[7]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[6]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr1~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr2~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/rep_start~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_busy~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbbS0~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_arb_lost~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_rxak~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[0]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/msta~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[1]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[2]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[3]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[1]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[2]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[3]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[4]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[5]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[6]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[7]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[8]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[9]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[10]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[1]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[2]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[3]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[4]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[5]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[6]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[7]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[0]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[1]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[2]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[3]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[1]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[2]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[3]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[4]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[5]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[6]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[7]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[3]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[4]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[5]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[6]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[7]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[1]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[2]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[3]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[4]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[5]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[6]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[7]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[1]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[2]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[3]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[1]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[2]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[3]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[4]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[6]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[7]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[2]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[3]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[4]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[5]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[6]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/mbcr_write0[1]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_wr_data0[1]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_rd_data0[1]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[1]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[2]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[3]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[4]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[5]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[6]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[7]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[1]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[2]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[3]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[4]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[5]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[6]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[7]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_slave_addr0[4]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[1]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[2]~FF" port: "clk" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[3]~FF" port: "clk" }
 }
net {
	name: "i2c_data_out[0]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[0]~FF" port: "O_seq" }
	terminal	{ cell: "level_inst/raw_buffer[0]~FF" port: "I[1]" }
 }
net {
	name: "n219"
	terminal	{ cell: "LUT__648" port: "O" }
	terminal	{ cell: "level_inst/raw_buffer[0]~FF" port: "CE" }
	terminal	{ cell: "level_inst/raw_buffer[1]~FF" port: "CE" }
	terminal	{ cell: "level_inst/raw_buffer[2]~FF" port: "CE" }
	terminal	{ cell: "level_inst/raw_buffer[3]~FF" port: "CE" }
	terminal	{ cell: "level_inst/raw_buffer[4]~FF" port: "CE" }
	terminal	{ cell: "level_inst/raw_buffer[5]~FF" port: "CE" }
	terminal	{ cell: "level_inst/raw_buffer[6]~FF" port: "CE" }
	terminal	{ cell: "level_inst/raw_buffer[7]~FF" port: "CE" }
 }
net {
	name: "level_inst/raw_buffer[0]"
	terminal	{ cell: "level_inst/raw_buffer[0]~FF" port: "O_seq" }
	terminal	{ cell: "level_inst/led_o[1]~FF" port: "I[1]" }
	terminal	{ cell: "level_inst/led_o[2]~FF" port: "I[0]" }
	terminal	{ cell: "level_inst/led_o[3]~FF" port: "I[1]" }
	terminal	{ cell: "level_inst/led_o[5]~FF" port: "I[1]" }
	terminal	{ cell: "level_inst/led_o[6]~FF" port: "I[0]" }
	terminal	{ cell: "level_inst/led_o[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__660" port: "I[0]" }
 }
net {
	name: "i2c_busy"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_busy~FF" port: "O_seq" }
	terminal	{ cell: "level_inst/i2c_command_byte[0]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/master~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbbS0~FF" port: "I[1]" }
	terminal	{ cell: "LUT__674" port: "I[0]" }
	terminal	{ cell: "LUT__675" port: "I[0]" }
	terminal	{ cell: "LUT__691" port: "I[0]" }
	terminal	{ cell: "LUT__692" port: "I[0]" }
	terminal	{ cell: "LUT__699" port: "I[1]" }
	terminal	{ cell: "LUT__717" port: "I[0]" }
	terminal	{ cell: "LUT__799" port: "I[0]" }
	terminal	{ cell: "LUT__835" port: "I[0]" }
	terminal	{ cell: "LUT__1085" port: "I[2]" }
 }
net {
	name: "n452"
	terminal	{ cell: "LUT__652" port: "O" }
	terminal	{ cell: "level_inst/i2c_command_byte[0]~FF" port: "I[1]" }
 }
net {
	name: "i2c_command_byte[0]"
	terminal	{ cell: "level_inst/i2c_command_byte[0]~FF" port: "O_seq" }
	terminal	{ cell: "level_inst/i2c_command_byte[0]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[3]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_slave_addr0[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__673" port: "I[1]" }
	terminal	{ cell: "LUT__712" port: "I[3]" }
	terminal	{ cell: "LUT__721" port: "I[0]" }
	terminal	{ cell: "LUT__827" port: "I[1]" }
 }
net {
	name: "vcc"
	type: CONSTANT
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_arb_lost~FF" port: "O" }
	terminal	{ cell: "level_inst/i2c_command_byte[0]~FF" port: "CE" }
	terminal	{ cell: "level_inst/i2c_write~FF" port: "CE" }
	terminal	{ cell: "level_inst/i2c_command_byte[1]~FF" port: "CE" }
	terminal	{ cell: "level_inst/i2c_command_byte[2]~FF" port: "CE" }
	terminal	{ cell: "level_inst/i2c_read~FF" port: "CE" }
	terminal	{ cell: "level_inst/error_led_o~FF" port: "CE" }
	terminal	{ cell: "level_inst/state[3]~FF" port: "CE" }
	terminal	{ cell: "level_inst/state[4]~FF" port: "CE" }
	terminal	{ cell: "level_inst/state[5]~FF" port: "CE" }
	terminal	{ cell: "level_inst/state[6]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[0]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data3~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_o~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data2~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/write_p~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStartS0~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data4~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_o~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart1~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[0]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS1~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS0~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int_p1~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int_p1~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[0]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/mbcr_write0[0]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[0]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[5]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_1~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_0~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutMaster~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[0]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[4]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_1~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_wr_data0[0]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[3]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data1~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/xfer_complete1~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/xfer_complete2~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_0~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_rd_data0[0]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStopS0~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/read_p~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data4~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data3~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data2~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data1~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[0]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[1]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[10]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutSlave~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[9]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[0]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[8]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/wait_uc~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[7]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[6]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[5]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[4]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[0]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[3]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[2]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[1]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/uc_wr_data_p1~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[1]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[1]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[2]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[7]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBSR[7]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[6]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr1~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr2~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbbS0~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[0]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[1]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[2]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[3]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[1]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[2]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[3]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[4]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[5]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[6]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[7]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[8]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[9]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[10]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[1]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[2]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[3]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[4]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[5]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[6]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[7]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[1]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[2]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[3]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[6]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/mbcr_write0[1]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_wr_data0[1]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_rd_data0[1]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_slave_addr0[4]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[1]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[2]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[3]~FF" port: "CE" }
	terminal	{ cell: "CLKBUF__0" port: "I[0]" }
 }
net {
	name: "n445"
	terminal	{ cell: "LUT__643" port: "O" }
	terminal	{ cell: "level_inst/i2c_write~FF" port: "I[0]" }
	terminal	{ cell: "level_inst/state[4]~FF" port: "I[1]" }
	terminal	{ cell: "level_inst/state[5]~FF" port: "I[1]" }
	terminal	{ cell: "level_inst/state[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__645" port: "I[2]" }
	terminal	{ cell: "LUT__647" port: "I[2]" }
	terminal	{ cell: "LUT__649" port: "I[2]" }
	terminal	{ cell: "LUT__651" port: "I[0]" }
	terminal	{ cell: "LUT__672" port: "I[1]" }
	terminal	{ cell: "LUT__679" port: "I[2]" }
	terminal	{ cell: "LUT__685" port: "I[3]" }
	terminal	{ cell: "LUT__691" port: "I[2]" }
	terminal	{ cell: "LUT__699" port: "I[2]" }
 }
net {
	name: "n450"
	terminal	{ cell: "LUT__650" port: "O" }
	terminal	{ cell: "level_inst/i2c_write~FF" port: "I[1]" }
	terminal	{ cell: "LUT__651" port: "I[2]" }
 }
net {
	name: "n453"
	terminal	{ cell: "LUT__654" port: "O" }
	terminal	{ cell: "level_inst/i2c_write~FF" port: "I[2]" }
	terminal	{ cell: "LUT__679" port: "I[1]" }
	terminal	{ cell: "LUT__700" port: "I[3]" }
 }
net {
	name: "i2c_write"
	terminal	{ cell: "level_inst/i2c_write~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data0~FF" port: "RE" }
	terminal	{ cell: "LUT__643" port: "I[0]" }
	terminal	{ cell: "LUT__669" port: "I[0]" }
	terminal	{ cell: "LUT__692" port: "I[1]" }
 }
net {
	name: "n454"
	terminal	{ cell: "LUT__656" port: "O" }
	terminal	{ cell: "level_inst/led_o[1]~FF" port: "I[3]" }
	terminal	{ cell: "level_inst/led_o[2]~FF" port: "I[3]" }
	terminal	{ cell: "level_inst/led_o[3]~FF" port: "I[3]" }
	terminal	{ cell: "level_inst/led_o[4]~FF" port: "I[1]" }
 }
net {
	name: "led_o[1]"
	terminal	{ cell: "level_inst/led_o[1]~FF" port: "O_seq" }
	terminal	{ cell: "led_o[1]" port: "outpad" }
 }
net {
	name: "led_o[2]"
	terminal	{ cell: "level_inst/led_o[2]~FF" port: "O_seq" }
	terminal	{ cell: "led_o[2]" port: "outpad" }
 }
net {
	name: "led_o[3]"
	terminal	{ cell: "level_inst/led_o[3]~FF" port: "O_seq" }
	terminal	{ cell: "led_o[3]" port: "outpad" }
 }
net {
	name: "n455"
	terminal	{ cell: "LUT__660" port: "O" }
	terminal	{ cell: "level_inst/led_o[4]~FF" port: "I[0]" }
	terminal	{ cell: "level_inst/led_o[8]~FF" port: "I[1]" }
 }
net {
	name: "n456"
	terminal	{ cell: "LUT__661" port: "O" }
	terminal	{ cell: "level_inst/led_o[4]~FF" port: "I[2]" }
 }
net {
	name: "n458"
	terminal	{ cell: "LUT__663" port: "O" }
	terminal	{ cell: "level_inst/led_o[4]~FF" port: "I[3]" }
	terminal	{ cell: "level_inst/led_o[5]~FF" port: "I[3]" }
	terminal	{ cell: "level_inst/led_o[6]~FF" port: "I[3]" }
	terminal	{ cell: "level_inst/led_o[7]~FF" port: "I[3]" }
 }
net {
	name: "led_o[4]"
	terminal	{ cell: "level_inst/led_o[4]~FF" port: "O_seq" }
	terminal	{ cell: "led_o[4]" port: "outpad" }
 }
net {
	name: "led_o[5]"
	terminal	{ cell: "level_inst/led_o[5]~FF" port: "O_seq" }
	terminal	{ cell: "led_o[5]" port: "outpad" }
 }
net {
	name: "led_o[6]"
	terminal	{ cell: "level_inst/led_o[6]~FF" port: "O_seq" }
	terminal	{ cell: "led_o[6]" port: "outpad" }
 }
net {
	name: "led_o[7]"
	terminal	{ cell: "level_inst/led_o[7]~FF" port: "O_seq" }
	terminal	{ cell: "led_o[7]" port: "outpad" }
 }
net {
	name: "n457"
	terminal	{ cell: "LUT__662" port: "O" }
	terminal	{ cell: "level_inst/led_o[8]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__663" port: "I[1]" }
 }
net {
	name: "led_o[8]"
	terminal	{ cell: "level_inst/led_o[8]~FF" port: "O_seq" }
	terminal	{ cell: "led_o[8]" port: "outpad" }
 }
net {
	name: "i2c_data_out[1]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[1]~FF" port: "O_seq" }
	terminal	{ cell: "level_inst/raw_buffer[1]~FF" port: "I[1]" }
 }
net {
	name: "i2c_data_out[2]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[2]~FF" port: "O_seq" }
	terminal	{ cell: "level_inst/raw_buffer[2]~FF" port: "I[1]" }
 }
net {
	name: "i2c_data_out[3]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[3]~FF" port: "O_seq" }
	terminal	{ cell: "level_inst/raw_buffer[3]~FF" port: "I[1]" }
 }
net {
	name: "level_inst/raw_buffer[3]"
	terminal	{ cell: "level_inst/raw_buffer[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__662" port: "I[0]" }
	terminal	{ cell: "LUT__641" port: "I[0]" }
 }
net {
	name: "i2c_data_out[4]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[4]~FF" port: "O_seq" }
	terminal	{ cell: "level_inst/raw_buffer[4]~FF" port: "I[1]" }
 }
net {
	name: "level_inst/raw_buffer[4]"
	terminal	{ cell: "level_inst/raw_buffer[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__662" port: "I[1]" }
	terminal	{ cell: "LUT__641" port: "I[1]" }
 }
net {
	name: "i2c_data_out[5]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[5]~FF" port: "O_seq" }
	terminal	{ cell: "level_inst/raw_buffer[5]~FF" port: "I[1]" }
 }
net {
	name: "level_inst/raw_buffer[5]"
	terminal	{ cell: "level_inst/raw_buffer[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__662" port: "I[2]" }
	terminal	{ cell: "LUT__641" port: "I[2]" }
 }
net {
	name: "i2c_data_out[6]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[6]~FF" port: "O_seq" }
	terminal	{ cell: "level_inst/raw_buffer[6]~FF" port: "I[1]" }
 }
net {
	name: "level_inst/raw_buffer[6]"
	terminal	{ cell: "level_inst/raw_buffer[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__662" port: "I[3]" }
	terminal	{ cell: "LUT__641" port: "I[3]" }
 }
net {
	name: "i2c_data_out[7]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[7]~FF" port: "O_seq" }
	terminal	{ cell: "level_inst/raw_buffer[7]~FF" port: "I[1]" }
 }
net {
	name: "n451"
	terminal	{ cell: "LUT__651" port: "O" }
	terminal	{ cell: "level_inst/i2c_command_byte[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__652" port: "I[3]" }
 }
net {
	name: "n462"
	terminal	{ cell: "LUT__672" port: "O" }
	terminal	{ cell: "level_inst/i2c_command_byte[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__675" port: "I[3]" }
 }
net {
	name: "i2c_command_byte[1]"
	terminal	{ cell: "level_inst/i2c_command_byte[1]~FF" port: "O_seq" }
	terminal	{ cell: "level_inst/i2c_command_byte[1]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__1085" port: "I[3]" }
	terminal	{ cell: "LUT__1086" port: "I[2]" }
 }
net {
	name: "n645"
	terminal	{ cell: "LUT__1086" port: "O" }
	terminal	{ cell: "level_inst/i2c_command_byte[1]~FF" port: "I[3]" }
 }
net {
	name: "n463"
	terminal	{ cell: "LUT__673" port: "O" }
	terminal	{ cell: "level_inst/i2c_command_byte[2]~FF" port: "I[0]" }
 }
net {
	name: "n464"
	terminal	{ cell: "LUT__674" port: "O" }
	terminal	{ cell: "level_inst/i2c_command_byte[2]~FF" port: "I[1]" }
	terminal	{ cell: "level_inst/state[5]~FF" port: "I[0]" }
 }
net {
	name: "n465"
	terminal	{ cell: "LUT__675" port: "O" }
	terminal	{ cell: "level_inst/i2c_command_byte[2]~FF" port: "I[2]" }
 }
net {
	name: "i2c_command_byte[2]"
	terminal	{ cell: "level_inst/i2c_command_byte[2]~FF" port: "O_seq" }
	terminal	{ cell: "level_inst/i2c_command_byte[2]~FF" port: "I[3]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[2]~FF" port: "I[0]" }
 }
net {
	name: "n447"
	terminal	{ cell: "LUT__646" port: "O" }
	terminal	{ cell: "level_inst/i2c_read~FF" port: "I[0]" }
	terminal	{ cell: "LUT__647" port: "I[3]" }
	terminal	{ cell: "LUT__674" port: "I[2]" }
 }
net {
	name: "n449"
	terminal	{ cell: "LUT__649" port: "O" }
	terminal	{ cell: "level_inst/i2c_read~FF" port: "I[1]" }
	terminal	{ cell: "LUT__652" port: "I[2]" }
	terminal	{ cell: "LUT__695" port: "I[1]" }
	terminal	{ cell: "LUT__700" port: "I[1]" }
 }
net {
	name: "i2c_read"
	terminal	{ cell: "level_inst/i2c_read~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "RE" }
	terminal	{ cell: "LUT__643" port: "I[1]" }
	terminal	{ cell: "LUT__672" port: "I[2]" }
	terminal	{ cell: "LUT__694" port: "I[3]" }
	terminal	{ cell: "LUT__698" port: "I[0]" }
	terminal	{ cell: "LUT__704" port: "I[1]" }
 }
net {
	name: "i2c_arb_lost"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_arb_lost~FF" port: "O_seq" }
	terminal	{ cell: "level_inst/error_led_o~FF" port: "I[0]" }
	terminal	{ cell: "LUT__648" port: "I[0]" }
	terminal	{ cell: "LUT__678" port: "I[1]" }
 }
net {
	name: "i2c_rxak"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_rxak~FF" port: "O_seq" }
	terminal	{ cell: "level_inst/error_led_o~FF" port: "I[1]" }
	terminal	{ cell: "LUT__648" port: "I[1]" }
	terminal	{ cell: "LUT__678" port: "I[0]" }
 }
net {
	name: "n467"
	terminal	{ cell: "LUT__679" port: "O" }
	terminal	{ cell: "level_inst/error_led_o~FF" port: "I[2]" }
	terminal	{ cell: "level_inst/state[6]~FF" port: "I[2]" }
 }
net {
	name: "n448"
	terminal	{ cell: "LUT__647" port: "O" }
	terminal	{ cell: "level_inst/error_led_o~FF" port: "I[3]" }
	terminal	{ cell: "LUT__648" port: "I[2]" }
	terminal	{ cell: "LUT__704" port: "I[2]" }
 }
net {
	name: "n240"
	terminal	{ cell: "level_inst/error_led_o~FF" port: "O" }
	terminal	{ cell: "level_inst/state[3]~FF" port: "I[0]" }
 }
net {
	name: "error_led_o"
	terminal	{ cell: "level_inst/error_led_o~FF" port: "O_seq" }
	terminal	{ cell: "error_led_o" port: "outpad" }
	terminal	{ cell: "LUT__643" port: "I[2]" }
	terminal	{ cell: "LUT__669" port: "I[1]" }
	terminal	{ cell: "LUT__693" port: "I[0]" }
 }
net {
	name: "n473"
	terminal	{ cell: "LUT__686" port: "O" }
	terminal	{ cell: "level_inst/state[3]~FF" port: "I[1]" }
 }
net {
	name: "n482"
	terminal	{ cell: "LUT__695" port: "O" }
	terminal	{ cell: "level_inst/state[3]~FF" port: "I[2]" }
 }
net {
	name: "level_inst/state[3]"
	terminal	{ cell: "level_inst/state[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__644" port: "I[0]" }
	terminal	{ cell: "LUT__646" port: "I[0]" }
	terminal	{ cell: "LUT__652" port: "I[0]" }
	terminal	{ cell: "LUT__654" port: "I[1]" }
	terminal	{ cell: "LUT__670" port: "I[0]" }
	terminal	{ cell: "LUT__671" port: "I[0]" }
	terminal	{ cell: "LUT__673" port: "I[0]" }
	terminal	{ cell: "LUT__675" port: "I[1]" }
	terminal	{ cell: "LUT__685" port: "I[0]" }
	terminal	{ cell: "LUT__690" port: "I[0]" }
	terminal	{ cell: "LUT__692" port: "I[2]" }
	terminal	{ cell: "LUT__697" port: "I[0]" }
	terminal	{ cell: "LUT__703" port: "I[1]" }
	terminal	{ cell: "LUT__1085" port: "I[0]" }
 }
net {
	name: "n483"
	terminal	{ cell: "LUT__697" port: "O" }
	terminal	{ cell: "level_inst/state[4]~FF" port: "I[0]" }
 }
net {
	name: "n484"
	terminal	{ cell: "LUT__698" port: "O" }
	terminal	{ cell: "level_inst/state[4]~FF" port: "I[2]" }
 }
net {
	name: "n486"
	terminal	{ cell: "LUT__700" port: "O" }
	terminal	{ cell: "level_inst/state[4]~FF" port: "I[3]" }
 }
net {
	name: "level_inst/state[4]"
	terminal	{ cell: "level_inst/state[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__644" port: "I[1]" }
	terminal	{ cell: "LUT__646" port: "I[1]" }
	terminal	{ cell: "LUT__652" port: "I[1]" }
	terminal	{ cell: "LUT__654" port: "I[0]" }
	terminal	{ cell: "LUT__670" port: "I[1]" }
	terminal	{ cell: "LUT__671" port: "I[1]" }
	terminal	{ cell: "LUT__673" port: "I[2]" }
	terminal	{ cell: "LUT__685" port: "I[2]" }
	terminal	{ cell: "LUT__690" port: "I[3]" }
	terminal	{ cell: "LUT__693" port: "I[3]" }
	terminal	{ cell: "LUT__697" port: "I[1]" }
	terminal	{ cell: "LUT__703" port: "I[2]" }
	terminal	{ cell: "LUT__1085" port: "I[1]" }
 }
net {
	name: "n459"
	terminal	{ cell: "LUT__669" port: "O" }
	terminal	{ cell: "level_inst/state[5]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__679" port: "I[3]" }
	terminal	{ cell: "LUT__1086" port: "I[0]" }
 }
net {
	name: "level_inst/state[5]"
	terminal	{ cell: "level_inst/state[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__645" port: "I[0]" }
	terminal	{ cell: "LUT__647" port: "I[0]" }
	terminal	{ cell: "LUT__649" port: "I[1]" }
	terminal	{ cell: "LUT__650" port: "I[0]" }
	terminal	{ cell: "LUT__670" port: "I[2]" }
	terminal	{ cell: "LUT__671" port: "I[2]" }
	terminal	{ cell: "LUT__674" port: "I[3]" }
	terminal	{ cell: "LUT__678" port: "I[3]" }
	terminal	{ cell: "LUT__686" port: "I[0]" }
	terminal	{ cell: "LUT__690" port: "I[2]" }
	terminal	{ cell: "LUT__693" port: "I[1]" }
	terminal	{ cell: "LUT__697" port: "I[2]" }
	terminal	{ cell: "LUT__699" port: "I[0]" }
	terminal	{ cell: "LUT__703" port: "I[0]" }
 }
net {
	name: "n487"
	terminal	{ cell: "LUT__703" port: "O" }
	terminal	{ cell: "level_inst/state[6]~FF" port: "I[0]" }
 }
net {
	name: "n488"
	terminal	{ cell: "LUT__704" port: "O" }
	terminal	{ cell: "level_inst/state[6]~FF" port: "I[3]" }
 }
net {
	name: "level_inst/state[6]"
	terminal	{ cell: "level_inst/state[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__645" port: "I[1]" }
	terminal	{ cell: "LUT__647" port: "I[1]" }
	terminal	{ cell: "LUT__649" port: "I[0]" }
	terminal	{ cell: "LUT__650" port: "I[1]" }
	terminal	{ cell: "LUT__670" port: "I[3]" }
	terminal	{ cell: "LUT__671" port: "I[3]" }
	terminal	{ cell: "LUT__675" port: "I[2]" }
	terminal	{ cell: "LUT__678" port: "I[2]" }
	terminal	{ cell: "LUT__686" port: "I[2]" }
	terminal	{ cell: "LUT__690" port: "I[1]" }
	terminal	{ cell: "LUT__693" port: "I[2]" }
	terminal	{ cell: "LUT__697" port: "I[3]" }
	terminal	{ cell: "LUT__703" port: "I[3]" }
	terminal	{ cell: "LUT__1086" port: "I[1]" }
 }
net {
	name: "n489"
	terminal	{ cell: "LUT__706" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__791" port: "I[1]" }
	terminal	{ cell: "LUT__829" port: "I[0]" }
 }
net {
	name: "n492"
	terminal	{ cell: "LUT__709" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[0]~FF" port: "I[1]" }
 }
net {
	name: "n498"
	terminal	{ cell: "LUT__715" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[0]~FF" port: "I[2]" }
 }
net {
	name: "n502"
	terminal	{ cell: "LUT__719" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[0]~FF" port: "I[3]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[0]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[0]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[2]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__682" port: "I[0]" }
	terminal	{ cell: "LUT__683" port: "I[3]" }
	terminal	{ cell: "LUT__688" port: "I[2]" }
	terminal	{ cell: "LUT__706" port: "I[0]" }
	terminal	{ cell: "LUT__715" port: "I[3]" }
	terminal	{ cell: "LUT__716" port: "I[2]" }
	terminal	{ cell: "LUT__717" port: "I[1]" }
	terminal	{ cell: "LUT__718" port: "I[1]" }
	terminal	{ cell: "LUT__721" port: "I[3]" }
	terminal	{ cell: "LUT__724" port: "I[0]" }
	terminal	{ cell: "LUT__782" port: "I[2]" }
	terminal	{ cell: "LUT__784" port: "I[1]" }
	terminal	{ cell: "LUT__789" port: "I[0]" }
	terminal	{ cell: "LUT__790" port: "I[3]" }
	terminal	{ cell: "LUT__814" port: "I[1]" }
	terminal	{ cell: "LUT__819" port: "I[1]" }
	terminal	{ cell: "LUT__821" port: "I[0]" }
	terminal	{ cell: "LUT__951" port: "I[2]" }
	terminal	{ cell: "LUT__955" port: "I[0]" }
	terminal	{ cell: "LUT__957" port: "I[2]" }
	terminal	{ cell: "LUT__959" port: "I[1]" }
	terminal	{ cell: "LUT__967" port: "I[2]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[3]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[3]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[0]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[1]~FF" port: "I[3]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[2]~FF" port: "I[3]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[3]~FF" port: "I[3]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[2]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__681" port: "I[2]" }
	terminal	{ cell: "LUT__683" port: "I[0]" }
	terminal	{ cell: "LUT__688" port: "I[1]" }
	terminal	{ cell: "LUT__706" port: "I[2]" }
	terminal	{ cell: "LUT__715" port: "I[0]" }
	terminal	{ cell: "LUT__718" port: "I[2]" }
	terminal	{ cell: "LUT__719" port: "I[0]" }
	terminal	{ cell: "LUT__724" port: "I[2]" }
	terminal	{ cell: "LUT__782" port: "I[0]" }
	terminal	{ cell: "LUT__785" port: "I[0]" }
	terminal	{ cell: "LUT__790" port: "I[2]" }
	terminal	{ cell: "LUT__813" port: "I[1]" }
	terminal	{ cell: "LUT__819" port: "I[2]" }
	terminal	{ cell: "LUT__822" port: "I[0]" }
	terminal	{ cell: "LUT__957" port: "I[0]" }
	terminal	{ cell: "LUT__959" port: "I[0]" }
	terminal	{ cell: "LUT__968" port: "I[0]" }
	terminal	{ cell: "LUT__970" port: "I[1]" }
	terminal	{ cell: "LUT__978" port: "I[1]" }
 }
net {
	name: "n503"
	terminal	{ cell: "LUT__721" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[0]~FF" port: "I[1]" }
 }
net {
	name: "n408"
	terminal	{ cell: "LUT__725" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[0]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[1]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[2]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[3]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[4]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[6]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[7]~FF" port: "CE" }
 }
net {
	name: "n248"
	terminal	{ cell: "LUT__723" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[0]~FF" port: "RE" }
	terminal	{ cell: "LUT__725" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[0]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[0]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[0]~FF" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data2"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data2~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data3~FF" port: "I[1]" }
	terminal	{ cell: "LUT__832" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data3"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data3~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/write_p~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data4~FF" port: "I[1]" }
	terminal	{ cell: "LUT__832" port: "I[0]" }
 }
net {
	name: "n505"
	terminal	{ cell: "LUT__726" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_o~FF" port: "I[0]" }
	terminal	{ cell: "LUT__740" port: "I[2]" }
	terminal	{ cell: "LUT__773" port: "I[1]" }
	terminal	{ cell: "LUT__776" port: "I[1]" }
 }
net {
	name: "n506"
	terminal	{ cell: "LUT__727" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_o~FF" port: "I[1]" }
	terminal	{ cell: "LUT__738" port: "I[2]" }
	terminal	{ cell: "LUT__740" port: "I[3]" }
	terminal	{ cell: "LUT__773" port: "I[2]" }
	terminal	{ cell: "LUT__774" port: "I[1]" }
	terminal	{ cell: "LUT__776" port: "I[2]" }
 }
net {
	name: "n507"
	terminal	{ cell: "LUT__728" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_o~FF" port: "I[2]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/master"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/master~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_o~FF" port: "I[3]" }
	terminal	{ cell: "LUT__745" port: "I[2]" }
	terminal	{ cell: "LUT__751" port: "I[2]" }
	terminal	{ cell: "LUT__759" port: "I[0]" }
	terminal	{ cell: "LUT__799" port: "I[1]" }
	terminal	{ cell: "LUT__835" port: "I[2]" }
	terminal	{ cell: "LUT__860" port: "I[0]" }
	terminal	{ cell: "LUT__863" port: "I[0]" }
	terminal	{ cell: "LUT__872" port: "I[1]" }
	terminal	{ cell: "LUT__881" port: "I[2]" }
	terminal	{ cell: "LUT__895" port: "I[3]" }
	terminal	{ cell: "LUT__916" port: "I[0]" }
	terminal	{ cell: "LUT__925" port: "I[3]" }
	terminal	{ cell: "LUT__938" port: "I[1]" }
	terminal	{ cell: "LUT__1088" port: "I[2]" }
	terminal	{ cell: "LUT__1090" port: "I[3]" }
	terminal	{ cell: "LUT__1091" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[6]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_o~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStartS0~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_o~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart1~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[0]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStop~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS1~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS0~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int_p1~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int_p1~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[0]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[5]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_1~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_0~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutMaster~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_next_p1~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[4]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_1~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[3]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/master~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_0~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStopS0~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[1]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutSlave~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/wait_uc~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detect_start_pulse~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[0]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/uc_wr_data_p1~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[2]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[1]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[0]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[0]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[2]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[7]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBSR[7]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[6]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr1~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr2~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_busy~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbbS0~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_rxak~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[1]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[2]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[3]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[1]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[2]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[3]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[4]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[5]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[6]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[7]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[3]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[4]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[5]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[6]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[7]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[1]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[2]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[3]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[4]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[5]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[6]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[7]~FF" port: "RE" }
	terminal	{ cell: "LUT__766" port: "I[1]" }
	terminal	{ cell: "LUT__769" port: "I[2]" }
	terminal	{ cell: "LUT__775" port: "I[1]" }
	terminal	{ cell: "LUT__779" port: "I[3]" }
	terminal	{ cell: "LUT__807" port: "I[3]" }
	terminal	{ cell: "LUT__867" port: "I[3]" }
	terminal	{ cell: "LUT__874" port: "I[2]" }
	terminal	{ cell: "LUT__879" port: "I[3]" }
	terminal	{ cell: "LUT__891" port: "I[1]" }
	terminal	{ cell: "LUT__893" port: "I[1]" }
	terminal	{ cell: "LUT__898" port: "I[1]" }
	terminal	{ cell: "LUT__942" port: "I[3]" }
	terminal	{ cell: "LUT__1089" port: "I[3]" }
 }
net {
	name: "scl_o"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_o~FF" port: "O_seq" }
	terminal	{ cell: "scl_o" port: "outpad" }
	terminal	{ cell: "LUT__995" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data1"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data1~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data2~FF" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data4"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data4~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/write_p~FF" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/write_p"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/write_p~FF" port: "O_seq" }
	terminal	{ cell: "LUT__707" port: "I[0]" }
	terminal	{ cell: "LUT__709" port: "I[1]" }
	terminal	{ cell: "LUT__788" port: "I[0]" }
	terminal	{ cell: "LUT__791" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStartS0~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int_p1~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStopS0~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[0]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[0]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/arb_lost~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_rxak~FF" port: "I[1]" }
	terminal	{ cell: "LUT__757" port: "I[0]" }
	terminal	{ cell: "LUT__860" port: "I[2]" }
	terminal	{ cell: "LUT__926" port: "I[0]" }
	terminal	{ cell: "LUT__938" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStartS0~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int_p1~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[5]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStopS0~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[6]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__758" port: "I[0]" }
	terminal	{ cell: "LUT__807" port: "I[1]" }
	terminal	{ cell: "LUT__867" port: "I[0]" }
	terminal	{ cell: "LUT__881" port: "I[3]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int_p1"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int_p1~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStartS0~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStopS0~FF" port: "I[0]" }
 }
net {
	name: "n254"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStartS0~FF" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detect_start_pulse~FF" port: "I[1]" }
	terminal	{ cell: "LUT__867" port: "I[2]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStartS0"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStartS0~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_busy~FF" port: "I[1]" }
	terminal	{ cell: "LUT__769" port: "I[0]" }
	terminal	{ cell: "LUT__892" port: "I[0]" }
	terminal	{ cell: "LUT__917" port: "I[2]" }
	terminal	{ cell: "LUT__928" port: "I[2]" }
	terminal	{ cell: "LUT__941" port: "I[0]" }
 }
net {
	name: "n515"
	terminal	{ cell: "LUT__739" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_o~FF" port: "I[0]" }
 }
net {
	name: "n519"
	terminal	{ cell: "LUT__743" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_o~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[7]~FF" port: "I[2]" }
 }
net {
	name: "n521"
	terminal	{ cell: "LUT__745" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_o~FF" port: "I[2]" }
 }
net {
	name: "n528"
	terminal	{ cell: "LUT__752" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_o~FF" port: "I[3]" }
 }
net {
	name: "sda_o"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_o~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/arb_lost~FF" port: "I[0]" }
	terminal	{ cell: "sda_o" port: "outpad" }
	terminal	{ cell: "LUT__739" port: "I[1]" }
	terminal	{ cell: "LUT__744" port: "I[3]" }
	terminal	{ cell: "LUT__751" port: "I[1]" }
	terminal	{ cell: "LUT__994" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart1~FF" port: "I[1]" }
	terminal	{ cell: "LUT__799" port: "I[2]" }
	terminal	{ cell: "LUT__835" port: "I[3]" }
	terminal	{ cell: "LUT__870" port: "I[3]" }
	terminal	{ cell: "LUT__894" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart1"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart1~FF" port: "O_seq" }
	terminal	{ cell: "LUT__870" port: "I[2]" }
 }
net {
	name: "n535"
	terminal	{ cell: "LUT__760" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[0]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[1]~FF" port: "I[2]" }
 }
net {
	name: "n536"
	terminal	{ cell: "LUT__761" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[0]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[3]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__900" port: "I[1]" }
 }
net {
	name: "n538"
	terminal	{ cell: "LUT__763" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[0]~FF" port: "I[2]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[0]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__728" port: "I[3]" }
	terminal	{ cell: "LUT__750" port: "I[0]" }
	terminal	{ cell: "LUT__751" port: "I[3]" }
	terminal	{ cell: "LUT__759" port: "I[1]" }
	terminal	{ cell: "LUT__761" port: "I[0]" }
	terminal	{ cell: "LUT__762" port: "I[3]" }
	terminal	{ cell: "LUT__846" port: "I[1]" }
	terminal	{ cell: "LUT__902" port: "I[0]" }
	terminal	{ cell: "LUT__1089" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS0"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS0~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStop~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS1~FF" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS1"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS1~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStop~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart~FF" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[7]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[7]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStop~FF" port: "I[2]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/arb_lost"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/arb_lost~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStop~FF" port: "I[3]" }
	terminal	{ cell: "LUT__732" port: "I[2]" }
	terminal	{ cell: "LUT__796" port: "I[0]" }
	terminal	{ cell: "LUT__801" port: "I[1]" }
	terminal	{ cell: "LUT__859" port: "I[1]" }
	terminal	{ cell: "LUT__881" port: "I[1]" }
	terminal	{ cell: "LUT__895" port: "I[0]" }
	terminal	{ cell: "LUT__898" port: "I[0]" }
 }
net {
	name: "n260"
	terminal	{ cell: "LUT__767" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStop~FF" port: "CE" }
 }
net {
	name: "n259"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStop~FF" port: "O" }
	terminal	{ cell: "LUT__767" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStop"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStop~FF" port: "O_seq" }
	terminal	{ cell: "LUT__732" port: "I[3]" }
	terminal	{ cell: "LUT__743" port: "I[0]" }
	terminal	{ cell: "LUT__770" port: "I[0]" }
	terminal	{ cell: "LUT__808" port: "I[0]" }
	terminal	{ cell: "LUT__834" port: "I[0]" }
	terminal	{ cell: "LUT__894" port: "I[2]" }
 }
net {
	name: "n262"
	terminal	{ cell: "LUT__769" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart~FF" port: "CE" }
 }
net {
	name: "n261"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart~FF" port: "O" }
	terminal	{ cell: "LUT__769" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/msta"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/msta~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS0~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/master~FF" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int_p1"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int_p1~FF" port: "O_seq" }
	terminal	{ cell: "LUT__758" port: "I[1]" }
	terminal	{ cell: "LUT__867" port: "I[1]" }
	terminal	{ cell: "LUT__881" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[0]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[0]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[0]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[3]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[2]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__742" port: "I[1]" }
	terminal	{ cell: "LUT__798" port: "I[0]" }
	terminal	{ cell: "LUT__803" port: "I[0]" }
 }
net {
	name: "n268"
	terminal	{ cell: "LUT__778" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[0]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[10]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[9]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[8]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[7]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[6]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[5]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[4]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[3]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[2]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[1]~FF" port: "RE" }
 }
net {
	name: "n553"
	terminal	{ cell: "LUT__786" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/mbcr_write0[0]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[4]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/mbcr_write0[1]~FF" port: "I[1]" }
 }
net {
	name: "n559"
	terminal	{ cell: "LUT__792" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/mbcr_write0[0]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/mbcr_write0[1]~FF" port: "I[2]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[3]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[3]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/mbcr_write0[0]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[4]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[6]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/mbcr_write0[1]~FF" port: "RE" }
	terminal	{ cell: "LUT__968" port: "I[2]" }
	terminal	{ cell: "LUT__977" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/mbcr_write0[0]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/mbcr_write0[0]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/mbcr_write0[1]~FF" port: "I[0]" }
 }
net {
	name: "n560"
	terminal	{ cell: "LUT__794" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[0]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[7]~FF" port: "I[1]" }
 }
net {
	name: "n562"
	terminal	{ cell: "LUT__796" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[0]~FF" port: "I[1]" }
 }
net {
	name: "n564"
	terminal	{ cell: "LUT__798" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[0]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[5]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[4]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[7]~FF" port: "I[0]" }
 }
net {
	name: "n565"
	terminal	{ cell: "LUT__799" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[0]~FF" port: "I[3]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[0]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__727" port: "I[0]" }
	terminal	{ cell: "LUT__745" port: "I[0]" }
	terminal	{ cell: "LUT__775" port: "I[0]" }
	terminal	{ cell: "LUT__799" port: "I[3]" }
	terminal	{ cell: "LUT__833" port: "I[0]" }
	terminal	{ cell: "LUT__835" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_1"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_1~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int~FF" port: "I[1]" }
	terminal	{ cell: "LUT__807" port: "I[2]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[1]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__807" port: "I[0]" }
 }
net {
	name: "n566"
	terminal	{ cell: "LUT__801" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[5]~FF" port: "I[1]" }
 }
net {
	name: "n544"
	terminal	{ cell: "LUT__776" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[5]~FF" port: "I[3]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[6]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__777" port: "I[2]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[5]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__740" port: "I[0]" }
	terminal	{ cell: "LUT__773" port: "I[0]" }
	terminal	{ cell: "LUT__776" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_0"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_0~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_1~FF" port: "I[1]" }
 }
net {
	name: "scl_i"
	terminal	{ cell: "scl_i" port: "inpad" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_0~FF" port: "I[1]" }
 }
net {
	name: "n569"
	terminal	{ cell: "LUT__805" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutMaster~FF" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[7]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[7]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutMaster~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutSlave~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[7]~FF" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[1]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[1]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutMaster~FF" port: "I[2]" }
	terminal	{ cell: "LUT__854" port: "I[1]" }
	terminal	{ cell: "LUT__856" port: "I[1]" }
	terminal	{ cell: "LUT__858" port: "I[1]" }
	terminal	{ cell: "LUT__869" port: "I[0]" }
	terminal	{ cell: "LUT__872" port: "I[0]" }
	terminal	{ cell: "LUT__920" port: "I[3]" }
	terminal	{ cell: "LUT__922" port: "I[2]" }
	terminal	{ cell: "LUT__927" port: "I[1]" }
	terminal	{ cell: "LUT__941" port: "I[3]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[5]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[5]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutMaster~FF" port: "I[3]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutSlave~FF" port: "I[3]" }
	terminal	{ cell: "LUT__855" port: "I[2]" }
	terminal	{ cell: "LUT__857" port: "I[1]" }
	terminal	{ cell: "LUT__872" port: "I[3]" }
	terminal	{ cell: "LUT__882" port: "I[0]" }
	terminal	{ cell: "LUT__918" port: "I[1]" }
	terminal	{ cell: "LUT__934" port: "I[2]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutMaster"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutMaster~FF" port: "O_seq" }
	terminal	{ cell: "LUT__732" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_1"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_1~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_next_p1~FF" port: "I[1]" }
	terminal	{ cell: "LUT__879" port: "I[2]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[1]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_next_p1~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__879" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_next_p1"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_next_p1~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int~FF" port: "I[1]" }
	terminal	{ cell: "LUT__879" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[0]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[1]~FF" port: "I[0]" }
 }
net {
	name: "n281"
	terminal	{ cell: "LUT__807" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[0]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[1]~FF" port: "RE" }
 }
net {
	name: "n572"
	terminal	{ cell: "LUT__811" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[4]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[3]~FF" port: "I[0]" }
 }
net {
	name: "n543"
	terminal	{ cell: "LUT__774" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[4]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__777" port: "I[0]" }
 }
net {
	name: "n514"
	terminal	{ cell: "LUT__738" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[4]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__739" port: "I[3]" }
	terminal	{ cell: "LUT__796" port: "I[1]" }
	terminal	{ cell: "LUT__801" port: "I[2]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[4]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__726" port: "I[0]" }
	terminal	{ cell: "LUT__738" port: "I[0]" }
	terminal	{ cell: "LUT__744" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_0"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_0~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_1~FF" port: "I[1]" }
 }
net {
	name: "n491"
	terminal	{ cell: "LUT__708" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_wr_data0[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__709" port: "I[0]" }
	terminal	{ cell: "LUT__951" port: "I[1]" }
 }
net {
	name: "n574"
	terminal	{ cell: "LUT__814" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_wr_data0[0]~FF" port: "I[1]" }
 }
net {
	name: "n475"
	terminal	{ cell: "LUT__688" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_wr_data0[0]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__689" port: "I[3]" }
 }
net {
	name: "n575"
	terminal	{ cell: "LUT__815" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_wr_data0[0]~FF" port: "I[3]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_rd_data0[0]~FF" port: "I[1]" }
 }
net {
	name: "n285"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_wr_data0[0]~FF" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_wr_data0[1]~FF" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_wr_data0[0]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_wr_data0[0]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_wr_data0[1]~FF" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[3]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__726" port: "I[1]" }
	terminal	{ cell: "LUT__737" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data0"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data0~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data1~FF" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBSR[7]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBSR[7]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/xfer_complete1~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__685" port: "I[1]" }
	terminal	{ cell: "LUT__687" port: "I[1]" }
	terminal	{ cell: "LUT__708" port: "I[0]" }
	terminal	{ cell: "LUT__710" port: "I[1]" }
	terminal	{ cell: "LUT__713" port: "I[1]" }
	terminal	{ cell: "LUT__716" port: "I[3]" }
	terminal	{ cell: "LUT__718" port: "I[0]" }
	terminal	{ cell: "LUT__780" port: "I[0]" }
	terminal	{ cell: "LUT__821" port: "I[2]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/xfer_complete1"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/xfer_complete1~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/xfer_complete2~FF" port: "I[1]" }
	terminal	{ cell: "LUT__682" port: "I[2]" }
	terminal	{ cell: "LUT__687" port: "I[0]" }
	terminal	{ cell: "LUT__815" port: "I[0]" }
	terminal	{ cell: "LUT__821" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/xfer_complete2"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/xfer_complete2~FF" port: "O_seq" }
	terminal	{ cell: "LUT__815" port: "I[1]" }
 }
net {
	name: "sda_i"
	terminal	{ cell: "sda_i" port: "inpad" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_0~FF" port: "I[1]" }
 }
net {
	name: "n470"
	terminal	{ cell: "LUT__683" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_rd_data0[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__684" port: "I[3]" }
	terminal	{ cell: "LUT__831" port: "I[0]" }
 }
net {
	name: "n292"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_rd_data0[0]~FF" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_rd_data0[1]~FF" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_rd_data0[0]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_rd_data0[0]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_rd_data0[1]~FF" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[0]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[0]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__713" port: "I[0]" }
	terminal	{ cell: "LUT__827" port: "I[0]" }
	terminal	{ cell: "LUT__970" port: "I[0]" }
	terminal	{ cell: "LUT__983" port: "I[0]" }
 }
net {
	name: "n576"
	terminal	{ cell: "LUT__819" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[1]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[2]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[3]~FF" port: "I[3]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[4]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[5]~FF" port: "I[3]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[6]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[7]~FF" port: "I[3]" }
 }
net {
	name: "n294"
	terminal	{ cell: "LUT__822" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[0]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[1]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[2]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[3]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[4]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[5]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[6]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[7]~FF" port: "CE" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStopS0"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStopS0~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[1]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[4]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__766" port: "I[0]" }
	terminal	{ cell: "LUT__853" port: "I[1]" }
	terminal	{ cell: "LUT__859" port: "I[0]" }
	terminal	{ cell: "LUT__894" port: "I[3]" }
	terminal	{ cell: "LUT__922" port: "I[0]" }
	terminal	{ cell: "LUT__930" port: "I[3]" }
	terminal	{ cell: "LUT__934" port: "I[0]" }
 }
net {
	name: "n296"
	terminal	{ cell: "LUT__824" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "CE" }
 }
net {
	name: "gnd"
	type: CONSTANT
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data0~FF" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data0"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data1~FF" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data4"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data4~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/read_p~FF" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data3"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data3~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/read_p~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data4~FF" port: "I[1]" }
	terminal	{ cell: "LUT__824" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/read_p"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/read_p~FF" port: "O_seq" }
	terminal	{ cell: "LUT__707" port: "I[1]" }
	terminal	{ cell: "LUT__788" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[2]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[2]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/data_cnt[0]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[4]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[5]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__681" port: "I[1]" }
	terminal	{ cell: "LUT__683" port: "I[2]" }
	terminal	{ cell: "LUT__688" port: "I[0]" }
	terminal	{ cell: "LUT__706" port: "I[1]" }
	terminal	{ cell: "LUT__717" port: "I[3]" }
	terminal	{ cell: "LUT__719" port: "I[2]" }
	terminal	{ cell: "LUT__721" port: "I[1]" }
	terminal	{ cell: "LUT__724" port: "I[1]" }
	terminal	{ cell: "LUT__780" port: "I[1]" }
	terminal	{ cell: "LUT__784" port: "I[2]" }
	terminal	{ cell: "LUT__787" port: "I[0]" }
	terminal	{ cell: "LUT__788" port: "I[3]" }
	terminal	{ cell: "LUT__790" port: "I[0]" }
	terminal	{ cell: "LUT__814" port: "I[0]" }
	terminal	{ cell: "LUT__819" port: "I[0]" }
	terminal	{ cell: "LUT__821" port: "I[3]" }
	terminal	{ cell: "LUT__951" port: "I[0]" }
	terminal	{ cell: "LUT__955" port: "I[1]" }
	terminal	{ cell: "LUT__957" port: "I[1]" }
	terminal	{ cell: "LUT__958" port: "I[1]" }
	terminal	{ cell: "LUT__967" port: "I[3]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/data_cnt[0]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/data_cnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/data_cnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__684" port: "I[2]" }
	terminal	{ cell: "LUT__689" port: "I[0]" }
	terminal	{ cell: "LUT__829" port: "I[2]" }
 }
net {
	name: "n549"
	terminal	{ cell: "LUT__782" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/data_cnt[0]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__786" port: "I[1]" }
	terminal	{ cell: "LUT__953" port: "I[0]" }
 }
net {
	name: "n474"
	terminal	{ cell: "LUT__687" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/data_cnt[0]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__689" port: "I[2]" }
	terminal	{ cell: "LUT__831" port: "I[1]" }
 }
net {
	name: "n301"
	terminal	{ cell: "LUT__830" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/data_cnt[0]~FF" port: "CE" }
 }
net {
	name: "n300"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/data_cnt[0]~FF" port: "O" }
	terminal	{ cell: "LUT__830" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data2"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data2~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data3~FF" port: "I[1]" }
	terminal	{ cell: "LUT__824" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data1"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data1~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data2~FF" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[0]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[0]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[0]~FF" port: "I[1]" }
 }
net {
	name: "n306"
	terminal	{ cell: "LUT__831" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[0]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[1]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[2]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[3]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[4]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[5]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[6]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[7]~FF" port: "CE" }
 }
net {
	name: "n307"
	terminal	{ cell: "LUT__832" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data0~FF" port: "CE" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[0]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[0]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[1]~FF" port: "I[1]" }
 }
net {
	name: "n581"
	terminal	{ cell: "LUT__833" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[1]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[2]~FF" port: "I[2]" }
 }
net {
	name: "n582"
	terminal	{ cell: "LUT__834" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[1]~FF" port: "I[1]" }
 }
net {
	name: "n583"
	terminal	{ cell: "LUT__835" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[1]~FF" port: "I[2]" }
 }
net {
	name: "n584"
	terminal	{ cell: "LUT__836" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[1]~FF" port: "I[3]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[2]~FF" port: "I[3]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[6]~FF" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[1]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__727" port: "I[1]" }
	terminal	{ cell: "LUT__744" port: "I[2]" }
	terminal	{ cell: "LUT__833" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[9]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[9]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[10]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[9]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__735" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[8]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[8]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[10]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[9]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[8]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__735" port: "I[1]" }
 }
net {
	name: "n586"
	terminal	{ cell: "LUT__839" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[10]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[9]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[8]~FF" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[10]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[10]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[10]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__734" port: "I[0]" }
	terminal	{ cell: "LUT__741" port: "I[0]" }
 }
net {
	name: "n531"
	terminal	{ cell: "LUT__756" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutSlave~FF" port: "I[0]" }
	terminal	{ cell: "LUT__760" port: "I[0]" }
	terminal	{ cell: "LUT__845" port: "I[2]" }
	terminal	{ cell: "LUT__1088" port: "I[0]" }
 }
net {
	name: "n587"
	terminal	{ cell: "LUT__841" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutSlave~FF" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutSlave"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutSlave~FF" port: "O_seq" }
	terminal	{ cell: "LUT__751" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[0]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[0]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[0]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[1]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[2]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__746" port: "I[0]" }
 }
net {
	name: "n314"
	terminal	{ cell: "LUT__1089" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[0]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[1]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[2]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[3]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[4]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[5]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[6]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[7]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[8]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[9]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[10]~FF" port: "RE" }
 }
net {
	name: "n588"
	terminal	{ cell: "LUT__845" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/wait_uc~FF" port: "I[0]" }
 }
net {
	name: "n534"
	terminal	{ cell: "LUT__759" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/wait_uc~FF" port: "I[1]" }
	terminal	{ cell: "LUT__760" port: "I[2]" }
 }
net {
	name: "n589"
	terminal	{ cell: "LUT__846" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/wait_uc~FF" port: "I[2]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/wait_uc"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/wait_uc~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__763" port: "I[1]" }
	terminal	{ cell: "LUT__846" port: "I[2]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[6]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[6]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[7]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[6]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__734" port: "I[1]" }
	terminal	{ cell: "LUT__742" port: "I[0]" }
	terminal	{ cell: "LUT__797" port: "I[3]" }
	terminal	{ cell: "LUT__839" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[5]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[5]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[7]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[6]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[5]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__735" port: "I[3]" }
	terminal	{ cell: "LUT__839" port: "I[2]" }
 }
net {
	name: "n585"
	terminal	{ cell: "LUT__838" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[7]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[6]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__839" port: "I[3]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[7]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[7]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[7]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__735" port: "I[2]" }
	terminal	{ cell: "LUT__839" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[4]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[4]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[4]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__734" port: "I[2]" }
	terminal	{ cell: "LUT__742" port: "I[2]" }
	terminal	{ cell: "LUT__797" port: "I[0]" }
	terminal	{ cell: "LUT__838" port: "I[0]" }
 }
net {
	name: "n567"
	terminal	{ cell: "LUT__803" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__805" port: "I[0]" }
	terminal	{ cell: "LUT__838" port: "I[1]" }
 }
net {
	name: "n591"
	terminal	{ cell: "LUT__853" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[0]~FF" port: "I[0]" }
 }
net {
	name: "n593"
	terminal	{ cell: "LUT__855" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[0]~FF" port: "I[1]" }
 }
net {
	name: "n599"
	terminal	{ cell: "LUT__861" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[0]~FF" port: "I[2]" }
 }
net {
	name: "n601"
	terminal	{ cell: "LUT__863" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[0]~FF" port: "I[3]" }
 }
net {
	name: "n322"
	terminal	{ cell: "LUT__766" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[0]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[1]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[2]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[3]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[4]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[5]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[6]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[7]~FF" port: "RE" }
	terminal	{ cell: "LUT__767" port: "I[1]" }
	terminal	{ cell: "LUT__890" port: "I[0]" }
	terminal	{ cell: "LUT__892" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[0]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[0]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__761" port: "I[1]" }
	terminal	{ cell: "LUT__852" port: "I[0]" }
	terminal	{ cell: "LUT__853" port: "I[0]" }
	terminal	{ cell: "LUT__854" port: "I[0]" }
	terminal	{ cell: "LUT__856" port: "I[0]" }
	terminal	{ cell: "LUT__858" port: "I[0]" }
	terminal	{ cell: "LUT__922" port: "I[1]" }
	terminal	{ cell: "LUT__927" port: "I[0]" }
	terminal	{ cell: "LUT__942" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[2]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[2]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[3]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[2]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__733" port: "I[1]" }
	terminal	{ cell: "LUT__797" port: "I[2]" }
	terminal	{ cell: "LUT__803" port: "I[2]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[1]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[1]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[3]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[2]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__736" port: "I[1]" }
	terminal	{ cell: "LUT__741" port: "I[1]" }
	terminal	{ cell: "LUT__803" port: "I[3]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[3]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[3]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[3]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__733" port: "I[0]" }
	terminal	{ cell: "LUT__797" port: "I[1]" }
	terminal	{ cell: "LUT__803" port: "I[1]" }
 }
net {
	name: "n325"
	terminal	{ cell: "LUT__867" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detect_start_pulse~FF" port: "CE" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detect_start_pulse"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detect_start_pulse~FF" port: "O_seq" }
	terminal	{ cell: "LUT__852" port: "I[1]" }
	terminal	{ cell: "LUT__940" port: "I[0]" }
 }
net {
	name: "n327"
	terminal	{ cell: "LUT__869" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[0]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[1]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[2]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[3]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[4]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[5]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[6]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[7]~FF" port: "CE" }
	terminal	{ cell: "LUT__890" port: "I[1]" }
	terminal	{ cell: "LUT__891" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[0]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[0]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__845" port: "I[1]" }
	terminal	{ cell: "LUT__925" port: "I[0]" }
	terminal	{ cell: "LUT__1090" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_wr_data0[1]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_wr_data0[1]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/uc_wr_data_p1~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[3]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__808" port: "I[1]" }
	terminal	{ cell: "LUT__870" port: "I[0]" }
	terminal	{ cell: "LUT__900" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/uc_wr_data_p1"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/uc_wr_data_p1~FF" port: "O_seq" }
	terminal	{ cell: "LUT__870" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[2]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[2]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[2]~FF" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[1]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[1]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[2]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[1]~FF" port: "I[1]" }
 }
net {
	name: "n602"
	terminal	{ cell: "LUT__870" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[2]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[1]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[0]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[3]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[4]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[5]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[6]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[7]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__874" port: "I[1]" }
 }
net {
	name: "n330"
	terminal	{ cell: "LUT__874" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[2]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[1]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[0]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[3]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[4]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[5]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[6]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[7]~FF" port: "CE" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[2]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[2]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[3]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[2]~FF" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[1]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[1]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[1]~FF" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[0]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[0]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[1]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[0]~FF" port: "I[1]" }
 }
net {
	name: "n335"
	terminal	{ cell: "LUT__809" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[0]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[1]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[2]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[3]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[4]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[5]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[6]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[7]~FF" port: "CE" }
	terminal	{ cell: "LUT__810" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[0]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[0]~FF" port: "I[1]" }
 }
net {
	name: "n337"
	terminal	{ cell: "LUT__879" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[1]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[0]~FF" port: "RE" }
 }
net {
	name: "n339"
	terminal	{ cell: "LUT__882" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/arb_lost~FF" port: "CE" }
 }
net {
	name: "n340"
	terminal	{ cell: "LUT__775" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/arb_lost~FF" port: "RE" }
	terminal	{ cell: "LUT__777" port: "I[1]" }
 }
net {
	name: "n540"
	terminal	{ cell: "LUT__771" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__778" port: "I[0]" }
 }
net {
	name: "n516"
	terminal	{ cell: "LUT__740" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[2]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__743" port: "I[1]" }
	terminal	{ cell: "LUT__834" port: "I[2]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[2]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__726" port: "I[2]" }
	terminal	{ cell: "LUT__737" port: "I[1]" }
	terminal	{ cell: "LUT__811" port: "I[2]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[7]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__772" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[0]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[0]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBSR[7]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[0]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[1]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[2]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__795" port: "I[3]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[1]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[1]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBSR[7]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[1]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[2]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__795" port: "I[1]" }
 }
net {
	name: "n533"
	terminal	{ cell: "LUT__758" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBSR[7]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[7]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__759" port: "I[2]" }
	terminal	{ cell: "LUT__852" port: "I[2]" }
	terminal	{ cell: "LUT__860" port: "I[1]" }
	terminal	{ cell: "LUT__863" port: "I[2]" }
	terminal	{ cell: "LUT__869" port: "I[1]" }
	terminal	{ cell: "LUT__873" port: "I[2]" }
	terminal	{ cell: "LUT__897" port: "I[1]" }
	terminal	{ cell: "LUT__917" port: "I[1]" }
	terminal	{ cell: "LUT__919" port: "I[0]" }
	terminal	{ cell: "LUT__923" port: "I[0]" }
	terminal	{ cell: "LUT__926" port: "I[1]" }
	terminal	{ cell: "LUT__928" port: "I[1]" }
	terminal	{ cell: "LUT__929" port: "I[1]" }
	terminal	{ cell: "LUT__932" port: "I[0]" }
	terminal	{ cell: "LUT__940" port: "I[1]" }
	terminal	{ cell: "LUT__942" port: "I[2]" }
	terminal	{ cell: "LUT__1088" port: "I[3]" }
 }
net {
	name: "n606"
	terminal	{ cell: "LUT__885" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBSR[7]~FF" port: "I[3]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[6]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__740" port: "I[1]" }
	terminal	{ cell: "LUT__771" port: "I[3]" }
	terminal	{ cell: "LUT__772" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/mbcr_write0[1]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/mbcr_write0[1]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr1~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr2~FF" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr1"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr1~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr2~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/msta~FF" port: "CE" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr2"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr2~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/rep_start~FF" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[2]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[2]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/rep_start~FF" port: "I[1]" }
	terminal	{ cell: "LUT__781" port: "I[0]" }
	terminal	{ cell: "LUT__969" port: "I[0]" }
 }
net {
	name: "n348"
	terminal	{ cell: "LUT__890" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/rep_start~FF" port: "CE" }
 }
net {
	name: "n349"
	terminal	{ cell: "LUT__891" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/rep_start~FF" port: "RE" }
 }
net {
	name: "n347"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/rep_start~FF" port: "O" }
	terminal	{ cell: "LUT__890" port: "I[2]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/rep_start"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/rep_start~FF" port: "O_seq" }
	terminal	{ cell: "LUT__732" port: "I[0]" }
	terminal	{ cell: "LUT__770" port: "I[1]" }
	terminal	{ cell: "LUT__834" port: "I[1]" }
	terminal	{ cell: "LUT__873" port: "I[0]" }
	terminal	{ cell: "LUT__895" port: "I[2]" }
	terminal	{ cell: "LUT__916" port: "I[1]" }
 }
net {
	name: "n351"
	terminal	{ cell: "LUT__892" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_busy~FF" port: "CE" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbbS0"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbbS0~FF" port: "O_seq" }
	terminal	{ cell: "LUT__894" port: "I[1]" }
 }
net {
	name: "n352"
	terminal	{ cell: "LUT__896" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_arb_lost~FF" port: "CE" }
 }
net {
	name: "n353"
	terminal	{ cell: "LUT__893" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_arb_lost~FF" port: "RE" }
	terminal	{ cell: "LUT__896" port: "I[0]" }
 }
net {
	name: "n354"
	terminal	{ cell: "LUT__897" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_rxak~FF" port: "CE" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[5]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[5]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/msta~FF" port: "I[1]" }
	terminal	{ cell: "LUT__779" port: "I[2]" }
 }
net {
	name: "n358"
	terminal	{ cell: "LUT__898" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/msta~FF" port: "RE" }
 }
net {
	name: "n525"
	terminal	{ cell: "LUT__749" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[1]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[2]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__752" port: "I[0]" }
	terminal	{ cell: "LUT__763" port: "I[2]" }
 }
net {
	name: "n526"
	terminal	{ cell: "LUT__750" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[1]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__752" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[1]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__728" port: "I[1]" }
	terminal	{ cell: "LUT__750" port: "I[2]" }
	terminal	{ cell: "LUT__762" port: "I[1]" }
	terminal	{ cell: "LUT__763" port: "I[0]" }
	terminal	{ cell: "LUT__902" port: "I[1]" }
 }
net {
	name: "n609"
	terminal	{ cell: "LUT__900" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[2]~FF" port: "I[3]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[2]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__728" port: "I[2]" }
	terminal	{ cell: "LUT__750" port: "I[1]" }
	terminal	{ cell: "LUT__761" port: "I[3]" }
	terminal	{ cell: "LUT__762" port: "I[2]" }
	terminal	{ cell: "LUT__846" port: "I[0]" }
	terminal	{ cell: "LUT__902" port: "I[2]" }
 }
net {
	name: "n610"
	terminal	{ cell: "LUT__902" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[3]~FF" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[3]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__728" port: "I[0]" }
	terminal	{ cell: "LUT__762" port: "I[0]" }
	terminal	{ cell: "LUT__902" port: "I[3]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[1]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[1]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[1]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[2]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__746" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[2]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[2]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[2]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[3]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__746" port: "I[2]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[3]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[3]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[3]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__746" port: "I[3]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[4]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[4]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[4]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[5]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__748" port: "I[0]" }
	terminal	{ cell: "LUT__909" port: "I[0]" }
 }
net {
	name: "n522"
	terminal	{ cell: "LUT__746" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[4]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[5]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[6]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__749" port: "I[0]" }
	terminal	{ cell: "LUT__841" port: "I[0]" }
	terminal	{ cell: "LUT__912" port: "I[2]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[5]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[5]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[5]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__748" port: "I[1]" }
	terminal	{ cell: "LUT__909" port: "I[1]" }
 }
net {
	name: "n611"
	terminal	{ cell: "LUT__909" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[6]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[7]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__912" port: "I[3]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[6]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[6]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[6]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[7]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__748" port: "I[2]" }
	terminal	{ cell: "LUT__912" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[7]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[7]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[7]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__748" port: "I[3]" }
	terminal	{ cell: "LUT__912" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[8]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[8]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[8]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[9]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[10]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__747" port: "I[0]" }
 }
net {
	name: "n612"
	terminal	{ cell: "LUT__912" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[8]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[9]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[10]~FF" port: "I[2]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[9]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[9]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[9]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[10]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__747" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[10]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[10]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[10]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__747" port: "I[2]" }
 }
net {
	name: "n617"
	terminal	{ cell: "LUT__920" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[1]~FF" port: "I[0]" }
 }
net {
	name: "n590"
	terminal	{ cell: "LUT__852" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[1]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__853" port: "I[2]" }
 }
net {
	name: "n616"
	terminal	{ cell: "LUT__919" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[2]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[4]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[5]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[6]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__920" port: "I[2]" }
	terminal	{ cell: "LUT__930" port: "I[0]" }
 }
net {
	name: "n618"
	terminal	{ cell: "LUT__922" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[2]~FF" port: "I[1]" }
 }
net {
	name: "n596"
	terminal	{ cell: "LUT__858" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[2]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[3]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__861" port: "I[1]" }
	terminal	{ cell: "LUT__863" port: "I[3]" }
	terminal	{ cell: "LUT__1090" port: "I[2]" }
 }
net {
	name: "n619"
	terminal	{ cell: "LUT__923" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[2]~FF" port: "I[3]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[6]~FF" port: "I[3]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[2]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__756" port: "I[1]" }
	terminal	{ cell: "LUT__810" port: "I[0]" }
	terminal	{ cell: "LUT__856" port: "I[2]" }
	terminal	{ cell: "LUT__858" port: "I[2]" }
	terminal	{ cell: "LUT__918" port: "I[3]" }
	terminal	{ cell: "LUT__927" port: "I[2]" }
 }
net {
	name: "n620"
	terminal	{ cell: "LUT__925" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[3]~FF" port: "I[0]" }
 }
net {
	name: "n621"
	terminal	{ cell: "LUT__926" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[3]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[5]~FF" port: "I[1]" }
 }
net {
	name: "n625"
	terminal	{ cell: "LUT__930" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[3]~FF" port: "I[3]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[3]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__855" port: "I[0]" }
	terminal	{ cell: "LUT__856" port: "I[3]" }
	terminal	{ cell: "LUT__872" port: "I[2]" }
	terminal	{ cell: "LUT__918" port: "I[2]" }
	terminal	{ cell: "LUT__927" port: "I[3]" }
 }
net {
	name: "n623"
	terminal	{ cell: "LUT__928" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__930" port: "I[1]" }
 }
net {
	name: "n626"
	terminal	{ cell: "LUT__932" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[4]~FF" port: "I[2]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[4]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__756" port: "I[3]" }
	terminal	{ cell: "LUT__804" port: "I[1]" }
	terminal	{ cell: "LUT__809" port: "I[0]" }
	terminal	{ cell: "LUT__845" port: "I[0]" }
	terminal	{ cell: "LUT__855" port: "I[1]" }
	terminal	{ cell: "LUT__857" port: "I[0]" }
	terminal	{ cell: "LUT__882" port: "I[1]" }
	terminal	{ cell: "LUT__918" port: "I[0]" }
	terminal	{ cell: "LUT__929" port: "I[0]" }
	terminal	{ cell: "LUT__932" port: "I[1]" }
	terminal	{ cell: "LUT__934" port: "I[1]" }
 }
net {
	name: "n648"
	terminal	{ cell: "LUT__1091" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[5]~FF" port: "I[0]" }
 }
net {
	name: "n628"
	terminal	{ cell: "LUT__935" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[5]~FF" port: "I[3]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[6]~FF" port: "I[1]" }
 }
net {
	name: "n595"
	terminal	{ cell: "LUT__857" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[6]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[7]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__861" port: "I[0]" }
	terminal	{ cell: "LUT__1091" port: "I[2]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[6]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__757" port: "I[1]" }
	terminal	{ cell: "LUT__809" port: "I[1]" }
	terminal	{ cell: "LUT__857" port: "I[2]" }
 }
net {
	name: "n629"
	terminal	{ cell: "LUT__938" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[7]~FF" port: "I[3]" }
 }
net {
	name: "n380"
	terminal	{ cell: "LUT__940" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[0]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[1]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[2]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[3]~FF" port: "CE" }
 }
net {
	name: "n381"
	terminal	{ cell: "LUT__942" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[0]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[1]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[2]~FF" port: "RE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[3]~FF" port: "RE" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[2]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[2]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[2]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[3]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__795" port: "I[2]" }
	terminal	{ cell: "LUT__885" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[3]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[3]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[3]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__795" port: "I[0]" }
	terminal	{ cell: "LUT__885" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[1]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[1]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__755" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[2]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[2]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__755" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[3]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[3]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__755" port: "I[2]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[4]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[4]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__754" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[5]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[5]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__755" port: "I[3]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[6]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[6]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__754" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[7]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__754" port: "I[2]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[3]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[3]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[3]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[5]~FF" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[3]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[3]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[4]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[3]~FF" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[4]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[4]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[4]~FF" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[4]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[4]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[5]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[4]~FF" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[5]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[5]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[6]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[5]~FF" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[6]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[6]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[6]~FF" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[6]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[6]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[7]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[6]~FF" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[7]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[7]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[7]~FF" port: "I[0]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[1]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[1]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[1]~FF" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[2]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[2]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[2]~FF" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[3]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[3]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[3]~FF" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[4]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[4]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[4]~FF" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[5]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[5]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[5]~FF" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[6]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[6]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[6]~FF" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[7]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[7]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[7]~FF" port: "I[1]" }
 }
net {
	name: "n497"
	terminal	{ cell: "LUT__714" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[1]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__715" port: "I[2]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[1]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[1]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__681" port: "I[0]" }
	terminal	{ cell: "LUT__683" port: "I[1]" }
	terminal	{ cell: "LUT__688" port: "I[3]" }
	terminal	{ cell: "LUT__709" port: "I[2]" }
	terminal	{ cell: "LUT__710" port: "I[0]" }
	terminal	{ cell: "LUT__716" port: "I[1]" }
	terminal	{ cell: "LUT__717" port: "I[2]" }
	terminal	{ cell: "LUT__721" port: "I[2]" }
	terminal	{ cell: "LUT__724" port: "I[3]" }
	terminal	{ cell: "LUT__782" port: "I[1]" }
	terminal	{ cell: "LUT__784" port: "I[0]" }
	terminal	{ cell: "LUT__788" port: "I[2]" }
	terminal	{ cell: "LUT__813" port: "I[0]" }
	terminal	{ cell: "LUT__819" port: "I[3]" }
	terminal	{ cell: "LUT__822" port: "I[1]" }
	terminal	{ cell: "LUT__829" port: "I[1]" }
	terminal	{ cell: "LUT__951" port: "I[3]" }
	terminal	{ cell: "LUT__955" port: "I[3]" }
	terminal	{ cell: "LUT__957" port: "I[3]" }
	terminal	{ cell: "LUT__958" port: "I[0]" }
	terminal	{ cell: "LUT__967" port: "I[1]" }
	terminal	{ cell: "LUT__970" port: "I[2]" }
 }
net {
	name: "n631"
	terminal	{ cell: "LUT__951" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[1]~FF" port: "I[2]" }
 }
net {
	name: "n632"
	terminal	{ cell: "LUT__953" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__972" port: "I[0]" }
	terminal	{ cell: "LUT__978" port: "I[2]" }
 }
net {
	name: "n554"
	terminal	{ cell: "LUT__787" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__792" port: "I[0]" }
 }
net {
	name: "n556"
	terminal	{ cell: "LUT__789" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[2]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__792" port: "I[1]" }
 }
net {
	name: "n633"
	terminal	{ cell: "LUT__955" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[3]~FF" port: "I[1]" }
 }
net {
	name: "n500"
	terminal	{ cell: "LUT__717" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[3]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__718" port: "I[3]" }
 }
net {
	name: "n634"
	terminal	{ cell: "LUT__957" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[1]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[2]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[3]~FF" port: "I[1]" }
 }
net {
	name: "n636"
	terminal	{ cell: "LUT__959" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[1]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[2]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[3]~FF" port: "I[2]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[7]~FF" port: "I[0]" }
 }
net {
	name: "n407"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[1]~FF" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[6]~FF" port: "I[0]" }
 }
net {
	name: "n409"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[2]~FF" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[4]~FF" port: "I[0]" }
 }
net {
	name: "n413"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[7]~FF" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[4]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[6]~FF" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_slave_addr0[4]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_slave_addr0[4]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__754" port: "I[3]" }
 }
net {
	name: "n635"
	terminal	{ cell: "LUT__958" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[2]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__959" port: "I[2]" }
 }
net {
	name: "n415"
	terminal	{ cell: "LUT__972" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[2]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[3]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[4]~FF" port: "CE" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[5]~FF" port: "CE" }
 }
net {
	name: "n416"
	terminal	{ cell: "LUT__968" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[2]~FF" port: "RE" }
	terminal	{ cell: "LUT__972" port: "I[1]" }
	terminal	{ cell: "LUT__974" port: "I[1]" }
 }
net {
	name: "n414"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[2]~FF" port: "O" }
	terminal	{ cell: "LUT__971" port: "I[3]" }
	terminal	{ cell: "LUT__974" port: "I[0]" }
 }
net {
	name: "n638"
	terminal	{ cell: "LUT__969" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__971" port: "I[0]" }
 }
net {
	name: "n550"
	terminal	{ cell: "LUT__783" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__786" port: "I[2]" }
	terminal	{ cell: "LUT__953" port: "I[1]" }
	terminal	{ cell: "LUT__971" port: "I[1]" }
 }
net {
	name: "n639"
	terminal	{ cell: "LUT__970" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[3]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__971" port: "I[2]" }
 }
net {
	name: "n418"
	terminal	{ cell: "LUT__974" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[3]~FF" port: "RE" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[3]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__779" port: "I[0]" }
	terminal	{ cell: "LUT__804" port: "I[0]" }
	terminal	{ cell: "LUT__841" port: "I[3]" }
 }
net {
	name: "n640"
	terminal	{ cell: "LUT__971" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[4]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[5]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__972" port: "I[2]" }
	terminal	{ cell: "LUT__978" port: "I[3]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[4]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__682" port: "I[1]" }
	terminal	{ cell: "LUT__779" port: "I[1]" }
	terminal	{ cell: "LUT__925" port: "I[2]" }
	terminal	{ cell: "LUT__1090" port: "I[1]" }
 }
net {
	name: "n573"
	terminal	{ cell: "LUT__813" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[5]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__814" port: "I[2]" }
 }
net {
	name: "n421"
	terminal	{ cell: "LUT__977" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[5]~FF" port: "RE" }
 }
net {
	name: "n422"
	terminal	{ cell: "LUT__978" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[6]~FF" port: "CE" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_rd_data0[1]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_rd_data0[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__761" port: "I[2]" }
	terminal	{ cell: "LUT__808" port: "I[2]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[1]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__712" port: "I[0]" }
	terminal	{ cell: "LUT__827" port: "I[2]" }
	terminal	{ cell: "LUT__983" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[2]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[2]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__712" port: "I[1]" }
	terminal	{ cell: "LUT__828" port: "I[0]" }
	terminal	{ cell: "LUT__986" port: "I[0]" }
 }
net {
	name: "n641"
	terminal	{ cell: "LUT__983" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[2]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__986" port: "I[2]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[3]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[3]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__712" port: "I[2]" }
	terminal	{ cell: "LUT__828" port: "I[1]" }
	terminal	{ cell: "LUT__986" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[4]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[4]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[5]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__711" port: "I[0]" }
	terminal	{ cell: "LUT__989" port: "I[0]" }
 }
net {
	name: "n642"
	terminal	{ cell: "LUT__986" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[4]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__989" port: "I[2]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[5]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[5]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__711" port: "I[1]" }
	terminal	{ cell: "LUT__989" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[6]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[6]~FF" port: "I[0]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[7]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__711" port: "I[2]" }
 }
net {
	name: "n643"
	terminal	{ cell: "LUT__989" port: "O" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[6]~FF" port: "I[1]" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[7]~FF" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[7]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[7]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__711" port: "I[3]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[1]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[1]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[2]~FF" port: "I[1]" }
 }
net {
	name: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[2]"
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[2]~FF" port: "O_seq" }
	terminal	{ cell: "u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[3]~FF" port: "I[1]" }
 }
net {
	name: "clk"
	gbuf_driven: true
	terminal	{ cell: "clk" port: "inpad" }
	terminal	{ cell: "CLKBUF__0" port: "IO_in" }
 }
net {
	name: "sda_oe"
	terminal	{ cell: "LUT__994" port: "O" }
	terminal	{ cell: "sda_oe" port: "outpad" }
 }
net {
	name: "scl_oe"
	terminal	{ cell: "LUT__995" port: "O" }
	terminal	{ cell: "scl_oe" port: "outpad" }
 }
net {
	name: "n446"
	terminal	{ cell: "LUT__644" port: "O" }
	terminal	{ cell: "LUT__645" port: "I[3]" }
	terminal	{ cell: "LUT__651" port: "I[1]" }
	terminal	{ cell: "LUT__689" port: "I[1]" }
 }
net {
	name: "n460"
	terminal	{ cell: "LUT__670" port: "O" }
	terminal	{ cell: "LUT__672" port: "I[0]" }
	terminal	{ cell: "LUT__674" port: "I[1]" }
 }
net {
	name: "n461"
	terminal	{ cell: "LUT__671" port: "O" }
	terminal	{ cell: "LUT__672" port: "I[3]" }
	terminal	{ cell: "LUT__694" port: "I[2]" }
	terminal	{ cell: "LUT__704" port: "I[0]" }
 }
net {
	name: "n466"
	terminal	{ cell: "LUT__678" port: "O" }
	terminal	{ cell: "LUT__679" port: "I[0]" }
	terminal	{ cell: "LUT__700" port: "I[0]" }
 }
net {
	name: "n468"
	terminal	{ cell: "LUT__681" port: "O" }
	terminal	{ cell: "LUT__684" port: "I[0]" }
 }
net {
	name: "n469"
	terminal	{ cell: "LUT__682" port: "O" }
	terminal	{ cell: "LUT__684" port: "I[1]" }
 }
net {
	name: "n471"
	terminal	{ cell: "LUT__684" port: "O" }
	terminal	{ cell: "LUT__686" port: "I[1]" }
 }
net {
	name: "n472"
	terminal	{ cell: "LUT__685" port: "O" }
	terminal	{ cell: "LUT__686" port: "I[3]" }
 }
net {
	name: "n476"
	terminal	{ cell: "LUT__689" port: "O" }
	terminal	{ cell: "LUT__695" port: "I[0]" }
 }
net {
	name: "n477"
	terminal	{ cell: "LUT__690" port: "O" }
	terminal	{ cell: "LUT__691" port: "I[1]" }
 }
net {
	name: "n478"
	terminal	{ cell: "LUT__691" port: "O" }
	terminal	{ cell: "LUT__695" port: "I[2]" }
 }
net {
	name: "n479"
	terminal	{ cell: "LUT__692" port: "O" }
	terminal	{ cell: "LUT__694" port: "I[0]" }
	terminal	{ cell: "LUT__698" port: "I[1]" }
 }
net {
	name: "n480"
	terminal	{ cell: "LUT__693" port: "O" }
	terminal	{ cell: "LUT__694" port: "I[1]" }
	terminal	{ cell: "LUT__698" port: "I[2]" }
 }
net {
	name: "n481"
	terminal	{ cell: "LUT__694" port: "O" }
	terminal	{ cell: "LUT__695" port: "I[3]" }
 }
net {
	name: "n485"
	terminal	{ cell: "LUT__699" port: "O" }
	terminal	{ cell: "LUT__700" port: "I[2]" }
 }
net {
	name: "n490"
	terminal	{ cell: "LUT__707" port: "O" }
	terminal	{ cell: "LUT__708" port: "I[1]" }
	terminal	{ cell: "LUT__714" port: "I[3]" }
	terminal	{ cell: "LUT__716" port: "I[0]" }
	terminal	{ cell: "LUT__723" port: "I[1]" }
	terminal	{ cell: "LUT__785" port: "I[1]" }
	terminal	{ cell: "LUT__787" port: "I[1]" }
	terminal	{ cell: "LUT__955" port: "I[2]" }
	terminal	{ cell: "LUT__959" port: "I[3]" }
	terminal	{ cell: "LUT__967" port: "I[0]" }
 }
net {
	name: "n493"
	terminal	{ cell: "LUT__710" port: "O" }
	terminal	{ cell: "LUT__715" port: "I[1]" }
	terminal	{ cell: "LUT__790" port: "I[1]" }
 }
net {
	name: "n494"
	terminal	{ cell: "LUT__711" port: "O" }
	terminal	{ cell: "LUT__714" port: "I[1]" }
	terminal	{ cell: "LUT__783" port: "I[0]" }
	terminal	{ cell: "LUT__815" port: "I[2]" }
	terminal	{ cell: "LUT__828" port: "I[2]" }
 }
net {
	name: "n495"
	terminal	{ cell: "LUT__712" port: "O" }
	terminal	{ cell: "LUT__714" port: "I[2]" }
	terminal	{ cell: "LUT__783" port: "I[1]" }
	terminal	{ cell: "LUT__815" port: "I[3]" }
 }
net {
	name: "n496"
	terminal	{ cell: "LUT__713" port: "O" }
	terminal	{ cell: "LUT__714" port: "I[0]" }
	terminal	{ cell: "LUT__781" port: "I[3]" }
	terminal	{ cell: "LUT__953" port: "I[2]" }
 }
net {
	name: "n499"
	terminal	{ cell: "LUT__716" port: "O" }
	terminal	{ cell: "LUT__719" port: "I[1]" }
 }
net {
	name: "n501"
	terminal	{ cell: "LUT__718" port: "O" }
	terminal	{ cell: "LUT__719" port: "I[3]" }
 }
net {
	name: "n504"
	terminal	{ cell: "LUT__724" port: "O" }
	terminal	{ cell: "LUT__725" port: "I[1]" }
 }
net {
	name: "n508"
	terminal	{ cell: "LUT__732" port: "O" }
	terminal	{ cell: "LUT__739" port: "I[0]" }
 }
net {
	name: "n509"
	terminal	{ cell: "LUT__733" port: "O" }
	terminal	{ cell: "LUT__736" port: "I[0]" }
	terminal	{ cell: "LUT__742" port: "I[3]" }
 }
net {
	name: "n510"
	terminal	{ cell: "LUT__734" port: "O" }
	terminal	{ cell: "LUT__736" port: "I[2]" }
	terminal	{ cell: "LUT__805" port: "I[2]" }
 }
net {
	name: "n511"
	terminal	{ cell: "LUT__735" port: "O" }
	terminal	{ cell: "LUT__736" port: "I[3]" }
	terminal	{ cell: "LUT__741" port: "I[2]" }
	terminal	{ cell: "LUT__805" port: "I[1]" }
 }
net {
	name: "n512"
	terminal	{ cell: "LUT__736" port: "O" }
	terminal	{ cell: "LUT__739" port: "I[2]" }
 }
net {
	name: "n513"
	terminal	{ cell: "LUT__737" port: "O" }
	terminal	{ cell: "LUT__738" port: "I[1]" }
	terminal	{ cell: "LUT__744" port: "I[0]" }
	terminal	{ cell: "LUT__774" port: "I[0]" }
 }
net {
	name: "n517"
	terminal	{ cell: "LUT__741" port: "O" }
	terminal	{ cell: "LUT__743" port: "I[2]" }
	terminal	{ cell: "LUT__771" port: "I[2]" }
	terminal	{ cell: "LUT__798" port: "I[1]" }
	terminal	{ cell: "LUT__836" port: "I[0]" }
 }
net {
	name: "n518"
	terminal	{ cell: "LUT__742" port: "O" }
	terminal	{ cell: "LUT__743" port: "I[3]" }
	terminal	{ cell: "LUT__771" port: "I[1]" }
	terminal	{ cell: "LUT__836" port: "I[1]" }
 }
net {
	name: "n520"
	terminal	{ cell: "LUT__744" port: "O" }
	terminal	{ cell: "LUT__745" port: "I[1]" }
 }
net {
	name: "n523"
	terminal	{ cell: "LUT__747" port: "O" }
	terminal	{ cell: "LUT__749" port: "I[1]" }
	terminal	{ cell: "LUT__841" port: "I[1]" }
 }
net {
	name: "n524"
	terminal	{ cell: "LUT__748" port: "O" }
	terminal	{ cell: "LUT__749" port: "I[2]" }
	terminal	{ cell: "LUT__841" port: "I[2]" }
 }
net {
	name: "n527"
	terminal	{ cell: "LUT__751" port: "O" }
	terminal	{ cell: "LUT__752" port: "I[2]" }
 }
net {
	name: "n529"
	terminal	{ cell: "LUT__754" port: "O" }
	terminal	{ cell: "LUT__756" port: "I[0]" }
	terminal	{ cell: "LUT__862" port: "I[0]" }
 }
net {
	name: "n530"
	terminal	{ cell: "LUT__755" port: "O" }
	terminal	{ cell: "LUT__756" port: "I[2]" }
	terminal	{ cell: "LUT__862" port: "I[1]" }
 }
net {
	name: "n532"
	terminal	{ cell: "LUT__757" port: "O" }
	terminal	{ cell: "LUT__760" port: "I[1]" }
	terminal	{ cell: "LUT__845" port: "I[3]" }
	terminal	{ cell: "LUT__1088" port: "I[1]" }
 }
net {
	name: "n537"
	terminal	{ cell: "LUT__762" port: "O" }
	terminal	{ cell: "LUT__763" port: "I[3]" }
	terminal	{ cell: "LUT__1089" port: "I[2]" }
 }
net {
	name: "n539"
	terminal	{ cell: "LUT__770" port: "O" }
	terminal	{ cell: "LUT__771" port: "I[0]" }
 }
net {
	name: "n541"
	terminal	{ cell: "LUT__772" port: "O" }
	terminal	{ cell: "LUT__778" port: "I[1]" }
	terminal	{ cell: "LUT__794" port: "I[1]" }
 }
net {
	name: "n542"
	terminal	{ cell: "LUT__773" port: "O" }
	terminal	{ cell: "LUT__778" port: "I[2]" }
	terminal	{ cell: "LUT__794" port: "I[0]" }
 }
net {
	name: "n545"
	terminal	{ cell: "LUT__777" port: "O" }
	terminal	{ cell: "LUT__778" port: "I[3]" }
 }
net {
	name: "n546"
	terminal	{ cell: "LUT__779" port: "O" }
	terminal	{ cell: "LUT__781" port: "I[1]" }
	terminal	{ cell: "LUT__969" port: "I[1]" }
 }
net {
	name: "n547"
	terminal	{ cell: "LUT__780" port: "O" }
	terminal	{ cell: "LUT__781" port: "I[2]" }
	terminal	{ cell: "LUT__970" port: "I[3]" }
 }
net {
	name: "n548"
	terminal	{ cell: "LUT__781" port: "O" }
	terminal	{ cell: "LUT__786" port: "I[0]" }
 }
net {
	name: "n551"
	terminal	{ cell: "LUT__784" port: "O" }
	terminal	{ cell: "LUT__785" port: "I[2]" }
 }
net {
	name: "n552"
	terminal	{ cell: "LUT__785" port: "O" }
	terminal	{ cell: "LUT__786" port: "I[3]" }
	terminal	{ cell: "LUT__977" port: "I[1]" }
 }
net {
	name: "n555"
	terminal	{ cell: "LUT__788" port: "O" }
	terminal	{ cell: "LUT__789" port: "I[1]" }
 }
net {
	name: "n557"
	terminal	{ cell: "LUT__790" port: "O" }
	terminal	{ cell: "LUT__792" port: "I[2]" }
 }
net {
	name: "n558"
	terminal	{ cell: "LUT__791" port: "O" }
	terminal	{ cell: "LUT__792" port: "I[3]" }
 }
net {
	name: "n561"
	terminal	{ cell: "LUT__795" port: "O" }
	terminal	{ cell: "LUT__796" port: "I[2]" }
	terminal	{ cell: "LUT__801" port: "I[0]" }
	terminal	{ cell: "LUT__919" port: "I[1]" }
 }
net {
	name: "n563"
	terminal	{ cell: "LUT__797" port: "O" }
	terminal	{ cell: "LUT__798" port: "I[2]" }
 }
net {
	name: "n568"
	terminal	{ cell: "LUT__804" port: "O" }
	terminal	{ cell: "LUT__805" port: "I[3]" }
 }
net {
	name: "n570"
	terminal	{ cell: "LUT__808" port: "O" }
	terminal	{ cell: "LUT__811" port: "I[0]" }
 }
net {
	name: "n571"
	terminal	{ cell: "LUT__810" port: "O" }
	terminal	{ cell: "LUT__811" port: "I[1]" }
	terminal	{ cell: "LUT__897" port: "I[0]" }
 }
net {
	name: "n577"
	terminal	{ cell: "LUT__821" port: "O" }
	terminal	{ cell: "LUT__822" port: "I[3]" }
 }
net {
	name: "n578"
	terminal	{ cell: "LUT__827" port: "O" }
	terminal	{ cell: "LUT__828" port: "I[3]" }
 }
net {
	name: "n579"
	terminal	{ cell: "LUT__828" port: "O" }
	terminal	{ cell: "LUT__830" port: "I[1]" }
 }
net {
	name: "n580"
	terminal	{ cell: "LUT__829" port: "O" }
	terminal	{ cell: "LUT__830" port: "I[2]" }
 }
net {
	name: "n592"
	terminal	{ cell: "LUT__854" port: "O" }
	terminal	{ cell: "LUT__855" port: "I[3]" }
	terminal	{ cell: "LUT__882" port: "I[2]" }
 }
net {
	name: "n594"
	terminal	{ cell: "LUT__856" port: "O" }
	terminal	{ cell: "LUT__857" port: "I[3]" }
	terminal	{ cell: "LUT__929" port: "I[2]" }
	terminal	{ cell: "LUT__932" port: "I[2]" }
	terminal	{ cell: "LUT__934" port: "I[3]" }
 }
net {
	name: "n597"
	terminal	{ cell: "LUT__859" port: "O" }
	terminal	{ cell: "LUT__860" port: "I[3]" }
	terminal	{ cell: "LUT__923" port: "I[1]" }
	terminal	{ cell: "LUT__926" port: "I[2]" }
	terminal	{ cell: "LUT__938" port: "I[2]" }
 }
net {
	name: "n598"
	terminal	{ cell: "LUT__860" port: "O" }
	terminal	{ cell: "LUT__861" port: "I[2]" }
 }
net {
	name: "n600"
	terminal	{ cell: "LUT__862" port: "O" }
	terminal	{ cell: "LUT__863" port: "I[1]" }
	terminal	{ cell: "LUT__925" port: "I[1]" }
	terminal	{ cell: "LUT__1091" port: "I[0]" }
 }
net {
	name: "n603"
	terminal	{ cell: "LUT__872" port: "O" }
	terminal	{ cell: "LUT__873" port: "I[1]" }
 }
net {
	name: "n604"
	terminal	{ cell: "LUT__873" port: "O" }
	terminal	{ cell: "LUT__874" port: "I[0]" }
 }
net {
	name: "n605"
	terminal	{ cell: "LUT__881" port: "O" }
	terminal	{ cell: "LUT__882" port: "I[3]" }
 }
net {
	name: "n607"
	terminal	{ cell: "LUT__894" port: "O" }
	terminal	{ cell: "LUT__895" port: "I[1]" }
 }
net {
	name: "n608"
	terminal	{ cell: "LUT__895" port: "O" }
	terminal	{ cell: "LUT__896" port: "I[1]" }
 }
net {
	name: "n613"
	terminal	{ cell: "LUT__916" port: "O" }
	terminal	{ cell: "LUT__917" port: "I[0]" }
	terminal	{ cell: "LUT__928" port: "I[0]" }
	terminal	{ cell: "LUT__941" port: "I[1]" }
 }
net {
	name: "n614"
	terminal	{ cell: "LUT__917" port: "O" }
	terminal	{ cell: "LUT__920" port: "I[0]" }
	terminal	{ cell: "LUT__935" port: "I[0]" }
 }
net {
	name: "n615"
	terminal	{ cell: "LUT__918" port: "O" }
	terminal	{ cell: "LUT__920" port: "I[1]" }
	terminal	{ cell: "LUT__941" port: "I[2]" }
 }
net {
	name: "n622"
	terminal	{ cell: "LUT__927" port: "O" }
	terminal	{ cell: "LUT__928" port: "I[3]" }
 }
net {
	name: "n624"
	terminal	{ cell: "LUT__929" port: "O" }
	terminal	{ cell: "LUT__930" port: "I[2]" }
 }
net {
	name: "n627"
	terminal	{ cell: "LUT__934" port: "O" }
	terminal	{ cell: "LUT__935" port: "I[1]" }
 }
net {
	name: "n630"
	terminal	{ cell: "LUT__941" port: "O" }
	terminal	{ cell: "LUT__942" port: "I[1]" }
 }
net {
	name: "n637"
	terminal	{ cell: "LUT__967" port: "O" }
	terminal	{ cell: "LUT__968" port: "I[1]" }
	terminal	{ cell: "LUT__978" port: "I[0]" }
 }
net {
	name: "n644"
	terminal	{ cell: "LUT__1085" port: "O" }
	terminal	{ cell: "LUT__1086" port: "I[3]" }
 }
net {
	name: "n646"
	terminal	{ cell: "LUT__1088" port: "O" }
	terminal	{ cell: "LUT__1089" port: "I[0]" }
 }
net {
	name: "n647"
	terminal	{ cell: "LUT__1090" port: "O" }
	terminal	{ cell: "LUT__1091" port: "I[3]" }
 }
routability_metrics {
	 lut2_ratio: 0.248619
	 lut3_ratio: 0.276243
	 lut4_ratio: 0.464088
	 avg_pins: 2.814220
	 le_utilization: 0.038380
	 memory_utilization: 0.000000
	 dsp_utilization: 0.000000
	 rent: 0.462828
	 rm: 0.428934
	 routing_utilization: 0.000000
}
