lbl_80BBDC28:
/* 80BBDC28 00000000  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 80BBDC2C 00000004  7C 08 02 A6 */	mflr r0
/* 80BBDC30 00000008  90 01 00 44 */	stw r0, 0x44(r1)
/* 80BBDC34 0000000C  DB E1 00 30 */	stfd f31, 0x30(r1)
/* 80BBDC38 00000010  F3 E1 00 38 */	psq_st f31, 56(r1), 0, 0 /* qr0 */
/* 80BBDC3C 00000014  DB C1 00 20 */	stfd f30, 0x20(r1)
/* 80BBDC40 00000018  F3 C1 00 28 */	psq_st f30, 40(r1), 0, 0 /* qr0 */
/* 80BBDC44 00000000  DB A1 00 10 */	stfd f29, 0x10(r1)
/* 80BBDC48 00000020  F3 A1 00 18 */	psq_st f29, 24(r1), 0, 0 /* qr0 */
/* 80BBDC4C 00000000  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80BBDC50 00000004  7C 9F 23 78 */	mr r31, r4
/* 80BBDC54 00000008  C0 24 00 B0 */	lfs f1, 0xb0(r4)
/* 80BBDC58 0000000C  C0 04 07 BC */	lfs f0, 0x7bc(r4)
/* 80BBDC5C 00000010  EF E1 00 28 */	fsubs f31, f1, f0
/* 80BBDC60 00000014  C0 24 00 B4 */	lfs f1, 0xb4(r4)
/* 80BBDC64 00000018  C0 04 07 C0 */	lfs f0, 0x7c0(r4)
/* 80BBDC68 0000001C  EF C1 00 28 */	fsubs f30, f1, f0
/* 80BBDC6C 00000020  C0 24 00 B8 */	lfs f1, 0xb8(r4)
/* 80BBDC70 00000024  C0 04 07 C4 */	lfs f0, 0x7c4(r4)
/* 80BBDC74 00000028  EF A1 00 28 */	fsubs f29, f1, f0
/* 80BBDC78 0000002C  FC 20 F8 90 */	fmr f1, f31
/* 80BBDC7C 00000030  FC 40 E8 90 */	fmr f2, f29
/* 80BBDC80 00000034  4B FF EB F9 */	bl cM_atan2s__Fff
/* 80BBDC84 00000038  B0 7F 00 D6 */	sth r3, 0xd6(r31)
/* 80BBDC88 0000003C  EC 3F 07 F2 */	fmuls f1, f31, f31
/* 80BBDC8C 00000040  EC 1D 07 72 */	fmuls f0, f29, f29
/* 80BBDC90 00000044  EC 41 00 2A */	fadds f2, f1, f0
/* 80BBDC94 00000048  3C 60 00 00 */	lis r3, lit_3896@ha
/* 80BBDC98 0000004C  C0 03 00 00 */	lfs f0, lit_3896@l(r3)
/* 80BBDC9C 00000074  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 80BBDCA0 00000000  40 81 00 0C */	ble lbl_80BBDCAC
/* 80BBDCA4 00000004  FC 00 10 34 */	frsqrte f0, f2
/* 80BBDCA8 00000008  EC 40 00 B2 */	fmuls f2, f0, f2
lbl_80BBDCAC:
/* 80BBDCAC 00000000  FC 20 F0 90 */	fmr f1, f30
/* 80BBDCB0 00000004  4B FF EB C9 */	bl cM_atan2s__Fff
/* 80BBDCB4 00000008  7C 03 00 D0 */	neg r0, r3
/* 80BBDCB8 0000000C  B0 1F 00 D4 */	sth r0, 0xd4(r31)
/* 80BBDCBC 00000010  E3 E1 00 38 */	psq_l f31, 56(r1), 0, 0 /* qr0 */
/* 80BBDCC0 00000000  CB E1 00 30 */	lfd f31, 0x30(r1)
/* 80BBDCC4 00000018  E3 C1 00 28 */	psq_l f30, 40(r1), 0, 0 /* qr0 */
/* 80BBDCC8 00000000  CB C1 00 20 */	lfd f30, 0x20(r1)
/* 80BBDCCC 00000020  E3 A1 00 18 */	psq_l f29, 24(r1), 0, 0 /* qr0 */
/* 80BBDCD0 00000000  CB A1 00 10 */	lfd f29, 0x10(r1)
/* 80BBDCD4 00000004  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80BBDCD8 00000008  80 01 00 44 */	lwz r0, 0x44(r1)
/* 80BBDCDC 0000000C  7C 08 03 A6 */	mtlr r0
/* 80BBDCE0 00000010  38 21 00 40 */	addi r1, r1, 0x40
/* 80BBDCE4 00000014  4E 80 00 20 */	blr 
