/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [4:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [7:0] celloutsig_0_28z;
  reg [15:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [12:0] celloutsig_0_41z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [21:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [12:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = celloutsig_0_17z[2] ? celloutsig_0_28z[1] : celloutsig_0_30z;
  assign celloutsig_0_6z = celloutsig_0_4z ? celloutsig_0_5z : celloutsig_0_2z;
  assign celloutsig_1_18z = celloutsig_1_6z ? celloutsig_1_5z : celloutsig_1_16z[0];
  assign celloutsig_0_22z = celloutsig_0_4z ? celloutsig_0_6z : celloutsig_0_12z;
  assign celloutsig_1_3z = ~(celloutsig_1_1z & celloutsig_1_2z);
  assign celloutsig_0_40z = ~celloutsig_0_18z;
  assign celloutsig_0_13z = ~celloutsig_0_9z;
  assign celloutsig_1_0z = ~((in_data[154] | in_data[155]) & in_data[117]);
  assign celloutsig_0_8z = ~((celloutsig_0_5z | celloutsig_0_1z) & celloutsig_0_0z);
  assign celloutsig_1_17z = celloutsig_1_11z | ~(celloutsig_1_6z);
  assign celloutsig_1_2z = in_data[181:174] == in_data[122:115];
  assign celloutsig_1_6z = { in_data[125:123], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z } == { in_data[149:147], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_26z = { celloutsig_0_17z[2:1], celloutsig_0_18z, celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_14z } == { celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_8z };
  assign celloutsig_0_5z = in_data[39:36] && { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_4z = { in_data[140], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } && in_data[176:169];
  assign celloutsig_1_12z = { celloutsig_1_7z[11:10], celloutsig_1_5z } && { celloutsig_1_7z[8], celloutsig_1_6z, celloutsig_1_10z };
  assign celloutsig_0_11z = { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z } && { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_14z = { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_12z } && { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } && { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_11z = ! { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_7z = ! { in_data[41:39], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_10z = ! { in_data[63:59], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_25z = { celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_11z } < { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_0_30z = celloutsig_0_15z & ~(celloutsig_0_26z);
  assign celloutsig_0_4z = in_data[65:53] !== { in_data[82:76], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_49z = { celloutsig_0_33z, celloutsig_0_24z } !== { celloutsig_0_41z[12:9], celloutsig_0_12z };
  assign celloutsig_0_9z = { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z } !== { in_data[24:23], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_13z } !== { celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_0_21z = { celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_16z } !== { in_data[53:50], celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_27z = { celloutsig_0_25z, celloutsig_0_26z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_15z } !== { celloutsig_0_17z[3:1], celloutsig_0_14z, celloutsig_0_19z };
  assign celloutsig_1_9z = ~ { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_35z = & { celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_1z = & in_data[152:147];
  assign celloutsig_0_2z = & in_data[95:91];
  assign celloutsig_0_0z = in_data[88] & in_data[48];
  assign celloutsig_1_19z = celloutsig_1_14z[20] & celloutsig_1_17z;
  assign celloutsig_0_1z = in_data[82] & celloutsig_0_0z;
  assign celloutsig_0_19z = celloutsig_0_11z & celloutsig_0_15z;
  assign celloutsig_0_24z = celloutsig_0_1z & celloutsig_0_10z;
  assign celloutsig_1_5z = | { celloutsig_1_4z, in_data[119:106] };
  assign celloutsig_1_10z = | { celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_20z = ~^ in_data[55:25];
  assign celloutsig_1_16z = { in_data[173:172], celloutsig_1_4z, celloutsig_1_1z } >> in_data[164:161];
  assign celloutsig_1_8z = { in_data[134:133], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z } << { in_data[169:166], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_14z = { in_data[171:156], celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } << { in_data[160:142], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_0_28z = { in_data[59:54], celloutsig_0_0z, celloutsig_0_12z } >> { celloutsig_0_26z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_14z };
  assign celloutsig_0_33z = { celloutsig_0_1z, celloutsig_0_27z, celloutsig_0_15z, celloutsig_0_13z } >>> { celloutsig_0_29z[12:11], celloutsig_0_32z, celloutsig_0_11z };
  assign celloutsig_0_17z = { celloutsig_0_16z[1:0], celloutsig_0_7z, celloutsig_0_9z } >>> { celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_50z = { celloutsig_0_29z[4:0], celloutsig_0_13z, celloutsig_0_6z } ~^ { celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_26z };
  always_latch
    if (clkin_data[64]) celloutsig_1_7z = 13'h0000;
    else if (clkin_data[0]) celloutsig_1_7z = in_data[134:122];
  always_latch
    if (clkin_data[32]) celloutsig_0_16z = 5'h00;
    else if (!celloutsig_1_18z) celloutsig_0_16z = { celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_9z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_29z = 16'h0000;
    else if (!celloutsig_1_18z) celloutsig_0_29z = { celloutsig_0_28z[7:2], celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_6z };
  assign celloutsig_0_12z = ~((celloutsig_0_1z & in_data[57]) | (celloutsig_0_6z & celloutsig_0_7z));
  assign celloutsig_0_18z = ~((celloutsig_0_10z & celloutsig_0_14z) | (in_data[19] & celloutsig_0_6z));
  assign { celloutsig_0_41z[5], celloutsig_0_41z[2:1], celloutsig_0_41z[3], celloutsig_0_41z[11:7], celloutsig_0_41z[0], celloutsig_0_41z[12], celloutsig_0_41z[6] } = ~ { celloutsig_0_40z, celloutsig_0_35z, celloutsig_0_30z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_41z[4] = celloutsig_0_41z[6];
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
