// Seed: 1801261102
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  if ((1)) assign id_1 = id_2;
  assign module_1.type_25 = 0;
  final if (id_2) id_1 <= 1;
endmodule
module module_1;
  assign id_1 = id_1;
  reg  id_2;
  wire id_3;
  always
    if (1) id_2 <= #1 -1;
    else id_1 <= -1;
  logic [7:0] id_4, id_5, id_6, id_7;
  wire id_8, id_9;
  wire id_10 = id_6[-1'b0];
  wire id_11;
  assign id_2 = -1;
  wire id_12;
  logic [7:0] id_13 = id_7;
  wire id_14;
  wire id_15;
  assign id_14 = -1;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_12
  );
  parameter id_16 = {-1};
endmodule
