sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/User/Documents/GitHub/proiectare-logica/lab1/porti_logice_maslinca.vf,-w,C:/Users/User/Documents/GitHub/proiectare-logica/lab1/porti_logice_maslinca.sch
