{
  "design": {
    "design_info": {
      "boundary_crc": "0x471E4E4A9DF8D2D7",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../UART_LED.gen/sources_1/bd/top",
      "name": "top",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "ASCII_LUT_0": "",
      "UART_RX_0": "",
      "UART_CONTROLLER_0": "",
      "UART_TX_0": "",
      "LED_Toggle_0": "",
      "Pulse_Edges_0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "top_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "RsRx": {
        "direction": "I"
      },
      "RsTx": {
        "direction": "O"
      },
      "led": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "top_clk_wiz_0_0",
        "xci_path": "ip\\top_clk_wiz_0_0\\top_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "ASCII_LUT_0": {
        "vlnv": "xilinx.com:module_ref:ASCII_LUT:1.0",
        "ip_revision": "1",
        "xci_name": "top_ASCII_LUT_0_0",
        "xci_path": "ip\\top_ASCII_LUT_0_0\\top_ASCII_LUT_0_0.xci",
        "inst_hier_path": "ASCII_LUT_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ASCII_LUT",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          },
          "RX_BYTE": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "RX_BYTE_READY": {
            "direction": "I"
          },
          "TX_BYTE": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "TX_BYTE_READY": {
            "direction": "I"
          },
          "RX_BYTE_OUT": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "RX_BYTE_OUT_READY": {
            "direction": "O"
          },
          "TX_BYTE_OUT": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "TX_BYTE_OUT_READY": {
            "direction": "O"
          },
          "ASCII_TYPE": {
            "direction": "O",
            "left": "2",
            "right": "0"
          }
        }
      },
      "UART_RX_0": {
        "vlnv": "xilinx.com:module_ref:UART_RX:1.0",
        "ip_revision": "1",
        "xci_name": "top_UART_RX_0_1",
        "xci_path": "ip\\top_UART_RX_0_1\\top_UART_RX_0_1.xci",
        "inst_hier_path": "UART_RX_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "UART_RX",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rx_serial": {
            "direction": "I"
          },
          "rx_byte": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "rx_byte_ready": {
            "direction": "O"
          },
          "rx_byte_valid": {
            "direction": "O"
          },
          "rx_byte_error": {
            "direction": "O"
          },
          "rx_ready": {
            "direction": "O"
          },
          "rx_busy": {
            "direction": "O"
          }
        }
      },
      "UART_CONTROLLER_0": {
        "vlnv": "xilinx.com:module_ref:UART_CONTROLLER:1.0",
        "ip_revision": "1",
        "xci_name": "top_UART_CONTROLLER_0_0",
        "xci_path": "ip\\top_UART_CONTROLLER_0_0\\top_UART_CONTROLLER_0_0.xci",
        "inst_hier_path": "UART_CONTROLLER_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "UART_CONTROLLER",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "RX_BYTE": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "RX_BYTE_READY": {
            "direction": "I"
          },
          "ASCII_TYPE": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "RX_DATA_FULL": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RX_DATA_READY": {
            "direction": "O"
          },
          "WE": {
            "direction": "O"
          },
          "TX_DATA_FULL": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TX_DATA_READY": {
            "direction": "I"
          },
          "TX_BYTE_SEND": {
            "direction": "I"
          },
          "TX_BYTE": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "TX_BYTE_READY": {
            "direction": "O"
          }
        }
      },
      "UART_TX_0": {
        "vlnv": "xilinx.com:module_ref:UART_TX:1.0",
        "ip_revision": "1",
        "xci_name": "top_UART_TX_0_1",
        "xci_path": "ip\\top_UART_TX_0_1\\top_UART_TX_0_1.xci",
        "inst_hier_path": "UART_TX_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "UART_TX",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "tx_byte": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "tx_byte_ready": {
            "direction": "I"
          },
          "tx_serial": {
            "direction": "O"
          },
          "tx_ready": {
            "direction": "O"
          },
          "busy": {
            "direction": "O"
          }
        }
      },
      "LED_Toggle_0": {
        "vlnv": "xilinx.com:module_ref:LED_Toggle:1.0",
        "ip_revision": "1",
        "xci_name": "top_LED_Toggle_0_0",
        "xci_path": "ip\\top_LED_Toggle_0_0\\top_LED_Toggle_0_0.xci",
        "inst_hier_path": "LED_Toggle_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "LED_Toggle",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clock_100": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "RX_data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RX_data_ready": {
            "direction": "I"
          },
          "WE": {
            "direction": "I"
          },
          "READ_DATA_OUT": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "READ_DATA_READY": {
            "direction": "O"
          },
          "led": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "Pulse_Edges_0": {
        "vlnv": "xilinx.com:module_ref:Pulse_Edges:1.0",
        "ip_revision": "1",
        "xci_name": "top_Pulse_Edges_0_0",
        "xci_path": "ip\\top_Pulse_Edges_0_0\\top_Pulse_Edges_0_0.xci",
        "inst_hier_path": "Pulse_Edges_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Pulse_Edges",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "source": {
            "direction": "I"
          },
          "edge_rising": {
            "direction": "O"
          },
          "edge_falling": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "ASCII_LUT_0_ASCII_TYPE": {
        "ports": [
          "ASCII_LUT_0/ASCII_TYPE",
          "UART_CONTROLLER_0/ASCII_TYPE"
        ]
      },
      "ASCII_LUT_0_RX_BYTE_OUT": {
        "ports": [
          "ASCII_LUT_0/RX_BYTE_OUT",
          "UART_CONTROLLER_0/RX_BYTE"
        ]
      },
      "ASCII_LUT_0_RX_BYTE_OUT_READY": {
        "ports": [
          "ASCII_LUT_0/RX_BYTE_OUT_READY",
          "UART_CONTROLLER_0/RX_BYTE_READY"
        ]
      },
      "ASCII_LUT_0_TX_BYTE_OUT": {
        "ports": [
          "ASCII_LUT_0/TX_BYTE_OUT",
          "UART_TX_0/tx_byte"
        ]
      },
      "ASCII_LUT_0_TX_BYTE_OUT_READY": {
        "ports": [
          "ASCII_LUT_0/TX_BYTE_OUT_READY",
          "UART_TX_0/tx_byte_ready"
        ]
      },
      "LED_Toggle_0_READ_DATA_OUT": {
        "ports": [
          "LED_Toggle_0/READ_DATA_OUT",
          "UART_CONTROLLER_0/TX_DATA_FULL"
        ]
      },
      "LED_Toggle_0_READ_DATA_READY": {
        "ports": [
          "LED_Toggle_0/READ_DATA_READY",
          "UART_CONTROLLER_0/TX_DATA_READY"
        ]
      },
      "LED_Toggle_0_led": {
        "ports": [
          "LED_Toggle_0/led",
          "led"
        ]
      },
      "Pulse_Edges_0_edge_rising": {
        "ports": [
          "Pulse_Edges_0/edge_rising",
          "UART_CONTROLLER_0/TX_BYTE_SEND"
        ]
      },
      "RsRx_1": {
        "ports": [
          "RsRx",
          "UART_RX_0/rx_serial"
        ]
      },
      "UART_CONTROLLER_0_RX_DATA_FULL": {
        "ports": [
          "UART_CONTROLLER_0/RX_DATA_FULL",
          "LED_Toggle_0/RX_data"
        ]
      },
      "UART_CONTROLLER_0_RX_DATA_READY": {
        "ports": [
          "UART_CONTROLLER_0/RX_DATA_READY",
          "LED_Toggle_0/RX_data_ready"
        ]
      },
      "UART_CONTROLLER_0_TX_BYTE": {
        "ports": [
          "UART_CONTROLLER_0/TX_BYTE",
          "ASCII_LUT_0/TX_BYTE"
        ]
      },
      "UART_CONTROLLER_0_TX_BYTE_READY": {
        "ports": [
          "UART_CONTROLLER_0/TX_BYTE_READY",
          "ASCII_LUT_0/TX_BYTE_READY"
        ]
      },
      "UART_CONTROLLER_0_WE": {
        "ports": [
          "UART_CONTROLLER_0/WE",
          "LED_Toggle_0/WE"
        ]
      },
      "UART_RX_0_rx_byte": {
        "ports": [
          "UART_RX_0/rx_byte",
          "ASCII_LUT_0/RX_BYTE"
        ]
      },
      "UART_RX_0_rx_byte_ready": {
        "ports": [
          "UART_RX_0/rx_byte_ready",
          "ASCII_LUT_0/RX_BYTE_READY"
        ]
      },
      "UART_TX_0_tx_ready": {
        "ports": [
          "UART_TX_0/tx_ready",
          "Pulse_Edges_0/source"
        ]
      },
      "UART_TX_0_tx_serial": {
        "ports": [
          "UART_TX_0/tx_serial",
          "RsTx"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "UART_RX_0/clk",
          "UART_TX_0/clk",
          "Pulse_Edges_0/clk",
          "LED_Toggle_0/clock_100",
          "UART_CONTROLLER_0/clk",
          "ASCII_LUT_0/clk"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_0/reset",
          "ASCII_LUT_0/reset"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      }
    },
    "comments": {
      "/": {
        "comment_0": "1. Data Recieved from\n terminal in raw form.",
        "comment_1": "2. converts ASCII character\nto numerical value / read / write character",
        "comment_2": "3. Takes format of\nW/R ADDR VALUE i.e\nW 0001 0012\n\nand assigns to register."
      }
    }
  }
}