{
  "module_name": "qdu1000.h",
  "hash_id": "fd875820ed3f55ec20213f80684770891dba561dd135b07115c5f0743cb0b60b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/interconnect/qcom/qdu1000.h",
  "human_readable_source": " \n \n\n#ifndef __DRIVERS_INTERCONNECT_QCOM_QDU1000_H\n#define __DRIVERS_INTERCONNECT_QCOM_QDU1000_H\n\n#define QDU1000_MASTER_SYS_TCU\t\t\t\t0\n#define QDU1000_MASTER_APPSS_PROC\t\t\t1\n#define QDU1000_MASTER_LLCC\t\t\t\t2\n#define QDU1000_MASTER_GIC_AHB\t\t\t\t3\n#define QDU1000_MASTER_QDSS_BAM\t\t\t\t4\n#define QDU1000_MASTER_QPIC\t\t\t\t5\n#define QDU1000_MASTER_QSPI_0\t\t\t\t6\n#define QDU1000_MASTER_QUP_0\t\t\t\t7\n#define QDU1000_MASTER_QUP_1\t\t\t\t8\n#define QDU1000_MASTER_SNOC_CFG\t\t\t\t9\n#define QDU1000_MASTER_ANOC_SNOC\t\t\t10\n#define QDU1000_MASTER_ANOC_GSI\t\t\t\t11\n#define QDU1000_MASTER_GEMNOC_ECPRI_DMA\t\t\t12\n#define QDU1000_MASTER_FEC_2_GEMNOC\t\t\t13\n#define QDU1000_MASTER_GEM_NOC_CNOC\t\t\t14\n#define QDU1000_MASTER_GEMNOC_MODEM_CNOC\t\t15\n#define QDU1000_MASTER_GEM_NOC_PCIE_SNOC\t\t16\n#define QDU1000_MASTER_ANOC_PCIE_GEM_NOC\t\t17\n#define QDU1000_MASTER_SNOC_GC_MEM_NOC\t\t\t18\n#define QDU1000_MASTER_SNOC_SF_MEM_NOC\t\t\t19\n#define QDU1000_MASTER_QUP_CORE_0\t\t\t20\n#define QDU1000_MASTER_QUP_CORE_1\t\t\t21\n#define QDU1000_MASTER_CRYPTO\t\t\t\t22\n#define QDU1000_MASTER_ECPRI_GSI\t\t\t23\n#define QDU1000_MASTER_MSS_PROC\t\t\t\t24\n#define QDU1000_MASTER_PIMEM\t\t\t\t25\n#define QDU1000_MASTER_SNOC_ECPRI_DMA\t\t\t26\n#define QDU1000_MASTER_GIC\t\t\t\t27\n#define QDU1000_MASTER_PCIE\t\t\t\t28\n#define QDU1000_MASTER_QDSS_ETR\t\t\t\t29\n#define QDU1000_MASTER_QDSS_ETR_1\t\t\t30\n#define QDU1000_MASTER_SDCC_1\t\t\t\t31\n#define QDU1000_MASTER_USB3\t\t\t\t32\n#define QDU1000_SLAVE_EBI1\t\t\t\t512\n#define QDU1000_SLAVE_AHB2PHY_SOUTH\t\t\t513\n#define QDU1000_SLAVE_AHB2PHY_NORTH\t\t\t514\n#define QDU1000_SLAVE_AHB2PHY_EAST\t\t\t515\n#define QDU1000_SLAVE_AOSS\t\t\t\t516\n#define QDU1000_SLAVE_CLK_CTL\t\t\t\t517\n#define QDU1000_SLAVE_RBCPR_CX_CFG\t\t\t518\n#define QDU1000_SLAVE_RBCPR_MX_CFG\t\t\t519\n#define QDU1000_SLAVE_CRYPTO_0_CFG\t\t\t520\n#define QDU1000_SLAVE_ECPRI_CFG\t\t\t\t521\n#define QDU1000_SLAVE_IMEM_CFG\t\t\t\t522\n#define QDU1000_SLAVE_IPC_ROUTER_CFG\t\t\t523\n#define QDU1000_SLAVE_CNOC_MSS\t\t\t\t524\n#define QDU1000_SLAVE_PCIE_CFG\t\t\t\t525\n#define QDU1000_SLAVE_PDM\t\t\t\t526\n#define QDU1000_SLAVE_PIMEM_CFG\t\t\t\t527\n#define QDU1000_SLAVE_PRNG\t\t\t\t528\n#define QDU1000_SLAVE_QDSS_CFG\t\t\t\t529\n#define QDU1000_SLAVE_QPIC\t\t\t\t530\n#define QDU1000_SLAVE_QSPI_0\t\t\t\t531\n#define QDU1000_SLAVE_QUP_0\t\t\t\t532\n#define QDU1000_SLAVE_QUP_1\t\t\t\t533\n#define QDU1000_SLAVE_SDCC_2\t\t\t\t534\n#define QDU1000_SLAVE_SMBUS_CFG\t\t\t\t535\n#define QDU1000_SLAVE_SNOC_CFG\t\t\t\t536\n#define QDU1000_SLAVE_TCSR\t\t\t\t537\n#define QDU1000_SLAVE_TLMM\t\t\t\t538\n#define QDU1000_SLAVE_TME_CFG\t\t\t\t539\n#define QDU1000_SLAVE_TSC_CFG\t\t\t\t540\n#define QDU1000_SLAVE_USB3_0\t\t\t\t541\n#define QDU1000_SLAVE_VSENSE_CTRL_CFG\t\t\t542\n#define QDU1000_SLAVE_A1NOC_SNOC\t\t\t543\n#define QDU1000_SLAVE_ANOC_SNOC_GSI\t\t\t544\n#define QDU1000_SLAVE_DDRSS_CFG\t\t\t\t545\n#define QDU1000_SLAVE_ECPRI_GEMNOC\t\t\t546\n#define QDU1000_SLAVE_GEM_NOC_CNOC\t\t\t547\n#define QDU1000_SLAVE_SNOC_GEM_NOC_GC\t\t\t548\n#define QDU1000_SLAVE_SNOC_GEM_NOC_SF\t\t\t549\n#define QDU1000_SLAVE_LLCC\t\t\t\t550\n#define QDU1000_SLAVE_MODEM_OFFLINE\t\t\t551\n#define QDU1000_SLAVE_GEMNOC_MODEM_CNOC\t\t\t552\n#define QDU1000_SLAVE_MEM_NOC_PCIE_SNOC\t\t\t553\n#define QDU1000_SLAVE_ANOC_PCIE_GEM_NOC\t\t\t554\n#define QDU1000_SLAVE_QUP_CORE_0\t\t\t555\n#define QDU1000_SLAVE_QUP_CORE_1\t\t\t556\n#define QDU1000_SLAVE_IMEM\t\t\t\t557\n#define QDU1000_SLAVE_PIMEM\t\t\t\t558\n#define QDU1000_SLAVE_SERVICE_SNOC\t\t\t559\n#define QDU1000_SLAVE_ETHERNET_SS\t\t\t560\n#define QDU1000_SLAVE_PCIE_0\t\t\t\t561\n#define QDU1000_SLAVE_QDSS_STM\t\t\t\t562\n#define QDU1000_SLAVE_TCU\t\t\t\t563\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}