INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/verilog/lab3/ram/project_1/project_1.srcs/sources_1/ip/block_ram/sim/block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/verilog/lab3/ram/project_1/project_1.srcs/sources_1/new/bram_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/verilog/lab3/ram/project_1/project_1.srcs/sim_1/new/bram_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/verilog/lab3/ram/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
