/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/floating_point_v7_1_6
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap floating_point_v7_1_6 /home/feilong/Storages/fpga/000_vivado_sim_linux32/floating_point_v7_1_6
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work floating_point_v7_1_6 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/floating_point_v7_1_6/.cxl.vhdl.floating_point_v7_1_6.floating_point_v7_1_6.lin64.cmf
