
Stm32f407_dfu_BTL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007dc0  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08007f48  08007f48  00008f48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008008  08008008  0000a0fc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008008  08008008  00009008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008010  08008010  0000a0fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008010  08008010  00009010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008014  08008014  00009014  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000fc  20000000  08008018  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a0fc  2**0
                  CONTENTS
 10 .bss          00000f24  200000fc  200000fc  0000a0fc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001020  20001020  0000a0fc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a0fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010989  00000000  00000000  0000a12c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003686  00000000  00000000  0001aab5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f68  00000000  00000000  0001e140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b81  00000000  00000000  0001f0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023db6  00000000  00000000  0001fc29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014a9a  00000000  00000000  000439df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cb277  00000000  00000000  00058479  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001236f0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003dac  00000000  00000000  00123734  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004d  00000000  00000000  001274e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000fc 	.word	0x200000fc
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007f30 	.word	0x08007f30

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000100 	.word	0x20000100
 80001c4:	08007f30 	.word	0x08007f30

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <is_valid_application>:
#include "stm32f4xx_hal.h"

typedef void (*pAppEntry_t)(void);

bool is_valid_application(void)
{
 80004f4:	b480      	push	{r7}
 80004f6:	b083      	sub	sp, #12
 80004f8:	af00      	add	r7, sp, #0
    uint32_t app_msp = *((uint32_t*)APP_START_ADDRESS);
 80004fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000534 <is_valid_application+0x40>)
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	607b      	str	r3, [r7, #4]
    uint32_t app_reset = *((uint32_t*)(APP_START_ADDRESS + 4));
 8000500:	4b0d      	ldr	r3, [pc, #52]	@ (8000538 <is_valid_application+0x44>)
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	603b      	str	r3, [r7, #0]

    // Basic checks: MSP points to SRAM, reset handler is within flash
    if ((app_msp & 0x2FFE0000U) == APP_STACK_SRANGE_MIN)
 8000506:	687a      	ldr	r2, [r7, #4]
 8000508:	4b0c      	ldr	r3, [pc, #48]	@ (800053c <is_valid_application+0x48>)
 800050a:	4013      	ands	r3, r2
 800050c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000510:	d109      	bne.n	8000526 <is_valid_application+0x32>
    {
        if ((app_reset >= APP_START_ADDRESS) && (app_reset < (0x080FFFFFUL)))
 8000512:	683b      	ldr	r3, [r7, #0]
 8000514:	4a07      	ldr	r2, [pc, #28]	@ (8000534 <is_valid_application+0x40>)
 8000516:	4293      	cmp	r3, r2
 8000518:	d305      	bcc.n	8000526 <is_valid_application+0x32>
 800051a:	683b      	ldr	r3, [r7, #0]
 800051c:	4a08      	ldr	r2, [pc, #32]	@ (8000540 <is_valid_application+0x4c>)
 800051e:	4293      	cmp	r3, r2
 8000520:	d801      	bhi.n	8000526 <is_valid_application+0x32>
            return true;
 8000522:	2301      	movs	r3, #1
 8000524:	e000      	b.n	8000528 <is_valid_application+0x34>
    }
    return false;
 8000526:	2300      	movs	r3, #0
}
 8000528:	4618      	mov	r0, r3
 800052a:	370c      	adds	r7, #12
 800052c:	46bd      	mov	sp, r7
 800052e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000532:	4770      	bx	lr
 8000534:	08008000 	.word	0x08008000
 8000538:	08008004 	.word	0x08008004
 800053c:	2ffe0000 	.word	0x2ffe0000
 8000540:	080ffffe 	.word	0x080ffffe

08000544 <jump_to_application>:

void jump_to_application(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b084      	sub	sp, #16
 8000548:	af00      	add	r7, sp, #0
    uint32_t app_stack = *((uint32_t*) APP_START_ADDRESS);
 800054a:	4b16      	ldr	r3, [pc, #88]	@ (80005a4 <jump_to_application+0x60>)
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	60fb      	str	r3, [r7, #12]
    uint32_t app_reset = *((uint32_t*) (APP_START_ADDRESS + 4));
 8000550:	4b15      	ldr	r3, [pc, #84]	@ (80005a8 <jump_to_application+0x64>)
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	60bb      	str	r3, [r7, #8]

    if ((app_stack & 0x2FFE0000U) != APP_STACK_SRANGE_MIN)
 8000556:	68fa      	ldr	r2, [r7, #12]
 8000558:	4b14      	ldr	r3, [pc, #80]	@ (80005ac <jump_to_application+0x68>)
 800055a:	4013      	ands	r3, r2
 800055c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000560:	d11c      	bne.n	800059c <jump_to_application+0x58>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000562:	b672      	cpsid	i
}
 8000564:	bf00      	nop
        return; // invalid MSP — do not jump

    // Deinit HAL and peripherals to safe state
    __disable_irq();

    HAL_RCC_DeInit();
 8000566:	f003 f817 	bl	8003598 <HAL_RCC_DeInit>
    HAL_DeInit();
 800056a:	f000 fa39 	bl	80009e0 <HAL_DeInit>

    // Disable SysTick
    SysTick->CTRL = 0;
 800056e:	4b10      	ldr	r3, [pc, #64]	@ (80005b0 <jump_to_application+0x6c>)
 8000570:	2200      	movs	r2, #0
 8000572:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 8000574:	4b0e      	ldr	r3, [pc, #56]	@ (80005b0 <jump_to_application+0x6c>)
 8000576:	2200      	movs	r2, #0
 8000578:	605a      	str	r2, [r3, #4]
    SysTick->VAL  = 0;
 800057a:	4b0d      	ldr	r3, [pc, #52]	@ (80005b0 <jump_to_application+0x6c>)
 800057c:	2200      	movs	r2, #0
 800057e:	609a      	str	r2, [r3, #8]

    // Set vector table to application
    SCB->VTOR = APP_START_ADDRESS;
 8000580:	4b0c      	ldr	r3, [pc, #48]	@ (80005b4 <jump_to_application+0x70>)
 8000582:	4a08      	ldr	r2, [pc, #32]	@ (80005a4 <jump_to_application+0x60>)
 8000584:	609a      	str	r2, [r3, #8]
 8000586:	68fb      	ldr	r3, [r7, #12]
 8000588:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800058a:	683b      	ldr	r3, [r7, #0]
 800058c:	f383 8808 	msr	MSP, r3
}
 8000590:	bf00      	nop

    // Set Main Stack Pointer to application's stack
    __set_MSP(app_stack);

    // Jump to application Reset Handler
    pAppEntry_t appEntry = (pAppEntry_t)app_reset;
 8000592:	68bb      	ldr	r3, [r7, #8]
 8000594:	607b      	str	r3, [r7, #4]
    appEntry();
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	4798      	blx	r3
 800059a:	e000      	b.n	800059e <jump_to_application+0x5a>
        return; // invalid MSP — do not jump
 800059c:	bf00      	nop
}
 800059e:	3710      	adds	r7, #16
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	08008000 	.word	0x08008000
 80005a8:	08008004 	.word	0x08008004
 80005ac:	2ffe0000 	.word	0x2ffe0000
 80005b0:	e000e010 	.word	0xe000e010
 80005b4:	e000ed00 	.word	0xe000ed00

080005b8 <enter_dfu_mode>:
#define BOOTLOADER_MAGIC 0x424F4F54U // 'BOOT'

extern RTC_HandleTypeDef hrtc; // generated by MX_RTC_Init()

void enter_dfu_mode(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
    // Initialize USB DFU device (generated by CubeMX)
    MX_USB_DEVICE_Init();
 80005bc:	f006 ff02 	bl	80073c4 <MX_USB_DEVICE_Init>

    // Optionally indicate DFU with LED or keep alive loop
    while (1)
    {
        HAL_Delay(1000);
 80005c0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80005c4:	f000 fa92 	bl	8000aec <HAL_Delay>
        HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 80005c8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80005cc:	4802      	ldr	r0, [pc, #8]	@ (80005d8 <enter_dfu_mode+0x20>)
 80005ce:	f001 f84c 	bl	800166a <HAL_GPIO_TogglePin>
        HAL_Delay(1000);
 80005d2:	bf00      	nop
 80005d4:	e7f4      	b.n	80005c0 <enter_dfu_mode+0x8>
 80005d6:	bf00      	nop
 80005d8:	40020c00 	.word	0x40020c00

080005dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e2:	f000 f9db 	bl	800099c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e6:	f000 f829 	bl	800063c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ea:	f000 f8b7 	bl	800075c <MX_GPIO_Init>
  MX_RTC_Init();
 80005ee:	f000 f88f 	bl	8000710 <MX_RTC_Init>
 // MX_USB_DEVICE_Init();
  /* USER CODE BEGIN 2 */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, BOOTLOADER_MAGIC);
 80005f2:	4a10      	ldr	r2, [pc, #64]	@ (8000634 <main+0x58>)
 80005f4:	2100      	movs	r1, #0
 80005f6:	4810      	ldr	r0, [pc, #64]	@ (8000638 <main+0x5c>)
 80005f8:	f003 f9a0 	bl	800393c <HAL_RTCEx_BKUPWrite>
  // Check RTC backup register for bootloader request
  uint32_t magic = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR0);
 80005fc:	2100      	movs	r1, #0
 80005fe:	480e      	ldr	r0, [pc, #56]	@ (8000638 <main+0x5c>)
 8000600:	f003 f9b6 	bl	8003970 <HAL_RTCEx_BKUPRead>
 8000604:	6078      	str	r0, [r7, #4]
  if (magic == BOOTLOADER_MAGIC)
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	4a0a      	ldr	r2, [pc, #40]	@ (8000634 <main+0x58>)
 800060a:	4293      	cmp	r3, r2
 800060c:	d106      	bne.n	800061c <main+0x40>
  {
      // Clear magic and start DFU
      HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, 0);
 800060e:	2200      	movs	r2, #0
 8000610:	2100      	movs	r1, #0
 8000612:	4809      	ldr	r0, [pc, #36]	@ (8000638 <main+0x5c>)
 8000614:	f003 f992 	bl	800393c <HAL_RTCEx_BKUPWrite>
      enter_dfu_mode();
 8000618:	f7ff ffce 	bl	80005b8 <enter_dfu_mode>
  }

  // If application valid, jump to it
  if (is_valid_application())
 800061c:	f7ff ff6a 	bl	80004f4 <is_valid_application>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d001      	beq.n	800062a <main+0x4e>
  {
      jump_to_application();
 8000626:	f7ff ff8d 	bl	8000544 <jump_to_application>
  }

  // No valid app — start DFU to allow programming
  enter_dfu_mode();
 800062a:	f7ff ffc5 	bl	80005b8 <enter_dfu_mode>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800062e:	bf00      	nop
 8000630:	e7fd      	b.n	800062e <main+0x52>
 8000632:	bf00      	nop
 8000634:	424f4f54 	.word	0x424f4f54
 8000638:	20000118 	.word	0x20000118

0800063c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b094      	sub	sp, #80	@ 0x50
 8000640:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000642:	f107 0320 	add.w	r3, r7, #32
 8000646:	2230      	movs	r2, #48	@ 0x30
 8000648:	2100      	movs	r1, #0
 800064a:	4618      	mov	r0, r3
 800064c:	f007 fc44 	bl	8007ed8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000650:	f107 030c 	add.w	r3, r7, #12
 8000654:	2200      	movs	r2, #0
 8000656:	601a      	str	r2, [r3, #0]
 8000658:	605a      	str	r2, [r3, #4]
 800065a:	609a      	str	r2, [r3, #8]
 800065c:	60da      	str	r2, [r3, #12]
 800065e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000660:	2300      	movs	r3, #0
 8000662:	60bb      	str	r3, [r7, #8]
 8000664:	4b28      	ldr	r3, [pc, #160]	@ (8000708 <SystemClock_Config+0xcc>)
 8000666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000668:	4a27      	ldr	r2, [pc, #156]	@ (8000708 <SystemClock_Config+0xcc>)
 800066a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800066e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000670:	4b25      	ldr	r3, [pc, #148]	@ (8000708 <SystemClock_Config+0xcc>)
 8000672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000674:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000678:	60bb      	str	r3, [r7, #8]
 800067a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800067c:	2300      	movs	r3, #0
 800067e:	607b      	str	r3, [r7, #4]
 8000680:	4b22      	ldr	r3, [pc, #136]	@ (800070c <SystemClock_Config+0xd0>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4a21      	ldr	r2, [pc, #132]	@ (800070c <SystemClock_Config+0xd0>)
 8000686:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800068a:	6013      	str	r3, [r2, #0]
 800068c:	4b1f      	ldr	r3, [pc, #124]	@ (800070c <SystemClock_Config+0xd0>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000694:	607b      	str	r3, [r7, #4]
 8000696:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000698:	2309      	movs	r3, #9
 800069a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800069c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006a0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80006a2:	2301      	movs	r3, #1
 80006a4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006a6:	2302      	movs	r3, #2
 80006a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006aa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80006ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80006b0:	2304      	movs	r3, #4
 80006b2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80006b4:	2348      	movs	r3, #72	@ 0x48
 80006b6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006b8:	2302      	movs	r3, #2
 80006ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80006bc:	2303      	movs	r3, #3
 80006be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c0:	f107 0320 	add.w	r3, r7, #32
 80006c4:	4618      	mov	r0, r3
 80006c6:	f002 fa15 	bl	8002af4 <HAL_RCC_OscConfig>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d001      	beq.n	80006d4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80006d0:	f000 f896 	bl	8000800 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006d4:	230f      	movs	r3, #15
 80006d6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006d8:	2302      	movs	r3, #2
 80006da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006dc:	2300      	movs	r3, #0
 80006de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006e4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006e6:	2300      	movs	r3, #0
 80006e8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006ea:	f107 030c 	add.w	r3, r7, #12
 80006ee:	2102      	movs	r1, #2
 80006f0:	4618      	mov	r0, r3
 80006f2:	f002 fc77 	bl	8002fe4 <HAL_RCC_ClockConfig>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80006fc:	f000 f880 	bl	8000800 <Error_Handler>
  }
}
 8000700:	bf00      	nop
 8000702:	3750      	adds	r7, #80	@ 0x50
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}
 8000708:	40023800 	.word	0x40023800
 800070c:	40007000 	.word	0x40007000

08000710 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000714:	4b0f      	ldr	r3, [pc, #60]	@ (8000754 <MX_RTC_Init+0x44>)
 8000716:	4a10      	ldr	r2, [pc, #64]	@ (8000758 <MX_RTC_Init+0x48>)
 8000718:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800071a:	4b0e      	ldr	r3, [pc, #56]	@ (8000754 <MX_RTC_Init+0x44>)
 800071c:	2200      	movs	r2, #0
 800071e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000720:	4b0c      	ldr	r3, [pc, #48]	@ (8000754 <MX_RTC_Init+0x44>)
 8000722:	227f      	movs	r2, #127	@ 0x7f
 8000724:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000726:	4b0b      	ldr	r3, [pc, #44]	@ (8000754 <MX_RTC_Init+0x44>)
 8000728:	22ff      	movs	r2, #255	@ 0xff
 800072a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800072c:	4b09      	ldr	r3, [pc, #36]	@ (8000754 <MX_RTC_Init+0x44>)
 800072e:	2200      	movs	r2, #0
 8000730:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000732:	4b08      	ldr	r3, [pc, #32]	@ (8000754 <MX_RTC_Init+0x44>)
 8000734:	2200      	movs	r2, #0
 8000736:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000738:	4b06      	ldr	r3, [pc, #24]	@ (8000754 <MX_RTC_Init+0x44>)
 800073a:	2200      	movs	r2, #0
 800073c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800073e:	4805      	ldr	r0, [pc, #20]	@ (8000754 <MX_RTC_Init+0x44>)
 8000740:	f002 fff8 	bl	8003734 <HAL_RTC_Init>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d001      	beq.n	800074e <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 800074a:	f000 f859 	bl	8000800 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800074e:	bf00      	nop
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	20000118 	.word	0x20000118
 8000758:	40002800 	.word	0x40002800

0800075c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b088      	sub	sp, #32
 8000760:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000762:	f107 030c 	add.w	r3, r7, #12
 8000766:	2200      	movs	r2, #0
 8000768:	601a      	str	r2, [r3, #0]
 800076a:	605a      	str	r2, [r3, #4]
 800076c:	609a      	str	r2, [r3, #8]
 800076e:	60da      	str	r2, [r3, #12]
 8000770:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000772:	2300      	movs	r3, #0
 8000774:	60bb      	str	r3, [r7, #8]
 8000776:	4b20      	ldr	r3, [pc, #128]	@ (80007f8 <MX_GPIO_Init+0x9c>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077a:	4a1f      	ldr	r2, [pc, #124]	@ (80007f8 <MX_GPIO_Init+0x9c>)
 800077c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000780:	6313      	str	r3, [r2, #48]	@ 0x30
 8000782:	4b1d      	ldr	r3, [pc, #116]	@ (80007f8 <MX_GPIO_Init+0x9c>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000786:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800078a:	60bb      	str	r3, [r7, #8]
 800078c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800078e:	2300      	movs	r3, #0
 8000790:	607b      	str	r3, [r7, #4]
 8000792:	4b19      	ldr	r3, [pc, #100]	@ (80007f8 <MX_GPIO_Init+0x9c>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000796:	4a18      	ldr	r2, [pc, #96]	@ (80007f8 <MX_GPIO_Init+0x9c>)
 8000798:	f043 0308 	orr.w	r3, r3, #8
 800079c:	6313      	str	r3, [r2, #48]	@ 0x30
 800079e:	4b16      	ldr	r3, [pc, #88]	@ (80007f8 <MX_GPIO_Init+0x9c>)
 80007a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a2:	f003 0308 	and.w	r3, r3, #8
 80007a6:	607b      	str	r3, [r7, #4]
 80007a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007aa:	2300      	movs	r3, #0
 80007ac:	603b      	str	r3, [r7, #0]
 80007ae:	4b12      	ldr	r3, [pc, #72]	@ (80007f8 <MX_GPIO_Init+0x9c>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b2:	4a11      	ldr	r2, [pc, #68]	@ (80007f8 <MX_GPIO_Init+0x9c>)
 80007b4:	f043 0301 	orr.w	r3, r3, #1
 80007b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ba:	4b0f      	ldr	r3, [pc, #60]	@ (80007f8 <MX_GPIO_Init+0x9c>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007be:	f003 0301 	and.w	r3, r3, #1
 80007c2:	603b      	str	r3, [r7, #0]
 80007c4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 80007c6:	2200      	movs	r2, #0
 80007c8:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 80007cc:	480b      	ldr	r0, [pc, #44]	@ (80007fc <MX_GPIO_Init+0xa0>)
 80007ce:	f000 ff33 	bl	8001638 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD12 PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80007d2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80007d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007d8:	2301      	movs	r3, #1
 80007da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007dc:	2300      	movs	r3, #0
 80007de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007e0:	2300      	movs	r3, #0
 80007e2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007e4:	f107 030c 	add.w	r3, r7, #12
 80007e8:	4619      	mov	r1, r3
 80007ea:	4804      	ldr	r0, [pc, #16]	@ (80007fc <MX_GPIO_Init+0xa0>)
 80007ec:	f000 fd88 	bl	8001300 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80007f0:	bf00      	nop
 80007f2:	3720      	adds	r7, #32
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	40023800 	.word	0x40023800
 80007fc:	40020c00 	.word	0x40020c00

08000800 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000800:	b480      	push	{r7}
 8000802:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000804:	b672      	cpsid	i
}
 8000806:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000808:	bf00      	nop
 800080a:	e7fd      	b.n	8000808 <Error_Handler+0x8>

0800080c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800080c:	b480      	push	{r7}
 800080e:	b083      	sub	sp, #12
 8000810:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000812:	2300      	movs	r3, #0
 8000814:	607b      	str	r3, [r7, #4]
 8000816:	4b10      	ldr	r3, [pc, #64]	@ (8000858 <HAL_MspInit+0x4c>)
 8000818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800081a:	4a0f      	ldr	r2, [pc, #60]	@ (8000858 <HAL_MspInit+0x4c>)
 800081c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000820:	6453      	str	r3, [r2, #68]	@ 0x44
 8000822:	4b0d      	ldr	r3, [pc, #52]	@ (8000858 <HAL_MspInit+0x4c>)
 8000824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000826:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800082a:	607b      	str	r3, [r7, #4]
 800082c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800082e:	2300      	movs	r3, #0
 8000830:	603b      	str	r3, [r7, #0]
 8000832:	4b09      	ldr	r3, [pc, #36]	@ (8000858 <HAL_MspInit+0x4c>)
 8000834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000836:	4a08      	ldr	r2, [pc, #32]	@ (8000858 <HAL_MspInit+0x4c>)
 8000838:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800083c:	6413      	str	r3, [r2, #64]	@ 0x40
 800083e:	4b06      	ldr	r3, [pc, #24]	@ (8000858 <HAL_MspInit+0x4c>)
 8000840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000842:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000846:	603b      	str	r3, [r7, #0]
 8000848:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800084a:	bf00      	nop
 800084c:	370c      	adds	r7, #12
 800084e:	46bd      	mov	sp, r7
 8000850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000854:	4770      	bx	lr
 8000856:	bf00      	nop
 8000858:	40023800 	.word	0x40023800

0800085c <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b086      	sub	sp, #24
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000864:	f107 0308 	add.w	r3, r7, #8
 8000868:	2200      	movs	r2, #0
 800086a:	601a      	str	r2, [r3, #0]
 800086c:	605a      	str	r2, [r3, #4]
 800086e:	609a      	str	r2, [r3, #8]
 8000870:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	4a0c      	ldr	r2, [pc, #48]	@ (80008a8 <HAL_RTC_MspInit+0x4c>)
 8000878:	4293      	cmp	r3, r2
 800087a:	d111      	bne.n	80008a0 <HAL_RTC_MspInit+0x44>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800087c:	2302      	movs	r3, #2
 800087e:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000880:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000884:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000886:	f107 0308 	add.w	r3, r7, #8
 800088a:	4618      	mov	r0, r3
 800088c:	f002 fda2 	bl	80033d4 <HAL_RCCEx_PeriphCLKConfig>
 8000890:	4603      	mov	r3, r0
 8000892:	2b00      	cmp	r3, #0
 8000894:	d001      	beq.n	800089a <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8000896:	f7ff ffb3 	bl	8000800 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800089a:	4b04      	ldr	r3, [pc, #16]	@ (80008ac <HAL_RTC_MspInit+0x50>)
 800089c:	2201      	movs	r2, #1
 800089e:	601a      	str	r2, [r3, #0]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80008a0:	bf00      	nop
 80008a2:	3718      	adds	r7, #24
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	40002800 	.word	0x40002800
 80008ac:	42470e3c 	.word	0x42470e3c

080008b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008b4:	bf00      	nop
 80008b6:	e7fd      	b.n	80008b4 <NMI_Handler+0x4>

080008b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008bc:	bf00      	nop
 80008be:	e7fd      	b.n	80008bc <HardFault_Handler+0x4>

080008c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008c4:	bf00      	nop
 80008c6:	e7fd      	b.n	80008c4 <MemManage_Handler+0x4>

080008c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008cc:	bf00      	nop
 80008ce:	e7fd      	b.n	80008cc <BusFault_Handler+0x4>

080008d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008d4:	bf00      	nop
 80008d6:	e7fd      	b.n	80008d4 <UsageFault_Handler+0x4>

080008d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008dc:	bf00      	nop
 80008de:	46bd      	mov	sp, r7
 80008e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e4:	4770      	bx	lr

080008e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008e6:	b480      	push	{r7}
 80008e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008ea:	bf00      	nop
 80008ec:	46bd      	mov	sp, r7
 80008ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f2:	4770      	bx	lr

080008f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008f8:	bf00      	nop
 80008fa:	46bd      	mov	sp, r7
 80008fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000900:	4770      	bx	lr

08000902 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000902:	b580      	push	{r7, lr}
 8000904:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000906:	f000 f8d1 	bl	8000aac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800090a:	bf00      	nop
 800090c:	bd80      	pop	{r7, pc}
	...

08000910 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000914:	4802      	ldr	r0, [pc, #8]	@ (8000920 <OTG_FS_IRQHandler+0x10>)
 8000916:	f001 f841 	bl	800199c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800091a:	bf00      	nop
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	20000718 	.word	0x20000718

08000924 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000928:	4b06      	ldr	r3, [pc, #24]	@ (8000944 <SystemInit+0x20>)
 800092a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800092e:	4a05      	ldr	r2, [pc, #20]	@ (8000944 <SystemInit+0x20>)
 8000930:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000934:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000938:	bf00      	nop
 800093a:	46bd      	mov	sp, r7
 800093c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop
 8000944:	e000ed00 	.word	0xe000ed00

08000948 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000948:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000980 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800094c:	f7ff ffea 	bl	8000924 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000950:	480c      	ldr	r0, [pc, #48]	@ (8000984 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000952:	490d      	ldr	r1, [pc, #52]	@ (8000988 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000954:	4a0d      	ldr	r2, [pc, #52]	@ (800098c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000956:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000958:	e002      	b.n	8000960 <LoopCopyDataInit>

0800095a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800095a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800095c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800095e:	3304      	adds	r3, #4

08000960 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000960:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000962:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000964:	d3f9      	bcc.n	800095a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000966:	4a0a      	ldr	r2, [pc, #40]	@ (8000990 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000968:	4c0a      	ldr	r4, [pc, #40]	@ (8000994 <LoopFillZerobss+0x22>)
  movs r3, #0
 800096a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800096c:	e001      	b.n	8000972 <LoopFillZerobss>

0800096e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800096e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000970:	3204      	adds	r2, #4

08000972 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000972:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000974:	d3fb      	bcc.n	800096e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000976:	f007 fab7 	bl	8007ee8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800097a:	f7ff fe2f 	bl	80005dc <main>
  bx  lr    
 800097e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000980:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000984:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000988:	200000fc 	.word	0x200000fc
  ldr r2, =_sidata
 800098c:	08008018 	.word	0x08008018
  ldr r2, =_sbss
 8000990:	200000fc 	.word	0x200000fc
  ldr r4, =_ebss
 8000994:	20001020 	.word	0x20001020

08000998 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000998:	e7fe      	b.n	8000998 <ADC_IRQHandler>
	...

0800099c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80009a0:	4b0e      	ldr	r3, [pc, #56]	@ (80009dc <HAL_Init+0x40>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	4a0d      	ldr	r2, [pc, #52]	@ (80009dc <HAL_Init+0x40>)
 80009a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80009aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80009ac:	4b0b      	ldr	r3, [pc, #44]	@ (80009dc <HAL_Init+0x40>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	4a0a      	ldr	r2, [pc, #40]	@ (80009dc <HAL_Init+0x40>)
 80009b2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80009b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009b8:	4b08      	ldr	r3, [pc, #32]	@ (80009dc <HAL_Init+0x40>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	4a07      	ldr	r2, [pc, #28]	@ (80009dc <HAL_Init+0x40>)
 80009be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80009c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009c4:	2003      	movs	r0, #3
 80009c6:	f000 f985 	bl	8000cd4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009ca:	200f      	movs	r0, #15
 80009cc:	f000 f83e 	bl	8000a4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009d0:	f7ff ff1c 	bl	800080c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009d4:	2300      	movs	r3, #0
}
 80009d6:	4618      	mov	r0, r3
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	40023c00 	.word	0x40023c00

080009e0 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 80009e4:	4b11      	ldr	r3, [pc, #68]	@ (8000a2c <HAL_DeInit+0x4c>)
 80009e6:	4a12      	ldr	r2, [pc, #72]	@ (8000a30 <HAL_DeInit+0x50>)
 80009e8:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 80009ea:	4b10      	ldr	r3, [pc, #64]	@ (8000a2c <HAL_DeInit+0x4c>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 80009f0:	4b0e      	ldr	r3, [pc, #56]	@ (8000a2c <HAL_DeInit+0x4c>)
 80009f2:	4a10      	ldr	r2, [pc, #64]	@ (8000a34 <HAL_DeInit+0x54>)
 80009f4:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 80009f6:	4b0d      	ldr	r3, [pc, #52]	@ (8000a2c <HAL_DeInit+0x4c>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 80009fc:	4b0b      	ldr	r3, [pc, #44]	@ (8000a2c <HAL_DeInit+0x4c>)
 80009fe:	4a0e      	ldr	r2, [pc, #56]	@ (8000a38 <HAL_DeInit+0x58>)
 8000a00:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8000a02:	4b0a      	ldr	r3, [pc, #40]	@ (8000a2c <HAL_DeInit+0x4c>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 8000a08:	4b08      	ldr	r3, [pc, #32]	@ (8000a2c <HAL_DeInit+0x4c>)
 8000a0a:	22c1      	movs	r2, #193	@ 0xc1
 8000a0c:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 8000a0e:	4b07      	ldr	r3, [pc, #28]	@ (8000a2c <HAL_DeInit+0x4c>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 8000a14:	4b05      	ldr	r3, [pc, #20]	@ (8000a2c <HAL_DeInit+0x4c>)
 8000a16:	2201      	movs	r2, #1
 8000a18:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8000a1a:	4b04      	ldr	r3, [pc, #16]	@ (8000a2c <HAL_DeInit+0x4c>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8000a20:	f000 f80c 	bl	8000a3c <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 8000a24:	2300      	movs	r3, #0
}
 8000a26:	4618      	mov	r0, r3
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	40023800 	.word	0x40023800
 8000a30:	f6fec9ff 	.word	0xf6fec9ff
 8000a34:	04777933 	.word	0x04777933
 8000a38:	226011ff 	.word	0x226011ff

08000a3c <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 8000a40:	bf00      	nop
 8000a42:	46bd      	mov	sp, r7
 8000a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a48:	4770      	bx	lr
	...

08000a4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b082      	sub	sp, #8
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a54:	4b12      	ldr	r3, [pc, #72]	@ (8000aa0 <HAL_InitTick+0x54>)
 8000a56:	681a      	ldr	r2, [r3, #0]
 8000a58:	4b12      	ldr	r3, [pc, #72]	@ (8000aa4 <HAL_InitTick+0x58>)
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a62:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a66:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f000 f967 	bl	8000d3e <HAL_SYSTICK_Config>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d001      	beq.n	8000a7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a76:	2301      	movs	r3, #1
 8000a78:	e00e      	b.n	8000a98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	2b0f      	cmp	r3, #15
 8000a7e:	d80a      	bhi.n	8000a96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a80:	2200      	movs	r2, #0
 8000a82:	6879      	ldr	r1, [r7, #4]
 8000a84:	f04f 30ff 	mov.w	r0, #4294967295
 8000a88:	f000 f92f 	bl	8000cea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a8c:	4a06      	ldr	r2, [pc, #24]	@ (8000aa8 <HAL_InitTick+0x5c>)
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a92:	2300      	movs	r3, #0
 8000a94:	e000      	b.n	8000a98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a96:	2301      	movs	r3, #1
}
 8000a98:	4618      	mov	r0, r3
 8000a9a:	3708      	adds	r7, #8
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	20000000 	.word	0x20000000
 8000aa4:	20000008 	.word	0x20000008
 8000aa8:	20000004 	.word	0x20000004

08000aac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ab0:	4b06      	ldr	r3, [pc, #24]	@ (8000acc <HAL_IncTick+0x20>)
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	461a      	mov	r2, r3
 8000ab6:	4b06      	ldr	r3, [pc, #24]	@ (8000ad0 <HAL_IncTick+0x24>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	4413      	add	r3, r2
 8000abc:	4a04      	ldr	r2, [pc, #16]	@ (8000ad0 <HAL_IncTick+0x24>)
 8000abe:	6013      	str	r3, [r2, #0]
}
 8000ac0:	bf00      	nop
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop
 8000acc:	20000008 	.word	0x20000008
 8000ad0:	20000138 	.word	0x20000138

08000ad4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ad8:	4b03      	ldr	r3, [pc, #12]	@ (8000ae8 <HAL_GetTick+0x14>)
 8000ada:	681b      	ldr	r3, [r3, #0]
}
 8000adc:	4618      	mov	r0, r3
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop
 8000ae8:	20000138 	.word	0x20000138

08000aec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b084      	sub	sp, #16
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000af4:	f7ff ffee 	bl	8000ad4 <HAL_GetTick>
 8000af8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000afe:	68fb      	ldr	r3, [r7, #12]
 8000b00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b04:	d005      	beq.n	8000b12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b06:	4b0a      	ldr	r3, [pc, #40]	@ (8000b30 <HAL_Delay+0x44>)
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	461a      	mov	r2, r3
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	4413      	add	r3, r2
 8000b10:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000b12:	bf00      	nop
 8000b14:	f7ff ffde 	bl	8000ad4 <HAL_GetTick>
 8000b18:	4602      	mov	r2, r0
 8000b1a:	68bb      	ldr	r3, [r7, #8]
 8000b1c:	1ad3      	subs	r3, r2, r3
 8000b1e:	68fa      	ldr	r2, [r7, #12]
 8000b20:	429a      	cmp	r2, r3
 8000b22:	d8f7      	bhi.n	8000b14 <HAL_Delay+0x28>
  {
  }
}
 8000b24:	bf00      	nop
 8000b26:	bf00      	nop
 8000b28:	3710      	adds	r7, #16
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	20000008 	.word	0x20000008

08000b34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b085      	sub	sp, #20
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	f003 0307 	and.w	r3, r3, #7
 8000b42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b44:	4b0c      	ldr	r3, [pc, #48]	@ (8000b78 <__NVIC_SetPriorityGrouping+0x44>)
 8000b46:	68db      	ldr	r3, [r3, #12]
 8000b48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b4a:	68ba      	ldr	r2, [r7, #8]
 8000b4c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b50:	4013      	ands	r3, r2
 8000b52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b58:	68bb      	ldr	r3, [r7, #8]
 8000b5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b5c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b66:	4a04      	ldr	r2, [pc, #16]	@ (8000b78 <__NVIC_SetPriorityGrouping+0x44>)
 8000b68:	68bb      	ldr	r3, [r7, #8]
 8000b6a:	60d3      	str	r3, [r2, #12]
}
 8000b6c:	bf00      	nop
 8000b6e:	3714      	adds	r7, #20
 8000b70:	46bd      	mov	sp, r7
 8000b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b76:	4770      	bx	lr
 8000b78:	e000ed00 	.word	0xe000ed00

08000b7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b80:	4b04      	ldr	r3, [pc, #16]	@ (8000b94 <__NVIC_GetPriorityGrouping+0x18>)
 8000b82:	68db      	ldr	r3, [r3, #12]
 8000b84:	0a1b      	lsrs	r3, r3, #8
 8000b86:	f003 0307 	and.w	r3, r3, #7
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b92:	4770      	bx	lr
 8000b94:	e000ed00 	.word	0xe000ed00

08000b98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ba2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	db0b      	blt.n	8000bc2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000baa:	79fb      	ldrb	r3, [r7, #7]
 8000bac:	f003 021f 	and.w	r2, r3, #31
 8000bb0:	4907      	ldr	r1, [pc, #28]	@ (8000bd0 <__NVIC_EnableIRQ+0x38>)
 8000bb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bb6:	095b      	lsrs	r3, r3, #5
 8000bb8:	2001      	movs	r0, #1
 8000bba:	fa00 f202 	lsl.w	r2, r0, r2
 8000bbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000bc2:	bf00      	nop
 8000bc4:	370c      	adds	r7, #12
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop
 8000bd0:	e000e100 	.word	0xe000e100

08000bd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b083      	sub	sp, #12
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	4603      	mov	r3, r0
 8000bdc:	6039      	str	r1, [r7, #0]
 8000bde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000be0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	db0a      	blt.n	8000bfe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	b2da      	uxtb	r2, r3
 8000bec:	490c      	ldr	r1, [pc, #48]	@ (8000c20 <__NVIC_SetPriority+0x4c>)
 8000bee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bf2:	0112      	lsls	r2, r2, #4
 8000bf4:	b2d2      	uxtb	r2, r2
 8000bf6:	440b      	add	r3, r1
 8000bf8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bfc:	e00a      	b.n	8000c14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bfe:	683b      	ldr	r3, [r7, #0]
 8000c00:	b2da      	uxtb	r2, r3
 8000c02:	4908      	ldr	r1, [pc, #32]	@ (8000c24 <__NVIC_SetPriority+0x50>)
 8000c04:	79fb      	ldrb	r3, [r7, #7]
 8000c06:	f003 030f 	and.w	r3, r3, #15
 8000c0a:	3b04      	subs	r3, #4
 8000c0c:	0112      	lsls	r2, r2, #4
 8000c0e:	b2d2      	uxtb	r2, r2
 8000c10:	440b      	add	r3, r1
 8000c12:	761a      	strb	r2, [r3, #24]
}
 8000c14:	bf00      	nop
 8000c16:	370c      	adds	r7, #12
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1e:	4770      	bx	lr
 8000c20:	e000e100 	.word	0xe000e100
 8000c24:	e000ed00 	.word	0xe000ed00

08000c28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	b089      	sub	sp, #36	@ 0x24
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	60f8      	str	r0, [r7, #12]
 8000c30:	60b9      	str	r1, [r7, #8]
 8000c32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	f003 0307 	and.w	r3, r3, #7
 8000c3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c3c:	69fb      	ldr	r3, [r7, #28]
 8000c3e:	f1c3 0307 	rsb	r3, r3, #7
 8000c42:	2b04      	cmp	r3, #4
 8000c44:	bf28      	it	cs
 8000c46:	2304      	movcs	r3, #4
 8000c48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c4a:	69fb      	ldr	r3, [r7, #28]
 8000c4c:	3304      	adds	r3, #4
 8000c4e:	2b06      	cmp	r3, #6
 8000c50:	d902      	bls.n	8000c58 <NVIC_EncodePriority+0x30>
 8000c52:	69fb      	ldr	r3, [r7, #28]
 8000c54:	3b03      	subs	r3, #3
 8000c56:	e000      	b.n	8000c5a <NVIC_EncodePriority+0x32>
 8000c58:	2300      	movs	r3, #0
 8000c5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c5c:	f04f 32ff 	mov.w	r2, #4294967295
 8000c60:	69bb      	ldr	r3, [r7, #24]
 8000c62:	fa02 f303 	lsl.w	r3, r2, r3
 8000c66:	43da      	mvns	r2, r3
 8000c68:	68bb      	ldr	r3, [r7, #8]
 8000c6a:	401a      	ands	r2, r3
 8000c6c:	697b      	ldr	r3, [r7, #20]
 8000c6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c70:	f04f 31ff 	mov.w	r1, #4294967295
 8000c74:	697b      	ldr	r3, [r7, #20]
 8000c76:	fa01 f303 	lsl.w	r3, r1, r3
 8000c7a:	43d9      	mvns	r1, r3
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c80:	4313      	orrs	r3, r2
         );
}
 8000c82:	4618      	mov	r0, r3
 8000c84:	3724      	adds	r7, #36	@ 0x24
 8000c86:	46bd      	mov	sp, r7
 8000c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8c:	4770      	bx	lr
	...

08000c90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	3b01      	subs	r3, #1
 8000c9c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000ca0:	d301      	bcc.n	8000ca6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	e00f      	b.n	8000cc6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ca6:	4a0a      	ldr	r2, [pc, #40]	@ (8000cd0 <SysTick_Config+0x40>)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	3b01      	subs	r3, #1
 8000cac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cae:	210f      	movs	r1, #15
 8000cb0:	f04f 30ff 	mov.w	r0, #4294967295
 8000cb4:	f7ff ff8e 	bl	8000bd4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cb8:	4b05      	ldr	r3, [pc, #20]	@ (8000cd0 <SysTick_Config+0x40>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cbe:	4b04      	ldr	r3, [pc, #16]	@ (8000cd0 <SysTick_Config+0x40>)
 8000cc0:	2207      	movs	r2, #7
 8000cc2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cc4:	2300      	movs	r3, #0
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	3708      	adds	r7, #8
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	e000e010 	.word	0xe000e010

08000cd4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cdc:	6878      	ldr	r0, [r7, #4]
 8000cde:	f7ff ff29 	bl	8000b34 <__NVIC_SetPriorityGrouping>
}
 8000ce2:	bf00      	nop
 8000ce4:	3708      	adds	r7, #8
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}

08000cea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000cea:	b580      	push	{r7, lr}
 8000cec:	b086      	sub	sp, #24
 8000cee:	af00      	add	r7, sp, #0
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	60b9      	str	r1, [r7, #8]
 8000cf4:	607a      	str	r2, [r7, #4]
 8000cf6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000cfc:	f7ff ff3e 	bl	8000b7c <__NVIC_GetPriorityGrouping>
 8000d00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d02:	687a      	ldr	r2, [r7, #4]
 8000d04:	68b9      	ldr	r1, [r7, #8]
 8000d06:	6978      	ldr	r0, [r7, #20]
 8000d08:	f7ff ff8e 	bl	8000c28 <NVIC_EncodePriority>
 8000d0c:	4602      	mov	r2, r0
 8000d0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d12:	4611      	mov	r1, r2
 8000d14:	4618      	mov	r0, r3
 8000d16:	f7ff ff5d 	bl	8000bd4 <__NVIC_SetPriority>
}
 8000d1a:	bf00      	nop
 8000d1c:	3718      	adds	r7, #24
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}

08000d22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d22:	b580      	push	{r7, lr}
 8000d24:	b082      	sub	sp, #8
 8000d26:	af00      	add	r7, sp, #0
 8000d28:	4603      	mov	r3, r0
 8000d2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d30:	4618      	mov	r0, r3
 8000d32:	f7ff ff31 	bl	8000b98 <__NVIC_EnableIRQ>
}
 8000d36:	bf00      	nop
 8000d38:	3708      	adds	r7, #8
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}

08000d3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d3e:	b580      	push	{r7, lr}
 8000d40:	b082      	sub	sp, #8
 8000d42:	af00      	add	r7, sp, #0
 8000d44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d46:	6878      	ldr	r0, [r7, #4]
 8000d48:	f7ff ffa2 	bl	8000c90 <SysTick_Config>
 8000d4c:	4603      	mov	r3, r0
}
 8000d4e:	4618      	mov	r0, r3
 8000d50:	3708      	adds	r7, #8
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
	...

08000d58 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b086      	sub	sp, #24
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	60f8      	str	r0, [r7, #12]
 8000d60:	60b9      	str	r1, [r7, #8]
 8000d62:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000d66:	4b23      	ldr	r3, [pc, #140]	@ (8000df4 <HAL_FLASH_Program+0x9c>)
 8000d68:	7e1b      	ldrb	r3, [r3, #24]
 8000d6a:	2b01      	cmp	r3, #1
 8000d6c:	d101      	bne.n	8000d72 <HAL_FLASH_Program+0x1a>
 8000d6e:	2302      	movs	r3, #2
 8000d70:	e03b      	b.n	8000dea <HAL_FLASH_Program+0x92>
 8000d72:	4b20      	ldr	r3, [pc, #128]	@ (8000df4 <HAL_FLASH_Program+0x9c>)
 8000d74:	2201      	movs	r2, #1
 8000d76:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000d78:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8000d7c:	f000 f870 	bl	8000e60 <FLASH_WaitForLastOperation>
 8000d80:	4603      	mov	r3, r0
 8000d82:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8000d84:	7dfb      	ldrb	r3, [r7, #23]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d12b      	bne.n	8000de2 <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d105      	bne.n	8000d9c <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8000d90:	783b      	ldrb	r3, [r7, #0]
 8000d92:	4619      	mov	r1, r3
 8000d94:	68b8      	ldr	r0, [r7, #8]
 8000d96:	f000 f91b 	bl	8000fd0 <FLASH_Program_Byte>
 8000d9a:	e016      	b.n	8000dca <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	2b01      	cmp	r3, #1
 8000da0:	d105      	bne.n	8000dae <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8000da2:	883b      	ldrh	r3, [r7, #0]
 8000da4:	4619      	mov	r1, r3
 8000da6:	68b8      	ldr	r0, [r7, #8]
 8000da8:	f000 f8ee 	bl	8000f88 <FLASH_Program_HalfWord>
 8000dac:	e00d      	b.n	8000dca <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	2b02      	cmp	r3, #2
 8000db2:	d105      	bne.n	8000dc0 <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	4619      	mov	r1, r3
 8000db8:	68b8      	ldr	r0, [r7, #8]
 8000dba:	f000 f8c3 	bl	8000f44 <FLASH_Program_Word>
 8000dbe:	e004      	b.n	8000dca <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8000dc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000dc4:	68b8      	ldr	r0, [r7, #8]
 8000dc6:	f000 f88b 	bl	8000ee0 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000dca:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8000dce:	f000 f847 	bl	8000e60 <FLASH_WaitForLastOperation>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8000dd6:	4b08      	ldr	r3, [pc, #32]	@ (8000df8 <HAL_FLASH_Program+0xa0>)
 8000dd8:	691b      	ldr	r3, [r3, #16]
 8000dda:	4a07      	ldr	r2, [pc, #28]	@ (8000df8 <HAL_FLASH_Program+0xa0>)
 8000ddc:	f023 0301 	bic.w	r3, r3, #1
 8000de0:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8000de2:	4b04      	ldr	r3, [pc, #16]	@ (8000df4 <HAL_FLASH_Program+0x9c>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	761a      	strb	r2, [r3, #24]

  return status;
 8000de8:	7dfb      	ldrb	r3, [r7, #23]
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	3718      	adds	r7, #24
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	2000000c 	.word	0x2000000c
 8000df8:	40023c00 	.word	0x40023c00

08000dfc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b083      	sub	sp, #12
 8000e00:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8000e02:	2300      	movs	r3, #0
 8000e04:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000e06:	4b0b      	ldr	r3, [pc, #44]	@ (8000e34 <HAL_FLASH_Unlock+0x38>)
 8000e08:	691b      	ldr	r3, [r3, #16]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	da0b      	bge.n	8000e26 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8000e0e:	4b09      	ldr	r3, [pc, #36]	@ (8000e34 <HAL_FLASH_Unlock+0x38>)
 8000e10:	4a09      	ldr	r2, [pc, #36]	@ (8000e38 <HAL_FLASH_Unlock+0x3c>)
 8000e12:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8000e14:	4b07      	ldr	r3, [pc, #28]	@ (8000e34 <HAL_FLASH_Unlock+0x38>)
 8000e16:	4a09      	ldr	r2, [pc, #36]	@ (8000e3c <HAL_FLASH_Unlock+0x40>)
 8000e18:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000e1a:	4b06      	ldr	r3, [pc, #24]	@ (8000e34 <HAL_FLASH_Unlock+0x38>)
 8000e1c:	691b      	ldr	r3, [r3, #16]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	da01      	bge.n	8000e26 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8000e22:	2301      	movs	r3, #1
 8000e24:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8000e26:	79fb      	ldrb	r3, [r7, #7]
}
 8000e28:	4618      	mov	r0, r3
 8000e2a:	370c      	adds	r7, #12
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e32:	4770      	bx	lr
 8000e34:	40023c00 	.word	0x40023c00
 8000e38:	45670123 	.word	0x45670123
 8000e3c:	cdef89ab 	.word	0xcdef89ab

08000e40 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8000e44:	4b05      	ldr	r3, [pc, #20]	@ (8000e5c <HAL_FLASH_Lock+0x1c>)
 8000e46:	691b      	ldr	r3, [r3, #16]
 8000e48:	4a04      	ldr	r2, [pc, #16]	@ (8000e5c <HAL_FLASH_Lock+0x1c>)
 8000e4a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000e4e:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8000e50:	2300      	movs	r3, #0
}
 8000e52:	4618      	mov	r0, r3
 8000e54:	46bd      	mov	sp, r7
 8000e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5a:	4770      	bx	lr
 8000e5c:	40023c00 	.word	0x40023c00

08000e60 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b084      	sub	sp, #16
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000e6c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ed8 <FLASH_WaitForLastOperation+0x78>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8000e72:	f7ff fe2f 	bl	8000ad4 <HAL_GetTick>
 8000e76:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8000e78:	e010      	b.n	8000e9c <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e80:	d00c      	beq.n	8000e9c <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d007      	beq.n	8000e98 <FLASH_WaitForLastOperation+0x38>
 8000e88:	f7ff fe24 	bl	8000ad4 <HAL_GetTick>
 8000e8c:	4602      	mov	r2, r0
 8000e8e:	68fb      	ldr	r3, [r7, #12]
 8000e90:	1ad3      	subs	r3, r2, r3
 8000e92:	687a      	ldr	r2, [r7, #4]
 8000e94:	429a      	cmp	r2, r3
 8000e96:	d201      	bcs.n	8000e9c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8000e98:	2303      	movs	r3, #3
 8000e9a:	e019      	b.n	8000ed0 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8000e9c:	4b0f      	ldr	r3, [pc, #60]	@ (8000edc <FLASH_WaitForLastOperation+0x7c>)
 8000e9e:	68db      	ldr	r3, [r3, #12]
 8000ea0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d1e8      	bne.n	8000e7a <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8000ea8:	4b0c      	ldr	r3, [pc, #48]	@ (8000edc <FLASH_WaitForLastOperation+0x7c>)
 8000eaa:	68db      	ldr	r3, [r3, #12]
 8000eac:	f003 0301 	and.w	r3, r3, #1
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d002      	beq.n	8000eba <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8000eb4:	4b09      	ldr	r3, [pc, #36]	@ (8000edc <FLASH_WaitForLastOperation+0x7c>)
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8000eba:	4b08      	ldr	r3, [pc, #32]	@ (8000edc <FLASH_WaitForLastOperation+0x7c>)
 8000ebc:	68db      	ldr	r3, [r3, #12]
 8000ebe:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d003      	beq.n	8000ece <FLASH_WaitForLastOperation+0x6e>
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8000ec6:	f000 f8a5 	bl	8001014 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	e000      	b.n	8000ed0 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8000ece:	2300      	movs	r3, #0

}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	3710      	adds	r7, #16
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	2000000c 	.word	0x2000000c
 8000edc:	40023c00 	.word	0x40023c00

08000ee0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b085      	sub	sp, #20
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	60f8      	str	r0, [r7, #12]
 8000ee8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8000eec:	4b14      	ldr	r3, [pc, #80]	@ (8000f40 <FLASH_Program_DoubleWord+0x60>)
 8000eee:	691b      	ldr	r3, [r3, #16]
 8000ef0:	4a13      	ldr	r2, [pc, #76]	@ (8000f40 <FLASH_Program_DoubleWord+0x60>)
 8000ef2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000ef6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8000ef8:	4b11      	ldr	r3, [pc, #68]	@ (8000f40 <FLASH_Program_DoubleWord+0x60>)
 8000efa:	691b      	ldr	r3, [r3, #16]
 8000efc:	4a10      	ldr	r2, [pc, #64]	@ (8000f40 <FLASH_Program_DoubleWord+0x60>)
 8000efe:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8000f02:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8000f04:	4b0e      	ldr	r3, [pc, #56]	@ (8000f40 <FLASH_Program_DoubleWord+0x60>)
 8000f06:	691b      	ldr	r3, [r3, #16]
 8000f08:	4a0d      	ldr	r2, [pc, #52]	@ (8000f40 <FLASH_Program_DoubleWord+0x60>)
 8000f0a:	f043 0301 	orr.w	r3, r3, #1
 8000f0e:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	683a      	ldr	r2, [r7, #0]
 8000f14:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8000f16:	f3bf 8f6f 	isb	sy
}
 8000f1a:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8000f1c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000f20:	f04f 0200 	mov.w	r2, #0
 8000f24:	f04f 0300 	mov.w	r3, #0
 8000f28:	000a      	movs	r2, r1
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	68f9      	ldr	r1, [r7, #12]
 8000f2e:	3104      	adds	r1, #4
 8000f30:	4613      	mov	r3, r2
 8000f32:	600b      	str	r3, [r1, #0]
}
 8000f34:	bf00      	nop
 8000f36:	3714      	adds	r7, #20
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr
 8000f40:	40023c00 	.word	0x40023c00

08000f44 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
 8000f4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8000f4e:	4b0d      	ldr	r3, [pc, #52]	@ (8000f84 <FLASH_Program_Word+0x40>)
 8000f50:	691b      	ldr	r3, [r3, #16]
 8000f52:	4a0c      	ldr	r2, [pc, #48]	@ (8000f84 <FLASH_Program_Word+0x40>)
 8000f54:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000f58:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8000f5a:	4b0a      	ldr	r3, [pc, #40]	@ (8000f84 <FLASH_Program_Word+0x40>)
 8000f5c:	691b      	ldr	r3, [r3, #16]
 8000f5e:	4a09      	ldr	r2, [pc, #36]	@ (8000f84 <FLASH_Program_Word+0x40>)
 8000f60:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f64:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8000f66:	4b07      	ldr	r3, [pc, #28]	@ (8000f84 <FLASH_Program_Word+0x40>)
 8000f68:	691b      	ldr	r3, [r3, #16]
 8000f6a:	4a06      	ldr	r2, [pc, #24]	@ (8000f84 <FLASH_Program_Word+0x40>)
 8000f6c:	f043 0301 	orr.w	r3, r3, #1
 8000f70:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	683a      	ldr	r2, [r7, #0]
 8000f76:	601a      	str	r2, [r3, #0]
}
 8000f78:	bf00      	nop
 8000f7a:	370c      	adds	r7, #12
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f82:	4770      	bx	lr
 8000f84:	40023c00 	.word	0x40023c00

08000f88 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	460b      	mov	r3, r1
 8000f92:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8000f94:	4b0d      	ldr	r3, [pc, #52]	@ (8000fcc <FLASH_Program_HalfWord+0x44>)
 8000f96:	691b      	ldr	r3, [r3, #16]
 8000f98:	4a0c      	ldr	r2, [pc, #48]	@ (8000fcc <FLASH_Program_HalfWord+0x44>)
 8000f9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000f9e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8000fa0:	4b0a      	ldr	r3, [pc, #40]	@ (8000fcc <FLASH_Program_HalfWord+0x44>)
 8000fa2:	691b      	ldr	r3, [r3, #16]
 8000fa4:	4a09      	ldr	r2, [pc, #36]	@ (8000fcc <FLASH_Program_HalfWord+0x44>)
 8000fa6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000faa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8000fac:	4b07      	ldr	r3, [pc, #28]	@ (8000fcc <FLASH_Program_HalfWord+0x44>)
 8000fae:	691b      	ldr	r3, [r3, #16]
 8000fb0:	4a06      	ldr	r2, [pc, #24]	@ (8000fcc <FLASH_Program_HalfWord+0x44>)
 8000fb2:	f043 0301 	orr.w	r3, r3, #1
 8000fb6:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	887a      	ldrh	r2, [r7, #2]
 8000fbc:	801a      	strh	r2, [r3, #0]
}
 8000fbe:	bf00      	nop
 8000fc0:	370c      	adds	r7, #12
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	40023c00 	.word	0x40023c00

08000fd0 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
 8000fd8:	460b      	mov	r3, r1
 8000fda:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8000fdc:	4b0c      	ldr	r3, [pc, #48]	@ (8001010 <FLASH_Program_Byte+0x40>)
 8000fde:	691b      	ldr	r3, [r3, #16]
 8000fe0:	4a0b      	ldr	r2, [pc, #44]	@ (8001010 <FLASH_Program_Byte+0x40>)
 8000fe2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000fe6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8000fe8:	4b09      	ldr	r3, [pc, #36]	@ (8001010 <FLASH_Program_Byte+0x40>)
 8000fea:	4a09      	ldr	r2, [pc, #36]	@ (8001010 <FLASH_Program_Byte+0x40>)
 8000fec:	691b      	ldr	r3, [r3, #16]
 8000fee:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8000ff0:	4b07      	ldr	r3, [pc, #28]	@ (8001010 <FLASH_Program_Byte+0x40>)
 8000ff2:	691b      	ldr	r3, [r3, #16]
 8000ff4:	4a06      	ldr	r2, [pc, #24]	@ (8001010 <FLASH_Program_Byte+0x40>)
 8000ff6:	f043 0301 	orr.w	r3, r3, #1
 8000ffa:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	78fa      	ldrb	r2, [r7, #3]
 8001000:	701a      	strb	r2, [r3, #0]
}
 8001002:	bf00      	nop
 8001004:	370c      	adds	r7, #12
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop
 8001010:	40023c00 	.word	0x40023c00

08001014 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001018:	4b27      	ldr	r3, [pc, #156]	@ (80010b8 <FLASH_SetErrorCode+0xa4>)
 800101a:	68db      	ldr	r3, [r3, #12]
 800101c:	f003 0310 	and.w	r3, r3, #16
 8001020:	2b00      	cmp	r3, #0
 8001022:	d008      	beq.n	8001036 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001024:	4b25      	ldr	r3, [pc, #148]	@ (80010bc <FLASH_SetErrorCode+0xa8>)
 8001026:	69db      	ldr	r3, [r3, #28]
 8001028:	f043 0310 	orr.w	r3, r3, #16
 800102c:	4a23      	ldr	r2, [pc, #140]	@ (80010bc <FLASH_SetErrorCode+0xa8>)
 800102e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8001030:	4b21      	ldr	r3, [pc, #132]	@ (80010b8 <FLASH_SetErrorCode+0xa4>)
 8001032:	2210      	movs	r2, #16
 8001034:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8001036:	4b20      	ldr	r3, [pc, #128]	@ (80010b8 <FLASH_SetErrorCode+0xa4>)
 8001038:	68db      	ldr	r3, [r3, #12]
 800103a:	f003 0320 	and.w	r3, r3, #32
 800103e:	2b00      	cmp	r3, #0
 8001040:	d008      	beq.n	8001054 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8001042:	4b1e      	ldr	r3, [pc, #120]	@ (80010bc <FLASH_SetErrorCode+0xa8>)
 8001044:	69db      	ldr	r3, [r3, #28]
 8001046:	f043 0308 	orr.w	r3, r3, #8
 800104a:	4a1c      	ldr	r2, [pc, #112]	@ (80010bc <FLASH_SetErrorCode+0xa8>)
 800104c:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800104e:	4b1a      	ldr	r3, [pc, #104]	@ (80010b8 <FLASH_SetErrorCode+0xa4>)
 8001050:	2220      	movs	r2, #32
 8001052:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8001054:	4b18      	ldr	r3, [pc, #96]	@ (80010b8 <FLASH_SetErrorCode+0xa4>)
 8001056:	68db      	ldr	r3, [r3, #12]
 8001058:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800105c:	2b00      	cmp	r3, #0
 800105e:	d008      	beq.n	8001072 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8001060:	4b16      	ldr	r3, [pc, #88]	@ (80010bc <FLASH_SetErrorCode+0xa8>)
 8001062:	69db      	ldr	r3, [r3, #28]
 8001064:	f043 0304 	orr.w	r3, r3, #4
 8001068:	4a14      	ldr	r2, [pc, #80]	@ (80010bc <FLASH_SetErrorCode+0xa8>)
 800106a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800106c:	4b12      	ldr	r3, [pc, #72]	@ (80010b8 <FLASH_SetErrorCode+0xa4>)
 800106e:	2240      	movs	r2, #64	@ 0x40
 8001070:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8001072:	4b11      	ldr	r3, [pc, #68]	@ (80010b8 <FLASH_SetErrorCode+0xa4>)
 8001074:	68db      	ldr	r3, [r3, #12]
 8001076:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800107a:	2b00      	cmp	r3, #0
 800107c:	d008      	beq.n	8001090 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800107e:	4b0f      	ldr	r3, [pc, #60]	@ (80010bc <FLASH_SetErrorCode+0xa8>)
 8001080:	69db      	ldr	r3, [r3, #28]
 8001082:	f043 0302 	orr.w	r3, r3, #2
 8001086:	4a0d      	ldr	r2, [pc, #52]	@ (80010bc <FLASH_SetErrorCode+0xa8>)
 8001088:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800108a:	4b0b      	ldr	r3, [pc, #44]	@ (80010b8 <FLASH_SetErrorCode+0xa4>)
 800108c:	2280      	movs	r2, #128	@ 0x80
 800108e:	60da      	str	r2, [r3, #12]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001090:	4b09      	ldr	r3, [pc, #36]	@ (80010b8 <FLASH_SetErrorCode+0xa4>)
 8001092:	68db      	ldr	r3, [r3, #12]
 8001094:	f003 0302 	and.w	r3, r3, #2
 8001098:	2b00      	cmp	r3, #0
 800109a:	d008      	beq.n	80010ae <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800109c:	4b07      	ldr	r3, [pc, #28]	@ (80010bc <FLASH_SetErrorCode+0xa8>)
 800109e:	69db      	ldr	r3, [r3, #28]
 80010a0:	f043 0320 	orr.w	r3, r3, #32
 80010a4:	4a05      	ldr	r2, [pc, #20]	@ (80010bc <FLASH_SetErrorCode+0xa8>)
 80010a6:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80010a8:	4b03      	ldr	r3, [pc, #12]	@ (80010b8 <FLASH_SetErrorCode+0xa4>)
 80010aa:	2202      	movs	r2, #2
 80010ac:	60da      	str	r2, [r3, #12]
  }
}
 80010ae:	bf00      	nop
 80010b0:	46bd      	mov	sp, r7
 80010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b6:	4770      	bx	lr
 80010b8:	40023c00 	.word	0x40023c00
 80010bc:	2000000c 	.word	0x2000000c

080010c0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b084      	sub	sp, #16
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 80010ca:	2300      	movs	r3, #0
 80010cc:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80010ce:	4b31      	ldr	r3, [pc, #196]	@ (8001194 <HAL_FLASHEx_Erase+0xd4>)
 80010d0:	7e1b      	ldrb	r3, [r3, #24]
 80010d2:	2b01      	cmp	r3, #1
 80010d4:	d101      	bne.n	80010da <HAL_FLASHEx_Erase+0x1a>
 80010d6:	2302      	movs	r3, #2
 80010d8:	e058      	b.n	800118c <HAL_FLASHEx_Erase+0xcc>
 80010da:	4b2e      	ldr	r3, [pc, #184]	@ (8001194 <HAL_FLASHEx_Erase+0xd4>)
 80010dc:	2201      	movs	r2, #1
 80010de:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80010e0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80010e4:	f7ff febc 	bl	8000e60 <FLASH_WaitForLastOperation>
 80010e8:	4603      	mov	r3, r0
 80010ea:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80010ec:	7bfb      	ldrb	r3, [r7, #15]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d148      	bne.n	8001184 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	f04f 32ff 	mov.w	r2, #4294967295
 80010f8:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	2b01      	cmp	r3, #1
 8001100:	d115      	bne.n	800112e <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	691b      	ldr	r3, [r3, #16]
 8001106:	b2da      	uxtb	r2, r3
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	4619      	mov	r1, r3
 800110e:	4610      	mov	r0, r2
 8001110:	f000 f844 	bl	800119c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001114:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001118:	f7ff fea2 	bl	8000e60 <FLASH_WaitForLastOperation>
 800111c:	4603      	mov	r3, r0
 800111e:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8001120:	4b1d      	ldr	r3, [pc, #116]	@ (8001198 <HAL_FLASHEx_Erase+0xd8>)
 8001122:	691b      	ldr	r3, [r3, #16]
 8001124:	4a1c      	ldr	r2, [pc, #112]	@ (8001198 <HAL_FLASHEx_Erase+0xd8>)
 8001126:	f023 0304 	bic.w	r3, r3, #4
 800112a:	6113      	str	r3, [r2, #16]
 800112c:	e028      	b.n	8001180 <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	689b      	ldr	r3, [r3, #8]
 8001132:	60bb      	str	r3, [r7, #8]
 8001134:	e01c      	b.n	8001170 <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	691b      	ldr	r3, [r3, #16]
 800113a:	b2db      	uxtb	r3, r3
 800113c:	4619      	mov	r1, r3
 800113e:	68b8      	ldr	r0, [r7, #8]
 8001140:	f000 f850 	bl	80011e4 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001144:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001148:	f7ff fe8a 	bl	8000e60 <FLASH_WaitForLastOperation>
 800114c:	4603      	mov	r3, r0
 800114e:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8001150:	4b11      	ldr	r3, [pc, #68]	@ (8001198 <HAL_FLASHEx_Erase+0xd8>)
 8001152:	691b      	ldr	r3, [r3, #16]
 8001154:	4a10      	ldr	r2, [pc, #64]	@ (8001198 <HAL_FLASHEx_Erase+0xd8>)
 8001156:	f023 037a 	bic.w	r3, r3, #122	@ 0x7a
 800115a:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 800115c:	7bfb      	ldrb	r3, [r7, #15]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d003      	beq.n	800116a <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	68ba      	ldr	r2, [r7, #8]
 8001166:	601a      	str	r2, [r3, #0]
          break;
 8001168:	e00a      	b.n	8001180 <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800116a:	68bb      	ldr	r3, [r7, #8]
 800116c:	3301      	adds	r3, #1
 800116e:	60bb      	str	r3, [r7, #8]
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	68da      	ldr	r2, [r3, #12]
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	689b      	ldr	r3, [r3, #8]
 8001178:	4413      	add	r3, r2
 800117a:	68ba      	ldr	r2, [r7, #8]
 800117c:	429a      	cmp	r2, r3
 800117e:	d3da      	bcc.n	8001136 <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8001180:	f000 f878 	bl	8001274 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001184:	4b03      	ldr	r3, [pc, #12]	@ (8001194 <HAL_FLASHEx_Erase+0xd4>)
 8001186:	2200      	movs	r2, #0
 8001188:	761a      	strb	r2, [r3, #24]

  return status;
 800118a:	7bfb      	ldrb	r3, [r7, #15]
}
 800118c:	4618      	mov	r0, r3
 800118e:	3710      	adds	r7, #16
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	2000000c 	.word	0x2000000c
 8001198:	40023c00 	.word	0x40023c00

0800119c <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	4603      	mov	r3, r0
 80011a4:	6039      	str	r1, [r7, #0]
 80011a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80011a8:	4b0d      	ldr	r3, [pc, #52]	@ (80011e0 <FLASH_MassErase+0x44>)
 80011aa:	691b      	ldr	r3, [r3, #16]
 80011ac:	4a0c      	ldr	r2, [pc, #48]	@ (80011e0 <FLASH_MassErase+0x44>)
 80011ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80011b2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 80011b4:	4b0a      	ldr	r3, [pc, #40]	@ (80011e0 <FLASH_MassErase+0x44>)
 80011b6:	691b      	ldr	r3, [r3, #16]
 80011b8:	4a09      	ldr	r2, [pc, #36]	@ (80011e0 <FLASH_MassErase+0x44>)
 80011ba:	f043 0304 	orr.w	r3, r3, #4
 80011be:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 80011c0:	4b07      	ldr	r3, [pc, #28]	@ (80011e0 <FLASH_MassErase+0x44>)
 80011c2:	691a      	ldr	r2, [r3, #16]
 80011c4:	79fb      	ldrb	r3, [r7, #7]
 80011c6:	021b      	lsls	r3, r3, #8
 80011c8:	4313      	orrs	r3, r2
 80011ca:	4a05      	ldr	r2, [pc, #20]	@ (80011e0 <FLASH_MassErase+0x44>)
 80011cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80011d0:	6113      	str	r3, [r2, #16]
}
 80011d2:	bf00      	nop
 80011d4:	370c      	adds	r7, #12
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	40023c00 	.word	0x40023c00

080011e4 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b085      	sub	sp, #20
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	460b      	mov	r3, r1
 80011ee:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80011f0:	2300      	movs	r3, #0
 80011f2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80011f4:	78fb      	ldrb	r3, [r7, #3]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d102      	bne.n	8001200 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80011fa:	2300      	movs	r3, #0
 80011fc:	60fb      	str	r3, [r7, #12]
 80011fe:	e010      	b.n	8001222 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8001200:	78fb      	ldrb	r3, [r7, #3]
 8001202:	2b01      	cmp	r3, #1
 8001204:	d103      	bne.n	800120e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8001206:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800120a:	60fb      	str	r3, [r7, #12]
 800120c:	e009      	b.n	8001222 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800120e:	78fb      	ldrb	r3, [r7, #3]
 8001210:	2b02      	cmp	r3, #2
 8001212:	d103      	bne.n	800121c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8001214:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001218:	60fb      	str	r3, [r7, #12]
 800121a:	e002      	b.n	8001222 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800121c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001220:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001222:	4b13      	ldr	r3, [pc, #76]	@ (8001270 <FLASH_Erase_Sector+0x8c>)
 8001224:	691b      	ldr	r3, [r3, #16]
 8001226:	4a12      	ldr	r2, [pc, #72]	@ (8001270 <FLASH_Erase_Sector+0x8c>)
 8001228:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800122c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800122e:	4b10      	ldr	r3, [pc, #64]	@ (8001270 <FLASH_Erase_Sector+0x8c>)
 8001230:	691a      	ldr	r2, [r3, #16]
 8001232:	490f      	ldr	r1, [pc, #60]	@ (8001270 <FLASH_Erase_Sector+0x8c>)
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	4313      	orrs	r3, r2
 8001238:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800123a:	4b0d      	ldr	r3, [pc, #52]	@ (8001270 <FLASH_Erase_Sector+0x8c>)
 800123c:	691b      	ldr	r3, [r3, #16]
 800123e:	4a0c      	ldr	r2, [pc, #48]	@ (8001270 <FLASH_Erase_Sector+0x8c>)
 8001240:	f023 0378 	bic.w	r3, r3, #120	@ 0x78
 8001244:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8001246:	4b0a      	ldr	r3, [pc, #40]	@ (8001270 <FLASH_Erase_Sector+0x8c>)
 8001248:	691a      	ldr	r2, [r3, #16]
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	00db      	lsls	r3, r3, #3
 800124e:	4313      	orrs	r3, r2
 8001250:	4a07      	ldr	r2, [pc, #28]	@ (8001270 <FLASH_Erase_Sector+0x8c>)
 8001252:	f043 0302 	orr.w	r3, r3, #2
 8001256:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8001258:	4b05      	ldr	r3, [pc, #20]	@ (8001270 <FLASH_Erase_Sector+0x8c>)
 800125a:	691b      	ldr	r3, [r3, #16]
 800125c:	4a04      	ldr	r2, [pc, #16]	@ (8001270 <FLASH_Erase_Sector+0x8c>)
 800125e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001262:	6113      	str	r3, [r2, #16]
}
 8001264:	bf00      	nop
 8001266:	3714      	adds	r7, #20
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr
 8001270:	40023c00 	.word	0x40023c00

08001274 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8001278:	4b20      	ldr	r3, [pc, #128]	@ (80012fc <FLASH_FlushCaches+0x88>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001280:	2b00      	cmp	r3, #0
 8001282:	d017      	beq.n	80012b4 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8001284:	4b1d      	ldr	r3, [pc, #116]	@ (80012fc <FLASH_FlushCaches+0x88>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a1c      	ldr	r2, [pc, #112]	@ (80012fc <FLASH_FlushCaches+0x88>)
 800128a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800128e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8001290:	4b1a      	ldr	r3, [pc, #104]	@ (80012fc <FLASH_FlushCaches+0x88>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a19      	ldr	r2, [pc, #100]	@ (80012fc <FLASH_FlushCaches+0x88>)
 8001296:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800129a:	6013      	str	r3, [r2, #0]
 800129c:	4b17      	ldr	r3, [pc, #92]	@ (80012fc <FLASH_FlushCaches+0x88>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a16      	ldr	r2, [pc, #88]	@ (80012fc <FLASH_FlushCaches+0x88>)
 80012a2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80012a6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80012a8:	4b14      	ldr	r3, [pc, #80]	@ (80012fc <FLASH_FlushCaches+0x88>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a13      	ldr	r2, [pc, #76]	@ (80012fc <FLASH_FlushCaches+0x88>)
 80012ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012b2:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80012b4:	4b11      	ldr	r3, [pc, #68]	@ (80012fc <FLASH_FlushCaches+0x88>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d017      	beq.n	80012f0 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80012c0:	4b0e      	ldr	r3, [pc, #56]	@ (80012fc <FLASH_FlushCaches+0x88>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a0d      	ldr	r2, [pc, #52]	@ (80012fc <FLASH_FlushCaches+0x88>)
 80012c6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80012ca:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80012cc:	4b0b      	ldr	r3, [pc, #44]	@ (80012fc <FLASH_FlushCaches+0x88>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a0a      	ldr	r2, [pc, #40]	@ (80012fc <FLASH_FlushCaches+0x88>)
 80012d2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80012d6:	6013      	str	r3, [r2, #0]
 80012d8:	4b08      	ldr	r3, [pc, #32]	@ (80012fc <FLASH_FlushCaches+0x88>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a07      	ldr	r2, [pc, #28]	@ (80012fc <FLASH_FlushCaches+0x88>)
 80012de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80012e2:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80012e4:	4b05      	ldr	r3, [pc, #20]	@ (80012fc <FLASH_FlushCaches+0x88>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a04      	ldr	r2, [pc, #16]	@ (80012fc <FLASH_FlushCaches+0x88>)
 80012ea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012ee:	6013      	str	r3, [r2, #0]
  }
}
 80012f0:	bf00      	nop
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	40023c00 	.word	0x40023c00

08001300 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001300:	b480      	push	{r7}
 8001302:	b089      	sub	sp, #36	@ 0x24
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800130a:	2300      	movs	r3, #0
 800130c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800130e:	2300      	movs	r3, #0
 8001310:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001312:	2300      	movs	r3, #0
 8001314:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001316:	2300      	movs	r3, #0
 8001318:	61fb      	str	r3, [r7, #28]
 800131a:	e16b      	b.n	80015f4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800131c:	2201      	movs	r2, #1
 800131e:	69fb      	ldr	r3, [r7, #28]
 8001320:	fa02 f303 	lsl.w	r3, r2, r3
 8001324:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	697a      	ldr	r2, [r7, #20]
 800132c:	4013      	ands	r3, r2
 800132e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001330:	693a      	ldr	r2, [r7, #16]
 8001332:	697b      	ldr	r3, [r7, #20]
 8001334:	429a      	cmp	r2, r3
 8001336:	f040 815a 	bne.w	80015ee <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	f003 0303 	and.w	r3, r3, #3
 8001342:	2b01      	cmp	r3, #1
 8001344:	d005      	beq.n	8001352 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800134e:	2b02      	cmp	r3, #2
 8001350:	d130      	bne.n	80013b4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	689b      	ldr	r3, [r3, #8]
 8001356:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001358:	69fb      	ldr	r3, [r7, #28]
 800135a:	005b      	lsls	r3, r3, #1
 800135c:	2203      	movs	r2, #3
 800135e:	fa02 f303 	lsl.w	r3, r2, r3
 8001362:	43db      	mvns	r3, r3
 8001364:	69ba      	ldr	r2, [r7, #24]
 8001366:	4013      	ands	r3, r2
 8001368:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	68da      	ldr	r2, [r3, #12]
 800136e:	69fb      	ldr	r3, [r7, #28]
 8001370:	005b      	lsls	r3, r3, #1
 8001372:	fa02 f303 	lsl.w	r3, r2, r3
 8001376:	69ba      	ldr	r2, [r7, #24]
 8001378:	4313      	orrs	r3, r2
 800137a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	69ba      	ldr	r2, [r7, #24]
 8001380:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001388:	2201      	movs	r2, #1
 800138a:	69fb      	ldr	r3, [r7, #28]
 800138c:	fa02 f303 	lsl.w	r3, r2, r3
 8001390:	43db      	mvns	r3, r3
 8001392:	69ba      	ldr	r2, [r7, #24]
 8001394:	4013      	ands	r3, r2
 8001396:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	091b      	lsrs	r3, r3, #4
 800139e:	f003 0201 	and.w	r2, r3, #1
 80013a2:	69fb      	ldr	r3, [r7, #28]
 80013a4:	fa02 f303 	lsl.w	r3, r2, r3
 80013a8:	69ba      	ldr	r2, [r7, #24]
 80013aa:	4313      	orrs	r3, r2
 80013ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	69ba      	ldr	r2, [r7, #24]
 80013b2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	f003 0303 	and.w	r3, r3, #3
 80013bc:	2b03      	cmp	r3, #3
 80013be:	d017      	beq.n	80013f0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	68db      	ldr	r3, [r3, #12]
 80013c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80013c6:	69fb      	ldr	r3, [r7, #28]
 80013c8:	005b      	lsls	r3, r3, #1
 80013ca:	2203      	movs	r2, #3
 80013cc:	fa02 f303 	lsl.w	r3, r2, r3
 80013d0:	43db      	mvns	r3, r3
 80013d2:	69ba      	ldr	r2, [r7, #24]
 80013d4:	4013      	ands	r3, r2
 80013d6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	689a      	ldr	r2, [r3, #8]
 80013dc:	69fb      	ldr	r3, [r7, #28]
 80013de:	005b      	lsls	r3, r3, #1
 80013e0:	fa02 f303 	lsl.w	r3, r2, r3
 80013e4:	69ba      	ldr	r2, [r7, #24]
 80013e6:	4313      	orrs	r3, r2
 80013e8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	69ba      	ldr	r2, [r7, #24]
 80013ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	f003 0303 	and.w	r3, r3, #3
 80013f8:	2b02      	cmp	r3, #2
 80013fa:	d123      	bne.n	8001444 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80013fc:	69fb      	ldr	r3, [r7, #28]
 80013fe:	08da      	lsrs	r2, r3, #3
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	3208      	adds	r2, #8
 8001404:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001408:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800140a:	69fb      	ldr	r3, [r7, #28]
 800140c:	f003 0307 	and.w	r3, r3, #7
 8001410:	009b      	lsls	r3, r3, #2
 8001412:	220f      	movs	r2, #15
 8001414:	fa02 f303 	lsl.w	r3, r2, r3
 8001418:	43db      	mvns	r3, r3
 800141a:	69ba      	ldr	r2, [r7, #24]
 800141c:	4013      	ands	r3, r2
 800141e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	691a      	ldr	r2, [r3, #16]
 8001424:	69fb      	ldr	r3, [r7, #28]
 8001426:	f003 0307 	and.w	r3, r3, #7
 800142a:	009b      	lsls	r3, r3, #2
 800142c:	fa02 f303 	lsl.w	r3, r2, r3
 8001430:	69ba      	ldr	r2, [r7, #24]
 8001432:	4313      	orrs	r3, r2
 8001434:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001436:	69fb      	ldr	r3, [r7, #28]
 8001438:	08da      	lsrs	r2, r3, #3
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	3208      	adds	r2, #8
 800143e:	69b9      	ldr	r1, [r7, #24]
 8001440:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800144a:	69fb      	ldr	r3, [r7, #28]
 800144c:	005b      	lsls	r3, r3, #1
 800144e:	2203      	movs	r2, #3
 8001450:	fa02 f303 	lsl.w	r3, r2, r3
 8001454:	43db      	mvns	r3, r3
 8001456:	69ba      	ldr	r2, [r7, #24]
 8001458:	4013      	ands	r3, r2
 800145a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	f003 0203 	and.w	r2, r3, #3
 8001464:	69fb      	ldr	r3, [r7, #28]
 8001466:	005b      	lsls	r3, r3, #1
 8001468:	fa02 f303 	lsl.w	r3, r2, r3
 800146c:	69ba      	ldr	r2, [r7, #24]
 800146e:	4313      	orrs	r3, r2
 8001470:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	69ba      	ldr	r2, [r7, #24]
 8001476:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001480:	2b00      	cmp	r3, #0
 8001482:	f000 80b4 	beq.w	80015ee <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001486:	2300      	movs	r3, #0
 8001488:	60fb      	str	r3, [r7, #12]
 800148a:	4b60      	ldr	r3, [pc, #384]	@ (800160c <HAL_GPIO_Init+0x30c>)
 800148c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800148e:	4a5f      	ldr	r2, [pc, #380]	@ (800160c <HAL_GPIO_Init+0x30c>)
 8001490:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001494:	6453      	str	r3, [r2, #68]	@ 0x44
 8001496:	4b5d      	ldr	r3, [pc, #372]	@ (800160c <HAL_GPIO_Init+0x30c>)
 8001498:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800149a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800149e:	60fb      	str	r3, [r7, #12]
 80014a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80014a2:	4a5b      	ldr	r2, [pc, #364]	@ (8001610 <HAL_GPIO_Init+0x310>)
 80014a4:	69fb      	ldr	r3, [r7, #28]
 80014a6:	089b      	lsrs	r3, r3, #2
 80014a8:	3302      	adds	r3, #2
 80014aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80014b0:	69fb      	ldr	r3, [r7, #28]
 80014b2:	f003 0303 	and.w	r3, r3, #3
 80014b6:	009b      	lsls	r3, r3, #2
 80014b8:	220f      	movs	r2, #15
 80014ba:	fa02 f303 	lsl.w	r3, r2, r3
 80014be:	43db      	mvns	r3, r3
 80014c0:	69ba      	ldr	r2, [r7, #24]
 80014c2:	4013      	ands	r3, r2
 80014c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	4a52      	ldr	r2, [pc, #328]	@ (8001614 <HAL_GPIO_Init+0x314>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d02b      	beq.n	8001526 <HAL_GPIO_Init+0x226>
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	4a51      	ldr	r2, [pc, #324]	@ (8001618 <HAL_GPIO_Init+0x318>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d025      	beq.n	8001522 <HAL_GPIO_Init+0x222>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	4a50      	ldr	r2, [pc, #320]	@ (800161c <HAL_GPIO_Init+0x31c>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d01f      	beq.n	800151e <HAL_GPIO_Init+0x21e>
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	4a4f      	ldr	r2, [pc, #316]	@ (8001620 <HAL_GPIO_Init+0x320>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d019      	beq.n	800151a <HAL_GPIO_Init+0x21a>
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	4a4e      	ldr	r2, [pc, #312]	@ (8001624 <HAL_GPIO_Init+0x324>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d013      	beq.n	8001516 <HAL_GPIO_Init+0x216>
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	4a4d      	ldr	r2, [pc, #308]	@ (8001628 <HAL_GPIO_Init+0x328>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d00d      	beq.n	8001512 <HAL_GPIO_Init+0x212>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	4a4c      	ldr	r2, [pc, #304]	@ (800162c <HAL_GPIO_Init+0x32c>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d007      	beq.n	800150e <HAL_GPIO_Init+0x20e>
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	4a4b      	ldr	r2, [pc, #300]	@ (8001630 <HAL_GPIO_Init+0x330>)
 8001502:	4293      	cmp	r3, r2
 8001504:	d101      	bne.n	800150a <HAL_GPIO_Init+0x20a>
 8001506:	2307      	movs	r3, #7
 8001508:	e00e      	b.n	8001528 <HAL_GPIO_Init+0x228>
 800150a:	2308      	movs	r3, #8
 800150c:	e00c      	b.n	8001528 <HAL_GPIO_Init+0x228>
 800150e:	2306      	movs	r3, #6
 8001510:	e00a      	b.n	8001528 <HAL_GPIO_Init+0x228>
 8001512:	2305      	movs	r3, #5
 8001514:	e008      	b.n	8001528 <HAL_GPIO_Init+0x228>
 8001516:	2304      	movs	r3, #4
 8001518:	e006      	b.n	8001528 <HAL_GPIO_Init+0x228>
 800151a:	2303      	movs	r3, #3
 800151c:	e004      	b.n	8001528 <HAL_GPIO_Init+0x228>
 800151e:	2302      	movs	r3, #2
 8001520:	e002      	b.n	8001528 <HAL_GPIO_Init+0x228>
 8001522:	2301      	movs	r3, #1
 8001524:	e000      	b.n	8001528 <HAL_GPIO_Init+0x228>
 8001526:	2300      	movs	r3, #0
 8001528:	69fa      	ldr	r2, [r7, #28]
 800152a:	f002 0203 	and.w	r2, r2, #3
 800152e:	0092      	lsls	r2, r2, #2
 8001530:	4093      	lsls	r3, r2
 8001532:	69ba      	ldr	r2, [r7, #24]
 8001534:	4313      	orrs	r3, r2
 8001536:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001538:	4935      	ldr	r1, [pc, #212]	@ (8001610 <HAL_GPIO_Init+0x310>)
 800153a:	69fb      	ldr	r3, [r7, #28]
 800153c:	089b      	lsrs	r3, r3, #2
 800153e:	3302      	adds	r3, #2
 8001540:	69ba      	ldr	r2, [r7, #24]
 8001542:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001546:	4b3b      	ldr	r3, [pc, #236]	@ (8001634 <HAL_GPIO_Init+0x334>)
 8001548:	689b      	ldr	r3, [r3, #8]
 800154a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800154c:	693b      	ldr	r3, [r7, #16]
 800154e:	43db      	mvns	r3, r3
 8001550:	69ba      	ldr	r2, [r7, #24]
 8001552:	4013      	ands	r3, r2
 8001554:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800155e:	2b00      	cmp	r3, #0
 8001560:	d003      	beq.n	800156a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001562:	69ba      	ldr	r2, [r7, #24]
 8001564:	693b      	ldr	r3, [r7, #16]
 8001566:	4313      	orrs	r3, r2
 8001568:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800156a:	4a32      	ldr	r2, [pc, #200]	@ (8001634 <HAL_GPIO_Init+0x334>)
 800156c:	69bb      	ldr	r3, [r7, #24]
 800156e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001570:	4b30      	ldr	r3, [pc, #192]	@ (8001634 <HAL_GPIO_Init+0x334>)
 8001572:	68db      	ldr	r3, [r3, #12]
 8001574:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001576:	693b      	ldr	r3, [r7, #16]
 8001578:	43db      	mvns	r3, r3
 800157a:	69ba      	ldr	r2, [r7, #24]
 800157c:	4013      	ands	r3, r2
 800157e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001588:	2b00      	cmp	r3, #0
 800158a:	d003      	beq.n	8001594 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800158c:	69ba      	ldr	r2, [r7, #24]
 800158e:	693b      	ldr	r3, [r7, #16]
 8001590:	4313      	orrs	r3, r2
 8001592:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001594:	4a27      	ldr	r2, [pc, #156]	@ (8001634 <HAL_GPIO_Init+0x334>)
 8001596:	69bb      	ldr	r3, [r7, #24]
 8001598:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800159a:	4b26      	ldr	r3, [pc, #152]	@ (8001634 <HAL_GPIO_Init+0x334>)
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015a0:	693b      	ldr	r3, [r7, #16]
 80015a2:	43db      	mvns	r3, r3
 80015a4:	69ba      	ldr	r2, [r7, #24]
 80015a6:	4013      	ands	r3, r2
 80015a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d003      	beq.n	80015be <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80015b6:	69ba      	ldr	r2, [r7, #24]
 80015b8:	693b      	ldr	r3, [r7, #16]
 80015ba:	4313      	orrs	r3, r2
 80015bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80015be:	4a1d      	ldr	r2, [pc, #116]	@ (8001634 <HAL_GPIO_Init+0x334>)
 80015c0:	69bb      	ldr	r3, [r7, #24]
 80015c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80015c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001634 <HAL_GPIO_Init+0x334>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015ca:	693b      	ldr	r3, [r7, #16]
 80015cc:	43db      	mvns	r3, r3
 80015ce:	69ba      	ldr	r2, [r7, #24]
 80015d0:	4013      	ands	r3, r2
 80015d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d003      	beq.n	80015e8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80015e0:	69ba      	ldr	r2, [r7, #24]
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	4313      	orrs	r3, r2
 80015e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80015e8:	4a12      	ldr	r2, [pc, #72]	@ (8001634 <HAL_GPIO_Init+0x334>)
 80015ea:	69bb      	ldr	r3, [r7, #24]
 80015ec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015ee:	69fb      	ldr	r3, [r7, #28]
 80015f0:	3301      	adds	r3, #1
 80015f2:	61fb      	str	r3, [r7, #28]
 80015f4:	69fb      	ldr	r3, [r7, #28]
 80015f6:	2b0f      	cmp	r3, #15
 80015f8:	f67f ae90 	bls.w	800131c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80015fc:	bf00      	nop
 80015fe:	bf00      	nop
 8001600:	3724      	adds	r7, #36	@ 0x24
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr
 800160a:	bf00      	nop
 800160c:	40023800 	.word	0x40023800
 8001610:	40013800 	.word	0x40013800
 8001614:	40020000 	.word	0x40020000
 8001618:	40020400 	.word	0x40020400
 800161c:	40020800 	.word	0x40020800
 8001620:	40020c00 	.word	0x40020c00
 8001624:	40021000 	.word	0x40021000
 8001628:	40021400 	.word	0x40021400
 800162c:	40021800 	.word	0x40021800
 8001630:	40021c00 	.word	0x40021c00
 8001634:	40013c00 	.word	0x40013c00

08001638 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001638:	b480      	push	{r7}
 800163a:	b083      	sub	sp, #12
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
 8001640:	460b      	mov	r3, r1
 8001642:	807b      	strh	r3, [r7, #2]
 8001644:	4613      	mov	r3, r2
 8001646:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001648:	787b      	ldrb	r3, [r7, #1]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d003      	beq.n	8001656 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800164e:	887a      	ldrh	r2, [r7, #2]
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001654:	e003      	b.n	800165e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001656:	887b      	ldrh	r3, [r7, #2]
 8001658:	041a      	lsls	r2, r3, #16
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	619a      	str	r2, [r3, #24]
}
 800165e:	bf00      	nop
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr

0800166a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800166a:	b480      	push	{r7}
 800166c:	b085      	sub	sp, #20
 800166e:	af00      	add	r7, sp, #0
 8001670:	6078      	str	r0, [r7, #4]
 8001672:	460b      	mov	r3, r1
 8001674:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	695b      	ldr	r3, [r3, #20]
 800167a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800167c:	887a      	ldrh	r2, [r7, #2]
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	4013      	ands	r3, r2
 8001682:	041a      	lsls	r2, r3, #16
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	43d9      	mvns	r1, r3
 8001688:	887b      	ldrh	r3, [r7, #2]
 800168a:	400b      	ands	r3, r1
 800168c:	431a      	orrs	r2, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	619a      	str	r2, [r3, #24]
}
 8001692:	bf00      	nop
 8001694:	3714      	adds	r7, #20
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr

0800169e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800169e:	b580      	push	{r7, lr}
 80016a0:	b086      	sub	sp, #24
 80016a2:	af02      	add	r7, sp, #8
 80016a4:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d101      	bne.n	80016b0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80016ac:	2301      	movs	r3, #1
 80016ae:	e101      	b.n	80018b4 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80016bc:	b2db      	uxtb	r3, r3
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d106      	bne.n	80016d0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2200      	movs	r2, #0
 80016c6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80016ca:	6878      	ldr	r0, [r7, #4]
 80016cc:	f006 f8f8 	bl	80078c0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2203      	movs	r2, #3
 80016d4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80016de:	d102      	bne.n	80016e6 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2200      	movs	r2, #0
 80016e4:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4618      	mov	r0, r3
 80016ec:	f002 fa6f 	bl	8003bce <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6818      	ldr	r0, [r3, #0]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	7c1a      	ldrb	r2, [r3, #16]
 80016f8:	f88d 2000 	strb.w	r2, [sp]
 80016fc:	3304      	adds	r3, #4
 80016fe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001700:	f002 f94e 	bl	80039a0 <USB_CoreInit>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d005      	beq.n	8001716 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2202      	movs	r2, #2
 800170e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001712:	2301      	movs	r3, #1
 8001714:	e0ce      	b.n	80018b4 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	2100      	movs	r1, #0
 800171c:	4618      	mov	r0, r3
 800171e:	f002 fa67 	bl	8003bf0 <USB_SetCurrentMode>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d005      	beq.n	8001734 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2202      	movs	r2, #2
 800172c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001730:	2301      	movs	r3, #1
 8001732:	e0bf      	b.n	80018b4 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001734:	2300      	movs	r3, #0
 8001736:	73fb      	strb	r3, [r7, #15]
 8001738:	e04a      	b.n	80017d0 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800173a:	7bfa      	ldrb	r2, [r7, #15]
 800173c:	6879      	ldr	r1, [r7, #4]
 800173e:	4613      	mov	r3, r2
 8001740:	00db      	lsls	r3, r3, #3
 8001742:	4413      	add	r3, r2
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	440b      	add	r3, r1
 8001748:	3315      	adds	r3, #21
 800174a:	2201      	movs	r2, #1
 800174c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800174e:	7bfa      	ldrb	r2, [r7, #15]
 8001750:	6879      	ldr	r1, [r7, #4]
 8001752:	4613      	mov	r3, r2
 8001754:	00db      	lsls	r3, r3, #3
 8001756:	4413      	add	r3, r2
 8001758:	009b      	lsls	r3, r3, #2
 800175a:	440b      	add	r3, r1
 800175c:	3314      	adds	r3, #20
 800175e:	7bfa      	ldrb	r2, [r7, #15]
 8001760:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001762:	7bfa      	ldrb	r2, [r7, #15]
 8001764:	7bfb      	ldrb	r3, [r7, #15]
 8001766:	b298      	uxth	r0, r3
 8001768:	6879      	ldr	r1, [r7, #4]
 800176a:	4613      	mov	r3, r2
 800176c:	00db      	lsls	r3, r3, #3
 800176e:	4413      	add	r3, r2
 8001770:	009b      	lsls	r3, r3, #2
 8001772:	440b      	add	r3, r1
 8001774:	332e      	adds	r3, #46	@ 0x2e
 8001776:	4602      	mov	r2, r0
 8001778:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800177a:	7bfa      	ldrb	r2, [r7, #15]
 800177c:	6879      	ldr	r1, [r7, #4]
 800177e:	4613      	mov	r3, r2
 8001780:	00db      	lsls	r3, r3, #3
 8001782:	4413      	add	r3, r2
 8001784:	009b      	lsls	r3, r3, #2
 8001786:	440b      	add	r3, r1
 8001788:	3318      	adds	r3, #24
 800178a:	2200      	movs	r2, #0
 800178c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800178e:	7bfa      	ldrb	r2, [r7, #15]
 8001790:	6879      	ldr	r1, [r7, #4]
 8001792:	4613      	mov	r3, r2
 8001794:	00db      	lsls	r3, r3, #3
 8001796:	4413      	add	r3, r2
 8001798:	009b      	lsls	r3, r3, #2
 800179a:	440b      	add	r3, r1
 800179c:	331c      	adds	r3, #28
 800179e:	2200      	movs	r2, #0
 80017a0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80017a2:	7bfa      	ldrb	r2, [r7, #15]
 80017a4:	6879      	ldr	r1, [r7, #4]
 80017a6:	4613      	mov	r3, r2
 80017a8:	00db      	lsls	r3, r3, #3
 80017aa:	4413      	add	r3, r2
 80017ac:	009b      	lsls	r3, r3, #2
 80017ae:	440b      	add	r3, r1
 80017b0:	3320      	adds	r3, #32
 80017b2:	2200      	movs	r2, #0
 80017b4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80017b6:	7bfa      	ldrb	r2, [r7, #15]
 80017b8:	6879      	ldr	r1, [r7, #4]
 80017ba:	4613      	mov	r3, r2
 80017bc:	00db      	lsls	r3, r3, #3
 80017be:	4413      	add	r3, r2
 80017c0:	009b      	lsls	r3, r3, #2
 80017c2:	440b      	add	r3, r1
 80017c4:	3324      	adds	r3, #36	@ 0x24
 80017c6:	2200      	movs	r2, #0
 80017c8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80017ca:	7bfb      	ldrb	r3, [r7, #15]
 80017cc:	3301      	adds	r3, #1
 80017ce:	73fb      	strb	r3, [r7, #15]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	791b      	ldrb	r3, [r3, #4]
 80017d4:	7bfa      	ldrb	r2, [r7, #15]
 80017d6:	429a      	cmp	r2, r3
 80017d8:	d3af      	bcc.n	800173a <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80017da:	2300      	movs	r3, #0
 80017dc:	73fb      	strb	r3, [r7, #15]
 80017de:	e044      	b.n	800186a <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80017e0:	7bfa      	ldrb	r2, [r7, #15]
 80017e2:	6879      	ldr	r1, [r7, #4]
 80017e4:	4613      	mov	r3, r2
 80017e6:	00db      	lsls	r3, r3, #3
 80017e8:	4413      	add	r3, r2
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	440b      	add	r3, r1
 80017ee:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80017f2:	2200      	movs	r2, #0
 80017f4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80017f6:	7bfa      	ldrb	r2, [r7, #15]
 80017f8:	6879      	ldr	r1, [r7, #4]
 80017fa:	4613      	mov	r3, r2
 80017fc:	00db      	lsls	r3, r3, #3
 80017fe:	4413      	add	r3, r2
 8001800:	009b      	lsls	r3, r3, #2
 8001802:	440b      	add	r3, r1
 8001804:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001808:	7bfa      	ldrb	r2, [r7, #15]
 800180a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800180c:	7bfa      	ldrb	r2, [r7, #15]
 800180e:	6879      	ldr	r1, [r7, #4]
 8001810:	4613      	mov	r3, r2
 8001812:	00db      	lsls	r3, r3, #3
 8001814:	4413      	add	r3, r2
 8001816:	009b      	lsls	r3, r3, #2
 8001818:	440b      	add	r3, r1
 800181a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800181e:	2200      	movs	r2, #0
 8001820:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001822:	7bfa      	ldrb	r2, [r7, #15]
 8001824:	6879      	ldr	r1, [r7, #4]
 8001826:	4613      	mov	r3, r2
 8001828:	00db      	lsls	r3, r3, #3
 800182a:	4413      	add	r3, r2
 800182c:	009b      	lsls	r3, r3, #2
 800182e:	440b      	add	r3, r1
 8001830:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001834:	2200      	movs	r2, #0
 8001836:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001838:	7bfa      	ldrb	r2, [r7, #15]
 800183a:	6879      	ldr	r1, [r7, #4]
 800183c:	4613      	mov	r3, r2
 800183e:	00db      	lsls	r3, r3, #3
 8001840:	4413      	add	r3, r2
 8001842:	009b      	lsls	r3, r3, #2
 8001844:	440b      	add	r3, r1
 8001846:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800184a:	2200      	movs	r2, #0
 800184c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800184e:	7bfa      	ldrb	r2, [r7, #15]
 8001850:	6879      	ldr	r1, [r7, #4]
 8001852:	4613      	mov	r3, r2
 8001854:	00db      	lsls	r3, r3, #3
 8001856:	4413      	add	r3, r2
 8001858:	009b      	lsls	r3, r3, #2
 800185a:	440b      	add	r3, r1
 800185c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001860:	2200      	movs	r2, #0
 8001862:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001864:	7bfb      	ldrb	r3, [r7, #15]
 8001866:	3301      	adds	r3, #1
 8001868:	73fb      	strb	r3, [r7, #15]
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	791b      	ldrb	r3, [r3, #4]
 800186e:	7bfa      	ldrb	r2, [r7, #15]
 8001870:	429a      	cmp	r2, r3
 8001872:	d3b5      	bcc.n	80017e0 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6818      	ldr	r0, [r3, #0]
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	7c1a      	ldrb	r2, [r3, #16]
 800187c:	f88d 2000 	strb.w	r2, [sp]
 8001880:	3304      	adds	r3, #4
 8001882:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001884:	f002 fa00 	bl	8003c88 <USB_DevInit>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d005      	beq.n	800189a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2202      	movs	r2, #2
 8001892:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001896:	2301      	movs	r3, #1
 8001898:	e00c      	b.n	80018b4 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2200      	movs	r2, #0
 800189e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2201      	movs	r2, #1
 80018a4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4618      	mov	r0, r3
 80018ae:	f003 f96e 	bl	8004b8e <USB_DevDisconnect>

  return HAL_OK;
 80018b2:	2300      	movs	r3, #0
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3710      	adds	r7, #16
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}

080018bc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b084      	sub	sp, #16
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80018d0:	2b01      	cmp	r3, #1
 80018d2:	d101      	bne.n	80018d8 <HAL_PCD_Start+0x1c>
 80018d4:	2302      	movs	r3, #2
 80018d6:	e022      	b.n	800191e <HAL_PCD_Start+0x62>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2201      	movs	r2, #1
 80018dc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	68db      	ldr	r3, [r3, #12]
 80018e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d009      	beq.n	8001900 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80018f0:	2b01      	cmp	r3, #1
 80018f2:	d105      	bne.n	8001900 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018f8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4618      	mov	r0, r3
 8001906:	f002 f951 	bl	8003bac <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4618      	mov	r0, r3
 8001910:	f003 f91c 	bl	8004b4c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2200      	movs	r2, #0
 8001918:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800191c:	2300      	movs	r3, #0
}
 800191e:	4618      	mov	r0, r3
 8001920:	3710      	adds	r7, #16
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}

08001926 <HAL_PCD_Stop>:
  * @brief  Stop the USB device.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd)
{
 8001926:	b580      	push	{r7, lr}
 8001928:	b084      	sub	sp, #16
 800192a:	af00      	add	r7, sp, #0
 800192c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800193a:	2b01      	cmp	r3, #1
 800193c:	d101      	bne.n	8001942 <HAL_PCD_Stop+0x1c>
 800193e:	2302      	movs	r3, #2
 8001940:	e028      	b.n	8001994 <HAL_PCD_Stop+0x6e>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2201      	movs	r2, #1
 8001946:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_DISABLE(hpcd);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4618      	mov	r0, r3
 8001950:	f002 f93d 	bl	8003bce <USB_DisableGlobalInt>
  (void)USB_DevDisconnect(hpcd->Instance);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4618      	mov	r0, r3
 800195a:	f003 f918 	bl	8004b8e <USB_DevDisconnect>

  (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	2110      	movs	r1, #16
 8001964:	4618      	mov	r0, r3
 8001966:	f002 faf3 	bl	8003f50 <USB_FlushTxFifo>

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	68db      	ldr	r3, [r3, #12]
 800196e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001972:	2b00      	cmp	r3, #0
 8001974:	d009      	beq.n	800198a <HAL_PCD_Stop+0x64>
      (hpcd->Init.battery_charging_enable == 1U))
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800197a:	2b01      	cmp	r3, #1
 800197c:	d105      	bne.n	800198a <HAL_PCD_Stop+0x64>
  {
    /* Disable USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001982:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_UNLOCK(hpcd);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2200      	movs	r2, #0
 800198e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001992:	2300      	movs	r3, #0
}
 8001994:	4618      	mov	r0, r3
 8001996:	3710      	adds	r7, #16
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}

0800199c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800199c:	b590      	push	{r4, r7, lr}
 800199e:	b08d      	sub	sp, #52	@ 0x34
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80019aa:	6a3b      	ldr	r3, [r7, #32]
 80019ac:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4618      	mov	r0, r3
 80019b4:	f003 f99f 	bl	8004cf6 <USB_GetMode>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	f040 848c 	bne.w	80022d8 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4618      	mov	r0, r3
 80019c6:	f003 f903 	bl	8004bd0 <USB_ReadInterrupts>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	f000 8482 	beq.w	80022d6 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80019d8:	689b      	ldr	r3, [r3, #8]
 80019da:	0a1b      	lsrs	r3, r3, #8
 80019dc:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4618      	mov	r0, r3
 80019ec:	f003 f8f0 	bl	8004bd0 <USB_ReadInterrupts>
 80019f0:	4603      	mov	r3, r0
 80019f2:	f003 0302 	and.w	r3, r3, #2
 80019f6:	2b02      	cmp	r3, #2
 80019f8:	d107      	bne.n	8001a0a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	695a      	ldr	r2, [r3, #20]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f002 0202 	and.w	r2, r2, #2
 8001a08:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f003 f8de 	bl	8004bd0 <USB_ReadInterrupts>
 8001a14:	4603      	mov	r3, r0
 8001a16:	f003 0310 	and.w	r3, r3, #16
 8001a1a:	2b10      	cmp	r3, #16
 8001a1c:	d161      	bne.n	8001ae2 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	699a      	ldr	r2, [r3, #24]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f022 0210 	bic.w	r2, r2, #16
 8001a2c:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001a2e:	6a3b      	ldr	r3, [r7, #32]
 8001a30:	6a1b      	ldr	r3, [r3, #32]
 8001a32:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001a34:	69bb      	ldr	r3, [r7, #24]
 8001a36:	f003 020f 	and.w	r2, r3, #15
 8001a3a:	4613      	mov	r3, r2
 8001a3c:	00db      	lsls	r3, r3, #3
 8001a3e:	4413      	add	r3, r2
 8001a40:	009b      	lsls	r3, r3, #2
 8001a42:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001a46:	687a      	ldr	r2, [r7, #4]
 8001a48:	4413      	add	r3, r2
 8001a4a:	3304      	adds	r3, #4
 8001a4c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001a4e:	69bb      	ldr	r3, [r7, #24]
 8001a50:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001a54:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001a58:	d124      	bne.n	8001aa4 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001a5a:	69ba      	ldr	r2, [r7, #24]
 8001a5c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001a60:	4013      	ands	r3, r2
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d035      	beq.n	8001ad2 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001a6a:	69bb      	ldr	r3, [r7, #24]
 8001a6c:	091b      	lsrs	r3, r3, #4
 8001a6e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001a70:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001a74:	b29b      	uxth	r3, r3
 8001a76:	461a      	mov	r2, r3
 8001a78:	6a38      	ldr	r0, [r7, #32]
 8001a7a:	f002 ff15 	bl	80048a8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	68da      	ldr	r2, [r3, #12]
 8001a82:	69bb      	ldr	r3, [r7, #24]
 8001a84:	091b      	lsrs	r3, r3, #4
 8001a86:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001a8a:	441a      	add	r2, r3
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	695a      	ldr	r2, [r3, #20]
 8001a94:	69bb      	ldr	r3, [r7, #24]
 8001a96:	091b      	lsrs	r3, r3, #4
 8001a98:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001a9c:	441a      	add	r2, r3
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	615a      	str	r2, [r3, #20]
 8001aa2:	e016      	b.n	8001ad2 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001aa4:	69bb      	ldr	r3, [r7, #24]
 8001aa6:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001aaa:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001aae:	d110      	bne.n	8001ad2 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001ab6:	2208      	movs	r2, #8
 8001ab8:	4619      	mov	r1, r3
 8001aba:	6a38      	ldr	r0, [r7, #32]
 8001abc:	f002 fef4 	bl	80048a8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	695a      	ldr	r2, [r3, #20]
 8001ac4:	69bb      	ldr	r3, [r7, #24]
 8001ac6:	091b      	lsrs	r3, r3, #4
 8001ac8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001acc:	441a      	add	r2, r3
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	699a      	ldr	r2, [r3, #24]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f042 0210 	orr.w	r2, r2, #16
 8001ae0:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f003 f872 	bl	8004bd0 <USB_ReadInterrupts>
 8001aec:	4603      	mov	r3, r0
 8001aee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001af2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001af6:	f040 80a7 	bne.w	8001c48 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001afa:	2300      	movs	r3, #0
 8001afc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4618      	mov	r0, r3
 8001b04:	f003 f877 	bl	8004bf6 <USB_ReadDevAllOutEpInterrupt>
 8001b08:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001b0a:	e099      	b.n	8001c40 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001b0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b0e:	f003 0301 	and.w	r3, r3, #1
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	f000 808e 	beq.w	8001c34 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b1e:	b2d2      	uxtb	r2, r2
 8001b20:	4611      	mov	r1, r2
 8001b22:	4618      	mov	r0, r3
 8001b24:	f003 f89b 	bl	8004c5e <USB_ReadDevOutEPInterrupt>
 8001b28:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	f003 0301 	and.w	r3, r3, #1
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d00c      	beq.n	8001b4e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b36:	015a      	lsls	r2, r3, #5
 8001b38:	69fb      	ldr	r3, [r7, #28]
 8001b3a:	4413      	add	r3, r2
 8001b3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001b40:	461a      	mov	r2, r3
 8001b42:	2301      	movs	r3, #1
 8001b44:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001b46:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001b48:	6878      	ldr	r0, [r7, #4]
 8001b4a:	f000 fe41 	bl	80027d0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001b4e:	693b      	ldr	r3, [r7, #16]
 8001b50:	f003 0308 	and.w	r3, r3, #8
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d00c      	beq.n	8001b72 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b5a:	015a      	lsls	r2, r3, #5
 8001b5c:	69fb      	ldr	r3, [r7, #28]
 8001b5e:	4413      	add	r3, r2
 8001b60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001b64:	461a      	mov	r2, r3
 8001b66:	2308      	movs	r3, #8
 8001b68:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001b6a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001b6c:	6878      	ldr	r0, [r7, #4]
 8001b6e:	f000 ff17 	bl	80029a0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001b72:	693b      	ldr	r3, [r7, #16]
 8001b74:	f003 0310 	and.w	r3, r3, #16
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d008      	beq.n	8001b8e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b7e:	015a      	lsls	r2, r3, #5
 8001b80:	69fb      	ldr	r3, [r7, #28]
 8001b82:	4413      	add	r3, r2
 8001b84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001b88:	461a      	mov	r2, r3
 8001b8a:	2310      	movs	r3, #16
 8001b8c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	f003 0302 	and.w	r3, r3, #2
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d030      	beq.n	8001bfa <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001b98:	6a3b      	ldr	r3, [r7, #32]
 8001b9a:	695b      	ldr	r3, [r3, #20]
 8001b9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ba0:	2b80      	cmp	r3, #128	@ 0x80
 8001ba2:	d109      	bne.n	8001bb8 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001ba4:	69fb      	ldr	r3, [r7, #28]
 8001ba6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	69fa      	ldr	r2, [r7, #28]
 8001bae:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001bb2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001bb6:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001bb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001bba:	4613      	mov	r3, r2
 8001bbc:	00db      	lsls	r3, r3, #3
 8001bbe:	4413      	add	r3, r2
 8001bc0:	009b      	lsls	r3, r3, #2
 8001bc2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001bc6:	687a      	ldr	r2, [r7, #4]
 8001bc8:	4413      	add	r3, r2
 8001bca:	3304      	adds	r3, #4
 8001bcc:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001bce:	697b      	ldr	r3, [r7, #20]
 8001bd0:	78db      	ldrb	r3, [r3, #3]
 8001bd2:	2b01      	cmp	r3, #1
 8001bd4:	d108      	bne.n	8001be8 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bde:	b2db      	uxtb	r3, r3
 8001be0:	4619      	mov	r1, r3
 8001be2:	6878      	ldr	r0, [r7, #4]
 8001be4:	f005 ff80 	bl	8007ae8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bea:	015a      	lsls	r2, r3, #5
 8001bec:	69fb      	ldr	r3, [r7, #28]
 8001bee:	4413      	add	r3, r2
 8001bf0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001bf4:	461a      	mov	r2, r3
 8001bf6:	2302      	movs	r3, #2
 8001bf8:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	f003 0320 	and.w	r3, r3, #32
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d008      	beq.n	8001c16 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c06:	015a      	lsls	r2, r3, #5
 8001c08:	69fb      	ldr	r3, [r7, #28]
 8001c0a:	4413      	add	r3, r2
 8001c0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001c10:	461a      	mov	r2, r3
 8001c12:	2320      	movs	r3, #32
 8001c14:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d009      	beq.n	8001c34 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c22:	015a      	lsls	r2, r3, #5
 8001c24:	69fb      	ldr	r3, [r7, #28]
 8001c26:	4413      	add	r3, r2
 8001c28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001c2c:	461a      	mov	r2, r3
 8001c2e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c32:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c36:	3301      	adds	r3, #1
 8001c38:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c3c:	085b      	lsrs	r3, r3, #1
 8001c3e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001c40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	f47f af62 	bne.w	8001b0c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f002 ffbf 	bl	8004bd0 <USB_ReadInterrupts>
 8001c52:	4603      	mov	r3, r0
 8001c54:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c58:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001c5c:	f040 80db 	bne.w	8001e16 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4618      	mov	r0, r3
 8001c66:	f002 ffe0 	bl	8004c2a <USB_ReadDevAllInEpInterrupt>
 8001c6a:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8001c70:	e0cd      	b.n	8001e0e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c74:	f003 0301 	and.w	r3, r3, #1
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	f000 80c2 	beq.w	8001e02 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c84:	b2d2      	uxtb	r2, r2
 8001c86:	4611      	mov	r1, r2
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f003 f806 	bl	8004c9a <USB_ReadDevInEPInterrupt>
 8001c8e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	f003 0301 	and.w	r3, r3, #1
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d057      	beq.n	8001d4a <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c9c:	f003 030f 	and.w	r3, r3, #15
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca6:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001ca8:	69fb      	ldr	r3, [r7, #28]
 8001caa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001cae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	43db      	mvns	r3, r3
 8001cb4:	69f9      	ldr	r1, [r7, #28]
 8001cb6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001cba:	4013      	ands	r3, r2
 8001cbc:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cc0:	015a      	lsls	r2, r3, #5
 8001cc2:	69fb      	ldr	r3, [r7, #28]
 8001cc4:	4413      	add	r3, r2
 8001cc6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001cca:	461a      	mov	r2, r3
 8001ccc:	2301      	movs	r3, #1
 8001cce:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	799b      	ldrb	r3, [r3, #6]
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d132      	bne.n	8001d3e <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001cd8:	6879      	ldr	r1, [r7, #4]
 8001cda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cdc:	4613      	mov	r3, r2
 8001cde:	00db      	lsls	r3, r3, #3
 8001ce0:	4413      	add	r3, r2
 8001ce2:	009b      	lsls	r3, r3, #2
 8001ce4:	440b      	add	r3, r1
 8001ce6:	3320      	adds	r3, #32
 8001ce8:	6819      	ldr	r1, [r3, #0]
 8001cea:	6878      	ldr	r0, [r7, #4]
 8001cec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cee:	4613      	mov	r3, r2
 8001cf0:	00db      	lsls	r3, r3, #3
 8001cf2:	4413      	add	r3, r2
 8001cf4:	009b      	lsls	r3, r3, #2
 8001cf6:	4403      	add	r3, r0
 8001cf8:	331c      	adds	r3, #28
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4419      	add	r1, r3
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d02:	4613      	mov	r3, r2
 8001d04:	00db      	lsls	r3, r3, #3
 8001d06:	4413      	add	r3, r2
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	4403      	add	r3, r0
 8001d0c:	3320      	adds	r3, #32
 8001d0e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d113      	bne.n	8001d3e <HAL_PCD_IRQHandler+0x3a2>
 8001d16:	6879      	ldr	r1, [r7, #4]
 8001d18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d1a:	4613      	mov	r3, r2
 8001d1c:	00db      	lsls	r3, r3, #3
 8001d1e:	4413      	add	r3, r2
 8001d20:	009b      	lsls	r3, r3, #2
 8001d22:	440b      	add	r3, r1
 8001d24:	3324      	adds	r3, #36	@ 0x24
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d108      	bne.n	8001d3e <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6818      	ldr	r0, [r3, #0]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001d36:	461a      	mov	r2, r3
 8001d38:	2101      	movs	r1, #1
 8001d3a:	f003 f80d 	bl	8004d58 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	4619      	mov	r1, r3
 8001d44:	6878      	ldr	r0, [r7, #4]
 8001d46:	f005 fe4a 	bl	80079de <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	f003 0308 	and.w	r3, r3, #8
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d008      	beq.n	8001d66 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d56:	015a      	lsls	r2, r3, #5
 8001d58:	69fb      	ldr	r3, [r7, #28]
 8001d5a:	4413      	add	r3, r2
 8001d5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001d60:	461a      	mov	r2, r3
 8001d62:	2308      	movs	r3, #8
 8001d64:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	f003 0310 	and.w	r3, r3, #16
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d008      	beq.n	8001d82 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001d70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d72:	015a      	lsls	r2, r3, #5
 8001d74:	69fb      	ldr	r3, [r7, #28]
 8001d76:	4413      	add	r3, r2
 8001d78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001d7c:	461a      	mov	r2, r3
 8001d7e:	2310      	movs	r3, #16
 8001d80:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d008      	beq.n	8001d9e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d8e:	015a      	lsls	r2, r3, #5
 8001d90:	69fb      	ldr	r3, [r7, #28]
 8001d92:	4413      	add	r3, r2
 8001d94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001d98:	461a      	mov	r2, r3
 8001d9a:	2340      	movs	r3, #64	@ 0x40
 8001d9c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001d9e:	693b      	ldr	r3, [r7, #16]
 8001da0:	f003 0302 	and.w	r3, r3, #2
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d023      	beq.n	8001df0 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8001da8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001daa:	6a38      	ldr	r0, [r7, #32]
 8001dac:	f002 f8d0 	bl	8003f50 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8001db0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001db2:	4613      	mov	r3, r2
 8001db4:	00db      	lsls	r3, r3, #3
 8001db6:	4413      	add	r3, r2
 8001db8:	009b      	lsls	r3, r3, #2
 8001dba:	3310      	adds	r3, #16
 8001dbc:	687a      	ldr	r2, [r7, #4]
 8001dbe:	4413      	add	r3, r2
 8001dc0:	3304      	adds	r3, #4
 8001dc2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	78db      	ldrb	r3, [r3, #3]
 8001dc8:	2b01      	cmp	r3, #1
 8001dca:	d108      	bne.n	8001dde <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	6878      	ldr	r0, [r7, #4]
 8001dda:	f005 fe97 	bl	8007b0c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de0:	015a      	lsls	r2, r3, #5
 8001de2:	69fb      	ldr	r3, [r7, #28]
 8001de4:	4413      	add	r3, r2
 8001de6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001dea:	461a      	mov	r2, r3
 8001dec:	2302      	movs	r3, #2
 8001dee:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d003      	beq.n	8001e02 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001dfa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001dfc:	6878      	ldr	r0, [r7, #4]
 8001dfe:	f000 fc5b 	bl	80026b8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e04:	3301      	adds	r3, #1
 8001e06:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e0a:	085b      	lsrs	r3, r3, #1
 8001e0c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001e0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	f47f af2e 	bne.w	8001c72 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f002 fed8 	bl	8004bd0 <USB_ReadInterrupts>
 8001e20:	4603      	mov	r3, r0
 8001e22:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001e26:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001e2a:	d122      	bne.n	8001e72 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001e2c:	69fb      	ldr	r3, [r7, #28]
 8001e2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	69fa      	ldr	r2, [r7, #28]
 8001e36:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001e3a:	f023 0301 	bic.w	r3, r3, #1
 8001e3e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8001e46:	2b01      	cmp	r3, #1
 8001e48:	d108      	bne.n	8001e5c <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001e52:	2100      	movs	r1, #0
 8001e54:	6878      	ldr	r0, [r7, #4]
 8001e56:	f000 fe41 	bl	8002adc <HAL_PCDEx_LPM_Callback>
 8001e5a:	e002      	b.n	8001e62 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8001e5c:	6878      	ldr	r0, [r7, #4]
 8001e5e:	f005 fe35 	bl	8007acc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	695a      	ldr	r2, [r3, #20]
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8001e70:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4618      	mov	r0, r3
 8001e78:	f002 feaa 	bl	8004bd0 <USB_ReadInterrupts>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e82:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001e86:	d112      	bne.n	8001eae <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001e88:	69fb      	ldr	r3, [r7, #28]
 8001e8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	f003 0301 	and.w	r3, r3, #1
 8001e94:	2b01      	cmp	r3, #1
 8001e96:	d102      	bne.n	8001e9e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001e98:	6878      	ldr	r0, [r7, #4]
 8001e9a:	f005 fdf1 	bl	8007a80 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	695a      	ldr	r2, [r3, #20]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8001eac:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f002 fe8c 	bl	8004bd0 <USB_ReadInterrupts>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ebe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ec2:	f040 80b7 	bne.w	8002034 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001ec6:	69fb      	ldr	r3, [r7, #28]
 8001ec8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	69fa      	ldr	r2, [r7, #28]
 8001ed0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001ed4:	f023 0301 	bic.w	r3, r3, #1
 8001ed8:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	2110      	movs	r1, #16
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f002 f835 	bl	8003f50 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001eea:	e046      	b.n	8001f7a <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001eec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001eee:	015a      	lsls	r2, r3, #5
 8001ef0:	69fb      	ldr	r3, [r7, #28]
 8001ef2:	4413      	add	r3, r2
 8001ef4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001ef8:	461a      	mov	r2, r3
 8001efa:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001efe:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001f00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f02:	015a      	lsls	r2, r3, #5
 8001f04:	69fb      	ldr	r3, [r7, #28]
 8001f06:	4413      	add	r3, r2
 8001f08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f10:	0151      	lsls	r1, r2, #5
 8001f12:	69fa      	ldr	r2, [r7, #28]
 8001f14:	440a      	add	r2, r1
 8001f16:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8001f1a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001f1e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001f20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f22:	015a      	lsls	r2, r3, #5
 8001f24:	69fb      	ldr	r3, [r7, #28]
 8001f26:	4413      	add	r3, r2
 8001f28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001f2c:	461a      	mov	r2, r3
 8001f2e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001f32:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001f34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f36:	015a      	lsls	r2, r3, #5
 8001f38:	69fb      	ldr	r3, [r7, #28]
 8001f3a:	4413      	add	r3, r2
 8001f3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f44:	0151      	lsls	r1, r2, #5
 8001f46:	69fa      	ldr	r2, [r7, #28]
 8001f48:	440a      	add	r2, r1
 8001f4a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001f4e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001f52:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001f54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f56:	015a      	lsls	r2, r3, #5
 8001f58:	69fb      	ldr	r3, [r7, #28]
 8001f5a:	4413      	add	r3, r2
 8001f5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f64:	0151      	lsls	r1, r2, #5
 8001f66:	69fa      	ldr	r2, [r7, #28]
 8001f68:	440a      	add	r2, r1
 8001f6a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001f6e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001f72:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f76:	3301      	adds	r3, #1
 8001f78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	791b      	ldrb	r3, [r3, #4]
 8001f7e:	461a      	mov	r2, r3
 8001f80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d3b2      	bcc.n	8001eec <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001f86:	69fb      	ldr	r3, [r7, #28]
 8001f88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001f8c:	69db      	ldr	r3, [r3, #28]
 8001f8e:	69fa      	ldr	r2, [r7, #28]
 8001f90:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001f94:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8001f98:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	7bdb      	ldrb	r3, [r3, #15]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d016      	beq.n	8001fd0 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001fa2:	69fb      	ldr	r3, [r7, #28]
 8001fa4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001fa8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001fac:	69fa      	ldr	r2, [r7, #28]
 8001fae:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001fb2:	f043 030b 	orr.w	r3, r3, #11
 8001fb6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001fba:	69fb      	ldr	r3, [r7, #28]
 8001fbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fc2:	69fa      	ldr	r2, [r7, #28]
 8001fc4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001fc8:	f043 030b 	orr.w	r3, r3, #11
 8001fcc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fce:	e015      	b.n	8001ffc <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001fd6:	695b      	ldr	r3, [r3, #20]
 8001fd8:	69fa      	ldr	r2, [r7, #28]
 8001fda:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001fde:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001fe2:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8001fe6:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001fe8:	69fb      	ldr	r3, [r7, #28]
 8001fea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001fee:	691b      	ldr	r3, [r3, #16]
 8001ff0:	69fa      	ldr	r2, [r7, #28]
 8001ff2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001ff6:	f043 030b 	orr.w	r3, r3, #11
 8001ffa:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001ffc:	69fb      	ldr	r3, [r7, #28]
 8001ffe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	69fa      	ldr	r2, [r7, #28]
 8002006:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800200a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800200e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6818      	ldr	r0, [r3, #0]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800201e:	461a      	mov	r2, r3
 8002020:	f002 fe9a 	bl	8004d58 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	695a      	ldr	r2, [r3, #20]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002032:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4618      	mov	r0, r3
 800203a:	f002 fdc9 	bl	8004bd0 <USB_ReadInterrupts>
 800203e:	4603      	mov	r3, r0
 8002040:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002044:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002048:	d123      	bne.n	8002092 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4618      	mov	r0, r3
 8002050:	f002 fe5f 	bl	8004d12 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4618      	mov	r0, r3
 800205a:	f001 fff2 	bl	8004042 <USB_GetDevSpeed>
 800205e:	4603      	mov	r3, r0
 8002060:	461a      	mov	r2, r3
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681c      	ldr	r4, [r3, #0]
 800206a:	f001 f9a7 	bl	80033bc <HAL_RCC_GetHCLKFreq>
 800206e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002074:	461a      	mov	r2, r3
 8002076:	4620      	mov	r0, r4
 8002078:	f001 fcf6 	bl	8003a68 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800207c:	6878      	ldr	r0, [r7, #4]
 800207e:	f005 fcd6 	bl	8007a2e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	695a      	ldr	r2, [r3, #20]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002090:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4618      	mov	r0, r3
 8002098:	f002 fd9a 	bl	8004bd0 <USB_ReadInterrupts>
 800209c:	4603      	mov	r3, r0
 800209e:	f003 0308 	and.w	r3, r3, #8
 80020a2:	2b08      	cmp	r3, #8
 80020a4:	d10a      	bne.n	80020bc <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f005 fcb3 	bl	8007a12 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	695a      	ldr	r2, [r3, #20]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f002 0208 	and.w	r2, r2, #8
 80020ba:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4618      	mov	r0, r3
 80020c2:	f002 fd85 	bl	8004bd0 <USB_ReadInterrupts>
 80020c6:	4603      	mov	r3, r0
 80020c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020cc:	2b80      	cmp	r3, #128	@ 0x80
 80020ce:	d123      	bne.n	8002118 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80020d0:	6a3b      	ldr	r3, [r7, #32]
 80020d2:	699b      	ldr	r3, [r3, #24]
 80020d4:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80020d8:	6a3b      	ldr	r3, [r7, #32]
 80020da:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80020dc:	2301      	movs	r3, #1
 80020de:	627b      	str	r3, [r7, #36]	@ 0x24
 80020e0:	e014      	b.n	800210c <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80020e2:	6879      	ldr	r1, [r7, #4]
 80020e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020e6:	4613      	mov	r3, r2
 80020e8:	00db      	lsls	r3, r3, #3
 80020ea:	4413      	add	r3, r2
 80020ec:	009b      	lsls	r3, r3, #2
 80020ee:	440b      	add	r3, r1
 80020f0:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80020f4:	781b      	ldrb	r3, [r3, #0]
 80020f6:	2b01      	cmp	r3, #1
 80020f8:	d105      	bne.n	8002106 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80020fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020fc:	b2db      	uxtb	r3, r3
 80020fe:	4619      	mov	r1, r3
 8002100:	6878      	ldr	r0, [r7, #4]
 8002102:	f000 faa8 	bl	8002656 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002108:	3301      	adds	r3, #1
 800210a:	627b      	str	r3, [r7, #36]	@ 0x24
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	791b      	ldrb	r3, [r3, #4]
 8002110:	461a      	mov	r2, r3
 8002112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002114:	4293      	cmp	r3, r2
 8002116:	d3e4      	bcc.n	80020e2 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4618      	mov	r0, r3
 800211e:	f002 fd57 	bl	8004bd0 <USB_ReadInterrupts>
 8002122:	4603      	mov	r3, r0
 8002124:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002128:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800212c:	d13c      	bne.n	80021a8 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800212e:	2301      	movs	r3, #1
 8002130:	627b      	str	r3, [r7, #36]	@ 0x24
 8002132:	e02b      	b.n	800218c <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002136:	015a      	lsls	r2, r3, #5
 8002138:	69fb      	ldr	r3, [r7, #28]
 800213a:	4413      	add	r3, r2
 800213c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002144:	6879      	ldr	r1, [r7, #4]
 8002146:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002148:	4613      	mov	r3, r2
 800214a:	00db      	lsls	r3, r3, #3
 800214c:	4413      	add	r3, r2
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	440b      	add	r3, r1
 8002152:	3318      	adds	r3, #24
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	2b01      	cmp	r3, #1
 8002158:	d115      	bne.n	8002186 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800215a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800215c:	2b00      	cmp	r3, #0
 800215e:	da12      	bge.n	8002186 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002160:	6879      	ldr	r1, [r7, #4]
 8002162:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002164:	4613      	mov	r3, r2
 8002166:	00db      	lsls	r3, r3, #3
 8002168:	4413      	add	r3, r2
 800216a:	009b      	lsls	r3, r3, #2
 800216c:	440b      	add	r3, r1
 800216e:	3317      	adds	r3, #23
 8002170:	2201      	movs	r2, #1
 8002172:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002176:	b2db      	uxtb	r3, r3
 8002178:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800217c:	b2db      	uxtb	r3, r3
 800217e:	4619      	mov	r1, r3
 8002180:	6878      	ldr	r0, [r7, #4]
 8002182:	f000 fa68 	bl	8002656 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002188:	3301      	adds	r3, #1
 800218a:	627b      	str	r3, [r7, #36]	@ 0x24
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	791b      	ldrb	r3, [r3, #4]
 8002190:	461a      	mov	r2, r3
 8002192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002194:	4293      	cmp	r3, r2
 8002196:	d3cd      	bcc.n	8002134 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	695a      	ldr	r2, [r3, #20]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80021a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4618      	mov	r0, r3
 80021ae:	f002 fd0f 	bl	8004bd0 <USB_ReadInterrupts>
 80021b2:	4603      	mov	r3, r0
 80021b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021b8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80021bc:	d156      	bne.n	800226c <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80021be:	2301      	movs	r3, #1
 80021c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80021c2:	e045      	b.n	8002250 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80021c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021c6:	015a      	lsls	r2, r3, #5
 80021c8:	69fb      	ldr	r3, [r7, #28]
 80021ca:	4413      	add	r3, r2
 80021cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80021d4:	6879      	ldr	r1, [r7, #4]
 80021d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021d8:	4613      	mov	r3, r2
 80021da:	00db      	lsls	r3, r3, #3
 80021dc:	4413      	add	r3, r2
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	440b      	add	r3, r1
 80021e2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d12e      	bne.n	800224a <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80021ec:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	da2b      	bge.n	800224a <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80021f2:	69bb      	ldr	r3, [r7, #24]
 80021f4:	0c1a      	lsrs	r2, r3, #16
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80021fc:	4053      	eors	r3, r2
 80021fe:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002202:	2b00      	cmp	r3, #0
 8002204:	d121      	bne.n	800224a <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002206:	6879      	ldr	r1, [r7, #4]
 8002208:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800220a:	4613      	mov	r3, r2
 800220c:	00db      	lsls	r3, r3, #3
 800220e:	4413      	add	r3, r2
 8002210:	009b      	lsls	r3, r3, #2
 8002212:	440b      	add	r3, r1
 8002214:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002218:	2201      	movs	r2, #1
 800221a:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800221c:	6a3b      	ldr	r3, [r7, #32]
 800221e:	699b      	ldr	r3, [r3, #24]
 8002220:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002224:	6a3b      	ldr	r3, [r7, #32]
 8002226:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002228:	6a3b      	ldr	r3, [r7, #32]
 800222a:	695b      	ldr	r3, [r3, #20]
 800222c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002230:	2b00      	cmp	r3, #0
 8002232:	d10a      	bne.n	800224a <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002234:	69fb      	ldr	r3, [r7, #28]
 8002236:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	69fa      	ldr	r2, [r7, #28]
 800223e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002242:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002246:	6053      	str	r3, [r2, #4]
            break;
 8002248:	e008      	b.n	800225c <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800224a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800224c:	3301      	adds	r3, #1
 800224e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	791b      	ldrb	r3, [r3, #4]
 8002254:	461a      	mov	r2, r3
 8002256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002258:	4293      	cmp	r3, r2
 800225a:	d3b3      	bcc.n	80021c4 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	695a      	ldr	r2, [r3, #20]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800226a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4618      	mov	r0, r3
 8002272:	f002 fcad 	bl	8004bd0 <USB_ReadInterrupts>
 8002276:	4603      	mov	r3, r0
 8002278:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800227c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002280:	d10a      	bne.n	8002298 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f005 fc54 	bl	8007b30 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	695a      	ldr	r2, [r3, #20]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002296:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4618      	mov	r0, r3
 800229e:	f002 fc97 	bl	8004bd0 <USB_ReadInterrupts>
 80022a2:	4603      	mov	r3, r0
 80022a4:	f003 0304 	and.w	r3, r3, #4
 80022a8:	2b04      	cmp	r3, #4
 80022aa:	d115      	bne.n	80022d8 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80022b4:	69bb      	ldr	r3, [r7, #24]
 80022b6:	f003 0304 	and.w	r3, r3, #4
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d002      	beq.n	80022c4 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f005 fc44 	bl	8007b4c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	6859      	ldr	r1, [r3, #4]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	69ba      	ldr	r2, [r7, #24]
 80022d0:	430a      	orrs	r2, r1
 80022d2:	605a      	str	r2, [r3, #4]
 80022d4:	e000      	b.n	80022d8 <HAL_PCD_IRQHandler+0x93c>
      return;
 80022d6:	bf00      	nop
    }
  }
}
 80022d8:	3734      	adds	r7, #52	@ 0x34
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd90      	pop	{r4, r7, pc}

080022de <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80022de:	b580      	push	{r7, lr}
 80022e0:	b082      	sub	sp, #8
 80022e2:	af00      	add	r7, sp, #0
 80022e4:	6078      	str	r0, [r7, #4]
 80022e6:	460b      	mov	r3, r1
 80022e8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d101      	bne.n	80022f8 <HAL_PCD_SetAddress+0x1a>
 80022f4:	2302      	movs	r3, #2
 80022f6:	e012      	b.n	800231e <HAL_PCD_SetAddress+0x40>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2201      	movs	r2, #1
 80022fc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	78fa      	ldrb	r2, [r7, #3]
 8002304:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	78fa      	ldrb	r2, [r7, #3]
 800230c:	4611      	mov	r1, r2
 800230e:	4618      	mov	r0, r3
 8002310:	f002 fbf6 	bl	8004b00 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2200      	movs	r2, #0
 8002318:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800231c:	2300      	movs	r3, #0
}
 800231e:	4618      	mov	r0, r3
 8002320:	3708      	adds	r7, #8
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}

08002326 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002326:	b580      	push	{r7, lr}
 8002328:	b084      	sub	sp, #16
 800232a:	af00      	add	r7, sp, #0
 800232c:	6078      	str	r0, [r7, #4]
 800232e:	4608      	mov	r0, r1
 8002330:	4611      	mov	r1, r2
 8002332:	461a      	mov	r2, r3
 8002334:	4603      	mov	r3, r0
 8002336:	70fb      	strb	r3, [r7, #3]
 8002338:	460b      	mov	r3, r1
 800233a:	803b      	strh	r3, [r7, #0]
 800233c:	4613      	mov	r3, r2
 800233e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002340:	2300      	movs	r3, #0
 8002342:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002344:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002348:	2b00      	cmp	r3, #0
 800234a:	da0f      	bge.n	800236c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800234c:	78fb      	ldrb	r3, [r7, #3]
 800234e:	f003 020f 	and.w	r2, r3, #15
 8002352:	4613      	mov	r3, r2
 8002354:	00db      	lsls	r3, r3, #3
 8002356:	4413      	add	r3, r2
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	3310      	adds	r3, #16
 800235c:	687a      	ldr	r2, [r7, #4]
 800235e:	4413      	add	r3, r2
 8002360:	3304      	adds	r3, #4
 8002362:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	2201      	movs	r2, #1
 8002368:	705a      	strb	r2, [r3, #1]
 800236a:	e00f      	b.n	800238c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800236c:	78fb      	ldrb	r3, [r7, #3]
 800236e:	f003 020f 	and.w	r2, r3, #15
 8002372:	4613      	mov	r3, r2
 8002374:	00db      	lsls	r3, r3, #3
 8002376:	4413      	add	r3, r2
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	4413      	add	r3, r2
 8002382:	3304      	adds	r3, #4
 8002384:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	2200      	movs	r2, #0
 800238a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800238c:	78fb      	ldrb	r3, [r7, #3]
 800238e:	f003 030f 	and.w	r3, r3, #15
 8002392:	b2da      	uxtb	r2, r3
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002398:	883b      	ldrh	r3, [r7, #0]
 800239a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	78ba      	ldrb	r2, [r7, #2]
 80023a6:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	785b      	ldrb	r3, [r3, #1]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d004      	beq.n	80023ba <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	461a      	mov	r2, r3
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80023ba:	78bb      	ldrb	r3, [r7, #2]
 80023bc:	2b02      	cmp	r3, #2
 80023be:	d102      	bne.n	80023c6 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	2200      	movs	r2, #0
 80023c4:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d101      	bne.n	80023d4 <HAL_PCD_EP_Open+0xae>
 80023d0:	2302      	movs	r3, #2
 80023d2:	e00e      	b.n	80023f2 <HAL_PCD_EP_Open+0xcc>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2201      	movs	r2, #1
 80023d8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	68f9      	ldr	r1, [r7, #12]
 80023e2:	4618      	mov	r0, r3
 80023e4:	f001 fe52 	bl	800408c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2200      	movs	r2, #0
 80023ec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80023f0:	7afb      	ldrb	r3, [r7, #11]
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	3710      	adds	r7, #16
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}

080023fa <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80023fa:	b580      	push	{r7, lr}
 80023fc:	b086      	sub	sp, #24
 80023fe:	af00      	add	r7, sp, #0
 8002400:	60f8      	str	r0, [r7, #12]
 8002402:	607a      	str	r2, [r7, #4]
 8002404:	603b      	str	r3, [r7, #0]
 8002406:	460b      	mov	r3, r1
 8002408:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800240a:	7afb      	ldrb	r3, [r7, #11]
 800240c:	f003 020f 	and.w	r2, r3, #15
 8002410:	4613      	mov	r3, r2
 8002412:	00db      	lsls	r3, r3, #3
 8002414:	4413      	add	r3, r2
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800241c:	68fa      	ldr	r2, [r7, #12]
 800241e:	4413      	add	r3, r2
 8002420:	3304      	adds	r3, #4
 8002422:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	683a      	ldr	r2, [r7, #0]
 800242e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	2200      	movs	r2, #0
 8002434:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	2200      	movs	r2, #0
 800243a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800243c:	7afb      	ldrb	r3, [r7, #11]
 800243e:	f003 030f 	and.w	r3, r3, #15
 8002442:	b2da      	uxtb	r2, r3
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	799b      	ldrb	r3, [r3, #6]
 800244c:	2b01      	cmp	r3, #1
 800244e:	d102      	bne.n	8002456 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002450:	687a      	ldr	r2, [r7, #4]
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	6818      	ldr	r0, [r3, #0]
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	799b      	ldrb	r3, [r3, #6]
 800245e:	461a      	mov	r2, r3
 8002460:	6979      	ldr	r1, [r7, #20]
 8002462:	f001 fe9b 	bl	800419c <USB_EPStartXfer>

  return HAL_OK;
 8002466:	2300      	movs	r3, #0
}
 8002468:	4618      	mov	r0, r3
 800246a:	3718      	adds	r7, #24
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}

08002470 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b086      	sub	sp, #24
 8002474:	af00      	add	r7, sp, #0
 8002476:	60f8      	str	r0, [r7, #12]
 8002478:	607a      	str	r2, [r7, #4]
 800247a:	603b      	str	r3, [r7, #0]
 800247c:	460b      	mov	r3, r1
 800247e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002480:	7afb      	ldrb	r3, [r7, #11]
 8002482:	f003 020f 	and.w	r2, r3, #15
 8002486:	4613      	mov	r3, r2
 8002488:	00db      	lsls	r3, r3, #3
 800248a:	4413      	add	r3, r2
 800248c:	009b      	lsls	r3, r3, #2
 800248e:	3310      	adds	r3, #16
 8002490:	68fa      	ldr	r2, [r7, #12]
 8002492:	4413      	add	r3, r2
 8002494:	3304      	adds	r3, #4
 8002496:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	687a      	ldr	r2, [r7, #4]
 800249c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	683a      	ldr	r2, [r7, #0]
 80024a2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	2200      	movs	r2, #0
 80024a8:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	2201      	movs	r2, #1
 80024ae:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80024b0:	7afb      	ldrb	r3, [r7, #11]
 80024b2:	f003 030f 	and.w	r3, r3, #15
 80024b6:	b2da      	uxtb	r2, r3
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	799b      	ldrb	r3, [r3, #6]
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d102      	bne.n	80024ca <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80024c4:	687a      	ldr	r2, [r7, #4]
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	6818      	ldr	r0, [r3, #0]
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	799b      	ldrb	r3, [r3, #6]
 80024d2:	461a      	mov	r2, r3
 80024d4:	6979      	ldr	r1, [r7, #20]
 80024d6:	f001 fe61 	bl	800419c <USB_EPStartXfer>

  return HAL_OK;
 80024da:	2300      	movs	r3, #0
}
 80024dc:	4618      	mov	r0, r3
 80024de:	3718      	adds	r7, #24
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}

080024e4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b084      	sub	sp, #16
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	460b      	mov	r3, r1
 80024ee:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80024f0:	78fb      	ldrb	r3, [r7, #3]
 80024f2:	f003 030f 	and.w	r3, r3, #15
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	7912      	ldrb	r2, [r2, #4]
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d901      	bls.n	8002502 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e04f      	b.n	80025a2 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002502:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002506:	2b00      	cmp	r3, #0
 8002508:	da0f      	bge.n	800252a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800250a:	78fb      	ldrb	r3, [r7, #3]
 800250c:	f003 020f 	and.w	r2, r3, #15
 8002510:	4613      	mov	r3, r2
 8002512:	00db      	lsls	r3, r3, #3
 8002514:	4413      	add	r3, r2
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	3310      	adds	r3, #16
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	4413      	add	r3, r2
 800251e:	3304      	adds	r3, #4
 8002520:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	2201      	movs	r2, #1
 8002526:	705a      	strb	r2, [r3, #1]
 8002528:	e00d      	b.n	8002546 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800252a:	78fa      	ldrb	r2, [r7, #3]
 800252c:	4613      	mov	r3, r2
 800252e:	00db      	lsls	r3, r3, #3
 8002530:	4413      	add	r3, r2
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002538:	687a      	ldr	r2, [r7, #4]
 800253a:	4413      	add	r3, r2
 800253c:	3304      	adds	r3, #4
 800253e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	2200      	movs	r2, #0
 8002544:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	2201      	movs	r2, #1
 800254a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800254c:	78fb      	ldrb	r3, [r7, #3]
 800254e:	f003 030f 	and.w	r3, r3, #15
 8002552:	b2da      	uxtb	r2, r3
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800255e:	2b01      	cmp	r3, #1
 8002560:	d101      	bne.n	8002566 <HAL_PCD_EP_SetStall+0x82>
 8002562:	2302      	movs	r3, #2
 8002564:	e01d      	b.n	80025a2 <HAL_PCD_EP_SetStall+0xbe>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2201      	movs	r2, #1
 800256a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	68f9      	ldr	r1, [r7, #12]
 8002574:	4618      	mov	r0, r3
 8002576:	f002 f9ef 	bl	8004958 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800257a:	78fb      	ldrb	r3, [r7, #3]
 800257c:	f003 030f 	and.w	r3, r3, #15
 8002580:	2b00      	cmp	r3, #0
 8002582:	d109      	bne.n	8002598 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6818      	ldr	r0, [r3, #0]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	7999      	ldrb	r1, [r3, #6]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002592:	461a      	mov	r2, r3
 8002594:	f002 fbe0 	bl	8004d58 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2200      	movs	r2, #0
 800259c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80025a0:	2300      	movs	r3, #0
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3710      	adds	r7, #16
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}

080025aa <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80025aa:	b580      	push	{r7, lr}
 80025ac:	b084      	sub	sp, #16
 80025ae:	af00      	add	r7, sp, #0
 80025b0:	6078      	str	r0, [r7, #4]
 80025b2:	460b      	mov	r3, r1
 80025b4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80025b6:	78fb      	ldrb	r3, [r7, #3]
 80025b8:	f003 030f 	and.w	r3, r3, #15
 80025bc:	687a      	ldr	r2, [r7, #4]
 80025be:	7912      	ldrb	r2, [r2, #4]
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d901      	bls.n	80025c8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	e042      	b.n	800264e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80025c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	da0f      	bge.n	80025f0 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80025d0:	78fb      	ldrb	r3, [r7, #3]
 80025d2:	f003 020f 	and.w	r2, r3, #15
 80025d6:	4613      	mov	r3, r2
 80025d8:	00db      	lsls	r3, r3, #3
 80025da:	4413      	add	r3, r2
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	3310      	adds	r3, #16
 80025e0:	687a      	ldr	r2, [r7, #4]
 80025e2:	4413      	add	r3, r2
 80025e4:	3304      	adds	r3, #4
 80025e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2201      	movs	r2, #1
 80025ec:	705a      	strb	r2, [r3, #1]
 80025ee:	e00f      	b.n	8002610 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80025f0:	78fb      	ldrb	r3, [r7, #3]
 80025f2:	f003 020f 	and.w	r2, r3, #15
 80025f6:	4613      	mov	r3, r2
 80025f8:	00db      	lsls	r3, r3, #3
 80025fa:	4413      	add	r3, r2
 80025fc:	009b      	lsls	r3, r3, #2
 80025fe:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002602:	687a      	ldr	r2, [r7, #4]
 8002604:	4413      	add	r3, r2
 8002606:	3304      	adds	r3, #4
 8002608:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2200      	movs	r2, #0
 800260e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	2200      	movs	r2, #0
 8002614:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002616:	78fb      	ldrb	r3, [r7, #3]
 8002618:	f003 030f 	and.w	r3, r3, #15
 800261c:	b2da      	uxtb	r2, r3
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002628:	2b01      	cmp	r3, #1
 800262a:	d101      	bne.n	8002630 <HAL_PCD_EP_ClrStall+0x86>
 800262c:	2302      	movs	r3, #2
 800262e:	e00e      	b.n	800264e <HAL_PCD_EP_ClrStall+0xa4>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2201      	movs	r2, #1
 8002634:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	68f9      	ldr	r1, [r7, #12]
 800263e:	4618      	mov	r0, r3
 8002640:	f002 f9f8 	bl	8004a34 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2200      	movs	r2, #0
 8002648:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800264c:	2300      	movs	r3, #0
}
 800264e:	4618      	mov	r0, r3
 8002650:	3710      	adds	r7, #16
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}

08002656 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002656:	b580      	push	{r7, lr}
 8002658:	b084      	sub	sp, #16
 800265a:	af00      	add	r7, sp, #0
 800265c:	6078      	str	r0, [r7, #4]
 800265e:	460b      	mov	r3, r1
 8002660:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002662:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002666:	2b00      	cmp	r3, #0
 8002668:	da0c      	bge.n	8002684 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800266a:	78fb      	ldrb	r3, [r7, #3]
 800266c:	f003 020f 	and.w	r2, r3, #15
 8002670:	4613      	mov	r3, r2
 8002672:	00db      	lsls	r3, r3, #3
 8002674:	4413      	add	r3, r2
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	3310      	adds	r3, #16
 800267a:	687a      	ldr	r2, [r7, #4]
 800267c:	4413      	add	r3, r2
 800267e:	3304      	adds	r3, #4
 8002680:	60fb      	str	r3, [r7, #12]
 8002682:	e00c      	b.n	800269e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002684:	78fb      	ldrb	r3, [r7, #3]
 8002686:	f003 020f 	and.w	r2, r3, #15
 800268a:	4613      	mov	r3, r2
 800268c:	00db      	lsls	r3, r3, #3
 800268e:	4413      	add	r3, r2
 8002690:	009b      	lsls	r3, r3, #2
 8002692:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002696:	687a      	ldr	r2, [r7, #4]
 8002698:	4413      	add	r3, r2
 800269a:	3304      	adds	r3, #4
 800269c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	68f9      	ldr	r1, [r7, #12]
 80026a4:	4618      	mov	r0, r3
 80026a6:	f002 f817 	bl	80046d8 <USB_EPStopXfer>
 80026aa:	4603      	mov	r3, r0
 80026ac:	72fb      	strb	r3, [r7, #11]

  return ret;
 80026ae:	7afb      	ldrb	r3, [r7, #11]
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	3710      	adds	r7, #16
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}

080026b8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b08a      	sub	sp, #40	@ 0x28
 80026bc:	af02      	add	r7, sp, #8
 80026be:	6078      	str	r0, [r7, #4]
 80026c0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80026cc:	683a      	ldr	r2, [r7, #0]
 80026ce:	4613      	mov	r3, r2
 80026d0:	00db      	lsls	r3, r3, #3
 80026d2:	4413      	add	r3, r2
 80026d4:	009b      	lsls	r3, r3, #2
 80026d6:	3310      	adds	r3, #16
 80026d8:	687a      	ldr	r2, [r7, #4]
 80026da:	4413      	add	r3, r2
 80026dc:	3304      	adds	r3, #4
 80026de:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	695a      	ldr	r2, [r3, #20]
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	691b      	ldr	r3, [r3, #16]
 80026e8:	429a      	cmp	r2, r3
 80026ea:	d901      	bls.n	80026f0 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80026ec:	2301      	movs	r3, #1
 80026ee:	e06b      	b.n	80027c8 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	691a      	ldr	r2, [r3, #16]
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	695b      	ldr	r3, [r3, #20]
 80026f8:	1ad3      	subs	r3, r2, r3
 80026fa:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	69fa      	ldr	r2, [r7, #28]
 8002702:	429a      	cmp	r2, r3
 8002704:	d902      	bls.n	800270c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800270c:	69fb      	ldr	r3, [r7, #28]
 800270e:	3303      	adds	r3, #3
 8002710:	089b      	lsrs	r3, r3, #2
 8002712:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002714:	e02a      	b.n	800276c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	691a      	ldr	r2, [r3, #16]
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	695b      	ldr	r3, [r3, #20]
 800271e:	1ad3      	subs	r3, r2, r3
 8002720:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	689b      	ldr	r3, [r3, #8]
 8002726:	69fa      	ldr	r2, [r7, #28]
 8002728:	429a      	cmp	r2, r3
 800272a:	d902      	bls.n	8002732 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	3303      	adds	r3, #3
 8002736:	089b      	lsrs	r3, r3, #2
 8002738:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	68d9      	ldr	r1, [r3, #12]
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	b2da      	uxtb	r2, r3
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800274a:	9300      	str	r3, [sp, #0]
 800274c:	4603      	mov	r3, r0
 800274e:	6978      	ldr	r0, [r7, #20]
 8002750:	f002 f86c 	bl	800482c <USB_WritePacket>

    ep->xfer_buff  += len;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	68da      	ldr	r2, [r3, #12]
 8002758:	69fb      	ldr	r3, [r7, #28]
 800275a:	441a      	add	r2, r3
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	695a      	ldr	r2, [r3, #20]
 8002764:	69fb      	ldr	r3, [r7, #28]
 8002766:	441a      	add	r2, r3
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	015a      	lsls	r2, r3, #5
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	4413      	add	r3, r2
 8002774:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002778:	699b      	ldr	r3, [r3, #24]
 800277a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800277c:	69ba      	ldr	r2, [r7, #24]
 800277e:	429a      	cmp	r2, r3
 8002780:	d809      	bhi.n	8002796 <PCD_WriteEmptyTxFifo+0xde>
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	695a      	ldr	r2, [r3, #20]
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800278a:	429a      	cmp	r2, r3
 800278c:	d203      	bcs.n	8002796 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	691b      	ldr	r3, [r3, #16]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d1bf      	bne.n	8002716 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	691a      	ldr	r2, [r3, #16]
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	695b      	ldr	r3, [r3, #20]
 800279e:	429a      	cmp	r2, r3
 80027a0:	d811      	bhi.n	80027c6 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	f003 030f 	and.w	r3, r3, #15
 80027a8:	2201      	movs	r2, #1
 80027aa:	fa02 f303 	lsl.w	r3, r2, r3
 80027ae:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80027b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	43db      	mvns	r3, r3
 80027bc:	6939      	ldr	r1, [r7, #16]
 80027be:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80027c2:	4013      	ands	r3, r2
 80027c4:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80027c6:	2300      	movs	r3, #0
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	3720      	adds	r7, #32
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}

080027d0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b088      	sub	sp, #32
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80027e0:	69fb      	ldr	r3, [r7, #28]
 80027e2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80027e4:	69fb      	ldr	r3, [r7, #28]
 80027e6:	333c      	adds	r3, #60	@ 0x3c
 80027e8:	3304      	adds	r3, #4
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	015a      	lsls	r2, r3, #5
 80027f2:	69bb      	ldr	r3, [r7, #24]
 80027f4:	4413      	add	r3, r2
 80027f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	799b      	ldrb	r3, [r3, #6]
 8002802:	2b01      	cmp	r3, #1
 8002804:	d17b      	bne.n	80028fe <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	f003 0308 	and.w	r3, r3, #8
 800280c:	2b00      	cmp	r3, #0
 800280e:	d015      	beq.n	800283c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	4a61      	ldr	r2, [pc, #388]	@ (8002998 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002814:	4293      	cmp	r3, r2
 8002816:	f240 80b9 	bls.w	800298c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002820:	2b00      	cmp	r3, #0
 8002822:	f000 80b3 	beq.w	800298c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	015a      	lsls	r2, r3, #5
 800282a:	69bb      	ldr	r3, [r7, #24]
 800282c:	4413      	add	r3, r2
 800282e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002832:	461a      	mov	r2, r3
 8002834:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002838:	6093      	str	r3, [r2, #8]
 800283a:	e0a7      	b.n	800298c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	f003 0320 	and.w	r3, r3, #32
 8002842:	2b00      	cmp	r3, #0
 8002844:	d009      	beq.n	800285a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	015a      	lsls	r2, r3, #5
 800284a:	69bb      	ldr	r3, [r7, #24]
 800284c:	4413      	add	r3, r2
 800284e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002852:	461a      	mov	r2, r3
 8002854:	2320      	movs	r3, #32
 8002856:	6093      	str	r3, [r2, #8]
 8002858:	e098      	b.n	800298c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002860:	2b00      	cmp	r3, #0
 8002862:	f040 8093 	bne.w	800298c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	4a4b      	ldr	r2, [pc, #300]	@ (8002998 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d90f      	bls.n	800288e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002874:	2b00      	cmp	r3, #0
 8002876:	d00a      	beq.n	800288e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	015a      	lsls	r2, r3, #5
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	4413      	add	r3, r2
 8002880:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002884:	461a      	mov	r2, r3
 8002886:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800288a:	6093      	str	r3, [r2, #8]
 800288c:	e07e      	b.n	800298c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800288e:	683a      	ldr	r2, [r7, #0]
 8002890:	4613      	mov	r3, r2
 8002892:	00db      	lsls	r3, r3, #3
 8002894:	4413      	add	r3, r2
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800289c:	687a      	ldr	r2, [r7, #4]
 800289e:	4413      	add	r3, r2
 80028a0:	3304      	adds	r3, #4
 80028a2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	6a1a      	ldr	r2, [r3, #32]
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	0159      	lsls	r1, r3, #5
 80028ac:	69bb      	ldr	r3, [r7, #24]
 80028ae:	440b      	add	r3, r1
 80028b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80028b4:	691b      	ldr	r3, [r3, #16]
 80028b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028ba:	1ad2      	subs	r2, r2, r3
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d114      	bne.n	80028f0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	691b      	ldr	r3, [r3, #16]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d109      	bne.n	80028e2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6818      	ldr	r0, [r3, #0]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80028d8:	461a      	mov	r2, r3
 80028da:	2101      	movs	r1, #1
 80028dc:	f002 fa3c 	bl	8004d58 <USB_EP0_OutStart>
 80028e0:	e006      	b.n	80028f0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	68da      	ldr	r2, [r3, #12]
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	695b      	ldr	r3, [r3, #20]
 80028ea:	441a      	add	r2, r3
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	4619      	mov	r1, r3
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f005 f856 	bl	80079a8 <HAL_PCD_DataOutStageCallback>
 80028fc:	e046      	b.n	800298c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	4a26      	ldr	r2, [pc, #152]	@ (800299c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d124      	bne.n	8002950 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800290c:	2b00      	cmp	r3, #0
 800290e:	d00a      	beq.n	8002926 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	015a      	lsls	r2, r3, #5
 8002914:	69bb      	ldr	r3, [r7, #24]
 8002916:	4413      	add	r3, r2
 8002918:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800291c:	461a      	mov	r2, r3
 800291e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002922:	6093      	str	r3, [r2, #8]
 8002924:	e032      	b.n	800298c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	f003 0320 	and.w	r3, r3, #32
 800292c:	2b00      	cmp	r3, #0
 800292e:	d008      	beq.n	8002942 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	015a      	lsls	r2, r3, #5
 8002934:	69bb      	ldr	r3, [r7, #24]
 8002936:	4413      	add	r3, r2
 8002938:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800293c:	461a      	mov	r2, r3
 800293e:	2320      	movs	r3, #32
 8002940:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	b2db      	uxtb	r3, r3
 8002946:	4619      	mov	r1, r3
 8002948:	6878      	ldr	r0, [r7, #4]
 800294a:	f005 f82d 	bl	80079a8 <HAL_PCD_DataOutStageCallback>
 800294e:	e01d      	b.n	800298c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d114      	bne.n	8002980 <PCD_EP_OutXfrComplete_int+0x1b0>
 8002956:	6879      	ldr	r1, [r7, #4]
 8002958:	683a      	ldr	r2, [r7, #0]
 800295a:	4613      	mov	r3, r2
 800295c:	00db      	lsls	r3, r3, #3
 800295e:	4413      	add	r3, r2
 8002960:	009b      	lsls	r3, r3, #2
 8002962:	440b      	add	r3, r1
 8002964:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d108      	bne.n	8002980 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6818      	ldr	r0, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002978:	461a      	mov	r2, r3
 800297a:	2100      	movs	r1, #0
 800297c:	f002 f9ec 	bl	8004d58 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	b2db      	uxtb	r3, r3
 8002984:	4619      	mov	r1, r3
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	f005 f80e 	bl	80079a8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800298c:	2300      	movs	r3, #0
}
 800298e:	4618      	mov	r0, r3
 8002990:	3720      	adds	r7, #32
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	4f54300a 	.word	0x4f54300a
 800299c:	4f54310a 	.word	0x4f54310a

080029a0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b086      	sub	sp, #24
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80029b0:	697b      	ldr	r3, [r7, #20]
 80029b2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	333c      	adds	r3, #60	@ 0x3c
 80029b8:	3304      	adds	r3, #4
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	015a      	lsls	r2, r3, #5
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	4413      	add	r3, r2
 80029c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	4a15      	ldr	r2, [pc, #84]	@ (8002a28 <PCD_EP_OutSetupPacket_int+0x88>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d90e      	bls.n	80029f4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d009      	beq.n	80029f4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	015a      	lsls	r2, r3, #5
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	4413      	add	r3, r2
 80029e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029ec:	461a      	mov	r2, r3
 80029ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80029f2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	f004 ffc5 	bl	8007984 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	4a0a      	ldr	r2, [pc, #40]	@ (8002a28 <PCD_EP_OutSetupPacket_int+0x88>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d90c      	bls.n	8002a1c <PCD_EP_OutSetupPacket_int+0x7c>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	799b      	ldrb	r3, [r3, #6]
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d108      	bne.n	8002a1c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6818      	ldr	r0, [r3, #0]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002a14:	461a      	mov	r2, r3
 8002a16:	2101      	movs	r1, #1
 8002a18:	f002 f99e 	bl	8004d58 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002a1c:	2300      	movs	r3, #0
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3718      	adds	r7, #24
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	4f54300a 	.word	0x4f54300a

08002a2c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b085      	sub	sp, #20
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
 8002a34:	460b      	mov	r3, r1
 8002a36:	70fb      	strb	r3, [r7, #3]
 8002a38:	4613      	mov	r3, r2
 8002a3a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a42:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002a44:	78fb      	ldrb	r3, [r7, #3]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d107      	bne.n	8002a5a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002a4a:	883b      	ldrh	r3, [r7, #0]
 8002a4c:	0419      	lsls	r1, r3, #16
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	68ba      	ldr	r2, [r7, #8]
 8002a54:	430a      	orrs	r2, r1
 8002a56:	629a      	str	r2, [r3, #40]	@ 0x28
 8002a58:	e028      	b.n	8002aac <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a60:	0c1b      	lsrs	r3, r3, #16
 8002a62:	68ba      	ldr	r2, [r7, #8]
 8002a64:	4413      	add	r3, r2
 8002a66:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002a68:	2300      	movs	r3, #0
 8002a6a:	73fb      	strb	r3, [r7, #15]
 8002a6c:	e00d      	b.n	8002a8a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	7bfb      	ldrb	r3, [r7, #15]
 8002a74:	3340      	adds	r3, #64	@ 0x40
 8002a76:	009b      	lsls	r3, r3, #2
 8002a78:	4413      	add	r3, r2
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	0c1b      	lsrs	r3, r3, #16
 8002a7e:	68ba      	ldr	r2, [r7, #8]
 8002a80:	4413      	add	r3, r2
 8002a82:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002a84:	7bfb      	ldrb	r3, [r7, #15]
 8002a86:	3301      	adds	r3, #1
 8002a88:	73fb      	strb	r3, [r7, #15]
 8002a8a:	7bfa      	ldrb	r2, [r7, #15]
 8002a8c:	78fb      	ldrb	r3, [r7, #3]
 8002a8e:	3b01      	subs	r3, #1
 8002a90:	429a      	cmp	r2, r3
 8002a92:	d3ec      	bcc.n	8002a6e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002a94:	883b      	ldrh	r3, [r7, #0]
 8002a96:	0418      	lsls	r0, r3, #16
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6819      	ldr	r1, [r3, #0]
 8002a9c:	78fb      	ldrb	r3, [r7, #3]
 8002a9e:	3b01      	subs	r3, #1
 8002aa0:	68ba      	ldr	r2, [r7, #8]
 8002aa2:	4302      	orrs	r2, r0
 8002aa4:	3340      	adds	r3, #64	@ 0x40
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	440b      	add	r3, r1
 8002aaa:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002aac:	2300      	movs	r3, #0
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3714      	adds	r7, #20
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr

08002aba <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002aba:	b480      	push	{r7}
 8002abc:	b083      	sub	sp, #12
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
 8002ac2:	460b      	mov	r3, r1
 8002ac4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	887a      	ldrh	r2, [r7, #2]
 8002acc:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002ace:	2300      	movs	r3, #0
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	370c      	adds	r7, #12
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr

08002adc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
 8002ae4:	460b      	mov	r3, r1
 8002ae6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002ae8:	bf00      	nop
 8002aea:	370c      	adds	r7, #12
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr

08002af4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b086      	sub	sp, #24
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d101      	bne.n	8002b06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e267      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f003 0301 	and.w	r3, r3, #1
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d075      	beq.n	8002bfe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002b12:	4b88      	ldr	r3, [pc, #544]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	f003 030c 	and.w	r3, r3, #12
 8002b1a:	2b04      	cmp	r3, #4
 8002b1c:	d00c      	beq.n	8002b38 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b1e:	4b85      	ldr	r3, [pc, #532]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002b26:	2b08      	cmp	r3, #8
 8002b28:	d112      	bne.n	8002b50 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b2a:	4b82      	ldr	r3, [pc, #520]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b32:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b36:	d10b      	bne.n	8002b50 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b38:	4b7e      	ldr	r3, [pc, #504]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d05b      	beq.n	8002bfc <HAL_RCC_OscConfig+0x108>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d157      	bne.n	8002bfc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	e242      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b58:	d106      	bne.n	8002b68 <HAL_RCC_OscConfig+0x74>
 8002b5a:	4b76      	ldr	r3, [pc, #472]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a75      	ldr	r2, [pc, #468]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002b60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b64:	6013      	str	r3, [r2, #0]
 8002b66:	e01d      	b.n	8002ba4 <HAL_RCC_OscConfig+0xb0>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b70:	d10c      	bne.n	8002b8c <HAL_RCC_OscConfig+0x98>
 8002b72:	4b70      	ldr	r3, [pc, #448]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a6f      	ldr	r2, [pc, #444]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002b78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b7c:	6013      	str	r3, [r2, #0]
 8002b7e:	4b6d      	ldr	r3, [pc, #436]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a6c      	ldr	r2, [pc, #432]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002b84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b88:	6013      	str	r3, [r2, #0]
 8002b8a:	e00b      	b.n	8002ba4 <HAL_RCC_OscConfig+0xb0>
 8002b8c:	4b69      	ldr	r3, [pc, #420]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a68      	ldr	r2, [pc, #416]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002b92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b96:	6013      	str	r3, [r2, #0]
 8002b98:	4b66      	ldr	r3, [pc, #408]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a65      	ldr	r2, [pc, #404]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002b9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ba2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d013      	beq.n	8002bd4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bac:	f7fd ff92 	bl	8000ad4 <HAL_GetTick>
 8002bb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bb2:	e008      	b.n	8002bc6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bb4:	f7fd ff8e 	bl	8000ad4 <HAL_GetTick>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	2b64      	cmp	r3, #100	@ 0x64
 8002bc0:	d901      	bls.n	8002bc6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002bc2:	2303      	movs	r3, #3
 8002bc4:	e207      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bc6:	4b5b      	ldr	r3, [pc, #364]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d0f0      	beq.n	8002bb4 <HAL_RCC_OscConfig+0xc0>
 8002bd2:	e014      	b.n	8002bfe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bd4:	f7fd ff7e 	bl	8000ad4 <HAL_GetTick>
 8002bd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bda:	e008      	b.n	8002bee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bdc:	f7fd ff7a 	bl	8000ad4 <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	2b64      	cmp	r3, #100	@ 0x64
 8002be8:	d901      	bls.n	8002bee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002bea:	2303      	movs	r3, #3
 8002bec:	e1f3      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bee:	4b51      	ldr	r3, [pc, #324]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d1f0      	bne.n	8002bdc <HAL_RCC_OscConfig+0xe8>
 8002bfa:	e000      	b.n	8002bfe <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0302 	and.w	r3, r3, #2
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d063      	beq.n	8002cd2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002c0a:	4b4a      	ldr	r3, [pc, #296]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	f003 030c 	and.w	r3, r3, #12
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d00b      	beq.n	8002c2e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c16:	4b47      	ldr	r3, [pc, #284]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002c1e:	2b08      	cmp	r3, #8
 8002c20:	d11c      	bne.n	8002c5c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c22:	4b44      	ldr	r3, [pc, #272]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d116      	bne.n	8002c5c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c2e:	4b41      	ldr	r3, [pc, #260]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 0302 	and.w	r3, r3, #2
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d005      	beq.n	8002c46 <HAL_RCC_OscConfig+0x152>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	68db      	ldr	r3, [r3, #12]
 8002c3e:	2b01      	cmp	r3, #1
 8002c40:	d001      	beq.n	8002c46 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e1c7      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c46:	4b3b      	ldr	r3, [pc, #236]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	691b      	ldr	r3, [r3, #16]
 8002c52:	00db      	lsls	r3, r3, #3
 8002c54:	4937      	ldr	r1, [pc, #220]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002c56:	4313      	orrs	r3, r2
 8002c58:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c5a:	e03a      	b.n	8002cd2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	68db      	ldr	r3, [r3, #12]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d020      	beq.n	8002ca6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c64:	4b34      	ldr	r3, [pc, #208]	@ (8002d38 <HAL_RCC_OscConfig+0x244>)
 8002c66:	2201      	movs	r2, #1
 8002c68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c6a:	f7fd ff33 	bl	8000ad4 <HAL_GetTick>
 8002c6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c70:	e008      	b.n	8002c84 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c72:	f7fd ff2f 	bl	8000ad4 <HAL_GetTick>
 8002c76:	4602      	mov	r2, r0
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	d901      	bls.n	8002c84 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002c80:	2303      	movs	r3, #3
 8002c82:	e1a8      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c84:	4b2b      	ldr	r3, [pc, #172]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 0302 	and.w	r3, r3, #2
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d0f0      	beq.n	8002c72 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c90:	4b28      	ldr	r3, [pc, #160]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	691b      	ldr	r3, [r3, #16]
 8002c9c:	00db      	lsls	r3, r3, #3
 8002c9e:	4925      	ldr	r1, [pc, #148]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	600b      	str	r3, [r1, #0]
 8002ca4:	e015      	b.n	8002cd2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ca6:	4b24      	ldr	r3, [pc, #144]	@ (8002d38 <HAL_RCC_OscConfig+0x244>)
 8002ca8:	2200      	movs	r2, #0
 8002caa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cac:	f7fd ff12 	bl	8000ad4 <HAL_GetTick>
 8002cb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cb2:	e008      	b.n	8002cc6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cb4:	f7fd ff0e 	bl	8000ad4 <HAL_GetTick>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d901      	bls.n	8002cc6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	e187      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cc6:	4b1b      	ldr	r3, [pc, #108]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 0302 	and.w	r3, r3, #2
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d1f0      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 0308 	and.w	r3, r3, #8
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d036      	beq.n	8002d4c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	695b      	ldr	r3, [r3, #20]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d016      	beq.n	8002d14 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ce6:	4b15      	ldr	r3, [pc, #84]	@ (8002d3c <HAL_RCC_OscConfig+0x248>)
 8002ce8:	2201      	movs	r2, #1
 8002cea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cec:	f7fd fef2 	bl	8000ad4 <HAL_GetTick>
 8002cf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cf2:	e008      	b.n	8002d06 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cf4:	f7fd feee 	bl	8000ad4 <HAL_GetTick>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	2b02      	cmp	r3, #2
 8002d00:	d901      	bls.n	8002d06 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002d02:	2303      	movs	r3, #3
 8002d04:	e167      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d06:	4b0b      	ldr	r3, [pc, #44]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002d08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d0a:	f003 0302 	and.w	r3, r3, #2
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d0f0      	beq.n	8002cf4 <HAL_RCC_OscConfig+0x200>
 8002d12:	e01b      	b.n	8002d4c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d14:	4b09      	ldr	r3, [pc, #36]	@ (8002d3c <HAL_RCC_OscConfig+0x248>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d1a:	f7fd fedb 	bl	8000ad4 <HAL_GetTick>
 8002d1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d20:	e00e      	b.n	8002d40 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d22:	f7fd fed7 	bl	8000ad4 <HAL_GetTick>
 8002d26:	4602      	mov	r2, r0
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	1ad3      	subs	r3, r2, r3
 8002d2c:	2b02      	cmp	r3, #2
 8002d2e:	d907      	bls.n	8002d40 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002d30:	2303      	movs	r3, #3
 8002d32:	e150      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
 8002d34:	40023800 	.word	0x40023800
 8002d38:	42470000 	.word	0x42470000
 8002d3c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d40:	4b88      	ldr	r3, [pc, #544]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002d42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d44:	f003 0302 	and.w	r3, r3, #2
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d1ea      	bne.n	8002d22 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 0304 	and.w	r3, r3, #4
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	f000 8097 	beq.w	8002e88 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d5e:	4b81      	ldr	r3, [pc, #516]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d10f      	bne.n	8002d8a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	60bb      	str	r3, [r7, #8]
 8002d6e:	4b7d      	ldr	r3, [pc, #500]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d72:	4a7c      	ldr	r2, [pc, #496]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002d74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d78:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d7a:	4b7a      	ldr	r3, [pc, #488]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d82:	60bb      	str	r3, [r7, #8]
 8002d84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d86:	2301      	movs	r3, #1
 8002d88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d8a:	4b77      	ldr	r3, [pc, #476]	@ (8002f68 <HAL_RCC_OscConfig+0x474>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d118      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d96:	4b74      	ldr	r3, [pc, #464]	@ (8002f68 <HAL_RCC_OscConfig+0x474>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a73      	ldr	r2, [pc, #460]	@ (8002f68 <HAL_RCC_OscConfig+0x474>)
 8002d9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002da0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002da2:	f7fd fe97 	bl	8000ad4 <HAL_GetTick>
 8002da6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002da8:	e008      	b.n	8002dbc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002daa:	f7fd fe93 	bl	8000ad4 <HAL_GetTick>
 8002dae:	4602      	mov	r2, r0
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	1ad3      	subs	r3, r2, r3
 8002db4:	2b02      	cmp	r3, #2
 8002db6:	d901      	bls.n	8002dbc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002db8:	2303      	movs	r3, #3
 8002dba:	e10c      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dbc:	4b6a      	ldr	r3, [pc, #424]	@ (8002f68 <HAL_RCC_OscConfig+0x474>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d0f0      	beq.n	8002daa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d106      	bne.n	8002dde <HAL_RCC_OscConfig+0x2ea>
 8002dd0:	4b64      	ldr	r3, [pc, #400]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002dd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dd4:	4a63      	ldr	r2, [pc, #396]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002dd6:	f043 0301 	orr.w	r3, r3, #1
 8002dda:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ddc:	e01c      	b.n	8002e18 <HAL_RCC_OscConfig+0x324>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	2b05      	cmp	r3, #5
 8002de4:	d10c      	bne.n	8002e00 <HAL_RCC_OscConfig+0x30c>
 8002de6:	4b5f      	ldr	r3, [pc, #380]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002de8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dea:	4a5e      	ldr	r2, [pc, #376]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002dec:	f043 0304 	orr.w	r3, r3, #4
 8002df0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002df2:	4b5c      	ldr	r3, [pc, #368]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002df4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002df6:	4a5b      	ldr	r2, [pc, #364]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002df8:	f043 0301 	orr.w	r3, r3, #1
 8002dfc:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dfe:	e00b      	b.n	8002e18 <HAL_RCC_OscConfig+0x324>
 8002e00:	4b58      	ldr	r3, [pc, #352]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002e02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e04:	4a57      	ldr	r2, [pc, #348]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002e06:	f023 0301 	bic.w	r3, r3, #1
 8002e0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e0c:	4b55      	ldr	r3, [pc, #340]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002e0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e10:	4a54      	ldr	r2, [pc, #336]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002e12:	f023 0304 	bic.w	r3, r3, #4
 8002e16:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d015      	beq.n	8002e4c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e20:	f7fd fe58 	bl	8000ad4 <HAL_GetTick>
 8002e24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e26:	e00a      	b.n	8002e3e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e28:	f7fd fe54 	bl	8000ad4 <HAL_GetTick>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	1ad3      	subs	r3, r2, r3
 8002e32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d901      	bls.n	8002e3e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002e3a:	2303      	movs	r3, #3
 8002e3c:	e0cb      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e3e:	4b49      	ldr	r3, [pc, #292]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002e40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e42:	f003 0302 	and.w	r3, r3, #2
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d0ee      	beq.n	8002e28 <HAL_RCC_OscConfig+0x334>
 8002e4a:	e014      	b.n	8002e76 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e4c:	f7fd fe42 	bl	8000ad4 <HAL_GetTick>
 8002e50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e52:	e00a      	b.n	8002e6a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e54:	f7fd fe3e 	bl	8000ad4 <HAL_GetTick>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	1ad3      	subs	r3, r2, r3
 8002e5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d901      	bls.n	8002e6a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002e66:	2303      	movs	r3, #3
 8002e68:	e0b5      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e6a:	4b3e      	ldr	r3, [pc, #248]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002e6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e6e:	f003 0302 	and.w	r3, r3, #2
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d1ee      	bne.n	8002e54 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002e76:	7dfb      	ldrb	r3, [r7, #23]
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d105      	bne.n	8002e88 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e7c:	4b39      	ldr	r3, [pc, #228]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e80:	4a38      	ldr	r2, [pc, #224]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002e82:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e86:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	699b      	ldr	r3, [r3, #24]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	f000 80a1 	beq.w	8002fd4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e92:	4b34      	ldr	r3, [pc, #208]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	f003 030c 	and.w	r3, r3, #12
 8002e9a:	2b08      	cmp	r3, #8
 8002e9c:	d05c      	beq.n	8002f58 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	699b      	ldr	r3, [r3, #24]
 8002ea2:	2b02      	cmp	r3, #2
 8002ea4:	d141      	bne.n	8002f2a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ea6:	4b31      	ldr	r3, [pc, #196]	@ (8002f6c <HAL_RCC_OscConfig+0x478>)
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eac:	f7fd fe12 	bl	8000ad4 <HAL_GetTick>
 8002eb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eb2:	e008      	b.n	8002ec6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eb4:	f7fd fe0e 	bl	8000ad4 <HAL_GetTick>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	1ad3      	subs	r3, r2, r3
 8002ebe:	2b02      	cmp	r3, #2
 8002ec0:	d901      	bls.n	8002ec6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	e087      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ec6:	4b27      	ldr	r3, [pc, #156]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d1f0      	bne.n	8002eb4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	69da      	ldr	r2, [r3, #28]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6a1b      	ldr	r3, [r3, #32]
 8002eda:	431a      	orrs	r2, r3
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ee0:	019b      	lsls	r3, r3, #6
 8002ee2:	431a      	orrs	r2, r3
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ee8:	085b      	lsrs	r3, r3, #1
 8002eea:	3b01      	subs	r3, #1
 8002eec:	041b      	lsls	r3, r3, #16
 8002eee:	431a      	orrs	r2, r3
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ef4:	061b      	lsls	r3, r3, #24
 8002ef6:	491b      	ldr	r1, [pc, #108]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002efc:	4b1b      	ldr	r3, [pc, #108]	@ (8002f6c <HAL_RCC_OscConfig+0x478>)
 8002efe:	2201      	movs	r2, #1
 8002f00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f02:	f7fd fde7 	bl	8000ad4 <HAL_GetTick>
 8002f06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f08:	e008      	b.n	8002f1c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f0a:	f7fd fde3 	bl	8000ad4 <HAL_GetTick>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	1ad3      	subs	r3, r2, r3
 8002f14:	2b02      	cmp	r3, #2
 8002f16:	d901      	bls.n	8002f1c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002f18:	2303      	movs	r3, #3
 8002f1a:	e05c      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f1c:	4b11      	ldr	r3, [pc, #68]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d0f0      	beq.n	8002f0a <HAL_RCC_OscConfig+0x416>
 8002f28:	e054      	b.n	8002fd4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f2a:	4b10      	ldr	r3, [pc, #64]	@ (8002f6c <HAL_RCC_OscConfig+0x478>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f30:	f7fd fdd0 	bl	8000ad4 <HAL_GetTick>
 8002f34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f36:	e008      	b.n	8002f4a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f38:	f7fd fdcc 	bl	8000ad4 <HAL_GetTick>
 8002f3c:	4602      	mov	r2, r0
 8002f3e:	693b      	ldr	r3, [r7, #16]
 8002f40:	1ad3      	subs	r3, r2, r3
 8002f42:	2b02      	cmp	r3, #2
 8002f44:	d901      	bls.n	8002f4a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002f46:	2303      	movs	r3, #3
 8002f48:	e045      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f4a:	4b06      	ldr	r3, [pc, #24]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d1f0      	bne.n	8002f38 <HAL_RCC_OscConfig+0x444>
 8002f56:	e03d      	b.n	8002fd4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	699b      	ldr	r3, [r3, #24]
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	d107      	bne.n	8002f70 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e038      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
 8002f64:	40023800 	.word	0x40023800
 8002f68:	40007000 	.word	0x40007000
 8002f6c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002f70:	4b1b      	ldr	r3, [pc, #108]	@ (8002fe0 <HAL_RCC_OscConfig+0x4ec>)
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	699b      	ldr	r3, [r3, #24]
 8002f7a:	2b01      	cmp	r3, #1
 8002f7c:	d028      	beq.n	8002fd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d121      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f96:	429a      	cmp	r2, r3
 8002f98:	d11a      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f9a:	68fa      	ldr	r2, [r7, #12]
 8002f9c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	687a      	ldr	r2, [r7, #4]
 8002fa4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002fa6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d111      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fb6:	085b      	lsrs	r3, r3, #1
 8002fb8:	3b01      	subs	r3, #1
 8002fba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d107      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d001      	beq.n	8002fd4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e000      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002fd4:	2300      	movs	r3, #0
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	3718      	adds	r7, #24
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	40023800 	.word	0x40023800

08002fe4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b084      	sub	sp, #16
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
 8002fec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d101      	bne.n	8002ff8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	e0cc      	b.n	8003192 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ff8:	4b68      	ldr	r3, [pc, #416]	@ (800319c <HAL_RCC_ClockConfig+0x1b8>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 0307 	and.w	r3, r3, #7
 8003000:	683a      	ldr	r2, [r7, #0]
 8003002:	429a      	cmp	r2, r3
 8003004:	d90c      	bls.n	8003020 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003006:	4b65      	ldr	r3, [pc, #404]	@ (800319c <HAL_RCC_ClockConfig+0x1b8>)
 8003008:	683a      	ldr	r2, [r7, #0]
 800300a:	b2d2      	uxtb	r2, r2
 800300c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800300e:	4b63      	ldr	r3, [pc, #396]	@ (800319c <HAL_RCC_ClockConfig+0x1b8>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f003 0307 	and.w	r3, r3, #7
 8003016:	683a      	ldr	r2, [r7, #0]
 8003018:	429a      	cmp	r2, r3
 800301a:	d001      	beq.n	8003020 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	e0b8      	b.n	8003192 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0302 	and.w	r3, r3, #2
 8003028:	2b00      	cmp	r3, #0
 800302a:	d020      	beq.n	800306e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f003 0304 	and.w	r3, r3, #4
 8003034:	2b00      	cmp	r3, #0
 8003036:	d005      	beq.n	8003044 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003038:	4b59      	ldr	r3, [pc, #356]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 800303a:	689b      	ldr	r3, [r3, #8]
 800303c:	4a58      	ldr	r2, [pc, #352]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 800303e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003042:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 0308 	and.w	r3, r3, #8
 800304c:	2b00      	cmp	r3, #0
 800304e:	d005      	beq.n	800305c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003050:	4b53      	ldr	r3, [pc, #332]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	4a52      	ldr	r2, [pc, #328]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003056:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800305a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800305c:	4b50      	ldr	r3, [pc, #320]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	494d      	ldr	r1, [pc, #308]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 800306a:	4313      	orrs	r3, r2
 800306c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f003 0301 	and.w	r3, r3, #1
 8003076:	2b00      	cmp	r3, #0
 8003078:	d044      	beq.n	8003104 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	2b01      	cmp	r3, #1
 8003080:	d107      	bne.n	8003092 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003082:	4b47      	ldr	r3, [pc, #284]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800308a:	2b00      	cmp	r3, #0
 800308c:	d119      	bne.n	80030c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	e07f      	b.n	8003192 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	2b02      	cmp	r3, #2
 8003098:	d003      	beq.n	80030a2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800309e:	2b03      	cmp	r3, #3
 80030a0:	d107      	bne.n	80030b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030a2:	4b3f      	ldr	r3, [pc, #252]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d109      	bne.n	80030c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e06f      	b.n	8003192 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030b2:	4b3b      	ldr	r3, [pc, #236]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0302 	and.w	r3, r3, #2
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d101      	bne.n	80030c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e067      	b.n	8003192 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030c2:	4b37      	ldr	r3, [pc, #220]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	f023 0203 	bic.w	r2, r3, #3
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	4934      	ldr	r1, [pc, #208]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 80030d0:	4313      	orrs	r3, r2
 80030d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030d4:	f7fd fcfe 	bl	8000ad4 <HAL_GetTick>
 80030d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030da:	e00a      	b.n	80030f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030dc:	f7fd fcfa 	bl	8000ad4 <HAL_GetTick>
 80030e0:	4602      	mov	r2, r0
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d901      	bls.n	80030f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80030ee:	2303      	movs	r3, #3
 80030f0:	e04f      	b.n	8003192 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030f2:	4b2b      	ldr	r3, [pc, #172]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	f003 020c 	and.w	r2, r3, #12
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	429a      	cmp	r2, r3
 8003102:	d1eb      	bne.n	80030dc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003104:	4b25      	ldr	r3, [pc, #148]	@ (800319c <HAL_RCC_ClockConfig+0x1b8>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 0307 	and.w	r3, r3, #7
 800310c:	683a      	ldr	r2, [r7, #0]
 800310e:	429a      	cmp	r2, r3
 8003110:	d20c      	bcs.n	800312c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003112:	4b22      	ldr	r3, [pc, #136]	@ (800319c <HAL_RCC_ClockConfig+0x1b8>)
 8003114:	683a      	ldr	r2, [r7, #0]
 8003116:	b2d2      	uxtb	r2, r2
 8003118:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800311a:	4b20      	ldr	r3, [pc, #128]	@ (800319c <HAL_RCC_ClockConfig+0x1b8>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f003 0307 	and.w	r3, r3, #7
 8003122:	683a      	ldr	r2, [r7, #0]
 8003124:	429a      	cmp	r2, r3
 8003126:	d001      	beq.n	800312c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	e032      	b.n	8003192 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f003 0304 	and.w	r3, r3, #4
 8003134:	2b00      	cmp	r3, #0
 8003136:	d008      	beq.n	800314a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003138:	4b19      	ldr	r3, [pc, #100]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	4916      	ldr	r1, [pc, #88]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003146:	4313      	orrs	r3, r2
 8003148:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f003 0308 	and.w	r3, r3, #8
 8003152:	2b00      	cmp	r3, #0
 8003154:	d009      	beq.n	800316a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003156:	4b12      	ldr	r3, [pc, #72]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	691b      	ldr	r3, [r3, #16]
 8003162:	00db      	lsls	r3, r3, #3
 8003164:	490e      	ldr	r1, [pc, #56]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003166:	4313      	orrs	r3, r2
 8003168:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800316a:	f000 f821 	bl	80031b0 <HAL_RCC_GetSysClockFreq>
 800316e:	4602      	mov	r2, r0
 8003170:	4b0b      	ldr	r3, [pc, #44]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	091b      	lsrs	r3, r3, #4
 8003176:	f003 030f 	and.w	r3, r3, #15
 800317a:	490a      	ldr	r1, [pc, #40]	@ (80031a4 <HAL_RCC_ClockConfig+0x1c0>)
 800317c:	5ccb      	ldrb	r3, [r1, r3]
 800317e:	fa22 f303 	lsr.w	r3, r2, r3
 8003182:	4a09      	ldr	r2, [pc, #36]	@ (80031a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003184:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003186:	4b09      	ldr	r3, [pc, #36]	@ (80031ac <HAL_RCC_ClockConfig+0x1c8>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4618      	mov	r0, r3
 800318c:	f7fd fc5e 	bl	8000a4c <HAL_InitTick>

  return HAL_OK;
 8003190:	2300      	movs	r3, #0
}
 8003192:	4618      	mov	r0, r3
 8003194:	3710      	adds	r7, #16
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}
 800319a:	bf00      	nop
 800319c:	40023c00 	.word	0x40023c00
 80031a0:	40023800 	.word	0x40023800
 80031a4:	08007ff8 	.word	0x08007ff8
 80031a8:	20000000 	.word	0x20000000
 80031ac:	20000004 	.word	0x20000004

080031b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031b4:	b094      	sub	sp, #80	@ 0x50
 80031b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80031b8:	2300      	movs	r3, #0
 80031ba:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80031bc:	2300      	movs	r3, #0
 80031be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80031c0:	2300      	movs	r3, #0
 80031c2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80031c4:	2300      	movs	r3, #0
 80031c6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80031c8:	4b79      	ldr	r3, [pc, #484]	@ (80033b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	f003 030c 	and.w	r3, r3, #12
 80031d0:	2b08      	cmp	r3, #8
 80031d2:	d00d      	beq.n	80031f0 <HAL_RCC_GetSysClockFreq+0x40>
 80031d4:	2b08      	cmp	r3, #8
 80031d6:	f200 80e1 	bhi.w	800339c <HAL_RCC_GetSysClockFreq+0x1ec>
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d002      	beq.n	80031e4 <HAL_RCC_GetSysClockFreq+0x34>
 80031de:	2b04      	cmp	r3, #4
 80031e0:	d003      	beq.n	80031ea <HAL_RCC_GetSysClockFreq+0x3a>
 80031e2:	e0db      	b.n	800339c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031e4:	4b73      	ldr	r3, [pc, #460]	@ (80033b4 <HAL_RCC_GetSysClockFreq+0x204>)
 80031e6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80031e8:	e0db      	b.n	80033a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80031ea:	4b73      	ldr	r3, [pc, #460]	@ (80033b8 <HAL_RCC_GetSysClockFreq+0x208>)
 80031ec:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80031ee:	e0d8      	b.n	80033a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80031f0:	4b6f      	ldr	r3, [pc, #444]	@ (80033b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80031f8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80031fa:	4b6d      	ldr	r3, [pc, #436]	@ (80033b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003202:	2b00      	cmp	r3, #0
 8003204:	d063      	beq.n	80032ce <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003206:	4b6a      	ldr	r3, [pc, #424]	@ (80033b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	099b      	lsrs	r3, r3, #6
 800320c:	2200      	movs	r2, #0
 800320e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003210:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003214:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003218:	633b      	str	r3, [r7, #48]	@ 0x30
 800321a:	2300      	movs	r3, #0
 800321c:	637b      	str	r3, [r7, #52]	@ 0x34
 800321e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003222:	4622      	mov	r2, r4
 8003224:	462b      	mov	r3, r5
 8003226:	f04f 0000 	mov.w	r0, #0
 800322a:	f04f 0100 	mov.w	r1, #0
 800322e:	0159      	lsls	r1, r3, #5
 8003230:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003234:	0150      	lsls	r0, r2, #5
 8003236:	4602      	mov	r2, r0
 8003238:	460b      	mov	r3, r1
 800323a:	4621      	mov	r1, r4
 800323c:	1a51      	subs	r1, r2, r1
 800323e:	6139      	str	r1, [r7, #16]
 8003240:	4629      	mov	r1, r5
 8003242:	eb63 0301 	sbc.w	r3, r3, r1
 8003246:	617b      	str	r3, [r7, #20]
 8003248:	f04f 0200 	mov.w	r2, #0
 800324c:	f04f 0300 	mov.w	r3, #0
 8003250:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003254:	4659      	mov	r1, fp
 8003256:	018b      	lsls	r3, r1, #6
 8003258:	4651      	mov	r1, sl
 800325a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800325e:	4651      	mov	r1, sl
 8003260:	018a      	lsls	r2, r1, #6
 8003262:	4651      	mov	r1, sl
 8003264:	ebb2 0801 	subs.w	r8, r2, r1
 8003268:	4659      	mov	r1, fp
 800326a:	eb63 0901 	sbc.w	r9, r3, r1
 800326e:	f04f 0200 	mov.w	r2, #0
 8003272:	f04f 0300 	mov.w	r3, #0
 8003276:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800327a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800327e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003282:	4690      	mov	r8, r2
 8003284:	4699      	mov	r9, r3
 8003286:	4623      	mov	r3, r4
 8003288:	eb18 0303 	adds.w	r3, r8, r3
 800328c:	60bb      	str	r3, [r7, #8]
 800328e:	462b      	mov	r3, r5
 8003290:	eb49 0303 	adc.w	r3, r9, r3
 8003294:	60fb      	str	r3, [r7, #12]
 8003296:	f04f 0200 	mov.w	r2, #0
 800329a:	f04f 0300 	mov.w	r3, #0
 800329e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80032a2:	4629      	mov	r1, r5
 80032a4:	024b      	lsls	r3, r1, #9
 80032a6:	4621      	mov	r1, r4
 80032a8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80032ac:	4621      	mov	r1, r4
 80032ae:	024a      	lsls	r2, r1, #9
 80032b0:	4610      	mov	r0, r2
 80032b2:	4619      	mov	r1, r3
 80032b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032b6:	2200      	movs	r2, #0
 80032b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80032ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80032bc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80032c0:	f7fc ff82 	bl	80001c8 <__aeabi_uldivmod>
 80032c4:	4602      	mov	r2, r0
 80032c6:	460b      	mov	r3, r1
 80032c8:	4613      	mov	r3, r2
 80032ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80032cc:	e058      	b.n	8003380 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032ce:	4b38      	ldr	r3, [pc, #224]	@ (80033b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	099b      	lsrs	r3, r3, #6
 80032d4:	2200      	movs	r2, #0
 80032d6:	4618      	mov	r0, r3
 80032d8:	4611      	mov	r1, r2
 80032da:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80032de:	623b      	str	r3, [r7, #32]
 80032e0:	2300      	movs	r3, #0
 80032e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80032e4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80032e8:	4642      	mov	r2, r8
 80032ea:	464b      	mov	r3, r9
 80032ec:	f04f 0000 	mov.w	r0, #0
 80032f0:	f04f 0100 	mov.w	r1, #0
 80032f4:	0159      	lsls	r1, r3, #5
 80032f6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032fa:	0150      	lsls	r0, r2, #5
 80032fc:	4602      	mov	r2, r0
 80032fe:	460b      	mov	r3, r1
 8003300:	4641      	mov	r1, r8
 8003302:	ebb2 0a01 	subs.w	sl, r2, r1
 8003306:	4649      	mov	r1, r9
 8003308:	eb63 0b01 	sbc.w	fp, r3, r1
 800330c:	f04f 0200 	mov.w	r2, #0
 8003310:	f04f 0300 	mov.w	r3, #0
 8003314:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003318:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800331c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003320:	ebb2 040a 	subs.w	r4, r2, sl
 8003324:	eb63 050b 	sbc.w	r5, r3, fp
 8003328:	f04f 0200 	mov.w	r2, #0
 800332c:	f04f 0300 	mov.w	r3, #0
 8003330:	00eb      	lsls	r3, r5, #3
 8003332:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003336:	00e2      	lsls	r2, r4, #3
 8003338:	4614      	mov	r4, r2
 800333a:	461d      	mov	r5, r3
 800333c:	4643      	mov	r3, r8
 800333e:	18e3      	adds	r3, r4, r3
 8003340:	603b      	str	r3, [r7, #0]
 8003342:	464b      	mov	r3, r9
 8003344:	eb45 0303 	adc.w	r3, r5, r3
 8003348:	607b      	str	r3, [r7, #4]
 800334a:	f04f 0200 	mov.w	r2, #0
 800334e:	f04f 0300 	mov.w	r3, #0
 8003352:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003356:	4629      	mov	r1, r5
 8003358:	028b      	lsls	r3, r1, #10
 800335a:	4621      	mov	r1, r4
 800335c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003360:	4621      	mov	r1, r4
 8003362:	028a      	lsls	r2, r1, #10
 8003364:	4610      	mov	r0, r2
 8003366:	4619      	mov	r1, r3
 8003368:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800336a:	2200      	movs	r2, #0
 800336c:	61bb      	str	r3, [r7, #24]
 800336e:	61fa      	str	r2, [r7, #28]
 8003370:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003374:	f7fc ff28 	bl	80001c8 <__aeabi_uldivmod>
 8003378:	4602      	mov	r2, r0
 800337a:	460b      	mov	r3, r1
 800337c:	4613      	mov	r3, r2
 800337e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003380:	4b0b      	ldr	r3, [pc, #44]	@ (80033b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	0c1b      	lsrs	r3, r3, #16
 8003386:	f003 0303 	and.w	r3, r3, #3
 800338a:	3301      	adds	r3, #1
 800338c:	005b      	lsls	r3, r3, #1
 800338e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003390:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003392:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003394:	fbb2 f3f3 	udiv	r3, r2, r3
 8003398:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800339a:	e002      	b.n	80033a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800339c:	4b05      	ldr	r3, [pc, #20]	@ (80033b4 <HAL_RCC_GetSysClockFreq+0x204>)
 800339e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80033a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80033a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3750      	adds	r7, #80	@ 0x50
 80033a8:	46bd      	mov	sp, r7
 80033aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80033ae:	bf00      	nop
 80033b0:	40023800 	.word	0x40023800
 80033b4:	00f42400 	.word	0x00f42400
 80033b8:	007a1200 	.word	0x007a1200

080033bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033bc:	b480      	push	{r7}
 80033be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033c0:	4b03      	ldr	r3, [pc, #12]	@ (80033d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80033c2:	681b      	ldr	r3, [r3, #0]
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	46bd      	mov	sp, r7
 80033c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033cc:	4770      	bx	lr
 80033ce:	bf00      	nop
 80033d0:	20000000 	.word	0x20000000

080033d4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b086      	sub	sp, #24
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80033dc:	2300      	movs	r3, #0
 80033de:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80033e0:	2300      	movs	r3, #0
 80033e2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f003 0301 	and.w	r3, r3, #1
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d105      	bne.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d035      	beq.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80033fc:	4b62      	ldr	r3, [pc, #392]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80033fe:	2200      	movs	r2, #0
 8003400:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003402:	f7fd fb67 	bl	8000ad4 <HAL_GetTick>
 8003406:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003408:	e008      	b.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800340a:	f7fd fb63 	bl	8000ad4 <HAL_GetTick>
 800340e:	4602      	mov	r2, r0
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	1ad3      	subs	r3, r2, r3
 8003414:	2b02      	cmp	r3, #2
 8003416:	d901      	bls.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003418:	2303      	movs	r3, #3
 800341a:	e0b0      	b.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800341c:	4b5b      	ldr	r3, [pc, #364]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003424:	2b00      	cmp	r3, #0
 8003426:	d1f0      	bne.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	019a      	lsls	r2, r3, #6
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	071b      	lsls	r3, r3, #28
 8003434:	4955      	ldr	r1, [pc, #340]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003436:	4313      	orrs	r3, r2
 8003438:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800343c:	4b52      	ldr	r3, [pc, #328]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800343e:	2201      	movs	r2, #1
 8003440:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003442:	f7fd fb47 	bl	8000ad4 <HAL_GetTick>
 8003446:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003448:	e008      	b.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800344a:	f7fd fb43 	bl	8000ad4 <HAL_GetTick>
 800344e:	4602      	mov	r2, r0
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	1ad3      	subs	r3, r2, r3
 8003454:	2b02      	cmp	r3, #2
 8003456:	d901      	bls.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003458:	2303      	movs	r3, #3
 800345a:	e090      	b.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800345c:	4b4b      	ldr	r3, [pc, #300]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003464:	2b00      	cmp	r3, #0
 8003466:	d0f0      	beq.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f003 0302 	and.w	r3, r3, #2
 8003470:	2b00      	cmp	r3, #0
 8003472:	f000 8083 	beq.w	800357c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003476:	2300      	movs	r3, #0
 8003478:	60fb      	str	r3, [r7, #12]
 800347a:	4b44      	ldr	r3, [pc, #272]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800347c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800347e:	4a43      	ldr	r2, [pc, #268]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003480:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003484:	6413      	str	r3, [r2, #64]	@ 0x40
 8003486:	4b41      	ldr	r3, [pc, #260]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800348a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800348e:	60fb      	str	r3, [r7, #12]
 8003490:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003492:	4b3f      	ldr	r3, [pc, #252]	@ (8003590 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a3e      	ldr	r2, [pc, #248]	@ (8003590 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003498:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800349c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800349e:	f7fd fb19 	bl	8000ad4 <HAL_GetTick>
 80034a2:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80034a4:	e008      	b.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034a6:	f7fd fb15 	bl	8000ad4 <HAL_GetTick>
 80034aa:	4602      	mov	r2, r0
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	1ad3      	subs	r3, r2, r3
 80034b0:	2b02      	cmp	r3, #2
 80034b2:	d901      	bls.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80034b4:	2303      	movs	r3, #3
 80034b6:	e062      	b.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80034b8:	4b35      	ldr	r3, [pc, #212]	@ (8003590 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d0f0      	beq.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80034c4:	4b31      	ldr	r3, [pc, #196]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80034c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034c8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034cc:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d02f      	beq.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034dc:	693a      	ldr	r2, [r7, #16]
 80034de:	429a      	cmp	r2, r3
 80034e0:	d028      	beq.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80034e2:	4b2a      	ldr	r3, [pc, #168]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80034e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034ea:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80034ec:	4b29      	ldr	r3, [pc, #164]	@ (8003594 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80034ee:	2201      	movs	r2, #1
 80034f0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80034f2:	4b28      	ldr	r3, [pc, #160]	@ (8003594 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80034f4:	2200      	movs	r2, #0
 80034f6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80034f8:	4a24      	ldr	r2, [pc, #144]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80034fe:	4b23      	ldr	r3, [pc, #140]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003500:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003502:	f003 0301 	and.w	r3, r3, #1
 8003506:	2b01      	cmp	r3, #1
 8003508:	d114      	bne.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800350a:	f7fd fae3 	bl	8000ad4 <HAL_GetTick>
 800350e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003510:	e00a      	b.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003512:	f7fd fadf 	bl	8000ad4 <HAL_GetTick>
 8003516:	4602      	mov	r2, r0
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	1ad3      	subs	r3, r2, r3
 800351c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003520:	4293      	cmp	r3, r2
 8003522:	d901      	bls.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8003524:	2303      	movs	r3, #3
 8003526:	e02a      	b.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003528:	4b18      	ldr	r3, [pc, #96]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800352a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800352c:	f003 0302 	and.w	r3, r3, #2
 8003530:	2b00      	cmp	r3, #0
 8003532:	d0ee      	beq.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800353c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003540:	d10d      	bne.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8003542:	4b12      	ldr	r3, [pc, #72]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	68db      	ldr	r3, [r3, #12]
 800354e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003552:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003556:	490d      	ldr	r1, [pc, #52]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003558:	4313      	orrs	r3, r2
 800355a:	608b      	str	r3, [r1, #8]
 800355c:	e005      	b.n	800356a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800355e:	4b0b      	ldr	r3, [pc, #44]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	4a0a      	ldr	r2, [pc, #40]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003564:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003568:	6093      	str	r3, [r2, #8]
 800356a:	4b08      	ldr	r3, [pc, #32]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800356c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	68db      	ldr	r3, [r3, #12]
 8003572:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003576:	4905      	ldr	r1, [pc, #20]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003578:	4313      	orrs	r3, r2
 800357a:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800357c:	2300      	movs	r3, #0
}
 800357e:	4618      	mov	r0, r3
 8003580:	3718      	adds	r7, #24
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	42470068 	.word	0x42470068
 800358c:	40023800 	.word	0x40023800
 8003590:	40007000 	.word	0x40007000
 8003594:	42470e40 	.word	0x42470e40

08003598 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b082      	sub	sp, #8
 800359c:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800359e:	f7fd fa99 	bl	8000ad4 <HAL_GetTick>
 80035a2:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80035a4:	4b5d      	ldr	r3, [pc, #372]	@ (800371c <HAL_RCC_DeInit+0x184>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a5c      	ldr	r2, [pc, #368]	@ (800371c <HAL_RCC_DeInit+0x184>)
 80035aa:	f043 0301 	orr.w	r3, r3, #1
 80035ae:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80035b0:	e008      	b.n	80035c4 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035b2:	f7fd fa8f 	bl	8000ad4 <HAL_GetTick>
 80035b6:	4602      	mov	r2, r0
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	1ad3      	subs	r3, r2, r3
 80035bc:	2b02      	cmp	r3, #2
 80035be:	d901      	bls.n	80035c4 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 80035c0:	2303      	movs	r3, #3
 80035c2:	e0a7      	b.n	8003714 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80035c4:	4b55      	ldr	r3, [pc, #340]	@ (800371c <HAL_RCC_DeInit+0x184>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 0302 	and.w	r3, r3, #2
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d0f0      	beq.n	80035b2 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 80035d0:	4b52      	ldr	r3, [pc, #328]	@ (800371c <HAL_RCC_DeInit+0x184>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a51      	ldr	r2, [pc, #324]	@ (800371c <HAL_RCC_DeInit+0x184>)
 80035d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80035da:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80035dc:	f7fd fa7a 	bl	8000ad4 <HAL_GetTick>
 80035e0:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 80035e2:	4b4e      	ldr	r3, [pc, #312]	@ (800371c <HAL_RCC_DeInit+0x184>)
 80035e4:	2200      	movs	r2, #0
 80035e6:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 80035e8:	e00a      	b.n	8003600 <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035ea:	f7fd fa73 	bl	8000ad4 <HAL_GetTick>
 80035ee:	4602      	mov	r2, r0
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	1ad3      	subs	r3, r2, r3
 80035f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d901      	bls.n	8003600 <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 80035fc:	2303      	movs	r3, #3
 80035fe:	e089      	b.n	8003714 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8003600:	4b46      	ldr	r3, [pc, #280]	@ (800371c <HAL_RCC_DeInit+0x184>)
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	f003 030c 	and.w	r3, r3, #12
 8003608:	2b00      	cmp	r3, #0
 800360a:	d1ee      	bne.n	80035ea <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800360c:	f7fd fa62 	bl	8000ad4 <HAL_GetTick>
 8003610:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 8003612:	4b42      	ldr	r3, [pc, #264]	@ (800371c <HAL_RCC_DeInit+0x184>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a41      	ldr	r2, [pc, #260]	@ (800371c <HAL_RCC_DeInit+0x184>)
 8003618:	f423 2350 	bic.w	r3, r3, #851968	@ 0xd0000
 800361c:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 800361e:	e008      	b.n	8003632 <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003620:	f7fd fa58 	bl	8000ad4 <HAL_GetTick>
 8003624:	4602      	mov	r2, r0
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	1ad3      	subs	r3, r2, r3
 800362a:	2b64      	cmp	r3, #100	@ 0x64
 800362c:	d901      	bls.n	8003632 <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 800362e:	2303      	movs	r3, #3
 8003630:	e070      	b.n	8003714 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8003632:	4b3a      	ldr	r3, [pc, #232]	@ (800371c <HAL_RCC_DeInit+0x184>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d1f0      	bne.n	8003620 <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800363e:	f7fd fa49 	bl	8000ad4 <HAL_GetTick>
 8003642:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8003644:	4b35      	ldr	r3, [pc, #212]	@ (800371c <HAL_RCC_DeInit+0x184>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a34      	ldr	r2, [pc, #208]	@ (800371c <HAL_RCC_DeInit+0x184>)
 800364a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800364e:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003650:	e008      	b.n	8003664 <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003652:	f7fd fa3f 	bl	8000ad4 <HAL_GetTick>
 8003656:	4602      	mov	r2, r0
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	1ad3      	subs	r3, r2, r3
 800365c:	2b02      	cmp	r3, #2
 800365e:	d901      	bls.n	8003664 <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 8003660:	2303      	movs	r3, #3
 8003662:	e057      	b.n	8003714 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003664:	4b2d      	ldr	r3, [pc, #180]	@ (800371c <HAL_RCC_DeInit+0x184>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800366c:	2b00      	cmp	r3, #0
 800366e:	d1f0      	bne.n	8003652 <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8003670:	f7fd fa30 	bl	8000ad4 <HAL_GetTick>
 8003674:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 8003676:	4b29      	ldr	r3, [pc, #164]	@ (800371c <HAL_RCC_DeInit+0x184>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a28      	ldr	r2, [pc, #160]	@ (800371c <HAL_RCC_DeInit+0x184>)
 800367c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003680:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8003682:	e008      	b.n	8003696 <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003684:	f7fd fa26 	bl	8000ad4 <HAL_GetTick>
 8003688:	4602      	mov	r2, r0
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	1ad3      	subs	r3, r2, r3
 800368e:	2b02      	cmp	r3, #2
 8003690:	d901      	bls.n	8003696 <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 8003692:	2303      	movs	r3, #3
 8003694:	e03e      	b.n	8003714 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8003696:	4b21      	ldr	r3, [pc, #132]	@ (800371c <HAL_RCC_DeInit+0x184>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d1f0      	bne.n	8003684 <HAL_RCC_DeInit+0xec>
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
#elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLQ_3;
#else
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
 80036a2:	4b1e      	ldr	r3, [pc, #120]	@ (800371c <HAL_RCC_DeInit+0x184>)
 80036a4:	4a1e      	ldr	r2, [pc, #120]	@ (8003720 <HAL_RCC_DeInit+0x188>)
 80036a6:	605a      	str	r2, [r3, #4]
  /* Reset PLLI2SCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
 80036a8:	4b1c      	ldr	r3, [pc, #112]	@ (800371c <HAL_RCC_DeInit+0x184>)
 80036aa:	4a1e      	ldr	r2, [pc, #120]	@ (8003724 <HAL_RCC_DeInit+0x18c>)
 80036ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 80036b0:	4b1a      	ldr	r3, [pc, #104]	@ (800371c <HAL_RCC_DeInit+0x184>)
 80036b2:	68db      	ldr	r3, [r3, #12]
 80036b4:	4a19      	ldr	r2, [pc, #100]	@ (800371c <HAL_RCC_DeInit+0x184>)
 80036b6:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 80036ba:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 80036bc:	4b17      	ldr	r3, [pc, #92]	@ (800371c <HAL_RCC_DeInit+0x184>)
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	4a16      	ldr	r2, [pc, #88]	@ (800371c <HAL_RCC_DeInit+0x184>)
 80036c2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80036c6:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC |
 80036c8:	4b14      	ldr	r3, [pc, #80]	@ (800371c <HAL_RCC_DeInit+0x184>)
 80036ca:	68db      	ldr	r3, [r3, #12]
 80036cc:	4a13      	ldr	r2, [pc, #76]	@ (800371c <HAL_RCC_DeInit+0x184>)
 80036ce:	f443 031f 	orr.w	r3, r3, #10420224	@ 0x9f0000
 80036d2:	60d3      	str	r3, [r2, #12]
          RCC_CIR_CSSC);

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 80036d4:	4b11      	ldr	r3, [pc, #68]	@ (800371c <HAL_RCC_DeInit+0x184>)
 80036d6:	68db      	ldr	r3, [r3, #12]
 80036d8:	4a10      	ldr	r2, [pc, #64]	@ (800371c <HAL_RCC_DeInit+0x184>)
 80036da:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80036de:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80036e0:	4b0e      	ldr	r3, [pc, #56]	@ (800371c <HAL_RCC_DeInit+0x184>)
 80036e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036e4:	4a0d      	ldr	r2, [pc, #52]	@ (800371c <HAL_RCC_DeInit+0x184>)
 80036e6:	f023 0301 	bic.w	r3, r3, #1
 80036ea:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 80036ec:	4b0b      	ldr	r3, [pc, #44]	@ (800371c <HAL_RCC_DeInit+0x184>)
 80036ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036f0:	4a0a      	ldr	r2, [pc, #40]	@ (800371c <HAL_RCC_DeInit+0x184>)
 80036f2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036f6:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 80036f8:	4b0b      	ldr	r3, [pc, #44]	@ (8003728 <HAL_RCC_DeInit+0x190>)
 80036fa:	4a0c      	ldr	r2, [pc, #48]	@ (800372c <HAL_RCC_DeInit+0x194>)
 80036fc:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80036fe:	4b0c      	ldr	r3, [pc, #48]	@ (8003730 <HAL_RCC_DeInit+0x198>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4618      	mov	r0, r3
 8003704:	f7fd f9a2 	bl	8000a4c <HAL_InitTick>
 8003708:	4603      	mov	r3, r0
 800370a:	2b00      	cmp	r3, #0
 800370c:	d001      	beq.n	8003712 <HAL_RCC_DeInit+0x17a>
  {
    return HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	e000      	b.n	8003714 <HAL_RCC_DeInit+0x17c>
  }
  else
  {
    return HAL_OK;
 8003712:	2300      	movs	r3, #0
  }
}
 8003714:	4618      	mov	r0, r3
 8003716:	3708      	adds	r7, #8
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}
 800371c:	40023800 	.word	0x40023800
 8003720:	04003010 	.word	0x04003010
 8003724:	20003000 	.word	0x20003000
 8003728:	20000000 	.word	0x20000000
 800372c:	00f42400 	.word	0x00f42400
 8003730:	20000004 	.word	0x20000004

08003734 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b084      	sub	sp, #16
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d101      	bne.n	8003746 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	e073      	b.n	800382e <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	7f5b      	ldrb	r3, [r3, #29]
 800374a:	b2db      	uxtb	r3, r3
 800374c:	2b00      	cmp	r3, #0
 800374e:	d105      	bne.n	800375c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2200      	movs	r2, #0
 8003754:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003756:	6878      	ldr	r0, [r7, #4]
 8003758:	f7fd f880 	bl	800085c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2202      	movs	r2, #2
 8003760:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	f003 0310 	and.w	r3, r3, #16
 800376c:	2b10      	cmp	r3, #16
 800376e:	d055      	beq.n	800381c <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	22ca      	movs	r2, #202	@ 0xca
 8003776:	625a      	str	r2, [r3, #36]	@ 0x24
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	2253      	movs	r2, #83	@ 0x53
 800377e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8003780:	6878      	ldr	r0, [r7, #4]
 8003782:	f000 f87f 	bl	8003884 <RTC_EnterInitMode>
 8003786:	4603      	mov	r3, r0
 8003788:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800378a:	7bfb      	ldrb	r3, [r7, #15]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d12c      	bne.n	80037ea <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	6812      	ldr	r2, [r2, #0]
 800379a:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800379e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80037a2:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	6899      	ldr	r1, [r3, #8]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	685a      	ldr	r2, [r3, #4]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	691b      	ldr	r3, [r3, #16]
 80037b2:	431a      	orrs	r2, r3
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	695b      	ldr	r3, [r3, #20]
 80037b8:	431a      	orrs	r2, r3
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	430a      	orrs	r2, r1
 80037c0:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	687a      	ldr	r2, [r7, #4]
 80037c8:	68d2      	ldr	r2, [r2, #12]
 80037ca:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	6919      	ldr	r1, [r3, #16]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	689b      	ldr	r3, [r3, #8]
 80037d6:	041a      	lsls	r2, r3, #16
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	430a      	orrs	r2, r1
 80037de:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80037e0:	6878      	ldr	r0, [r7, #4]
 80037e2:	f000 f886 	bl	80038f2 <RTC_ExitInitMode>
 80037e6:	4603      	mov	r3, r0
 80037e8:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80037ea:	7bfb      	ldrb	r3, [r7, #15]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d110      	bne.n	8003812 <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80037fe:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	699a      	ldr	r2, [r3, #24]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	430a      	orrs	r2, r1
 8003810:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	22ff      	movs	r2, #255	@ 0xff
 8003818:	625a      	str	r2, [r3, #36]	@ 0x24
 800381a:	e001      	b.n	8003820 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800381c:	2300      	movs	r3, #0
 800381e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8003820:	7bfb      	ldrb	r3, [r7, #15]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d102      	bne.n	800382c <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2201      	movs	r2, #1
 800382a:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800382c:	7bfb      	ldrb	r3, [r7, #15]
}
 800382e:	4618      	mov	r0, r3
 8003830:	3710      	adds	r7, #16
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
	...

08003838 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b084      	sub	sp, #16
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003840:	2300      	movs	r3, #0
 8003842:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a0d      	ldr	r2, [pc, #52]	@ (8003880 <HAL_RTC_WaitForSynchro+0x48>)
 800384a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800384c:	f7fd f942 	bl	8000ad4 <HAL_GetTick>
 8003850:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003852:	e009      	b.n	8003868 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003854:	f7fd f93e 	bl	8000ad4 <HAL_GetTick>
 8003858:	4602      	mov	r2, r0
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	1ad3      	subs	r3, r2, r3
 800385e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003862:	d901      	bls.n	8003868 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8003864:	2303      	movs	r3, #3
 8003866:	e007      	b.n	8003878 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	68db      	ldr	r3, [r3, #12]
 800386e:	f003 0320 	and.w	r3, r3, #32
 8003872:	2b00      	cmp	r3, #0
 8003874:	d0ee      	beq.n	8003854 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8003876:	2300      	movs	r3, #0
}
 8003878:	4618      	mov	r0, r3
 800387a:	3710      	adds	r7, #16
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}
 8003880:	00017f5f 	.word	0x00017f5f

08003884 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b084      	sub	sp, #16
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800388c:	2300      	movs	r3, #0
 800388e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003890:	2300      	movs	r3, #0
 8003892:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	68db      	ldr	r3, [r3, #12]
 800389a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d122      	bne.n	80038e8 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	68da      	ldr	r2, [r3, #12]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80038b0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80038b2:	f7fd f90f 	bl	8000ad4 <HAL_GetTick>
 80038b6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80038b8:	e00c      	b.n	80038d4 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80038ba:	f7fd f90b 	bl	8000ad4 <HAL_GetTick>
 80038be:	4602      	mov	r2, r0
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	1ad3      	subs	r3, r2, r3
 80038c4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80038c8:	d904      	bls.n	80038d4 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2204      	movs	r2, #4
 80038ce:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	68db      	ldr	r3, [r3, #12]
 80038da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d102      	bne.n	80038e8 <RTC_EnterInitMode+0x64>
 80038e2:	7bfb      	ldrb	r3, [r7, #15]
 80038e4:	2b01      	cmp	r3, #1
 80038e6:	d1e8      	bne.n	80038ba <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80038e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80038ea:	4618      	mov	r0, r3
 80038ec:	3710      	adds	r7, #16
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}

080038f2 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80038f2:	b580      	push	{r7, lr}
 80038f4:	b084      	sub	sp, #16
 80038f6:	af00      	add	r7, sp, #0
 80038f8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038fa:	2300      	movs	r3, #0
 80038fc:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	68da      	ldr	r2, [r3, #12]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800390c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	f003 0320 	and.w	r3, r3, #32
 8003918:	2b00      	cmp	r3, #0
 800391a:	d10a      	bne.n	8003932 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	f7ff ff8b 	bl	8003838 <HAL_RTC_WaitForSynchro>
 8003922:	4603      	mov	r3, r0
 8003924:	2b00      	cmp	r3, #0
 8003926:	d004      	beq.n	8003932 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2204      	movs	r2, #4
 800392c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003932:	7bfb      	ldrb	r3, [r7, #15]
}
 8003934:	4618      	mov	r0, r3
 8003936:	3710      	adds	r7, #16
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}

0800393c <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 800393c:	b480      	push	{r7}
 800393e:	b087      	sub	sp, #28
 8003940:	af00      	add	r7, sp, #0
 8003942:	60f8      	str	r0, [r7, #12]
 8003944:	60b9      	str	r1, [r7, #8]
 8003946:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8003948:	2300      	movs	r3, #0
 800394a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	3350      	adds	r3, #80	@ 0x50
 8003952:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	697a      	ldr	r2, [r7, #20]
 800395a:	4413      	add	r3, r2
 800395c:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	687a      	ldr	r2, [r7, #4]
 8003962:	601a      	str	r2, [r3, #0]
}
 8003964:	bf00      	nop
 8003966:	371c      	adds	r7, #28
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr

08003970 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx (where x can be from 0 to 19)
  *                                 to specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8003970:	b480      	push	{r7}
 8003972:	b085      	sub	sp, #20
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
 8003978:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 800397a:	2300      	movs	r3, #0
 800397c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	3350      	adds	r3, #80	@ 0x50
 8003984:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	009b      	lsls	r3, r3, #2
 800398a:	68fa      	ldr	r2, [r7, #12]
 800398c:	4413      	add	r3, r2
 800398e:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
}
 8003994:	4618      	mov	r0, r3
 8003996:	3714      	adds	r7, #20
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr

080039a0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80039a0:	b084      	sub	sp, #16
 80039a2:	b580      	push	{r7, lr}
 80039a4:	b084      	sub	sp, #16
 80039a6:	af00      	add	r7, sp, #0
 80039a8:	6078      	str	r0, [r7, #4]
 80039aa:	f107 001c 	add.w	r0, r7, #28
 80039ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80039b2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80039b6:	2b01      	cmp	r3, #1
 80039b8:	d123      	bne.n	8003a02 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039be:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	68db      	ldr	r3, [r3, #12]
 80039ca:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80039ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80039d2:	687a      	ldr	r2, [r7, #4]
 80039d4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	68db      	ldr	r3, [r3, #12]
 80039da:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80039e2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80039e6:	2b01      	cmp	r3, #1
 80039e8:	d105      	bne.n	80039f6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	68db      	ldr	r3, [r3, #12]
 80039ee:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80039f6:	6878      	ldr	r0, [r7, #4]
 80039f8:	f001 fa0c 	bl	8004e14 <USB_CoreReset>
 80039fc:	4603      	mov	r3, r0
 80039fe:	73fb      	strb	r3, [r7, #15]
 8003a00:	e01b      	b.n	8003a3a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	68db      	ldr	r3, [r3, #12]
 8003a06:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003a0e:	6878      	ldr	r0, [r7, #4]
 8003a10:	f001 fa00 	bl	8004e14 <USB_CoreReset>
 8003a14:	4603      	mov	r3, r0
 8003a16:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003a18:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d106      	bne.n	8003a2e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a24:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	639a      	str	r2, [r3, #56]	@ 0x38
 8003a2c:	e005      	b.n	8003a3a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a32:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003a3a:	7fbb      	ldrb	r3, [r7, #30]
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	d10b      	bne.n	8003a58 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	689b      	ldr	r3, [r3, #8]
 8003a44:	f043 0206 	orr.w	r2, r3, #6
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	f043 0220 	orr.w	r2, r3, #32
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003a58:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	3710      	adds	r7, #16
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003a64:	b004      	add	sp, #16
 8003a66:	4770      	bx	lr

08003a68 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b087      	sub	sp, #28
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	60f8      	str	r0, [r7, #12]
 8003a70:	60b9      	str	r1, [r7, #8]
 8003a72:	4613      	mov	r3, r2
 8003a74:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8003a76:	79fb      	ldrb	r3, [r7, #7]
 8003a78:	2b02      	cmp	r3, #2
 8003a7a:	d165      	bne.n	8003b48 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	4a41      	ldr	r2, [pc, #260]	@ (8003b84 <USB_SetTurnaroundTime+0x11c>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d906      	bls.n	8003a92 <USB_SetTurnaroundTime+0x2a>
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	4a40      	ldr	r2, [pc, #256]	@ (8003b88 <USB_SetTurnaroundTime+0x120>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d202      	bcs.n	8003a92 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8003a8c:	230f      	movs	r3, #15
 8003a8e:	617b      	str	r3, [r7, #20]
 8003a90:	e062      	b.n	8003b58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	4a3c      	ldr	r2, [pc, #240]	@ (8003b88 <USB_SetTurnaroundTime+0x120>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d306      	bcc.n	8003aa8 <USB_SetTurnaroundTime+0x40>
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	4a3b      	ldr	r2, [pc, #236]	@ (8003b8c <USB_SetTurnaroundTime+0x124>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d202      	bcs.n	8003aa8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8003aa2:	230e      	movs	r3, #14
 8003aa4:	617b      	str	r3, [r7, #20]
 8003aa6:	e057      	b.n	8003b58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	4a38      	ldr	r2, [pc, #224]	@ (8003b8c <USB_SetTurnaroundTime+0x124>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d306      	bcc.n	8003abe <USB_SetTurnaroundTime+0x56>
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	4a37      	ldr	r2, [pc, #220]	@ (8003b90 <USB_SetTurnaroundTime+0x128>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d202      	bcs.n	8003abe <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8003ab8:	230d      	movs	r3, #13
 8003aba:	617b      	str	r3, [r7, #20]
 8003abc:	e04c      	b.n	8003b58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	4a33      	ldr	r2, [pc, #204]	@ (8003b90 <USB_SetTurnaroundTime+0x128>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d306      	bcc.n	8003ad4 <USB_SetTurnaroundTime+0x6c>
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	4a32      	ldr	r2, [pc, #200]	@ (8003b94 <USB_SetTurnaroundTime+0x12c>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d802      	bhi.n	8003ad4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8003ace:	230c      	movs	r3, #12
 8003ad0:	617b      	str	r3, [r7, #20]
 8003ad2:	e041      	b.n	8003b58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	4a2f      	ldr	r2, [pc, #188]	@ (8003b94 <USB_SetTurnaroundTime+0x12c>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d906      	bls.n	8003aea <USB_SetTurnaroundTime+0x82>
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	4a2e      	ldr	r2, [pc, #184]	@ (8003b98 <USB_SetTurnaroundTime+0x130>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d802      	bhi.n	8003aea <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8003ae4:	230b      	movs	r3, #11
 8003ae6:	617b      	str	r3, [r7, #20]
 8003ae8:	e036      	b.n	8003b58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	4a2a      	ldr	r2, [pc, #168]	@ (8003b98 <USB_SetTurnaroundTime+0x130>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d906      	bls.n	8003b00 <USB_SetTurnaroundTime+0x98>
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	4a29      	ldr	r2, [pc, #164]	@ (8003b9c <USB_SetTurnaroundTime+0x134>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d802      	bhi.n	8003b00 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8003afa:	230a      	movs	r3, #10
 8003afc:	617b      	str	r3, [r7, #20]
 8003afe:	e02b      	b.n	8003b58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	4a26      	ldr	r2, [pc, #152]	@ (8003b9c <USB_SetTurnaroundTime+0x134>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d906      	bls.n	8003b16 <USB_SetTurnaroundTime+0xae>
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	4a25      	ldr	r2, [pc, #148]	@ (8003ba0 <USB_SetTurnaroundTime+0x138>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d202      	bcs.n	8003b16 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8003b10:	2309      	movs	r3, #9
 8003b12:	617b      	str	r3, [r7, #20]
 8003b14:	e020      	b.n	8003b58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	4a21      	ldr	r2, [pc, #132]	@ (8003ba0 <USB_SetTurnaroundTime+0x138>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d306      	bcc.n	8003b2c <USB_SetTurnaroundTime+0xc4>
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	4a20      	ldr	r2, [pc, #128]	@ (8003ba4 <USB_SetTurnaroundTime+0x13c>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d802      	bhi.n	8003b2c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8003b26:	2308      	movs	r3, #8
 8003b28:	617b      	str	r3, [r7, #20]
 8003b2a:	e015      	b.n	8003b58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8003b2c:	68bb      	ldr	r3, [r7, #8]
 8003b2e:	4a1d      	ldr	r2, [pc, #116]	@ (8003ba4 <USB_SetTurnaroundTime+0x13c>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d906      	bls.n	8003b42 <USB_SetTurnaroundTime+0xda>
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	4a1c      	ldr	r2, [pc, #112]	@ (8003ba8 <USB_SetTurnaroundTime+0x140>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d202      	bcs.n	8003b42 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8003b3c:	2307      	movs	r3, #7
 8003b3e:	617b      	str	r3, [r7, #20]
 8003b40:	e00a      	b.n	8003b58 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8003b42:	2306      	movs	r3, #6
 8003b44:	617b      	str	r3, [r7, #20]
 8003b46:	e007      	b.n	8003b58 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8003b48:	79fb      	ldrb	r3, [r7, #7]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d102      	bne.n	8003b54 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8003b4e:	2309      	movs	r3, #9
 8003b50:	617b      	str	r3, [r7, #20]
 8003b52:	e001      	b.n	8003b58 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8003b54:	2309      	movs	r3, #9
 8003b56:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	68db      	ldr	r3, [r3, #12]
 8003b5c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	68da      	ldr	r2, [r3, #12]
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	029b      	lsls	r3, r3, #10
 8003b6c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8003b70:	431a      	orrs	r2, r3
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003b76:	2300      	movs	r3, #0
}
 8003b78:	4618      	mov	r0, r3
 8003b7a:	371c      	adds	r7, #28
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b82:	4770      	bx	lr
 8003b84:	00d8acbf 	.word	0x00d8acbf
 8003b88:	00e4e1c0 	.word	0x00e4e1c0
 8003b8c:	00f42400 	.word	0x00f42400
 8003b90:	01067380 	.word	0x01067380
 8003b94:	011a499f 	.word	0x011a499f
 8003b98:	01312cff 	.word	0x01312cff
 8003b9c:	014ca43f 	.word	0x014ca43f
 8003ba0:	016e3600 	.word	0x016e3600
 8003ba4:	01a6ab1f 	.word	0x01a6ab1f
 8003ba8:	01e84800 	.word	0x01e84800

08003bac <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003bac:	b480      	push	{r7}
 8003bae:	b083      	sub	sp, #12
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	f043 0201 	orr.w	r2, r3, #1
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003bc0:	2300      	movs	r3, #0
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	370c      	adds	r7, #12
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr

08003bce <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003bce:	b480      	push	{r7}
 8003bd0:	b083      	sub	sp, #12
 8003bd2:	af00      	add	r7, sp, #0
 8003bd4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	f023 0201 	bic.w	r2, r3, #1
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003be2:	2300      	movs	r3, #0
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	370c      	adds	r7, #12
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr

08003bf0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b084      	sub	sp, #16
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	460b      	mov	r3, r1
 8003bfa:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	68db      	ldr	r3, [r3, #12]
 8003c04:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003c0c:	78fb      	ldrb	r3, [r7, #3]
 8003c0e:	2b01      	cmp	r3, #1
 8003c10:	d115      	bne.n	8003c3e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	68db      	ldr	r3, [r3, #12]
 8003c16:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003c1e:	200a      	movs	r0, #10
 8003c20:	f7fc ff64 	bl	8000aec <HAL_Delay>
      ms += 10U;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	330a      	adds	r3, #10
 8003c28:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f001 f863 	bl	8004cf6 <USB_GetMode>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	d01e      	beq.n	8003c74 <USB_SetCurrentMode+0x84>
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	2bc7      	cmp	r3, #199	@ 0xc7
 8003c3a:	d9f0      	bls.n	8003c1e <USB_SetCurrentMode+0x2e>
 8003c3c:	e01a      	b.n	8003c74 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003c3e:	78fb      	ldrb	r3, [r7, #3]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d115      	bne.n	8003c70 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	68db      	ldr	r3, [r3, #12]
 8003c48:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003c50:	200a      	movs	r0, #10
 8003c52:	f7fc ff4b 	bl	8000aec <HAL_Delay>
      ms += 10U;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	330a      	adds	r3, #10
 8003c5a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003c5c:	6878      	ldr	r0, [r7, #4]
 8003c5e:	f001 f84a 	bl	8004cf6 <USB_GetMode>
 8003c62:	4603      	mov	r3, r0
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d005      	beq.n	8003c74 <USB_SetCurrentMode+0x84>
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2bc7      	cmp	r3, #199	@ 0xc7
 8003c6c:	d9f0      	bls.n	8003c50 <USB_SetCurrentMode+0x60>
 8003c6e:	e001      	b.n	8003c74 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	e005      	b.n	8003c80 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2bc8      	cmp	r3, #200	@ 0xc8
 8003c78:	d101      	bne.n	8003c7e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e000      	b.n	8003c80 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003c7e:	2300      	movs	r3, #0
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	3710      	adds	r7, #16
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}

08003c88 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003c88:	b084      	sub	sp, #16
 8003c8a:	b580      	push	{r7, lr}
 8003c8c:	b086      	sub	sp, #24
 8003c8e:	af00      	add	r7, sp, #0
 8003c90:	6078      	str	r0, [r7, #4]
 8003c92:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8003c96:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	613b      	str	r3, [r7, #16]
 8003ca6:	e009      	b.n	8003cbc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003ca8:	687a      	ldr	r2, [r7, #4]
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	3340      	adds	r3, #64	@ 0x40
 8003cae:	009b      	lsls	r3, r3, #2
 8003cb0:	4413      	add	r3, r2
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	3301      	adds	r3, #1
 8003cba:	613b      	str	r3, [r7, #16]
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	2b0e      	cmp	r3, #14
 8003cc0:	d9f2      	bls.n	8003ca8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003cc2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d11c      	bne.n	8003d04 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	68fa      	ldr	r2, [r7, #12]
 8003cd4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003cd8:	f043 0302 	orr.w	r3, r3, #2
 8003cdc:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ce2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cee:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cfa:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	639a      	str	r2, [r3, #56]	@ 0x38
 8003d02:	e00b      	b.n	8003d1c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d08:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d14:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003d22:	461a      	mov	r2, r3
 8003d24:	2300      	movs	r3, #0
 8003d26:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003d28:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d10d      	bne.n	8003d4c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8003d30:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d104      	bne.n	8003d42 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8003d38:	2100      	movs	r1, #0
 8003d3a:	6878      	ldr	r0, [r7, #4]
 8003d3c:	f000 f968 	bl	8004010 <USB_SetDevSpeed>
 8003d40:	e008      	b.n	8003d54 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003d42:	2101      	movs	r1, #1
 8003d44:	6878      	ldr	r0, [r7, #4]
 8003d46:	f000 f963 	bl	8004010 <USB_SetDevSpeed>
 8003d4a:	e003      	b.n	8003d54 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003d4c:	2103      	movs	r1, #3
 8003d4e:	6878      	ldr	r0, [r7, #4]
 8003d50:	f000 f95e 	bl	8004010 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003d54:	2110      	movs	r1, #16
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f000 f8fa 	bl	8003f50 <USB_FlushTxFifo>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d001      	beq.n	8003d66 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003d66:	6878      	ldr	r0, [r7, #4]
 8003d68:	f000 f924 	bl	8003fb4 <USB_FlushRxFifo>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d001      	beq.n	8003d76 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d7c:	461a      	mov	r2, r3
 8003d7e:	2300      	movs	r3, #0
 8003d80:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d88:	461a      	mov	r2, r3
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d94:	461a      	mov	r2, r3
 8003d96:	2300      	movs	r3, #0
 8003d98:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	613b      	str	r3, [r7, #16]
 8003d9e:	e043      	b.n	8003e28 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	015a      	lsls	r2, r3, #5
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	4413      	add	r3, r2
 8003da8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003db2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003db6:	d118      	bne.n	8003dea <USB_DevInit+0x162>
    {
      if (i == 0U)
 8003db8:	693b      	ldr	r3, [r7, #16]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d10a      	bne.n	8003dd4 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	015a      	lsls	r2, r3, #5
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	4413      	add	r3, r2
 8003dc6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003dca:	461a      	mov	r2, r3
 8003dcc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003dd0:	6013      	str	r3, [r2, #0]
 8003dd2:	e013      	b.n	8003dfc <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	015a      	lsls	r2, r3, #5
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	4413      	add	r3, r2
 8003ddc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003de0:	461a      	mov	r2, r3
 8003de2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003de6:	6013      	str	r3, [r2, #0]
 8003de8:	e008      	b.n	8003dfc <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	015a      	lsls	r2, r3, #5
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	4413      	add	r3, r2
 8003df2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003df6:	461a      	mov	r2, r3
 8003df8:	2300      	movs	r3, #0
 8003dfa:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003dfc:	693b      	ldr	r3, [r7, #16]
 8003dfe:	015a      	lsls	r2, r3, #5
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	4413      	add	r3, r2
 8003e04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e08:	461a      	mov	r2, r3
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	015a      	lsls	r2, r3, #5
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	4413      	add	r3, r2
 8003e16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e1a:	461a      	mov	r2, r3
 8003e1c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003e20:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	3301      	adds	r3, #1
 8003e26:	613b      	str	r3, [r7, #16]
 8003e28:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003e2c:	461a      	mov	r2, r3
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d3b5      	bcc.n	8003da0 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003e34:	2300      	movs	r3, #0
 8003e36:	613b      	str	r3, [r7, #16]
 8003e38:	e043      	b.n	8003ec2 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	015a      	lsls	r2, r3, #5
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	4413      	add	r3, r2
 8003e42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003e4c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003e50:	d118      	bne.n	8003e84 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d10a      	bne.n	8003e6e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	015a      	lsls	r2, r3, #5
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	4413      	add	r3, r2
 8003e60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e64:	461a      	mov	r2, r3
 8003e66:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003e6a:	6013      	str	r3, [r2, #0]
 8003e6c:	e013      	b.n	8003e96 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	015a      	lsls	r2, r3, #5
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	4413      	add	r3, r2
 8003e76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e7a:	461a      	mov	r2, r3
 8003e7c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003e80:	6013      	str	r3, [r2, #0]
 8003e82:	e008      	b.n	8003e96 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	015a      	lsls	r2, r3, #5
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	4413      	add	r3, r2
 8003e8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e90:	461a      	mov	r2, r3
 8003e92:	2300      	movs	r3, #0
 8003e94:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	015a      	lsls	r2, r3, #5
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	4413      	add	r3, r2
 8003e9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ea2:	461a      	mov	r2, r3
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	015a      	lsls	r2, r3, #5
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	4413      	add	r3, r2
 8003eb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003eb4:	461a      	mov	r2, r3
 8003eb6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003eba:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003ebc:	693b      	ldr	r3, [r7, #16]
 8003ebe:	3301      	adds	r3, #1
 8003ec0:	613b      	str	r3, [r7, #16]
 8003ec2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003ec6:	461a      	mov	r2, r3
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d3b5      	bcc.n	8003e3a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ed4:	691b      	ldr	r3, [r3, #16]
 8003ed6:	68fa      	ldr	r2, [r7, #12]
 8003ed8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003edc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003ee0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8003eee:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8003ef0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d105      	bne.n	8003f04 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	699b      	ldr	r3, [r3, #24]
 8003efc:	f043 0210 	orr.w	r2, r3, #16
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	699a      	ldr	r2, [r3, #24]
 8003f08:	4b10      	ldr	r3, [pc, #64]	@ (8003f4c <USB_DevInit+0x2c4>)
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	687a      	ldr	r2, [r7, #4]
 8003f0e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003f10:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d005      	beq.n	8003f24 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	699b      	ldr	r3, [r3, #24]
 8003f1c:	f043 0208 	orr.w	r2, r3, #8
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8003f24:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003f28:	2b01      	cmp	r3, #1
 8003f2a:	d107      	bne.n	8003f3c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	699b      	ldr	r3, [r3, #24]
 8003f30:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003f34:	f043 0304 	orr.w	r3, r3, #4
 8003f38:	687a      	ldr	r2, [r7, #4]
 8003f3a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8003f3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	3718      	adds	r7, #24
 8003f42:	46bd      	mov	sp, r7
 8003f44:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003f48:	b004      	add	sp, #16
 8003f4a:	4770      	bx	lr
 8003f4c:	803c3800 	.word	0x803c3800

08003f50 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003f50:	b480      	push	{r7}
 8003f52:	b085      	sub	sp, #20
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
 8003f58:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	3301      	adds	r3, #1
 8003f62:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003f6a:	d901      	bls.n	8003f70 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8003f6c:	2303      	movs	r3, #3
 8003f6e:	e01b      	b.n	8003fa8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	691b      	ldr	r3, [r3, #16]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	daf2      	bge.n	8003f5e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	019b      	lsls	r3, r3, #6
 8003f80:	f043 0220 	orr.w	r2, r3, #32
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	3301      	adds	r3, #1
 8003f8c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003f94:	d901      	bls.n	8003f9a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8003f96:	2303      	movs	r3, #3
 8003f98:	e006      	b.n	8003fa8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	691b      	ldr	r3, [r3, #16]
 8003f9e:	f003 0320 	and.w	r3, r3, #32
 8003fa2:	2b20      	cmp	r3, #32
 8003fa4:	d0f0      	beq.n	8003f88 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8003fa6:	2300      	movs	r3, #0
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3714      	adds	r7, #20
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr

08003fb4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b085      	sub	sp, #20
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	3301      	adds	r3, #1
 8003fc4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003fcc:	d901      	bls.n	8003fd2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8003fce:	2303      	movs	r3, #3
 8003fd0:	e018      	b.n	8004004 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	691b      	ldr	r3, [r3, #16]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	daf2      	bge.n	8003fc0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2210      	movs	r2, #16
 8003fe2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	3301      	adds	r3, #1
 8003fe8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003ff0:	d901      	bls.n	8003ff6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8003ff2:	2303      	movs	r3, #3
 8003ff4:	e006      	b.n	8004004 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	691b      	ldr	r3, [r3, #16]
 8003ffa:	f003 0310 	and.w	r3, r3, #16
 8003ffe:	2b10      	cmp	r3, #16
 8004000:	d0f0      	beq.n	8003fe4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004002:	2300      	movs	r3, #0
}
 8004004:	4618      	mov	r0, r3
 8004006:	3714      	adds	r7, #20
 8004008:	46bd      	mov	sp, r7
 800400a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400e:	4770      	bx	lr

08004010 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004010:	b480      	push	{r7}
 8004012:	b085      	sub	sp, #20
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
 8004018:	460b      	mov	r3, r1
 800401a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	78fb      	ldrb	r3, [r7, #3]
 800402a:	68f9      	ldr	r1, [r7, #12]
 800402c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004030:	4313      	orrs	r3, r2
 8004032:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004034:	2300      	movs	r3, #0
}
 8004036:	4618      	mov	r0, r3
 8004038:	3714      	adds	r7, #20
 800403a:	46bd      	mov	sp, r7
 800403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004040:	4770      	bx	lr

08004042 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8004042:	b480      	push	{r7}
 8004044:	b087      	sub	sp, #28
 8004046:	af00      	add	r7, sp, #0
 8004048:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	f003 0306 	and.w	r3, r3, #6
 800405a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d102      	bne.n	8004068 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8004062:	2300      	movs	r3, #0
 8004064:	75fb      	strb	r3, [r7, #23]
 8004066:	e00a      	b.n	800407e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	2b02      	cmp	r3, #2
 800406c:	d002      	beq.n	8004074 <USB_GetDevSpeed+0x32>
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	2b06      	cmp	r3, #6
 8004072:	d102      	bne.n	800407a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8004074:	2302      	movs	r3, #2
 8004076:	75fb      	strb	r3, [r7, #23]
 8004078:	e001      	b.n	800407e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800407a:	230f      	movs	r3, #15
 800407c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800407e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004080:	4618      	mov	r0, r3
 8004082:	371c      	adds	r7, #28
 8004084:	46bd      	mov	sp, r7
 8004086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408a:	4770      	bx	lr

0800408c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800408c:	b480      	push	{r7}
 800408e:	b085      	sub	sp, #20
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
 8004094:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	781b      	ldrb	r3, [r3, #0]
 800409e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	785b      	ldrb	r3, [r3, #1]
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d13a      	bne.n	800411e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040ae:	69da      	ldr	r2, [r3, #28]
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	781b      	ldrb	r3, [r3, #0]
 80040b4:	f003 030f 	and.w	r3, r3, #15
 80040b8:	2101      	movs	r1, #1
 80040ba:	fa01 f303 	lsl.w	r3, r1, r3
 80040be:	b29b      	uxth	r3, r3
 80040c0:	68f9      	ldr	r1, [r7, #12]
 80040c2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80040c6:	4313      	orrs	r3, r2
 80040c8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	015a      	lsls	r2, r3, #5
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	4413      	add	r3, r2
 80040d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d155      	bne.n	800418c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80040e0:	68bb      	ldr	r3, [r7, #8]
 80040e2:	015a      	lsls	r2, r3, #5
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	4413      	add	r3, r2
 80040e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80040ec:	681a      	ldr	r2, [r3, #0]
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	689b      	ldr	r3, [r3, #8]
 80040f2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	791b      	ldrb	r3, [r3, #4]
 80040fa:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80040fc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	059b      	lsls	r3, r3, #22
 8004102:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004104:	4313      	orrs	r3, r2
 8004106:	68ba      	ldr	r2, [r7, #8]
 8004108:	0151      	lsls	r1, r2, #5
 800410a:	68fa      	ldr	r2, [r7, #12]
 800410c:	440a      	add	r2, r1
 800410e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004112:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004116:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800411a:	6013      	str	r3, [r2, #0]
 800411c:	e036      	b.n	800418c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004124:	69da      	ldr	r2, [r3, #28]
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	781b      	ldrb	r3, [r3, #0]
 800412a:	f003 030f 	and.w	r3, r3, #15
 800412e:	2101      	movs	r1, #1
 8004130:	fa01 f303 	lsl.w	r3, r1, r3
 8004134:	041b      	lsls	r3, r3, #16
 8004136:	68f9      	ldr	r1, [r7, #12]
 8004138:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800413c:	4313      	orrs	r3, r2
 800413e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	015a      	lsls	r2, r3, #5
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	4413      	add	r3, r2
 8004148:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004152:	2b00      	cmp	r3, #0
 8004154:	d11a      	bne.n	800418c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	015a      	lsls	r2, r3, #5
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	4413      	add	r3, r2
 800415e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	791b      	ldrb	r3, [r3, #4]
 8004170:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004172:	430b      	orrs	r3, r1
 8004174:	4313      	orrs	r3, r2
 8004176:	68ba      	ldr	r2, [r7, #8]
 8004178:	0151      	lsls	r1, r2, #5
 800417a:	68fa      	ldr	r2, [r7, #12]
 800417c:	440a      	add	r2, r1
 800417e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004182:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004186:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800418a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800418c:	2300      	movs	r3, #0
}
 800418e:	4618      	mov	r0, r3
 8004190:	3714      	adds	r7, #20
 8004192:	46bd      	mov	sp, r7
 8004194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004198:	4770      	bx	lr
	...

0800419c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b08a      	sub	sp, #40	@ 0x28
 80041a0:	af02      	add	r7, sp, #8
 80041a2:	60f8      	str	r0, [r7, #12]
 80041a4:	60b9      	str	r1, [r7, #8]
 80041a6:	4613      	mov	r3, r2
 80041a8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80041ae:	68bb      	ldr	r3, [r7, #8]
 80041b0:	781b      	ldrb	r3, [r3, #0]
 80041b2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	785b      	ldrb	r3, [r3, #1]
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	f040 817f 	bne.w	80044bc <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	691b      	ldr	r3, [r3, #16]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d132      	bne.n	800422c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80041c6:	69bb      	ldr	r3, [r7, #24]
 80041c8:	015a      	lsls	r2, r3, #5
 80041ca:	69fb      	ldr	r3, [r7, #28]
 80041cc:	4413      	add	r3, r2
 80041ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041d2:	691b      	ldr	r3, [r3, #16]
 80041d4:	69ba      	ldr	r2, [r7, #24]
 80041d6:	0151      	lsls	r1, r2, #5
 80041d8:	69fa      	ldr	r2, [r7, #28]
 80041da:	440a      	add	r2, r1
 80041dc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80041e0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80041e4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80041e8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80041ea:	69bb      	ldr	r3, [r7, #24]
 80041ec:	015a      	lsls	r2, r3, #5
 80041ee:	69fb      	ldr	r3, [r7, #28]
 80041f0:	4413      	add	r3, r2
 80041f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041f6:	691b      	ldr	r3, [r3, #16]
 80041f8:	69ba      	ldr	r2, [r7, #24]
 80041fa:	0151      	lsls	r1, r2, #5
 80041fc:	69fa      	ldr	r2, [r7, #28]
 80041fe:	440a      	add	r2, r1
 8004200:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004204:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004208:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800420a:	69bb      	ldr	r3, [r7, #24]
 800420c:	015a      	lsls	r2, r3, #5
 800420e:	69fb      	ldr	r3, [r7, #28]
 8004210:	4413      	add	r3, r2
 8004212:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004216:	691b      	ldr	r3, [r3, #16]
 8004218:	69ba      	ldr	r2, [r7, #24]
 800421a:	0151      	lsls	r1, r2, #5
 800421c:	69fa      	ldr	r2, [r7, #28]
 800421e:	440a      	add	r2, r1
 8004220:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004224:	0cdb      	lsrs	r3, r3, #19
 8004226:	04db      	lsls	r3, r3, #19
 8004228:	6113      	str	r3, [r2, #16]
 800422a:	e097      	b.n	800435c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800422c:	69bb      	ldr	r3, [r7, #24]
 800422e:	015a      	lsls	r2, r3, #5
 8004230:	69fb      	ldr	r3, [r7, #28]
 8004232:	4413      	add	r3, r2
 8004234:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004238:	691b      	ldr	r3, [r3, #16]
 800423a:	69ba      	ldr	r2, [r7, #24]
 800423c:	0151      	lsls	r1, r2, #5
 800423e:	69fa      	ldr	r2, [r7, #28]
 8004240:	440a      	add	r2, r1
 8004242:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004246:	0cdb      	lsrs	r3, r3, #19
 8004248:	04db      	lsls	r3, r3, #19
 800424a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800424c:	69bb      	ldr	r3, [r7, #24]
 800424e:	015a      	lsls	r2, r3, #5
 8004250:	69fb      	ldr	r3, [r7, #28]
 8004252:	4413      	add	r3, r2
 8004254:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004258:	691b      	ldr	r3, [r3, #16]
 800425a:	69ba      	ldr	r2, [r7, #24]
 800425c:	0151      	lsls	r1, r2, #5
 800425e:	69fa      	ldr	r2, [r7, #28]
 8004260:	440a      	add	r2, r1
 8004262:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004266:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800426a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800426e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8004270:	69bb      	ldr	r3, [r7, #24]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d11a      	bne.n	80042ac <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	691a      	ldr	r2, [r3, #16]
 800427a:	68bb      	ldr	r3, [r7, #8]
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	429a      	cmp	r2, r3
 8004280:	d903      	bls.n	800428a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8004282:	68bb      	ldr	r3, [r7, #8]
 8004284:	689a      	ldr	r2, [r3, #8]
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800428a:	69bb      	ldr	r3, [r7, #24]
 800428c:	015a      	lsls	r2, r3, #5
 800428e:	69fb      	ldr	r3, [r7, #28]
 8004290:	4413      	add	r3, r2
 8004292:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004296:	691b      	ldr	r3, [r3, #16]
 8004298:	69ba      	ldr	r2, [r7, #24]
 800429a:	0151      	lsls	r1, r2, #5
 800429c:	69fa      	ldr	r2, [r7, #28]
 800429e:	440a      	add	r2, r1
 80042a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80042a4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80042a8:	6113      	str	r3, [r2, #16]
 80042aa:	e044      	b.n	8004336 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	691a      	ldr	r2, [r3, #16]
 80042b0:	68bb      	ldr	r3, [r7, #8]
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	4413      	add	r3, r2
 80042b6:	1e5a      	subs	r2, r3, #1
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80042c0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80042c2:	69bb      	ldr	r3, [r7, #24]
 80042c4:	015a      	lsls	r2, r3, #5
 80042c6:	69fb      	ldr	r3, [r7, #28]
 80042c8:	4413      	add	r3, r2
 80042ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042ce:	691a      	ldr	r2, [r3, #16]
 80042d0:	8afb      	ldrh	r3, [r7, #22]
 80042d2:	04d9      	lsls	r1, r3, #19
 80042d4:	4ba4      	ldr	r3, [pc, #656]	@ (8004568 <USB_EPStartXfer+0x3cc>)
 80042d6:	400b      	ands	r3, r1
 80042d8:	69b9      	ldr	r1, [r7, #24]
 80042da:	0148      	lsls	r0, r1, #5
 80042dc:	69f9      	ldr	r1, [r7, #28]
 80042de:	4401      	add	r1, r0
 80042e0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80042e4:	4313      	orrs	r3, r2
 80042e6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	791b      	ldrb	r3, [r3, #4]
 80042ec:	2b01      	cmp	r3, #1
 80042ee:	d122      	bne.n	8004336 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80042f0:	69bb      	ldr	r3, [r7, #24]
 80042f2:	015a      	lsls	r2, r3, #5
 80042f4:	69fb      	ldr	r3, [r7, #28]
 80042f6:	4413      	add	r3, r2
 80042f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042fc:	691b      	ldr	r3, [r3, #16]
 80042fe:	69ba      	ldr	r2, [r7, #24]
 8004300:	0151      	lsls	r1, r2, #5
 8004302:	69fa      	ldr	r2, [r7, #28]
 8004304:	440a      	add	r2, r1
 8004306:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800430a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800430e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8004310:	69bb      	ldr	r3, [r7, #24]
 8004312:	015a      	lsls	r2, r3, #5
 8004314:	69fb      	ldr	r3, [r7, #28]
 8004316:	4413      	add	r3, r2
 8004318:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800431c:	691a      	ldr	r2, [r3, #16]
 800431e:	8afb      	ldrh	r3, [r7, #22]
 8004320:	075b      	lsls	r3, r3, #29
 8004322:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8004326:	69b9      	ldr	r1, [r7, #24]
 8004328:	0148      	lsls	r0, r1, #5
 800432a:	69f9      	ldr	r1, [r7, #28]
 800432c:	4401      	add	r1, r0
 800432e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004332:	4313      	orrs	r3, r2
 8004334:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004336:	69bb      	ldr	r3, [r7, #24]
 8004338:	015a      	lsls	r2, r3, #5
 800433a:	69fb      	ldr	r3, [r7, #28]
 800433c:	4413      	add	r3, r2
 800433e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004342:	691a      	ldr	r2, [r3, #16]
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	691b      	ldr	r3, [r3, #16]
 8004348:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800434c:	69b9      	ldr	r1, [r7, #24]
 800434e:	0148      	lsls	r0, r1, #5
 8004350:	69f9      	ldr	r1, [r7, #28]
 8004352:	4401      	add	r1, r0
 8004354:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004358:	4313      	orrs	r3, r2
 800435a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800435c:	79fb      	ldrb	r3, [r7, #7]
 800435e:	2b01      	cmp	r3, #1
 8004360:	d14b      	bne.n	80043fa <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	69db      	ldr	r3, [r3, #28]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d009      	beq.n	800437e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800436a:	69bb      	ldr	r3, [r7, #24]
 800436c:	015a      	lsls	r2, r3, #5
 800436e:	69fb      	ldr	r3, [r7, #28]
 8004370:	4413      	add	r3, r2
 8004372:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004376:	461a      	mov	r2, r3
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	69db      	ldr	r3, [r3, #28]
 800437c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	791b      	ldrb	r3, [r3, #4]
 8004382:	2b01      	cmp	r3, #1
 8004384:	d128      	bne.n	80043d8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004386:	69fb      	ldr	r3, [r7, #28]
 8004388:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004392:	2b00      	cmp	r3, #0
 8004394:	d110      	bne.n	80043b8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004396:	69bb      	ldr	r3, [r7, #24]
 8004398:	015a      	lsls	r2, r3, #5
 800439a:	69fb      	ldr	r3, [r7, #28]
 800439c:	4413      	add	r3, r2
 800439e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	69ba      	ldr	r2, [r7, #24]
 80043a6:	0151      	lsls	r1, r2, #5
 80043a8:	69fa      	ldr	r2, [r7, #28]
 80043aa:	440a      	add	r2, r1
 80043ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80043b0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80043b4:	6013      	str	r3, [r2, #0]
 80043b6:	e00f      	b.n	80043d8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80043b8:	69bb      	ldr	r3, [r7, #24]
 80043ba:	015a      	lsls	r2, r3, #5
 80043bc:	69fb      	ldr	r3, [r7, #28]
 80043be:	4413      	add	r3, r2
 80043c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	69ba      	ldr	r2, [r7, #24]
 80043c8:	0151      	lsls	r1, r2, #5
 80043ca:	69fa      	ldr	r2, [r7, #28]
 80043cc:	440a      	add	r2, r1
 80043ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80043d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043d6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80043d8:	69bb      	ldr	r3, [r7, #24]
 80043da:	015a      	lsls	r2, r3, #5
 80043dc:	69fb      	ldr	r3, [r7, #28]
 80043de:	4413      	add	r3, r2
 80043e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	69ba      	ldr	r2, [r7, #24]
 80043e8:	0151      	lsls	r1, r2, #5
 80043ea:	69fa      	ldr	r2, [r7, #28]
 80043ec:	440a      	add	r2, r1
 80043ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80043f2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80043f6:	6013      	str	r3, [r2, #0]
 80043f8:	e166      	b.n	80046c8 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80043fa:	69bb      	ldr	r3, [r7, #24]
 80043fc:	015a      	lsls	r2, r3, #5
 80043fe:	69fb      	ldr	r3, [r7, #28]
 8004400:	4413      	add	r3, r2
 8004402:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	69ba      	ldr	r2, [r7, #24]
 800440a:	0151      	lsls	r1, r2, #5
 800440c:	69fa      	ldr	r2, [r7, #28]
 800440e:	440a      	add	r2, r1
 8004410:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004414:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004418:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	791b      	ldrb	r3, [r3, #4]
 800441e:	2b01      	cmp	r3, #1
 8004420:	d015      	beq.n	800444e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	691b      	ldr	r3, [r3, #16]
 8004426:	2b00      	cmp	r3, #0
 8004428:	f000 814e 	beq.w	80046c8 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800442c:	69fb      	ldr	r3, [r7, #28]
 800442e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004432:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	781b      	ldrb	r3, [r3, #0]
 8004438:	f003 030f 	and.w	r3, r3, #15
 800443c:	2101      	movs	r1, #1
 800443e:	fa01 f303 	lsl.w	r3, r1, r3
 8004442:	69f9      	ldr	r1, [r7, #28]
 8004444:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004448:	4313      	orrs	r3, r2
 800444a:	634b      	str	r3, [r1, #52]	@ 0x34
 800444c:	e13c      	b.n	80046c8 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800444e:	69fb      	ldr	r3, [r7, #28]
 8004450:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800445a:	2b00      	cmp	r3, #0
 800445c:	d110      	bne.n	8004480 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800445e:	69bb      	ldr	r3, [r7, #24]
 8004460:	015a      	lsls	r2, r3, #5
 8004462:	69fb      	ldr	r3, [r7, #28]
 8004464:	4413      	add	r3, r2
 8004466:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	69ba      	ldr	r2, [r7, #24]
 800446e:	0151      	lsls	r1, r2, #5
 8004470:	69fa      	ldr	r2, [r7, #28]
 8004472:	440a      	add	r2, r1
 8004474:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004478:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800447c:	6013      	str	r3, [r2, #0]
 800447e:	e00f      	b.n	80044a0 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004480:	69bb      	ldr	r3, [r7, #24]
 8004482:	015a      	lsls	r2, r3, #5
 8004484:	69fb      	ldr	r3, [r7, #28]
 8004486:	4413      	add	r3, r2
 8004488:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	69ba      	ldr	r2, [r7, #24]
 8004490:	0151      	lsls	r1, r2, #5
 8004492:	69fa      	ldr	r2, [r7, #28]
 8004494:	440a      	add	r2, r1
 8004496:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800449a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800449e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	68d9      	ldr	r1, [r3, #12]
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	781a      	ldrb	r2, [r3, #0]
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	691b      	ldr	r3, [r3, #16]
 80044ac:	b298      	uxth	r0, r3
 80044ae:	79fb      	ldrb	r3, [r7, #7]
 80044b0:	9300      	str	r3, [sp, #0]
 80044b2:	4603      	mov	r3, r0
 80044b4:	68f8      	ldr	r0, [r7, #12]
 80044b6:	f000 f9b9 	bl	800482c <USB_WritePacket>
 80044ba:	e105      	b.n	80046c8 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80044bc:	69bb      	ldr	r3, [r7, #24]
 80044be:	015a      	lsls	r2, r3, #5
 80044c0:	69fb      	ldr	r3, [r7, #28]
 80044c2:	4413      	add	r3, r2
 80044c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044c8:	691b      	ldr	r3, [r3, #16]
 80044ca:	69ba      	ldr	r2, [r7, #24]
 80044cc:	0151      	lsls	r1, r2, #5
 80044ce:	69fa      	ldr	r2, [r7, #28]
 80044d0:	440a      	add	r2, r1
 80044d2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80044d6:	0cdb      	lsrs	r3, r3, #19
 80044d8:	04db      	lsls	r3, r3, #19
 80044da:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80044dc:	69bb      	ldr	r3, [r7, #24]
 80044de:	015a      	lsls	r2, r3, #5
 80044e0:	69fb      	ldr	r3, [r7, #28]
 80044e2:	4413      	add	r3, r2
 80044e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044e8:	691b      	ldr	r3, [r3, #16]
 80044ea:	69ba      	ldr	r2, [r7, #24]
 80044ec:	0151      	lsls	r1, r2, #5
 80044ee:	69fa      	ldr	r2, [r7, #28]
 80044f0:	440a      	add	r2, r1
 80044f2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80044f6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80044fa:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80044fe:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8004500:	69bb      	ldr	r3, [r7, #24]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d132      	bne.n	800456c <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	691b      	ldr	r3, [r3, #16]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d003      	beq.n	8004516 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	689a      	ldr	r2, [r3, #8]
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8004516:	68bb      	ldr	r3, [r7, #8]
 8004518:	689a      	ldr	r2, [r3, #8]
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800451e:	69bb      	ldr	r3, [r7, #24]
 8004520:	015a      	lsls	r2, r3, #5
 8004522:	69fb      	ldr	r3, [r7, #28]
 8004524:	4413      	add	r3, r2
 8004526:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800452a:	691a      	ldr	r2, [r3, #16]
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	6a1b      	ldr	r3, [r3, #32]
 8004530:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004534:	69b9      	ldr	r1, [r7, #24]
 8004536:	0148      	lsls	r0, r1, #5
 8004538:	69f9      	ldr	r1, [r7, #28]
 800453a:	4401      	add	r1, r0
 800453c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004540:	4313      	orrs	r3, r2
 8004542:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004544:	69bb      	ldr	r3, [r7, #24]
 8004546:	015a      	lsls	r2, r3, #5
 8004548:	69fb      	ldr	r3, [r7, #28]
 800454a:	4413      	add	r3, r2
 800454c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004550:	691b      	ldr	r3, [r3, #16]
 8004552:	69ba      	ldr	r2, [r7, #24]
 8004554:	0151      	lsls	r1, r2, #5
 8004556:	69fa      	ldr	r2, [r7, #28]
 8004558:	440a      	add	r2, r1
 800455a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800455e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004562:	6113      	str	r3, [r2, #16]
 8004564:	e062      	b.n	800462c <USB_EPStartXfer+0x490>
 8004566:	bf00      	nop
 8004568:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	691b      	ldr	r3, [r3, #16]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d123      	bne.n	80045bc <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004574:	69bb      	ldr	r3, [r7, #24]
 8004576:	015a      	lsls	r2, r3, #5
 8004578:	69fb      	ldr	r3, [r7, #28]
 800457a:	4413      	add	r3, r2
 800457c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004580:	691a      	ldr	r2, [r3, #16]
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800458a:	69b9      	ldr	r1, [r7, #24]
 800458c:	0148      	lsls	r0, r1, #5
 800458e:	69f9      	ldr	r1, [r7, #28]
 8004590:	4401      	add	r1, r0
 8004592:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004596:	4313      	orrs	r3, r2
 8004598:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800459a:	69bb      	ldr	r3, [r7, #24]
 800459c:	015a      	lsls	r2, r3, #5
 800459e:	69fb      	ldr	r3, [r7, #28]
 80045a0:	4413      	add	r3, r2
 80045a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045a6:	691b      	ldr	r3, [r3, #16]
 80045a8:	69ba      	ldr	r2, [r7, #24]
 80045aa:	0151      	lsls	r1, r2, #5
 80045ac:	69fa      	ldr	r2, [r7, #28]
 80045ae:	440a      	add	r2, r1
 80045b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80045b4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80045b8:	6113      	str	r3, [r2, #16]
 80045ba:	e037      	b.n	800462c <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	691a      	ldr	r2, [r3, #16]
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	4413      	add	r3, r2
 80045c6:	1e5a      	subs	r2, r3, #1
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80045d0:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	689b      	ldr	r3, [r3, #8]
 80045d6:	8afa      	ldrh	r2, [r7, #22]
 80045d8:	fb03 f202 	mul.w	r2, r3, r2
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80045e0:	69bb      	ldr	r3, [r7, #24]
 80045e2:	015a      	lsls	r2, r3, #5
 80045e4:	69fb      	ldr	r3, [r7, #28]
 80045e6:	4413      	add	r3, r2
 80045e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045ec:	691a      	ldr	r2, [r3, #16]
 80045ee:	8afb      	ldrh	r3, [r7, #22]
 80045f0:	04d9      	lsls	r1, r3, #19
 80045f2:	4b38      	ldr	r3, [pc, #224]	@ (80046d4 <USB_EPStartXfer+0x538>)
 80045f4:	400b      	ands	r3, r1
 80045f6:	69b9      	ldr	r1, [r7, #24]
 80045f8:	0148      	lsls	r0, r1, #5
 80045fa:	69f9      	ldr	r1, [r7, #28]
 80045fc:	4401      	add	r1, r0
 80045fe:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004602:	4313      	orrs	r3, r2
 8004604:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8004606:	69bb      	ldr	r3, [r7, #24]
 8004608:	015a      	lsls	r2, r3, #5
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	4413      	add	r3, r2
 800460e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004612:	691a      	ldr	r2, [r3, #16]
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	6a1b      	ldr	r3, [r3, #32]
 8004618:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800461c:	69b9      	ldr	r1, [r7, #24]
 800461e:	0148      	lsls	r0, r1, #5
 8004620:	69f9      	ldr	r1, [r7, #28]
 8004622:	4401      	add	r1, r0
 8004624:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004628:	4313      	orrs	r3, r2
 800462a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800462c:	79fb      	ldrb	r3, [r7, #7]
 800462e:	2b01      	cmp	r3, #1
 8004630:	d10d      	bne.n	800464e <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	68db      	ldr	r3, [r3, #12]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d009      	beq.n	800464e <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	68d9      	ldr	r1, [r3, #12]
 800463e:	69bb      	ldr	r3, [r7, #24]
 8004640:	015a      	lsls	r2, r3, #5
 8004642:	69fb      	ldr	r3, [r7, #28]
 8004644:	4413      	add	r3, r2
 8004646:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800464a:	460a      	mov	r2, r1
 800464c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	791b      	ldrb	r3, [r3, #4]
 8004652:	2b01      	cmp	r3, #1
 8004654:	d128      	bne.n	80046a8 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004656:	69fb      	ldr	r3, [r7, #28]
 8004658:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800465c:	689b      	ldr	r3, [r3, #8]
 800465e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004662:	2b00      	cmp	r3, #0
 8004664:	d110      	bne.n	8004688 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004666:	69bb      	ldr	r3, [r7, #24]
 8004668:	015a      	lsls	r2, r3, #5
 800466a:	69fb      	ldr	r3, [r7, #28]
 800466c:	4413      	add	r3, r2
 800466e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	69ba      	ldr	r2, [r7, #24]
 8004676:	0151      	lsls	r1, r2, #5
 8004678:	69fa      	ldr	r2, [r7, #28]
 800467a:	440a      	add	r2, r1
 800467c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004680:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004684:	6013      	str	r3, [r2, #0]
 8004686:	e00f      	b.n	80046a8 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004688:	69bb      	ldr	r3, [r7, #24]
 800468a:	015a      	lsls	r2, r3, #5
 800468c:	69fb      	ldr	r3, [r7, #28]
 800468e:	4413      	add	r3, r2
 8004690:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	69ba      	ldr	r2, [r7, #24]
 8004698:	0151      	lsls	r1, r2, #5
 800469a:	69fa      	ldr	r2, [r7, #28]
 800469c:	440a      	add	r2, r1
 800469e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80046a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046a6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80046a8:	69bb      	ldr	r3, [r7, #24]
 80046aa:	015a      	lsls	r2, r3, #5
 80046ac:	69fb      	ldr	r3, [r7, #28]
 80046ae:	4413      	add	r3, r2
 80046b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	69ba      	ldr	r2, [r7, #24]
 80046b8:	0151      	lsls	r1, r2, #5
 80046ba:	69fa      	ldr	r2, [r7, #28]
 80046bc:	440a      	add	r2, r1
 80046be:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80046c2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80046c6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80046c8:	2300      	movs	r3, #0
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	3720      	adds	r7, #32
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}
 80046d2:	bf00      	nop
 80046d4:	1ff80000 	.word	0x1ff80000

080046d8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80046d8:	b480      	push	{r7}
 80046da:	b087      	sub	sp, #28
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
 80046e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80046e2:	2300      	movs	r3, #0
 80046e4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80046e6:	2300      	movs	r3, #0
 80046e8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	785b      	ldrb	r3, [r3, #1]
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d14a      	bne.n	800478c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	781b      	ldrb	r3, [r3, #0]
 80046fa:	015a      	lsls	r2, r3, #5
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	4413      	add	r3, r2
 8004700:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800470a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800470e:	f040 8086 	bne.w	800481e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	781b      	ldrb	r3, [r3, #0]
 8004716:	015a      	lsls	r2, r3, #5
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	4413      	add	r3, r2
 800471c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	683a      	ldr	r2, [r7, #0]
 8004724:	7812      	ldrb	r2, [r2, #0]
 8004726:	0151      	lsls	r1, r2, #5
 8004728:	693a      	ldr	r2, [r7, #16]
 800472a:	440a      	add	r2, r1
 800472c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004730:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004734:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	781b      	ldrb	r3, [r3, #0]
 800473a:	015a      	lsls	r2, r3, #5
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	4413      	add	r3, r2
 8004740:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	683a      	ldr	r2, [r7, #0]
 8004748:	7812      	ldrb	r2, [r2, #0]
 800474a:	0151      	lsls	r1, r2, #5
 800474c:	693a      	ldr	r2, [r7, #16]
 800474e:	440a      	add	r2, r1
 8004750:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004754:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004758:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	3301      	adds	r3, #1
 800475e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004766:	4293      	cmp	r3, r2
 8004768:	d902      	bls.n	8004770 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800476a:	2301      	movs	r3, #1
 800476c:	75fb      	strb	r3, [r7, #23]
          break;
 800476e:	e056      	b.n	800481e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	781b      	ldrb	r3, [r3, #0]
 8004774:	015a      	lsls	r2, r3, #5
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	4413      	add	r3, r2
 800477a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004784:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004788:	d0e7      	beq.n	800475a <USB_EPStopXfer+0x82>
 800478a:	e048      	b.n	800481e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	781b      	ldrb	r3, [r3, #0]
 8004790:	015a      	lsls	r2, r3, #5
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	4413      	add	r3, r2
 8004796:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80047a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80047a4:	d13b      	bne.n	800481e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	781b      	ldrb	r3, [r3, #0]
 80047aa:	015a      	lsls	r2, r3, #5
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	4413      	add	r3, r2
 80047b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	683a      	ldr	r2, [r7, #0]
 80047b8:	7812      	ldrb	r2, [r2, #0]
 80047ba:	0151      	lsls	r1, r2, #5
 80047bc:	693a      	ldr	r2, [r7, #16]
 80047be:	440a      	add	r2, r1
 80047c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80047c4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80047c8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	781b      	ldrb	r3, [r3, #0]
 80047ce:	015a      	lsls	r2, r3, #5
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	4413      	add	r3, r2
 80047d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	683a      	ldr	r2, [r7, #0]
 80047dc:	7812      	ldrb	r2, [r2, #0]
 80047de:	0151      	lsls	r1, r2, #5
 80047e0:	693a      	ldr	r2, [r7, #16]
 80047e2:	440a      	add	r2, r1
 80047e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80047e8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80047ec:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	3301      	adds	r3, #1
 80047f2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	f242 7210 	movw	r2, #10000	@ 0x2710
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d902      	bls.n	8004804 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	75fb      	strb	r3, [r7, #23]
          break;
 8004802:	e00c      	b.n	800481e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	781b      	ldrb	r3, [r3, #0]
 8004808:	015a      	lsls	r2, r3, #5
 800480a:	693b      	ldr	r3, [r7, #16]
 800480c:	4413      	add	r3, r2
 800480e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004818:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800481c:	d0e7      	beq.n	80047ee <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800481e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004820:	4618      	mov	r0, r3
 8004822:	371c      	adds	r7, #28
 8004824:	46bd      	mov	sp, r7
 8004826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482a:	4770      	bx	lr

0800482c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800482c:	b480      	push	{r7}
 800482e:	b089      	sub	sp, #36	@ 0x24
 8004830:	af00      	add	r7, sp, #0
 8004832:	60f8      	str	r0, [r7, #12]
 8004834:	60b9      	str	r1, [r7, #8]
 8004836:	4611      	mov	r1, r2
 8004838:	461a      	mov	r2, r3
 800483a:	460b      	mov	r3, r1
 800483c:	71fb      	strb	r3, [r7, #7]
 800483e:	4613      	mov	r3, r2
 8004840:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800484a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800484e:	2b00      	cmp	r3, #0
 8004850:	d123      	bne.n	800489a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8004852:	88bb      	ldrh	r3, [r7, #4]
 8004854:	3303      	adds	r3, #3
 8004856:	089b      	lsrs	r3, r3, #2
 8004858:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800485a:	2300      	movs	r3, #0
 800485c:	61bb      	str	r3, [r7, #24]
 800485e:	e018      	b.n	8004892 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004860:	79fb      	ldrb	r3, [r7, #7]
 8004862:	031a      	lsls	r2, r3, #12
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	4413      	add	r3, r2
 8004868:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800486c:	461a      	mov	r2, r3
 800486e:	69fb      	ldr	r3, [r7, #28]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004874:	69fb      	ldr	r3, [r7, #28]
 8004876:	3301      	adds	r3, #1
 8004878:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800487a:	69fb      	ldr	r3, [r7, #28]
 800487c:	3301      	adds	r3, #1
 800487e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004880:	69fb      	ldr	r3, [r7, #28]
 8004882:	3301      	adds	r3, #1
 8004884:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004886:	69fb      	ldr	r3, [r7, #28]
 8004888:	3301      	adds	r3, #1
 800488a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800488c:	69bb      	ldr	r3, [r7, #24]
 800488e:	3301      	adds	r3, #1
 8004890:	61bb      	str	r3, [r7, #24]
 8004892:	69ba      	ldr	r2, [r7, #24]
 8004894:	693b      	ldr	r3, [r7, #16]
 8004896:	429a      	cmp	r2, r3
 8004898:	d3e2      	bcc.n	8004860 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800489a:	2300      	movs	r3, #0
}
 800489c:	4618      	mov	r0, r3
 800489e:	3724      	adds	r7, #36	@ 0x24
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr

080048a8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b08b      	sub	sp, #44	@ 0x2c
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	60f8      	str	r0, [r7, #12]
 80048b0:	60b9      	str	r1, [r7, #8]
 80048b2:	4613      	mov	r3, r2
 80048b4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80048be:	88fb      	ldrh	r3, [r7, #6]
 80048c0:	089b      	lsrs	r3, r3, #2
 80048c2:	b29b      	uxth	r3, r3
 80048c4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80048c6:	88fb      	ldrh	r3, [r7, #6]
 80048c8:	f003 0303 	and.w	r3, r3, #3
 80048cc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80048ce:	2300      	movs	r3, #0
 80048d0:	623b      	str	r3, [r7, #32]
 80048d2:	e014      	b.n	80048fe <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80048d4:	69bb      	ldr	r3, [r7, #24]
 80048d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80048da:	681a      	ldr	r2, [r3, #0]
 80048dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048de:	601a      	str	r2, [r3, #0]
    pDest++;
 80048e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e2:	3301      	adds	r3, #1
 80048e4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80048e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e8:	3301      	adds	r3, #1
 80048ea:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80048ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ee:	3301      	adds	r3, #1
 80048f0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80048f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048f4:	3301      	adds	r3, #1
 80048f6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80048f8:	6a3b      	ldr	r3, [r7, #32]
 80048fa:	3301      	adds	r3, #1
 80048fc:	623b      	str	r3, [r7, #32]
 80048fe:	6a3a      	ldr	r2, [r7, #32]
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	429a      	cmp	r2, r3
 8004904:	d3e6      	bcc.n	80048d4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8004906:	8bfb      	ldrh	r3, [r7, #30]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d01e      	beq.n	800494a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800490c:	2300      	movs	r3, #0
 800490e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8004910:	69bb      	ldr	r3, [r7, #24]
 8004912:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004916:	461a      	mov	r2, r3
 8004918:	f107 0310 	add.w	r3, r7, #16
 800491c:	6812      	ldr	r2, [r2, #0]
 800491e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8004920:	693a      	ldr	r2, [r7, #16]
 8004922:	6a3b      	ldr	r3, [r7, #32]
 8004924:	b2db      	uxtb	r3, r3
 8004926:	00db      	lsls	r3, r3, #3
 8004928:	fa22 f303 	lsr.w	r3, r2, r3
 800492c:	b2da      	uxtb	r2, r3
 800492e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004930:	701a      	strb	r2, [r3, #0]
      i++;
 8004932:	6a3b      	ldr	r3, [r7, #32]
 8004934:	3301      	adds	r3, #1
 8004936:	623b      	str	r3, [r7, #32]
      pDest++;
 8004938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800493a:	3301      	adds	r3, #1
 800493c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800493e:	8bfb      	ldrh	r3, [r7, #30]
 8004940:	3b01      	subs	r3, #1
 8004942:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004944:	8bfb      	ldrh	r3, [r7, #30]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d1ea      	bne.n	8004920 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800494a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800494c:	4618      	mov	r0, r3
 800494e:	372c      	adds	r7, #44	@ 0x2c
 8004950:	46bd      	mov	sp, r7
 8004952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004956:	4770      	bx	lr

08004958 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004958:	b480      	push	{r7}
 800495a:	b085      	sub	sp, #20
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
 8004960:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	781b      	ldrb	r3, [r3, #0]
 800496a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	785b      	ldrb	r3, [r3, #1]
 8004970:	2b01      	cmp	r3, #1
 8004972:	d12c      	bne.n	80049ce <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	015a      	lsls	r2, r3, #5
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	4413      	add	r3, r2
 800497c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	2b00      	cmp	r3, #0
 8004984:	db12      	blt.n	80049ac <USB_EPSetStall+0x54>
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d00f      	beq.n	80049ac <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	015a      	lsls	r2, r3, #5
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	4413      	add	r3, r2
 8004994:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	68ba      	ldr	r2, [r7, #8]
 800499c:	0151      	lsls	r1, r2, #5
 800499e:	68fa      	ldr	r2, [r7, #12]
 80049a0:	440a      	add	r2, r1
 80049a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80049a6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80049aa:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	015a      	lsls	r2, r3, #5
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	4413      	add	r3, r2
 80049b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	68ba      	ldr	r2, [r7, #8]
 80049bc:	0151      	lsls	r1, r2, #5
 80049be:	68fa      	ldr	r2, [r7, #12]
 80049c0:	440a      	add	r2, r1
 80049c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80049c6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80049ca:	6013      	str	r3, [r2, #0]
 80049cc:	e02b      	b.n	8004a26 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	015a      	lsls	r2, r3, #5
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	4413      	add	r3, r2
 80049d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	db12      	blt.n	8004a06 <USB_EPSetStall+0xae>
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d00f      	beq.n	8004a06 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	015a      	lsls	r2, r3, #5
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	4413      	add	r3, r2
 80049ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	68ba      	ldr	r2, [r7, #8]
 80049f6:	0151      	lsls	r1, r2, #5
 80049f8:	68fa      	ldr	r2, [r7, #12]
 80049fa:	440a      	add	r2, r1
 80049fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004a00:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004a04:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	015a      	lsls	r2, r3, #5
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	4413      	add	r3, r2
 8004a0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	68ba      	ldr	r2, [r7, #8]
 8004a16:	0151      	lsls	r1, r2, #5
 8004a18:	68fa      	ldr	r2, [r7, #12]
 8004a1a:	440a      	add	r2, r1
 8004a1c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004a20:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004a24:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004a26:	2300      	movs	r3, #0
}
 8004a28:	4618      	mov	r0, r3
 8004a2a:	3714      	adds	r7, #20
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a32:	4770      	bx	lr

08004a34 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b085      	sub	sp, #20
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
 8004a3c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	781b      	ldrb	r3, [r3, #0]
 8004a46:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	785b      	ldrb	r3, [r3, #1]
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	d128      	bne.n	8004aa2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	015a      	lsls	r2, r3, #5
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	4413      	add	r3, r2
 8004a58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	68ba      	ldr	r2, [r7, #8]
 8004a60:	0151      	lsls	r1, r2, #5
 8004a62:	68fa      	ldr	r2, [r7, #12]
 8004a64:	440a      	add	r2, r1
 8004a66:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a6a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004a6e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	791b      	ldrb	r3, [r3, #4]
 8004a74:	2b03      	cmp	r3, #3
 8004a76:	d003      	beq.n	8004a80 <USB_EPClearStall+0x4c>
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	791b      	ldrb	r3, [r3, #4]
 8004a7c:	2b02      	cmp	r3, #2
 8004a7e:	d138      	bne.n	8004af2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	015a      	lsls	r2, r3, #5
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	4413      	add	r3, r2
 8004a88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	68ba      	ldr	r2, [r7, #8]
 8004a90:	0151      	lsls	r1, r2, #5
 8004a92:	68fa      	ldr	r2, [r7, #12]
 8004a94:	440a      	add	r2, r1
 8004a96:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a9e:	6013      	str	r3, [r2, #0]
 8004aa0:	e027      	b.n	8004af2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	015a      	lsls	r2, r3, #5
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	4413      	add	r3, r2
 8004aaa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	68ba      	ldr	r2, [r7, #8]
 8004ab2:	0151      	lsls	r1, r2, #5
 8004ab4:	68fa      	ldr	r2, [r7, #12]
 8004ab6:	440a      	add	r2, r1
 8004ab8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004abc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004ac0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	791b      	ldrb	r3, [r3, #4]
 8004ac6:	2b03      	cmp	r3, #3
 8004ac8:	d003      	beq.n	8004ad2 <USB_EPClearStall+0x9e>
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	791b      	ldrb	r3, [r3, #4]
 8004ace:	2b02      	cmp	r3, #2
 8004ad0:	d10f      	bne.n	8004af2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	015a      	lsls	r2, r3, #5
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	4413      	add	r3, r2
 8004ada:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	68ba      	ldr	r2, [r7, #8]
 8004ae2:	0151      	lsls	r1, r2, #5
 8004ae4:	68fa      	ldr	r2, [r7, #12]
 8004ae6:	440a      	add	r2, r1
 8004ae8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004aec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004af0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8004af2:	2300      	movs	r3, #0
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	3714      	adds	r7, #20
 8004af8:	46bd      	mov	sp, r7
 8004afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afe:	4770      	bx	lr

08004b00 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8004b00:	b480      	push	{r7}
 8004b02:	b085      	sub	sp, #20
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
 8004b08:	460b      	mov	r3, r1
 8004b0a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	68fa      	ldr	r2, [r7, #12]
 8004b1a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004b1e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004b22:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	78fb      	ldrb	r3, [r7, #3]
 8004b2e:	011b      	lsls	r3, r3, #4
 8004b30:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8004b34:	68f9      	ldr	r1, [r7, #12]
 8004b36:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8004b3e:	2300      	movs	r3, #0
}
 8004b40:	4618      	mov	r0, r3
 8004b42:	3714      	adds	r7, #20
 8004b44:	46bd      	mov	sp, r7
 8004b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4a:	4770      	bx	lr

08004b4c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b085      	sub	sp, #20
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	68fa      	ldr	r2, [r7, #12]
 8004b62:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8004b66:	f023 0303 	bic.w	r3, r3, #3
 8004b6a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	68fa      	ldr	r2, [r7, #12]
 8004b76:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004b7a:	f023 0302 	bic.w	r3, r3, #2
 8004b7e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004b80:	2300      	movs	r3, #0
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3714      	adds	r7, #20
 8004b86:	46bd      	mov	sp, r7
 8004b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8c:	4770      	bx	lr

08004b8e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8004b8e:	b480      	push	{r7}
 8004b90:	b085      	sub	sp, #20
 8004b92:	af00      	add	r7, sp, #0
 8004b94:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	68fa      	ldr	r2, [r7, #12]
 8004ba4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8004ba8:	f023 0303 	bic.w	r3, r3, #3
 8004bac:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	68fa      	ldr	r2, [r7, #12]
 8004bb8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004bbc:	f043 0302 	orr.w	r3, r3, #2
 8004bc0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004bc2:	2300      	movs	r3, #0
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	3714      	adds	r7, #20
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bce:	4770      	bx	lr

08004bd0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b085      	sub	sp, #20
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	695b      	ldr	r3, [r3, #20]
 8004bdc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	699b      	ldr	r3, [r3, #24]
 8004be2:	68fa      	ldr	r2, [r7, #12]
 8004be4:	4013      	ands	r3, r2
 8004be6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8004be8:	68fb      	ldr	r3, [r7, #12]
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	3714      	adds	r7, #20
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf4:	4770      	bx	lr

08004bf6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8004bf6:	b480      	push	{r7}
 8004bf8:	b085      	sub	sp, #20
 8004bfa:	af00      	add	r7, sp, #0
 8004bfc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c08:	699b      	ldr	r3, [r3, #24]
 8004c0a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c12:	69db      	ldr	r3, [r3, #28]
 8004c14:	68ba      	ldr	r2, [r7, #8]
 8004c16:	4013      	ands	r3, r2
 8004c18:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	0c1b      	lsrs	r3, r3, #16
}
 8004c1e:	4618      	mov	r0, r3
 8004c20:	3714      	adds	r7, #20
 8004c22:	46bd      	mov	sp, r7
 8004c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c28:	4770      	bx	lr

08004c2a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8004c2a:	b480      	push	{r7}
 8004c2c:	b085      	sub	sp, #20
 8004c2e:	af00      	add	r7, sp, #0
 8004c30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c3c:	699b      	ldr	r3, [r3, #24]
 8004c3e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c46:	69db      	ldr	r3, [r3, #28]
 8004c48:	68ba      	ldr	r2, [r7, #8]
 8004c4a:	4013      	ands	r3, r2
 8004c4c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	b29b      	uxth	r3, r3
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	3714      	adds	r7, #20
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr

08004c5e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8004c5e:	b480      	push	{r7}
 8004c60:	b085      	sub	sp, #20
 8004c62:	af00      	add	r7, sp, #0
 8004c64:	6078      	str	r0, [r7, #4]
 8004c66:	460b      	mov	r3, r1
 8004c68:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8004c6e:	78fb      	ldrb	r3, [r7, #3]
 8004c70:	015a      	lsls	r2, r3, #5
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	4413      	add	r3, r2
 8004c76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c7a:	689b      	ldr	r3, [r3, #8]
 8004c7c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c84:	695b      	ldr	r3, [r3, #20]
 8004c86:	68ba      	ldr	r2, [r7, #8]
 8004c88:	4013      	ands	r3, r2
 8004c8a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8004c8c:	68bb      	ldr	r3, [r7, #8]
}
 8004c8e:	4618      	mov	r0, r3
 8004c90:	3714      	adds	r7, #20
 8004c92:	46bd      	mov	sp, r7
 8004c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c98:	4770      	bx	lr

08004c9a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8004c9a:	b480      	push	{r7}
 8004c9c:	b087      	sub	sp, #28
 8004c9e:	af00      	add	r7, sp, #0
 8004ca0:	6078      	str	r0, [r7, #4]
 8004ca2:	460b      	mov	r3, r1
 8004ca4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cb0:	691b      	ldr	r3, [r3, #16]
 8004cb2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cbc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8004cbe:	78fb      	ldrb	r3, [r7, #3]
 8004cc0:	f003 030f 	and.w	r3, r3, #15
 8004cc4:	68fa      	ldr	r2, [r7, #12]
 8004cc6:	fa22 f303 	lsr.w	r3, r2, r3
 8004cca:	01db      	lsls	r3, r3, #7
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	693a      	ldr	r2, [r7, #16]
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8004cd4:	78fb      	ldrb	r3, [r7, #3]
 8004cd6:	015a      	lsls	r2, r3, #5
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	4413      	add	r3, r2
 8004cdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ce0:	689b      	ldr	r3, [r3, #8]
 8004ce2:	693a      	ldr	r2, [r7, #16]
 8004ce4:	4013      	ands	r3, r2
 8004ce6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8004ce8:	68bb      	ldr	r3, [r7, #8]
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	371c      	adds	r7, #28
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf4:	4770      	bx	lr

08004cf6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8004cf6:	b480      	push	{r7}
 8004cf8:	b083      	sub	sp, #12
 8004cfa:	af00      	add	r7, sp, #0
 8004cfc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	695b      	ldr	r3, [r3, #20]
 8004d02:	f003 0301 	and.w	r3, r3, #1
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	370c      	adds	r7, #12
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d10:	4770      	bx	lr

08004d12 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8004d12:	b480      	push	{r7}
 8004d14:	b085      	sub	sp, #20
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	68fa      	ldr	r2, [r7, #12]
 8004d28:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004d2c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004d30:	f023 0307 	bic.w	r3, r3, #7
 8004d34:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	68fa      	ldr	r2, [r7, #12]
 8004d40:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d48:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004d4a:	2300      	movs	r3, #0
}
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	3714      	adds	r7, #20
 8004d50:	46bd      	mov	sp, r7
 8004d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d56:	4770      	bx	lr

08004d58 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b087      	sub	sp, #28
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	60f8      	str	r0, [r7, #12]
 8004d60:	460b      	mov	r3, r1
 8004d62:	607a      	str	r2, [r7, #4]
 8004d64:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	333c      	adds	r3, #60	@ 0x3c
 8004d6e:	3304      	adds	r3, #4
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	4a26      	ldr	r2, [pc, #152]	@ (8004e10 <USB_EP0_OutStart+0xb8>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d90a      	bls.n	8004d92 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004d88:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004d8c:	d101      	bne.n	8004d92 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	e037      	b.n	8004e02 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d98:	461a      	mov	r2, r3
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004da4:	691b      	ldr	r3, [r3, #16]
 8004da6:	697a      	ldr	r2, [r7, #20]
 8004da8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004dac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004db0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004db8:	691b      	ldr	r3, [r3, #16]
 8004dba:	697a      	ldr	r2, [r7, #20]
 8004dbc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004dc0:	f043 0318 	orr.w	r3, r3, #24
 8004dc4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004dcc:	691b      	ldr	r3, [r3, #16]
 8004dce:	697a      	ldr	r2, [r7, #20]
 8004dd0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004dd4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8004dd8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8004dda:	7afb      	ldrb	r3, [r7, #11]
 8004ddc:	2b01      	cmp	r3, #1
 8004dde:	d10f      	bne.n	8004e00 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8004de0:	697b      	ldr	r3, [r7, #20]
 8004de2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004de6:	461a      	mov	r2, r3
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	697a      	ldr	r2, [r7, #20]
 8004df6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004dfa:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8004dfe:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004e00:	2300      	movs	r3, #0
}
 8004e02:	4618      	mov	r0, r3
 8004e04:	371c      	adds	r7, #28
 8004e06:	46bd      	mov	sp, r7
 8004e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0c:	4770      	bx	lr
 8004e0e:	bf00      	nop
 8004e10:	4f54300a 	.word	0x4f54300a

08004e14 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004e14:	b480      	push	{r7}
 8004e16:	b085      	sub	sp, #20
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	3301      	adds	r3, #1
 8004e24:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004e2c:	d901      	bls.n	8004e32 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004e2e:	2303      	movs	r3, #3
 8004e30:	e022      	b.n	8004e78 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	691b      	ldr	r3, [r3, #16]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	daf2      	bge.n	8004e20 <USB_CoreReset+0xc>

  count = 10U;
 8004e3a:	230a      	movs	r3, #10
 8004e3c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8004e3e:	e002      	b.n	8004e46 <USB_CoreReset+0x32>
  {
    count--;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	3b01      	subs	r3, #1
 8004e44:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d1f9      	bne.n	8004e40 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	691b      	ldr	r3, [r3, #16]
 8004e50:	f043 0201 	orr.w	r2, r3, #1
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	3301      	adds	r3, #1
 8004e5c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004e64:	d901      	bls.n	8004e6a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8004e66:	2303      	movs	r3, #3
 8004e68:	e006      	b.n	8004e78 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	691b      	ldr	r3, [r3, #16]
 8004e6e:	f003 0301 	and.w	r3, r3, #1
 8004e72:	2b01      	cmp	r3, #1
 8004e74:	d0f0      	beq.n	8004e58 <USB_CoreReset+0x44>

  return HAL_OK;
 8004e76:	2300      	movs	r3, #0
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	3714      	adds	r7, #20
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e82:	4770      	bx	lr

08004e84 <__NVIC_SystemReset>:
{
 8004e84:	b480      	push	{r7}
 8004e86:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8004e88:	f3bf 8f4f 	dsb	sy
}
 8004e8c:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004e8e:	4b06      	ldr	r3, [pc, #24]	@ (8004ea8 <__NVIC_SystemReset+0x24>)
 8004e90:	68db      	ldr	r3, [r3, #12]
 8004e92:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004e96:	4904      	ldr	r1, [pc, #16]	@ (8004ea8 <__NVIC_SystemReset+0x24>)
 8004e98:	4b04      	ldr	r3, [pc, #16]	@ (8004eac <__NVIC_SystemReset+0x28>)
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8004e9e:	f3bf 8f4f 	dsb	sy
}
 8004ea2:	bf00      	nop
    __NOP();
 8004ea4:	bf00      	nop
 8004ea6:	e7fd      	b.n	8004ea4 <__NVIC_SystemReset+0x20>
 8004ea8:	e000ed00 	.word	0xe000ed00
 8004eac:	05fa0004 	.word	0x05fa0004

08004eb0 <USBD_DFU_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_DFU_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b084      	sub	sp, #16
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
 8004eb8:	460b      	mov	r3, r1
 8004eba:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  USBD_DFU_HandleTypeDef *hdfu;

  /* Allocate Audio structure */
  hdfu = (USBD_DFU_HandleTypeDef *)USBD_malloc(sizeof(USBD_DFU_HandleTypeDef));
 8004ebc:	f44f 6084 	mov.w	r0, #1056	@ 0x420
 8004ec0:	f002 ffc6 	bl	8007e50 <USBD_static_malloc>
 8004ec4:	60f8      	str	r0, [r7, #12]

  if (hdfu == NULL)
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d109      	bne.n	8004ee0 <USBD_DFU_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	32b0      	adds	r2, #176	@ 0xb0
 8004ed6:	2100      	movs	r1, #0
 8004ed8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8004edc:	2302      	movs	r3, #2
 8004ede:	e052      	b.n	8004f86 <USBD_DFU_Init+0xd6>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hdfu;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	32b0      	adds	r2, #176	@ 0xb0
 8004eea:	68f9      	ldr	r1, [r7, #12]
 8004eec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	32b0      	adds	r2, #176	@ 0xb0
 8004efa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  hdfu->alt_setting = 0U;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	2200      	movs	r2, #0
 8004f08:	f8c3 2410 	str.w	r2, [r3, #1040]	@ 0x410
  hdfu->data_ptr = USBD_DFU_APP_DEFAULT_ADD;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004f12:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
  hdfu->wblock_num = 0U;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
  hdfu->wlength = 0U;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2200      	movs	r2, #0
 8004f22:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404

  hdfu->manif_state = DFU_MANIFEST_COMPLETE;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
  hdfu->dev_state = DFU_STATE_IDLE;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2202      	movs	r2, #2
 8004f32:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

  hdfu->dev_status[0] = DFU_ERROR_NONE;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
  hdfu->dev_status[1] = 0U;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2200      	movs	r2, #0
 8004f42:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
  hdfu->dev_status[2] = 0U;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
  hdfu->dev_status[3] = 0U;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2200      	movs	r2, #0
 8004f52:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
  hdfu->dev_status[4] = DFU_STATE_IDLE;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2202      	movs	r2, #2
 8004f5a:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
  hdfu->dev_status[5] = 0U;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	2200      	movs	r2, #0
 8004f62:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419

  /* Initialize Hardware layer */
  if (((USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId])->Init() != USBD_OK)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8004f6c:	687a      	ldr	r2, [r7, #4]
 8004f6e:	33b0      	adds	r3, #176	@ 0xb0
 8004f70:	009b      	lsls	r3, r3, #2
 8004f72:	4413      	add	r3, r2
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	4798      	blx	r3
 8004f7a:	4603      	mov	r3, r0
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d001      	beq.n	8004f84 <USBD_DFU_Init+0xd4>
  {
    return (uint8_t)USBD_FAIL;
 8004f80:	2303      	movs	r3, #3
 8004f82:	e000      	b.n	8004f86 <USBD_DFU_Init+0xd6>
  }

  return (uint8_t)USBD_OK;
 8004f84:	2300      	movs	r3, #0
}
 8004f86:	4618      	mov	r0, r3
 8004f88:	3710      	adds	r7, #16
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}

08004f8e <USBD_DFU_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_DFU_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8004f8e:	b580      	push	{r7, lr}
 8004f90:	b084      	sub	sp, #16
 8004f92:	af00      	add	r7, sp, #0
 8004f94:	6078      	str	r0, [r7, #4]
 8004f96:	460b      	mov	r3, r1
 8004f98:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_DFU_HandleTypeDef *hdfu;

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	32b0      	adds	r2, #176	@ 0xb0
 8004fa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d101      	bne.n	8004fb0 <USBD_DFU_DeInit+0x22>
  {
    return (uint8_t)USBD_EMEM;
 8004fac:	2302      	movs	r3, #2
 8004fae:	e03c      	b.n	800502a <USBD_DFU_DeInit+0x9c>
  }

  hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	32b0      	adds	r2, #176	@ 0xb0
 8004fba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004fbe:	60fb      	str	r3, [r7, #12]
  hdfu->wblock_num = 0U;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
  hdfu->wlength = 0U;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404

  hdfu->dev_state = DFU_STATE_IDLE;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	2202      	movs	r2, #2
 8004fd4:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
  hdfu->dev_status[0] = DFU_ERROR_NONE;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
  hdfu->dev_status[4] = DFU_STATE_IDLE;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	2202      	movs	r2, #2
 8004fe4:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

  /* DeInit  physical Interface components and Hardware Layer */
  ((USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8004fee:	687a      	ldr	r2, [r7, #4]
 8004ff0:	33b0      	adds	r3, #176	@ 0xb0
 8004ff2:	009b      	lsls	r3, r3, #2
 8004ff4:	4413      	add	r3, r2
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	4798      	blx	r3
  USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	32b0      	adds	r2, #176	@ 0xb0
 8005006:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800500a:	4618      	mov	r0, r3
 800500c:	f002 ff2e 	bl	8007e6c <USBD_static_free>
  pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	32b0      	adds	r2, #176	@ 0xb0
 800501a:	2100      	movs	r1, #0
 800501c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = NULL;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2200      	movs	r2, #0
 8005024:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  return (uint8_t)USBD_OK;
 8005028:	2300      	movs	r3, #0
}
 800502a:	4618      	mov	r0, r3
 800502c:	3710      	adds	r7, #16
 800502e:	46bd      	mov	sp, r7
 8005030:	bd80      	pop	{r7, pc}
	...

08005034 <USBD_DFU_Setup>:
  * @param  pdev: instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_DFU_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b086      	sub	sp, #24
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
 800503c:	6039      	str	r1, [r7, #0]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	32b0      	adds	r2, #176	@ 0xb0
 8005048:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800504c:	613b      	str	r3, [r7, #16]
  USBD_StatusTypeDef ret = USBD_OK;
 800504e:	2300      	movs	r3, #0
 8005050:	75fb      	strb	r3, [r7, #23]
  uint8_t *pbuf;
  uint16_t len;
  uint16_t status_info = 0U;
 8005052:	2300      	movs	r3, #0
 8005054:	813b      	strh	r3, [r7, #8]

  if (hdfu == NULL)
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d101      	bne.n	8005060 <USBD_DFU_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800505c:	2303      	movs	r3, #3
 800505e:	e0e8      	b.n	8005232 <USBD_DFU_Setup+0x1fe>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	781b      	ldrb	r3, [r3, #0]
 8005064:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005068:	2b00      	cmp	r3, #0
 800506a:	d03e      	beq.n	80050ea <USBD_DFU_Setup+0xb6>
 800506c:	2b20      	cmp	r3, #32
 800506e:	f040 80d8 	bne.w	8005222 <USBD_DFU_Setup+0x1ee>
  {
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	785b      	ldrb	r3, [r3, #1]
 8005076:	2b06      	cmp	r3, #6
 8005078:	d82f      	bhi.n	80050da <USBD_DFU_Setup+0xa6>
 800507a:	a201      	add	r2, pc, #4	@ (adr r2, 8005080 <USBD_DFU_Setup+0x4c>)
 800507c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005080:	080050d1 	.word	0x080050d1
 8005084:	0800509d 	.word	0x0800509d
 8005088:	080050a7 	.word	0x080050a7
 800508c:	080050b1 	.word	0x080050b1
 8005090:	080050b9 	.word	0x080050b9
 8005094:	080050c1 	.word	0x080050c1
 8005098:	080050c9 	.word	0x080050c9
      {
        case DFU_DNLOAD:
          DFU_Download(pdev, req);
 800509c:	6839      	ldr	r1, [r7, #0]
 800509e:	6878      	ldr	r0, [r7, #4]
 80050a0:	f000 fac2 	bl	8005628 <DFU_Download>
          break;
 80050a4:	e020      	b.n	80050e8 <USBD_DFU_Setup+0xb4>

        case DFU_UPLOAD:
          DFU_Upload(pdev, req);
 80050a6:	6839      	ldr	r1, [r7, #0]
 80050a8:	6878      	ldr	r0, [r7, #4]
 80050aa:	f000 fb33 	bl	8005714 <DFU_Upload>
          break;
 80050ae:	e01b      	b.n	80050e8 <USBD_DFU_Setup+0xb4>

        case DFU_GETSTATUS:
          DFU_GetStatus(pdev);
 80050b0:	6878      	ldr	r0, [r7, #4]
 80050b2:	f000 fc37 	bl	8005924 <DFU_GetStatus>
          break;
 80050b6:	e017      	b.n	80050e8 <USBD_DFU_Setup+0xb4>

        case DFU_CLRSTATUS:
          DFU_ClearStatus(pdev);
 80050b8:	6878      	ldr	r0, [r7, #4]
 80050ba:	f000 fcff 	bl	8005abc <DFU_ClearStatus>
          break;
 80050be:	e013      	b.n	80050e8 <USBD_DFU_Setup+0xb4>

        case DFU_GETSTATE:
          DFU_GetState(pdev);
 80050c0:	6878      	ldr	r0, [r7, #4]
 80050c2:	f000 fd53 	bl	8005b6c <DFU_GetState>
          break;
 80050c6:	e00f      	b.n	80050e8 <USBD_DFU_Setup+0xb4>

        case DFU_ABORT:
          DFU_Abort(pdev);
 80050c8:	6878      	ldr	r0, [r7, #4]
 80050ca:	f000 fd6b 	bl	8005ba4 <DFU_Abort>
          break;
 80050ce:	e00b      	b.n	80050e8 <USBD_DFU_Setup+0xb4>

        case DFU_DETACH:
          DFU_Detach(pdev, req);
 80050d0:	6839      	ldr	r1, [r7, #0]
 80050d2:	6878      	ldr	r0, [r7, #4]
 80050d4:	f000 fa38 	bl	8005548 <DFU_Detach>
          break;
 80050d8:	e006      	b.n	80050e8 <USBD_DFU_Setup+0xb4>

        default:
          USBD_CtlError(pdev, req);
 80050da:	6839      	ldr	r1, [r7, #0]
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f002 f86c 	bl	80071ba <USBD_CtlError>
          ret = USBD_FAIL;
 80050e2:	2303      	movs	r3, #3
 80050e4:	75fb      	strb	r3, [r7, #23]
          break;
 80050e6:	bf00      	nop
      }
      break;
 80050e8:	e0a2      	b.n	8005230 <USBD_DFU_Setup+0x1fc>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	785b      	ldrb	r3, [r3, #1]
 80050ee:	2b0b      	cmp	r3, #11
 80050f0:	f200 808c 	bhi.w	800520c <USBD_DFU_Setup+0x1d8>
 80050f4:	a201      	add	r2, pc, #4	@ (adr r2, 80050fc <USBD_DFU_Setup+0xc8>)
 80050f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050fa:	bf00      	nop
 80050fc:	0800512d 	.word	0x0800512d
 8005100:	0800521b 	.word	0x0800521b
 8005104:	0800520d 	.word	0x0800520d
 8005108:	0800520d 	.word	0x0800520d
 800510c:	0800520d 	.word	0x0800520d
 8005110:	0800520d 	.word	0x0800520d
 8005114:	08005157 	.word	0x08005157
 8005118:	0800520d 	.word	0x0800520d
 800511c:	0800520d 	.word	0x0800520d
 8005120:	0800520d 	.word	0x0800520d
 8005124:	0800519f 	.word	0x0800519f
 8005128:	080051cb 	.word	0x080051cb
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005132:	b2db      	uxtb	r3, r3
 8005134:	2b03      	cmp	r3, #3
 8005136:	d107      	bne.n	8005148 <USBD_DFU_Setup+0x114>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005138:	f107 0308 	add.w	r3, r7, #8
 800513c:	2202      	movs	r2, #2
 800513e:	4619      	mov	r1, r3
 8005140:	6878      	ldr	r0, [r7, #4]
 8005142:	f002 f8b7 	bl	80072b4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005146:	e06b      	b.n	8005220 <USBD_DFU_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 8005148:	6839      	ldr	r1, [r7, #0]
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f002 f835 	bl	80071ba <USBD_CtlError>
            ret = USBD_FAIL;
 8005150:	2303      	movs	r3, #3
 8005152:	75fb      	strb	r3, [r7, #23]
          break;
 8005154:	e064      	b.n	8005220 <USBD_DFU_Setup+0x1ec>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == DFU_DESCRIPTOR_TYPE)
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	885b      	ldrh	r3, [r3, #2]
 800515a:	0a1b      	lsrs	r3, r3, #8
 800515c:	b29b      	uxth	r3, r3
 800515e:	2b21      	cmp	r3, #33	@ 0x21
 8005160:	d15d      	bne.n	800521e <USBD_DFU_Setup+0x1ea>
          {
            pbuf = (uint8_t *)USBD_DFU_GetDfuFuncDesc(pdev->pConfDesc);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8005168:	4618      	mov	r0, r3
 800516a:	f000 fdd5 	bl	8005d18 <USBD_DFU_GetDfuFuncDesc>
 800516e:	60f8      	str	r0, [r7, #12]

            if (pbuf != NULL)
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d00c      	beq.n	8005190 <USBD_DFU_Setup+0x15c>
            {
              len = MIN(USB_DFU_DESC_SIZ, req->wLength);
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	88db      	ldrh	r3, [r3, #6]
 800517a:	2b09      	cmp	r3, #9
 800517c:	bf28      	it	cs
 800517e:	2309      	movcs	r3, #9
 8005180:	817b      	strh	r3, [r7, #10]
              (void)USBD_CtlSendData(pdev, pbuf, len);
 8005182:	897b      	ldrh	r3, [r7, #10]
 8005184:	461a      	mov	r2, r3
 8005186:	68f9      	ldr	r1, [r7, #12]
 8005188:	6878      	ldr	r0, [r7, #4]
 800518a:	f002 f893 	bl	80072b4 <USBD_CtlSendData>
            {
              USBD_CtlError(pdev, req);
              ret = USBD_FAIL;
            }
          }
          break;
 800518e:	e046      	b.n	800521e <USBD_DFU_Setup+0x1ea>
              USBD_CtlError(pdev, req);
 8005190:	6839      	ldr	r1, [r7, #0]
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f002 f811 	bl	80071ba <USBD_CtlError>
              ret = USBD_FAIL;
 8005198:	2303      	movs	r3, #3
 800519a:	75fb      	strb	r3, [r7, #23]
          break;
 800519c:	e03f      	b.n	800521e <USBD_DFU_Setup+0x1ea>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80051a4:	b2db      	uxtb	r3, r3
 80051a6:	2b03      	cmp	r3, #3
 80051a8:	d108      	bne.n	80051bc <USBD_DFU_Setup+0x188>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hdfu->alt_setting, 1U);
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	f503 6382 	add.w	r3, r3, #1040	@ 0x410
 80051b0:	2201      	movs	r2, #1
 80051b2:	4619      	mov	r1, r3
 80051b4:	6878      	ldr	r0, [r7, #4]
 80051b6:	f002 f87d 	bl	80072b4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80051ba:	e031      	b.n	8005220 <USBD_DFU_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 80051bc:	6839      	ldr	r1, [r7, #0]
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f001 fffb 	bl	80071ba <USBD_CtlError>
            ret = USBD_FAIL;
 80051c4:	2303      	movs	r3, #3
 80051c6:	75fb      	strb	r3, [r7, #23]
          break;
 80051c8:	e02a      	b.n	8005220 <USBD_DFU_Setup+0x1ec>

        case USB_REQ_SET_INTERFACE:
          if ((uint8_t)(req->wValue) < USBD_DFU_MAX_ITF_NUM)
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	885b      	ldrh	r3, [r3, #2]
 80051ce:	b2db      	uxtb	r3, r3
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d114      	bne.n	80051fe <USBD_DFU_Setup+0x1ca>
          {
            if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80051da:	b2db      	uxtb	r3, r3
 80051dc:	2b03      	cmp	r3, #3
 80051de:	d107      	bne.n	80051f0 <USBD_DFU_Setup+0x1bc>
            {
              hdfu->alt_setting = (uint8_t)(req->wValue);
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	885b      	ldrh	r3, [r3, #2]
 80051e4:	b2db      	uxtb	r3, r3
 80051e6:	461a      	mov	r2, r3
 80051e8:	693b      	ldr	r3, [r7, #16]
 80051ea:	f8c3 2410 	str.w	r2, [r3, #1040]	@ 0x410
          {
            /* Call the error management function (command will be NAKed */
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80051ee:	e017      	b.n	8005220 <USBD_DFU_Setup+0x1ec>
              USBD_CtlError(pdev, req);
 80051f0:	6839      	ldr	r1, [r7, #0]
 80051f2:	6878      	ldr	r0, [r7, #4]
 80051f4:	f001 ffe1 	bl	80071ba <USBD_CtlError>
              ret = USBD_FAIL;
 80051f8:	2303      	movs	r3, #3
 80051fa:	75fb      	strb	r3, [r7, #23]
          break;
 80051fc:	e010      	b.n	8005220 <USBD_DFU_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 80051fe:	6839      	ldr	r1, [r7, #0]
 8005200:	6878      	ldr	r0, [r7, #4]
 8005202:	f001 ffda 	bl	80071ba <USBD_CtlError>
            ret = USBD_FAIL;
 8005206:	2303      	movs	r3, #3
 8005208:	75fb      	strb	r3, [r7, #23]
          break;
 800520a:	e009      	b.n	8005220 <USBD_DFU_Setup+0x1ec>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800520c:	6839      	ldr	r1, [r7, #0]
 800520e:	6878      	ldr	r0, [r7, #4]
 8005210:	f001 ffd3 	bl	80071ba <USBD_CtlError>
          ret = USBD_FAIL;
 8005214:	2303      	movs	r3, #3
 8005216:	75fb      	strb	r3, [r7, #23]
          break;
 8005218:	e002      	b.n	8005220 <USBD_DFU_Setup+0x1ec>
          break;
 800521a:	bf00      	nop
 800521c:	e008      	b.n	8005230 <USBD_DFU_Setup+0x1fc>
          break;
 800521e:	bf00      	nop
      }
      break;
 8005220:	e006      	b.n	8005230 <USBD_DFU_Setup+0x1fc>

    default:
      USBD_CtlError(pdev, req);
 8005222:	6839      	ldr	r1, [r7, #0]
 8005224:	6878      	ldr	r0, [r7, #4]
 8005226:	f001 ffc8 	bl	80071ba <USBD_CtlError>
      ret = USBD_FAIL;
 800522a:	2303      	movs	r3, #3
 800522c:	75fb      	strb	r3, [r7, #23]
      break;
 800522e:	bf00      	nop
  }

  return (uint8_t)ret;
 8005230:	7dfb      	ldrb	r3, [r7, #23]
}
 8005232:	4618      	mov	r0, r3
 8005234:	3718      	adds	r7, #24
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}
 800523a:	bf00      	nop

0800523c <USBD_DFU_GetCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_DFU_GetCfgDesc(uint16_t *length)
{
 800523c:	b480      	push	{r7}
 800523e:	b083      	sub	sp, #12
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_DFU_CfgDesc);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	221b      	movs	r2, #27
 8005248:	801a      	strh	r2, [r3, #0]

  return USBD_DFU_CfgDesc;
 800524a:	4b03      	ldr	r3, [pc, #12]	@ (8005258 <USBD_DFU_GetCfgDesc+0x1c>)
}
 800524c:	4618      	mov	r0, r3
 800524e:	370c      	adds	r7, #12
 8005250:	46bd      	mov	sp, r7
 8005252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005256:	4770      	bx	lr
 8005258:	20000068 	.word	0x20000068

0800525c <USBD_DFU_EP0_RxReady>:
  *         handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_DFU_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800525c:	b480      	push	{r7}
 800525e:	b083      	sub	sp, #12
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  return (uint8_t)USBD_OK;
 8005264:	2300      	movs	r3, #0
}
 8005266:	4618      	mov	r0, r3
 8005268:	370c      	adds	r7, #12
 800526a:	46bd      	mov	sp, r7
 800526c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005270:	4770      	bx	lr

08005272 <USBD_DFU_EP0_TxReady>:
  *         handle EP0 TRx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_DFU_EP0_TxReady(USBD_HandleTypeDef *pdev)
{
 8005272:	b580      	push	{r7, lr}
 8005274:	b088      	sub	sp, #32
 8005276:	af00      	add	r7, sp, #0
 8005278:	6078      	str	r0, [r7, #4]
  USBD_SetupReqTypedef req;
  uint32_t app_addr_ptr;
  uint32_t addr;
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	32b0      	adds	r2, #176	@ 0xb0
 8005284:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005288:	61fb      	str	r3, [r7, #28]
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId];
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005290:	687a      	ldr	r2, [r7, #4]
 8005292:	33b0      	adds	r3, #176	@ 0xb0
 8005294:	009b      	lsls	r3, r3, #2
 8005296:	4413      	add	r3, r2
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	61bb      	str	r3, [r7, #24]
#if (USBD_DFU_VENDOR_CMD_ENABLED == 1U) || (USBD_DFU_VENDOR_CHECK_ENABLED == 1U)
  uint32_t VendorStatus = 0U;
#endif /* USBD_DFU_VENDOR_CMD_ENABLED */

  if (hdfu == NULL)
 800529c:	69fb      	ldr	r3, [r7, #28]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d101      	bne.n	80052a6 <USBD_DFU_EP0_TxReady+0x34>
  {
    return (uint8_t)USBD_FAIL;
 80052a2:	2303      	movs	r3, #3
 80052a4:	e0f1      	b.n	800548a <USBD_DFU_EP0_TxReady+0x218>
  }

  if (hdfu->dev_state == DFU_STATE_DNLOAD_BUSY)
 80052a6:	69fb      	ldr	r3, [r7, #28]
 80052a8:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 80052ac:	2b04      	cmp	r3, #4
 80052ae:	f040 80e0 	bne.w	8005472 <USBD_DFU_EP0_TxReady+0x200>
  {
    /* Decode the Special Command */
    if (hdfu->wblock_num == 0U)
 80052b2:	69fb      	ldr	r3, [r7, #28]
 80052b4:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	f040 8085 	bne.w	80053c8 <USBD_DFU_EP0_TxReady+0x156>
    {
      if (hdfu->wlength == 1U)
 80052be:	69fb      	ldr	r3, [r7, #28]
 80052c0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 80052c4:	2b01      	cmp	r3, #1
 80052c6:	f000 80b5 	beq.w	8005434 <USBD_DFU_EP0_TxReady+0x1c2>
            return (uint8_t)USBD_FAIL;
          }
        }
#endif /* USBD_DFU_VENDOR_CMD_ENABLED */
      }
      else if (hdfu->wlength == 5U)
 80052ca:	69fb      	ldr	r3, [r7, #28]
 80052cc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 80052d0:	2b05      	cmp	r3, #5
 80052d2:	d166      	bne.n	80053a2 <USBD_DFU_EP0_TxReady+0x130>
      {
        if (hdfu->buffer.d8[0] == DFU_CMD_SETADDRESSPOINTER)
 80052d4:	69fb      	ldr	r3, [r7, #28]
 80052d6:	781b      	ldrb	r3, [r3, #0]
 80052d8:	2b21      	cmp	r3, #33	@ 0x21
 80052da:	d124      	bne.n	8005326 <USBD_DFU_EP0_TxReady+0xb4>
            hdfu->dev_status[4] = hdfu->dev_state;
            return (uint8_t)USBD_FAIL;
          }
#endif /* USBD_DFU_VENDOR_CHECK_ENABLED */

          hdfu->data_ptr = hdfu->buffer.d8[1];
 80052dc:	69fb      	ldr	r3, [r7, #28]
 80052de:	785b      	ldrb	r3, [r3, #1]
 80052e0:	461a      	mov	r2, r3
 80052e2:	69fb      	ldr	r3, [r7, #28]
 80052e4:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
          hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[2] << 8;
 80052e8:	69fb      	ldr	r3, [r7, #28]
 80052ea:	f8d3 2408 	ldr.w	r2, [r3, #1032]	@ 0x408
 80052ee:	69fb      	ldr	r3, [r7, #28]
 80052f0:	789b      	ldrb	r3, [r3, #2]
 80052f2:	021b      	lsls	r3, r3, #8
 80052f4:	441a      	add	r2, r3
 80052f6:	69fb      	ldr	r3, [r7, #28]
 80052f8:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
          hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[3] << 16;
 80052fc:	69fb      	ldr	r3, [r7, #28]
 80052fe:	f8d3 2408 	ldr.w	r2, [r3, #1032]	@ 0x408
 8005302:	69fb      	ldr	r3, [r7, #28]
 8005304:	78db      	ldrb	r3, [r3, #3]
 8005306:	041b      	lsls	r3, r3, #16
 8005308:	441a      	add	r2, r3
 800530a:	69fb      	ldr	r3, [r7, #28]
 800530c:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
          hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[4] << 24;
 8005310:	69fb      	ldr	r3, [r7, #28]
 8005312:	f8d3 2408 	ldr.w	r2, [r3, #1032]	@ 0x408
 8005316:	69fb      	ldr	r3, [r7, #28]
 8005318:	791b      	ldrb	r3, [r3, #4]
 800531a:	061b      	lsls	r3, r3, #24
 800531c:	441a      	add	r2, r3
 800531e:	69fb      	ldr	r3, [r7, #28]
 8005320:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
 8005324:	e086      	b.n	8005434 <USBD_DFU_EP0_TxReady+0x1c2>
        }
        else if (hdfu->buffer.d8[0] == DFU_CMD_ERASE)
 8005326:	69fb      	ldr	r3, [r7, #28]
 8005328:	781b      	ldrb	r3, [r3, #0]
 800532a:	2b41      	cmp	r3, #65	@ 0x41
 800532c:	d137      	bne.n	800539e <USBD_DFU_EP0_TxReady+0x12c>
            hdfu->dev_status[4] = hdfu->dev_state;
            return (uint8_t)USBD_FAIL;
          }
#endif /* USBD_DFU_VENDOR_CHECK_ENABLED */

          app_addr_ptr = hdfu->buffer.d8[1];
 800532e:	69fb      	ldr	r3, [r7, #28]
 8005330:	785b      	ldrb	r3, [r3, #1]
 8005332:	613b      	str	r3, [r7, #16]
          app_addr_ptr += (uint32_t)hdfu->buffer.d8[2] << 8;
 8005334:	69fb      	ldr	r3, [r7, #28]
 8005336:	789b      	ldrb	r3, [r3, #2]
 8005338:	021b      	lsls	r3, r3, #8
 800533a:	693a      	ldr	r2, [r7, #16]
 800533c:	4413      	add	r3, r2
 800533e:	613b      	str	r3, [r7, #16]
          app_addr_ptr += (uint32_t)hdfu->buffer.d8[3] << 16;
 8005340:	69fb      	ldr	r3, [r7, #28]
 8005342:	78db      	ldrb	r3, [r3, #3]
 8005344:	041b      	lsls	r3, r3, #16
 8005346:	693a      	ldr	r2, [r7, #16]
 8005348:	4413      	add	r3, r2
 800534a:	613b      	str	r3, [r7, #16]
          app_addr_ptr += (uint32_t)hdfu->buffer.d8[4] << 24;
 800534c:	69fb      	ldr	r3, [r7, #28]
 800534e:	791b      	ldrb	r3, [r3, #4]
 8005350:	061b      	lsls	r3, r3, #24
 8005352:	693a      	ldr	r2, [r7, #16]
 8005354:	4413      	add	r3, r2
 8005356:	613b      	str	r3, [r7, #16]

          if (DfuInterface->Erase(app_addr_ptr) != USBD_OK)
 8005358:	69bb      	ldr	r3, [r7, #24]
 800535a:	68db      	ldr	r3, [r3, #12]
 800535c:	6938      	ldr	r0, [r7, #16]
 800535e:	4798      	blx	r3
 8005360:	4603      	mov	r3, r0
 8005362:	2b00      	cmp	r3, #0
 8005364:	d066      	beq.n	8005434 <USBD_DFU_EP0_TxReady+0x1c2>
          {
            /* Update the state machine */
            hdfu->dev_state = DFU_STATE_ERROR;
 8005366:	69fb      	ldr	r3, [r7, #28]
 8005368:	220a      	movs	r2, #10
 800536a:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
            hdfu->dev_status[0] = DFU_ERROR_VENDOR;
 800536e:	69fb      	ldr	r3, [r7, #28]
 8005370:	220b      	movs	r2, #11
 8005372:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
            hdfu->dev_status[1] = 0U;
 8005376:	69fb      	ldr	r3, [r7, #28]
 8005378:	2200      	movs	r2, #0
 800537a:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
            hdfu->dev_status[2] = 0U;
 800537e:	69fb      	ldr	r3, [r7, #28]
 8005380:	2200      	movs	r2, #0
 8005382:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
            hdfu->dev_status[3] = 0U;
 8005386:	69fb      	ldr	r3, [r7, #28]
 8005388:	2200      	movs	r2, #0
 800538a:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
            hdfu->dev_status[4] = hdfu->dev_state;
 800538e:	69fb      	ldr	r3, [r7, #28]
 8005390:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8005394:	69fb      	ldr	r3, [r7, #28]
 8005396:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
            return (uint8_t)USBD_FAIL;
 800539a:	2303      	movs	r3, #3
 800539c:	e075      	b.n	800548a <USBD_DFU_EP0_TxReady+0x218>
          }
        }
#else
        else
        {
          return (uint8_t)USBD_FAIL;
 800539e:	2303      	movs	r3, #3
 80053a0:	e073      	b.n	800548a <USBD_DFU_EP0_TxReady+0x218>
          req.wLength = 1U;
          USBD_CtlError(pdev, &req);
        }
#else
        /* Reset the global length and block number */
        hdfu->wlength = 0U;
 80053a2:	69fb      	ldr	r3, [r7, #28]
 80053a4:	2200      	movs	r2, #0
 80053a6:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
        hdfu->wblock_num = 0U;
 80053aa:	69fb      	ldr	r3, [r7, #28]
 80053ac:	2200      	movs	r2, #0
 80053ae:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400

        /* Call the error management function (command will be NAKed) */
        req.bmRequest = 0U;
 80053b2:	2300      	movs	r3, #0
 80053b4:	723b      	strb	r3, [r7, #8]
        req.wLength = 1U;
 80053b6:	2301      	movs	r3, #1
 80053b8:	81fb      	strh	r3, [r7, #14]
        USBD_CtlError(pdev, &req);
 80053ba:	f107 0308 	add.w	r3, r7, #8
 80053be:	4619      	mov	r1, r3
 80053c0:	6878      	ldr	r0, [r7, #4]
 80053c2:	f001 fefa 	bl	80071ba <USBD_CtlError>
 80053c6:	e035      	b.n	8005434 <USBD_DFU_EP0_TxReady+0x1c2>
      }
    }
    /* Regular Download Command */
    else
    {
      if (hdfu->wblock_num > 1U)
 80053c8:	69fb      	ldr	r3, [r7, #28]
 80053ca:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 80053ce:	2b01      	cmp	r3, #1
 80053d0:	d930      	bls.n	8005434 <USBD_DFU_EP0_TxReady+0x1c2>
          return (uint8_t)USBD_FAIL;
        }
#endif /* USBD_DFU_VENDOR_CHECK_ENABLED */

        /* Decode the required address */
        addr = ((hdfu->wblock_num - 2U) * USBD_DFU_XFER_SIZE) + hdfu->data_ptr;
 80053d2:	69fb      	ldr	r3, [r7, #28]
 80053d4:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 80053d8:	3b02      	subs	r3, #2
 80053da:	029a      	lsls	r2, r3, #10
 80053dc:	69fb      	ldr	r3, [r7, #28]
 80053de:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 80053e2:	4413      	add	r3, r2
 80053e4:	617b      	str	r3, [r7, #20]

        /* Perform the write operation */
        if (DfuInterface->Write(hdfu->buffer.d8, (uint8_t *)addr, hdfu->wlength) != USBD_OK)
 80053e6:	69bb      	ldr	r3, [r7, #24]
 80053e8:	691b      	ldr	r3, [r3, #16]
 80053ea:	69f8      	ldr	r0, [r7, #28]
 80053ec:	6979      	ldr	r1, [r7, #20]
 80053ee:	69fa      	ldr	r2, [r7, #28]
 80053f0:	f8d2 2404 	ldr.w	r2, [r2, #1028]	@ 0x404
 80053f4:	4798      	blx	r3
 80053f6:	4603      	mov	r3, r0
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d01b      	beq.n	8005434 <USBD_DFU_EP0_TxReady+0x1c2>
        {
          /* Update the state machine */
          hdfu->dev_state = DFU_STATE_ERROR;
 80053fc:	69fb      	ldr	r3, [r7, #28]
 80053fe:	220a      	movs	r2, #10
 8005400:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
          hdfu->dev_status[0] = DFU_ERROR_VENDOR;
 8005404:	69fb      	ldr	r3, [r7, #28]
 8005406:	220b      	movs	r2, #11
 8005408:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
          hdfu->dev_status[1] = 0U;
 800540c:	69fb      	ldr	r3, [r7, #28]
 800540e:	2200      	movs	r2, #0
 8005410:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
          hdfu->dev_status[2] = 0U;
 8005414:	69fb      	ldr	r3, [r7, #28]
 8005416:	2200      	movs	r2, #0
 8005418:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
          hdfu->dev_status[3] = 0U;
 800541c:	69fb      	ldr	r3, [r7, #28]
 800541e:	2200      	movs	r2, #0
 8005420:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
          hdfu->dev_status[4] = hdfu->dev_state;
 8005424:	69fb      	ldr	r3, [r7, #28]
 8005426:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 800542a:	69fb      	ldr	r3, [r7, #28]
 800542c:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
          return (uint8_t)USBD_FAIL;
 8005430:	2303      	movs	r3, #3
 8005432:	e02a      	b.n	800548a <USBD_DFU_EP0_TxReady+0x218>
        }
      }
    }

    /* Reset the global length and block number */
    hdfu->wlength = 0U;
 8005434:	69fb      	ldr	r3, [r7, #28]
 8005436:	2200      	movs	r2, #0
 8005438:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
    hdfu->wblock_num = 0U;
 800543c:	69fb      	ldr	r3, [r7, #28]
 800543e:	2200      	movs	r2, #0
 8005440:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400

    /* Update the state machine */
    hdfu->dev_state =  DFU_STATE_DNLOAD_SYNC;
 8005444:	69fb      	ldr	r3, [r7, #28]
 8005446:	2203      	movs	r2, #3
 8005448:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

    hdfu->dev_status[1] = 0U;
 800544c:	69fb      	ldr	r3, [r7, #28]
 800544e:	2200      	movs	r2, #0
 8005450:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 8005454:	69fb      	ldr	r3, [r7, #28]
 8005456:	2200      	movs	r2, #0
 8005458:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U;
 800545c:	69fb      	ldr	r3, [r7, #28]
 800545e:	2200      	movs	r2, #0
 8005460:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state;
 8005464:	69fb      	ldr	r3, [r7, #28]
 8005466:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 800546a:	69fb      	ldr	r3, [r7, #28]
 800546c:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
 8005470:	e00a      	b.n	8005488 <USBD_DFU_EP0_TxReady+0x216>
  }
  else if (hdfu->dev_state == DFU_STATE_MANIFEST)/* Manifestation in progress */
 8005472:	69fb      	ldr	r3, [r7, #28]
 8005474:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8005478:	2b07      	cmp	r3, #7
 800547a:	d103      	bne.n	8005484 <USBD_DFU_EP0_TxReady+0x212>
  {
    /* Start leaving DFU mode */
    DFU_Leave(pdev);
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	f000 fbe6 	bl	8005c4e <DFU_Leave>
 8005482:	e001      	b.n	8005488 <USBD_DFU_EP0_TxReady+0x216>
  }
  else
  {
    return (uint8_t)USBD_FAIL;
 8005484:	2303      	movs	r3, #3
 8005486:	e000      	b.n	800548a <USBD_DFU_EP0_TxReady+0x218>
  }

  return (uint8_t)USBD_OK;
 8005488:	2300      	movs	r3, #0
}
 800548a:	4618      	mov	r0, r3
 800548c:	3720      	adds	r7, #32
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}

08005492 <USBD_DFU_SOF>:
  *         handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_DFU_SOF(USBD_HandleTypeDef *pdev)
{
 8005492:	b480      	push	{r7}
 8005494:	b083      	sub	sp, #12
 8005496:	af00      	add	r7, sp, #0
 8005498:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  return (uint8_t)USBD_OK;
 800549a:	2300      	movs	r3, #0
}
 800549c:	4618      	mov	r0, r3
 800549e:	370c      	adds	r7, #12
 80054a0:	46bd      	mov	sp, r7
 80054a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a6:	4770      	bx	lr

080054a8 <USBD_DFU_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_DFU_GetDeviceQualifierDesc(uint16_t *length)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b083      	sub	sp, #12
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_DFU_DeviceQualifierDesc);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	220a      	movs	r2, #10
 80054b4:	801a      	strh	r2, [r3, #0]

  return USBD_DFU_DeviceQualifierDesc;
 80054b6:	4b03      	ldr	r3, [pc, #12]	@ (80054c4 <USBD_DFU_GetDeviceQualifierDesc+0x1c>)
}
 80054b8:	4618      	mov	r0, r3
 80054ba:	370c      	adds	r7, #12
 80054bc:	46bd      	mov	sp, r7
 80054be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c2:	4770      	bx	lr
 80054c4:	20000084 	.word	0x20000084

080054c8 <USBD_DFU_GetUsrStringDesc>:
  * @param  length : pointer data length
  * @retval pointer to the descriptor table or NULL if the descriptor is not supported.
  */
#if (USBD_SUPPORT_USER_STRING_DESC == 1U)
static uint8_t *USBD_DFU_GetUsrStringDesc(USBD_HandleTypeDef *pdev, uint8_t index, uint16_t *length)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b086      	sub	sp, #24
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	60f8      	str	r0, [r7, #12]
 80054d0:	460b      	mov	r3, r1
 80054d2:	607a      	str	r2, [r7, #4]
 80054d4:	72fb      	strb	r3, [r7, #11]
  static uint8_t USBD_StrDesc[255];
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId];
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80054dc:	68fa      	ldr	r2, [r7, #12]
 80054de:	33b0      	adds	r3, #176	@ 0xb0
 80054e0:	009b      	lsls	r3, r3, #2
 80054e2:	4413      	add	r3, r2
 80054e4:	685b      	ldr	r3, [r3, #4]
 80054e6:	617b      	str	r3, [r7, #20]

  /* Check if the requested string interface is supported */
  if (index <= (USBD_IDX_INTERFACE_STR + USBD_DFU_MAX_ITF_NUM))
 80054e8:	7afb      	ldrb	r3, [r7, #11]
 80054ea:	2b06      	cmp	r3, #6
 80054ec:	d808      	bhi.n	8005500 <USBD_DFU_GetUsrStringDesc+0x38>
  {
    USBD_GetString((uint8_t *)DfuInterface->pStrDesc, USBD_StrDesc, length);
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	687a      	ldr	r2, [r7, #4]
 80054f4:	4906      	ldr	r1, [pc, #24]	@ (8005510 <USBD_DFU_GetUsrStringDesc+0x48>)
 80054f6:	4618      	mov	r0, r3
 80054f8:	f001 fe70 	bl	80071dc <USBD_GetString>
    return USBD_StrDesc;
 80054fc:	4b04      	ldr	r3, [pc, #16]	@ (8005510 <USBD_DFU_GetUsrStringDesc+0x48>)
 80054fe:	e003      	b.n	8005508 <USBD_DFU_GetUsrStringDesc+0x40>
  }
  else
  {
    /* Not supported Interface Descriptor index */
    *length = 0U;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2200      	movs	r2, #0
 8005504:	801a      	strh	r2, [r3, #0]
    return NULL;
 8005506:	2300      	movs	r3, #0
  }
}
 8005508:	4618      	mov	r0, r3
 800550a:	3718      	adds	r7, #24
 800550c:	46bd      	mov	sp, r7
 800550e:	bd80      	pop	{r7, pc}
 8005510:	2000013c 	.word	0x2000013c

08005514 <USBD_DFU_RegisterMedia>:
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_DFU_RegisterMedia(USBD_HandleTypeDef *pdev,
                               USBD_DFU_MediaTypeDef *fops)
{
 8005514:	b480      	push	{r7}
 8005516:	b083      	sub	sp, #12
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
 800551c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d101      	bne.n	8005528 <USBD_DFU_RegisterMedia+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005524:	2303      	movs	r3, #3
 8005526:	e009      	b.n	800553c <USBD_DFU_RegisterMedia+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800552e:	687a      	ldr	r2, [r7, #4]
 8005530:	33b0      	adds	r3, #176	@ 0xb0
 8005532:	009b      	lsls	r3, r3, #2
 8005534:	4413      	add	r3, r2
 8005536:	683a      	ldr	r2, [r7, #0]
 8005538:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800553a:	2300      	movs	r3, #0
}
 800553c:	4618      	mov	r0, r3
 800553e:	370c      	adds	r7, #12
 8005540:	46bd      	mov	sp, r7
 8005542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005546:	4770      	bx	lr

08005548 <DFU_Detach>:
  * @param  pdev: device instance
  * @param  req: pointer to the request structure.
  * @retval None.
  */
static void DFU_Detach(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b084      	sub	sp, #16
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
 8005550:	6039      	str	r1, [r7, #0]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	32b0      	adds	r2, #176	@ 0xb0
 800555c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005560:	60fb      	str	r3, [r7, #12]
  USBD_DFUFuncDescTypeDef *pDfuFunc = (USBD_DFUFuncDescTypeDef *)USBD_DFU_GetDfuFuncDesc(pdev->pConfDesc);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8005568:	4618      	mov	r0, r3
 800556a:	f000 fbd5 	bl	8005d18 <USBD_DFU_GetDfuFuncDesc>
 800556e:	60b8      	str	r0, [r7, #8]

  if ((hdfu == NULL) || (pDfuFunc == NULL))
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d054      	beq.n	8005620 <DFU_Detach+0xd8>
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d051      	beq.n	8005620 <DFU_Detach+0xd8>
  {
    return;
  }

  if ((hdfu->dev_state == DFU_STATE_IDLE) ||
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8005582:	2b02      	cmp	r3, #2
 8005584:	d013      	beq.n	80055ae <DFU_Detach+0x66>
      (hdfu->dev_state == DFU_STATE_DNLOAD_SYNC) ||
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
  if ((hdfu->dev_state == DFU_STATE_IDLE) ||
 800558c:	2b03      	cmp	r3, #3
 800558e:	d00e      	beq.n	80055ae <DFU_Detach+0x66>
      (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) ||
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
      (hdfu->dev_state == DFU_STATE_DNLOAD_SYNC) ||
 8005596:	2b05      	cmp	r3, #5
 8005598:	d009      	beq.n	80055ae <DFU_Detach+0x66>
      (hdfu->dev_state == DFU_STATE_MANIFEST_SYNC) ||
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
      (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) ||
 80055a0:	2b06      	cmp	r3, #6
 80055a2:	d004      	beq.n	80055ae <DFU_Detach+0x66>
      (hdfu->dev_state == DFU_STATE_UPLOAD_IDLE))
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
      (hdfu->dev_state == DFU_STATE_MANIFEST_SYNC) ||
 80055aa:	2b09      	cmp	r3, #9
 80055ac:	d125      	bne.n	80055fa <DFU_Detach+0xb2>
  {
    /* Update the state machine */
    hdfu->dev_state = DFU_STATE_IDLE;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	2202      	movs	r2, #2
 80055b2:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
    hdfu->dev_status[0] = DFU_ERROR_NONE;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	2200      	movs	r2, #0
 80055ba:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
    hdfu->dev_status[1] = 0U;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	2200      	movs	r2, #0
 80055c2:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2200      	movs	r2, #0
 80055ca:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U; /*bwPollTimeout=0ms*/
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2200      	movs	r2, #0
 80055d2:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    hdfu->dev_status[5] = 0U; /*iString*/
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2200      	movs	r2, #0
 80055e6:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
    hdfu->wblock_num = 0U;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2200      	movs	r2, #0
 80055ee:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
    hdfu->wlength = 0U;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	2200      	movs	r2, #0
 80055f6:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
  }

  /* Check the detach capability in the DFU functional descriptor */
  if ((pDfuFunc->bmAttributes & DFU_DETACH_MASK) != 0U)
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	789b      	ldrb	r3, [r3, #2]
 80055fe:	f003 0308 	and.w	r3, r3, #8
 8005602:	2b00      	cmp	r3, #0
 8005604:	d006      	beq.n	8005614 <DFU_Detach+0xcc>
  {
    /* Perform an Attach-Detach operation on USB bus */
    (void)USBD_Stop(pdev);
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f000 fc26 	bl	8005e58 <USBD_Stop>
    (void)USBD_Start(pdev);
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	f000 fc17 	bl	8005e40 <USBD_Start>
 8005612:	e006      	b.n	8005622 <DFU_Detach+0xda>
  }
  else
  {
    /* Wait for the period of time specified in Detach request */
    USBD_Delay((uint32_t)req->wValue);
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	885b      	ldrh	r3, [r3, #2]
 8005618:	4618      	mov	r0, r3
 800561a:	f7fb fa67 	bl	8000aec <HAL_Delay>
 800561e:	e000      	b.n	8005622 <DFU_Detach+0xda>
    return;
 8005620:	bf00      	nop
  }
}
 8005622:	3710      	adds	r7, #16
 8005624:	46bd      	mov	sp, r7
 8005626:	bd80      	pop	{r7, pc}

08005628 <DFU_Download>:
  * @param  pdev: device instance
  * @param  req: pointer to the request structure
  * @retval None
  */
static void DFU_Download(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b084      	sub	sp, #16
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
 8005630:	6039      	str	r1, [r7, #0]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	32b0      	adds	r2, #176	@ 0xb0
 800563c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005640:	60fb      	str	r3, [r7, #12]
#if (USBD_DFU_VENDOR_CHECK_ENABLED == 1U)
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId];
  uint32_t VendorStatus = 0U;
#endif /* USBD_DFU_VENDOR_CHECK_ENABLED */

  if (hdfu == NULL)
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d061      	beq.n	800570c <DFU_Download+0xe4>
  {
    return;
  }

  /* Data setup request */
  if (req->wLength > 0U)
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	88db      	ldrh	r3, [r3, #6]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d033      	beq.n	80056b8 <DFU_Download+0x90>
  {
    if ((hdfu->dev_state == DFU_STATE_IDLE) || (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE))
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8005656:	2b02      	cmp	r3, #2
 8005658:	d004      	beq.n	8005664 <DFU_Download+0x3c>
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8005660:	2b05      	cmp	r3, #5
 8005662:	d124      	bne.n	80056ae <DFU_Download+0x86>
    {
      /* Update the global length and block number */
      hdfu->wblock_num = req->wValue;
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	885b      	ldrh	r3, [r3, #2]
 8005668:	461a      	mov	r2, r3
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
      hdfu->wlength = MIN(req->wLength, USBD_DFU_XFER_SIZE);
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	88db      	ldrh	r3, [r3, #6]
 8005674:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005678:	bf28      	it	cs
 800567a:	f44f 6380 	movcs.w	r3, #1024	@ 0x400
 800567e:	b29b      	uxth	r3, r3
 8005680:	461a      	mov	r2, r3
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404

      /* Update the state machine */
      hdfu->dev_state = DFU_STATE_DNLOAD_SYNC;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	2203      	movs	r2, #3
 800568c:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
      hdfu->dev_status[4] = hdfu->dev_state;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

      /* Prepare the reception of the buffer over EP0 */
      (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hdfu->buffer.d8, hdfu->wlength);
 800569c:	68f9      	ldr	r1, [r7, #12]
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 80056a4:	461a      	mov	r2, r3
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f001 fe33 	bl	8007312 <USBD_CtlPrepareRx>
 80056ac:	e02f      	b.n	800570e <DFU_Download+0xe6>
    }
    /* Unsupported state */
    else
    {
      /* Call the error management function (command will be NAKed */
      USBD_CtlError(pdev, req);
 80056ae:	6839      	ldr	r1, [r7, #0]
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	f001 fd82 	bl	80071ba <USBD_CtlError>
 80056b6:	e02a      	b.n	800570e <DFU_Download+0xe6>
  }
  /* 0 Data DNLOAD request */
  else
  {
    /* End of DNLOAD operation */
    if ((hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) || (hdfu->dev_state == DFU_STATE_IDLE))
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 80056be:	2b05      	cmp	r3, #5
 80056c0:	d004      	beq.n	80056cc <DFU_Download+0xa4>
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 80056c8:	2b02      	cmp	r3, #2
 80056ca:	d11a      	bne.n	8005702 <DFU_Download+0xda>
        hdfu->dev_status[4] = hdfu->dev_state;
      }
      else
#endif /* USBD_DFU_VENDOR_CHECK_ENABLED */
      {
        hdfu->manif_state = DFU_MANIFEST_IN_PROGRESS;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2201      	movs	r2, #1
 80056d0:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
        hdfu->dev_state = DFU_STATE_MANIFEST_SYNC;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	2206      	movs	r2, #6
 80056d8:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
        hdfu->dev_status[1] = 0U;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2200      	movs	r2, #0
 80056e0:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2200      	movs	r2, #0
 80056e8:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2200      	movs	r2, #0
 80056f0:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
 8005700:	e005      	b.n	800570e <DFU_Download+0xe6>
      }
    }
    else
    {
      /* Call the error management function (command will be NAKed */
      USBD_CtlError(pdev, req);
 8005702:	6839      	ldr	r1, [r7, #0]
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	f001 fd58 	bl	80071ba <USBD_CtlError>
 800570a:	e000      	b.n	800570e <DFU_Download+0xe6>
    return;
 800570c:	bf00      	nop
    }
  }
}
 800570e:	3710      	adds	r7, #16
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}

08005714 <DFU_Upload>:
  * @param  pdev: instance
  * @param  req: pointer to the request structure
  * @retval status
  */
static void DFU_Upload(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b088      	sub	sp, #32
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
 800571c:	6039      	str	r1, [r7, #0]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	32b0      	adds	r2, #176	@ 0xb0
 8005728:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800572c:	61fb      	str	r3, [r7, #28]
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId];
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005734:	687a      	ldr	r2, [r7, #4]
 8005736:	33b0      	adds	r3, #176	@ 0xb0
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	4413      	add	r3, r2
 800573c:	685b      	ldr	r3, [r3, #4]
 800573e:	61bb      	str	r3, [r7, #24]
  uint8_t VendorCmdLength = 0U;
  uint8_t VendorCmdBuffer[DFU_VENDOR_CMD_MAX];
  uint8_t idx;
#endif /* USBD_DFU_VENDOR_CMD_ENABLED */

  if (hdfu == NULL)
 8005740:	69fb      	ldr	r3, [r7, #28]
 8005742:	2b00      	cmp	r3, #0
 8005744:	f000 80ea 	beq.w	800591c <DFU_Upload+0x208>
  {
    return;
  }

  /* Data setup request */
  if (req->wLength > 0U)
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	88db      	ldrh	r3, [r3, #6]
 800574c:	2b00      	cmp	r3, #0
 800574e:	f000 80ce 	beq.w	80058ee <DFU_Upload+0x1da>
  {
    if ((hdfu->dev_state == DFU_STATE_IDLE) || (hdfu->dev_state == DFU_STATE_UPLOAD_IDLE))
 8005752:	69fb      	ldr	r3, [r7, #28]
 8005754:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8005758:	2b02      	cmp	r3, #2
 800575a:	d005      	beq.n	8005768 <DFU_Upload+0x54>
 800575c:	69fb      	ldr	r3, [r7, #28]
 800575e:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8005762:	2b09      	cmp	r3, #9
 8005764:	f040 80b6 	bne.w	80058d4 <DFU_Upload+0x1c0>
    {
      /* Update the global length and block number */
      hdfu->wblock_num = req->wValue;
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	885b      	ldrh	r3, [r3, #2]
 800576c:	461a      	mov	r2, r3
 800576e:	69fb      	ldr	r3, [r7, #28]
 8005770:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
      hdfu->wlength = MIN(req->wLength, USBD_DFU_XFER_SIZE);
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	88db      	ldrh	r3, [r3, #6]
 8005778:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800577c:	bf28      	it	cs
 800577e:	f44f 6380 	movcs.w	r3, #1024	@ 0x400
 8005782:	b29b      	uxth	r3, r3
 8005784:	461a      	mov	r2, r3
 8005786:	69fb      	ldr	r3, [r7, #28]
 8005788:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404

      /* DFU Get Command */
      if (hdfu->wblock_num == 0U)
 800578c:	69fb      	ldr	r3, [r7, #28]
 800578e:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 8005792:	2b00      	cmp	r3, #0
 8005794:	d12e      	bne.n	80057f4 <DFU_Upload+0xe0>
      {
        /* Update the state machine */
        hdfu->dev_state = (hdfu->wlength > 3U) ? DFU_STATE_IDLE : DFU_STATE_UPLOAD_IDLE;
 8005796:	69fb      	ldr	r3, [r7, #28]
 8005798:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 800579c:	2b03      	cmp	r3, #3
 800579e:	d901      	bls.n	80057a4 <DFU_Upload+0x90>
 80057a0:	2202      	movs	r2, #2
 80057a2:	e000      	b.n	80057a6 <DFU_Upload+0x92>
 80057a4:	2209      	movs	r2, #9
 80057a6:	69fb      	ldr	r3, [r7, #28]
 80057a8:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

        hdfu->dev_status[1] = 0U;
 80057ac:	69fb      	ldr	r3, [r7, #28]
 80057ae:	2200      	movs	r2, #0
 80057b0:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 80057b4:	69fb      	ldr	r3, [r7, #28]
 80057b6:	2200      	movs	r2, #0
 80057b8:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 80057bc:	69fb      	ldr	r3, [r7, #28]
 80057be:	2200      	movs	r2, #0
 80057c0:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 80057c4:	69fb      	ldr	r3, [r7, #28]
 80057c6:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 80057ca:	69fb      	ldr	r3, [r7, #28]
 80057cc:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

        /* Store the values of all supported commands */
        hdfu->buffer.d8[0] = DFU_CMD_GETCOMMANDS;
 80057d0:	69fb      	ldr	r3, [r7, #28]
 80057d2:	2200      	movs	r2, #0
 80057d4:	701a      	strb	r2, [r3, #0]
        hdfu->buffer.d8[1] = DFU_CMD_SETADDRESSPOINTER;
 80057d6:	69fb      	ldr	r3, [r7, #28]
 80057d8:	2221      	movs	r2, #33	@ 0x21
 80057da:	705a      	strb	r2, [r3, #1]
        hdfu->buffer.d8[2] = DFU_CMD_ERASE;
 80057dc:	69fb      	ldr	r3, [r7, #28]
 80057de:	2241      	movs	r2, #65	@ 0x41
 80057e0:	709a      	strb	r2, [r3, #2]

        CmdLength = 3U;
 80057e2:	2303      	movs	r3, #3
 80057e4:	60fb      	str	r3, [r7, #12]
          CmdLength += MIN(VendorCmdLength, DFU_VENDOR_CMD_MAX);
        }
#endif /* USBD_DFU_VENDOR_CMD_ENABLED */

        /* Send the status data over EP0 */
        (void)USBD_CtlSendData(pdev, (uint8_t *)(&(hdfu->buffer.d8[0])), CmdLength);
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	68fa      	ldr	r2, [r7, #12]
 80057ea:	4619      	mov	r1, r3
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	f001 fd61 	bl	80072b4 <USBD_CtlSendData>
      if (hdfu->wblock_num == 0U)
 80057f2:	e094      	b.n	800591e <DFU_Upload+0x20a>
      }
      else if (hdfu->wblock_num > 1U)
 80057f4:	69fb      	ldr	r3, [r7, #28]
 80057f6:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	d94f      	bls.n	800589e <DFU_Upload+0x18a>
      {
        hdfu->dev_state = DFU_STATE_UPLOAD_IDLE;
 80057fe:	69fb      	ldr	r3, [r7, #28]
 8005800:	2209      	movs	r2, #9
 8005802:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

        hdfu->dev_status[1] = 0U;
 8005806:	69fb      	ldr	r3, [r7, #28]
 8005808:	2200      	movs	r2, #0
 800580a:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 800580e:	69fb      	ldr	r3, [r7, #28]
 8005810:	2200      	movs	r2, #0
 8005812:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 8005816:	69fb      	ldr	r3, [r7, #28]
 8005818:	2200      	movs	r2, #0
 800581a:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 800581e:	69fb      	ldr	r3, [r7, #28]
 8005820:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8005824:	69fb      	ldr	r3, [r7, #28]
 8005826:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
        }

        if (VendorStatus == IS_DFU_PHY_ADDRESS)
#endif /* USBD_DFU_VENDOR_CMD_ENABLED */
        {
          addr = ((hdfu->wblock_num - 2U) * USBD_DFU_XFER_SIZE) + hdfu->data_ptr;
 800582a:	69fb      	ldr	r3, [r7, #28]
 800582c:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 8005830:	3b02      	subs	r3, #2
 8005832:	029a      	lsls	r2, r3, #10
 8005834:	69fb      	ldr	r3, [r7, #28]
 8005836:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 800583a:	4413      	add	r3, r2
 800583c:	617b      	str	r3, [r7, #20]

          /* Return the physical address where data are stored */
          phaddr = DfuInterface->Read((uint8_t *)addr, hdfu->buffer.d8, hdfu->wlength);
 800583e:	69bb      	ldr	r3, [r7, #24]
 8005840:	695b      	ldr	r3, [r3, #20]
 8005842:	6978      	ldr	r0, [r7, #20]
 8005844:	69f9      	ldr	r1, [r7, #28]
 8005846:	69fa      	ldr	r2, [r7, #28]
 8005848:	f8d2 2404 	ldr.w	r2, [r2, #1028]	@ 0x404
 800584c:	4798      	blx	r3
 800584e:	6138      	str	r0, [r7, #16]

          if (phaddr == NULL)
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d11a      	bne.n	800588c <DFU_Upload+0x178>
          {
            hdfu->dev_state = DFU_ERROR_STALLEDPKT;
 8005856:	69fb      	ldr	r3, [r7, #28]
 8005858:	220f      	movs	r2, #15
 800585a:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

            hdfu->dev_status[1] = 0U;
 800585e:	69fb      	ldr	r3, [r7, #28]
 8005860:	2200      	movs	r2, #0
 8005862:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
            hdfu->dev_status[2] = 0U;
 8005866:	69fb      	ldr	r3, [r7, #28]
 8005868:	2200      	movs	r2, #0
 800586a:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
            hdfu->dev_status[3] = 0U;
 800586e:	69fb      	ldr	r3, [r7, #28]
 8005870:	2200      	movs	r2, #0
 8005872:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
            hdfu->dev_status[4] = hdfu->dev_state;
 8005876:	69fb      	ldr	r3, [r7, #28]
 8005878:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 800587c:	69fb      	ldr	r3, [r7, #28]
 800587e:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

            /* Call the error management function (command will be NAKed) */
            USBD_CtlError(pdev, req);
 8005882:	6839      	ldr	r1, [r7, #0]
 8005884:	6878      	ldr	r0, [r7, #4]
 8005886:	f001 fc98 	bl	80071ba <USBD_CtlError>
      if (hdfu->wblock_num == 0U)
 800588a:	e048      	b.n	800591e <DFU_Upload+0x20a>
          }
          else
          {
            /* Send the status data over EP0 */
            (void)USBD_CtlSendData(pdev, phaddr, hdfu->wlength);
 800588c:	69fb      	ldr	r3, [r7, #28]
 800588e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8005892:	461a      	mov	r2, r3
 8005894:	6939      	ldr	r1, [r7, #16]
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f001 fd0c 	bl	80072b4 <USBD_CtlSendData>
      if (hdfu->wblock_num == 0U)
 800589c:	e03f      	b.n	800591e <DFU_Upload+0x20a>
          }
        }
      }
      else  /* unsupported hdfu->wblock_num */
      {
        hdfu->dev_state = DFU_ERROR_STALLEDPKT;
 800589e:	69fb      	ldr	r3, [r7, #28]
 80058a0:	220f      	movs	r2, #15
 80058a2:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

        hdfu->dev_status[1] = 0U;
 80058a6:	69fb      	ldr	r3, [r7, #28]
 80058a8:	2200      	movs	r2, #0
 80058aa:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 80058ae:	69fb      	ldr	r3, [r7, #28]
 80058b0:	2200      	movs	r2, #0
 80058b2:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 80058b6:	69fb      	ldr	r3, [r7, #28]
 80058b8:	2200      	movs	r2, #0
 80058ba:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 80058be:	69fb      	ldr	r3, [r7, #28]
 80058c0:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 80058c4:	69fb      	ldr	r3, [r7, #28]
 80058c6:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

        /* Call the error management function (command will be NAKed) */
        USBD_CtlError(pdev, req);
 80058ca:	6839      	ldr	r1, [r7, #0]
 80058cc:	6878      	ldr	r0, [r7, #4]
 80058ce:	f001 fc74 	bl	80071ba <USBD_CtlError>
      if (hdfu->wblock_num == 0U)
 80058d2:	e024      	b.n	800591e <DFU_Upload+0x20a>
      }
    }
    /* Unsupported state */
    else
    {
      hdfu->wlength = 0U;
 80058d4:	69fb      	ldr	r3, [r7, #28]
 80058d6:	2200      	movs	r2, #0
 80058d8:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
      hdfu->wblock_num = 0U;
 80058dc:	69fb      	ldr	r3, [r7, #28]
 80058de:	2200      	movs	r2, #0
 80058e0:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400

      /* Call the error management function (command will be NAKed) */
      USBD_CtlError(pdev, req);
 80058e4:	6839      	ldr	r1, [r7, #0]
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	f001 fc67 	bl	80071ba <USBD_CtlError>
 80058ec:	e017      	b.n	800591e <DFU_Upload+0x20a>
    }
  }
  /* No Data setup request */
  else
  {
    hdfu->dev_state = DFU_STATE_IDLE;
 80058ee:	69fb      	ldr	r3, [r7, #28]
 80058f0:	2202      	movs	r2, #2
 80058f2:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

    hdfu->dev_status[1] = 0U;
 80058f6:	69fb      	ldr	r3, [r7, #28]
 80058f8:	2200      	movs	r2, #0
 80058fa:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 80058fe:	69fb      	ldr	r3, [r7, #28]
 8005900:	2200      	movs	r2, #0
 8005902:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U;
 8005906:	69fb      	ldr	r3, [r7, #28]
 8005908:	2200      	movs	r2, #0
 800590a:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state;
 800590e:	69fb      	ldr	r3, [r7, #28]
 8005910:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8005914:	69fb      	ldr	r3, [r7, #28]
 8005916:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
 800591a:	e000      	b.n	800591e <DFU_Upload+0x20a>
    return;
 800591c:	bf00      	nop
  }
}
 800591e:	3720      	adds	r7, #32
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}

08005924 <DFU_GetStatus>:
  *         Handles the DFU GETSTATUS request.
  * @param  pdev: instance
  * @retval status
  */
static void DFU_GetStatus(USBD_HandleTypeDef *pdev)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b086      	sub	sp, #24
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	32b0      	adds	r2, #176	@ 0xb0
 8005936:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800593a:	617b      	str	r3, [r7, #20]
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId];
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005942:	687a      	ldr	r2, [r7, #4]
 8005944:	33b0      	adds	r3, #176	@ 0xb0
 8005946:	009b      	lsls	r3, r3, #2
 8005948:	4413      	add	r3, r2
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	613b      	str	r3, [r7, #16]
  USBD_DFUFuncDescTypeDef *pDfuFunc = (USBD_DFUFuncDescTypeDef *)USBD_DFU_GetDfuFuncDesc(pdev->pConfDesc);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8005954:	4618      	mov	r0, r3
 8005956:	f000 f9df 	bl	8005d18 <USBD_DFU_GetDfuFuncDesc>
 800595a:	60f8      	str	r0, [r7, #12]

  if ((hdfu == NULL) || (DfuInterface == NULL) || (pDfuFunc == NULL))
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	2b00      	cmp	r3, #0
 8005960:	f000 80a8 	beq.w	8005ab4 <DFU_GetStatus+0x190>
 8005964:	693b      	ldr	r3, [r7, #16]
 8005966:	2b00      	cmp	r3, #0
 8005968:	f000 80a4 	beq.w	8005ab4 <DFU_GetStatus+0x190>
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2b00      	cmp	r3, #0
 8005970:	f000 80a0 	beq.w	8005ab4 <DFU_GetStatus+0x190>
  {
    return;
  }

  switch (hdfu->dev_state)
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 800597a:	2b03      	cmp	r3, #3
 800597c:	d002      	beq.n	8005984 <DFU_GetStatus+0x60>
 800597e:	2b06      	cmp	r3, #6
 8005980:	d051      	beq.n	8005a26 <DFU_GetStatus+0x102>
        }
      }
      break;

    default:
      break;
 8005982:	e08e      	b.n	8005aa2 <DFU_GetStatus+0x17e>
      if (hdfu->wlength != 0U)
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 800598a:	2b00      	cmp	r3, #0
 800598c:	d034      	beq.n	80059f8 <DFU_GetStatus+0xd4>
        hdfu->dev_state = DFU_STATE_DNLOAD_BUSY;
 800598e:	697b      	ldr	r3, [r7, #20]
 8005990:	2204      	movs	r2, #4
 8005992:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
        hdfu->dev_status[1] = 0U;
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	2200      	movs	r2, #0
 800599a:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	2200      	movs	r2, #0
 80059a2:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 80059a6:	697b      	ldr	r3, [r7, #20]
 80059a8:	2200      	movs	r2, #0
 80059aa:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 80059ae:	697b      	ldr	r3, [r7, #20]
 80059b0:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
        if ((hdfu->wblock_num == 0U) && (hdfu->buffer.d8[0] == DFU_CMD_ERASE))
 80059ba:	697b      	ldr	r3, [r7, #20]
 80059bc:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d10e      	bne.n	80059e2 <DFU_GetStatus+0xbe>
 80059c4:	697b      	ldr	r3, [r7, #20]
 80059c6:	781b      	ldrb	r3, [r3, #0]
 80059c8:	2b41      	cmp	r3, #65	@ 0x41
 80059ca:	d10a      	bne.n	80059e2 <DFU_GetStatus+0xbe>
          DfuInterface->GetStatus(hdfu->data_ptr, DFU_MEDIA_ERASE, hdfu->dev_status);
 80059cc:	693b      	ldr	r3, [r7, #16]
 80059ce:	699b      	ldr	r3, [r3, #24]
 80059d0:	697a      	ldr	r2, [r7, #20]
 80059d2:	f8d2 0408 	ldr.w	r0, [r2, #1032]	@ 0x408
 80059d6:	697a      	ldr	r2, [r7, #20]
 80059d8:	f202 4214 	addw	r2, r2, #1044	@ 0x414
 80059dc:	2100      	movs	r1, #0
 80059de:	4798      	blx	r3
      break;
 80059e0:	e05f      	b.n	8005aa2 <DFU_GetStatus+0x17e>
          DfuInterface->GetStatus(hdfu->data_ptr, DFU_MEDIA_PROGRAM, hdfu->dev_status);
 80059e2:	693b      	ldr	r3, [r7, #16]
 80059e4:	699b      	ldr	r3, [r3, #24]
 80059e6:	697a      	ldr	r2, [r7, #20]
 80059e8:	f8d2 0408 	ldr.w	r0, [r2, #1032]	@ 0x408
 80059ec:	697a      	ldr	r2, [r7, #20]
 80059ee:	f202 4214 	addw	r2, r2, #1044	@ 0x414
 80059f2:	2101      	movs	r1, #1
 80059f4:	4798      	blx	r3
      break;
 80059f6:	e054      	b.n	8005aa2 <DFU_GetStatus+0x17e>
        hdfu->dev_state = DFU_STATE_DNLOAD_IDLE;
 80059f8:	697b      	ldr	r3, [r7, #20]
 80059fa:	2205      	movs	r2, #5
 80059fc:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
        hdfu->dev_status[1] = 0U;
 8005a00:	697b      	ldr	r3, [r7, #20]
 8005a02:	2200      	movs	r2, #0
 8005a04:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 8005a08:	697b      	ldr	r3, [r7, #20]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	2200      	movs	r2, #0
 8005a14:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8005a1e:	697b      	ldr	r3, [r7, #20]
 8005a20:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
      break;
 8005a24:	e03d      	b.n	8005aa2 <DFU_GetStatus+0x17e>
      if (hdfu->manif_state == DFU_MANIFEST_IN_PROGRESS)
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	f893 341d 	ldrb.w	r3, [r3, #1053]	@ 0x41d
 8005a2c:	2b01      	cmp	r3, #1
 8005a2e:	d116      	bne.n	8005a5e <DFU_GetStatus+0x13a>
        hdfu->dev_state = DFU_STATE_MANIFEST;
 8005a30:	697b      	ldr	r3, [r7, #20]
 8005a32:	2207      	movs	r2, #7
 8005a34:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
        hdfu->dev_status[1] = 1U;             /* bwPollTimeout = 1ms */
 8005a38:	697b      	ldr	r3, [r7, #20]
 8005a3a:	2201      	movs	r2, #1
 8005a3c:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	2200      	movs	r2, #0
 8005a44:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 8005a50:	697b      	ldr	r3, [r7, #20]
 8005a52:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
      break;
 8005a5c:	e020      	b.n	8005aa0 <DFU_GetStatus+0x17c>
        if ((hdfu->manif_state == DFU_MANIFEST_COMPLETE) &&
 8005a5e:	697b      	ldr	r3, [r7, #20]
 8005a60:	f893 341d 	ldrb.w	r3, [r3, #1053]	@ 0x41d
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d11b      	bne.n	8005aa0 <DFU_GetStatus+0x17c>
            ((pDfuFunc->bmAttributes & DFU_MANIFEST_MASK) != 0U))
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	789b      	ldrb	r3, [r3, #2]
 8005a6c:	f003 0304 	and.w	r3, r3, #4
        if ((hdfu->manif_state == DFU_MANIFEST_COMPLETE) &&
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d015      	beq.n	8005aa0 <DFU_GetStatus+0x17c>
          hdfu->dev_state = DFU_STATE_IDLE;
 8005a74:	697b      	ldr	r3, [r7, #20]
 8005a76:	2202      	movs	r2, #2
 8005a78:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
          hdfu->dev_status[1] = 0U;
 8005a7c:	697b      	ldr	r3, [r7, #20]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
          hdfu->dev_status[2] = 0U;
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	2200      	movs	r2, #0
 8005a88:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
          hdfu->dev_status[3] = 0U;
 8005a8c:	697b      	ldr	r3, [r7, #20]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
          hdfu->dev_status[4] = hdfu->dev_state;
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
      break;
 8005aa0:	bf00      	nop
  }

  /* Send the status data over EP0 */
  (void)USBD_CtlSendData(pdev, (uint8_t *)(&(hdfu->dev_status[0])), 6U);
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	f203 4314 	addw	r3, r3, #1044	@ 0x414
 8005aa8:	2206      	movs	r2, #6
 8005aaa:	4619      	mov	r1, r3
 8005aac:	6878      	ldr	r0, [r7, #4]
 8005aae:	f001 fc01 	bl	80072b4 <USBD_CtlSendData>
 8005ab2:	e000      	b.n	8005ab6 <DFU_GetStatus+0x192>
    return;
 8005ab4:	bf00      	nop
}
 8005ab6:	3718      	adds	r7, #24
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bd80      	pop	{r7, pc}

08005abc <DFU_ClearStatus>:
  *         Handles the DFU CLRSTATUS request.
  * @param  pdev: device instance
  * @retval status
  */
static void DFU_ClearStatus(USBD_HandleTypeDef *pdev)
{
 8005abc:	b480      	push	{r7}
 8005abe:	b085      	sub	sp, #20
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	32b0      	adds	r2, #176	@ 0xb0
 8005ace:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ad2:	60fb      	str	r3, [r7, #12]

  if (hdfu == NULL)
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d042      	beq.n	8005b60 <DFU_ClearStatus+0xa4>
  {
    return;
  }

  if (hdfu->dev_state == DFU_STATE_ERROR)
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8005ae0:	2b0a      	cmp	r3, #10
 8005ae2:	d11e      	bne.n	8005b22 <DFU_ClearStatus+0x66>
  {
    hdfu->dev_state = DFU_STATE_IDLE;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	2202      	movs	r2, #2
 8005ae8:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
    hdfu->dev_status[0] = DFU_ERROR_NONE; /* bStatus */
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	2200      	movs	r2, #0
 8005af0:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
    hdfu->dev_status[1] = 0U;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2200      	movs	r2, #0
 8005af8:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2200      	movs	r2, #0
 8005b00:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U; /* bwPollTimeout=0ms */
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2200      	movs	r2, #0
 8005b08:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state; /* bState */
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    hdfu->dev_status[5] = 0U; /* iString */
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
 8005b20:	e01f      	b.n	8005b62 <DFU_ClearStatus+0xa6>
  }
  else
  {
    /* State Error */
    hdfu->dev_state = DFU_STATE_ERROR;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	220a      	movs	r2, #10
 8005b26:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
    hdfu->dev_status[0] = DFU_ERROR_UNKNOWN; /* bStatus */
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	220e      	movs	r2, #14
 8005b2e:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
    hdfu->dev_status[1] = 0U;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2200      	movs	r2, #0
 8005b36:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U; /* bwPollTimeout=0ms */
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	2200      	movs	r2, #0
 8005b46:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state; /* bState */
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    hdfu->dev_status[5] = 0U; /* iString */
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
 8005b5e:	e000      	b.n	8005b62 <DFU_ClearStatus+0xa6>
    return;
 8005b60:	bf00      	nop
  }
}
 8005b62:	3714      	adds	r7, #20
 8005b64:	46bd      	mov	sp, r7
 8005b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6a:	4770      	bx	lr

08005b6c <DFU_GetState>:
  *         Handles the DFU GETSTATE request.
  * @param  pdev: device instance
  * @retval None
  */
static void DFU_GetState(USBD_HandleTypeDef *pdev)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b084      	sub	sp, #16
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	32b0      	adds	r2, #176	@ 0xb0
 8005b7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b82:	60fb      	str	r3, [r7, #12]

  if (hdfu == NULL)
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d008      	beq.n	8005b9c <DFU_GetState+0x30>
  {
    return;
  }

  /* Return the current state of the DFU interface */
  (void)USBD_CtlSendData(pdev, &hdfu->dev_state, 1U);
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8005b90:	2201      	movs	r2, #1
 8005b92:	4619      	mov	r1, r3
 8005b94:	6878      	ldr	r0, [r7, #4]
 8005b96:	f001 fb8d 	bl	80072b4 <USBD_CtlSendData>
 8005b9a:	e000      	b.n	8005b9e <DFU_GetState+0x32>
    return;
 8005b9c:	bf00      	nop
}
 8005b9e:	3710      	adds	r7, #16
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bd80      	pop	{r7, pc}

08005ba4 <DFU_Abort>:
  *         Handles the DFU ABORT request.
  * @param  pdev: device instance
  * @retval None
  */
static void DFU_Abort(USBD_HandleTypeDef *pdev)
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b085      	sub	sp, #20
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	32b0      	adds	r2, #176	@ 0xb0
 8005bb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005bba:	60fb      	str	r3, [r7, #12]

  if (hdfu == NULL)
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d03f      	beq.n	8005c42 <DFU_Abort+0x9e>
  {
    return;
  }

  if ((hdfu->dev_state == DFU_STATE_IDLE) ||
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8005bc8:	2b02      	cmp	r3, #2
 8005bca:	d013      	beq.n	8005bf4 <DFU_Abort+0x50>
      (hdfu->dev_state == DFU_STATE_DNLOAD_SYNC) ||
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
  if ((hdfu->dev_state == DFU_STATE_IDLE) ||
 8005bd2:	2b03      	cmp	r3, #3
 8005bd4:	d00e      	beq.n	8005bf4 <DFU_Abort+0x50>
      (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) ||
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
      (hdfu->dev_state == DFU_STATE_DNLOAD_SYNC) ||
 8005bdc:	2b05      	cmp	r3, #5
 8005bde:	d009      	beq.n	8005bf4 <DFU_Abort+0x50>
      (hdfu->dev_state == DFU_STATE_MANIFEST_SYNC) ||
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
      (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) ||
 8005be6:	2b06      	cmp	r3, #6
 8005be8:	d004      	beq.n	8005bf4 <DFU_Abort+0x50>
      (hdfu->dev_state == DFU_STATE_UPLOAD_IDLE))
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
      (hdfu->dev_state == DFU_STATE_MANIFEST_SYNC) ||
 8005bf0:	2b09      	cmp	r3, #9
 8005bf2:	d127      	bne.n	8005c44 <DFU_Abort+0xa0>
  {
    hdfu->dev_state = DFU_STATE_IDLE;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2202      	movs	r2, #2
 8005bf8:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
    hdfu->dev_status[0] = DFU_ERROR_NONE;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
    hdfu->dev_status[1] = 0U;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	2200      	movs	r2, #0
 8005c08:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U; /* bwPollTimeout=0ms */
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	2200      	movs	r2, #0
 8005c18:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    hdfu->dev_status[5] = 0U; /* iString */
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
    hdfu->wblock_num = 0U;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	2200      	movs	r2, #0
 8005c34:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
    hdfu->wlength = 0U;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
 8005c40:	e000      	b.n	8005c44 <DFU_Abort+0xa0>
    return;
 8005c42:	bf00      	nop
  }
}
 8005c44:	3714      	adds	r7, #20
 8005c46:	46bd      	mov	sp, r7
 8005c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4c:	4770      	bx	lr

08005c4e <DFU_Leave>:
  *         and resets device to jump to user loaded code).
  * @param  pdev: device instance
  * @retval None
  */
static void DFU_Leave(USBD_HandleTypeDef *pdev)
{
 8005c4e:	b580      	push	{r7, lr}
 8005c50:	b086      	sub	sp, #24
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	6078      	str	r0, [r7, #4]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	32b0      	adds	r2, #176	@ 0xb0
 8005c60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c64:	617b      	str	r3, [r7, #20]
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId];
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005c6c:	687a      	ldr	r2, [r7, #4]
 8005c6e:	33b0      	adds	r3, #176	@ 0xb0
 8005c70:	009b      	lsls	r3, r3, #2
 8005c72:	4413      	add	r3, r2
 8005c74:	685b      	ldr	r3, [r3, #4]
 8005c76:	613b      	str	r3, [r7, #16]
  USBD_DFUFuncDescTypeDef *pDfuFunc = (USBD_DFUFuncDescTypeDef *)USBD_DFU_GetDfuFuncDesc(pdev->pConfDesc);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8005c7e:	4618      	mov	r0, r3
 8005c80:	f000 f84a 	bl	8005d18 <USBD_DFU_GetDfuFuncDesc>
 8005c84:	60f8      	str	r0, [r7, #12]

  if ((hdfu == NULL) || (DfuInterface == NULL) || (pDfuFunc == NULL))
 8005c86:	697b      	ldr	r3, [r7, #20]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d041      	beq.n	8005d10 <DFU_Leave+0xc2>
 8005c8c:	693b      	ldr	r3, [r7, #16]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d03e      	beq.n	8005d10 <DFU_Leave+0xc2>
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d03b      	beq.n	8005d10 <DFU_Leave+0xc2>
  {
    return;
  }

  hdfu->manif_state = DFU_MANIFEST_COMPLETE;
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d

  if ((pDfuFunc->bmAttributes & DFU_MANIFEST_MASK) != 0U)
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	789b      	ldrb	r3, [r3, #2]
 8005ca4:	f003 0304 	and.w	r3, r3, #4
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d016      	beq.n	8005cda <DFU_Leave+0x8c>
  {
    hdfu->dev_state = DFU_STATE_MANIFEST_SYNC;
 8005cac:	697b      	ldr	r3, [r7, #20]
 8005cae:	2206      	movs	r2, #6
 8005cb0:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

    hdfu->dev_status[1] = 0U;
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 8005cbc:	697b      	ldr	r3, [r7, #20]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U;
 8005cc4:	697b      	ldr	r3, [r7, #20]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state;
 8005ccc:	697b      	ldr	r3, [r7, #20]
 8005cce:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8005cd2:	697b      	ldr	r3, [r7, #20]
 8005cd4:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    return;
 8005cd8:	e01b      	b.n	8005d12 <DFU_Leave+0xc4>
  }
  else
  {
    hdfu->dev_state = DFU_STATE_MANIFEST_WAIT_RESET;
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	2208      	movs	r2, #8
 8005cde:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

    hdfu->dev_status[1] = 0U;
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 8005cea:	697b      	ldr	r3, [r7, #20]
 8005cec:	2200      	movs	r2, #0
 8005cee:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U;
 8005cf2:	697b      	ldr	r3, [r7, #20]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state;
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8005d00:	697b      	ldr	r3, [r7, #20]
 8005d02:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

    /* Disconnect the USB device */
    (void)USBD_Stop(pdev);
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	f000 f8a6 	bl	8005e58 <USBD_Stop>
#if (USBD_DFU_VENDOR_EXIT_ENABLED == 1U)
    /* Jump should be ensured by user application */
    DfuInterface->LeaveDFU(hdfu->data_ptr);
#else
    /* Generate system reset to allow jumping to the user code */
    NVIC_SystemReset();
 8005d0c:	f7ff f8ba 	bl	8004e84 <__NVIC_SystemReset>
    return;
 8005d10:	bf00      	nop
#endif /* USBD_DFU_VENDOR_EXIT_ENABLED */

    /* The next instructions will not be reached (system reset) */
  }
}
 8005d12:	3718      	adds	r7, #24
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}

08005d18 <USBD_DFU_GetDfuFuncDesc>:
  * @param  pdev: device instance
  * @param  pConfDesc:  pointer to Bos descriptor
  * @retval pointer to the DFU descriptor
  */
static void *USBD_DFU_GetDfuFuncDesc(uint8_t *pConfDesc)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b086      	sub	sp, #24
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	60fb      	str	r3, [r7, #12]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	617b      	str	r3, [r7, #20]
  uint8_t *pDfuDesc = NULL;
 8005d28:	2300      	movs	r3, #0
 8005d2a:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	885b      	ldrh	r3, [r3, #2]
 8005d30:	b29b      	uxth	r3, r3
 8005d32:	68fa      	ldr	r2, [r7, #12]
 8005d34:	7812      	ldrb	r2, [r2, #0]
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d917      	bls.n	8005d6a <USBD_DFU_GetDfuFuncDesc+0x52>
  {
    ptr = desc->bLength;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	781b      	ldrb	r3, [r3, #0]
 8005d3e:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8005d40:	e00d      	b.n	8005d5e <USBD_DFU_GetDfuFuncDesc+0x46>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8005d42:	f107 030a 	add.w	r3, r7, #10
 8005d46:	4619      	mov	r1, r3
 8005d48:	6978      	ldr	r0, [r7, #20]
 8005d4a:	f000 fc10 	bl	800656e <USBD_GetNextDesc>
 8005d4e:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == DFU_DESCRIPTOR_TYPE)
 8005d50:	697b      	ldr	r3, [r7, #20]
 8005d52:	785b      	ldrb	r3, [r3, #1]
 8005d54:	2b21      	cmp	r3, #33	@ 0x21
 8005d56:	d102      	bne.n	8005d5e <USBD_DFU_GetDfuFuncDesc+0x46>
      {
        pDfuDesc = (uint8_t *)pdesc;
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	613b      	str	r3, [r7, #16]
        break;
 8005d5c:	e005      	b.n	8005d6a <USBD_DFU_GetDfuFuncDesc+0x52>
    while (ptr < desc->wTotalLength)
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	885b      	ldrh	r3, [r3, #2]
 8005d62:	b29a      	uxth	r2, r3
 8005d64:	897b      	ldrh	r3, [r7, #10]
 8005d66:	429a      	cmp	r2, r3
 8005d68:	d8eb      	bhi.n	8005d42 <USBD_DFU_GetDfuFuncDesc+0x2a>
      }
    }
  }
  return pDfuDesc;
 8005d6a:	693b      	ldr	r3, [r7, #16]
}
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	3718      	adds	r7, #24
 8005d70:	46bd      	mov	sp, r7
 8005d72:	bd80      	pop	{r7, pc}

08005d74 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b086      	sub	sp, #24
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	60f8      	str	r0, [r7, #12]
 8005d7c:	60b9      	str	r1, [r7, #8]
 8005d7e:	4613      	mov	r3, r2
 8005d80:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d101      	bne.n	8005d8c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8005d88:	2303      	movs	r3, #3
 8005d8a:	e01f      	b.n	8005dcc <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	2200      	movs	r2, #0
 8005d98:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d003      	beq.n	8005db2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	68ba      	ldr	r2, [r7, #8]
 8005dae:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	2201      	movs	r2, #1
 8005db6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	79fa      	ldrb	r2, [r7, #7]
 8005dbe:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8005dc0:	68f8      	ldr	r0, [r7, #12]
 8005dc2:	f001 fed1 	bl	8007b68 <USBD_LL_Init>
 8005dc6:	4603      	mov	r3, r0
 8005dc8:	75fb      	strb	r3, [r7, #23]

  return ret;
 8005dca:	7dfb      	ldrb	r3, [r7, #23]
}
 8005dcc:	4618      	mov	r0, r3
 8005dce:	3718      	adds	r7, #24
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bd80      	pop	{r7, pc}

08005dd4 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b084      	sub	sp, #16
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
 8005ddc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8005dde:	2300      	movs	r3, #0
 8005de0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d101      	bne.n	8005dec <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8005de8:	2303      	movs	r3, #3
 8005dea:	e025      	b.n	8005e38 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	683a      	ldr	r2, [r7, #0]
 8005df0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	32ae      	adds	r2, #174	@ 0xae
 8005dfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d00f      	beq.n	8005e28 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	32ae      	adds	r2, #174	@ 0xae
 8005e12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e18:	f107 020e 	add.w	r2, r7, #14
 8005e1c:	4610      	mov	r0, r2
 8005e1e:	4798      	blx	r3
 8005e20:	4602      	mov	r2, r0
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8005e2e:	1c5a      	adds	r2, r3, #1
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8005e36:	2300      	movs	r3, #0
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	3710      	adds	r7, #16
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}

08005e40 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b082      	sub	sp, #8
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	f001 fed9 	bl	8007c00 <USBD_LL_Start>
 8005e4e:	4603      	mov	r3, r0
}
 8005e50:	4618      	mov	r0, r3
 8005e52:	3708      	adds	r7, #8
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bd80      	pop	{r7, pc}

08005e58 <USBD_Stop>:
  *         Stop the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Stop(USBD_HandleTypeDef *pdev)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b082      	sub	sp, #8
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
  /* Disconnect USB Device */
  (void)USBD_LL_Stop(pdev);
 8005e60:	6878      	ldr	r0, [r7, #4]
 8005e62:	f001 fee8 	bl	8007c36 <USBD_LL_Stop>
  }

  /* Reset the class ID */
  pdev->classId = 0U;
#else
  if (pdev->pClass[0] != NULL)
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d009      	beq.n	8005e84 <USBD_Stop+0x2c>
  {
    (void)pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005e76:	685b      	ldr	r3, [r3, #4]
 8005e78:	687a      	ldr	r2, [r7, #4]
 8005e7a:	6852      	ldr	r2, [r2, #4]
 8005e7c:	b2d2      	uxtb	r2, r2
 8005e7e:	4611      	mov	r1, r2
 8005e80:	6878      	ldr	r0, [r7, #4]
 8005e82:	4798      	blx	r3
  }
#endif /* USE_USBD_COMPOSITE */

  return USBD_OK;
 8005e84:	2300      	movs	r3, #0
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	3708      	adds	r7, #8
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd80      	pop	{r7, pc}

08005e8e <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8005e8e:	b480      	push	{r7}
 8005e90:	b083      	sub	sp, #12
 8005e92:	af00      	add	r7, sp, #0
 8005e94:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005e96:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8005e98:	4618      	mov	r0, r3
 8005e9a:	370c      	adds	r7, #12
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea2:	4770      	bx	lr

08005ea4 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b084      	sub	sp, #16
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	460b      	mov	r3, r1
 8005eae:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d009      	beq.n	8005ed2 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	78fa      	ldrb	r2, [r7, #3]
 8005ec8:	4611      	mov	r1, r2
 8005eca:	6878      	ldr	r0, [r7, #4]
 8005ecc:	4798      	blx	r3
 8005ece:	4603      	mov	r3, r0
 8005ed0:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8005ed2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	3710      	adds	r7, #16
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bd80      	pop	{r7, pc}

08005edc <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b084      	sub	sp, #16
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
 8005ee4:	460b      	mov	r3, r1
 8005ee6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8005ee8:	2300      	movs	r3, #0
 8005eea:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	78fa      	ldrb	r2, [r7, #3]
 8005ef6:	4611      	mov	r1, r2
 8005ef8:	6878      	ldr	r0, [r7, #4]
 8005efa:	4798      	blx	r3
 8005efc:	4603      	mov	r3, r0
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d001      	beq.n	8005f06 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8005f02:	2303      	movs	r3, #3
 8005f04:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8005f06:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f08:	4618      	mov	r0, r3
 8005f0a:	3710      	adds	r7, #16
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	bd80      	pop	{r7, pc}

08005f10 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b084      	sub	sp, #16
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
 8005f18:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005f20:	6839      	ldr	r1, [r7, #0]
 8005f22:	4618      	mov	r0, r3
 8005f24:	f001 f90f 	bl	8007146 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8005f36:	461a      	mov	r2, r3
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8005f44:	f003 031f 	and.w	r3, r3, #31
 8005f48:	2b02      	cmp	r3, #2
 8005f4a:	d01a      	beq.n	8005f82 <USBD_LL_SetupStage+0x72>
 8005f4c:	2b02      	cmp	r3, #2
 8005f4e:	d822      	bhi.n	8005f96 <USBD_LL_SetupStage+0x86>
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d002      	beq.n	8005f5a <USBD_LL_SetupStage+0x4a>
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	d00a      	beq.n	8005f6e <USBD_LL_SetupStage+0x5e>
 8005f58:	e01d      	b.n	8005f96 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005f60:	4619      	mov	r1, r3
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	f000 fb3e 	bl	80065e4 <USBD_StdDevReq>
 8005f68:	4603      	mov	r3, r0
 8005f6a:	73fb      	strb	r3, [r7, #15]
      break;
 8005f6c:	e020      	b.n	8005fb0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005f74:	4619      	mov	r1, r3
 8005f76:	6878      	ldr	r0, [r7, #4]
 8005f78:	f000 fba6 	bl	80066c8 <USBD_StdItfReq>
 8005f7c:	4603      	mov	r3, r0
 8005f7e:	73fb      	strb	r3, [r7, #15]
      break;
 8005f80:	e016      	b.n	8005fb0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005f88:	4619      	mov	r1, r3
 8005f8a:	6878      	ldr	r0, [r7, #4]
 8005f8c:	f000 fc08 	bl	80067a0 <USBD_StdEPReq>
 8005f90:	4603      	mov	r3, r0
 8005f92:	73fb      	strb	r3, [r7, #15]
      break;
 8005f94:	e00c      	b.n	8005fb0 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8005f9c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8005fa0:	b2db      	uxtb	r3, r3
 8005fa2:	4619      	mov	r1, r3
 8005fa4:	6878      	ldr	r0, [r7, #4]
 8005fa6:	f001 fe87 	bl	8007cb8 <USBD_LL_StallEP>
 8005faa:	4603      	mov	r3, r0
 8005fac:	73fb      	strb	r3, [r7, #15]
      break;
 8005fae:	bf00      	nop
  }

  return ret;
 8005fb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	3710      	adds	r7, #16
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bd80      	pop	{r7, pc}

08005fba <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8005fba:	b580      	push	{r7, lr}
 8005fbc:	b086      	sub	sp, #24
 8005fbe:	af00      	add	r7, sp, #0
 8005fc0:	60f8      	str	r0, [r7, #12]
 8005fc2:	460b      	mov	r3, r1
 8005fc4:	607a      	str	r2, [r7, #4]
 8005fc6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8005fc8:	2300      	movs	r3, #0
 8005fca:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8005fcc:	7afb      	ldrb	r3, [r7, #11]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d177      	bne.n	80060c2 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8005fd8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8005fe0:	2b03      	cmp	r3, #3
 8005fe2:	f040 80a1 	bne.w	8006128 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8005fe6:	693b      	ldr	r3, [r7, #16]
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	693a      	ldr	r2, [r7, #16]
 8005fec:	8992      	ldrh	r2, [r2, #12]
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d91c      	bls.n	800602c <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8005ff2:	693b      	ldr	r3, [r7, #16]
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	693a      	ldr	r2, [r7, #16]
 8005ff8:	8992      	ldrh	r2, [r2, #12]
 8005ffa:	1a9a      	subs	r2, r3, r2
 8005ffc:	693b      	ldr	r3, [r7, #16]
 8005ffe:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	691b      	ldr	r3, [r3, #16]
 8006004:	693a      	ldr	r2, [r7, #16]
 8006006:	8992      	ldrh	r2, [r2, #12]
 8006008:	441a      	add	r2, r3
 800600a:	693b      	ldr	r3, [r7, #16]
 800600c:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800600e:	693b      	ldr	r3, [r7, #16]
 8006010:	6919      	ldr	r1, [r3, #16]
 8006012:	693b      	ldr	r3, [r7, #16]
 8006014:	899b      	ldrh	r3, [r3, #12]
 8006016:	461a      	mov	r2, r3
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	4293      	cmp	r3, r2
 800601e:	bf38      	it	cc
 8006020:	4613      	movcc	r3, r2
 8006022:	461a      	mov	r2, r3
 8006024:	68f8      	ldr	r0, [r7, #12]
 8006026:	f001 f995 	bl	8007354 <USBD_CtlContinueRx>
 800602a:	e07d      	b.n	8006128 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006032:	f003 031f 	and.w	r3, r3, #31
 8006036:	2b02      	cmp	r3, #2
 8006038:	d014      	beq.n	8006064 <USBD_LL_DataOutStage+0xaa>
 800603a:	2b02      	cmp	r3, #2
 800603c:	d81d      	bhi.n	800607a <USBD_LL_DataOutStage+0xc0>
 800603e:	2b00      	cmp	r3, #0
 8006040:	d002      	beq.n	8006048 <USBD_LL_DataOutStage+0x8e>
 8006042:	2b01      	cmp	r3, #1
 8006044:	d003      	beq.n	800604e <USBD_LL_DataOutStage+0x94>
 8006046:	e018      	b.n	800607a <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8006048:	2300      	movs	r3, #0
 800604a:	75bb      	strb	r3, [r7, #22]
            break;
 800604c:	e018      	b.n	8006080 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8006054:	b2db      	uxtb	r3, r3
 8006056:	4619      	mov	r1, r3
 8006058:	68f8      	ldr	r0, [r7, #12]
 800605a:	f000 fa6e 	bl	800653a <USBD_CoreFindIF>
 800605e:	4603      	mov	r3, r0
 8006060:	75bb      	strb	r3, [r7, #22]
            break;
 8006062:	e00d      	b.n	8006080 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800606a:	b2db      	uxtb	r3, r3
 800606c:	4619      	mov	r1, r3
 800606e:	68f8      	ldr	r0, [r7, #12]
 8006070:	f000 fa70 	bl	8006554 <USBD_CoreFindEP>
 8006074:	4603      	mov	r3, r0
 8006076:	75bb      	strb	r3, [r7, #22]
            break;
 8006078:	e002      	b.n	8006080 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800607a:	2300      	movs	r3, #0
 800607c:	75bb      	strb	r3, [r7, #22]
            break;
 800607e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8006080:	7dbb      	ldrb	r3, [r7, #22]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d119      	bne.n	80060ba <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800608c:	b2db      	uxtb	r3, r3
 800608e:	2b03      	cmp	r3, #3
 8006090:	d113      	bne.n	80060ba <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8006092:	7dba      	ldrb	r2, [r7, #22]
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	32ae      	adds	r2, #174	@ 0xae
 8006098:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800609c:	691b      	ldr	r3, [r3, #16]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d00b      	beq.n	80060ba <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 80060a2:	7dba      	ldrb	r2, [r7, #22]
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80060aa:	7dba      	ldrb	r2, [r7, #22]
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	32ae      	adds	r2, #174	@ 0xae
 80060b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060b4:	691b      	ldr	r3, [r3, #16]
 80060b6:	68f8      	ldr	r0, [r7, #12]
 80060b8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80060ba:	68f8      	ldr	r0, [r7, #12]
 80060bc:	f001 f95b 	bl	8007376 <USBD_CtlSendStatus>
 80060c0:	e032      	b.n	8006128 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80060c2:	7afb      	ldrb	r3, [r7, #11]
 80060c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80060c8:	b2db      	uxtb	r3, r3
 80060ca:	4619      	mov	r1, r3
 80060cc:	68f8      	ldr	r0, [r7, #12]
 80060ce:	f000 fa41 	bl	8006554 <USBD_CoreFindEP>
 80060d2:	4603      	mov	r3, r0
 80060d4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80060d6:	7dbb      	ldrb	r3, [r7, #22]
 80060d8:	2bff      	cmp	r3, #255	@ 0xff
 80060da:	d025      	beq.n	8006128 <USBD_LL_DataOutStage+0x16e>
 80060dc:	7dbb      	ldrb	r3, [r7, #22]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d122      	bne.n	8006128 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80060e8:	b2db      	uxtb	r3, r3
 80060ea:	2b03      	cmp	r3, #3
 80060ec:	d117      	bne.n	800611e <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80060ee:	7dba      	ldrb	r2, [r7, #22]
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	32ae      	adds	r2, #174	@ 0xae
 80060f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060f8:	699b      	ldr	r3, [r3, #24]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d00f      	beq.n	800611e <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 80060fe:	7dba      	ldrb	r2, [r7, #22]
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8006106:	7dba      	ldrb	r2, [r7, #22]
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	32ae      	adds	r2, #174	@ 0xae
 800610c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006110:	699b      	ldr	r3, [r3, #24]
 8006112:	7afa      	ldrb	r2, [r7, #11]
 8006114:	4611      	mov	r1, r2
 8006116:	68f8      	ldr	r0, [r7, #12]
 8006118:	4798      	blx	r3
 800611a:	4603      	mov	r3, r0
 800611c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800611e:	7dfb      	ldrb	r3, [r7, #23]
 8006120:	2b00      	cmp	r3, #0
 8006122:	d001      	beq.n	8006128 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8006124:	7dfb      	ldrb	r3, [r7, #23]
 8006126:	e000      	b.n	800612a <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8006128:	2300      	movs	r3, #0
}
 800612a:	4618      	mov	r0, r3
 800612c:	3718      	adds	r7, #24
 800612e:	46bd      	mov	sp, r7
 8006130:	bd80      	pop	{r7, pc}

08006132 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006132:	b580      	push	{r7, lr}
 8006134:	b086      	sub	sp, #24
 8006136:	af00      	add	r7, sp, #0
 8006138:	60f8      	str	r0, [r7, #12]
 800613a:	460b      	mov	r3, r1
 800613c:	607a      	str	r2, [r7, #4]
 800613e:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8006140:	7afb      	ldrb	r3, [r7, #11]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d178      	bne.n	8006238 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	3314      	adds	r3, #20
 800614a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006152:	2b02      	cmp	r3, #2
 8006154:	d163      	bne.n	800621e <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8006156:	693b      	ldr	r3, [r7, #16]
 8006158:	685b      	ldr	r3, [r3, #4]
 800615a:	693a      	ldr	r2, [r7, #16]
 800615c:	8992      	ldrh	r2, [r2, #12]
 800615e:	4293      	cmp	r3, r2
 8006160:	d91c      	bls.n	800619c <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8006162:	693b      	ldr	r3, [r7, #16]
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	693a      	ldr	r2, [r7, #16]
 8006168:	8992      	ldrh	r2, [r2, #12]
 800616a:	1a9a      	subs	r2, r3, r2
 800616c:	693b      	ldr	r3, [r7, #16]
 800616e:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8006170:	693b      	ldr	r3, [r7, #16]
 8006172:	691b      	ldr	r3, [r3, #16]
 8006174:	693a      	ldr	r2, [r7, #16]
 8006176:	8992      	ldrh	r2, [r2, #12]
 8006178:	441a      	add	r2, r3
 800617a:	693b      	ldr	r3, [r7, #16]
 800617c:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	6919      	ldr	r1, [r3, #16]
 8006182:	693b      	ldr	r3, [r7, #16]
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	461a      	mov	r2, r3
 8006188:	68f8      	ldr	r0, [r7, #12]
 800618a:	f001 f8b1 	bl	80072f0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800618e:	2300      	movs	r3, #0
 8006190:	2200      	movs	r2, #0
 8006192:	2100      	movs	r1, #0
 8006194:	68f8      	ldr	r0, [r7, #12]
 8006196:	f001 fe39 	bl	8007e0c <USBD_LL_PrepareReceive>
 800619a:	e040      	b.n	800621e <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800619c:	693b      	ldr	r3, [r7, #16]
 800619e:	899b      	ldrh	r3, [r3, #12]
 80061a0:	461a      	mov	r2, r3
 80061a2:	693b      	ldr	r3, [r7, #16]
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	429a      	cmp	r2, r3
 80061a8:	d11c      	bne.n	80061e4 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 80061aa:	693b      	ldr	r3, [r7, #16]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	693a      	ldr	r2, [r7, #16]
 80061b0:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d316      	bcc.n	80061e4 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 80061b6:	693b      	ldr	r3, [r7, #16]
 80061b8:	681a      	ldr	r2, [r3, #0]
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80061c0:	429a      	cmp	r2, r3
 80061c2:	d20f      	bcs.n	80061e4 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80061c4:	2200      	movs	r2, #0
 80061c6:	2100      	movs	r1, #0
 80061c8:	68f8      	ldr	r0, [r7, #12]
 80061ca:	f001 f891 	bl	80072f0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	2200      	movs	r2, #0
 80061d2:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80061d6:	2300      	movs	r3, #0
 80061d8:	2200      	movs	r2, #0
 80061da:	2100      	movs	r1, #0
 80061dc:	68f8      	ldr	r0, [r7, #12]
 80061de:	f001 fe15 	bl	8007e0c <USBD_LL_PrepareReceive>
 80061e2:	e01c      	b.n	800621e <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80061ea:	b2db      	uxtb	r3, r3
 80061ec:	2b03      	cmp	r3, #3
 80061ee:	d10f      	bne.n	8006210 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80061f6:	68db      	ldr	r3, [r3, #12]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d009      	beq.n	8006210 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	2200      	movs	r2, #0
 8006200:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800620a:	68db      	ldr	r3, [r3, #12]
 800620c:	68f8      	ldr	r0, [r7, #12]
 800620e:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006210:	2180      	movs	r1, #128	@ 0x80
 8006212:	68f8      	ldr	r0, [r7, #12]
 8006214:	f001 fd50 	bl	8007cb8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8006218:	68f8      	ldr	r0, [r7, #12]
 800621a:	f001 f8bf 	bl	800739c <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8006224:	2b00      	cmp	r3, #0
 8006226:	d03a      	beq.n	800629e <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8006228:	68f8      	ldr	r0, [r7, #12]
 800622a:	f7ff fe30 	bl	8005e8e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2200      	movs	r2, #0
 8006232:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8006236:	e032      	b.n	800629e <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8006238:	7afb      	ldrb	r3, [r7, #11]
 800623a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800623e:	b2db      	uxtb	r3, r3
 8006240:	4619      	mov	r1, r3
 8006242:	68f8      	ldr	r0, [r7, #12]
 8006244:	f000 f986 	bl	8006554 <USBD_CoreFindEP>
 8006248:	4603      	mov	r3, r0
 800624a:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800624c:	7dfb      	ldrb	r3, [r7, #23]
 800624e:	2bff      	cmp	r3, #255	@ 0xff
 8006250:	d025      	beq.n	800629e <USBD_LL_DataInStage+0x16c>
 8006252:	7dfb      	ldrb	r3, [r7, #23]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d122      	bne.n	800629e <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800625e:	b2db      	uxtb	r3, r3
 8006260:	2b03      	cmp	r3, #3
 8006262:	d11c      	bne.n	800629e <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8006264:	7dfa      	ldrb	r2, [r7, #23]
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	32ae      	adds	r2, #174	@ 0xae
 800626a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800626e:	695b      	ldr	r3, [r3, #20]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d014      	beq.n	800629e <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8006274:	7dfa      	ldrb	r2, [r7, #23]
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800627c:	7dfa      	ldrb	r2, [r7, #23]
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	32ae      	adds	r2, #174	@ 0xae
 8006282:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006286:	695b      	ldr	r3, [r3, #20]
 8006288:	7afa      	ldrb	r2, [r7, #11]
 800628a:	4611      	mov	r1, r2
 800628c:	68f8      	ldr	r0, [r7, #12]
 800628e:	4798      	blx	r3
 8006290:	4603      	mov	r3, r0
 8006292:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8006294:	7dbb      	ldrb	r3, [r7, #22]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d001      	beq.n	800629e <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800629a:	7dbb      	ldrb	r3, [r7, #22]
 800629c:	e000      	b.n	80062a0 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800629e:	2300      	movs	r3, #0
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	3718      	adds	r7, #24
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}

080062a8 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b084      	sub	sp, #16
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80062b0:	2300      	movs	r3, #0
 80062b2:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2201      	movs	r2, #1
 80062b8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2200      	movs	r2, #0
 80062c0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2200      	movs	r2, #0
 80062c8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2200      	movs	r2, #0
 80062ce:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2200      	movs	r2, #0
 80062d6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d014      	beq.n	800630e <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80062ea:	685b      	ldr	r3, [r3, #4]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d00e      	beq.n	800630e <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	687a      	ldr	r2, [r7, #4]
 80062fa:	6852      	ldr	r2, [r2, #4]
 80062fc:	b2d2      	uxtb	r2, r2
 80062fe:	4611      	mov	r1, r2
 8006300:	6878      	ldr	r0, [r7, #4]
 8006302:	4798      	blx	r3
 8006304:	4603      	mov	r3, r0
 8006306:	2b00      	cmp	r3, #0
 8006308:	d001      	beq.n	800630e <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800630a:	2303      	movs	r3, #3
 800630c:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800630e:	2340      	movs	r3, #64	@ 0x40
 8006310:	2200      	movs	r2, #0
 8006312:	2100      	movs	r1, #0
 8006314:	6878      	ldr	r0, [r7, #4]
 8006316:	f001 fca9 	bl	8007c6c <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2201      	movs	r2, #1
 800631e:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2240      	movs	r2, #64	@ 0x40
 8006326:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800632a:	2340      	movs	r3, #64	@ 0x40
 800632c:	2200      	movs	r2, #0
 800632e:	2180      	movs	r1, #128	@ 0x80
 8006330:	6878      	ldr	r0, [r7, #4]
 8006332:	f001 fc9b 	bl	8007c6c <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2201      	movs	r2, #1
 800633a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2240      	movs	r2, #64	@ 0x40
 8006342:	841a      	strh	r2, [r3, #32]

  return ret;
 8006344:	7bfb      	ldrb	r3, [r7, #15]
}
 8006346:	4618      	mov	r0, r3
 8006348:	3710      	adds	r7, #16
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}

0800634e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800634e:	b480      	push	{r7}
 8006350:	b083      	sub	sp, #12
 8006352:	af00      	add	r7, sp, #0
 8006354:	6078      	str	r0, [r7, #4]
 8006356:	460b      	mov	r3, r1
 8006358:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	78fa      	ldrb	r2, [r7, #3]
 800635e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006360:	2300      	movs	r3, #0
}
 8006362:	4618      	mov	r0, r3
 8006364:	370c      	adds	r7, #12
 8006366:	46bd      	mov	sp, r7
 8006368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636c:	4770      	bx	lr

0800636e <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800636e:	b480      	push	{r7}
 8006370:	b083      	sub	sp, #12
 8006372:	af00      	add	r7, sp, #0
 8006374:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800637c:	b2db      	uxtb	r3, r3
 800637e:	2b04      	cmp	r3, #4
 8006380:	d006      	beq.n	8006390 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006388:	b2da      	uxtb	r2, r3
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2204      	movs	r2, #4
 8006394:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8006398:	2300      	movs	r3, #0
}
 800639a:	4618      	mov	r0, r3
 800639c:	370c      	adds	r7, #12
 800639e:	46bd      	mov	sp, r7
 80063a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a4:	4770      	bx	lr

080063a6 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80063a6:	b480      	push	{r7}
 80063a8:	b083      	sub	sp, #12
 80063aa:	af00      	add	r7, sp, #0
 80063ac:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	2b04      	cmp	r3, #4
 80063b8:	d106      	bne.n	80063c8 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80063c0:	b2da      	uxtb	r2, r3
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80063c8:	2300      	movs	r3, #0
}
 80063ca:	4618      	mov	r0, r3
 80063cc:	370c      	adds	r7, #12
 80063ce:	46bd      	mov	sp, r7
 80063d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d4:	4770      	bx	lr

080063d6 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80063d6:	b580      	push	{r7, lr}
 80063d8:	b082      	sub	sp, #8
 80063da:	af00      	add	r7, sp, #0
 80063dc:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80063e4:	b2db      	uxtb	r3, r3
 80063e6:	2b03      	cmp	r3, #3
 80063e8:	d110      	bne.n	800640c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d00b      	beq.n	800640c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80063fa:	69db      	ldr	r3, [r3, #28]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d005      	beq.n	800640c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006406:	69db      	ldr	r3, [r3, #28]
 8006408:	6878      	ldr	r0, [r7, #4]
 800640a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800640c:	2300      	movs	r3, #0
}
 800640e:	4618      	mov	r0, r3
 8006410:	3708      	adds	r7, #8
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}

08006416 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006416:	b580      	push	{r7, lr}
 8006418:	b082      	sub	sp, #8
 800641a:	af00      	add	r7, sp, #0
 800641c:	6078      	str	r0, [r7, #4]
 800641e:	460b      	mov	r3, r1
 8006420:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	32ae      	adds	r2, #174	@ 0xae
 800642c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d101      	bne.n	8006438 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8006434:	2303      	movs	r3, #3
 8006436:	e01c      	b.n	8006472 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800643e:	b2db      	uxtb	r3, r3
 8006440:	2b03      	cmp	r3, #3
 8006442:	d115      	bne.n	8006470 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	32ae      	adds	r2, #174	@ 0xae
 800644e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006452:	6a1b      	ldr	r3, [r3, #32]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d00b      	beq.n	8006470 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	32ae      	adds	r2, #174	@ 0xae
 8006462:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006466:	6a1b      	ldr	r3, [r3, #32]
 8006468:	78fa      	ldrb	r2, [r7, #3]
 800646a:	4611      	mov	r1, r2
 800646c:	6878      	ldr	r0, [r7, #4]
 800646e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006470:	2300      	movs	r3, #0
}
 8006472:	4618      	mov	r0, r3
 8006474:	3708      	adds	r7, #8
 8006476:	46bd      	mov	sp, r7
 8006478:	bd80      	pop	{r7, pc}

0800647a <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800647a:	b580      	push	{r7, lr}
 800647c:	b082      	sub	sp, #8
 800647e:	af00      	add	r7, sp, #0
 8006480:	6078      	str	r0, [r7, #4]
 8006482:	460b      	mov	r3, r1
 8006484:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	32ae      	adds	r2, #174	@ 0xae
 8006490:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d101      	bne.n	800649c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8006498:	2303      	movs	r3, #3
 800649a:	e01c      	b.n	80064d6 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80064a2:	b2db      	uxtb	r3, r3
 80064a4:	2b03      	cmp	r3, #3
 80064a6:	d115      	bne.n	80064d4 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	32ae      	adds	r2, #174	@ 0xae
 80064b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d00b      	beq.n	80064d4 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	32ae      	adds	r2, #174	@ 0xae
 80064c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064cc:	78fa      	ldrb	r2, [r7, #3]
 80064ce:	4611      	mov	r1, r2
 80064d0:	6878      	ldr	r0, [r7, #4]
 80064d2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80064d4:	2300      	movs	r3, #0
}
 80064d6:	4618      	mov	r0, r3
 80064d8:	3708      	adds	r7, #8
 80064da:	46bd      	mov	sp, r7
 80064dc:	bd80      	pop	{r7, pc}

080064de <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80064de:	b480      	push	{r7}
 80064e0:	b083      	sub	sp, #12
 80064e2:	af00      	add	r7, sp, #0
 80064e4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80064e6:	2300      	movs	r3, #0
}
 80064e8:	4618      	mov	r0, r3
 80064ea:	370c      	adds	r7, #12
 80064ec:	46bd      	mov	sp, r7
 80064ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f2:	4770      	bx	lr

080064f4 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b084      	sub	sp, #16
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80064fc:	2300      	movs	r3, #0
 80064fe:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2201      	movs	r2, #1
 8006504:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800650e:	2b00      	cmp	r3, #0
 8006510:	d00e      	beq.n	8006530 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006518:	685b      	ldr	r3, [r3, #4]
 800651a:	687a      	ldr	r2, [r7, #4]
 800651c:	6852      	ldr	r2, [r2, #4]
 800651e:	b2d2      	uxtb	r2, r2
 8006520:	4611      	mov	r1, r2
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	4798      	blx	r3
 8006526:	4603      	mov	r3, r0
 8006528:	2b00      	cmp	r3, #0
 800652a:	d001      	beq.n	8006530 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800652c:	2303      	movs	r3, #3
 800652e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006530:	7bfb      	ldrb	r3, [r7, #15]
}
 8006532:	4618      	mov	r0, r3
 8006534:	3710      	adds	r7, #16
 8006536:	46bd      	mov	sp, r7
 8006538:	bd80      	pop	{r7, pc}

0800653a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800653a:	b480      	push	{r7}
 800653c:	b083      	sub	sp, #12
 800653e:	af00      	add	r7, sp, #0
 8006540:	6078      	str	r0, [r7, #4]
 8006542:	460b      	mov	r3, r1
 8006544:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006546:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006548:	4618      	mov	r0, r3
 800654a:	370c      	adds	r7, #12
 800654c:	46bd      	mov	sp, r7
 800654e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006552:	4770      	bx	lr

08006554 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006554:	b480      	push	{r7}
 8006556:	b083      	sub	sp, #12
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
 800655c:	460b      	mov	r3, r1
 800655e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006560:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006562:	4618      	mov	r0, r3
 8006564:	370c      	adds	r7, #12
 8006566:	46bd      	mov	sp, r7
 8006568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656c:	4770      	bx	lr

0800656e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800656e:	b480      	push	{r7}
 8006570:	b085      	sub	sp, #20
 8006572:	af00      	add	r7, sp, #0
 8006574:	6078      	str	r0, [r7, #4]
 8006576:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	881b      	ldrh	r3, [r3, #0]
 8006580:	68fa      	ldr	r2, [r7, #12]
 8006582:	7812      	ldrb	r2, [r2, #0]
 8006584:	4413      	add	r3, r2
 8006586:	b29a      	uxth	r2, r3
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	781b      	ldrb	r3, [r3, #0]
 8006590:	461a      	mov	r2, r3
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	4413      	add	r3, r2
 8006596:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006598:	68fb      	ldr	r3, [r7, #12]
}
 800659a:	4618      	mov	r0, r3
 800659c:	3714      	adds	r7, #20
 800659e:	46bd      	mov	sp, r7
 80065a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a4:	4770      	bx	lr

080065a6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80065a6:	b480      	push	{r7}
 80065a8:	b087      	sub	sp, #28
 80065aa:	af00      	add	r7, sp, #0
 80065ac:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80065b2:	697b      	ldr	r3, [r7, #20]
 80065b4:	781b      	ldrb	r3, [r3, #0]
 80065b6:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	3301      	adds	r3, #1
 80065bc:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80065be:	697b      	ldr	r3, [r7, #20]
 80065c0:	781b      	ldrb	r3, [r3, #0]
 80065c2:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80065c4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80065c8:	021b      	lsls	r3, r3, #8
 80065ca:	b21a      	sxth	r2, r3
 80065cc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80065d0:	4313      	orrs	r3, r2
 80065d2:	b21b      	sxth	r3, r3
 80065d4:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80065d6:	89fb      	ldrh	r3, [r7, #14]
}
 80065d8:	4618      	mov	r0, r3
 80065da:	371c      	adds	r7, #28
 80065dc:	46bd      	mov	sp, r7
 80065de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e2:	4770      	bx	lr

080065e4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b084      	sub	sp, #16
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
 80065ec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80065ee:	2300      	movs	r3, #0
 80065f0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	781b      	ldrb	r3, [r3, #0]
 80065f6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80065fa:	2b40      	cmp	r3, #64	@ 0x40
 80065fc:	d005      	beq.n	800660a <USBD_StdDevReq+0x26>
 80065fe:	2b40      	cmp	r3, #64	@ 0x40
 8006600:	d857      	bhi.n	80066b2 <USBD_StdDevReq+0xce>
 8006602:	2b00      	cmp	r3, #0
 8006604:	d00f      	beq.n	8006626 <USBD_StdDevReq+0x42>
 8006606:	2b20      	cmp	r3, #32
 8006608:	d153      	bne.n	80066b2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	32ae      	adds	r2, #174	@ 0xae
 8006614:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006618:	689b      	ldr	r3, [r3, #8]
 800661a:	6839      	ldr	r1, [r7, #0]
 800661c:	6878      	ldr	r0, [r7, #4]
 800661e:	4798      	blx	r3
 8006620:	4603      	mov	r3, r0
 8006622:	73fb      	strb	r3, [r7, #15]
      break;
 8006624:	e04a      	b.n	80066bc <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	785b      	ldrb	r3, [r3, #1]
 800662a:	2b09      	cmp	r3, #9
 800662c:	d83b      	bhi.n	80066a6 <USBD_StdDevReq+0xc2>
 800662e:	a201      	add	r2, pc, #4	@ (adr r2, 8006634 <USBD_StdDevReq+0x50>)
 8006630:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006634:	08006689 	.word	0x08006689
 8006638:	0800669d 	.word	0x0800669d
 800663c:	080066a7 	.word	0x080066a7
 8006640:	08006693 	.word	0x08006693
 8006644:	080066a7 	.word	0x080066a7
 8006648:	08006667 	.word	0x08006667
 800664c:	0800665d 	.word	0x0800665d
 8006650:	080066a7 	.word	0x080066a7
 8006654:	0800667f 	.word	0x0800667f
 8006658:	08006671 	.word	0x08006671
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800665c:	6839      	ldr	r1, [r7, #0]
 800665e:	6878      	ldr	r0, [r7, #4]
 8006660:	f000 fa3e 	bl	8006ae0 <USBD_GetDescriptor>
          break;
 8006664:	e024      	b.n	80066b0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006666:	6839      	ldr	r1, [r7, #0]
 8006668:	6878      	ldr	r0, [r7, #4]
 800666a:	f000 fbc9 	bl	8006e00 <USBD_SetAddress>
          break;
 800666e:	e01f      	b.n	80066b0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006670:	6839      	ldr	r1, [r7, #0]
 8006672:	6878      	ldr	r0, [r7, #4]
 8006674:	f000 fc08 	bl	8006e88 <USBD_SetConfig>
 8006678:	4603      	mov	r3, r0
 800667a:	73fb      	strb	r3, [r7, #15]
          break;
 800667c:	e018      	b.n	80066b0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800667e:	6839      	ldr	r1, [r7, #0]
 8006680:	6878      	ldr	r0, [r7, #4]
 8006682:	f000 fcab 	bl	8006fdc <USBD_GetConfig>
          break;
 8006686:	e013      	b.n	80066b0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006688:	6839      	ldr	r1, [r7, #0]
 800668a:	6878      	ldr	r0, [r7, #4]
 800668c:	f000 fcdc 	bl	8007048 <USBD_GetStatus>
          break;
 8006690:	e00e      	b.n	80066b0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006692:	6839      	ldr	r1, [r7, #0]
 8006694:	6878      	ldr	r0, [r7, #4]
 8006696:	f000 fd0b 	bl	80070b0 <USBD_SetFeature>
          break;
 800669a:	e009      	b.n	80066b0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800669c:	6839      	ldr	r1, [r7, #0]
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f000 fd2f 	bl	8007102 <USBD_ClrFeature>
          break;
 80066a4:	e004      	b.n	80066b0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80066a6:	6839      	ldr	r1, [r7, #0]
 80066a8:	6878      	ldr	r0, [r7, #4]
 80066aa:	f000 fd86 	bl	80071ba <USBD_CtlError>
          break;
 80066ae:	bf00      	nop
      }
      break;
 80066b0:	e004      	b.n	80066bc <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80066b2:	6839      	ldr	r1, [r7, #0]
 80066b4:	6878      	ldr	r0, [r7, #4]
 80066b6:	f000 fd80 	bl	80071ba <USBD_CtlError>
      break;
 80066ba:	bf00      	nop
  }

  return ret;
 80066bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80066be:	4618      	mov	r0, r3
 80066c0:	3710      	adds	r7, #16
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}
 80066c6:	bf00      	nop

080066c8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b084      	sub	sp, #16
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
 80066d0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80066d2:	2300      	movs	r3, #0
 80066d4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	781b      	ldrb	r3, [r3, #0]
 80066da:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80066de:	2b40      	cmp	r3, #64	@ 0x40
 80066e0:	d005      	beq.n	80066ee <USBD_StdItfReq+0x26>
 80066e2:	2b40      	cmp	r3, #64	@ 0x40
 80066e4:	d852      	bhi.n	800678c <USBD_StdItfReq+0xc4>
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d001      	beq.n	80066ee <USBD_StdItfReq+0x26>
 80066ea:	2b20      	cmp	r3, #32
 80066ec:	d14e      	bne.n	800678c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80066f4:	b2db      	uxtb	r3, r3
 80066f6:	3b01      	subs	r3, #1
 80066f8:	2b02      	cmp	r3, #2
 80066fa:	d840      	bhi.n	800677e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	889b      	ldrh	r3, [r3, #4]
 8006700:	b2db      	uxtb	r3, r3
 8006702:	2b01      	cmp	r3, #1
 8006704:	d836      	bhi.n	8006774 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	889b      	ldrh	r3, [r3, #4]
 800670a:	b2db      	uxtb	r3, r3
 800670c:	4619      	mov	r1, r3
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f7ff ff13 	bl	800653a <USBD_CoreFindIF>
 8006714:	4603      	mov	r3, r0
 8006716:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006718:	7bbb      	ldrb	r3, [r7, #14]
 800671a:	2bff      	cmp	r3, #255	@ 0xff
 800671c:	d01d      	beq.n	800675a <USBD_StdItfReq+0x92>
 800671e:	7bbb      	ldrb	r3, [r7, #14]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d11a      	bne.n	800675a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8006724:	7bba      	ldrb	r2, [r7, #14]
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	32ae      	adds	r2, #174	@ 0xae
 800672a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800672e:	689b      	ldr	r3, [r3, #8]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d00f      	beq.n	8006754 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8006734:	7bba      	ldrb	r2, [r7, #14]
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800673c:	7bba      	ldrb	r2, [r7, #14]
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	32ae      	adds	r2, #174	@ 0xae
 8006742:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006746:	689b      	ldr	r3, [r3, #8]
 8006748:	6839      	ldr	r1, [r7, #0]
 800674a:	6878      	ldr	r0, [r7, #4]
 800674c:	4798      	blx	r3
 800674e:	4603      	mov	r3, r0
 8006750:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006752:	e004      	b.n	800675e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8006754:	2303      	movs	r3, #3
 8006756:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006758:	e001      	b.n	800675e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800675a:	2303      	movs	r3, #3
 800675c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	88db      	ldrh	r3, [r3, #6]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d110      	bne.n	8006788 <USBD_StdItfReq+0xc0>
 8006766:	7bfb      	ldrb	r3, [r7, #15]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d10d      	bne.n	8006788 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800676c:	6878      	ldr	r0, [r7, #4]
 800676e:	f000 fe02 	bl	8007376 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006772:	e009      	b.n	8006788 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8006774:	6839      	ldr	r1, [r7, #0]
 8006776:	6878      	ldr	r0, [r7, #4]
 8006778:	f000 fd1f 	bl	80071ba <USBD_CtlError>
          break;
 800677c:	e004      	b.n	8006788 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800677e:	6839      	ldr	r1, [r7, #0]
 8006780:	6878      	ldr	r0, [r7, #4]
 8006782:	f000 fd1a 	bl	80071ba <USBD_CtlError>
          break;
 8006786:	e000      	b.n	800678a <USBD_StdItfReq+0xc2>
          break;
 8006788:	bf00      	nop
      }
      break;
 800678a:	e004      	b.n	8006796 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800678c:	6839      	ldr	r1, [r7, #0]
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f000 fd13 	bl	80071ba <USBD_CtlError>
      break;
 8006794:	bf00      	nop
  }

  return ret;
 8006796:	7bfb      	ldrb	r3, [r7, #15]
}
 8006798:	4618      	mov	r0, r3
 800679a:	3710      	adds	r7, #16
 800679c:	46bd      	mov	sp, r7
 800679e:	bd80      	pop	{r7, pc}

080067a0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b084      	sub	sp, #16
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
 80067a8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80067aa:	2300      	movs	r3, #0
 80067ac:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	889b      	ldrh	r3, [r3, #4]
 80067b2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	781b      	ldrb	r3, [r3, #0]
 80067b8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80067bc:	2b40      	cmp	r3, #64	@ 0x40
 80067be:	d007      	beq.n	80067d0 <USBD_StdEPReq+0x30>
 80067c0:	2b40      	cmp	r3, #64	@ 0x40
 80067c2:	f200 8181 	bhi.w	8006ac8 <USBD_StdEPReq+0x328>
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d02a      	beq.n	8006820 <USBD_StdEPReq+0x80>
 80067ca:	2b20      	cmp	r3, #32
 80067cc:	f040 817c 	bne.w	8006ac8 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80067d0:	7bbb      	ldrb	r3, [r7, #14]
 80067d2:	4619      	mov	r1, r3
 80067d4:	6878      	ldr	r0, [r7, #4]
 80067d6:	f7ff febd 	bl	8006554 <USBD_CoreFindEP>
 80067da:	4603      	mov	r3, r0
 80067dc:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80067de:	7b7b      	ldrb	r3, [r7, #13]
 80067e0:	2bff      	cmp	r3, #255	@ 0xff
 80067e2:	f000 8176 	beq.w	8006ad2 <USBD_StdEPReq+0x332>
 80067e6:	7b7b      	ldrb	r3, [r7, #13]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	f040 8172 	bne.w	8006ad2 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 80067ee:	7b7a      	ldrb	r2, [r7, #13]
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80067f6:	7b7a      	ldrb	r2, [r7, #13]
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	32ae      	adds	r2, #174	@ 0xae
 80067fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006800:	689b      	ldr	r3, [r3, #8]
 8006802:	2b00      	cmp	r3, #0
 8006804:	f000 8165 	beq.w	8006ad2 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8006808:	7b7a      	ldrb	r2, [r7, #13]
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	32ae      	adds	r2, #174	@ 0xae
 800680e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006812:	689b      	ldr	r3, [r3, #8]
 8006814:	6839      	ldr	r1, [r7, #0]
 8006816:	6878      	ldr	r0, [r7, #4]
 8006818:	4798      	blx	r3
 800681a:	4603      	mov	r3, r0
 800681c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800681e:	e158      	b.n	8006ad2 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	785b      	ldrb	r3, [r3, #1]
 8006824:	2b03      	cmp	r3, #3
 8006826:	d008      	beq.n	800683a <USBD_StdEPReq+0x9a>
 8006828:	2b03      	cmp	r3, #3
 800682a:	f300 8147 	bgt.w	8006abc <USBD_StdEPReq+0x31c>
 800682e:	2b00      	cmp	r3, #0
 8006830:	f000 809b 	beq.w	800696a <USBD_StdEPReq+0x1ca>
 8006834:	2b01      	cmp	r3, #1
 8006836:	d03c      	beq.n	80068b2 <USBD_StdEPReq+0x112>
 8006838:	e140      	b.n	8006abc <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006840:	b2db      	uxtb	r3, r3
 8006842:	2b02      	cmp	r3, #2
 8006844:	d002      	beq.n	800684c <USBD_StdEPReq+0xac>
 8006846:	2b03      	cmp	r3, #3
 8006848:	d016      	beq.n	8006878 <USBD_StdEPReq+0xd8>
 800684a:	e02c      	b.n	80068a6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800684c:	7bbb      	ldrb	r3, [r7, #14]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d00d      	beq.n	800686e <USBD_StdEPReq+0xce>
 8006852:	7bbb      	ldrb	r3, [r7, #14]
 8006854:	2b80      	cmp	r3, #128	@ 0x80
 8006856:	d00a      	beq.n	800686e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006858:	7bbb      	ldrb	r3, [r7, #14]
 800685a:	4619      	mov	r1, r3
 800685c:	6878      	ldr	r0, [r7, #4]
 800685e:	f001 fa2b 	bl	8007cb8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006862:	2180      	movs	r1, #128	@ 0x80
 8006864:	6878      	ldr	r0, [r7, #4]
 8006866:	f001 fa27 	bl	8007cb8 <USBD_LL_StallEP>
 800686a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800686c:	e020      	b.n	80068b0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800686e:	6839      	ldr	r1, [r7, #0]
 8006870:	6878      	ldr	r0, [r7, #4]
 8006872:	f000 fca2 	bl	80071ba <USBD_CtlError>
              break;
 8006876:	e01b      	b.n	80068b0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	885b      	ldrh	r3, [r3, #2]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d10e      	bne.n	800689e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006880:	7bbb      	ldrb	r3, [r7, #14]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d00b      	beq.n	800689e <USBD_StdEPReq+0xfe>
 8006886:	7bbb      	ldrb	r3, [r7, #14]
 8006888:	2b80      	cmp	r3, #128	@ 0x80
 800688a:	d008      	beq.n	800689e <USBD_StdEPReq+0xfe>
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	88db      	ldrh	r3, [r3, #6]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d104      	bne.n	800689e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006894:	7bbb      	ldrb	r3, [r7, #14]
 8006896:	4619      	mov	r1, r3
 8006898:	6878      	ldr	r0, [r7, #4]
 800689a:	f001 fa0d 	bl	8007cb8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800689e:	6878      	ldr	r0, [r7, #4]
 80068a0:	f000 fd69 	bl	8007376 <USBD_CtlSendStatus>

              break;
 80068a4:	e004      	b.n	80068b0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80068a6:	6839      	ldr	r1, [r7, #0]
 80068a8:	6878      	ldr	r0, [r7, #4]
 80068aa:	f000 fc86 	bl	80071ba <USBD_CtlError>
              break;
 80068ae:	bf00      	nop
          }
          break;
 80068b0:	e109      	b.n	8006ac6 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80068b8:	b2db      	uxtb	r3, r3
 80068ba:	2b02      	cmp	r3, #2
 80068bc:	d002      	beq.n	80068c4 <USBD_StdEPReq+0x124>
 80068be:	2b03      	cmp	r3, #3
 80068c0:	d016      	beq.n	80068f0 <USBD_StdEPReq+0x150>
 80068c2:	e04b      	b.n	800695c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80068c4:	7bbb      	ldrb	r3, [r7, #14]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d00d      	beq.n	80068e6 <USBD_StdEPReq+0x146>
 80068ca:	7bbb      	ldrb	r3, [r7, #14]
 80068cc:	2b80      	cmp	r3, #128	@ 0x80
 80068ce:	d00a      	beq.n	80068e6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80068d0:	7bbb      	ldrb	r3, [r7, #14]
 80068d2:	4619      	mov	r1, r3
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	f001 f9ef 	bl	8007cb8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80068da:	2180      	movs	r1, #128	@ 0x80
 80068dc:	6878      	ldr	r0, [r7, #4]
 80068de:	f001 f9eb 	bl	8007cb8 <USBD_LL_StallEP>
 80068e2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80068e4:	e040      	b.n	8006968 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80068e6:	6839      	ldr	r1, [r7, #0]
 80068e8:	6878      	ldr	r0, [r7, #4]
 80068ea:	f000 fc66 	bl	80071ba <USBD_CtlError>
              break;
 80068ee:	e03b      	b.n	8006968 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	885b      	ldrh	r3, [r3, #2]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d136      	bne.n	8006966 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80068f8:	7bbb      	ldrb	r3, [r7, #14]
 80068fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d004      	beq.n	800690c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006902:	7bbb      	ldrb	r3, [r7, #14]
 8006904:	4619      	mov	r1, r3
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	f001 f9f5 	bl	8007cf6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800690c:	6878      	ldr	r0, [r7, #4]
 800690e:	f000 fd32 	bl	8007376 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8006912:	7bbb      	ldrb	r3, [r7, #14]
 8006914:	4619      	mov	r1, r3
 8006916:	6878      	ldr	r0, [r7, #4]
 8006918:	f7ff fe1c 	bl	8006554 <USBD_CoreFindEP>
 800691c:	4603      	mov	r3, r0
 800691e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006920:	7b7b      	ldrb	r3, [r7, #13]
 8006922:	2bff      	cmp	r3, #255	@ 0xff
 8006924:	d01f      	beq.n	8006966 <USBD_StdEPReq+0x1c6>
 8006926:	7b7b      	ldrb	r3, [r7, #13]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d11c      	bne.n	8006966 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800692c:	7b7a      	ldrb	r2, [r7, #13]
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8006934:	7b7a      	ldrb	r2, [r7, #13]
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	32ae      	adds	r2, #174	@ 0xae
 800693a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800693e:	689b      	ldr	r3, [r3, #8]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d010      	beq.n	8006966 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006944:	7b7a      	ldrb	r2, [r7, #13]
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	32ae      	adds	r2, #174	@ 0xae
 800694a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800694e:	689b      	ldr	r3, [r3, #8]
 8006950:	6839      	ldr	r1, [r7, #0]
 8006952:	6878      	ldr	r0, [r7, #4]
 8006954:	4798      	blx	r3
 8006956:	4603      	mov	r3, r0
 8006958:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800695a:	e004      	b.n	8006966 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800695c:	6839      	ldr	r1, [r7, #0]
 800695e:	6878      	ldr	r0, [r7, #4]
 8006960:	f000 fc2b 	bl	80071ba <USBD_CtlError>
              break;
 8006964:	e000      	b.n	8006968 <USBD_StdEPReq+0x1c8>
              break;
 8006966:	bf00      	nop
          }
          break;
 8006968:	e0ad      	b.n	8006ac6 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006970:	b2db      	uxtb	r3, r3
 8006972:	2b02      	cmp	r3, #2
 8006974:	d002      	beq.n	800697c <USBD_StdEPReq+0x1dc>
 8006976:	2b03      	cmp	r3, #3
 8006978:	d033      	beq.n	80069e2 <USBD_StdEPReq+0x242>
 800697a:	e099      	b.n	8006ab0 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800697c:	7bbb      	ldrb	r3, [r7, #14]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d007      	beq.n	8006992 <USBD_StdEPReq+0x1f2>
 8006982:	7bbb      	ldrb	r3, [r7, #14]
 8006984:	2b80      	cmp	r3, #128	@ 0x80
 8006986:	d004      	beq.n	8006992 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8006988:	6839      	ldr	r1, [r7, #0]
 800698a:	6878      	ldr	r0, [r7, #4]
 800698c:	f000 fc15 	bl	80071ba <USBD_CtlError>
                break;
 8006990:	e093      	b.n	8006aba <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006992:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006996:	2b00      	cmp	r3, #0
 8006998:	da0b      	bge.n	80069b2 <USBD_StdEPReq+0x212>
 800699a:	7bbb      	ldrb	r3, [r7, #14]
 800699c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80069a0:	4613      	mov	r3, r2
 80069a2:	009b      	lsls	r3, r3, #2
 80069a4:	4413      	add	r3, r2
 80069a6:	009b      	lsls	r3, r3, #2
 80069a8:	3310      	adds	r3, #16
 80069aa:	687a      	ldr	r2, [r7, #4]
 80069ac:	4413      	add	r3, r2
 80069ae:	3304      	adds	r3, #4
 80069b0:	e00b      	b.n	80069ca <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80069b2:	7bbb      	ldrb	r3, [r7, #14]
 80069b4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80069b8:	4613      	mov	r3, r2
 80069ba:	009b      	lsls	r3, r3, #2
 80069bc:	4413      	add	r3, r2
 80069be:	009b      	lsls	r3, r3, #2
 80069c0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80069c4:	687a      	ldr	r2, [r7, #4]
 80069c6:	4413      	add	r3, r2
 80069c8:	3304      	adds	r3, #4
 80069ca:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80069cc:	68bb      	ldr	r3, [r7, #8]
 80069ce:	2200      	movs	r2, #0
 80069d0:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	330e      	adds	r3, #14
 80069d6:	2202      	movs	r2, #2
 80069d8:	4619      	mov	r1, r3
 80069da:	6878      	ldr	r0, [r7, #4]
 80069dc:	f000 fc6a 	bl	80072b4 <USBD_CtlSendData>
              break;
 80069e0:	e06b      	b.n	8006aba <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80069e2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	da11      	bge.n	8006a0e <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80069ea:	7bbb      	ldrb	r3, [r7, #14]
 80069ec:	f003 020f 	and.w	r2, r3, #15
 80069f0:	6879      	ldr	r1, [r7, #4]
 80069f2:	4613      	mov	r3, r2
 80069f4:	009b      	lsls	r3, r3, #2
 80069f6:	4413      	add	r3, r2
 80069f8:	009b      	lsls	r3, r3, #2
 80069fa:	440b      	add	r3, r1
 80069fc:	3323      	adds	r3, #35	@ 0x23
 80069fe:	781b      	ldrb	r3, [r3, #0]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d117      	bne.n	8006a34 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8006a04:	6839      	ldr	r1, [r7, #0]
 8006a06:	6878      	ldr	r0, [r7, #4]
 8006a08:	f000 fbd7 	bl	80071ba <USBD_CtlError>
                  break;
 8006a0c:	e055      	b.n	8006aba <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006a0e:	7bbb      	ldrb	r3, [r7, #14]
 8006a10:	f003 020f 	and.w	r2, r3, #15
 8006a14:	6879      	ldr	r1, [r7, #4]
 8006a16:	4613      	mov	r3, r2
 8006a18:	009b      	lsls	r3, r3, #2
 8006a1a:	4413      	add	r3, r2
 8006a1c:	009b      	lsls	r3, r3, #2
 8006a1e:	440b      	add	r3, r1
 8006a20:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006a24:	781b      	ldrb	r3, [r3, #0]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d104      	bne.n	8006a34 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8006a2a:	6839      	ldr	r1, [r7, #0]
 8006a2c:	6878      	ldr	r0, [r7, #4]
 8006a2e:	f000 fbc4 	bl	80071ba <USBD_CtlError>
                  break;
 8006a32:	e042      	b.n	8006aba <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006a34:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	da0b      	bge.n	8006a54 <USBD_StdEPReq+0x2b4>
 8006a3c:	7bbb      	ldrb	r3, [r7, #14]
 8006a3e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006a42:	4613      	mov	r3, r2
 8006a44:	009b      	lsls	r3, r3, #2
 8006a46:	4413      	add	r3, r2
 8006a48:	009b      	lsls	r3, r3, #2
 8006a4a:	3310      	adds	r3, #16
 8006a4c:	687a      	ldr	r2, [r7, #4]
 8006a4e:	4413      	add	r3, r2
 8006a50:	3304      	adds	r3, #4
 8006a52:	e00b      	b.n	8006a6c <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006a54:	7bbb      	ldrb	r3, [r7, #14]
 8006a56:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006a5a:	4613      	mov	r3, r2
 8006a5c:	009b      	lsls	r3, r3, #2
 8006a5e:	4413      	add	r3, r2
 8006a60:	009b      	lsls	r3, r3, #2
 8006a62:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006a66:	687a      	ldr	r2, [r7, #4]
 8006a68:	4413      	add	r3, r2
 8006a6a:	3304      	adds	r3, #4
 8006a6c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006a6e:	7bbb      	ldrb	r3, [r7, #14]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d002      	beq.n	8006a7a <USBD_StdEPReq+0x2da>
 8006a74:	7bbb      	ldrb	r3, [r7, #14]
 8006a76:	2b80      	cmp	r3, #128	@ 0x80
 8006a78:	d103      	bne.n	8006a82 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8006a7a:	68bb      	ldr	r3, [r7, #8]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	739a      	strb	r2, [r3, #14]
 8006a80:	e00e      	b.n	8006aa0 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8006a82:	7bbb      	ldrb	r3, [r7, #14]
 8006a84:	4619      	mov	r1, r3
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	f001 f954 	bl	8007d34 <USBD_LL_IsStallEP>
 8006a8c:	4603      	mov	r3, r0
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d003      	beq.n	8006a9a <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	2201      	movs	r2, #1
 8006a96:	739a      	strb	r2, [r3, #14]
 8006a98:	e002      	b.n	8006aa0 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	330e      	adds	r3, #14
 8006aa4:	2202      	movs	r2, #2
 8006aa6:	4619      	mov	r1, r3
 8006aa8:	6878      	ldr	r0, [r7, #4]
 8006aaa:	f000 fc03 	bl	80072b4 <USBD_CtlSendData>
              break;
 8006aae:	e004      	b.n	8006aba <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8006ab0:	6839      	ldr	r1, [r7, #0]
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	f000 fb81 	bl	80071ba <USBD_CtlError>
              break;
 8006ab8:	bf00      	nop
          }
          break;
 8006aba:	e004      	b.n	8006ac6 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8006abc:	6839      	ldr	r1, [r7, #0]
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	f000 fb7b 	bl	80071ba <USBD_CtlError>
          break;
 8006ac4:	bf00      	nop
      }
      break;
 8006ac6:	e005      	b.n	8006ad4 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8006ac8:	6839      	ldr	r1, [r7, #0]
 8006aca:	6878      	ldr	r0, [r7, #4]
 8006acc:	f000 fb75 	bl	80071ba <USBD_CtlError>
      break;
 8006ad0:	e000      	b.n	8006ad4 <USBD_StdEPReq+0x334>
      break;
 8006ad2:	bf00      	nop
  }

  return ret;
 8006ad4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	3710      	adds	r7, #16
 8006ada:	46bd      	mov	sp, r7
 8006adc:	bd80      	pop	{r7, pc}
	...

08006ae0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b086      	sub	sp, #24
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
 8006ae8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006aea:	2300      	movs	r3, #0
 8006aec:	817b      	strh	r3, [r7, #10]
  uint8_t *pbuf = NULL;
 8006aee:	2300      	movs	r3, #0
 8006af0:	617b      	str	r3, [r7, #20]
  uint8_t err = 0U;
 8006af2:	2300      	movs	r3, #0
 8006af4:	74fb      	strb	r3, [r7, #19]

  switch (req->wValue >> 8)
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	885b      	ldrh	r3, [r3, #2]
 8006afa:	0a1b      	lsrs	r3, r3, #8
 8006afc:	b29b      	uxth	r3, r3
 8006afe:	3b01      	subs	r3, #1
 8006b00:	2b06      	cmp	r3, #6
 8006b02:	f200 814f 	bhi.w	8006da4 <USBD_GetDescriptor+0x2c4>
 8006b06:	a201      	add	r2, pc, #4	@ (adr r2, 8006b0c <USBD_GetDescriptor+0x2c>)
 8006b08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b0c:	08006b29 	.word	0x08006b29
 8006b10:	08006b41 	.word	0x08006b41
 8006b14:	08006b81 	.word	0x08006b81
 8006b18:	08006da5 	.word	0x08006da5
 8006b1c:	08006da5 	.word	0x08006da5
 8006b20:	08006d45 	.word	0x08006d45
 8006b24:	08006d71 	.word	0x08006d71
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	687a      	ldr	r2, [r7, #4]
 8006b32:	7c12      	ldrb	r2, [r2, #16]
 8006b34:	f107 010a 	add.w	r1, r7, #10
 8006b38:	4610      	mov	r0, r2
 8006b3a:	4798      	blx	r3
 8006b3c:	6178      	str	r0, [r7, #20]
      break;
 8006b3e:	e139      	b.n	8006db4 <USBD_GetDescriptor+0x2d4>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	7c1b      	ldrb	r3, [r3, #16]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d10d      	bne.n	8006b64 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b50:	f107 020a 	add.w	r2, r7, #10
 8006b54:	4610      	mov	r0, r2
 8006b56:	4798      	blx	r3
 8006b58:	6178      	str	r0, [r7, #20]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006b5a:	697b      	ldr	r3, [r7, #20]
 8006b5c:	3301      	adds	r3, #1
 8006b5e:	2202      	movs	r2, #2
 8006b60:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006b62:	e127      	b.n	8006db4 <USBD_GetDescriptor+0x2d4>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006b6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b6c:	f107 020a 	add.w	r2, r7, #10
 8006b70:	4610      	mov	r0, r2
 8006b72:	4798      	blx	r3
 8006b74:	6178      	str	r0, [r7, #20]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006b76:	697b      	ldr	r3, [r7, #20]
 8006b78:	3301      	adds	r3, #1
 8006b7a:	2202      	movs	r2, #2
 8006b7c:	701a      	strb	r2, [r3, #0]
      break;
 8006b7e:	e119      	b.n	8006db4 <USBD_GetDescriptor+0x2d4>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	885b      	ldrh	r3, [r3, #2]
 8006b84:	b2db      	uxtb	r3, r3
 8006b86:	2b05      	cmp	r3, #5
 8006b88:	f200 80ac 	bhi.w	8006ce4 <USBD_GetDescriptor+0x204>
 8006b8c:	a201      	add	r2, pc, #4	@ (adr r2, 8006b94 <USBD_GetDescriptor+0xb4>)
 8006b8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b92:	bf00      	nop
 8006b94:	08006bad 	.word	0x08006bad
 8006b98:	08006be1 	.word	0x08006be1
 8006b9c:	08006c15 	.word	0x08006c15
 8006ba0:	08006c49 	.word	0x08006c49
 8006ba4:	08006c7d 	.word	0x08006c7d
 8006ba8:	08006cb1 	.word	0x08006cb1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006bb2:	685b      	ldr	r3, [r3, #4]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d00b      	beq.n	8006bd0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006bbe:	685b      	ldr	r3, [r3, #4]
 8006bc0:	687a      	ldr	r2, [r7, #4]
 8006bc2:	7c12      	ldrb	r2, [r2, #16]
 8006bc4:	f107 010a 	add.w	r1, r7, #10
 8006bc8:	4610      	mov	r0, r2
 8006bca:	4798      	blx	r3
 8006bcc:	6178      	str	r0, [r7, #20]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006bce:	e0b8      	b.n	8006d42 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8006bd0:	6839      	ldr	r1, [r7, #0]
 8006bd2:	6878      	ldr	r0, [r7, #4]
 8006bd4:	f000 faf1 	bl	80071ba <USBD_CtlError>
            err++;
 8006bd8:	7cfb      	ldrb	r3, [r7, #19]
 8006bda:	3301      	adds	r3, #1
 8006bdc:	74fb      	strb	r3, [r7, #19]
          break;
 8006bde:	e0b0      	b.n	8006d42 <USBD_GetDescriptor+0x262>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006be6:	689b      	ldr	r3, [r3, #8]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d00b      	beq.n	8006c04 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006bf2:	689b      	ldr	r3, [r3, #8]
 8006bf4:	687a      	ldr	r2, [r7, #4]
 8006bf6:	7c12      	ldrb	r2, [r2, #16]
 8006bf8:	f107 010a 	add.w	r1, r7, #10
 8006bfc:	4610      	mov	r0, r2
 8006bfe:	4798      	blx	r3
 8006c00:	6178      	str	r0, [r7, #20]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006c02:	e09e      	b.n	8006d42 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8006c04:	6839      	ldr	r1, [r7, #0]
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f000 fad7 	bl	80071ba <USBD_CtlError>
            err++;
 8006c0c:	7cfb      	ldrb	r3, [r7, #19]
 8006c0e:	3301      	adds	r3, #1
 8006c10:	74fb      	strb	r3, [r7, #19]
          break;
 8006c12:	e096      	b.n	8006d42 <USBD_GetDescriptor+0x262>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c1a:	68db      	ldr	r3, [r3, #12]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d00b      	beq.n	8006c38 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c26:	68db      	ldr	r3, [r3, #12]
 8006c28:	687a      	ldr	r2, [r7, #4]
 8006c2a:	7c12      	ldrb	r2, [r2, #16]
 8006c2c:	f107 010a 	add.w	r1, r7, #10
 8006c30:	4610      	mov	r0, r2
 8006c32:	4798      	blx	r3
 8006c34:	6178      	str	r0, [r7, #20]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006c36:	e084      	b.n	8006d42 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8006c38:	6839      	ldr	r1, [r7, #0]
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	f000 fabd 	bl	80071ba <USBD_CtlError>
            err++;
 8006c40:	7cfb      	ldrb	r3, [r7, #19]
 8006c42:	3301      	adds	r3, #1
 8006c44:	74fb      	strb	r3, [r7, #19]
          break;
 8006c46:	e07c      	b.n	8006d42 <USBD_GetDescriptor+0x262>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c4e:	691b      	ldr	r3, [r3, #16]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d00b      	beq.n	8006c6c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c5a:	691b      	ldr	r3, [r3, #16]
 8006c5c:	687a      	ldr	r2, [r7, #4]
 8006c5e:	7c12      	ldrb	r2, [r2, #16]
 8006c60:	f107 010a 	add.w	r1, r7, #10
 8006c64:	4610      	mov	r0, r2
 8006c66:	4798      	blx	r3
 8006c68:	6178      	str	r0, [r7, #20]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006c6a:	e06a      	b.n	8006d42 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8006c6c:	6839      	ldr	r1, [r7, #0]
 8006c6e:	6878      	ldr	r0, [r7, #4]
 8006c70:	f000 faa3 	bl	80071ba <USBD_CtlError>
            err++;
 8006c74:	7cfb      	ldrb	r3, [r7, #19]
 8006c76:	3301      	adds	r3, #1
 8006c78:	74fb      	strb	r3, [r7, #19]
          break;
 8006c7a:	e062      	b.n	8006d42 <USBD_GetDescriptor+0x262>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c82:	695b      	ldr	r3, [r3, #20]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d00b      	beq.n	8006ca0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c8e:	695b      	ldr	r3, [r3, #20]
 8006c90:	687a      	ldr	r2, [r7, #4]
 8006c92:	7c12      	ldrb	r2, [r2, #16]
 8006c94:	f107 010a 	add.w	r1, r7, #10
 8006c98:	4610      	mov	r0, r2
 8006c9a:	4798      	blx	r3
 8006c9c:	6178      	str	r0, [r7, #20]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006c9e:	e050      	b.n	8006d42 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8006ca0:	6839      	ldr	r1, [r7, #0]
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	f000 fa89 	bl	80071ba <USBD_CtlError>
            err++;
 8006ca8:	7cfb      	ldrb	r3, [r7, #19]
 8006caa:	3301      	adds	r3, #1
 8006cac:	74fb      	strb	r3, [r7, #19]
          break;
 8006cae:	e048      	b.n	8006d42 <USBD_GetDescriptor+0x262>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006cb6:	699b      	ldr	r3, [r3, #24]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d00b      	beq.n	8006cd4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006cc2:	699b      	ldr	r3, [r3, #24]
 8006cc4:	687a      	ldr	r2, [r7, #4]
 8006cc6:	7c12      	ldrb	r2, [r2, #16]
 8006cc8:	f107 010a 	add.w	r1, r7, #10
 8006ccc:	4610      	mov	r0, r2
 8006cce:	4798      	blx	r3
 8006cd0:	6178      	str	r0, [r7, #20]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006cd2:	e036      	b.n	8006d42 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8006cd4:	6839      	ldr	r1, [r7, #0]
 8006cd6:	6878      	ldr	r0, [r7, #4]
 8006cd8:	f000 fa6f 	bl	80071ba <USBD_CtlError>
            err++;
 8006cdc:	7cfb      	ldrb	r3, [r7, #19]
 8006cde:	3301      	adds	r3, #1
 8006ce0:	74fb      	strb	r3, [r7, #19]
          break;
 8006ce2:	e02e      	b.n	8006d42 <USBD_GetDescriptor+0x262>

        default:
#if (USBD_SUPPORT_USER_STRING_DESC == 1U)
          pbuf = NULL;
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	617b      	str	r3, [r7, #20]

          for (uint32_t idx = 0U; (idx < pdev->NumClasses); idx++)
 8006ce8:	2300      	movs	r3, #0
 8006cea:	60fb      	str	r3, [r7, #12]
 8006cec:	e020      	b.n	8006d30 <USBD_GetDescriptor+0x250>
          {
            if (pdev->pClass[idx]->GetUsrStrDescriptor != NULL)
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	68fa      	ldr	r2, [r7, #12]
 8006cf2:	32ae      	adds	r2, #174	@ 0xae
 8006cf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d015      	beq.n	8006d2a <USBD_GetDescriptor+0x24a>
            {
              pdev->classId = idx;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	68fa      	ldr	r2, [r7, #12]
 8006d02:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pbuf = pdev->pClass[idx]->GetUsrStrDescriptor(pdev, LOBYTE(req->wValue), &len);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	68fa      	ldr	r2, [r7, #12]
 8006d0a:	32ae      	adds	r2, #174	@ 0xae
 8006d0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d12:	683a      	ldr	r2, [r7, #0]
 8006d14:	8852      	ldrh	r2, [r2, #2]
 8006d16:	b2d1      	uxtb	r1, r2
 8006d18:	f107 020a 	add.w	r2, r7, #10
 8006d1c:	6878      	ldr	r0, [r7, #4]
 8006d1e:	4798      	blx	r3
 8006d20:	6178      	str	r0, [r7, #20]

              if (pbuf == NULL) /* This means that no class recognized the string index */
 8006d22:	697b      	ldr	r3, [r7, #20]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d10a      	bne.n	8006d3e <USBD_GetDescriptor+0x25e>
              {
                continue;
 8006d28:	bf00      	nop
          for (uint32_t idx = 0U; (idx < pdev->NumClasses); idx++)
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	3301      	adds	r3, #1
 8006d2e:	60fb      	str	r3, [r7, #12]
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8006d36:	68fa      	ldr	r2, [r7, #12]
 8006d38:	429a      	cmp	r2, r3
 8006d3a:	d3d8      	bcc.n	8006cee <USBD_GetDescriptor+0x20e>

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
          err++;
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8006d3c:	e000      	b.n	8006d40 <USBD_GetDescriptor+0x260>
                break;
 8006d3e:	bf00      	nop
          break;
 8006d40:	bf00      	nop
      }
      break;
 8006d42:	e037      	b.n	8006db4 <USBD_GetDescriptor+0x2d4>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	7c1b      	ldrb	r3, [r3, #16]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d109      	bne.n	8006d60 <USBD_GetDescriptor+0x280>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006d52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d54:	f107 020a 	add.w	r2, r7, #10
 8006d58:	4610      	mov	r0, r2
 8006d5a:	4798      	blx	r3
 8006d5c:	6178      	str	r0, [r7, #20]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006d5e:	e029      	b.n	8006db4 <USBD_GetDescriptor+0x2d4>
        USBD_CtlError(pdev, req);
 8006d60:	6839      	ldr	r1, [r7, #0]
 8006d62:	6878      	ldr	r0, [r7, #4]
 8006d64:	f000 fa29 	bl	80071ba <USBD_CtlError>
        err++;
 8006d68:	7cfb      	ldrb	r3, [r7, #19]
 8006d6a:	3301      	adds	r3, #1
 8006d6c:	74fb      	strb	r3, [r7, #19]
      break;
 8006d6e:	e021      	b.n	8006db4 <USBD_GetDescriptor+0x2d4>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	7c1b      	ldrb	r3, [r3, #16]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d10d      	bne.n	8006d94 <USBD_GetDescriptor+0x2b4>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006d7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d80:	f107 020a 	add.w	r2, r7, #10
 8006d84:	4610      	mov	r0, r2
 8006d86:	4798      	blx	r3
 8006d88:	6178      	str	r0, [r7, #20]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	3301      	adds	r3, #1
 8006d8e:	2207      	movs	r2, #7
 8006d90:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006d92:	e00f      	b.n	8006db4 <USBD_GetDescriptor+0x2d4>
        USBD_CtlError(pdev, req);
 8006d94:	6839      	ldr	r1, [r7, #0]
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	f000 fa0f 	bl	80071ba <USBD_CtlError>
        err++;
 8006d9c:	7cfb      	ldrb	r3, [r7, #19]
 8006d9e:	3301      	adds	r3, #1
 8006da0:	74fb      	strb	r3, [r7, #19]
      break;
 8006da2:	e007      	b.n	8006db4 <USBD_GetDescriptor+0x2d4>

    default:
      USBD_CtlError(pdev, req);
 8006da4:	6839      	ldr	r1, [r7, #0]
 8006da6:	6878      	ldr	r0, [r7, #4]
 8006da8:	f000 fa07 	bl	80071ba <USBD_CtlError>
      err++;
 8006dac:	7cfb      	ldrb	r3, [r7, #19]
 8006dae:	3301      	adds	r3, #1
 8006db0:	74fb      	strb	r3, [r7, #19]
      break;
 8006db2:	bf00      	nop
  }

  if (err != 0U)
 8006db4:	7cfb      	ldrb	r3, [r7, #19]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d11e      	bne.n	8006df8 <USBD_GetDescriptor+0x318>
  {
    return;
  }

  if (req->wLength != 0U)
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	88db      	ldrh	r3, [r3, #6]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d016      	beq.n	8006df0 <USBD_GetDescriptor+0x310>
  {
    if (len != 0U)
 8006dc2:	897b      	ldrh	r3, [r7, #10]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d00e      	beq.n	8006de6 <USBD_GetDescriptor+0x306>
    {
      len = MIN(len, req->wLength);
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	88da      	ldrh	r2, [r3, #6]
 8006dcc:	897b      	ldrh	r3, [r7, #10]
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	bf28      	it	cs
 8006dd2:	4613      	movcs	r3, r2
 8006dd4:	b29b      	uxth	r3, r3
 8006dd6:	817b      	strh	r3, [r7, #10]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8006dd8:	897b      	ldrh	r3, [r7, #10]
 8006dda:	461a      	mov	r2, r3
 8006ddc:	6979      	ldr	r1, [r7, #20]
 8006dde:	6878      	ldr	r0, [r7, #4]
 8006de0:	f000 fa68 	bl	80072b4 <USBD_CtlSendData>
 8006de4:	e009      	b.n	8006dfa <USBD_GetDescriptor+0x31a>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8006de6:	6839      	ldr	r1, [r7, #0]
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f000 f9e6 	bl	80071ba <USBD_CtlError>
 8006dee:	e004      	b.n	8006dfa <USBD_GetDescriptor+0x31a>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8006df0:	6878      	ldr	r0, [r7, #4]
 8006df2:	f000 fac0 	bl	8007376 <USBD_CtlSendStatus>
 8006df6:	e000      	b.n	8006dfa <USBD_GetDescriptor+0x31a>
    return;
 8006df8:	bf00      	nop
  }
}
 8006dfa:	3718      	adds	r7, #24
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	bd80      	pop	{r7, pc}

08006e00 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b084      	sub	sp, #16
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
 8006e08:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	889b      	ldrh	r3, [r3, #4]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d131      	bne.n	8006e76 <USBD_SetAddress+0x76>
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	88db      	ldrh	r3, [r3, #6]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d12d      	bne.n	8006e76 <USBD_SetAddress+0x76>
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	885b      	ldrh	r3, [r3, #2]
 8006e1e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006e20:	d829      	bhi.n	8006e76 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	885b      	ldrh	r3, [r3, #2]
 8006e26:	b2db      	uxtb	r3, r3
 8006e28:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e2c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006e34:	b2db      	uxtb	r3, r3
 8006e36:	2b03      	cmp	r3, #3
 8006e38:	d104      	bne.n	8006e44 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8006e3a:	6839      	ldr	r1, [r7, #0]
 8006e3c:	6878      	ldr	r0, [r7, #4]
 8006e3e:	f000 f9bc 	bl	80071ba <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006e42:	e01d      	b.n	8006e80 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	7bfa      	ldrb	r2, [r7, #15]
 8006e48:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8006e4c:	7bfb      	ldrb	r3, [r7, #15]
 8006e4e:	4619      	mov	r1, r3
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	f000 ff9b 	bl	8007d8c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8006e56:	6878      	ldr	r0, [r7, #4]
 8006e58:	f000 fa8d 	bl	8007376 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8006e5c:	7bfb      	ldrb	r3, [r7, #15]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d004      	beq.n	8006e6c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2202      	movs	r2, #2
 8006e66:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006e6a:	e009      	b.n	8006e80 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2201      	movs	r2, #1
 8006e70:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006e74:	e004      	b.n	8006e80 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8006e76:	6839      	ldr	r1, [r7, #0]
 8006e78:	6878      	ldr	r0, [r7, #4]
 8006e7a:	f000 f99e 	bl	80071ba <USBD_CtlError>
  }
}
 8006e7e:	bf00      	nop
 8006e80:	bf00      	nop
 8006e82:	3710      	adds	r7, #16
 8006e84:	46bd      	mov	sp, r7
 8006e86:	bd80      	pop	{r7, pc}

08006e88 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b084      	sub	sp, #16
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
 8006e90:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006e92:	2300      	movs	r3, #0
 8006e94:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	885b      	ldrh	r3, [r3, #2]
 8006e9a:	b2da      	uxtb	r2, r3
 8006e9c:	4b4e      	ldr	r3, [pc, #312]	@ (8006fd8 <USBD_SetConfig+0x150>)
 8006e9e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006ea0:	4b4d      	ldr	r3, [pc, #308]	@ (8006fd8 <USBD_SetConfig+0x150>)
 8006ea2:	781b      	ldrb	r3, [r3, #0]
 8006ea4:	2b01      	cmp	r3, #1
 8006ea6:	d905      	bls.n	8006eb4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8006ea8:	6839      	ldr	r1, [r7, #0]
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f000 f985 	bl	80071ba <USBD_CtlError>
    return USBD_FAIL;
 8006eb0:	2303      	movs	r3, #3
 8006eb2:	e08c      	b.n	8006fce <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006eba:	b2db      	uxtb	r3, r3
 8006ebc:	2b02      	cmp	r3, #2
 8006ebe:	d002      	beq.n	8006ec6 <USBD_SetConfig+0x3e>
 8006ec0:	2b03      	cmp	r3, #3
 8006ec2:	d029      	beq.n	8006f18 <USBD_SetConfig+0x90>
 8006ec4:	e075      	b.n	8006fb2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8006ec6:	4b44      	ldr	r3, [pc, #272]	@ (8006fd8 <USBD_SetConfig+0x150>)
 8006ec8:	781b      	ldrb	r3, [r3, #0]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d020      	beq.n	8006f10 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8006ece:	4b42      	ldr	r3, [pc, #264]	@ (8006fd8 <USBD_SetConfig+0x150>)
 8006ed0:	781b      	ldrb	r3, [r3, #0]
 8006ed2:	461a      	mov	r2, r3
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8006ed8:	4b3f      	ldr	r3, [pc, #252]	@ (8006fd8 <USBD_SetConfig+0x150>)
 8006eda:	781b      	ldrb	r3, [r3, #0]
 8006edc:	4619      	mov	r1, r3
 8006ede:	6878      	ldr	r0, [r7, #4]
 8006ee0:	f7fe ffe0 	bl	8005ea4 <USBD_SetClassConfig>
 8006ee4:	4603      	mov	r3, r0
 8006ee6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8006ee8:	7bfb      	ldrb	r3, [r7, #15]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d008      	beq.n	8006f00 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8006eee:	6839      	ldr	r1, [r7, #0]
 8006ef0:	6878      	ldr	r0, [r7, #4]
 8006ef2:	f000 f962 	bl	80071ba <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2202      	movs	r2, #2
 8006efa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006efe:	e065      	b.n	8006fcc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8006f00:	6878      	ldr	r0, [r7, #4]
 8006f02:	f000 fa38 	bl	8007376 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2203      	movs	r2, #3
 8006f0a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8006f0e:	e05d      	b.n	8006fcc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8006f10:	6878      	ldr	r0, [r7, #4]
 8006f12:	f000 fa30 	bl	8007376 <USBD_CtlSendStatus>
      break;
 8006f16:	e059      	b.n	8006fcc <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8006f18:	4b2f      	ldr	r3, [pc, #188]	@ (8006fd8 <USBD_SetConfig+0x150>)
 8006f1a:	781b      	ldrb	r3, [r3, #0]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d112      	bne.n	8006f46 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2202      	movs	r2, #2
 8006f24:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8006f28:	4b2b      	ldr	r3, [pc, #172]	@ (8006fd8 <USBD_SetConfig+0x150>)
 8006f2a:	781b      	ldrb	r3, [r3, #0]
 8006f2c:	461a      	mov	r2, r3
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006f32:	4b29      	ldr	r3, [pc, #164]	@ (8006fd8 <USBD_SetConfig+0x150>)
 8006f34:	781b      	ldrb	r3, [r3, #0]
 8006f36:	4619      	mov	r1, r3
 8006f38:	6878      	ldr	r0, [r7, #4]
 8006f3a:	f7fe ffcf 	bl	8005edc <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	f000 fa19 	bl	8007376 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006f44:	e042      	b.n	8006fcc <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8006f46:	4b24      	ldr	r3, [pc, #144]	@ (8006fd8 <USBD_SetConfig+0x150>)
 8006f48:	781b      	ldrb	r3, [r3, #0]
 8006f4a:	461a      	mov	r2, r3
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	685b      	ldr	r3, [r3, #4]
 8006f50:	429a      	cmp	r2, r3
 8006f52:	d02a      	beq.n	8006faa <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	685b      	ldr	r3, [r3, #4]
 8006f58:	b2db      	uxtb	r3, r3
 8006f5a:	4619      	mov	r1, r3
 8006f5c:	6878      	ldr	r0, [r7, #4]
 8006f5e:	f7fe ffbd 	bl	8005edc <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8006f62:	4b1d      	ldr	r3, [pc, #116]	@ (8006fd8 <USBD_SetConfig+0x150>)
 8006f64:	781b      	ldrb	r3, [r3, #0]
 8006f66:	461a      	mov	r2, r3
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8006f6c:	4b1a      	ldr	r3, [pc, #104]	@ (8006fd8 <USBD_SetConfig+0x150>)
 8006f6e:	781b      	ldrb	r3, [r3, #0]
 8006f70:	4619      	mov	r1, r3
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	f7fe ff96 	bl	8005ea4 <USBD_SetClassConfig>
 8006f78:	4603      	mov	r3, r0
 8006f7a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8006f7c:	7bfb      	ldrb	r3, [r7, #15]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d00f      	beq.n	8006fa2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8006f82:	6839      	ldr	r1, [r7, #0]
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f000 f918 	bl	80071ba <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	685b      	ldr	r3, [r3, #4]
 8006f8e:	b2db      	uxtb	r3, r3
 8006f90:	4619      	mov	r1, r3
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f7fe ffa2 	bl	8005edc <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2202      	movs	r2, #2
 8006f9c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8006fa0:	e014      	b.n	8006fcc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8006fa2:	6878      	ldr	r0, [r7, #4]
 8006fa4:	f000 f9e7 	bl	8007376 <USBD_CtlSendStatus>
      break;
 8006fa8:	e010      	b.n	8006fcc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8006faa:	6878      	ldr	r0, [r7, #4]
 8006fac:	f000 f9e3 	bl	8007376 <USBD_CtlSendStatus>
      break;
 8006fb0:	e00c      	b.n	8006fcc <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8006fb2:	6839      	ldr	r1, [r7, #0]
 8006fb4:	6878      	ldr	r0, [r7, #4]
 8006fb6:	f000 f900 	bl	80071ba <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006fba:	4b07      	ldr	r3, [pc, #28]	@ (8006fd8 <USBD_SetConfig+0x150>)
 8006fbc:	781b      	ldrb	r3, [r3, #0]
 8006fbe:	4619      	mov	r1, r3
 8006fc0:	6878      	ldr	r0, [r7, #4]
 8006fc2:	f7fe ff8b 	bl	8005edc <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8006fc6:	2303      	movs	r3, #3
 8006fc8:	73fb      	strb	r3, [r7, #15]
      break;
 8006fca:	bf00      	nop
  }

  return ret;
 8006fcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fce:	4618      	mov	r0, r3
 8006fd0:	3710      	adds	r7, #16
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	bd80      	pop	{r7, pc}
 8006fd6:	bf00      	nop
 8006fd8:	2000023b 	.word	0x2000023b

08006fdc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b082      	sub	sp, #8
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
 8006fe4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	88db      	ldrh	r3, [r3, #6]
 8006fea:	2b01      	cmp	r3, #1
 8006fec:	d004      	beq.n	8006ff8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8006fee:	6839      	ldr	r1, [r7, #0]
 8006ff0:	6878      	ldr	r0, [r7, #4]
 8006ff2:	f000 f8e2 	bl	80071ba <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8006ff6:	e023      	b.n	8007040 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006ffe:	b2db      	uxtb	r3, r3
 8007000:	2b02      	cmp	r3, #2
 8007002:	dc02      	bgt.n	800700a <USBD_GetConfig+0x2e>
 8007004:	2b00      	cmp	r3, #0
 8007006:	dc03      	bgt.n	8007010 <USBD_GetConfig+0x34>
 8007008:	e015      	b.n	8007036 <USBD_GetConfig+0x5a>
 800700a:	2b03      	cmp	r3, #3
 800700c:	d00b      	beq.n	8007026 <USBD_GetConfig+0x4a>
 800700e:	e012      	b.n	8007036 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2200      	movs	r2, #0
 8007014:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	3308      	adds	r3, #8
 800701a:	2201      	movs	r2, #1
 800701c:	4619      	mov	r1, r3
 800701e:	6878      	ldr	r0, [r7, #4]
 8007020:	f000 f948 	bl	80072b4 <USBD_CtlSendData>
        break;
 8007024:	e00c      	b.n	8007040 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	3304      	adds	r3, #4
 800702a:	2201      	movs	r2, #1
 800702c:	4619      	mov	r1, r3
 800702e:	6878      	ldr	r0, [r7, #4]
 8007030:	f000 f940 	bl	80072b4 <USBD_CtlSendData>
        break;
 8007034:	e004      	b.n	8007040 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8007036:	6839      	ldr	r1, [r7, #0]
 8007038:	6878      	ldr	r0, [r7, #4]
 800703a:	f000 f8be 	bl	80071ba <USBD_CtlError>
        break;
 800703e:	bf00      	nop
}
 8007040:	bf00      	nop
 8007042:	3708      	adds	r7, #8
 8007044:	46bd      	mov	sp, r7
 8007046:	bd80      	pop	{r7, pc}

08007048 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b082      	sub	sp, #8
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
 8007050:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007058:	b2db      	uxtb	r3, r3
 800705a:	3b01      	subs	r3, #1
 800705c:	2b02      	cmp	r3, #2
 800705e:	d81e      	bhi.n	800709e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	88db      	ldrh	r3, [r3, #6]
 8007064:	2b02      	cmp	r3, #2
 8007066:	d004      	beq.n	8007072 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8007068:	6839      	ldr	r1, [r7, #0]
 800706a:	6878      	ldr	r0, [r7, #4]
 800706c:	f000 f8a5 	bl	80071ba <USBD_CtlError>
        break;
 8007070:	e01a      	b.n	80070a8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2201      	movs	r2, #1
 8007076:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800707e:	2b00      	cmp	r3, #0
 8007080:	d005      	beq.n	800708e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	68db      	ldr	r3, [r3, #12]
 8007086:	f043 0202 	orr.w	r2, r3, #2
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	330c      	adds	r3, #12
 8007092:	2202      	movs	r2, #2
 8007094:	4619      	mov	r1, r3
 8007096:	6878      	ldr	r0, [r7, #4]
 8007098:	f000 f90c 	bl	80072b4 <USBD_CtlSendData>
      break;
 800709c:	e004      	b.n	80070a8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800709e:	6839      	ldr	r1, [r7, #0]
 80070a0:	6878      	ldr	r0, [r7, #4]
 80070a2:	f000 f88a 	bl	80071ba <USBD_CtlError>
      break;
 80070a6:	bf00      	nop
  }
}
 80070a8:	bf00      	nop
 80070aa:	3708      	adds	r7, #8
 80070ac:	46bd      	mov	sp, r7
 80070ae:	bd80      	pop	{r7, pc}

080070b0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b082      	sub	sp, #8
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
 80070b8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	885b      	ldrh	r3, [r3, #2]
 80070be:	2b01      	cmp	r3, #1
 80070c0:	d107      	bne.n	80070d2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2201      	movs	r2, #1
 80070c6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80070ca:	6878      	ldr	r0, [r7, #4]
 80070cc:	f000 f953 	bl	8007376 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80070d0:	e013      	b.n	80070fa <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	885b      	ldrh	r3, [r3, #2]
 80070d6:	2b02      	cmp	r3, #2
 80070d8:	d10b      	bne.n	80070f2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80070da:	683b      	ldr	r3, [r7, #0]
 80070dc:	889b      	ldrh	r3, [r3, #4]
 80070de:	0a1b      	lsrs	r3, r3, #8
 80070e0:	b29b      	uxth	r3, r3
 80070e2:	b2da      	uxtb	r2, r3
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80070ea:	6878      	ldr	r0, [r7, #4]
 80070ec:	f000 f943 	bl	8007376 <USBD_CtlSendStatus>
}
 80070f0:	e003      	b.n	80070fa <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80070f2:	6839      	ldr	r1, [r7, #0]
 80070f4:	6878      	ldr	r0, [r7, #4]
 80070f6:	f000 f860 	bl	80071ba <USBD_CtlError>
}
 80070fa:	bf00      	nop
 80070fc:	3708      	adds	r7, #8
 80070fe:	46bd      	mov	sp, r7
 8007100:	bd80      	pop	{r7, pc}

08007102 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007102:	b580      	push	{r7, lr}
 8007104:	b082      	sub	sp, #8
 8007106:	af00      	add	r7, sp, #0
 8007108:	6078      	str	r0, [r7, #4]
 800710a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007112:	b2db      	uxtb	r3, r3
 8007114:	3b01      	subs	r3, #1
 8007116:	2b02      	cmp	r3, #2
 8007118:	d80b      	bhi.n	8007132 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	885b      	ldrh	r3, [r3, #2]
 800711e:	2b01      	cmp	r3, #1
 8007120:	d10c      	bne.n	800713c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2200      	movs	r2, #0
 8007126:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	f000 f923 	bl	8007376 <USBD_CtlSendStatus>
      }
      break;
 8007130:	e004      	b.n	800713c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8007132:	6839      	ldr	r1, [r7, #0]
 8007134:	6878      	ldr	r0, [r7, #4]
 8007136:	f000 f840 	bl	80071ba <USBD_CtlError>
      break;
 800713a:	e000      	b.n	800713e <USBD_ClrFeature+0x3c>
      break;
 800713c:	bf00      	nop
  }
}
 800713e:	bf00      	nop
 8007140:	3708      	adds	r7, #8
 8007142:	46bd      	mov	sp, r7
 8007144:	bd80      	pop	{r7, pc}

08007146 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007146:	b580      	push	{r7, lr}
 8007148:	b084      	sub	sp, #16
 800714a:	af00      	add	r7, sp, #0
 800714c:	6078      	str	r0, [r7, #4]
 800714e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	781a      	ldrb	r2, [r3, #0]
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	3301      	adds	r3, #1
 8007160:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	781a      	ldrb	r2, [r3, #0]
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	3301      	adds	r3, #1
 800716e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007170:	68f8      	ldr	r0, [r7, #12]
 8007172:	f7ff fa18 	bl	80065a6 <SWAPBYTE>
 8007176:	4603      	mov	r3, r0
 8007178:	461a      	mov	r2, r3
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	3301      	adds	r3, #1
 8007182:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	3301      	adds	r3, #1
 8007188:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800718a:	68f8      	ldr	r0, [r7, #12]
 800718c:	f7ff fa0b 	bl	80065a6 <SWAPBYTE>
 8007190:	4603      	mov	r3, r0
 8007192:	461a      	mov	r2, r3
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	3301      	adds	r3, #1
 800719c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	3301      	adds	r3, #1
 80071a2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80071a4:	68f8      	ldr	r0, [r7, #12]
 80071a6:	f7ff f9fe 	bl	80065a6 <SWAPBYTE>
 80071aa:	4603      	mov	r3, r0
 80071ac:	461a      	mov	r2, r3
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	80da      	strh	r2, [r3, #6]
}
 80071b2:	bf00      	nop
 80071b4:	3710      	adds	r7, #16
 80071b6:	46bd      	mov	sp, r7
 80071b8:	bd80      	pop	{r7, pc}

080071ba <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80071ba:	b580      	push	{r7, lr}
 80071bc:	b082      	sub	sp, #8
 80071be:	af00      	add	r7, sp, #0
 80071c0:	6078      	str	r0, [r7, #4]
 80071c2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80071c4:	2180      	movs	r1, #128	@ 0x80
 80071c6:	6878      	ldr	r0, [r7, #4]
 80071c8:	f000 fd76 	bl	8007cb8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80071cc:	2100      	movs	r1, #0
 80071ce:	6878      	ldr	r0, [r7, #4]
 80071d0:	f000 fd72 	bl	8007cb8 <USBD_LL_StallEP>
}
 80071d4:	bf00      	nop
 80071d6:	3708      	adds	r7, #8
 80071d8:	46bd      	mov	sp, r7
 80071da:	bd80      	pop	{r7, pc}

080071dc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b086      	sub	sp, #24
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	60f8      	str	r0, [r7, #12]
 80071e4:	60b9      	str	r1, [r7, #8]
 80071e6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80071e8:	2300      	movs	r3, #0
 80071ea:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d042      	beq.n	8007278 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80071f6:	6938      	ldr	r0, [r7, #16]
 80071f8:	f000 f842 	bl	8007280 <USBD_GetLen>
 80071fc:	4603      	mov	r3, r0
 80071fe:	3301      	adds	r3, #1
 8007200:	005b      	lsls	r3, r3, #1
 8007202:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007206:	d808      	bhi.n	800721a <USBD_GetString+0x3e>
 8007208:	6938      	ldr	r0, [r7, #16]
 800720a:	f000 f839 	bl	8007280 <USBD_GetLen>
 800720e:	4603      	mov	r3, r0
 8007210:	3301      	adds	r3, #1
 8007212:	b29b      	uxth	r3, r3
 8007214:	005b      	lsls	r3, r3, #1
 8007216:	b29a      	uxth	r2, r3
 8007218:	e001      	b.n	800721e <USBD_GetString+0x42>
 800721a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8007222:	7dfb      	ldrb	r3, [r7, #23]
 8007224:	68ba      	ldr	r2, [r7, #8]
 8007226:	4413      	add	r3, r2
 8007228:	687a      	ldr	r2, [r7, #4]
 800722a:	7812      	ldrb	r2, [r2, #0]
 800722c:	701a      	strb	r2, [r3, #0]
  idx++;
 800722e:	7dfb      	ldrb	r3, [r7, #23]
 8007230:	3301      	adds	r3, #1
 8007232:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007234:	7dfb      	ldrb	r3, [r7, #23]
 8007236:	68ba      	ldr	r2, [r7, #8]
 8007238:	4413      	add	r3, r2
 800723a:	2203      	movs	r2, #3
 800723c:	701a      	strb	r2, [r3, #0]
  idx++;
 800723e:	7dfb      	ldrb	r3, [r7, #23]
 8007240:	3301      	adds	r3, #1
 8007242:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007244:	e013      	b.n	800726e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8007246:	7dfb      	ldrb	r3, [r7, #23]
 8007248:	68ba      	ldr	r2, [r7, #8]
 800724a:	4413      	add	r3, r2
 800724c:	693a      	ldr	r2, [r7, #16]
 800724e:	7812      	ldrb	r2, [r2, #0]
 8007250:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	3301      	adds	r3, #1
 8007256:	613b      	str	r3, [r7, #16]
    idx++;
 8007258:	7dfb      	ldrb	r3, [r7, #23]
 800725a:	3301      	adds	r3, #1
 800725c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800725e:	7dfb      	ldrb	r3, [r7, #23]
 8007260:	68ba      	ldr	r2, [r7, #8]
 8007262:	4413      	add	r3, r2
 8007264:	2200      	movs	r2, #0
 8007266:	701a      	strb	r2, [r3, #0]
    idx++;
 8007268:	7dfb      	ldrb	r3, [r7, #23]
 800726a:	3301      	adds	r3, #1
 800726c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800726e:	693b      	ldr	r3, [r7, #16]
 8007270:	781b      	ldrb	r3, [r3, #0]
 8007272:	2b00      	cmp	r3, #0
 8007274:	d1e7      	bne.n	8007246 <USBD_GetString+0x6a>
 8007276:	e000      	b.n	800727a <USBD_GetString+0x9e>
    return;
 8007278:	bf00      	nop
  }
}
 800727a:	3718      	adds	r7, #24
 800727c:	46bd      	mov	sp, r7
 800727e:	bd80      	pop	{r7, pc}

08007280 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007280:	b480      	push	{r7}
 8007282:	b085      	sub	sp, #20
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007288:	2300      	movs	r3, #0
 800728a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8007290:	e005      	b.n	800729e <USBD_GetLen+0x1e>
  {
    len++;
 8007292:	7bfb      	ldrb	r3, [r7, #15]
 8007294:	3301      	adds	r3, #1
 8007296:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	3301      	adds	r3, #1
 800729c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800729e:	68bb      	ldr	r3, [r7, #8]
 80072a0:	781b      	ldrb	r3, [r3, #0]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d1f5      	bne.n	8007292 <USBD_GetLen+0x12>
  }

  return len;
 80072a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	3714      	adds	r7, #20
 80072ac:	46bd      	mov	sp, r7
 80072ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b2:	4770      	bx	lr

080072b4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b084      	sub	sp, #16
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	60f8      	str	r0, [r7, #12]
 80072bc:	60b9      	str	r1, [r7, #8]
 80072be:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	2202      	movs	r2, #2
 80072c4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	687a      	ldr	r2, [r7, #4]
 80072cc:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	68ba      	ldr	r2, [r7, #8]
 80072d2:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	687a      	ldr	r2, [r7, #4]
 80072d8:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	68ba      	ldr	r2, [r7, #8]
 80072de:	2100      	movs	r1, #0
 80072e0:	68f8      	ldr	r0, [r7, #12]
 80072e2:	f000 fd72 	bl	8007dca <USBD_LL_Transmit>

  return USBD_OK;
 80072e6:	2300      	movs	r3, #0
}
 80072e8:	4618      	mov	r0, r3
 80072ea:	3710      	adds	r7, #16
 80072ec:	46bd      	mov	sp, r7
 80072ee:	bd80      	pop	{r7, pc}

080072f0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b084      	sub	sp, #16
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	60f8      	str	r0, [r7, #12]
 80072f8:	60b9      	str	r1, [r7, #8]
 80072fa:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	68ba      	ldr	r2, [r7, #8]
 8007300:	2100      	movs	r1, #0
 8007302:	68f8      	ldr	r0, [r7, #12]
 8007304:	f000 fd61 	bl	8007dca <USBD_LL_Transmit>

  return USBD_OK;
 8007308:	2300      	movs	r3, #0
}
 800730a:	4618      	mov	r0, r3
 800730c:	3710      	adds	r7, #16
 800730e:	46bd      	mov	sp, r7
 8007310:	bd80      	pop	{r7, pc}

08007312 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8007312:	b580      	push	{r7, lr}
 8007314:	b084      	sub	sp, #16
 8007316:	af00      	add	r7, sp, #0
 8007318:	60f8      	str	r0, [r7, #12]
 800731a:	60b9      	str	r1, [r7, #8]
 800731c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	2203      	movs	r2, #3
 8007322:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	687a      	ldr	r2, [r7, #4]
 800732a:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	68ba      	ldr	r2, [r7, #8]
 8007332:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	687a      	ldr	r2, [r7, #4]
 800733a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	68ba      	ldr	r2, [r7, #8]
 8007342:	2100      	movs	r1, #0
 8007344:	68f8      	ldr	r0, [r7, #12]
 8007346:	f000 fd61 	bl	8007e0c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800734a:	2300      	movs	r3, #0
}
 800734c:	4618      	mov	r0, r3
 800734e:	3710      	adds	r7, #16
 8007350:	46bd      	mov	sp, r7
 8007352:	bd80      	pop	{r7, pc}

08007354 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b084      	sub	sp, #16
 8007358:	af00      	add	r7, sp, #0
 800735a:	60f8      	str	r0, [r7, #12]
 800735c:	60b9      	str	r1, [r7, #8]
 800735e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	68ba      	ldr	r2, [r7, #8]
 8007364:	2100      	movs	r1, #0
 8007366:	68f8      	ldr	r0, [r7, #12]
 8007368:	f000 fd50 	bl	8007e0c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800736c:	2300      	movs	r3, #0
}
 800736e:	4618      	mov	r0, r3
 8007370:	3710      	adds	r7, #16
 8007372:	46bd      	mov	sp, r7
 8007374:	bd80      	pop	{r7, pc}

08007376 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007376:	b580      	push	{r7, lr}
 8007378:	b082      	sub	sp, #8
 800737a:	af00      	add	r7, sp, #0
 800737c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2204      	movs	r2, #4
 8007382:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007386:	2300      	movs	r3, #0
 8007388:	2200      	movs	r2, #0
 800738a:	2100      	movs	r1, #0
 800738c:	6878      	ldr	r0, [r7, #4]
 800738e:	f000 fd1c 	bl	8007dca <USBD_LL_Transmit>

  return USBD_OK;
 8007392:	2300      	movs	r3, #0
}
 8007394:	4618      	mov	r0, r3
 8007396:	3708      	adds	r7, #8
 8007398:	46bd      	mov	sp, r7
 800739a:	bd80      	pop	{r7, pc}

0800739c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b082      	sub	sp, #8
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2205      	movs	r2, #5
 80073a8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80073ac:	2300      	movs	r3, #0
 80073ae:	2200      	movs	r2, #0
 80073b0:	2100      	movs	r1, #0
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	f000 fd2a 	bl	8007e0c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80073b8:	2300      	movs	r3, #0
}
 80073ba:	4618      	mov	r0, r3
 80073bc:	3708      	adds	r7, #8
 80073be:	46bd      	mov	sp, r7
 80073c0:	bd80      	pop	{r7, pc}
	...

080073c4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80073c8:	2200      	movs	r2, #0
 80073ca:	4912      	ldr	r1, [pc, #72]	@ (8007414 <MX_USB_DEVICE_Init+0x50>)
 80073cc:	4812      	ldr	r0, [pc, #72]	@ (8007418 <MX_USB_DEVICE_Init+0x54>)
 80073ce:	f7fe fcd1 	bl	8005d74 <USBD_Init>
 80073d2:	4603      	mov	r3, r0
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d001      	beq.n	80073dc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80073d8:	f7f9 fa12 	bl	8000800 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_DFU) != USBD_OK)
 80073dc:	490f      	ldr	r1, [pc, #60]	@ (800741c <MX_USB_DEVICE_Init+0x58>)
 80073de:	480e      	ldr	r0, [pc, #56]	@ (8007418 <MX_USB_DEVICE_Init+0x54>)
 80073e0:	f7fe fcf8 	bl	8005dd4 <USBD_RegisterClass>
 80073e4:	4603      	mov	r3, r0
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d001      	beq.n	80073ee <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80073ea:	f7f9 fa09 	bl	8000800 <Error_Handler>
  }
  if (USBD_DFU_RegisterMedia(&hUsbDeviceFS, &USBD_DFU_fops_FS) != USBD_OK)
 80073ee:	490c      	ldr	r1, [pc, #48]	@ (8007420 <MX_USB_DEVICE_Init+0x5c>)
 80073f0:	4809      	ldr	r0, [pc, #36]	@ (8007418 <MX_USB_DEVICE_Init+0x54>)
 80073f2:	f7fe f88f 	bl	8005514 <USBD_DFU_RegisterMedia>
 80073f6:	4603      	mov	r3, r0
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d001      	beq.n	8007400 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80073fc:	f7f9 fa00 	bl	8000800 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007400:	4805      	ldr	r0, [pc, #20]	@ (8007418 <MX_USB_DEVICE_Init+0x54>)
 8007402:	f7fe fd1d 	bl	8005e40 <USBD_Start>
 8007406:	4603      	mov	r3, r0
 8007408:	2b00      	cmp	r3, #0
 800740a:	d001      	beq.n	8007410 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800740c:	f7f9 f9f8 	bl	8000800 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007410:	bf00      	nop
 8007412:	bd80      	pop	{r7, pc}
 8007414:	20000090 	.word	0x20000090
 8007418:	2000023c 	.word	0x2000023c
 800741c:	2000002c 	.word	0x2000002c
 8007420:	200000e0 	.word	0x200000e0

08007424 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007424:	b480      	push	{r7}
 8007426:	b083      	sub	sp, #12
 8007428:	af00      	add	r7, sp, #0
 800742a:	4603      	mov	r3, r0
 800742c:	6039      	str	r1, [r7, #0]
 800742e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	2212      	movs	r2, #18
 8007434:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8007436:	4b03      	ldr	r3, [pc, #12]	@ (8007444 <USBD_FS_DeviceDescriptor+0x20>)
}
 8007438:	4618      	mov	r0, r3
 800743a:	370c      	adds	r7, #12
 800743c:	46bd      	mov	sp, r7
 800743e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007442:	4770      	bx	lr
 8007444:	200000ac 	.word	0x200000ac

08007448 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007448:	b480      	push	{r7}
 800744a:	b083      	sub	sp, #12
 800744c:	af00      	add	r7, sp, #0
 800744e:	4603      	mov	r3, r0
 8007450:	6039      	str	r1, [r7, #0]
 8007452:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	2204      	movs	r2, #4
 8007458:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800745a:	4b03      	ldr	r3, [pc, #12]	@ (8007468 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800745c:	4618      	mov	r0, r3
 800745e:	370c      	adds	r7, #12
 8007460:	46bd      	mov	sp, r7
 8007462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007466:	4770      	bx	lr
 8007468:	200000c0 	.word	0x200000c0

0800746c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800746c:	b580      	push	{r7, lr}
 800746e:	b082      	sub	sp, #8
 8007470:	af00      	add	r7, sp, #0
 8007472:	4603      	mov	r3, r0
 8007474:	6039      	str	r1, [r7, #0]
 8007476:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007478:	79fb      	ldrb	r3, [r7, #7]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d105      	bne.n	800748a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800747e:	683a      	ldr	r2, [r7, #0]
 8007480:	4907      	ldr	r1, [pc, #28]	@ (80074a0 <USBD_FS_ProductStrDescriptor+0x34>)
 8007482:	4808      	ldr	r0, [pc, #32]	@ (80074a4 <USBD_FS_ProductStrDescriptor+0x38>)
 8007484:	f7ff feaa 	bl	80071dc <USBD_GetString>
 8007488:	e004      	b.n	8007494 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800748a:	683a      	ldr	r2, [r7, #0]
 800748c:	4904      	ldr	r1, [pc, #16]	@ (80074a0 <USBD_FS_ProductStrDescriptor+0x34>)
 800748e:	4805      	ldr	r0, [pc, #20]	@ (80074a4 <USBD_FS_ProductStrDescriptor+0x38>)
 8007490:	f7ff fea4 	bl	80071dc <USBD_GetString>
  }
  return USBD_StrDesc;
 8007494:	4b02      	ldr	r3, [pc, #8]	@ (80074a0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8007496:	4618      	mov	r0, r3
 8007498:	3708      	adds	r7, #8
 800749a:	46bd      	mov	sp, r7
 800749c:	bd80      	pop	{r7, pc}
 800749e:	bf00      	nop
 80074a0:	20000518 	.word	0x20000518
 80074a4:	08007f48 	.word	0x08007f48

080074a8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b082      	sub	sp, #8
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	4603      	mov	r3, r0
 80074b0:	6039      	str	r1, [r7, #0]
 80074b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80074b4:	683a      	ldr	r2, [r7, #0]
 80074b6:	4904      	ldr	r1, [pc, #16]	@ (80074c8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80074b8:	4804      	ldr	r0, [pc, #16]	@ (80074cc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80074ba:	f7ff fe8f 	bl	80071dc <USBD_GetString>
  return USBD_StrDesc;
 80074be:	4b02      	ldr	r3, [pc, #8]	@ (80074c8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80074c0:	4618      	mov	r0, r3
 80074c2:	3708      	adds	r7, #8
 80074c4:	46bd      	mov	sp, r7
 80074c6:	bd80      	pop	{r7, pc}
 80074c8:	20000518 	.word	0x20000518
 80074cc:	08007f68 	.word	0x08007f68

080074d0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b082      	sub	sp, #8
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	4603      	mov	r3, r0
 80074d8:	6039      	str	r1, [r7, #0]
 80074da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	221a      	movs	r2, #26
 80074e0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80074e2:	f000 f843 	bl	800756c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80074e6:	4b02      	ldr	r3, [pc, #8]	@ (80074f0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80074e8:	4618      	mov	r0, r3
 80074ea:	3708      	adds	r7, #8
 80074ec:	46bd      	mov	sp, r7
 80074ee:	bd80      	pop	{r7, pc}
 80074f0:	200000c4 	.word	0x200000c4

080074f4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b082      	sub	sp, #8
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	4603      	mov	r3, r0
 80074fc:	6039      	str	r1, [r7, #0]
 80074fe:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007500:	79fb      	ldrb	r3, [r7, #7]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d105      	bne.n	8007512 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007506:	683a      	ldr	r2, [r7, #0]
 8007508:	4907      	ldr	r1, [pc, #28]	@ (8007528 <USBD_FS_ConfigStrDescriptor+0x34>)
 800750a:	4808      	ldr	r0, [pc, #32]	@ (800752c <USBD_FS_ConfigStrDescriptor+0x38>)
 800750c:	f7ff fe66 	bl	80071dc <USBD_GetString>
 8007510:	e004      	b.n	800751c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007512:	683a      	ldr	r2, [r7, #0]
 8007514:	4904      	ldr	r1, [pc, #16]	@ (8007528 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007516:	4805      	ldr	r0, [pc, #20]	@ (800752c <USBD_FS_ConfigStrDescriptor+0x38>)
 8007518:	f7ff fe60 	bl	80071dc <USBD_GetString>
  }
  return USBD_StrDesc;
 800751c:	4b02      	ldr	r3, [pc, #8]	@ (8007528 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800751e:	4618      	mov	r0, r3
 8007520:	3708      	adds	r7, #8
 8007522:	46bd      	mov	sp, r7
 8007524:	bd80      	pop	{r7, pc}
 8007526:	bf00      	nop
 8007528:	20000518 	.word	0x20000518
 800752c:	08007f7c 	.word	0x08007f7c

08007530 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007530:	b580      	push	{r7, lr}
 8007532:	b082      	sub	sp, #8
 8007534:	af00      	add	r7, sp, #0
 8007536:	4603      	mov	r3, r0
 8007538:	6039      	str	r1, [r7, #0]
 800753a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800753c:	79fb      	ldrb	r3, [r7, #7]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d105      	bne.n	800754e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007542:	683a      	ldr	r2, [r7, #0]
 8007544:	4907      	ldr	r1, [pc, #28]	@ (8007564 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007546:	4808      	ldr	r0, [pc, #32]	@ (8007568 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007548:	f7ff fe48 	bl	80071dc <USBD_GetString>
 800754c:	e004      	b.n	8007558 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800754e:	683a      	ldr	r2, [r7, #0]
 8007550:	4904      	ldr	r1, [pc, #16]	@ (8007564 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007552:	4805      	ldr	r0, [pc, #20]	@ (8007568 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007554:	f7ff fe42 	bl	80071dc <USBD_GetString>
  }
  return USBD_StrDesc;
 8007558:	4b02      	ldr	r3, [pc, #8]	@ (8007564 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800755a:	4618      	mov	r0, r3
 800755c:	3708      	adds	r7, #8
 800755e:	46bd      	mov	sp, r7
 8007560:	bd80      	pop	{r7, pc}
 8007562:	bf00      	nop
 8007564:	20000518 	.word	0x20000518
 8007568:	08007f88 	.word	0x08007f88

0800756c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b084      	sub	sp, #16
 8007570:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007572:	4b0f      	ldr	r3, [pc, #60]	@ (80075b0 <Get_SerialNum+0x44>)
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007578:	4b0e      	ldr	r3, [pc, #56]	@ (80075b4 <Get_SerialNum+0x48>)
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800757e:	4b0e      	ldr	r3, [pc, #56]	@ (80075b8 <Get_SerialNum+0x4c>)
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007584:	68fa      	ldr	r2, [r7, #12]
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	4413      	add	r3, r2
 800758a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d009      	beq.n	80075a6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007592:	2208      	movs	r2, #8
 8007594:	4909      	ldr	r1, [pc, #36]	@ (80075bc <Get_SerialNum+0x50>)
 8007596:	68f8      	ldr	r0, [r7, #12]
 8007598:	f000 f814 	bl	80075c4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800759c:	2204      	movs	r2, #4
 800759e:	4908      	ldr	r1, [pc, #32]	@ (80075c0 <Get_SerialNum+0x54>)
 80075a0:	68b8      	ldr	r0, [r7, #8]
 80075a2:	f000 f80f 	bl	80075c4 <IntToUnicode>
  }
}
 80075a6:	bf00      	nop
 80075a8:	3710      	adds	r7, #16
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bd80      	pop	{r7, pc}
 80075ae:	bf00      	nop
 80075b0:	1fff7a10 	.word	0x1fff7a10
 80075b4:	1fff7a14 	.word	0x1fff7a14
 80075b8:	1fff7a18 	.word	0x1fff7a18
 80075bc:	200000c6 	.word	0x200000c6
 80075c0:	200000d6 	.word	0x200000d6

080075c4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80075c4:	b480      	push	{r7}
 80075c6:	b087      	sub	sp, #28
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	60f8      	str	r0, [r7, #12]
 80075cc:	60b9      	str	r1, [r7, #8]
 80075ce:	4613      	mov	r3, r2
 80075d0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80075d2:	2300      	movs	r3, #0
 80075d4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80075d6:	2300      	movs	r3, #0
 80075d8:	75fb      	strb	r3, [r7, #23]
 80075da:	e027      	b.n	800762c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	0f1b      	lsrs	r3, r3, #28
 80075e0:	2b09      	cmp	r3, #9
 80075e2:	d80b      	bhi.n	80075fc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	0f1b      	lsrs	r3, r3, #28
 80075e8:	b2da      	uxtb	r2, r3
 80075ea:	7dfb      	ldrb	r3, [r7, #23]
 80075ec:	005b      	lsls	r3, r3, #1
 80075ee:	4619      	mov	r1, r3
 80075f0:	68bb      	ldr	r3, [r7, #8]
 80075f2:	440b      	add	r3, r1
 80075f4:	3230      	adds	r2, #48	@ 0x30
 80075f6:	b2d2      	uxtb	r2, r2
 80075f8:	701a      	strb	r2, [r3, #0]
 80075fa:	e00a      	b.n	8007612 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	0f1b      	lsrs	r3, r3, #28
 8007600:	b2da      	uxtb	r2, r3
 8007602:	7dfb      	ldrb	r3, [r7, #23]
 8007604:	005b      	lsls	r3, r3, #1
 8007606:	4619      	mov	r1, r3
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	440b      	add	r3, r1
 800760c:	3237      	adds	r2, #55	@ 0x37
 800760e:	b2d2      	uxtb	r2, r2
 8007610:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	011b      	lsls	r3, r3, #4
 8007616:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007618:	7dfb      	ldrb	r3, [r7, #23]
 800761a:	005b      	lsls	r3, r3, #1
 800761c:	3301      	adds	r3, #1
 800761e:	68ba      	ldr	r2, [r7, #8]
 8007620:	4413      	add	r3, r2
 8007622:	2200      	movs	r2, #0
 8007624:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007626:	7dfb      	ldrb	r3, [r7, #23]
 8007628:	3301      	adds	r3, #1
 800762a:	75fb      	strb	r3, [r7, #23]
 800762c:	7dfa      	ldrb	r2, [r7, #23]
 800762e:	79fb      	ldrb	r3, [r7, #7]
 8007630:	429a      	cmp	r2, r3
 8007632:	d3d3      	bcc.n	80075dc <IntToUnicode+0x18>
  }
}
 8007634:	bf00      	nop
 8007636:	bf00      	nop
 8007638:	371c      	adds	r7, #28
 800763a:	46bd      	mov	sp, r7
 800763c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007640:	4770      	bx	lr

08007642 <MEM_If_Init_FS>:
/**
  * @brief  Memory initialization routine.
  * @retval USBD_OK if operation is successful, MAL_FAIL else.
  */
uint16_t MEM_If_Init_FS(void)
{
 8007642:	b580      	push	{r7, lr}
 8007644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 0 */
	HAL_FLASH_Unlock();
 8007646:	f7f9 fbd9 	bl	8000dfc <HAL_FLASH_Unlock>
  return (USBD_OK);
 800764a:	2300      	movs	r3, #0
  /* USER CODE END 0 */
}
 800764c:	4618      	mov	r0, r3
 800764e:	bd80      	pop	{r7, pc}

08007650 <MEM_If_DeInit_FS>:
/**
  * @brief  De-Initializes Memory
  * @retval USBD_OK if operation is successful, MAL_FAIL else
  */
uint16_t MEM_If_DeInit_FS(void)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	 HAL_FLASH_Lock();
 8007654:	f7f9 fbf4 	bl	8000e40 <HAL_FLASH_Lock>
  return (USBD_OK);
 8007658:	2300      	movs	r3, #0
  /* USER CODE END 1 */
}
 800765a:	4618      	mov	r0, r3
 800765c:	bd80      	pop	{r7, pc}

0800765e <MEM_If_Erase_FS>:
  * @brief  Erase sector.
  * @param  Add: Address of sector to be erased.
  * @retval 0 if operation is successful, MAL_FAIL else.
  */
uint16_t MEM_If_Erase_FS(uint32_t Add)
{
 800765e:	b580      	push	{r7, lr}
 8007660:	b08a      	sub	sp, #40	@ 0x28
 8007662:	af00      	add	r7, sp, #0
 8007664:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 2 */
    uint32_t startsector = 0, sectorerror = 0;
 8007666:	2300      	movs	r3, #0
 8007668:	627b      	str	r3, [r7, #36]	@ 0x24
 800766a:	2300      	movs	r3, #0
 800766c:	61fb      	str	r3, [r7, #28]
    HAL_StatusTypeDef status;
    FLASH_EraseInitTypeDef eraseinitstruct;

    startsector = GetSector(Add);
 800766e:	6878      	ldr	r0, [r7, #4]
 8007670:	f000 f8ac 	bl	80077cc <GetSector>
 8007674:	6278      	str	r0, [r7, #36]	@ 0x24
    eraseinitstruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8007676:	2300      	movs	r3, #0
 8007678:	60bb      	str	r3, [r7, #8]
    eraseinitstruct.Banks = GetBank(Add);
 800767a:	6878      	ldr	r0, [r7, #4]
 800767c:	f000 f910 	bl	80078a0 <GetBank>
 8007680:	4603      	mov	r3, r0
 8007682:	60fb      	str	r3, [r7, #12]
    eraseinitstruct.Sector = startsector;
 8007684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007686:	613b      	str	r3, [r7, #16]
    eraseinitstruct.NbSectors = 1;
 8007688:	2301      	movs	r3, #1
 800768a:	617b      	str	r3, [r7, #20]
    eraseinitstruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800768c:	2302      	movs	r3, #2
 800768e:	61bb      	str	r3, [r7, #24]
    status = HAL_FLASHEx_Erase(&eraseinitstruct, &sectorerror);
 8007690:	f107 021c 	add.w	r2, r7, #28
 8007694:	f107 0308 	add.w	r3, r7, #8
 8007698:	4611      	mov	r1, r2
 800769a:	4618      	mov	r0, r3
 800769c:	f7f9 fd10 	bl	80010c0 <HAL_FLASHEx_Erase>
 80076a0:	4603      	mov	r3, r0
 80076a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (status != HAL_OK) {
 80076a6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d001      	beq.n	80076b2 <MEM_If_Erase_FS+0x54>
        return 1;
 80076ae:	2301      	movs	r3, #1
 80076b0:	e000      	b.n	80076b4 <MEM_If_Erase_FS+0x56>
    }

  return (USBD_OK);
 80076b2:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 80076b4:	4618      	mov	r0, r3
 80076b6:	3728      	adds	r7, #40	@ 0x28
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}

080076bc <MEM_If_Write_FS>:
  * @param  dest: Pointer to the destination buffer.
  * @param  Len: Number of data to be written (in bytes).
  * @retval USBD_OK if operation is successful, MAL_FAIL else.
  */
uint16_t MEM_If_Write_FS(uint8_t *src, uint8_t *dest, uint32_t Len)
{
 80076bc:	b5b0      	push	{r4, r5, r7, lr}
 80076be:	b086      	sub	sp, #24
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	60f8      	str	r0, [r7, #12]
 80076c4:	60b9      	str	r1, [r7, #8]
 80076c6:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN 3 */
    uint32_t i = 0;
 80076c8:	2300      	movs	r3, #0
 80076ca:	617b      	str	r3, [r7, #20]

    for (i = 0; i < Len; i += 4) {
 80076cc:	2300      	movs	r3, #0
 80076ce:	617b      	str	r3, [r7, #20]
 80076d0:	e023      	b.n	800771a <MEM_If_Write_FS+0x5e>
        /* Device voltage range supposed to be [2.7V to 3.6V], the operation will
         * be done by byte */
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, (uint32_t) (dest + i), *(uint32_t*) (src + i)) == HAL_OK) {
 80076d2:	68ba      	ldr	r2, [r7, #8]
 80076d4:	697b      	ldr	r3, [r7, #20]
 80076d6:	4413      	add	r3, r2
 80076d8:	4619      	mov	r1, r3
 80076da:	68fa      	ldr	r2, [r7, #12]
 80076dc:	697b      	ldr	r3, [r7, #20]
 80076de:	4413      	add	r3, r2
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	2200      	movs	r2, #0
 80076e4:	461c      	mov	r4, r3
 80076e6:	4615      	mov	r5, r2
 80076e8:	4622      	mov	r2, r4
 80076ea:	462b      	mov	r3, r5
 80076ec:	2002      	movs	r0, #2
 80076ee:	f7f9 fb33 	bl	8000d58 <HAL_FLASH_Program>
 80076f2:	4603      	mov	r3, r0
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d10b      	bne.n	8007710 <MEM_If_Write_FS+0x54>
            /* Check the written value */
            if (*(uint32_t*) (src + i) != *(uint32_t*) (dest + i)) {
 80076f8:	68fa      	ldr	r2, [r7, #12]
 80076fa:	697b      	ldr	r3, [r7, #20]
 80076fc:	4413      	add	r3, r2
 80076fe:	681a      	ldr	r2, [r3, #0]
 8007700:	68b9      	ldr	r1, [r7, #8]
 8007702:	697b      	ldr	r3, [r7, #20]
 8007704:	440b      	add	r3, r1
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	429a      	cmp	r2, r3
 800770a:	d003      	beq.n	8007714 <MEM_If_Write_FS+0x58>
                /* Flash content doesn't match SRAM content */
                return 2;
 800770c:	2302      	movs	r3, #2
 800770e:	e009      	b.n	8007724 <MEM_If_Write_FS+0x68>
            }
        } else {
            /* Error occurred while writing data in Flash memory */
            return 1;
 8007710:	2301      	movs	r3, #1
 8007712:	e007      	b.n	8007724 <MEM_If_Write_FS+0x68>
    for (i = 0; i < Len; i += 4) {
 8007714:	697b      	ldr	r3, [r7, #20]
 8007716:	3304      	adds	r3, #4
 8007718:	617b      	str	r3, [r7, #20]
 800771a:	697a      	ldr	r2, [r7, #20]
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	429a      	cmp	r2, r3
 8007720:	d3d7      	bcc.n	80076d2 <MEM_If_Write_FS+0x16>
        }
    }

  return (USBD_OK);
 8007722:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8007724:	4618      	mov	r0, r3
 8007726:	3718      	adds	r7, #24
 8007728:	46bd      	mov	sp, r7
 800772a:	bdb0      	pop	{r4, r5, r7, pc}

0800772c <MEM_If_Read_FS>:
  * @param  dest: Pointer to the destination buffer.
  * @param  Len: Number of data to be read (in bytes).
  * @retval Pointer to the physical address where data should be read.
  */
uint8_t *MEM_If_Read_FS(uint8_t *src, uint8_t *dest, uint32_t Len)
{
 800772c:	b480      	push	{r7}
 800772e:	b087      	sub	sp, #28
 8007730:	af00      	add	r7, sp, #0
 8007732:	60f8      	str	r0, [r7, #12]
 8007734:	60b9      	str	r1, [r7, #8]
 8007736:	607a      	str	r2, [r7, #4]
  /* Return a valid address to avoid HardFault */
  /* USER CODE BEGIN 4 */
    uint32_t i = 0;
 8007738:	2300      	movs	r3, #0
 800773a:	617b      	str	r3, [r7, #20]
    uint8_t *psrc = src;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	613b      	str	r3, [r7, #16]

    for (i = 0; i < Len; i++) {
 8007740:	2300      	movs	r3, #0
 8007742:	617b      	str	r3, [r7, #20]
 8007744:	e00a      	b.n	800775c <MEM_If_Read_FS+0x30>
        dest[i] = *psrc++;
 8007746:	693b      	ldr	r3, [r7, #16]
 8007748:	1c5a      	adds	r2, r3, #1
 800774a:	613a      	str	r2, [r7, #16]
 800774c:	68b9      	ldr	r1, [r7, #8]
 800774e:	697a      	ldr	r2, [r7, #20]
 8007750:	440a      	add	r2, r1
 8007752:	781b      	ldrb	r3, [r3, #0]
 8007754:	7013      	strb	r3, [r2, #0]
    for (i = 0; i < Len; i++) {
 8007756:	697b      	ldr	r3, [r7, #20]
 8007758:	3301      	adds	r3, #1
 800775a:	617b      	str	r3, [r7, #20]
 800775c:	697a      	ldr	r2, [r7, #20]
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	429a      	cmp	r2, r3
 8007762:	d3f0      	bcc.n	8007746 <MEM_If_Read_FS+0x1a>
    }
    /* Return a valid address to avoid HardFault */
    return (uint8_t*) (dest);
 8007764:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE END 4 */
}
 8007766:	4618      	mov	r0, r3
 8007768:	371c      	adds	r7, #28
 800776a:	46bd      	mov	sp, r7
 800776c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007770:	4770      	bx	lr

08007772 <MEM_If_GetStatus_FS>:
  * @param  Cmd: Number of data to be read (in bytes)
  * @param  buffer: used for returning the time necessary for a program or an erase operation
  * @retval USBD_OK if operation is successful
  */
uint16_t MEM_If_GetStatus_FS(uint32_t Add, uint8_t Cmd, uint8_t *buffer)
{
 8007772:	b480      	push	{r7}
 8007774:	b085      	sub	sp, #20
 8007776:	af00      	add	r7, sp, #0
 8007778:	60f8      	str	r0, [r7, #12]
 800777a:	460b      	mov	r3, r1
 800777c:	607a      	str	r2, [r7, #4]
 800777e:	72fb      	strb	r3, [r7, #11]
  /* USER CODE BEGIN 5 */
  UNUSED(Add);
  UNUSED(buffer);

  switch (Cmd)
 8007780:	7afb      	ldrb	r3, [r7, #11]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d00e      	beq.n	80077a4 <MEM_If_GetStatus_FS+0x32>
 8007786:	2b01      	cmp	r3, #1
 8007788:	d119      	bne.n	80077be <MEM_If_GetStatus_FS+0x4c>
  {
  case DFU_MEDIA_PROGRAM:
      buffer[1] = (uint8_t) FLASH_PROGRAM_TIME;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	3301      	adds	r3, #1
 800778e:	2232      	movs	r2, #50	@ 0x32
 8007790:	701a      	strb	r2, [r3, #0]
      buffer[2] = (uint8_t) (FLASH_PROGRAM_TIME << 8);
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	3302      	adds	r3, #2
 8007796:	2200      	movs	r2, #0
 8007798:	701a      	strb	r2, [r3, #0]
      buffer[3] = 0;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	3303      	adds	r3, #3
 800779e:	2200      	movs	r2, #0
 80077a0:	701a      	strb	r2, [r3, #0]
      break;
 80077a2:	e00c      	b.n	80077be <MEM_If_GetStatus_FS+0x4c>

  case DFU_MEDIA_ERASE:
      buffer[1] = (uint8_t) FLASH_ERASE_TIME;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	3301      	adds	r3, #1
 80077a8:	2232      	movs	r2, #50	@ 0x32
 80077aa:	701a      	strb	r2, [r3, #0]
      buffer[2] = (uint8_t) (FLASH_ERASE_TIME << 8);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	3302      	adds	r3, #2
 80077b0:	2200      	movs	r2, #0
 80077b2:	701a      	strb	r2, [r3, #0]
      buffer[3] = 0;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	3303      	adds	r3, #3
 80077b8:	2200      	movs	r2, #0
 80077ba:	701a      	strb	r2, [r3, #0]
      break;
 80077bc:	bf00      	nop
//    default:
//
//    break;
  }
  return (USBD_OK);
 80077be:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80077c0:	4618      	mov	r0, r3
 80077c2:	3714      	adds	r7, #20
 80077c4:	46bd      	mov	sp, r7
 80077c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ca:	4770      	bx	lr

080077cc <GetSector>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */

static uint32_t GetSector(uint32_t Address) {
 80077cc:	b480      	push	{r7}
 80077ce:	b085      	sub	sp, #20
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
    uint32_t sector = 0;
 80077d4:	2300      	movs	r3, #0
 80077d6:	60fb      	str	r3, [r7, #12]

    if ((Address < ADDR_FLASH_SECTOR_1) && (Address >= ADDR_FLASH_SECTOR_0)) {
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	4a2a      	ldr	r2, [pc, #168]	@ (8007884 <GetSector+0xb8>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d206      	bcs.n	80077ee <GetSector+0x22>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80077e6:	d302      	bcc.n	80077ee <GetSector+0x22>
        sector = FLASH_SECTOR_0;
 80077e8:	2300      	movs	r3, #0
 80077ea:	60fb      	str	r3, [r7, #12]
 80077ec:	e043      	b.n	8007876 <GetSector+0xaa>
    } else if ((Address < ADDR_FLASH_SECTOR_2) && (Address >= ADDR_FLASH_SECTOR_1)) {
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	4a25      	ldr	r2, [pc, #148]	@ (8007888 <GetSector+0xbc>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d206      	bcs.n	8007804 <GetSector+0x38>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	4a22      	ldr	r2, [pc, #136]	@ (8007884 <GetSector+0xb8>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d302      	bcc.n	8007804 <GetSector+0x38>
        sector = FLASH_SECTOR_1;
 80077fe:	2301      	movs	r3, #1
 8007800:	60fb      	str	r3, [r7, #12]
 8007802:	e038      	b.n	8007876 <GetSector+0xaa>
    } else if ((Address < ADDR_FLASH_SECTOR_3) && (Address >= ADDR_FLASH_SECTOR_2)) {
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	4a21      	ldr	r2, [pc, #132]	@ (800788c <GetSector+0xc0>)
 8007808:	4293      	cmp	r3, r2
 800780a:	d206      	bcs.n	800781a <GetSector+0x4e>
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	4a1e      	ldr	r2, [pc, #120]	@ (8007888 <GetSector+0xbc>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d302      	bcc.n	800781a <GetSector+0x4e>
        sector = FLASH_SECTOR_2;
 8007814:	2302      	movs	r3, #2
 8007816:	60fb      	str	r3, [r7, #12]
 8007818:	e02d      	b.n	8007876 <GetSector+0xaa>
    } else if ((Address < ADDR_FLASH_SECTOR_4) && (Address >= ADDR_FLASH_SECTOR_3)) {
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	4a1c      	ldr	r2, [pc, #112]	@ (8007890 <GetSector+0xc4>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d806      	bhi.n	8007830 <GetSector+0x64>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	4a19      	ldr	r2, [pc, #100]	@ (800788c <GetSector+0xc0>)
 8007826:	4293      	cmp	r3, r2
 8007828:	d302      	bcc.n	8007830 <GetSector+0x64>
        sector = FLASH_SECTOR_3;
 800782a:	2303      	movs	r3, #3
 800782c:	60fb      	str	r3, [r7, #12]
 800782e:	e022      	b.n	8007876 <GetSector+0xaa>
    } else if ((Address < ADDR_FLASH_SECTOR_5) && (Address >= ADDR_FLASH_SECTOR_4)) {
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	4a18      	ldr	r2, [pc, #96]	@ (8007894 <GetSector+0xc8>)
 8007834:	4293      	cmp	r3, r2
 8007836:	d806      	bhi.n	8007846 <GetSector+0x7a>
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	4a15      	ldr	r2, [pc, #84]	@ (8007890 <GetSector+0xc4>)
 800783c:	4293      	cmp	r3, r2
 800783e:	d902      	bls.n	8007846 <GetSector+0x7a>
        sector = FLASH_SECTOR_4;
 8007840:	2304      	movs	r3, #4
 8007842:	60fb      	str	r3, [r7, #12]
 8007844:	e017      	b.n	8007876 <GetSector+0xaa>
    } else if ((Address < ADDR_FLASH_SECTOR_6) && (Address >= ADDR_FLASH_SECTOR_5)) {
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	4a13      	ldr	r2, [pc, #76]	@ (8007898 <GetSector+0xcc>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d806      	bhi.n	800785c <GetSector+0x90>
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	4a10      	ldr	r2, [pc, #64]	@ (8007894 <GetSector+0xc8>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d902      	bls.n	800785c <GetSector+0x90>
        sector = FLASH_SECTOR_5;
 8007856:	2305      	movs	r3, #5
 8007858:	60fb      	str	r3, [r7, #12]
 800785a:	e00c      	b.n	8007876 <GetSector+0xaa>
    } else if ((Address < ADDR_FLASH_SECTOR_7) && (Address >= ADDR_FLASH_SECTOR_6)) {
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	4a0f      	ldr	r2, [pc, #60]	@ (800789c <GetSector+0xd0>)
 8007860:	4293      	cmp	r3, r2
 8007862:	d806      	bhi.n	8007872 <GetSector+0xa6>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	4a0c      	ldr	r2, [pc, #48]	@ (8007898 <GetSector+0xcc>)
 8007868:	4293      	cmp	r3, r2
 800786a:	d902      	bls.n	8007872 <GetSector+0xa6>
        sector = FLASH_SECTOR_6;
 800786c:	2306      	movs	r3, #6
 800786e:	60fb      	str	r3, [r7, #12]
 8007870:	e001      	b.n	8007876 <GetSector+0xaa>
    } else {
        sector = FLASH_SECTOR_7;
 8007872:	2307      	movs	r3, #7
 8007874:	60fb      	str	r3, [r7, #12]
    }
    return sector;
 8007876:	68fb      	ldr	r3, [r7, #12]
}
 8007878:	4618      	mov	r0, r3
 800787a:	3714      	adds	r7, #20
 800787c:	46bd      	mov	sp, r7
 800787e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007882:	4770      	bx	lr
 8007884:	08004000 	.word	0x08004000
 8007888:	08008000 	.word	0x08008000
 800788c:	0800c000 	.word	0x0800c000
 8007890:	0800ffff 	.word	0x0800ffff
 8007894:	0801ffff 	.word	0x0801ffff
 8007898:	0803ffff 	.word	0x0803ffff
 800789c:	0805ffff 	.word	0x0805ffff

080078a0 <GetBank>:

static uint32_t GetBank(uint32_t Addr) {
 80078a0:	b480      	push	{r7}
 80078a2:	b085      	sub	sp, #20
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
    uint32_t bank = 0;
 80078a8:	2300      	movs	r3, #0
 80078aa:	60fb      	str	r3, [r7, #12]

    /* Sector in bank 1 */
    bank = FLASH_BANK_1;
 80078ac:	2301      	movs	r3, #1
 80078ae:	60fb      	str	r3, [r7, #12]
    return bank;
 80078b0:	68fb      	ldr	r3, [r7, #12]
}
 80078b2:	4618      	mov	r0, r3
 80078b4:	3714      	adds	r7, #20
 80078b6:	46bd      	mov	sp, r7
 80078b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078bc:	4770      	bx	lr
	...

080078c0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b08a      	sub	sp, #40	@ 0x28
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80078c8:	f107 0314 	add.w	r3, r7, #20
 80078cc:	2200      	movs	r2, #0
 80078ce:	601a      	str	r2, [r3, #0]
 80078d0:	605a      	str	r2, [r3, #4]
 80078d2:	609a      	str	r2, [r3, #8]
 80078d4:	60da      	str	r2, [r3, #12]
 80078d6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80078e0:	d147      	bne.n	8007972 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80078e2:	2300      	movs	r3, #0
 80078e4:	613b      	str	r3, [r7, #16]
 80078e6:	4b25      	ldr	r3, [pc, #148]	@ (800797c <HAL_PCD_MspInit+0xbc>)
 80078e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078ea:	4a24      	ldr	r2, [pc, #144]	@ (800797c <HAL_PCD_MspInit+0xbc>)
 80078ec:	f043 0301 	orr.w	r3, r3, #1
 80078f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80078f2:	4b22      	ldr	r3, [pc, #136]	@ (800797c <HAL_PCD_MspInit+0xbc>)
 80078f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078f6:	f003 0301 	and.w	r3, r3, #1
 80078fa:	613b      	str	r3, [r7, #16]
 80078fc:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80078fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007902:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007904:	2300      	movs	r3, #0
 8007906:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007908:	2300      	movs	r3, #0
 800790a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800790c:	f107 0314 	add.w	r3, r7, #20
 8007910:	4619      	mov	r1, r3
 8007912:	481b      	ldr	r0, [pc, #108]	@ (8007980 <HAL_PCD_MspInit+0xc0>)
 8007914:	f7f9 fcf4 	bl	8001300 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8007918:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800791c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800791e:	2302      	movs	r3, #2
 8007920:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007922:	2300      	movs	r3, #0
 8007924:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007926:	2303      	movs	r3, #3
 8007928:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800792a:	230a      	movs	r3, #10
 800792c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800792e:	f107 0314 	add.w	r3, r7, #20
 8007932:	4619      	mov	r1, r3
 8007934:	4812      	ldr	r0, [pc, #72]	@ (8007980 <HAL_PCD_MspInit+0xc0>)
 8007936:	f7f9 fce3 	bl	8001300 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800793a:	4b10      	ldr	r3, [pc, #64]	@ (800797c <HAL_PCD_MspInit+0xbc>)
 800793c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800793e:	4a0f      	ldr	r2, [pc, #60]	@ (800797c <HAL_PCD_MspInit+0xbc>)
 8007940:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007944:	6353      	str	r3, [r2, #52]	@ 0x34
 8007946:	2300      	movs	r3, #0
 8007948:	60fb      	str	r3, [r7, #12]
 800794a:	4b0c      	ldr	r3, [pc, #48]	@ (800797c <HAL_PCD_MspInit+0xbc>)
 800794c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800794e:	4a0b      	ldr	r2, [pc, #44]	@ (800797c <HAL_PCD_MspInit+0xbc>)
 8007950:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007954:	6453      	str	r3, [r2, #68]	@ 0x44
 8007956:	4b09      	ldr	r3, [pc, #36]	@ (800797c <HAL_PCD_MspInit+0xbc>)
 8007958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800795a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800795e:	60fb      	str	r3, [r7, #12]
 8007960:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007962:	2200      	movs	r2, #0
 8007964:	2100      	movs	r1, #0
 8007966:	2043      	movs	r0, #67	@ 0x43
 8007968:	f7f9 f9bf 	bl	8000cea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800796c:	2043      	movs	r0, #67	@ 0x43
 800796e:	f7f9 f9d8 	bl	8000d22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007972:	bf00      	nop
 8007974:	3728      	adds	r7, #40	@ 0x28
 8007976:	46bd      	mov	sp, r7
 8007978:	bd80      	pop	{r7, pc}
 800797a:	bf00      	nop
 800797c:	40023800 	.word	0x40023800
 8007980:	40020000 	.word	0x40020000

08007984 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b082      	sub	sp, #8
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007998:	4619      	mov	r1, r3
 800799a:	4610      	mov	r0, r2
 800799c:	f7fe fab8 	bl	8005f10 <USBD_LL_SetupStage>
}
 80079a0:	bf00      	nop
 80079a2:	3708      	adds	r7, #8
 80079a4:	46bd      	mov	sp, r7
 80079a6:	bd80      	pop	{r7, pc}

080079a8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b082      	sub	sp, #8
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
 80079b0:	460b      	mov	r3, r1
 80079b2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80079ba:	78fa      	ldrb	r2, [r7, #3]
 80079bc:	6879      	ldr	r1, [r7, #4]
 80079be:	4613      	mov	r3, r2
 80079c0:	00db      	lsls	r3, r3, #3
 80079c2:	4413      	add	r3, r2
 80079c4:	009b      	lsls	r3, r3, #2
 80079c6:	440b      	add	r3, r1
 80079c8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80079cc:	681a      	ldr	r2, [r3, #0]
 80079ce:	78fb      	ldrb	r3, [r7, #3]
 80079d0:	4619      	mov	r1, r3
 80079d2:	f7fe faf2 	bl	8005fba <USBD_LL_DataOutStage>
}
 80079d6:	bf00      	nop
 80079d8:	3708      	adds	r7, #8
 80079da:	46bd      	mov	sp, r7
 80079dc:	bd80      	pop	{r7, pc}

080079de <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80079de:	b580      	push	{r7, lr}
 80079e0:	b082      	sub	sp, #8
 80079e2:	af00      	add	r7, sp, #0
 80079e4:	6078      	str	r0, [r7, #4]
 80079e6:	460b      	mov	r3, r1
 80079e8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80079f0:	78fa      	ldrb	r2, [r7, #3]
 80079f2:	6879      	ldr	r1, [r7, #4]
 80079f4:	4613      	mov	r3, r2
 80079f6:	00db      	lsls	r3, r3, #3
 80079f8:	4413      	add	r3, r2
 80079fa:	009b      	lsls	r3, r3, #2
 80079fc:	440b      	add	r3, r1
 80079fe:	3320      	adds	r3, #32
 8007a00:	681a      	ldr	r2, [r3, #0]
 8007a02:	78fb      	ldrb	r3, [r7, #3]
 8007a04:	4619      	mov	r1, r3
 8007a06:	f7fe fb94 	bl	8006132 <USBD_LL_DataInStage>
}
 8007a0a:	bf00      	nop
 8007a0c:	3708      	adds	r7, #8
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	bd80      	pop	{r7, pc}

08007a12 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007a12:	b580      	push	{r7, lr}
 8007a14:	b082      	sub	sp, #8
 8007a16:	af00      	add	r7, sp, #0
 8007a18:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007a20:	4618      	mov	r0, r3
 8007a22:	f7fe fcd8 	bl	80063d6 <USBD_LL_SOF>
}
 8007a26:	bf00      	nop
 8007a28:	3708      	adds	r7, #8
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}

08007a2e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007a2e:	b580      	push	{r7, lr}
 8007a30:	b084      	sub	sp, #16
 8007a32:	af00      	add	r7, sp, #0
 8007a34:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8007a36:	2301      	movs	r3, #1
 8007a38:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	79db      	ldrb	r3, [r3, #7]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d102      	bne.n	8007a48 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8007a42:	2300      	movs	r3, #0
 8007a44:	73fb      	strb	r3, [r7, #15]
 8007a46:	e008      	b.n	8007a5a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	79db      	ldrb	r3, [r3, #7]
 8007a4c:	2b02      	cmp	r3, #2
 8007a4e:	d102      	bne.n	8007a56 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8007a50:	2301      	movs	r3, #1
 8007a52:	73fb      	strb	r3, [r7, #15]
 8007a54:	e001      	b.n	8007a5a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8007a56:	f7f8 fed3 	bl	8000800 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007a60:	7bfa      	ldrb	r2, [r7, #15]
 8007a62:	4611      	mov	r1, r2
 8007a64:	4618      	mov	r0, r3
 8007a66:	f7fe fc72 	bl	800634e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007a70:	4618      	mov	r0, r3
 8007a72:	f7fe fc19 	bl	80062a8 <USBD_LL_Reset>
}
 8007a76:	bf00      	nop
 8007a78:	3710      	adds	r7, #16
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	bd80      	pop	{r7, pc}
	...

08007a80 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b082      	sub	sp, #8
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007a8e:	4618      	mov	r0, r3
 8007a90:	f7fe fc6d 	bl	800636e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	687a      	ldr	r2, [r7, #4]
 8007aa0:	6812      	ldr	r2, [r2, #0]
 8007aa2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007aa6:	f043 0301 	orr.w	r3, r3, #1
 8007aaa:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	7adb      	ldrb	r3, [r3, #11]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d005      	beq.n	8007ac0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007ab4:	4b04      	ldr	r3, [pc, #16]	@ (8007ac8 <HAL_PCD_SuspendCallback+0x48>)
 8007ab6:	691b      	ldr	r3, [r3, #16]
 8007ab8:	4a03      	ldr	r2, [pc, #12]	@ (8007ac8 <HAL_PCD_SuspendCallback+0x48>)
 8007aba:	f043 0306 	orr.w	r3, r3, #6
 8007abe:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007ac0:	bf00      	nop
 8007ac2:	3708      	adds	r7, #8
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	bd80      	pop	{r7, pc}
 8007ac8:	e000ed00 	.word	0xe000ed00

08007acc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b082      	sub	sp, #8
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007ada:	4618      	mov	r0, r3
 8007adc:	f7fe fc63 	bl	80063a6 <USBD_LL_Resume>
}
 8007ae0:	bf00      	nop
 8007ae2:	3708      	adds	r7, #8
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	bd80      	pop	{r7, pc}

08007ae8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b082      	sub	sp, #8
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
 8007af0:	460b      	mov	r3, r1
 8007af2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007afa:	78fa      	ldrb	r2, [r7, #3]
 8007afc:	4611      	mov	r1, r2
 8007afe:	4618      	mov	r0, r3
 8007b00:	f7fe fcbb 	bl	800647a <USBD_LL_IsoOUTIncomplete>
}
 8007b04:	bf00      	nop
 8007b06:	3708      	adds	r7, #8
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	bd80      	pop	{r7, pc}

08007b0c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b082      	sub	sp, #8
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
 8007b14:	460b      	mov	r3, r1
 8007b16:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007b1e:	78fa      	ldrb	r2, [r7, #3]
 8007b20:	4611      	mov	r1, r2
 8007b22:	4618      	mov	r0, r3
 8007b24:	f7fe fc77 	bl	8006416 <USBD_LL_IsoINIncomplete>
}
 8007b28:	bf00      	nop
 8007b2a:	3708      	adds	r7, #8
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	bd80      	pop	{r7, pc}

08007b30 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b082      	sub	sp, #8
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007b3e:	4618      	mov	r0, r3
 8007b40:	f7fe fccd 	bl	80064de <USBD_LL_DevConnected>
}
 8007b44:	bf00      	nop
 8007b46:	3708      	adds	r7, #8
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	bd80      	pop	{r7, pc}

08007b4c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b082      	sub	sp, #8
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	f7fe fcca 	bl	80064f4 <USBD_LL_DevDisconnected>
}
 8007b60:	bf00      	nop
 8007b62:	3708      	adds	r7, #8
 8007b64:	46bd      	mov	sp, r7
 8007b66:	bd80      	pop	{r7, pc}

08007b68 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b082      	sub	sp, #8
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	781b      	ldrb	r3, [r3, #0]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d13c      	bne.n	8007bf2 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8007b78:	4a20      	ldr	r2, [pc, #128]	@ (8007bfc <USBD_LL_Init+0x94>)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	4a1e      	ldr	r2, [pc, #120]	@ (8007bfc <USBD_LL_Init+0x94>)
 8007b84:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007b88:	4b1c      	ldr	r3, [pc, #112]	@ (8007bfc <USBD_LL_Init+0x94>)
 8007b8a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8007b8e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8007b90:	4b1a      	ldr	r3, [pc, #104]	@ (8007bfc <USBD_LL_Init+0x94>)
 8007b92:	2204      	movs	r2, #4
 8007b94:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8007b96:	4b19      	ldr	r3, [pc, #100]	@ (8007bfc <USBD_LL_Init+0x94>)
 8007b98:	2202      	movs	r2, #2
 8007b9a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007b9c:	4b17      	ldr	r3, [pc, #92]	@ (8007bfc <USBD_LL_Init+0x94>)
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007ba2:	4b16      	ldr	r3, [pc, #88]	@ (8007bfc <USBD_LL_Init+0x94>)
 8007ba4:	2202      	movs	r2, #2
 8007ba6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007ba8:	4b14      	ldr	r3, [pc, #80]	@ (8007bfc <USBD_LL_Init+0x94>)
 8007baa:	2200      	movs	r2, #0
 8007bac:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8007bae:	4b13      	ldr	r3, [pc, #76]	@ (8007bfc <USBD_LL_Init+0x94>)
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8007bb4:	4b11      	ldr	r3, [pc, #68]	@ (8007bfc <USBD_LL_Init+0x94>)
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8007bba:	4b10      	ldr	r3, [pc, #64]	@ (8007bfc <USBD_LL_Init+0x94>)
 8007bbc:	2201      	movs	r2, #1
 8007bbe:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8007bc0:	4b0e      	ldr	r3, [pc, #56]	@ (8007bfc <USBD_LL_Init+0x94>)
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8007bc6:	480d      	ldr	r0, [pc, #52]	@ (8007bfc <USBD_LL_Init+0x94>)
 8007bc8:	f7f9 fd69 	bl	800169e <HAL_PCD_Init>
 8007bcc:	4603      	mov	r3, r0
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d001      	beq.n	8007bd6 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8007bd2:	f7f8 fe15 	bl	8000800 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8007bd6:	2180      	movs	r1, #128	@ 0x80
 8007bd8:	4808      	ldr	r0, [pc, #32]	@ (8007bfc <USBD_LL_Init+0x94>)
 8007bda:	f7fa ff6e 	bl	8002aba <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8007bde:	2240      	movs	r2, #64	@ 0x40
 8007be0:	2100      	movs	r1, #0
 8007be2:	4806      	ldr	r0, [pc, #24]	@ (8007bfc <USBD_LL_Init+0x94>)
 8007be4:	f7fa ff22 	bl	8002a2c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8007be8:	2280      	movs	r2, #128	@ 0x80
 8007bea:	2101      	movs	r1, #1
 8007bec:	4803      	ldr	r0, [pc, #12]	@ (8007bfc <USBD_LL_Init+0x94>)
 8007bee:	f7fa ff1d 	bl	8002a2c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8007bf2:	2300      	movs	r3, #0
}
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	3708      	adds	r7, #8
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	bd80      	pop	{r7, pc}
 8007bfc:	20000718 	.word	0x20000718

08007c00 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b084      	sub	sp, #16
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007c08:	2300      	movs	r3, #0
 8007c0a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007c16:	4618      	mov	r0, r3
 8007c18:	f7f9 fe50 	bl	80018bc <HAL_PCD_Start>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007c20:	7bfb      	ldrb	r3, [r7, #15]
 8007c22:	4618      	mov	r0, r3
 8007c24:	f000 f92c 	bl	8007e80 <USBD_Get_USB_Status>
 8007c28:	4603      	mov	r3, r0
 8007c2a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007c2c:	7bbb      	ldrb	r3, [r7, #14]
}
 8007c2e:	4618      	mov	r0, r3
 8007c30:	3710      	adds	r7, #16
 8007c32:	46bd      	mov	sp, r7
 8007c34:	bd80      	pop	{r7, pc}

08007c36 <USBD_LL_Stop>:
  * @brief  Stops the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Stop(USBD_HandleTypeDef *pdev)
{
 8007c36:	b580      	push	{r7, lr}
 8007c38:	b084      	sub	sp, #16
 8007c3a:	af00      	add	r7, sp, #0
 8007c3c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007c3e:	2300      	movs	r3, #0
 8007c40:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007c42:	2300      	movs	r3, #0
 8007c44:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Stop(pdev->pData);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	f7f9 fe6a 	bl	8001926 <HAL_PCD_Stop>
 8007c52:	4603      	mov	r3, r0
 8007c54:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007c56:	7bfb      	ldrb	r3, [r7, #15]
 8007c58:	4618      	mov	r0, r3
 8007c5a:	f000 f911 	bl	8007e80 <USBD_Get_USB_Status>
 8007c5e:	4603      	mov	r3, r0
 8007c60:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007c62:	7bbb      	ldrb	r3, [r7, #14]
}
 8007c64:	4618      	mov	r0, r3
 8007c66:	3710      	adds	r7, #16
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	bd80      	pop	{r7, pc}

08007c6c <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b084      	sub	sp, #16
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
 8007c74:	4608      	mov	r0, r1
 8007c76:	4611      	mov	r1, r2
 8007c78:	461a      	mov	r2, r3
 8007c7a:	4603      	mov	r3, r0
 8007c7c:	70fb      	strb	r3, [r7, #3]
 8007c7e:	460b      	mov	r3, r1
 8007c80:	70bb      	strb	r3, [r7, #2]
 8007c82:	4613      	mov	r3, r2
 8007c84:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007c86:	2300      	movs	r3, #0
 8007c88:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007c94:	78bb      	ldrb	r3, [r7, #2]
 8007c96:	883a      	ldrh	r2, [r7, #0]
 8007c98:	78f9      	ldrb	r1, [r7, #3]
 8007c9a:	f7fa fb44 	bl	8002326 <HAL_PCD_EP_Open>
 8007c9e:	4603      	mov	r3, r0
 8007ca0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007ca2:	7bfb      	ldrb	r3, [r7, #15]
 8007ca4:	4618      	mov	r0, r3
 8007ca6:	f000 f8eb 	bl	8007e80 <USBD_Get_USB_Status>
 8007caa:	4603      	mov	r3, r0
 8007cac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007cae:	7bbb      	ldrb	r3, [r7, #14]
}
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	3710      	adds	r7, #16
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	bd80      	pop	{r7, pc}

08007cb8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b084      	sub	sp, #16
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
 8007cc0:	460b      	mov	r3, r1
 8007cc2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007cc8:	2300      	movs	r3, #0
 8007cca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007cd2:	78fa      	ldrb	r2, [r7, #3]
 8007cd4:	4611      	mov	r1, r2
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	f7fa fc04 	bl	80024e4 <HAL_PCD_EP_SetStall>
 8007cdc:	4603      	mov	r3, r0
 8007cde:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007ce0:	7bfb      	ldrb	r3, [r7, #15]
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	f000 f8cc 	bl	8007e80 <USBD_Get_USB_Status>
 8007ce8:	4603      	mov	r3, r0
 8007cea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007cec:	7bbb      	ldrb	r3, [r7, #14]
}
 8007cee:	4618      	mov	r0, r3
 8007cf0:	3710      	adds	r7, #16
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	bd80      	pop	{r7, pc}

08007cf6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007cf6:	b580      	push	{r7, lr}
 8007cf8:	b084      	sub	sp, #16
 8007cfa:	af00      	add	r7, sp, #0
 8007cfc:	6078      	str	r0, [r7, #4]
 8007cfe:	460b      	mov	r3, r1
 8007d00:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007d02:	2300      	movs	r3, #0
 8007d04:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007d06:	2300      	movs	r3, #0
 8007d08:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007d10:	78fa      	ldrb	r2, [r7, #3]
 8007d12:	4611      	mov	r1, r2
 8007d14:	4618      	mov	r0, r3
 8007d16:	f7fa fc48 	bl	80025aa <HAL_PCD_EP_ClrStall>
 8007d1a:	4603      	mov	r3, r0
 8007d1c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007d1e:	7bfb      	ldrb	r3, [r7, #15]
 8007d20:	4618      	mov	r0, r3
 8007d22:	f000 f8ad 	bl	8007e80 <USBD_Get_USB_Status>
 8007d26:	4603      	mov	r3, r0
 8007d28:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007d2a:	7bbb      	ldrb	r3, [r7, #14]
}
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	3710      	adds	r7, #16
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bd80      	pop	{r7, pc}

08007d34 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007d34:	b480      	push	{r7}
 8007d36:	b085      	sub	sp, #20
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
 8007d3c:	460b      	mov	r3, r1
 8007d3e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007d46:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8007d48:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	da0b      	bge.n	8007d68 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8007d50:	78fb      	ldrb	r3, [r7, #3]
 8007d52:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007d56:	68f9      	ldr	r1, [r7, #12]
 8007d58:	4613      	mov	r3, r2
 8007d5a:	00db      	lsls	r3, r3, #3
 8007d5c:	4413      	add	r3, r2
 8007d5e:	009b      	lsls	r3, r3, #2
 8007d60:	440b      	add	r3, r1
 8007d62:	3316      	adds	r3, #22
 8007d64:	781b      	ldrb	r3, [r3, #0]
 8007d66:	e00b      	b.n	8007d80 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8007d68:	78fb      	ldrb	r3, [r7, #3]
 8007d6a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007d6e:	68f9      	ldr	r1, [r7, #12]
 8007d70:	4613      	mov	r3, r2
 8007d72:	00db      	lsls	r3, r3, #3
 8007d74:	4413      	add	r3, r2
 8007d76:	009b      	lsls	r3, r3, #2
 8007d78:	440b      	add	r3, r1
 8007d7a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8007d7e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007d80:	4618      	mov	r0, r3
 8007d82:	3714      	adds	r7, #20
 8007d84:	46bd      	mov	sp, r7
 8007d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8a:	4770      	bx	lr

08007d8c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b084      	sub	sp, #16
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
 8007d94:	460b      	mov	r3, r1
 8007d96:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007d98:	2300      	movs	r3, #0
 8007d9a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007da6:	78fa      	ldrb	r2, [r7, #3]
 8007da8:	4611      	mov	r1, r2
 8007daa:	4618      	mov	r0, r3
 8007dac:	f7fa fa97 	bl	80022de <HAL_PCD_SetAddress>
 8007db0:	4603      	mov	r3, r0
 8007db2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007db4:	7bfb      	ldrb	r3, [r7, #15]
 8007db6:	4618      	mov	r0, r3
 8007db8:	f000 f862 	bl	8007e80 <USBD_Get_USB_Status>
 8007dbc:	4603      	mov	r3, r0
 8007dbe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007dc0:	7bbb      	ldrb	r3, [r7, #14]
}
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	3710      	adds	r7, #16
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}

08007dca <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007dca:	b580      	push	{r7, lr}
 8007dcc:	b086      	sub	sp, #24
 8007dce:	af00      	add	r7, sp, #0
 8007dd0:	60f8      	str	r0, [r7, #12]
 8007dd2:	607a      	str	r2, [r7, #4]
 8007dd4:	603b      	str	r3, [r7, #0]
 8007dd6:	460b      	mov	r3, r1
 8007dd8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007dda:	2300      	movs	r3, #0
 8007ddc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007dde:	2300      	movs	r3, #0
 8007de0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007de8:	7af9      	ldrb	r1, [r7, #11]
 8007dea:	683b      	ldr	r3, [r7, #0]
 8007dec:	687a      	ldr	r2, [r7, #4]
 8007dee:	f7fa fb3f 	bl	8002470 <HAL_PCD_EP_Transmit>
 8007df2:	4603      	mov	r3, r0
 8007df4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007df6:	7dfb      	ldrb	r3, [r7, #23]
 8007df8:	4618      	mov	r0, r3
 8007dfa:	f000 f841 	bl	8007e80 <USBD_Get_USB_Status>
 8007dfe:	4603      	mov	r3, r0
 8007e00:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007e02:	7dbb      	ldrb	r3, [r7, #22]
}
 8007e04:	4618      	mov	r0, r3
 8007e06:	3718      	adds	r7, #24
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	bd80      	pop	{r7, pc}

08007e0c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b086      	sub	sp, #24
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	60f8      	str	r0, [r7, #12]
 8007e14:	607a      	str	r2, [r7, #4]
 8007e16:	603b      	str	r3, [r7, #0]
 8007e18:	460b      	mov	r3, r1
 8007e1a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007e20:	2300      	movs	r3, #0
 8007e22:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007e2a:	7af9      	ldrb	r1, [r7, #11]
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	687a      	ldr	r2, [r7, #4]
 8007e30:	f7fa fae3 	bl	80023fa <HAL_PCD_EP_Receive>
 8007e34:	4603      	mov	r3, r0
 8007e36:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007e38:	7dfb      	ldrb	r3, [r7, #23]
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	f000 f820 	bl	8007e80 <USBD_Get_USB_Status>
 8007e40:	4603      	mov	r3, r0
 8007e42:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007e44:	7dbb      	ldrb	r3, [r7, #22]
}
 8007e46:	4618      	mov	r0, r3
 8007e48:	3718      	adds	r7, #24
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	bd80      	pop	{r7, pc}
	...

08007e50 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8007e50:	b480      	push	{r7}
 8007e52:	b083      	sub	sp, #12
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_DFU_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8007e58:	4b03      	ldr	r3, [pc, #12]	@ (8007e68 <USBD_static_malloc+0x18>)
}
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	370c      	adds	r7, #12
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e64:	4770      	bx	lr
 8007e66:	bf00      	nop
 8007e68:	20000bfc 	.word	0x20000bfc

08007e6c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8007e6c:	b480      	push	{r7}
 8007e6e:	b083      	sub	sp, #12
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]

}
 8007e74:	bf00      	nop
 8007e76:	370c      	adds	r7, #12
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7e:	4770      	bx	lr

08007e80 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007e80:	b480      	push	{r7}
 8007e82:	b085      	sub	sp, #20
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	4603      	mov	r3, r0
 8007e88:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007e8e:	79fb      	ldrb	r3, [r7, #7]
 8007e90:	2b03      	cmp	r3, #3
 8007e92:	d817      	bhi.n	8007ec4 <USBD_Get_USB_Status+0x44>
 8007e94:	a201      	add	r2, pc, #4	@ (adr r2, 8007e9c <USBD_Get_USB_Status+0x1c>)
 8007e96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e9a:	bf00      	nop
 8007e9c:	08007ead 	.word	0x08007ead
 8007ea0:	08007eb3 	.word	0x08007eb3
 8007ea4:	08007eb9 	.word	0x08007eb9
 8007ea8:	08007ebf 	.word	0x08007ebf
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8007eac:	2300      	movs	r3, #0
 8007eae:	73fb      	strb	r3, [r7, #15]
    break;
 8007eb0:	e00b      	b.n	8007eca <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007eb2:	2303      	movs	r3, #3
 8007eb4:	73fb      	strb	r3, [r7, #15]
    break;
 8007eb6:	e008      	b.n	8007eca <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007eb8:	2301      	movs	r3, #1
 8007eba:	73fb      	strb	r3, [r7, #15]
    break;
 8007ebc:	e005      	b.n	8007eca <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007ebe:	2303      	movs	r3, #3
 8007ec0:	73fb      	strb	r3, [r7, #15]
    break;
 8007ec2:	e002      	b.n	8007eca <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8007ec4:	2303      	movs	r3, #3
 8007ec6:	73fb      	strb	r3, [r7, #15]
    break;
 8007ec8:	bf00      	nop
  }
  return usb_status;
 8007eca:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ecc:	4618      	mov	r0, r3
 8007ece:	3714      	adds	r7, #20
 8007ed0:	46bd      	mov	sp, r7
 8007ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed6:	4770      	bx	lr

08007ed8 <memset>:
 8007ed8:	4402      	add	r2, r0
 8007eda:	4603      	mov	r3, r0
 8007edc:	4293      	cmp	r3, r2
 8007ede:	d100      	bne.n	8007ee2 <memset+0xa>
 8007ee0:	4770      	bx	lr
 8007ee2:	f803 1b01 	strb.w	r1, [r3], #1
 8007ee6:	e7f9      	b.n	8007edc <memset+0x4>

08007ee8 <__libc_init_array>:
 8007ee8:	b570      	push	{r4, r5, r6, lr}
 8007eea:	4d0d      	ldr	r5, [pc, #52]	@ (8007f20 <__libc_init_array+0x38>)
 8007eec:	4c0d      	ldr	r4, [pc, #52]	@ (8007f24 <__libc_init_array+0x3c>)
 8007eee:	1b64      	subs	r4, r4, r5
 8007ef0:	10a4      	asrs	r4, r4, #2
 8007ef2:	2600      	movs	r6, #0
 8007ef4:	42a6      	cmp	r6, r4
 8007ef6:	d109      	bne.n	8007f0c <__libc_init_array+0x24>
 8007ef8:	4d0b      	ldr	r5, [pc, #44]	@ (8007f28 <__libc_init_array+0x40>)
 8007efa:	4c0c      	ldr	r4, [pc, #48]	@ (8007f2c <__libc_init_array+0x44>)
 8007efc:	f000 f818 	bl	8007f30 <_init>
 8007f00:	1b64      	subs	r4, r4, r5
 8007f02:	10a4      	asrs	r4, r4, #2
 8007f04:	2600      	movs	r6, #0
 8007f06:	42a6      	cmp	r6, r4
 8007f08:	d105      	bne.n	8007f16 <__libc_init_array+0x2e>
 8007f0a:	bd70      	pop	{r4, r5, r6, pc}
 8007f0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f10:	4798      	blx	r3
 8007f12:	3601      	adds	r6, #1
 8007f14:	e7ee      	b.n	8007ef4 <__libc_init_array+0xc>
 8007f16:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f1a:	4798      	blx	r3
 8007f1c:	3601      	adds	r6, #1
 8007f1e:	e7f2      	b.n	8007f06 <__libc_init_array+0x1e>
 8007f20:	08008010 	.word	0x08008010
 8007f24:	08008010 	.word	0x08008010
 8007f28:	08008010 	.word	0x08008010
 8007f2c:	08008014 	.word	0x08008014

08007f30 <_init>:
 8007f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f32:	bf00      	nop
 8007f34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f36:	bc08      	pop	{r3}
 8007f38:	469e      	mov	lr, r3
 8007f3a:	4770      	bx	lr

08007f3c <_fini>:
 8007f3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f3e:	bf00      	nop
 8007f40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f42:	bc08      	pop	{r3}
 8007f44:	469e      	mov	lr, r3
 8007f46:	4770      	bx	lr
