{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692978361100 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692978361101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 25 12:46:01 2023 " "Processing started: Fri Aug 25 12:46:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692978361101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978361101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978361101 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692978361210 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692978361210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sl2.sv 1 1 " "Found 1 design units, including 1 entities, in source file sl2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "sl2.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/sl2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692978366766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692978366766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/mux2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692978366766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692978366767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.sv 1 1 " "Found 1 design units, including 1 entities, in source file signext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/signext.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692978366767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692978366767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366767 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692978366796 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.sv(12) " "Verilog HDL Case Statement warning at alu.sv(12): incomplete case statement has no default case item" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1692978366797 "|alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.sv(12) " "Verilog HDL Always Construct warning at alu.sv(12): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1692978366798 "|alu"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "alu.sv(12) " "SystemVerilog RTL Coding error at alu.sv(12): always_comb construct does not infer purely combinational logic." {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1692978366798 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.sv(12) " "Inferred latch for \"result\[0\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366798 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.sv(12) " "Inferred latch for \"result\[1\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366798 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.sv(12) " "Inferred latch for \"result\[2\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366798 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.sv(12) " "Inferred latch for \"result\[3\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366798 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.sv(12) " "Inferred latch for \"result\[4\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366799 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.sv(12) " "Inferred latch for \"result\[5\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366799 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.sv(12) " "Inferred latch for \"result\[6\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366799 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.sv(12) " "Inferred latch for \"result\[7\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366799 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu.sv(12) " "Inferred latch for \"result\[8\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366799 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu.sv(12) " "Inferred latch for \"result\[9\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366799 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu.sv(12) " "Inferred latch for \"result\[10\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366799 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu.sv(12) " "Inferred latch for \"result\[11\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366799 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu.sv(12) " "Inferred latch for \"result\[12\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366799 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu.sv(12) " "Inferred latch for \"result\[13\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366799 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu.sv(12) " "Inferred latch for \"result\[14\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366799 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu.sv(12) " "Inferred latch for \"result\[15\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366799 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] alu.sv(12) " "Inferred latch for \"result\[16\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366799 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] alu.sv(12) " "Inferred latch for \"result\[17\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366799 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] alu.sv(12) " "Inferred latch for \"result\[18\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366799 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] alu.sv(12) " "Inferred latch for \"result\[19\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366799 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] alu.sv(12) " "Inferred latch for \"result\[20\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366799 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] alu.sv(12) " "Inferred latch for \"result\[21\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366799 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] alu.sv(12) " "Inferred latch for \"result\[22\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366799 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] alu.sv(12) " "Inferred latch for \"result\[23\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366799 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] alu.sv(12) " "Inferred latch for \"result\[24\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366799 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] alu.sv(12) " "Inferred latch for \"result\[25\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366799 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] alu.sv(12) " "Inferred latch for \"result\[26\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366799 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] alu.sv(12) " "Inferred latch for \"result\[27\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366799 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] alu.sv(12) " "Inferred latch for \"result\[28\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366799 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] alu.sv(12) " "Inferred latch for \"result\[29\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366799 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] alu.sv(12) " "Inferred latch for \"result\[30\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366799 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] alu.sv(12) " "Inferred latch for \"result\[31\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366799 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[32\] alu.sv(12) " "Inferred latch for \"result\[32\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366799 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[33\] alu.sv(12) " "Inferred latch for \"result\[33\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366799 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[34\] alu.sv(12) " "Inferred latch for \"result\[34\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366800 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[35\] alu.sv(12) " "Inferred latch for \"result\[35\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366800 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[36\] alu.sv(12) " "Inferred latch for \"result\[36\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366800 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[37\] alu.sv(12) " "Inferred latch for \"result\[37\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366800 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[38\] alu.sv(12) " "Inferred latch for \"result\[38\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366800 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[39\] alu.sv(12) " "Inferred latch for \"result\[39\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366800 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[40\] alu.sv(12) " "Inferred latch for \"result\[40\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366800 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[41\] alu.sv(12) " "Inferred latch for \"result\[41\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366800 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[42\] alu.sv(12) " "Inferred latch for \"result\[42\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366800 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[43\] alu.sv(12) " "Inferred latch for \"result\[43\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366800 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[44\] alu.sv(12) " "Inferred latch for \"result\[44\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366800 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[45\] alu.sv(12) " "Inferred latch for \"result\[45\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366800 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[46\] alu.sv(12) " "Inferred latch for \"result\[46\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366800 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[47\] alu.sv(12) " "Inferred latch for \"result\[47\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366800 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[48\] alu.sv(12) " "Inferred latch for \"result\[48\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366800 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[49\] alu.sv(12) " "Inferred latch for \"result\[49\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366800 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[50\] alu.sv(12) " "Inferred latch for \"result\[50\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366800 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[51\] alu.sv(12) " "Inferred latch for \"result\[51\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366800 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[52\] alu.sv(12) " "Inferred latch for \"result\[52\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366800 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[53\] alu.sv(12) " "Inferred latch for \"result\[53\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366800 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[54\] alu.sv(12) " "Inferred latch for \"result\[54\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366800 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[55\] alu.sv(12) " "Inferred latch for \"result\[55\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366800 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[56\] alu.sv(12) " "Inferred latch for \"result\[56\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366800 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[57\] alu.sv(12) " "Inferred latch for \"result\[57\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366800 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[58\] alu.sv(12) " "Inferred latch for \"result\[58\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366800 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[59\] alu.sv(12) " "Inferred latch for \"result\[59\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366800 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[60\] alu.sv(12) " "Inferred latch for \"result\[60\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366800 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[61\] alu.sv(12) " "Inferred latch for \"result\[61\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366800 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[62\] alu.sv(12) " "Inferred latch for \"result\[62\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366800 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[63\] alu.sv(12) " "Inferred latch for \"result\[63\]\" at alu.sv(12)" {  } { { "alu.sv" "" { Text "/home/adolfobanchio/Documents/Famaf/3ro/Arqui/TP1_OneCycleProcessor/alu.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366800 "|alu"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692978366803 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692978366829 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Aug 25 12:46:06 2023 " "Processing ended: Fri Aug 25 12:46:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692978366829 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692978366829 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692978366829 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692978366829 ""}
