
CAR1_HUIJIEZHAOXIN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c060  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000053c  0800c170  0800c170  0001c170  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c6ac  0800c6ac  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800c6ac  0800c6ac  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c6ac  0800c6ac  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c6ac  0800c6ac  0001c6ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c6b0  0800c6b0  0001c6b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800c6b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006bc  200001e0  0800c894  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000089c  0800c894  0002089c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012e1b  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000307c  00000000  00000000  00033024  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001320  00000000  00000000  000360a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001200  00000000  00000000  000373c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001abee  00000000  00000000  000385c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016c50  00000000  00000000  000531ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090abf  00000000  00000000  00069dfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fa8bd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000660c  00000000  00000000  000fa910  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         0000009c  00000000  00000000  00100f1c  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      0000014f  00000000  00000000  00100fb8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800c158 	.word	0x0800c158

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	0800c158 	.word	0x0800c158

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	4605      	mov	r5, r0
 8000b6c:	460c      	mov	r4, r1
 8000b6e:	2200      	movs	r2, #0
 8000b70:	2300      	movs	r3, #0
 8000b72:	4628      	mov	r0, r5
 8000b74:	4621      	mov	r1, r4
 8000b76:	f7ff ff21 	bl	80009bc <__aeabi_dcmplt>
 8000b7a:	b928      	cbnz	r0, 8000b88 <__aeabi_d2lz+0x20>
 8000b7c:	4628      	mov	r0, r5
 8000b7e:	4621      	mov	r1, r4
 8000b80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b84:	f000 b80a 	b.w	8000b9c <__aeabi_d2ulz>
 8000b88:	4628      	mov	r0, r5
 8000b8a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000b8e:	f000 f805 	bl	8000b9c <__aeabi_d2ulz>
 8000b92:	4240      	negs	r0, r0
 8000b94:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b98:	bd38      	pop	{r3, r4, r5, pc}
 8000b9a:	bf00      	nop

08000b9c <__aeabi_d2ulz>:
 8000b9c:	b5d0      	push	{r4, r6, r7, lr}
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	; (8000bd0 <__aeabi_d2ulz+0x34>)
 8000ba2:	4606      	mov	r6, r0
 8000ba4:	460f      	mov	r7, r1
 8000ba6:	f7ff fc97 	bl	80004d8 <__aeabi_dmul>
 8000baa:	f7ff ff6d 	bl	8000a88 <__aeabi_d2uiz>
 8000bae:	4604      	mov	r4, r0
 8000bb0:	f7ff fc18 	bl	80003e4 <__aeabi_ui2d>
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	4b07      	ldr	r3, [pc, #28]	; (8000bd4 <__aeabi_d2ulz+0x38>)
 8000bb8:	f7ff fc8e 	bl	80004d8 <__aeabi_dmul>
 8000bbc:	4602      	mov	r2, r0
 8000bbe:	460b      	mov	r3, r1
 8000bc0:	4630      	mov	r0, r6
 8000bc2:	4639      	mov	r1, r7
 8000bc4:	f7ff fad0 	bl	8000168 <__aeabi_dsub>
 8000bc8:	f7ff ff5e 	bl	8000a88 <__aeabi_d2uiz>
 8000bcc:	4621      	mov	r1, r4
 8000bce:	bdd0      	pop	{r4, r6, r7, pc}
 8000bd0:	3df00000 	.word	0x3df00000
 8000bd4:	41f00000 	.word	0x41f00000

08000bd8 <StringFind>:
char protool_s[255];
int protool_len;
int protool_start;
int protool_newline;

int StringFind(char *s, char *t, int start_pos) {
 8000bd8:	b480      	push	{r7}
 8000bda:	b089      	sub	sp, #36	; 0x24
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	60f8      	str	r0, [r7, #12]
 8000be0:	60b9      	str	r1, [r7, #8]
 8000be2:	607a      	str	r2, [r7, #4]
	int i;
	for(i = start_pos; s[i] != '\0'; ++i) {
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	61fb      	str	r3, [r7, #28]
 8000be8:	e025      	b.n	8000c36 <StringFind+0x5e>
		int fg = 1;
 8000bea:	2301      	movs	r3, #1
 8000bec:	61bb      	str	r3, [r7, #24]
		int j = 0;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	617b      	str	r3, [r7, #20]
		for(; t[j] !='\0'; ++j) {
 8000bf2:	e012      	b.n	8000c1a <StringFind+0x42>
			if(s[i + j] != t[j]) {
 8000bf4:	69fa      	ldr	r2, [r7, #28]
 8000bf6:	697b      	ldr	r3, [r7, #20]
 8000bf8:	4413      	add	r3, r2
 8000bfa:	461a      	mov	r2, r3
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	4413      	add	r3, r2
 8000c00:	781a      	ldrb	r2, [r3, #0]
 8000c02:	697b      	ldr	r3, [r7, #20]
 8000c04:	68b9      	ldr	r1, [r7, #8]
 8000c06:	440b      	add	r3, r1
 8000c08:	781b      	ldrb	r3, [r3, #0]
 8000c0a:	429a      	cmp	r2, r3
 8000c0c:	d002      	beq.n	8000c14 <StringFind+0x3c>
				fg = 0;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	61bb      	str	r3, [r7, #24]
				break;
 8000c12:	e008      	b.n	8000c26 <StringFind+0x4e>
		for(; t[j] !='\0'; ++j) {
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	3301      	adds	r3, #1
 8000c18:	617b      	str	r3, [r7, #20]
 8000c1a:	697b      	ldr	r3, [r7, #20]
 8000c1c:	68ba      	ldr	r2, [r7, #8]
 8000c1e:	4413      	add	r3, r2
 8000c20:	781b      	ldrb	r3, [r3, #0]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d1e6      	bne.n	8000bf4 <StringFind+0x1c>
			}
		}
		if(fg) return i;
 8000c26:	69bb      	ldr	r3, [r7, #24]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d001      	beq.n	8000c30 <StringFind+0x58>
 8000c2c:	69fb      	ldr	r3, [r7, #28]
 8000c2e:	e00a      	b.n	8000c46 <StringFind+0x6e>
	for(i = start_pos; s[i] != '\0'; ++i) {
 8000c30:	69fb      	ldr	r3, [r7, #28]
 8000c32:	3301      	adds	r3, #1
 8000c34:	61fb      	str	r3, [r7, #28]
 8000c36:	69fb      	ldr	r3, [r7, #28]
 8000c38:	68fa      	ldr	r2, [r7, #12]
 8000c3a:	4413      	add	r3, r2
 8000c3c:	781b      	ldrb	r3, [r3, #0]
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d1d3      	bne.n	8000bea <StringFind+0x12>
	}
	return -1;
 8000c42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	3724      	adds	r7, #36	; 0x24
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bc80      	pop	{r7}
 8000c4e:	4770      	bx	lr

08000c50 <protool_deal>:
 * $4,0#  左转
 * $5,0#  右转
 * $0,1#  左旋
 * $0,2#  右旋
 * */
void protool_deal(){
 8000c50:	b580      	push	{r7, lr}
 8000c52:	af00      	add	r7, sp, #0

	if(StringFind(protool_s, "MODE", 0)>=0	) {
 8000c54:	2200      	movs	r2, #0
 8000c56:	4940      	ldr	r1, [pc, #256]	; (8000d58 <protool_deal+0x108>)
 8000c58:	4840      	ldr	r0, [pc, #256]	; (8000d5c <protool_deal+0x10c>)
 8000c5a:	f7ff ffbd 	bl	8000bd8 <StringFind>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	db0c      	blt.n	8000c7e <protool_deal+0x2e>

		if(protool_s[10] == '0') {
 8000c64:	4b3d      	ldr	r3, [pc, #244]	; (8000d5c <protool_deal+0x10c>)
 8000c66:	7a9b      	ldrb	r3, [r3, #10]
 8000c68:	2b30      	cmp	r3, #48	; 0x30
 8000c6a:	d104      	bne.n	8000c76 <protool_deal+0x26>
			motor_turn_pause();
 8000c6c:	f000 fadc 	bl	8001228 <motor_turn_pause>
			global_mode = 0; //暂停
 8000c70:	4b3b      	ldr	r3, [pc, #236]	; (8000d60 <protool_deal+0x110>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	601a      	str	r2, [r3, #0]
		}
		puts(protool_s);
 8000c76:	4839      	ldr	r0, [pc, #228]	; (8000d5c <protool_deal+0x10c>)
 8000c78:	f007 fc60 	bl	800853c <puts>
 8000c7c:	e066      	b.n	8000d4c <protool_deal+0xfc>
		//printf("GOOD\n");
	} else {
		switch(protool_s[1]){
 8000c7e:	4b37      	ldr	r3, [pc, #220]	; (8000d5c <protool_deal+0x10c>)
 8000c80:	785b      	ldrb	r3, [r3, #1]
 8000c82:	2b05      	cmp	r3, #5
 8000c84:	d826      	bhi.n	8000cd4 <protool_deal+0x84>
 8000c86:	a201      	add	r2, pc, #4	; (adr r2, 8000c8c <protool_deal+0x3c>)
 8000c88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c8c:	08000ca5 	.word	0x08000ca5
 8000c90:	08000cad 	.word	0x08000cad
 8000c94:	08000cb5 	.word	0x08000cb5
 8000c98:	08000cbd 	.word	0x08000cbd
 8000c9c:	08000cc5 	.word	0x08000cc5
 8000ca0:	08000ccd 	.word	0x08000ccd
			case 0:
				car_state = enSTOP;
 8000ca4:	4b2f      	ldr	r3, [pc, #188]	; (8000d64 <protool_deal+0x114>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	701a      	strb	r2, [r3, #0]
				break;
 8000caa:	e013      	b.n	8000cd4 <protool_deal+0x84>
			case 1:
				car_state = enRESUME;
 8000cac:	4b2d      	ldr	r3, [pc, #180]	; (8000d64 <protool_deal+0x114>)
 8000cae:	2201      	movs	r2, #1
 8000cb0:	701a      	strb	r2, [r3, #0]
				break;
 8000cb2:	e00f      	b.n	8000cd4 <protool_deal+0x84>
			case 2:
				car_state = enFORWARD;
 8000cb4:	4b2b      	ldr	r3, [pc, #172]	; (8000d64 <protool_deal+0x114>)
 8000cb6:	2202      	movs	r2, #2
 8000cb8:	701a      	strb	r2, [r3, #0]
				break;
 8000cba:	e00b      	b.n	8000cd4 <protool_deal+0x84>
			case 3:
				car_state = enBACK;
 8000cbc:	4b29      	ldr	r3, [pc, #164]	; (8000d64 <protool_deal+0x114>)
 8000cbe:	2203      	movs	r2, #3
 8000cc0:	701a      	strb	r2, [r3, #0]
				break;
 8000cc2:	e007      	b.n	8000cd4 <protool_deal+0x84>
			case 4:
				car_state = enLEFT;
 8000cc4:	4b27      	ldr	r3, [pc, #156]	; (8000d64 <protool_deal+0x114>)
 8000cc6:	2204      	movs	r2, #4
 8000cc8:	701a      	strb	r2, [r3, #0]
				break;
 8000cca:	e003      	b.n	8000cd4 <protool_deal+0x84>
			case 5:
				car_state = enRIGHT;
 8000ccc:	4b25      	ldr	r3, [pc, #148]	; (8000d64 <protool_deal+0x114>)
 8000cce:	2205      	movs	r2, #5
 8000cd0:	701a      	strb	r2, [r3, #0]
				break;
 8000cd2:	bf00      	nop
		}
		switch(protool_s[3]){
 8000cd4:	4b21      	ldr	r3, [pc, #132]	; (8000d5c <protool_deal+0x10c>)
 8000cd6:	78db      	ldrb	r3, [r3, #3]
 8000cd8:	2b01      	cmp	r3, #1
 8000cda:	d002      	beq.n	8000ce2 <protool_deal+0x92>
 8000cdc:	2b02      	cmp	r3, #2
 8000cde:	d003      	beq.n	8000ce8 <protool_deal+0x98>
 8000ce0:	e005      	b.n	8000cee <protool_deal+0x9e>
			case 1:
				car_state = enTLEFT;
 8000ce2:	4b20      	ldr	r3, [pc, #128]	; (8000d64 <protool_deal+0x114>)
 8000ce4:	2206      	movs	r2, #6
 8000ce6:	701a      	strb	r2, [r3, #0]
			case 2:
				car_state = enTRIGHT;
 8000ce8:	4b1e      	ldr	r3, [pc, #120]	; (8000d64 <protool_deal+0x114>)
 8000cea:	2207      	movs	r2, #7
 8000cec:	701a      	strb	r2, [r3, #0]
		}


		switch(car_state){
 8000cee:	4b1d      	ldr	r3, [pc, #116]	; (8000d64 <protool_deal+0x114>)
 8000cf0:	781b      	ldrb	r3, [r3, #0]
 8000cf2:	2b07      	cmp	r3, #7
 8000cf4:	d82a      	bhi.n	8000d4c <protool_deal+0xfc>
 8000cf6:	a201      	add	r2, pc, #4	; (adr r2, 8000cfc <protool_deal+0xac>)
 8000cf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cfc:	08000d1d 	.word	0x08000d1d
 8000d00:	08000d23 	.word	0x08000d23
 8000d04:	08000d29 	.word	0x08000d29
 8000d08:	08000d2f 	.word	0x08000d2f
 8000d0c:	08000d35 	.word	0x08000d35
 8000d10:	08000d3b 	.word	0x08000d3b
 8000d14:	08000d41 	.word	0x08000d41
 8000d18:	08000d47 	.word	0x08000d47
			case enSTOP:
				motor_turn_pause();
 8000d1c:	f000 fa84 	bl	8001228 <motor_turn_pause>
				break;
 8000d20:	e014      	b.n	8000d4c <protool_deal+0xfc>
			case enRESUME:
				motor_turn_resume();
 8000d22:	f000 fabb 	bl	800129c <motor_turn_resume>
				break;
 8000d26:	e011      	b.n	8000d4c <protool_deal+0xfc>
			case enFORWARD:
				motor_turn_forward();
 8000d28:	f000 faf6 	bl	8001318 <motor_turn_forward>
				break;
 8000d2c:	e00e      	b.n	8000d4c <protool_deal+0xfc>
			case enBACK:
				motor_turn_backward();
 8000d2e:	f000 fb13 	bl	8001358 <motor_turn_backward>
				break;
 8000d32:	e00b      	b.n	8000d4c <protool_deal+0xfc>
			case enLEFT:
				motor_turn_left();
 8000d34:	f000 fa58 	bl	80011e8 <motor_turn_left>
				break;
 8000d38:	e008      	b.n	8000d4c <protool_deal+0xfc>
			case enRIGHT:
				motor_turn_right();
 8000d3a:	f000 fa35 	bl	80011a8 <motor_turn_right>
				break;
 8000d3e:	e005      	b.n	8000d4c <protool_deal+0xfc>
			case enTLEFT:
				motor_turn_tleft();
 8000d40:	f000 fb2a 	bl	8001398 <motor_turn_tleft>
				break;
 8000d44:	e002      	b.n	8000d4c <protool_deal+0xfc>
			case enTRIGHT:
				motor_turn_tright();
 8000d46:	f000 fb47 	bl	80013d8 <motor_turn_tright>
				break;
 8000d4a:	bf00      	nop
		}
	}



	protool_newline = 0;
 8000d4c:	4b06      	ldr	r3, [pc, #24]	; (8000d68 <protool_deal+0x118>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	601a      	str	r2, [r3, #0]



}
 8000d52:	bf00      	nop
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	0800c170 	.word	0x0800c170
 8000d5c:	200001fc 	.word	0x200001fc
 8000d60:	20000468 	.word	0x20000468
 8000d64:	200003b4 	.word	0x200003b4
 8000d68:	20000304 	.word	0x20000304

08000d6c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b088      	sub	sp, #32
 8000d70:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d72:	f107 0310 	add.w	r3, r7, #16
 8000d76:	2200      	movs	r2, #0
 8000d78:	601a      	str	r2, [r3, #0]
 8000d7a:	605a      	str	r2, [r3, #4]
 8000d7c:	609a      	str	r2, [r3, #8]
 8000d7e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d80:	4b2f      	ldr	r3, [pc, #188]	; (8000e40 <MX_GPIO_Init+0xd4>)
 8000d82:	699b      	ldr	r3, [r3, #24]
 8000d84:	4a2e      	ldr	r2, [pc, #184]	; (8000e40 <MX_GPIO_Init+0xd4>)
 8000d86:	f043 0320 	orr.w	r3, r3, #32
 8000d8a:	6193      	str	r3, [r2, #24]
 8000d8c:	4b2c      	ldr	r3, [pc, #176]	; (8000e40 <MX_GPIO_Init+0xd4>)
 8000d8e:	699b      	ldr	r3, [r3, #24]
 8000d90:	f003 0320 	and.w	r3, r3, #32
 8000d94:	60fb      	str	r3, [r7, #12]
 8000d96:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d98:	4b29      	ldr	r3, [pc, #164]	; (8000e40 <MX_GPIO_Init+0xd4>)
 8000d9a:	699b      	ldr	r3, [r3, #24]
 8000d9c:	4a28      	ldr	r2, [pc, #160]	; (8000e40 <MX_GPIO_Init+0xd4>)
 8000d9e:	f043 0304 	orr.w	r3, r3, #4
 8000da2:	6193      	str	r3, [r2, #24]
 8000da4:	4b26      	ldr	r3, [pc, #152]	; (8000e40 <MX_GPIO_Init+0xd4>)
 8000da6:	699b      	ldr	r3, [r3, #24]
 8000da8:	f003 0304 	and.w	r3, r3, #4
 8000dac:	60bb      	str	r3, [r7, #8]
 8000dae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000db0:	4b23      	ldr	r3, [pc, #140]	; (8000e40 <MX_GPIO_Init+0xd4>)
 8000db2:	699b      	ldr	r3, [r3, #24]
 8000db4:	4a22      	ldr	r2, [pc, #136]	; (8000e40 <MX_GPIO_Init+0xd4>)
 8000db6:	f043 0308 	orr.w	r3, r3, #8
 8000dba:	6193      	str	r3, [r2, #24]
 8000dbc:	4b20      	ldr	r3, [pc, #128]	; (8000e40 <MX_GPIO_Init+0xd4>)
 8000dbe:	699b      	ldr	r3, [r3, #24]
 8000dc0:	f003 0308 	and.w	r3, r3, #8
 8000dc4:	607b      	str	r3, [r7, #4]
 8000dc6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OBS_TRIG_Pin|BRA_Pin|BRB_Pin|BLB_Pin, GPIO_PIN_RESET);
 8000dc8:	2200      	movs	r2, #0
 8000dca:	f248 3108 	movw	r1, #33544	; 0x8308
 8000dce:	481d      	ldr	r0, [pc, #116]	; (8000e44 <MX_GPIO_Init+0xd8>)
 8000dd0:	f001 fec2 	bl	8002b58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLA_GPIO_Port, BLA_Pin, GPIO_PIN_RESET);
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000dda:	481b      	ldr	r0, [pc, #108]	; (8000e48 <MX_GPIO_Init+0xdc>)
 8000ddc:	f001 febc 	bl	8002b58 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = INFRA2_Pin|INFRA1_Pin|OBS_ECHO_Pin;
 8000de0:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8000de4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000de6:	2300      	movs	r3, #0
 8000de8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dea:	2300      	movs	r3, #0
 8000dec:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dee:	f107 0310 	add.w	r3, r7, #16
 8000df2:	4619      	mov	r1, r3
 8000df4:	4813      	ldr	r0, [pc, #76]	; (8000e44 <MX_GPIO_Init+0xd8>)
 8000df6:	f001 fd2b 	bl	8002850 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = OBS_TRIG_Pin|BRA_Pin|BRB_Pin|BLB_Pin;
 8000dfa:	f248 3308 	movw	r3, #33544	; 0x8308
 8000dfe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e00:	2301      	movs	r3, #1
 8000e02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e04:	2300      	movs	r3, #0
 8000e06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e08:	2302      	movs	r3, #2
 8000e0a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e0c:	f107 0310 	add.w	r3, r7, #16
 8000e10:	4619      	mov	r1, r3
 8000e12:	480c      	ldr	r0, [pc, #48]	; (8000e44 <MX_GPIO_Init+0xd8>)
 8000e14:	f001 fd1c 	bl	8002850 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BLA_Pin;
 8000e18:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000e1c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e1e:	2301      	movs	r3, #1
 8000e20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e22:	2300      	movs	r3, #0
 8000e24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e26:	2302      	movs	r3, #2
 8000e28:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLA_GPIO_Port, &GPIO_InitStruct);
 8000e2a:	f107 0310 	add.w	r3, r7, #16
 8000e2e:	4619      	mov	r1, r3
 8000e30:	4805      	ldr	r0, [pc, #20]	; (8000e48 <MX_GPIO_Init+0xdc>)
 8000e32:	f001 fd0d 	bl	8002850 <HAL_GPIO_Init>

}
 8000e36:	bf00      	nop
 8000e38:	3720      	adds	r7, #32
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	40021000 	.word	0x40021000
 8000e44:	40010c00 	.word	0x40010c00
 8000e48:	40010800 	.word	0x40010800

08000e4c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e50:	4b12      	ldr	r3, [pc, #72]	; (8000e9c <MX_I2C1_Init+0x50>)
 8000e52:	4a13      	ldr	r2, [pc, #76]	; (8000ea0 <MX_I2C1_Init+0x54>)
 8000e54:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000e56:	4b11      	ldr	r3, [pc, #68]	; (8000e9c <MX_I2C1_Init+0x50>)
 8000e58:	4a12      	ldr	r2, [pc, #72]	; (8000ea4 <MX_I2C1_Init+0x58>)
 8000e5a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000e5c:	4b0f      	ldr	r3, [pc, #60]	; (8000e9c <MX_I2C1_Init+0x50>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000e62:	4b0e      	ldr	r3, [pc, #56]	; (8000e9c <MX_I2C1_Init+0x50>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e68:	4b0c      	ldr	r3, [pc, #48]	; (8000e9c <MX_I2C1_Init+0x50>)
 8000e6a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000e6e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e70:	4b0a      	ldr	r3, [pc, #40]	; (8000e9c <MX_I2C1_Init+0x50>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000e76:	4b09      	ldr	r3, [pc, #36]	; (8000e9c <MX_I2C1_Init+0x50>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e7c:	4b07      	ldr	r3, [pc, #28]	; (8000e9c <MX_I2C1_Init+0x50>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e82:	4b06      	ldr	r3, [pc, #24]	; (8000e9c <MX_I2C1_Init+0x50>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e88:	4804      	ldr	r0, [pc, #16]	; (8000e9c <MX_I2C1_Init+0x50>)
 8000e8a:	f001 fe7d 	bl	8002b88 <HAL_I2C_Init>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d001      	beq.n	8000e98 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000e94:	f000 f913 	bl	80010be <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e98:	bf00      	nop
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	20000308 	.word	0x20000308
 8000ea0:	40005400 	.word	0x40005400
 8000ea4:	00061a80 	.word	0x00061a80

08000ea8 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000eac:	4b12      	ldr	r3, [pc, #72]	; (8000ef8 <MX_I2C2_Init+0x50>)
 8000eae:	4a13      	ldr	r2, [pc, #76]	; (8000efc <MX_I2C2_Init+0x54>)
 8000eb0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000eb2:	4b11      	ldr	r3, [pc, #68]	; (8000ef8 <MX_I2C2_Init+0x50>)
 8000eb4:	4a12      	ldr	r2, [pc, #72]	; (8000f00 <MX_I2C2_Init+0x58>)
 8000eb6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000eb8:	4b0f      	ldr	r3, [pc, #60]	; (8000ef8 <MX_I2C2_Init+0x50>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000ebe:	4b0e      	ldr	r3, [pc, #56]	; (8000ef8 <MX_I2C2_Init+0x50>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ec4:	4b0c      	ldr	r3, [pc, #48]	; (8000ef8 <MX_I2C2_Init+0x50>)
 8000ec6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000eca:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ecc:	4b0a      	ldr	r3, [pc, #40]	; (8000ef8 <MX_I2C2_Init+0x50>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000ed2:	4b09      	ldr	r3, [pc, #36]	; (8000ef8 <MX_I2C2_Init+0x50>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ed8:	4b07      	ldr	r3, [pc, #28]	; (8000ef8 <MX_I2C2_Init+0x50>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ede:	4b06      	ldr	r3, [pc, #24]	; (8000ef8 <MX_I2C2_Init+0x50>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000ee4:	4804      	ldr	r0, [pc, #16]	; (8000ef8 <MX_I2C2_Init+0x50>)
 8000ee6:	f001 fe4f 	bl	8002b88 <HAL_I2C_Init>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000ef0:	f000 f8e5 	bl	80010be <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000ef4:	bf00      	nop
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	2000035c 	.word	0x2000035c
 8000efc:	40005800 	.word	0x40005800
 8000f00:	000186a0 	.word	0x000186a0

08000f04 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b08a      	sub	sp, #40	; 0x28
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f0c:	f107 0318 	add.w	r3, r7, #24
 8000f10:	2200      	movs	r2, #0
 8000f12:	601a      	str	r2, [r3, #0]
 8000f14:	605a      	str	r2, [r3, #4]
 8000f16:	609a      	str	r2, [r3, #8]
 8000f18:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	4a2f      	ldr	r2, [pc, #188]	; (8000fdc <HAL_I2C_MspInit+0xd8>)
 8000f20:	4293      	cmp	r3, r2
 8000f22:	d12c      	bne.n	8000f7e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f24:	4b2e      	ldr	r3, [pc, #184]	; (8000fe0 <HAL_I2C_MspInit+0xdc>)
 8000f26:	699b      	ldr	r3, [r3, #24]
 8000f28:	4a2d      	ldr	r2, [pc, #180]	; (8000fe0 <HAL_I2C_MspInit+0xdc>)
 8000f2a:	f043 0308 	orr.w	r3, r3, #8
 8000f2e:	6193      	str	r3, [r2, #24]
 8000f30:	4b2b      	ldr	r3, [pc, #172]	; (8000fe0 <HAL_I2C_MspInit+0xdc>)
 8000f32:	699b      	ldr	r3, [r3, #24]
 8000f34:	f003 0308 	and.w	r3, r3, #8
 8000f38:	617b      	str	r3, [r7, #20]
 8000f3a:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = OLED_Pin|OLEDB7_Pin;
 8000f3c:	23c0      	movs	r3, #192	; 0xc0
 8000f3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f40:	2312      	movs	r3, #18
 8000f42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f44:	2303      	movs	r3, #3
 8000f46:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f48:	f107 0318 	add.w	r3, r7, #24
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	4825      	ldr	r0, [pc, #148]	; (8000fe4 <HAL_I2C_MspInit+0xe0>)
 8000f50:	f001 fc7e 	bl	8002850 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f54:	4b22      	ldr	r3, [pc, #136]	; (8000fe0 <HAL_I2C_MspInit+0xdc>)
 8000f56:	69db      	ldr	r3, [r3, #28]
 8000f58:	4a21      	ldr	r2, [pc, #132]	; (8000fe0 <HAL_I2C_MspInit+0xdc>)
 8000f5a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000f5e:	61d3      	str	r3, [r2, #28]
 8000f60:	4b1f      	ldr	r3, [pc, #124]	; (8000fe0 <HAL_I2C_MspInit+0xdc>)
 8000f62:	69db      	ldr	r3, [r3, #28]
 8000f64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f68:	613b      	str	r3, [r7, #16]
 8000f6a:	693b      	ldr	r3, [r7, #16]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	2100      	movs	r1, #0
 8000f70:	201f      	movs	r0, #31
 8000f72:	f001 fb7a 	bl	800266a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000f76:	201f      	movs	r0, #31
 8000f78:	f001 fb93 	bl	80026a2 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000f7c:	e029      	b.n	8000fd2 <HAL_I2C_MspInit+0xce>
  else if(i2cHandle->Instance==I2C2)
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	4a19      	ldr	r2, [pc, #100]	; (8000fe8 <HAL_I2C_MspInit+0xe4>)
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d124      	bne.n	8000fd2 <HAL_I2C_MspInit+0xce>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f88:	4b15      	ldr	r3, [pc, #84]	; (8000fe0 <HAL_I2C_MspInit+0xdc>)
 8000f8a:	699b      	ldr	r3, [r3, #24]
 8000f8c:	4a14      	ldr	r2, [pc, #80]	; (8000fe0 <HAL_I2C_MspInit+0xdc>)
 8000f8e:	f043 0308 	orr.w	r3, r3, #8
 8000f92:	6193      	str	r3, [r2, #24]
 8000f94:	4b12      	ldr	r3, [pc, #72]	; (8000fe0 <HAL_I2C_MspInit+0xdc>)
 8000f96:	699b      	ldr	r3, [r3, #24]
 8000f98:	f003 0308 	and.w	r3, r3, #8
 8000f9c:	60fb      	str	r3, [r7, #12]
 8000f9e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MPU_SCL_Pin|MPU_SDA_Pin;
 8000fa0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000fa4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fa6:	2312      	movs	r3, #18
 8000fa8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000faa:	2303      	movs	r3, #3
 8000fac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fae:	f107 0318 	add.w	r3, r7, #24
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	480b      	ldr	r0, [pc, #44]	; (8000fe4 <HAL_I2C_MspInit+0xe0>)
 8000fb6:	f001 fc4b 	bl	8002850 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000fba:	4b09      	ldr	r3, [pc, #36]	; (8000fe0 <HAL_I2C_MspInit+0xdc>)
 8000fbc:	69db      	ldr	r3, [r3, #28]
 8000fbe:	4a08      	ldr	r2, [pc, #32]	; (8000fe0 <HAL_I2C_MspInit+0xdc>)
 8000fc0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000fc4:	61d3      	str	r3, [r2, #28]
 8000fc6:	4b06      	ldr	r3, [pc, #24]	; (8000fe0 <HAL_I2C_MspInit+0xdc>)
 8000fc8:	69db      	ldr	r3, [r3, #28]
 8000fca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000fce:	60bb      	str	r3, [r7, #8]
 8000fd0:	68bb      	ldr	r3, [r7, #8]
}
 8000fd2:	bf00      	nop
 8000fd4:	3728      	adds	r7, #40	; 0x28
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	40005400 	.word	0x40005400
 8000fe0:	40021000 	.word	0x40021000
 8000fe4:	40010c00 	.word	0x40010c00
 8000fe8:	40005800 	.word	0x40005800

08000fec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ff0:	f001 f9f0 	bl	80023d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ff4:	f000 f81e 	bl	8001034 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ff8:	f7ff feb8 	bl	8000d6c <MX_GPIO_Init>
  MX_TIM2_Init();
 8000ffc:	f000 fee0 	bl	8001dc0 <MX_TIM2_Init>
  MX_I2C1_Init();
 8001000:	f7ff ff24 	bl	8000e4c <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001004:	f001 f8d8 	bl	80021b8 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8001008:	f000 ff2e 	bl	8001e68 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 800100c:	f001 f8fe 	bl	800220c <MX_USART2_UART_Init>
  MX_I2C2_Init();
 8001010:	f7ff ff4a 	bl	8000ea8 <MX_I2C2_Init>
  MX_SPI1_Init();
 8001014:	f000 fb84 	bl	8001720 <MX_SPI1_Init>
  MX_TIM4_Init();
 8001018:	f000 ff7a 	bl	8001f10 <MX_TIM4_Init>
  MX_TIM1_Init();
 800101c:	f000 fe40 	bl	8001ca0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_OC_Start_IT(&htim3, TIM_CHANNEL_1); //????定时超声波??障
 8001020:	2100      	movs	r1, #0
 8001022:	4803      	ldr	r0, [pc, #12]	; (8001030 <main+0x44>)
 8001024:	f004 faae 	bl	8005584 <HAL_TIM_OC_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    run_main();
 8001028:	f000 fafa 	bl	8001620 <run_main>
 800102c:	e7fc      	b.n	8001028 <main+0x3c>
 800102e:	bf00      	nop
 8001030:	2000076c 	.word	0x2000076c

08001034 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b090      	sub	sp, #64	; 0x40
 8001038:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800103a:	f107 0318 	add.w	r3, r7, #24
 800103e:	2228      	movs	r2, #40	; 0x28
 8001040:	2100      	movs	r1, #0
 8001042:	4618      	mov	r0, r3
 8001044:	f006 fb7e 	bl	8007744 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001048:	1d3b      	adds	r3, r7, #4
 800104a:	2200      	movs	r2, #0
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	605a      	str	r2, [r3, #4]
 8001050:	609a      	str	r2, [r3, #8]
 8001052:	60da      	str	r2, [r3, #12]
 8001054:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001056:	2301      	movs	r3, #1
 8001058:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800105a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800105e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001060:	2300      	movs	r3, #0
 8001062:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001064:	2301      	movs	r3, #1
 8001066:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001068:	2302      	movs	r3, #2
 800106a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800106c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001070:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001072:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001076:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001078:	f107 0318 	add.w	r3, r7, #24
 800107c:	4618      	mov	r0, r3
 800107e:	f003 fd93 	bl	8004ba8 <HAL_RCC_OscConfig>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001088:	f000 f819 	bl	80010be <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800108c:	230f      	movs	r3, #15
 800108e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001090:	2302      	movs	r3, #2
 8001092:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001094:	2300      	movs	r3, #0
 8001096:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001098:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800109c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800109e:	2300      	movs	r3, #0
 80010a0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010a2:	1d3b      	adds	r3, r7, #4
 80010a4:	2102      	movs	r1, #2
 80010a6:	4618      	mov	r0, r3
 80010a8:	f004 f800 	bl	80050ac <HAL_RCC_ClockConfig>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80010b2:	f000 f804 	bl	80010be <Error_Handler>
  }
}
 80010b6:	bf00      	nop
 80010b8:	3740      	adds	r7, #64	; 0x40
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}

080010be <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010be:	b480      	push	{r7}
 80010c0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010c2:	b672      	cpsid	i
}
 80010c4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010c6:	e7fe      	b.n	80010c6 <Error_Handler+0x8>

080010c8 <motor_incremental_pi>:
//                    +pid->ki * pid->inter
//                    +pid->kd*(pid->err - pid->err_last);
//    pid->err_last = pid->err;
//    return pid->actural_val;
//}
int motor_incremental_pi(PIDSTRUCT *pid, double now_v) {
 80010c8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80010cc:	b086      	sub	sp, #24
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	60f8      	str	r0, [r7, #12]
 80010d2:	e9c7 2300 	strd	r2, r3, [r7]
	int32_t tmp = pid->pwm;
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	689b      	ldr	r3, [r3, #8]
 80010da:	617b      	str	r3, [r7, #20]
	pid->err = pid->target_val - now_v;
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	e9d3 0100 	ldrd	r0, r1, [r3]
 80010e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80010e6:	f7ff f83f 	bl	8000168 <__aeabi_dsub>
 80010ea:	4602      	mov	r2, r0
 80010ec:	460b      	mov	r3, r1
 80010ee:	68f9      	ldr	r1, [r7, #12]
 80010f0:	e9c1 2304 	strd	r2, r3, [r1, #16]
	tmp +=pid->kp *(pid->err - pid->err_last)+
 80010f4:	6978      	ldr	r0, [r7, #20]
 80010f6:	f7ff f985 	bl	8000404 <__aeabi_i2d>
 80010fa:	4680      	mov	r8, r0
 80010fc:	4689      	mov	r9, r1
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001110:	f7ff f82a 	bl	8000168 <__aeabi_dsub>
 8001114:	4602      	mov	r2, r0
 8001116:	460b      	mov	r3, r1
 8001118:	4620      	mov	r0, r4
 800111a:	4629      	mov	r1, r5
 800111c:	f7ff f9dc 	bl	80004d8 <__aeabi_dmul>
 8001120:	4602      	mov	r2, r0
 8001122:	460b      	mov	r3, r1
 8001124:	4614      	mov	r4, r2
 8001126:	461d      	mov	r5, r3
				pid->ki * pid->err;
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001134:	f7ff f9d0 	bl	80004d8 <__aeabi_dmul>
 8001138:	4602      	mov	r2, r0
 800113a:	460b      	mov	r3, r1
	tmp +=pid->kp *(pid->err - pid->err_last)+
 800113c:	4620      	mov	r0, r4
 800113e:	4629      	mov	r1, r5
 8001140:	f7ff f814 	bl	800016c <__adddf3>
 8001144:	4602      	mov	r2, r0
 8001146:	460b      	mov	r3, r1
 8001148:	4640      	mov	r0, r8
 800114a:	4649      	mov	r1, r9
 800114c:	f7ff f80e 	bl	800016c <__adddf3>
 8001150:	4602      	mov	r2, r0
 8001152:	460b      	mov	r3, r1
 8001154:	4610      	mov	r0, r2
 8001156:	4619      	mov	r1, r3
 8001158:	f7ff fc6e 	bl	8000a38 <__aeabi_d2iz>
 800115c:	4603      	mov	r3, r0
 800115e:	617b      	str	r3, [r7, #20]
	pid->err_last = pid->err;
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001166:	68f9      	ldr	r1, [r7, #12]
 8001168:	e9c1 2306 	strd	r2, r3, [r1, #24]
	if(tmp > 65535) tmp = 65535;
 800116c:	697b      	ldr	r3, [r7, #20]
 800116e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001172:	db02      	blt.n	800117a <motor_incremental_pi+0xb2>
 8001174:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001178:	617b      	str	r3, [r7, #20]
	if(tmp < 0) tmp = 0;
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	2b00      	cmp	r3, #0
 800117e:	da01      	bge.n	8001184 <motor_incremental_pi+0xbc>
 8001180:	2300      	movs	r3, #0
 8001182:	617b      	str	r3, [r7, #20]
	printf("tar=%f\n", pid->target_val);
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800118a:	4806      	ldr	r0, [pc, #24]	; (80011a4 <motor_incremental_pi+0xdc>)
 800118c:	f007 f950 	bl	8008430 <iprintf>
	return pid->pwm = tmp;
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	697a      	ldr	r2, [r7, #20]
 8001194:	609a      	str	r2, [r3, #8]
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	689b      	ldr	r3, [r3, #8]
}
 800119a:	4618      	mov	r0, r3
 800119c:	3718      	adds	r7, #24
 800119e:	46bd      	mov	sp, r7
 80011a0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80011a4:	0800c184 	.word	0x0800c184

080011a8 <motor_turn_right>:
//    HAL_TIM_PWM_Stop_IT(&htim_encoder_r, TIM_CHANNEL_2);
    HAL_TIM_PWM_Stop_IT(&htim_pwm_r, TIM_CHANNEL_4);

    motor_mode = MOTOR_OFF;
}
void motor_turn_right(void) {
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
    L_F;
 80011ac:	2201      	movs	r2, #1
 80011ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011b2:	480b      	ldr	r0, [pc, #44]	; (80011e0 <motor_turn_right+0x38>)
 80011b4:	f001 fcd0 	bl	8002b58 <HAL_GPIO_WritePin>
 80011b8:	2200      	movs	r2, #0
 80011ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011be:	4809      	ldr	r0, [pc, #36]	; (80011e4 <motor_turn_right+0x3c>)
 80011c0:	f001 fcca 	bl	8002b58 <HAL_GPIO_WritePin>
    R_OFF;
 80011c4:	2200      	movs	r2, #0
 80011c6:	2108      	movs	r1, #8
 80011c8:	4806      	ldr	r0, [pc, #24]	; (80011e4 <motor_turn_right+0x3c>)
 80011ca:	f001 fcc5 	bl	8002b58 <HAL_GPIO_WritePin>
 80011ce:	2200      	movs	r2, #0
 80011d0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011d4:	4803      	ldr	r0, [pc, #12]	; (80011e4 <motor_turn_right+0x3c>)
 80011d6:	f001 fcbf 	bl	8002b58 <HAL_GPIO_WritePin>
    return;
 80011da:	bf00      	nop
}
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	40010800 	.word	0x40010800
 80011e4:	40010c00 	.word	0x40010c00

080011e8 <motor_turn_left>:
void motor_turn_left(void){
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
    L_OFF;
 80011ec:	2200      	movs	r2, #0
 80011ee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011f2:	480b      	ldr	r0, [pc, #44]	; (8001220 <motor_turn_left+0x38>)
 80011f4:	f001 fcb0 	bl	8002b58 <HAL_GPIO_WritePin>
 80011f8:	2200      	movs	r2, #0
 80011fa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011fe:	4809      	ldr	r0, [pc, #36]	; (8001224 <motor_turn_left+0x3c>)
 8001200:	f001 fcaa 	bl	8002b58 <HAL_GPIO_WritePin>
    R_F;
 8001204:	2201      	movs	r2, #1
 8001206:	2108      	movs	r1, #8
 8001208:	4806      	ldr	r0, [pc, #24]	; (8001224 <motor_turn_left+0x3c>)
 800120a:	f001 fca5 	bl	8002b58 <HAL_GPIO_WritePin>
 800120e:	2200      	movs	r2, #0
 8001210:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001214:	4803      	ldr	r0, [pc, #12]	; (8001224 <motor_turn_left+0x3c>)
 8001216:	f001 fc9f 	bl	8002b58 <HAL_GPIO_WritePin>
    return;
 800121a:	bf00      	nop
}
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	40010800 	.word	0x40010800
 8001224:	40010c00 	.word	0x40010c00

08001228 <motor_turn_pause>:
void motor_turn_pause(void) {
 8001228:	b580      	push	{r7, lr}
 800122a:	af00      	add	r7, sp, #0
	motor_mode = MOTOR_OFF;
 800122c:	4b15      	ldr	r3, [pc, #84]	; (8001284 <motor_turn_pause+0x5c>)
 800122e:	2200      	movs	r2, #0
 8001230:	601a      	str	r2, [r3, #0]
    HAL_TIM_Encoder_Stop_IT(&htim_encoder_l, TIM_CHANNEL_ALL);
 8001232:	213c      	movs	r1, #60	; 0x3c
 8001234:	4814      	ldr	r0, [pc, #80]	; (8001288 <motor_turn_pause+0x60>)
 8001236:	f004 fdbf 	bl	8005db8 <HAL_TIM_Encoder_Stop_IT>
    HAL_TIM_PWM_Stop_IT(&htim_pwm_l, TIM_CHANNEL_3);
 800123a:	2108      	movs	r1, #8
 800123c:	4813      	ldr	r0, [pc, #76]	; (800128c <motor_turn_pause+0x64>)
 800123e:	f004 fbc1 	bl	80059c4 <HAL_TIM_PWM_Stop_IT>

    HAL_TIM_Encoder_Stop_IT(&htim_encoder_r, TIM_CHANNEL_ALL);
 8001242:	213c      	movs	r1, #60	; 0x3c
 8001244:	4812      	ldr	r0, [pc, #72]	; (8001290 <motor_turn_pause+0x68>)
 8001246:	f004 fdb7 	bl	8005db8 <HAL_TIM_Encoder_Stop_IT>
    HAL_TIM_PWM_Stop_IT(&htim_pwm_r, TIM_CHANNEL_4);
 800124a:	210c      	movs	r1, #12
 800124c:	480f      	ldr	r0, [pc, #60]	; (800128c <motor_turn_pause+0x64>)
 800124e:	f004 fbb9 	bl	80059c4 <HAL_TIM_PWM_Stop_IT>

    L_OFF;
 8001252:	2200      	movs	r2, #0
 8001254:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001258:	480e      	ldr	r0, [pc, #56]	; (8001294 <motor_turn_pause+0x6c>)
 800125a:	f001 fc7d 	bl	8002b58 <HAL_GPIO_WritePin>
 800125e:	2200      	movs	r2, #0
 8001260:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001264:	480c      	ldr	r0, [pc, #48]	; (8001298 <motor_turn_pause+0x70>)
 8001266:	f001 fc77 	bl	8002b58 <HAL_GPIO_WritePin>
    R_OFF;
 800126a:	2200      	movs	r2, #0
 800126c:	2108      	movs	r1, #8
 800126e:	480a      	ldr	r0, [pc, #40]	; (8001298 <motor_turn_pause+0x70>)
 8001270:	f001 fc72 	bl	8002b58 <HAL_GPIO_WritePin>
 8001274:	2200      	movs	r2, #0
 8001276:	f44f 7180 	mov.w	r1, #256	; 0x100
 800127a:	4807      	ldr	r0, [pc, #28]	; (8001298 <motor_turn_pause+0x70>)
 800127c:	f001 fc6c 	bl	8002b58 <HAL_GPIO_WritePin>
    return;
 8001280:	bf00      	nop
}
 8001282:	bd80      	pop	{r7, pc}
 8001284:	200003b0 	.word	0x200003b0
 8001288:	20000724 	.word	0x20000724
 800128c:	200006dc 	.word	0x200006dc
 8001290:	2000076c 	.word	0x2000076c
 8001294:	40010800 	.word	0x40010800
 8001298:	40010c00 	.word	0x40010c00

0800129c <motor_turn_resume>:
void motor_turn_resume(void) {
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
    HAL_TIM_Encoder_Start_IT(&htim_encoder_l, TIM_CHANNEL_ALL);
 80012a0:	213c      	movs	r1, #60	; 0x3c
 80012a2:	4817      	ldr	r0, [pc, #92]	; (8001300 <motor_turn_resume+0x64>)
 80012a4:	f004 fcda 	bl	8005c5c <HAL_TIM_Encoder_Start_IT>
    HAL_TIM_PWM_Start_IT(&htim_pwm_l, TIM_CHANNEL_3);
 80012a8:	2108      	movs	r1, #8
 80012aa:	4816      	ldr	r0, [pc, #88]	; (8001304 <motor_turn_resume+0x68>)
 80012ac:	f004 faa2 	bl	80057f4 <HAL_TIM_PWM_Start_IT>

    HAL_TIM_Encoder_Start_IT(&htim_encoder_r, TIM_CHANNEL_ALL);
 80012b0:	213c      	movs	r1, #60	; 0x3c
 80012b2:	4815      	ldr	r0, [pc, #84]	; (8001308 <motor_turn_resume+0x6c>)
 80012b4:	f004 fcd2 	bl	8005c5c <HAL_TIM_Encoder_Start_IT>
    HAL_TIM_PWM_Start_IT(&htim_pwm_r, TIM_CHANNEL_4);
 80012b8:	210c      	movs	r1, #12
 80012ba:	4812      	ldr	r0, [pc, #72]	; (8001304 <motor_turn_resume+0x68>)
 80012bc:	f004 fa9a 	bl	80057f4 <HAL_TIM_PWM_Start_IT>
    L_F;
 80012c0:	2201      	movs	r2, #1
 80012c2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012c6:	4811      	ldr	r0, [pc, #68]	; (800130c <motor_turn_resume+0x70>)
 80012c8:	f001 fc46 	bl	8002b58 <HAL_GPIO_WritePin>
 80012cc:	2200      	movs	r2, #0
 80012ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012d2:	480f      	ldr	r0, [pc, #60]	; (8001310 <motor_turn_resume+0x74>)
 80012d4:	f001 fc40 	bl	8002b58 <HAL_GPIO_WritePin>
    R_F;
 80012d8:	2201      	movs	r2, #1
 80012da:	2108      	movs	r1, #8
 80012dc:	480c      	ldr	r0, [pc, #48]	; (8001310 <motor_turn_resume+0x74>)
 80012de:	f001 fc3b 	bl	8002b58 <HAL_GPIO_WritePin>
 80012e2:	2200      	movs	r2, #0
 80012e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012e8:	4809      	ldr	r0, [pc, #36]	; (8001310 <motor_turn_resume+0x74>)
 80012ea:	f001 fc35 	bl	8002b58 <HAL_GPIO_WritePin>
    HAL_Delay(2000); // wait motor to resume
 80012ee:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80012f2:	f001 f8bf 	bl	8002474 <HAL_Delay>
    motor_mode = MOTOR_ON;
 80012f6:	4b07      	ldr	r3, [pc, #28]	; (8001314 <motor_turn_resume+0x78>)
 80012f8:	2201      	movs	r2, #1
 80012fa:	601a      	str	r2, [r3, #0]
    return;
 80012fc:	bf00      	nop
}
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20000724 	.word	0x20000724
 8001304:	200006dc 	.word	0x200006dc
 8001308:	2000076c 	.word	0x2000076c
 800130c:	40010800 	.word	0x40010800
 8001310:	40010c00 	.word	0x40010c00
 8001314:	200003b0 	.word	0x200003b0

08001318 <motor_turn_forward>:
void motor_turn_off(void) {
   PID_DeInit();
}
void motor_turn_forward(void) {
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
    L_F;
 800131c:	2201      	movs	r2, #1
 800131e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001322:	480b      	ldr	r0, [pc, #44]	; (8001350 <motor_turn_forward+0x38>)
 8001324:	f001 fc18 	bl	8002b58 <HAL_GPIO_WritePin>
 8001328:	2200      	movs	r2, #0
 800132a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800132e:	4809      	ldr	r0, [pc, #36]	; (8001354 <motor_turn_forward+0x3c>)
 8001330:	f001 fc12 	bl	8002b58 <HAL_GPIO_WritePin>
    R_F;
 8001334:	2201      	movs	r2, #1
 8001336:	2108      	movs	r1, #8
 8001338:	4806      	ldr	r0, [pc, #24]	; (8001354 <motor_turn_forward+0x3c>)
 800133a:	f001 fc0d 	bl	8002b58 <HAL_GPIO_WritePin>
 800133e:	2200      	movs	r2, #0
 8001340:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001344:	4803      	ldr	r0, [pc, #12]	; (8001354 <motor_turn_forward+0x3c>)
 8001346:	f001 fc07 	bl	8002b58 <HAL_GPIO_WritePin>
    return;
 800134a:	bf00      	nop
}
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	40010800 	.word	0x40010800
 8001354:	40010c00 	.word	0x40010c00

08001358 <motor_turn_backward>:
void motor_turn_backward(void) {
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
    L_B;
 800135c:	2200      	movs	r2, #0
 800135e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001362:	480b      	ldr	r0, [pc, #44]	; (8001390 <motor_turn_backward+0x38>)
 8001364:	f001 fbf8 	bl	8002b58 <HAL_GPIO_WritePin>
 8001368:	2201      	movs	r2, #1
 800136a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800136e:	4809      	ldr	r0, [pc, #36]	; (8001394 <motor_turn_backward+0x3c>)
 8001370:	f001 fbf2 	bl	8002b58 <HAL_GPIO_WritePin>
    R_B;
 8001374:	2200      	movs	r2, #0
 8001376:	2108      	movs	r1, #8
 8001378:	4806      	ldr	r0, [pc, #24]	; (8001394 <motor_turn_backward+0x3c>)
 800137a:	f001 fbed 	bl	8002b58 <HAL_GPIO_WritePin>
 800137e:	2201      	movs	r2, #1
 8001380:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001384:	4803      	ldr	r0, [pc, #12]	; (8001394 <motor_turn_backward+0x3c>)
 8001386:	f001 fbe7 	bl	8002b58 <HAL_GPIO_WritePin>
    return;
 800138a:	bf00      	nop
}
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	40010800 	.word	0x40010800
 8001394:	40010c00 	.word	0x40010c00

08001398 <motor_turn_tleft>:
void motor_turn_tleft(void){
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
	L_B;
 800139c:	2200      	movs	r2, #0
 800139e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013a2:	480b      	ldr	r0, [pc, #44]	; (80013d0 <motor_turn_tleft+0x38>)
 80013a4:	f001 fbd8 	bl	8002b58 <HAL_GPIO_WritePin>
 80013a8:	2201      	movs	r2, #1
 80013aa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013ae:	4809      	ldr	r0, [pc, #36]	; (80013d4 <motor_turn_tleft+0x3c>)
 80013b0:	f001 fbd2 	bl	8002b58 <HAL_GPIO_WritePin>
	R_F;
 80013b4:	2201      	movs	r2, #1
 80013b6:	2108      	movs	r1, #8
 80013b8:	4806      	ldr	r0, [pc, #24]	; (80013d4 <motor_turn_tleft+0x3c>)
 80013ba:	f001 fbcd 	bl	8002b58 <HAL_GPIO_WritePin>
 80013be:	2200      	movs	r2, #0
 80013c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013c4:	4803      	ldr	r0, [pc, #12]	; (80013d4 <motor_turn_tleft+0x3c>)
 80013c6:	f001 fbc7 	bl	8002b58 <HAL_GPIO_WritePin>
}
 80013ca:	bf00      	nop
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	40010800 	.word	0x40010800
 80013d4:	40010c00 	.word	0x40010c00

080013d8 <motor_turn_tright>:
void motor_turn_tright(void){
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
	L_F;
 80013dc:	2201      	movs	r2, #1
 80013de:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013e2:	480b      	ldr	r0, [pc, #44]	; (8001410 <motor_turn_tright+0x38>)
 80013e4:	f001 fbb8 	bl	8002b58 <HAL_GPIO_WritePin>
 80013e8:	2200      	movs	r2, #0
 80013ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013ee:	4809      	ldr	r0, [pc, #36]	; (8001414 <motor_turn_tright+0x3c>)
 80013f0:	f001 fbb2 	bl	8002b58 <HAL_GPIO_WritePin>
	R_B;
 80013f4:	2200      	movs	r2, #0
 80013f6:	2108      	movs	r1, #8
 80013f8:	4806      	ldr	r0, [pc, #24]	; (8001414 <motor_turn_tright+0x3c>)
 80013fa:	f001 fbad 	bl	8002b58 <HAL_GPIO_WritePin>
 80013fe:	2201      	movs	r2, #1
 8001400:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001404:	4803      	ldr	r0, [pc, #12]	; (8001414 <motor_turn_tright+0x3c>)
 8001406:	f001 fba7 	bl	8002b58 <HAL_GPIO_WritePin>
}
 800140a:	bf00      	nop
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	40010800 	.word	0x40010800
 8001414:	40010c00 	.word	0x40010c00

08001418 <OLED_Write_Command>:
#include"run_main.h"
#include"oledfont.h"
#define OLED_DEVICE_ADDRESS 0x78
#define OLED_CMD  0
#define OLED_DATA  1
void OLED_Write_Command(unsigned char com) {
 8001418:	b580      	push	{r7, lr}
 800141a:	b086      	sub	sp, #24
 800141c:	af04      	add	r7, sp, #16
 800141e:	4603      	mov	r3, r0
 8001420:	71fb      	strb	r3, [r7, #7]
    if(HAL_I2C_Mem_Write(&hi2c_oled, OLED_DEVICE_ADDRESS, 0x00, I2C_MEMADD_SIZE_8BIT, &com, 1, 1) != HAL_OK) {
 8001422:	2301      	movs	r3, #1
 8001424:	9302      	str	r3, [sp, #8]
 8001426:	2301      	movs	r3, #1
 8001428:	9301      	str	r3, [sp, #4]
 800142a:	1dfb      	adds	r3, r7, #7
 800142c:	9300      	str	r3, [sp, #0]
 800142e:	2301      	movs	r3, #1
 8001430:	2200      	movs	r2, #0
 8001432:	2178      	movs	r1, #120	; 0x78
 8001434:	4806      	ldr	r0, [pc, #24]	; (8001450 <OLED_Write_Command+0x38>)
 8001436:	f001 fceb 	bl	8002e10 <HAL_I2C_Mem_Write>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d002      	beq.n	8001446 <OLED_Write_Command+0x2e>
        printf("OLED write command error Timeout");
 8001440:	4804      	ldr	r0, [pc, #16]	; (8001454 <OLED_Write_Command+0x3c>)
 8001442:	f006 fff5 	bl	8008430 <iprintf>
    }
}
 8001446:	bf00      	nop
 8001448:	3708      	adds	r7, #8
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	20000308 	.word	0x20000308
 8001454:	0800c18c 	.word	0x0800c18c

08001458 <OLED_Write_Data>:
void OLED_Write_Data(uint8_t data) {
 8001458:	b580      	push	{r7, lr}
 800145a:	b086      	sub	sp, #24
 800145c:	af04      	add	r7, sp, #16
 800145e:	4603      	mov	r3, r0
 8001460:	71fb      	strb	r3, [r7, #7]
    if(HAL_I2C_Mem_Write(&hi2c_oled, OLED_DEVICE_ADDRESS, 0x40, I2C_MEMADD_SIZE_8BIT, &data, 1, 1) != HAL_OK) {
 8001462:	2301      	movs	r3, #1
 8001464:	9302      	str	r3, [sp, #8]
 8001466:	2301      	movs	r3, #1
 8001468:	9301      	str	r3, [sp, #4]
 800146a:	1dfb      	adds	r3, r7, #7
 800146c:	9300      	str	r3, [sp, #0]
 800146e:	2301      	movs	r3, #1
 8001470:	2240      	movs	r2, #64	; 0x40
 8001472:	2178      	movs	r1, #120	; 0x78
 8001474:	4806      	ldr	r0, [pc, #24]	; (8001490 <OLED_Write_Data+0x38>)
 8001476:	f001 fccb 	bl	8002e10 <HAL_I2C_Mem_Write>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d002      	beq.n	8001486 <OLED_Write_Data+0x2e>
        printf("OLED write command TImeout");
 8001480:	4804      	ldr	r0, [pc, #16]	; (8001494 <OLED_Write_Data+0x3c>)
 8001482:	f006 ffd5 	bl	8008430 <iprintf>
    }
}
 8001486:	bf00      	nop
 8001488:	3708      	adds	r7, #8
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	20000308 	.word	0x20000308
 8001494:	0800c1b0 	.word	0x0800c1b0

08001498 <OLED_Write>:
void OLED_Write(uint8_t data, int type) {
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	4603      	mov	r3, r0
 80014a0:	6039      	str	r1, [r7, #0]
 80014a2:	71fb      	strb	r3, [r7, #7]
    switch(type){
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d003      	beq.n	80014b2 <OLED_Write+0x1a>
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	2b01      	cmp	r3, #1
 80014ae:	d005      	beq.n	80014bc <OLED_Write+0x24>
            break;
        case OLED_DATA:
            OLED_Write_Data(data);
            break;
    }
}
 80014b0:	e009      	b.n	80014c6 <OLED_Write+0x2e>
            OLED_Write_Command(data);
 80014b2:	79fb      	ldrb	r3, [r7, #7]
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff ffaf 	bl	8001418 <OLED_Write_Command>
            break;
 80014ba:	e004      	b.n	80014c6 <OLED_Write+0x2e>
            OLED_Write_Data(data);
 80014bc:	79fb      	ldrb	r3, [r7, #7]
 80014be:	4618      	mov	r0, r3
 80014c0:	f7ff ffca 	bl	8001458 <OLED_Write_Data>
            break;
 80014c4:	bf00      	nop
}
 80014c6:	bf00      	nop
 80014c8:	3708      	adds	r7, #8
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}

080014ce <OLED_Clear>:
    OLED_Write(0x8D, OLED_CMD); //set dcdc
    OLED_Write(0x10, OLED_CMD); //dcdc off
    OLED_Write(0xAE, OLED_CMD); //display off
}

void OLED_Clear(void) {
 80014ce:	b580      	push	{r7, lr}
 80014d0:	b082      	sub	sp, #8
 80014d2:	af00      	add	r7, sp, #0
    uint8_t i, n;
    for(i = 0; i < 8; ++i) {
 80014d4:	2300      	movs	r3, #0
 80014d6:	71fb      	strb	r3, [r7, #7]
 80014d8:	e01f      	b.n	800151a <OLED_Clear+0x4c>
        OLED_Write(0xb0 + i, OLED_CMD); //set page
 80014da:	79fb      	ldrb	r3, [r7, #7]
 80014dc:	3b50      	subs	r3, #80	; 0x50
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	2100      	movs	r1, #0
 80014e2:	4618      	mov	r0, r3
 80014e4:	f7ff ffd8 	bl	8001498 <OLED_Write>
        OLED_Write(0x00, OLED_CMD);  //lower nibble column address
 80014e8:	2100      	movs	r1, #0
 80014ea:	2000      	movs	r0, #0
 80014ec:	f7ff ffd4 	bl	8001498 <OLED_Write>
        OLED_Write(0x10, OLED_CMD); // higher nibble column address
 80014f0:	2100      	movs	r1, #0
 80014f2:	2010      	movs	r0, #16
 80014f4:	f7ff ffd0 	bl	8001498 <OLED_Write>
        for(n = 0; n< 128; ++n) {
 80014f8:	2300      	movs	r3, #0
 80014fa:	71bb      	strb	r3, [r7, #6]
 80014fc:	e006      	b.n	800150c <OLED_Clear+0x3e>
            OLED_Write(0, OLED_DATA);
 80014fe:	2101      	movs	r1, #1
 8001500:	2000      	movs	r0, #0
 8001502:	f7ff ffc9 	bl	8001498 <OLED_Write>
        for(n = 0; n< 128; ++n) {
 8001506:	79bb      	ldrb	r3, [r7, #6]
 8001508:	3301      	adds	r3, #1
 800150a:	71bb      	strb	r3, [r7, #6]
 800150c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001510:	2b00      	cmp	r3, #0
 8001512:	daf4      	bge.n	80014fe <OLED_Clear+0x30>
    for(i = 0; i < 8; ++i) {
 8001514:	79fb      	ldrb	r3, [r7, #7]
 8001516:	3301      	adds	r3, #1
 8001518:	71fb      	strb	r3, [r7, #7]
 800151a:	79fb      	ldrb	r3, [r7, #7]
 800151c:	2b07      	cmp	r3, #7
 800151e:	d9dc      	bls.n	80014da <OLED_Clear+0xc>
        }
    }
}
 8001520:	bf00      	nop
 8001522:	bf00      	nop
 8001524:	3708      	adds	r7, #8
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
	...

0800152c <OLED_Init>:
        for(y = y0; y < y1; ++y) {
            OLED_Write(src[j++], OLED_DATA);
        }
    }
}
void OLED_Init() {
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
    HAL_Delay(800);
 8001530:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001534:	f000 ff9e 	bl	8002474 <HAL_Delay>
    HAL_I2C_Init(&hi2c_oled);
 8001538:	4838      	ldr	r0, [pc, #224]	; (800161c <OLED_Init+0xf0>)
 800153a:	f001 fb25 	bl	8002b88 <HAL_I2C_Init>
    OLED_Write(0xAE,OLED_CMD);//--display off
 800153e:	2100      	movs	r1, #0
 8001540:	20ae      	movs	r0, #174	; 0xae
 8001542:	f7ff ffa9 	bl	8001498 <OLED_Write>
	OLED_Write(0x00,OLED_CMD);//---set low column address
 8001546:	2100      	movs	r1, #0
 8001548:	2000      	movs	r0, #0
 800154a:	f7ff ffa5 	bl	8001498 <OLED_Write>
	OLED_Write(0x10,OLED_CMD);//---set high column address
 800154e:	2100      	movs	r1, #0
 8001550:	2010      	movs	r0, #16
 8001552:	f7ff ffa1 	bl	8001498 <OLED_Write>
	OLED_Write(0x40,OLED_CMD);//--set start line address  
 8001556:	2100      	movs	r1, #0
 8001558:	2040      	movs	r0, #64	; 0x40
 800155a:	f7ff ff9d 	bl	8001498 <OLED_Write>
	OLED_Write(0xB0,OLED_CMD);//--set page address
 800155e:	2100      	movs	r1, #0
 8001560:	20b0      	movs	r0, #176	; 0xb0
 8001562:	f7ff ff99 	bl	8001498 <OLED_Write>
	OLED_Write(0x81,OLED_CMD); // contract control
 8001566:	2100      	movs	r1, #0
 8001568:	2081      	movs	r0, #129	; 0x81
 800156a:	f7ff ff95 	bl	8001498 <OLED_Write>
	OLED_Write(0xFF,OLED_CMD);//--128   
 800156e:	2100      	movs	r1, #0
 8001570:	20ff      	movs	r0, #255	; 0xff
 8001572:	f7ff ff91 	bl	8001498 <OLED_Write>
	OLED_Write(0xA1,OLED_CMD);//set segment remap 
 8001576:	2100      	movs	r1, #0
 8001578:	20a1      	movs	r0, #161	; 0xa1
 800157a:	f7ff ff8d 	bl	8001498 <OLED_Write>
	OLED_Write(0xA6,OLED_CMD);//--normal / reverse
 800157e:	2100      	movs	r1, #0
 8001580:	20a6      	movs	r0, #166	; 0xa6
 8001582:	f7ff ff89 	bl	8001498 <OLED_Write>
	OLED_Write(0xA8,OLED_CMD);//--set multiplex ratio(1 to 64)
 8001586:	2100      	movs	r1, #0
 8001588:	20a8      	movs	r0, #168	; 0xa8
 800158a:	f7ff ff85 	bl	8001498 <OLED_Write>
	OLED_Write(0x3F,OLED_CMD);//--1/32 duty
 800158e:	2100      	movs	r1, #0
 8001590:	203f      	movs	r0, #63	; 0x3f
 8001592:	f7ff ff81 	bl	8001498 <OLED_Write>
	OLED_Write(0xC8,OLED_CMD);//Com scan direction
 8001596:	2100      	movs	r1, #0
 8001598:	20c8      	movs	r0, #200	; 0xc8
 800159a:	f7ff ff7d 	bl	8001498 <OLED_Write>
	OLED_Write(0xD3,OLED_CMD);//-set display offset
 800159e:	2100      	movs	r1, #0
 80015a0:	20d3      	movs	r0, #211	; 0xd3
 80015a2:	f7ff ff79 	bl	8001498 <OLED_Write>
	OLED_Write(0x00,OLED_CMD);//
 80015a6:	2100      	movs	r1, #0
 80015a8:	2000      	movs	r0, #0
 80015aa:	f7ff ff75 	bl	8001498 <OLED_Write>
	
	OLED_Write(0xD5,OLED_CMD);//set osc division
 80015ae:	2100      	movs	r1, #0
 80015b0:	20d5      	movs	r0, #213	; 0xd5
 80015b2:	f7ff ff71 	bl	8001498 <OLED_Write>
	OLED_Write(0x80,OLED_CMD);//
 80015b6:	2100      	movs	r1, #0
 80015b8:	2080      	movs	r0, #128	; 0x80
 80015ba:	f7ff ff6d 	bl	8001498 <OLED_Write>
	
	OLED_Write(0xD8,OLED_CMD);//set area color mode off
 80015be:	2100      	movs	r1, #0
 80015c0:	20d8      	movs	r0, #216	; 0xd8
 80015c2:	f7ff ff69 	bl	8001498 <OLED_Write>
	OLED_Write(0x05,OLED_CMD);//
 80015c6:	2100      	movs	r1, #0
 80015c8:	2005      	movs	r0, #5
 80015ca:	f7ff ff65 	bl	8001498 <OLED_Write>
	
	OLED_Write(0xD9,OLED_CMD);//Set Pre-Charge Period
 80015ce:	2100      	movs	r1, #0
 80015d0:	20d9      	movs	r0, #217	; 0xd9
 80015d2:	f7ff ff61 	bl	8001498 <OLED_Write>
	OLED_Write(0xF1,OLED_CMD);//
 80015d6:	2100      	movs	r1, #0
 80015d8:	20f1      	movs	r0, #241	; 0xf1
 80015da:	f7ff ff5d 	bl	8001498 <OLED_Write>
	
	OLED_Write(0xDA,OLED_CMD);//set com pin configuartion
 80015de:	2100      	movs	r1, #0
 80015e0:	20da      	movs	r0, #218	; 0xda
 80015e2:	f7ff ff59 	bl	8001498 <OLED_Write>
	OLED_Write(0x12,OLED_CMD);//
 80015e6:	2100      	movs	r1, #0
 80015e8:	2012      	movs	r0, #18
 80015ea:	f7ff ff55 	bl	8001498 <OLED_Write>
	
	OLED_Write(0xDB,OLED_CMD);//set Vcomh
 80015ee:	2100      	movs	r1, #0
 80015f0:	20db      	movs	r0, #219	; 0xdb
 80015f2:	f7ff ff51 	bl	8001498 <OLED_Write>
	OLED_Write(0x30,OLED_CMD);//
 80015f6:	2100      	movs	r1, #0
 80015f8:	2030      	movs	r0, #48	; 0x30
 80015fa:	f7ff ff4d 	bl	8001498 <OLED_Write>
	
	OLED_Write(0x8D,OLED_CMD);//set charge pump enable
 80015fe:	2100      	movs	r1, #0
 8001600:	208d      	movs	r0, #141	; 0x8d
 8001602:	f7ff ff49 	bl	8001498 <OLED_Write>
	OLED_Write(0x14,OLED_CMD);//
 8001606:	2100      	movs	r1, #0
 8001608:	2014      	movs	r0, #20
 800160a:	f7ff ff45 	bl	8001498 <OLED_Write>
	
	OLED_Write(0xAF,OLED_CMD);//--turn on oled panel
 800160e:	2100      	movs	r1, #0
 8001610:	20af      	movs	r0, #175	; 0xaf
 8001612:	f7ff ff41 	bl	8001498 <OLED_Write>
    // int i, j;
    // for(i=0;i<8;++i)
    //     for(j=0;j<128;++j)
    //         OLED_Write_Data(0);
 8001616:	bf00      	nop
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	20000308 	.word	0x20000308

08001620 <run_main>:
 * 1:manual control
 * 2:line follower
 * 3:obstacle dodge
 *
 * */
int run_main(void) {
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
	uart_init();
 8001624:	f000 f812 	bl	800164c <uart_init>
    OLED_Init();
 8001628:	f7ff ff80 	bl	800152c <OLED_Init>
    OLED_Clear();
 800162c:	f7ff ff4f 	bl	80014ce <OLED_Clear>
    while(1) {
    	if(protool_newline == 1) {
 8001630:	4b04      	ldr	r3, [pc, #16]	; (8001644 <run_main+0x24>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	2b01      	cmp	r3, #1
 8001636:	d101      	bne.n	800163c <run_main+0x1c>
    		protool_deal();
 8001638:	f7ff fb0a 	bl	8000c50 <protool_deal>
    	}
    	switch(global_mode) {
 800163c:	4b02      	ldr	r3, [pc, #8]	; (8001648 <run_main+0x28>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	2b00      	cmp	r3, #0
    	if(protool_newline == 1) {
 8001642:	e7f5      	b.n	8001630 <run_main+0x10>
 8001644:	20000304 	.word	0x20000304
 8001648:	20000468 	.word	0x20000468

0800164c <uart_init>:



/* Base part2 */
extern uint8_t uart1_ch;
void uart_init(void) {
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&IO_UART1, &uart1_ch, 1);
 8001650:	2201      	movs	r2, #1
 8001652:	4903      	ldr	r1, [pc, #12]	; (8001660 <uart_init+0x14>)
 8001654:	4803      	ldr	r0, [pc, #12]	; (8001664 <uart_init+0x18>)
 8001656:	f005 fbf9 	bl	8006e4c <HAL_UART_Receive_IT>
}
 800165a:	bf00      	nop
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	20000570 	.word	0x20000570
 8001664:	200007fc 	.word	0x200007fc

08001668 <_read>:
#ifdef GNU_TO_UART
#undef errno
extern int errno;
int _read(int file, char *data, int len)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b086      	sub	sp, #24
 800166c:	af00      	add	r7, sp, #0
 800166e:	60f8      	str	r0, [r7, #12]
 8001670:	60b9      	str	r1, [r7, #8]
 8001672:	607a      	str	r2, [r7, #4]
    int bytes_read;

    if (file != STDIN_FILENO)
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d005      	beq.n	8001686 <_read+0x1e>
    {
        errno = EBADF;
 800167a:	4b0f      	ldr	r3, [pc, #60]	; (80016b8 <_read+0x50>)
 800167c:	2209      	movs	r2, #9
 800167e:	601a      	str	r2, [r3, #0]
        return -1;
 8001680:	f04f 33ff 	mov.w	r3, #4294967295
 8001684:	e014      	b.n	80016b0 <_read+0x48>
    }

    for (bytes_read = 0; bytes_read < len; bytes_read++)
 8001686:	2300      	movs	r3, #0
 8001688:	617b      	str	r3, [r7, #20]
 800168a:	e00c      	b.n	80016a6 <_read+0x3e>
    {
        //*data = (char) UART_RxBlocking();
        data++;
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	3301      	adds	r3, #1
 8001690:	60bb      	str	r3, [r7, #8]
	      HAL_UART_Receive(&IO_UART1, (uint8_t *)data, 1, 1000);	
 8001692:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001696:	2201      	movs	r2, #1
 8001698:	68b9      	ldr	r1, [r7, #8]
 800169a:	4808      	ldr	r0, [pc, #32]	; (80016bc <_read+0x54>)
 800169c:	f005 fb34 	bl	8006d08 <HAL_UART_Receive>
    for (bytes_read = 0; bytes_read < len; bytes_read++)
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	3301      	adds	r3, #1
 80016a4:	617b      	str	r3, [r7, #20]
 80016a6:	697a      	ldr	r2, [r7, #20]
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	429a      	cmp	r2, r3
 80016ac:	dbee      	blt.n	800168c <_read+0x24>
        //data++;
    }

    return bytes_read;
 80016ae:	697b      	ldr	r3, [r7, #20]
}
 80016b0:	4618      	mov	r0, r3
 80016b2:	3718      	adds	r7, #24
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	20000888 	.word	0x20000888
 80016bc:	200007fc 	.word	0x200007fc

080016c0 <_write>:
int _write(int file, char *data, int len)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b086      	sub	sp, #24
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	60f8      	str	r0, [r7, #12]
 80016c8:	60b9      	str	r1, [r7, #8]
 80016ca:	607a      	str	r2, [r7, #4]
    int bytes_written;

    if ((file != STDOUT_FILENO) && (file != STDERR_FILENO))
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	2b01      	cmp	r3, #1
 80016d0:	d008      	beq.n	80016e4 <_write+0x24>
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	2b02      	cmp	r3, #2
 80016d6:	d005      	beq.n	80016e4 <_write+0x24>
    {
        errno = EBADF;
 80016d8:	4b0f      	ldr	r3, [pc, #60]	; (8001718 <_write+0x58>)
 80016da:	2209      	movs	r2, #9
 80016dc:	601a      	str	r2, [r3, #0]
        return -1;
 80016de:	f04f 33ff 	mov.w	r3, #4294967295
 80016e2:	e014      	b.n	800170e <_write+0x4e>
    }

    for (bytes_written = 0; bytes_written < len; bytes_written++)
 80016e4:	2300      	movs	r3, #0
 80016e6:	617b      	str	r3, [r7, #20]
 80016e8:	e00c      	b.n	8001704 <_write+0x44>
    {
        //UART_TxBlocking(*data);
        HAL_UART_Transmit(&IO_UART1, (uint8_t *)data, 1, 1000);	
 80016ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016ee:	2201      	movs	r2, #1
 80016f0:	68b9      	ldr	r1, [r7, #8]
 80016f2:	480a      	ldr	r0, [pc, #40]	; (800171c <_write+0x5c>)
 80016f4:	f005 fa76 	bl	8006be4 <HAL_UART_Transmit>
        data++;
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	3301      	adds	r3, #1
 80016fc:	60bb      	str	r3, [r7, #8]
    for (bytes_written = 0; bytes_written < len; bytes_written++)
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	3301      	adds	r3, #1
 8001702:	617b      	str	r3, [r7, #20]
 8001704:	697a      	ldr	r2, [r7, #20]
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	429a      	cmp	r2, r3
 800170a:	dbee      	blt.n	80016ea <_write+0x2a>
    }

    return bytes_written;
 800170c:	697b      	ldr	r3, [r7, #20]
}
 800170e:	4618      	mov	r0, r3
 8001710:	3718      	adds	r7, #24
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	20000888 	.word	0x20000888
 800171c:	200007fc 	.word	0x200007fc

08001720 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001724:	4b17      	ldr	r3, [pc, #92]	; (8001784 <MX_SPI1_Init+0x64>)
 8001726:	4a18      	ldr	r2, [pc, #96]	; (8001788 <MX_SPI1_Init+0x68>)
 8001728:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800172a:	4b16      	ldr	r3, [pc, #88]	; (8001784 <MX_SPI1_Init+0x64>)
 800172c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001730:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001732:	4b14      	ldr	r3, [pc, #80]	; (8001784 <MX_SPI1_Init+0x64>)
 8001734:	2200      	movs	r2, #0
 8001736:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001738:	4b12      	ldr	r3, [pc, #72]	; (8001784 <MX_SPI1_Init+0x64>)
 800173a:	2200      	movs	r2, #0
 800173c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800173e:	4b11      	ldr	r3, [pc, #68]	; (8001784 <MX_SPI1_Init+0x64>)
 8001740:	2200      	movs	r2, #0
 8001742:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001744:	4b0f      	ldr	r3, [pc, #60]	; (8001784 <MX_SPI1_Init+0x64>)
 8001746:	2200      	movs	r2, #0
 8001748:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800174a:	4b0e      	ldr	r3, [pc, #56]	; (8001784 <MX_SPI1_Init+0x64>)
 800174c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001750:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001752:	4b0c      	ldr	r3, [pc, #48]	; (8001784 <MX_SPI1_Init+0x64>)
 8001754:	2218      	movs	r2, #24
 8001756:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001758:	4b0a      	ldr	r3, [pc, #40]	; (8001784 <MX_SPI1_Init+0x64>)
 800175a:	2200      	movs	r2, #0
 800175c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800175e:	4b09      	ldr	r3, [pc, #36]	; (8001784 <MX_SPI1_Init+0x64>)
 8001760:	2200      	movs	r2, #0
 8001762:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001764:	4b07      	ldr	r3, [pc, #28]	; (8001784 <MX_SPI1_Init+0x64>)
 8001766:	2200      	movs	r2, #0
 8001768:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800176a:	4b06      	ldr	r3, [pc, #24]	; (8001784 <MX_SPI1_Init+0x64>)
 800176c:	220a      	movs	r2, #10
 800176e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001770:	4804      	ldr	r0, [pc, #16]	; (8001784 <MX_SPI1_Init+0x64>)
 8001772:	f003 fe33 	bl	80053dc <HAL_SPI_Init>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d001      	beq.n	8001780 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800177c:	f7ff fc9f 	bl	80010be <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001780:	bf00      	nop
 8001782:	bd80      	pop	{r7, pc}
 8001784:	20000684 	.word	0x20000684
 8001788:	40013000 	.word	0x40013000

0800178c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b088      	sub	sp, #32
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001794:	f107 0310 	add.w	r3, r7, #16
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]
 800179c:	605a      	str	r2, [r3, #4]
 800179e:	609a      	str	r2, [r3, #8]
 80017a0:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4a1b      	ldr	r2, [pc, #108]	; (8001814 <HAL_SPI_MspInit+0x88>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d12f      	bne.n	800180c <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80017ac:	4b1a      	ldr	r3, [pc, #104]	; (8001818 <HAL_SPI_MspInit+0x8c>)
 80017ae:	699b      	ldr	r3, [r3, #24]
 80017b0:	4a19      	ldr	r2, [pc, #100]	; (8001818 <HAL_SPI_MspInit+0x8c>)
 80017b2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80017b6:	6193      	str	r3, [r2, #24]
 80017b8:	4b17      	ldr	r3, [pc, #92]	; (8001818 <HAL_SPI_MspInit+0x8c>)
 80017ba:	699b      	ldr	r3, [r3, #24]
 80017bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80017c0:	60fb      	str	r3, [r7, #12]
 80017c2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017c4:	4b14      	ldr	r3, [pc, #80]	; (8001818 <HAL_SPI_MspInit+0x8c>)
 80017c6:	699b      	ldr	r3, [r3, #24]
 80017c8:	4a13      	ldr	r2, [pc, #76]	; (8001818 <HAL_SPI_MspInit+0x8c>)
 80017ca:	f043 0304 	orr.w	r3, r3, #4
 80017ce:	6193      	str	r3, [r2, #24]
 80017d0:	4b11      	ldr	r3, [pc, #68]	; (8001818 <HAL_SPI_MspInit+0x8c>)
 80017d2:	699b      	ldr	r3, [r3, #24]
 80017d4:	f003 0304 	and.w	r3, r3, #4
 80017d8:	60bb      	str	r3, [r7, #8]
 80017da:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 80017dc:	23b0      	movs	r3, #176	; 0xb0
 80017de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e0:	2302      	movs	r3, #2
 80017e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017e4:	2303      	movs	r3, #3
 80017e6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017e8:	f107 0310 	add.w	r3, r7, #16
 80017ec:	4619      	mov	r1, r3
 80017ee:	480b      	ldr	r0, [pc, #44]	; (800181c <HAL_SPI_MspInit+0x90>)
 80017f0:	f001 f82e 	bl	8002850 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80017f4:	2340      	movs	r3, #64	; 0x40
 80017f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017f8:	2300      	movs	r3, #0
 80017fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fc:	2300      	movs	r3, #0
 80017fe:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001800:	f107 0310 	add.w	r3, r7, #16
 8001804:	4619      	mov	r1, r3
 8001806:	4805      	ldr	r0, [pc, #20]	; (800181c <HAL_SPI_MspInit+0x90>)
 8001808:	f001 f822 	bl	8002850 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800180c:	bf00      	nop
 800180e:	3720      	adds	r7, #32
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	40013000 	.word	0x40013000
 8001818:	40021000 	.word	0x40021000
 800181c:	40010800 	.word	0x40010800

08001820 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001820:	b480      	push	{r7}
 8001822:	b085      	sub	sp, #20
 8001824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001826:	4b15      	ldr	r3, [pc, #84]	; (800187c <HAL_MspInit+0x5c>)
 8001828:	699b      	ldr	r3, [r3, #24]
 800182a:	4a14      	ldr	r2, [pc, #80]	; (800187c <HAL_MspInit+0x5c>)
 800182c:	f043 0301 	orr.w	r3, r3, #1
 8001830:	6193      	str	r3, [r2, #24]
 8001832:	4b12      	ldr	r3, [pc, #72]	; (800187c <HAL_MspInit+0x5c>)
 8001834:	699b      	ldr	r3, [r3, #24]
 8001836:	f003 0301 	and.w	r3, r3, #1
 800183a:	60bb      	str	r3, [r7, #8]
 800183c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800183e:	4b0f      	ldr	r3, [pc, #60]	; (800187c <HAL_MspInit+0x5c>)
 8001840:	69db      	ldr	r3, [r3, #28]
 8001842:	4a0e      	ldr	r2, [pc, #56]	; (800187c <HAL_MspInit+0x5c>)
 8001844:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001848:	61d3      	str	r3, [r2, #28]
 800184a:	4b0c      	ldr	r3, [pc, #48]	; (800187c <HAL_MspInit+0x5c>)
 800184c:	69db      	ldr	r3, [r3, #28]
 800184e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001852:	607b      	str	r3, [r7, #4]
 8001854:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001856:	4b0a      	ldr	r3, [pc, #40]	; (8001880 <HAL_MspInit+0x60>)
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	60fb      	str	r3, [r7, #12]
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001862:	60fb      	str	r3, [r7, #12]
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800186a:	60fb      	str	r3, [r7, #12]
 800186c:	4a04      	ldr	r2, [pc, #16]	; (8001880 <HAL_MspInit+0x60>)
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001872:	bf00      	nop
 8001874:	3714      	adds	r7, #20
 8001876:	46bd      	mov	sp, r7
 8001878:	bc80      	pop	{r7}
 800187a:	4770      	bx	lr
 800187c:	40021000 	.word	0x40021000
 8001880:	40010000 	.word	0x40010000

08001884 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001888:	e7fe      	b.n	8001888 <NMI_Handler+0x4>

0800188a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800188a:	b480      	push	{r7}
 800188c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800188e:	e7fe      	b.n	800188e <HardFault_Handler+0x4>

08001890 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001894:	e7fe      	b.n	8001894 <MemManage_Handler+0x4>

08001896 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001896:	b480      	push	{r7}
 8001898:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800189a:	e7fe      	b.n	800189a <BusFault_Handler+0x4>

0800189c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018a0:	e7fe      	b.n	80018a0 <UsageFault_Handler+0x4>

080018a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018a2:	b480      	push	{r7}
 80018a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018a6:	bf00      	nop
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bc80      	pop	{r7}
 80018ac:	4770      	bx	lr

080018ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018ae:	b480      	push	{r7}
 80018b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018b2:	bf00      	nop
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bc80      	pop	{r7}
 80018b8:	4770      	bx	lr

080018ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018ba:	b480      	push	{r7}
 80018bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018be:	bf00      	nop
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bc80      	pop	{r7}
 80018c4:	4770      	bx	lr

080018c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018c6:	b580      	push	{r7, lr}
 80018c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018ca:	f000 f83f 	bl	800194c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018ce:	bf00      	nop
 80018d0:	bd80      	pop	{r7, pc}
	...

080018d4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80018d8:	4802      	ldr	r0, [pc, #8]	; (80018e4 <TIM1_UP_IRQHandler+0x10>)
 80018da:	f004 fb22 	bl	8005f22 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80018de:	bf00      	nop
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	200006dc 	.word	0x200006dc

080018e8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80018ec:	4802      	ldr	r0, [pc, #8]	; (80018f8 <TIM2_IRQHandler+0x10>)
 80018ee:	f004 fb18 	bl	8005f22 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80018f2:	bf00      	nop
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	20000724 	.word	0x20000724

080018fc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001900:	4802      	ldr	r0, [pc, #8]	; (800190c <TIM3_IRQHandler+0x10>)
 8001902:	f004 fb0e 	bl	8005f22 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001906:	bf00      	nop
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	2000076c 	.word	0x2000076c

08001910 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001914:	4802      	ldr	r0, [pc, #8]	; (8001920 <I2C1_EV_IRQHandler+0x10>)
 8001916:	f001 fb75 	bl	8003004 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800191a:	bf00      	nop
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	20000308 	.word	0x20000308

08001924 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001928:	4802      	ldr	r0, [pc, #8]	; (8001934 <USART1_IRQHandler+0x10>)
 800192a:	f005 fabf 	bl	8006eac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800192e:	bf00      	nop
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	200007fc 	.word	0x200007fc

08001938 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800193c:	4802      	ldr	r0, [pc, #8]	; (8001948 <USART2_IRQHandler+0x10>)
 800193e:	f005 fab5 	bl	8006eac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001942:	bf00      	nop
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	20000840 	.word	0x20000840

0800194c <HAL_IncTick>:

extern VSTRUCT vl, vr;
extern PIDSTRUCT pidl, pidr;
extern int motor_mode;
__weak void HAL_IncTick(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
	//printf("good\n");
  uwTick += uwTickFreq;
 8001950:	4b51      	ldr	r3, [pc, #324]	; (8001a98 <HAL_IncTick+0x14c>)
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	461a      	mov	r2, r3
 8001956:	4b51      	ldr	r3, [pc, #324]	; (8001a9c <HAL_IncTick+0x150>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4413      	add	r3, r2
 800195c:	4a4f      	ldr	r2, [pc, #316]	; (8001a9c <HAL_IncTick+0x150>)
 800195e:	6013      	str	r3, [r2, #0]
  if(motor_mode == MOTOR_ON && uwTick % 1000 == 0) { //1s测一�????
 8001960:	4b4f      	ldr	r3, [pc, #316]	; (8001aa0 <HAL_IncTick+0x154>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	2b01      	cmp	r3, #1
 8001966:	f040 8095 	bne.w	8001a94 <HAL_IncTick+0x148>
 800196a:	4b4c      	ldr	r3, [pc, #304]	; (8001a9c <HAL_IncTick+0x150>)
 800196c:	681a      	ldr	r2, [r3, #0]
 800196e:	4b4d      	ldr	r3, [pc, #308]	; (8001aa4 <HAL_IncTick+0x158>)
 8001970:	fba3 1302 	umull	r1, r3, r3, r2
 8001974:	099b      	lsrs	r3, r3, #6
 8001976:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800197a:	fb01 f303 	mul.w	r3, r1, r3
 800197e:	1ad3      	subs	r3, r2, r3
 8001980:	2b00      	cmp	r3, #0
 8001982:	f040 8087 	bne.w	8001a94 <HAL_IncTick+0x148>
	  printf("good \n");
 8001986:	4848      	ldr	r0, [pc, #288]	; (8001aa8 <HAL_IncTick+0x15c>)
 8001988:	f006 fdd8 	bl	800853c <puts>
	  vl.now_l =__HAL_TIM_GET_COUNTER(&htim_encoder_l);
 800198c:	4b47      	ldr	r3, [pc, #284]	; (8001aac <HAL_IncTick+0x160>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001992:	461a      	mov	r2, r3
 8001994:	4b46      	ldr	r3, [pc, #280]	; (8001ab0 <HAL_IncTick+0x164>)
 8001996:	60da      	str	r2, [r3, #12]
	  vr.now_l = __HAL_TIM_GET_COUNTER(&htim_encoder_r);
 8001998:	4b46      	ldr	r3, [pc, #280]	; (8001ab4 <HAL_IncTick+0x168>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800199e:	461a      	mov	r2, r3
 80019a0:	4b45      	ldr	r3, [pc, #276]	; (8001ab8 <HAL_IncTick+0x16c>)
 80019a2:	60da      	str	r2, [r3, #12]
	  //printf("l=%d,%d\n", vl.now_l, vr.now_l);
//	  vl.v = ((vl.now_h - vl.last_h) * 65536 + vl.now_l - vl.last_l);
	  vl.v = ((vl.now_h - vl.last_h) * 65536 + vl.now_l - vl.last_l) / 90.0 / 13 / 4 * TYRE_R;
 80019a4:	4b42      	ldr	r3, [pc, #264]	; (8001ab0 <HAL_IncTick+0x164>)
 80019a6:	689a      	ldr	r2, [r3, #8]
 80019a8:	4b41      	ldr	r3, [pc, #260]	; (8001ab0 <HAL_IncTick+0x164>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	041a      	lsls	r2, r3, #16
 80019b0:	4b3f      	ldr	r3, [pc, #252]	; (8001ab0 <HAL_IncTick+0x164>)
 80019b2:	68db      	ldr	r3, [r3, #12]
 80019b4:	441a      	add	r2, r3
 80019b6:	4b3e      	ldr	r3, [pc, #248]	; (8001ab0 <HAL_IncTick+0x164>)
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	1ad3      	subs	r3, r2, r3
 80019bc:	4618      	mov	r0, r3
 80019be:	f7fe fd21 	bl	8000404 <__aeabi_i2d>
 80019c2:	f04f 0200 	mov.w	r2, #0
 80019c6:	4b3d      	ldr	r3, [pc, #244]	; (8001abc <HAL_IncTick+0x170>)
 80019c8:	f7fe feb0 	bl	800072c <__aeabi_ddiv>
 80019cc:	4602      	mov	r2, r0
 80019ce:	460b      	mov	r3, r1
 80019d0:	4610      	mov	r0, r2
 80019d2:	4619      	mov	r1, r3
 80019d4:	f04f 0200 	mov.w	r2, #0
 80019d8:	4b39      	ldr	r3, [pc, #228]	; (8001ac0 <HAL_IncTick+0x174>)
 80019da:	f7fe fea7 	bl	800072c <__aeabi_ddiv>
 80019de:	4602      	mov	r2, r0
 80019e0:	460b      	mov	r3, r1
 80019e2:	4610      	mov	r0, r2
 80019e4:	4619      	mov	r1, r3
 80019e6:	f04f 0200 	mov.w	r2, #0
 80019ea:	4b36      	ldr	r3, [pc, #216]	; (8001ac4 <HAL_IncTick+0x178>)
 80019ec:	f7fe fe9e 	bl	800072c <__aeabi_ddiv>
 80019f0:	4602      	mov	r2, r0
 80019f2:	460b      	mov	r3, r1
 80019f4:	492e      	ldr	r1, [pc, #184]	; (8001ab0 <HAL_IncTick+0x164>)
 80019f6:	e9c1 2304 	strd	r2, r3, [r1, #16]
	  vr.v = ((vr.now_h - vr.last_h) * 65536 + vr.now_l - vr.last_l) / 90.0 / 13 / 4 * TYRE_R;
 80019fa:	4b2f      	ldr	r3, [pc, #188]	; (8001ab8 <HAL_IncTick+0x16c>)
 80019fc:	689a      	ldr	r2, [r3, #8]
 80019fe:	4b2e      	ldr	r3, [pc, #184]	; (8001ab8 <HAL_IncTick+0x16c>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	041a      	lsls	r2, r3, #16
 8001a06:	4b2c      	ldr	r3, [pc, #176]	; (8001ab8 <HAL_IncTick+0x16c>)
 8001a08:	68db      	ldr	r3, [r3, #12]
 8001a0a:	441a      	add	r2, r3
 8001a0c:	4b2a      	ldr	r3, [pc, #168]	; (8001ab8 <HAL_IncTick+0x16c>)
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7fe fcf6 	bl	8000404 <__aeabi_i2d>
 8001a18:	f04f 0200 	mov.w	r2, #0
 8001a1c:	4b27      	ldr	r3, [pc, #156]	; (8001abc <HAL_IncTick+0x170>)
 8001a1e:	f7fe fe85 	bl	800072c <__aeabi_ddiv>
 8001a22:	4602      	mov	r2, r0
 8001a24:	460b      	mov	r3, r1
 8001a26:	4610      	mov	r0, r2
 8001a28:	4619      	mov	r1, r3
 8001a2a:	f04f 0200 	mov.w	r2, #0
 8001a2e:	4b24      	ldr	r3, [pc, #144]	; (8001ac0 <HAL_IncTick+0x174>)
 8001a30:	f7fe fe7c 	bl	800072c <__aeabi_ddiv>
 8001a34:	4602      	mov	r2, r0
 8001a36:	460b      	mov	r3, r1
 8001a38:	4610      	mov	r0, r2
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	f04f 0200 	mov.w	r2, #0
 8001a40:	4b20      	ldr	r3, [pc, #128]	; (8001ac4 <HAL_IncTick+0x178>)
 8001a42:	f7fe fe73 	bl	800072c <__aeabi_ddiv>
 8001a46:	4602      	mov	r2, r0
 8001a48:	460b      	mov	r3, r1
 8001a4a:	491b      	ldr	r1, [pc, #108]	; (8001ab8 <HAL_IncTick+0x16c>)
 8001a4c:	e9c1 2304 	strd	r2, r3, [r1, #16]
//	  vr.v = ((vr.now_h - vr.last_h) * 65536 + vr.now_l - vr.last_l);
	  vl.last_l = vl.now_l;
 8001a50:	4b17      	ldr	r3, [pc, #92]	; (8001ab0 <HAL_IncTick+0x164>)
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	4a16      	ldr	r2, [pc, #88]	; (8001ab0 <HAL_IncTick+0x164>)
 8001a56:	6053      	str	r3, [r2, #4]
	  vl.last_h = vl.now_h;
 8001a58:	4b15      	ldr	r3, [pc, #84]	; (8001ab0 <HAL_IncTick+0x164>)
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	4a14      	ldr	r2, [pc, #80]	; (8001ab0 <HAL_IncTick+0x164>)
 8001a5e:	6013      	str	r3, [r2, #0]

	  vr.last_l = vr.now_l;
 8001a60:	4b15      	ldr	r3, [pc, #84]	; (8001ab8 <HAL_IncTick+0x16c>)
 8001a62:	68db      	ldr	r3, [r3, #12]
 8001a64:	4a14      	ldr	r2, [pc, #80]	; (8001ab8 <HAL_IncTick+0x16c>)
 8001a66:	6053      	str	r3, [r2, #4]
	  vr.last_h = vr.now_h;
 8001a68:	4b13      	ldr	r3, [pc, #76]	; (8001ab8 <HAL_IncTick+0x16c>)
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	4a12      	ldr	r2, [pc, #72]	; (8001ab8 <HAL_IncTick+0x16c>)
 8001a6e:	6013      	str	r3, [r2, #0]

	  PWML = motor_incremental_pi(&pidl, vl.v);
 8001a70:	4b0f      	ldr	r3, [pc, #60]	; (8001ab0 <HAL_IncTick+0x164>)
 8001a72:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001a76:	4814      	ldr	r0, [pc, #80]	; (8001ac8 <HAL_IncTick+0x17c>)
 8001a78:	f7ff fb26 	bl	80010c8 <motor_incremental_pi>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	4b13      	ldr	r3, [pc, #76]	; (8001acc <HAL_IncTick+0x180>)
 8001a80:	635a      	str	r2, [r3, #52]	; 0x34
	  PWMR = motor_incremental_pi(&pidr, vr.v);
 8001a82:	4b0d      	ldr	r3, [pc, #52]	; (8001ab8 <HAL_IncTick+0x16c>)
 8001a84:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001a88:	4811      	ldr	r0, [pc, #68]	; (8001ad0 <HAL_IncTick+0x184>)
 8001a8a:	f7ff fb1d 	bl	80010c8 <motor_incremental_pi>
 8001a8e:	4602      	mov	r2, r0
 8001a90:	4b0e      	ldr	r3, [pc, #56]	; (8001acc <HAL_IncTick+0x180>)
 8001a92:	641a      	str	r2, [r3, #64]	; 0x40

  }



}
 8001a94:	bf00      	nop
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	20000008 	.word	0x20000008
 8001a9c:	20000884 	.word	0x20000884
 8001aa0:	200003b0 	.word	0x200003b0
 8001aa4:	10624dd3 	.word	0x10624dd3
 8001aa8:	0800c1cc 	.word	0x0800c1cc
 8001aac:	20000724 	.word	0x20000724
 8001ab0:	20000438 	.word	0x20000438
 8001ab4:	2000076c 	.word	0x2000076c
 8001ab8:	20000450 	.word	0x20000450
 8001abc:	40568000 	.word	0x40568000
 8001ac0:	402a0000 	.word	0x402a0000
 8001ac4:	40100000 	.word	0x40100000
 8001ac8:	200003b8 	.word	0x200003b8
 8001acc:	40012c00 	.word	0x40012c00
 8001ad0:	200003f8 	.word	0x200003f8

08001ad4 <HAL_TIM_PeriodElapsedCallback>:



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  //printf("get vl\n");
//
  //printf("good\n");
  if(htim == &htim_encoder_l) {
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	4a0b      	ldr	r2, [pc, #44]	; (8001b0c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d105      	bne.n	8001af0 <HAL_TIM_PeriodElapsedCallback+0x1c>
      vl.now_h++;
 8001ae4:	4b0a      	ldr	r3, [pc, #40]	; (8001b10 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001ae6:	689b      	ldr	r3, [r3, #8]
 8001ae8:	3301      	adds	r3, #1
 8001aea:	4a09      	ldr	r2, [pc, #36]	; (8001b10 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001aec:	6093      	str	r3, [r2, #8]
      //printf("get vl\n");
  } else if(htim == &htim_encoder_r) {
	  vr.now_h++;
	  //printf("get vr\n");
  }
}
 8001aee:	e008      	b.n	8001b02 <HAL_TIM_PeriodElapsedCallback+0x2e>
  } else if(htim == &htim_encoder_r) {
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	4a08      	ldr	r2, [pc, #32]	; (8001b14 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d104      	bne.n	8001b02 <HAL_TIM_PeriodElapsedCallback+0x2e>
	  vr.now_h++;
 8001af8:	4b07      	ldr	r3, [pc, #28]	; (8001b18 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	3301      	adds	r3, #1
 8001afe:	4a06      	ldr	r2, [pc, #24]	; (8001b18 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001b00:	6093      	str	r3, [r2, #8]
}
 8001b02:	bf00      	nop
 8001b04:	370c      	adds	r7, #12
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bc80      	pop	{r7}
 8001b0a:	4770      	bx	lr
 8001b0c:	20000724 	.word	0x20000724
 8001b10:	20000438 	.word	0x20000438
 8001b14:	2000076c 	.word	0x2000076c
 8001b18:	20000450 	.word	0x20000450

08001b1c <HAL_UART_RxCpltCallback>:
//
//extern char uart2_buf[255];
//extern int uart2_cnt;
//extern uint8_t uart2_ch;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  if(huart->Instance == USART1) { //???
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a4a      	ldr	r2, [pc, #296]	; (8001c54 <HAL_UART_RxCpltCallback+0x138>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d154      	bne.n	8001bd8 <HAL_UART_RxCpltCallback+0xbc>
      if(uart1_cnt == 255) uart1_cnt = 0;
 8001b2e:	4b4a      	ldr	r3, [pc, #296]	; (8001c58 <HAL_UART_RxCpltCallback+0x13c>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	2bff      	cmp	r3, #255	; 0xff
 8001b34:	d102      	bne.n	8001b3c <HAL_UART_RxCpltCallback+0x20>
 8001b36:	4b48      	ldr	r3, [pc, #288]	; (8001c58 <HAL_UART_RxCpltCallback+0x13c>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	601a      	str	r2, [r3, #0]
      if(uart1_ch == '$') {
 8001b3c:	4b47      	ldr	r3, [pc, #284]	; (8001c5c <HAL_UART_RxCpltCallback+0x140>)
 8001b3e:	781b      	ldrb	r3, [r3, #0]
 8001b40:	2b24      	cmp	r3, #36	; 0x24
 8001b42:	d105      	bne.n	8001b50 <HAL_UART_RxCpltCallback+0x34>
    	  protool_len = 0;
 8001b44:	4b46      	ldr	r3, [pc, #280]	; (8001c60 <HAL_UART_RxCpltCallback+0x144>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	601a      	str	r2, [r3, #0]
    	  protool_start = 1;
 8001b4a:	4b46      	ldr	r3, [pc, #280]	; (8001c64 <HAL_UART_RxCpltCallback+0x148>)
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	601a      	str	r2, [r3, #0]
      }
//      uart1_buf[uart1_cnt++] = uart1_ch;
      if(protool_start == 1) {
 8001b50:	4b44      	ldr	r3, [pc, #272]	; (8001c64 <HAL_UART_RxCpltCallback+0x148>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	d109      	bne.n	8001b6c <HAL_UART_RxCpltCallback+0x50>
    	 protool_s[protool_len++] = uart1_ch;
 8001b58:	4b41      	ldr	r3, [pc, #260]	; (8001c60 <HAL_UART_RxCpltCallback+0x144>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	1c5a      	adds	r2, r3, #1
 8001b5e:	4940      	ldr	r1, [pc, #256]	; (8001c60 <HAL_UART_RxCpltCallback+0x144>)
 8001b60:	600a      	str	r2, [r1, #0]
 8001b62:	4a3e      	ldr	r2, [pc, #248]	; (8001c5c <HAL_UART_RxCpltCallback+0x140>)
 8001b64:	7811      	ldrb	r1, [r2, #0]
 8001b66:	4a40      	ldr	r2, [pc, #256]	; (8001c68 <HAL_UART_RxCpltCallback+0x14c>)
 8001b68:	54d1      	strb	r1, [r2, r3]
 8001b6a:	e008      	b.n	8001b7e <HAL_UART_RxCpltCallback+0x62>
      }else  {
    	  uart1_buf[uart1_cnt++] = (char)uart1_ch;
 8001b6c:	4b3a      	ldr	r3, [pc, #232]	; (8001c58 <HAL_UART_RxCpltCallback+0x13c>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	1c5a      	adds	r2, r3, #1
 8001b72:	4939      	ldr	r1, [pc, #228]	; (8001c58 <HAL_UART_RxCpltCallback+0x13c>)
 8001b74:	600a      	str	r2, [r1, #0]
 8001b76:	4a39      	ldr	r2, [pc, #228]	; (8001c5c <HAL_UART_RxCpltCallback+0x140>)
 8001b78:	7811      	ldrb	r1, [r2, #0]
 8001b7a:	4a3c      	ldr	r2, [pc, #240]	; (8001c6c <HAL_UART_RxCpltCallback+0x150>)
 8001b7c:	54d1      	strb	r1, [r2, r3]
      }
      if(protool_start == 1 && uart1_ch == '#') {
 8001b7e:	4b39      	ldr	r3, [pc, #228]	; (8001c64 <HAL_UART_RxCpltCallback+0x148>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	2b01      	cmp	r3, #1
 8001b84:	d10e      	bne.n	8001ba4 <HAL_UART_RxCpltCallback+0x88>
 8001b86:	4b35      	ldr	r3, [pc, #212]	; (8001c5c <HAL_UART_RxCpltCallback+0x140>)
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	2b23      	cmp	r3, #35	; 0x23
 8001b8c:	d10a      	bne.n	8001ba4 <HAL_UART_RxCpltCallback+0x88>
    	  protool_s[protool_len] = '\0';
 8001b8e:	4b34      	ldr	r3, [pc, #208]	; (8001c60 <HAL_UART_RxCpltCallback+0x144>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a35      	ldr	r2, [pc, #212]	; (8001c68 <HAL_UART_RxCpltCallback+0x14c>)
 8001b94:	2100      	movs	r1, #0
 8001b96:	54d1      	strb	r1, [r2, r3]
    	  protool_newline = 1;
 8001b98:	4b35      	ldr	r3, [pc, #212]	; (8001c70 <HAL_UART_RxCpltCallback+0x154>)
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	601a      	str	r2, [r3, #0]
    	  protool_start = 0;
 8001b9e:	4b31      	ldr	r3, [pc, #196]	; (8001c64 <HAL_UART_RxCpltCallback+0x148>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	601a      	str	r2, [r3, #0]
      }
      if(uart1_cnt > 0 && uart1_buf[uart1_cnt - 1] == 0x0A && uart1_buf[uart1_cnt - 2] == 0x0D){
 8001ba4:	4b2c      	ldr	r3, [pc, #176]	; (8001c58 <HAL_UART_RxCpltCallback+0x13c>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	dd10      	ble.n	8001bce <HAL_UART_RxCpltCallback+0xb2>
 8001bac:	4b2a      	ldr	r3, [pc, #168]	; (8001c58 <HAL_UART_RxCpltCallback+0x13c>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	3b01      	subs	r3, #1
 8001bb2:	4a2e      	ldr	r2, [pc, #184]	; (8001c6c <HAL_UART_RxCpltCallback+0x150>)
 8001bb4:	5cd3      	ldrb	r3, [r2, r3]
 8001bb6:	2b0a      	cmp	r3, #10
 8001bb8:	d109      	bne.n	8001bce <HAL_UART_RxCpltCallback+0xb2>
 8001bba:	4b27      	ldr	r3, [pc, #156]	; (8001c58 <HAL_UART_RxCpltCallback+0x13c>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	3b02      	subs	r3, #2
 8001bc0:	4a2a      	ldr	r2, [pc, #168]	; (8001c6c <HAL_UART_RxCpltCallback+0x150>)
 8001bc2:	5cd3      	ldrb	r3, [r2, r3]
 8001bc4:	2b0d      	cmp	r3, #13
 8001bc6:	d102      	bne.n	8001bce <HAL_UART_RxCpltCallback+0xb2>
//        uart1_cnt = 0;
    	  uart1_newline = 1;
 8001bc8:	4b2a      	ldr	r3, [pc, #168]	; (8001c74 <HAL_UART_RxCpltCallback+0x158>)
 8001bca:	2201      	movs	r2, #1
 8001bcc:	601a      	str	r2, [r3, #0]
      }
      HAL_UART_Receive_IT(&IO_UART1, &uart1_ch, 1);
 8001bce:	2201      	movs	r2, #1
 8001bd0:	4922      	ldr	r1, [pc, #136]	; (8001c5c <HAL_UART_RxCpltCallback+0x140>)
 8001bd2:	4829      	ldr	r0, [pc, #164]	; (8001c78 <HAL_UART_RxCpltCallback+0x15c>)
 8001bd4:	f005 f93a 	bl	8006e4c <HAL_UART_Receive_IT>
  }  
  
  if(huart->Instance == USART2) { // ???
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a27      	ldr	r2, [pc, #156]	; (8001c7c <HAL_UART_RxCpltCallback+0x160>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d134      	bne.n	8001c4c <HAL_UART_RxCpltCallback+0x130>
    uart2_cnt += 1;
 8001be2:	4b27      	ldr	r3, [pc, #156]	; (8001c80 <HAL_UART_RxCpltCallback+0x164>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	3301      	adds	r3, #1
 8001be8:	4a25      	ldr	r2, [pc, #148]	; (8001c80 <HAL_UART_RxCpltCallback+0x164>)
 8001bea:	6013      	str	r3, [r2, #0]
    if(uart2_cnt >= UART2_LEN) uart1_cnt -= UART2_LEN;
 8001bec:	4b24      	ldr	r3, [pc, #144]	; (8001c80 <HAL_UART_RxCpltCallback+0x164>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	2bfe      	cmp	r3, #254	; 0xfe
 8001bf2:	dd04      	ble.n	8001bfe <HAL_UART_RxCpltCallback+0xe2>
 8001bf4:	4b18      	ldr	r3, [pc, #96]	; (8001c58 <HAL_UART_RxCpltCallback+0x13c>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	3bff      	subs	r3, #255	; 0xff
 8001bfa:	4a17      	ldr	r2, [pc, #92]	; (8001c58 <HAL_UART_RxCpltCallback+0x13c>)
 8001bfc:	6013      	str	r3, [r2, #0]
      uart2_buf[uart1_cnt++] = (char)uart1_ch;
 8001bfe:	4b16      	ldr	r3, [pc, #88]	; (8001c58 <HAL_UART_RxCpltCallback+0x13c>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	1c5a      	adds	r2, r3, #1
 8001c04:	4914      	ldr	r1, [pc, #80]	; (8001c58 <HAL_UART_RxCpltCallback+0x13c>)
 8001c06:	600a      	str	r2, [r1, #0]
 8001c08:	4a14      	ldr	r2, [pc, #80]	; (8001c5c <HAL_UART_RxCpltCallback+0x140>)
 8001c0a:	7811      	ldrb	r1, [r2, #0]
 8001c0c:	4a1d      	ldr	r2, [pc, #116]	; (8001c84 <HAL_UART_RxCpltCallback+0x168>)
 8001c0e:	54d1      	strb	r1, [r2, r3]
      if(uart2_cnt > 0 && uart1_buf[uart1_cnt - 1] == 0x0A && uart1_buf[uart1_cnt - 2] == 0x0D){
 8001c10:	4b1b      	ldr	r3, [pc, #108]	; (8001c80 <HAL_UART_RxCpltCallback+0x164>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	dd14      	ble.n	8001c42 <HAL_UART_RxCpltCallback+0x126>
 8001c18:	4b0f      	ldr	r3, [pc, #60]	; (8001c58 <HAL_UART_RxCpltCallback+0x13c>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	3b01      	subs	r3, #1
 8001c1e:	4a13      	ldr	r2, [pc, #76]	; (8001c6c <HAL_UART_RxCpltCallback+0x150>)
 8001c20:	5cd3      	ldrb	r3, [r2, r3]
 8001c22:	2b0a      	cmp	r3, #10
 8001c24:	d10d      	bne.n	8001c42 <HAL_UART_RxCpltCallback+0x126>
 8001c26:	4b0c      	ldr	r3, [pc, #48]	; (8001c58 <HAL_UART_RxCpltCallback+0x13c>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	3b02      	subs	r3, #2
 8001c2c:	4a0f      	ldr	r2, [pc, #60]	; (8001c6c <HAL_UART_RxCpltCallback+0x150>)
 8001c2e:	5cd3      	ldrb	r3, [r2, r3]
 8001c30:	2b0d      	cmp	r3, #13
 8001c32:	d106      	bne.n	8001c42 <HAL_UART_RxCpltCallback+0x126>
        uart2_p = uart2_cnt = 0;
 8001c34:	4b12      	ldr	r3, [pc, #72]	; (8001c80 <HAL_UART_RxCpltCallback+0x164>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	601a      	str	r2, [r3, #0]
 8001c3a:	4b11      	ldr	r3, [pc, #68]	; (8001c80 <HAL_UART_RxCpltCallback+0x164>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4a12      	ldr	r2, [pc, #72]	; (8001c88 <HAL_UART_RxCpltCallback+0x16c>)
 8001c40:	6013      	str	r3, [r2, #0]
      }
      HAL_UART_Receive_IT(&IO_UART2, &uart2_ch, 1);
 8001c42:	2201      	movs	r2, #1
 8001c44:	4911      	ldr	r1, [pc, #68]	; (8001c8c <HAL_UART_RxCpltCallback+0x170>)
 8001c46:	4812      	ldr	r0, [pc, #72]	; (8001c90 <HAL_UART_RxCpltCallback+0x174>)
 8001c48:	f005 f900 	bl	8006e4c <HAL_UART_Receive_IT>
  }

}
 8001c4c:	bf00      	nop
 8001c4e:	3708      	adds	r7, #8
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	40013800 	.word	0x40013800
 8001c58:	2000056c 	.word	0x2000056c
 8001c5c:	20000570 	.word	0x20000570
 8001c60:	200002fc 	.word	0x200002fc
 8001c64:	20000300 	.word	0x20000300
 8001c68:	200001fc 	.word	0x200001fc
 8001c6c:	2000046c 	.word	0x2000046c
 8001c70:	20000304 	.word	0x20000304
 8001c74:	20000680 	.word	0x20000680
 8001c78:	200007fc 	.word	0x200007fc
 8001c7c:	40004400 	.word	0x40004400
 8001c80:	20000674 	.word	0x20000674
 8001c84:	20000574 	.word	0x20000574
 8001c88:	20000678 	.word	0x20000678
 8001c8c:	2000067c 	.word	0x2000067c
 8001c90:	20000840 	.word	0x20000840

08001c94 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c98:	bf00      	nop
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bc80      	pop	{r7}
 8001c9e:	4770      	bx	lr

08001ca0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b092      	sub	sp, #72	; 0x48
 8001ca4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ca6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001caa:	2200      	movs	r2, #0
 8001cac:	601a      	str	r2, [r3, #0]
 8001cae:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001cb0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	601a      	str	r2, [r3, #0]
 8001cb8:	605a      	str	r2, [r3, #4]
 8001cba:	609a      	str	r2, [r3, #8]
 8001cbc:	60da      	str	r2, [r3, #12]
 8001cbe:	611a      	str	r2, [r3, #16]
 8001cc0:	615a      	str	r2, [r3, #20]
 8001cc2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001cc4:	1d3b      	adds	r3, r7, #4
 8001cc6:	2220      	movs	r2, #32
 8001cc8:	2100      	movs	r1, #0
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f005 fd3a 	bl	8007744 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001cd0:	4b39      	ldr	r3, [pc, #228]	; (8001db8 <MX_TIM1_Init+0x118>)
 8001cd2:	4a3a      	ldr	r2, [pc, #232]	; (8001dbc <MX_TIM1_Init+0x11c>)
 8001cd4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8001cd6:	4b38      	ldr	r3, [pc, #224]	; (8001db8 <MX_TIM1_Init+0x118>)
 8001cd8:	2247      	movs	r2, #71	; 0x47
 8001cda:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cdc:	4b36      	ldr	r3, [pc, #216]	; (8001db8 <MX_TIM1_Init+0x118>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001ce2:	4b35      	ldr	r3, [pc, #212]	; (8001db8 <MX_TIM1_Init+0x118>)
 8001ce4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ce8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cea:	4b33      	ldr	r3, [pc, #204]	; (8001db8 <MX_TIM1_Init+0x118>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001cf0:	4b31      	ldr	r3, [pc, #196]	; (8001db8 <MX_TIM1_Init+0x118>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001cf6:	4b30      	ldr	r3, [pc, #192]	; (8001db8 <MX_TIM1_Init+0x118>)
 8001cf8:	2280      	movs	r2, #128	; 0x80
 8001cfa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001cfc:	482e      	ldr	r0, [pc, #184]	; (8001db8 <MX_TIM1_Init+0x118>)
 8001cfe:	f003 fd29 	bl	8005754 <HAL_TIM_PWM_Init>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d001      	beq.n	8001d0c <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001d08:	f7ff f9d9 	bl	80010be <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d10:	2300      	movs	r3, #0
 8001d12:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d14:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001d18:	4619      	mov	r1, r3
 8001d1a:	4827      	ldr	r0, [pc, #156]	; (8001db8 <MX_TIM1_Init+0x118>)
 8001d1c:	f004 fe54 	bl	80069c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001d26:	f7ff f9ca 	bl	80010be <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d2a:	2360      	movs	r3, #96	; 0x60
 8001d2c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d32:	2300      	movs	r3, #0
 8001d34:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d36:	2300      	movs	r3, #0
 8001d38:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d42:	2300      	movs	r3, #0
 8001d44:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	481a      	ldr	r0, [pc, #104]	; (8001db8 <MX_TIM1_Init+0x118>)
 8001d50:	f004 f9f0 	bl	8006134 <HAL_TIM_PWM_ConfigChannel>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8001d5a:	f7ff f9b0 	bl	80010be <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001d5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d62:	220c      	movs	r2, #12
 8001d64:	4619      	mov	r1, r3
 8001d66:	4814      	ldr	r0, [pc, #80]	; (8001db8 <MX_TIM1_Init+0x118>)
 8001d68:	f004 f9e4 	bl	8006134 <HAL_TIM_PWM_ConfigChannel>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d001      	beq.n	8001d76 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001d72:	f7ff f9a4 	bl	80010be <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d76:	2300      	movs	r3, #0
 8001d78:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d82:	2300      	movs	r3, #0
 8001d84:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d86:	2300      	movs	r3, #0
 8001d88:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d8a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d8e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d90:	2300      	movs	r3, #0
 8001d92:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001d94:	1d3b      	adds	r3, r7, #4
 8001d96:	4619      	mov	r1, r3
 8001d98:	4807      	ldr	r0, [pc, #28]	; (8001db8 <MX_TIM1_Init+0x118>)
 8001d9a:	f004 fe73 	bl	8006a84 <HAL_TIMEx_ConfigBreakDeadTime>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d001      	beq.n	8001da8 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8001da4:	f7ff f98b 	bl	80010be <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001da8:	4803      	ldr	r0, [pc, #12]	; (8001db8 <MX_TIM1_Init+0x118>)
 8001daa:	f000 f9d1 	bl	8002150 <HAL_TIM_MspPostInit>

}
 8001dae:	bf00      	nop
 8001db0:	3748      	adds	r7, #72	; 0x48
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	200006dc 	.word	0x200006dc
 8001dbc:	40012c00 	.word	0x40012c00

08001dc0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b08c      	sub	sp, #48	; 0x30
 8001dc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001dc6:	f107 030c 	add.w	r3, r7, #12
 8001dca:	2224      	movs	r2, #36	; 0x24
 8001dcc:	2100      	movs	r1, #0
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f005 fcb8 	bl	8007744 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dd4:	1d3b      	adds	r3, r7, #4
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	601a      	str	r2, [r3, #0]
 8001dda:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ddc:	4b21      	ldr	r3, [pc, #132]	; (8001e64 <MX_TIM2_Init+0xa4>)
 8001dde:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001de2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001de4:	4b1f      	ldr	r3, [pc, #124]	; (8001e64 <MX_TIM2_Init+0xa4>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dea:	4b1e      	ldr	r3, [pc, #120]	; (8001e64 <MX_TIM2_Init+0xa4>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001df0:	4b1c      	ldr	r3, [pc, #112]	; (8001e64 <MX_TIM2_Init+0xa4>)
 8001df2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001df6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001df8:	4b1a      	ldr	r3, [pc, #104]	; (8001e64 <MX_TIM2_Init+0xa4>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dfe:	4b19      	ldr	r3, [pc, #100]	; (8001e64 <MX_TIM2_Init+0xa4>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001e04:	2303      	movs	r3, #3
 8001e06:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001e10:	2300      	movs	r3, #0
 8001e12:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001e14:	2300      	movs	r3, #0
 8001e16:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001e20:	2300      	movs	r3, #0
 8001e22:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001e24:	2300      	movs	r3, #0
 8001e26:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001e28:	f107 030c 	add.w	r3, r7, #12
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	480d      	ldr	r0, [pc, #52]	; (8001e64 <MX_TIM2_Init+0xa4>)
 8001e30:	f003 fe72 	bl	8005b18 <HAL_TIM_Encoder_Init>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d001      	beq.n	8001e3e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001e3a:	f7ff f940 	bl	80010be <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e42:	2300      	movs	r3, #0
 8001e44:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e46:	1d3b      	adds	r3, r7, #4
 8001e48:	4619      	mov	r1, r3
 8001e4a:	4806      	ldr	r0, [pc, #24]	; (8001e64 <MX_TIM2_Init+0xa4>)
 8001e4c:	f004 fdbc 	bl	80069c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d001      	beq.n	8001e5a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001e56:	f7ff f932 	bl	80010be <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001e5a:	bf00      	nop
 8001e5c:	3730      	adds	r7, #48	; 0x30
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	20000724 	.word	0x20000724

08001e68 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b08c      	sub	sp, #48	; 0x30
 8001e6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001e6e:	f107 030c 	add.w	r3, r7, #12
 8001e72:	2224      	movs	r2, #36	; 0x24
 8001e74:	2100      	movs	r1, #0
 8001e76:	4618      	mov	r0, r3
 8001e78:	f005 fc64 	bl	8007744 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e7c:	1d3b      	adds	r3, r7, #4
 8001e7e:	2200      	movs	r2, #0
 8001e80:	601a      	str	r2, [r3, #0]
 8001e82:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001e84:	4b20      	ldr	r3, [pc, #128]	; (8001f08 <MX_TIM3_Init+0xa0>)
 8001e86:	4a21      	ldr	r2, [pc, #132]	; (8001f0c <MX_TIM3_Init+0xa4>)
 8001e88:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001e8a:	4b1f      	ldr	r3, [pc, #124]	; (8001f08 <MX_TIM3_Init+0xa0>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e90:	4b1d      	ldr	r3, [pc, #116]	; (8001f08 <MX_TIM3_Init+0xa0>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001e96:	4b1c      	ldr	r3, [pc, #112]	; (8001f08 <MX_TIM3_Init+0xa0>)
 8001e98:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e9c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e9e:	4b1a      	ldr	r3, [pc, #104]	; (8001f08 <MX_TIM3_Init+0xa0>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ea4:	4b18      	ldr	r3, [pc, #96]	; (8001f08 <MX_TIM3_Init+0xa0>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001ece:	f107 030c 	add.w	r3, r7, #12
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	480c      	ldr	r0, [pc, #48]	; (8001f08 <MX_TIM3_Init+0xa0>)
 8001ed6:	f003 fe1f 	bl	8005b18 <HAL_TIM_Encoder_Init>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d001      	beq.n	8001ee4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001ee0:	f7ff f8ed 	bl	80010be <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001eec:	1d3b      	adds	r3, r7, #4
 8001eee:	4619      	mov	r1, r3
 8001ef0:	4805      	ldr	r0, [pc, #20]	; (8001f08 <MX_TIM3_Init+0xa0>)
 8001ef2:	f004 fd69 	bl	80069c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d001      	beq.n	8001f00 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001efc:	f7ff f8df 	bl	80010be <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001f00:	bf00      	nop
 8001f02:	3730      	adds	r7, #48	; 0x30
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	2000076c 	.word	0x2000076c
 8001f0c:	40000400 	.word	0x40000400

08001f10 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b086      	sub	sp, #24
 8001f14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f16:	f107 0308 	add.w	r3, r7, #8
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	601a      	str	r2, [r3, #0]
 8001f1e:	605a      	str	r2, [r3, #4]
 8001f20:	609a      	str	r2, [r3, #8]
 8001f22:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f24:	463b      	mov	r3, r7
 8001f26:	2200      	movs	r2, #0
 8001f28:	601a      	str	r2, [r3, #0]
 8001f2a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001f2c:	4b1d      	ldr	r3, [pc, #116]	; (8001fa4 <MX_TIM4_Init+0x94>)
 8001f2e:	4a1e      	ldr	r2, [pc, #120]	; (8001fa8 <MX_TIM4_Init+0x98>)
 8001f30:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;
 8001f32:	4b1c      	ldr	r3, [pc, #112]	; (8001fa4 <MX_TIM4_Init+0x94>)
 8001f34:	2247      	movs	r2, #71	; 0x47
 8001f36:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f38:	4b1a      	ldr	r3, [pc, #104]	; (8001fa4 <MX_TIM4_Init+0x94>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 59999;
 8001f3e:	4b19      	ldr	r3, [pc, #100]	; (8001fa4 <MX_TIM4_Init+0x94>)
 8001f40:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8001f44:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f46:	4b17      	ldr	r3, [pc, #92]	; (8001fa4 <MX_TIM4_Init+0x94>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f4c:	4b15      	ldr	r3, [pc, #84]	; (8001fa4 <MX_TIM4_Init+0x94>)
 8001f4e:	2280      	movs	r2, #128	; 0x80
 8001f50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001f52:	4814      	ldr	r0, [pc, #80]	; (8001fa4 <MX_TIM4_Init+0x94>)
 8001f54:	f003 fac6 	bl	80054e4 <HAL_TIM_Base_Init>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001f5e:	f7ff f8ae 	bl	80010be <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f66:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001f68:	f107 0308 	add.w	r3, r7, #8
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	480d      	ldr	r0, [pc, #52]	; (8001fa4 <MX_TIM4_Init+0x94>)
 8001f70:	f004 f99e 	bl	80062b0 <HAL_TIM_ConfigClockSource>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001f7a:	f7ff f8a0 	bl	80010be <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f82:	2300      	movs	r3, #0
 8001f84:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001f86:	463b      	mov	r3, r7
 8001f88:	4619      	mov	r1, r3
 8001f8a:	4806      	ldr	r0, [pc, #24]	; (8001fa4 <MX_TIM4_Init+0x94>)
 8001f8c:	f004 fd1c 	bl	80069c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001f96:	f7ff f892 	bl	80010be <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001f9a:	bf00      	nop
 8001f9c:	3718      	adds	r7, #24
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	200007b4 	.word	0x200007b4
 8001fa8:	40000800 	.word	0x40000800

08001fac <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b084      	sub	sp, #16
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a0d      	ldr	r2, [pc, #52]	; (8001ff0 <HAL_TIM_PWM_MspInit+0x44>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d113      	bne.n	8001fe6 <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001fbe:	4b0d      	ldr	r3, [pc, #52]	; (8001ff4 <HAL_TIM_PWM_MspInit+0x48>)
 8001fc0:	699b      	ldr	r3, [r3, #24]
 8001fc2:	4a0c      	ldr	r2, [pc, #48]	; (8001ff4 <HAL_TIM_PWM_MspInit+0x48>)
 8001fc4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001fc8:	6193      	str	r3, [r2, #24]
 8001fca:	4b0a      	ldr	r3, [pc, #40]	; (8001ff4 <HAL_TIM_PWM_MspInit+0x48>)
 8001fcc:	699b      	ldr	r3, [r3, #24]
 8001fce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001fd2:	60fb      	str	r3, [r7, #12]
 8001fd4:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	2100      	movs	r1, #0
 8001fda:	2019      	movs	r0, #25
 8001fdc:	f000 fb45 	bl	800266a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001fe0:	2019      	movs	r0, #25
 8001fe2:	f000 fb5e 	bl	80026a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001fe6:	bf00      	nop
 8001fe8:	3710      	adds	r7, #16
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	40012c00 	.word	0x40012c00
 8001ff4:	40021000 	.word	0x40021000

08001ff8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b08c      	sub	sp, #48	; 0x30
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002000:	f107 031c 	add.w	r3, r7, #28
 8002004:	2200      	movs	r2, #0
 8002006:	601a      	str	r2, [r3, #0]
 8002008:	605a      	str	r2, [r3, #4]
 800200a:	609a      	str	r2, [r3, #8]
 800200c:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM2)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002016:	d12c      	bne.n	8002072 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002018:	4b39      	ldr	r3, [pc, #228]	; (8002100 <HAL_TIM_Encoder_MspInit+0x108>)
 800201a:	69db      	ldr	r3, [r3, #28]
 800201c:	4a38      	ldr	r2, [pc, #224]	; (8002100 <HAL_TIM_Encoder_MspInit+0x108>)
 800201e:	f043 0301 	orr.w	r3, r3, #1
 8002022:	61d3      	str	r3, [r2, #28]
 8002024:	4b36      	ldr	r3, [pc, #216]	; (8002100 <HAL_TIM_Encoder_MspInit+0x108>)
 8002026:	69db      	ldr	r3, [r3, #28]
 8002028:	f003 0301 	and.w	r3, r3, #1
 800202c:	61bb      	str	r3, [r7, #24]
 800202e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002030:	4b33      	ldr	r3, [pc, #204]	; (8002100 <HAL_TIM_Encoder_MspInit+0x108>)
 8002032:	699b      	ldr	r3, [r3, #24]
 8002034:	4a32      	ldr	r2, [pc, #200]	; (8002100 <HAL_TIM_Encoder_MspInit+0x108>)
 8002036:	f043 0304 	orr.w	r3, r3, #4
 800203a:	6193      	str	r3, [r2, #24]
 800203c:	4b30      	ldr	r3, [pc, #192]	; (8002100 <HAL_TIM_Encoder_MspInit+0x108>)
 800203e:	699b      	ldr	r3, [r3, #24]
 8002040:	f003 0304 	and.w	r3, r3, #4
 8002044:	617b      	str	r3, [r7, #20]
 8002046:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_LA_Pin|ENCODER_LB_Pin;
 8002048:	2303      	movs	r3, #3
 800204a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800204c:	2300      	movs	r3, #0
 800204e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002050:	2300      	movs	r3, #0
 8002052:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002054:	f107 031c 	add.w	r3, r7, #28
 8002058:	4619      	mov	r1, r3
 800205a:	482a      	ldr	r0, [pc, #168]	; (8002104 <HAL_TIM_Encoder_MspInit+0x10c>)
 800205c:	f000 fbf8 	bl	8002850 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002060:	2200      	movs	r2, #0
 8002062:	2100      	movs	r1, #0
 8002064:	201c      	movs	r0, #28
 8002066:	f000 fb00 	bl	800266a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800206a:	201c      	movs	r0, #28
 800206c:	f000 fb19 	bl	80026a2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002070:	e042      	b.n	80020f8 <HAL_TIM_Encoder_MspInit+0x100>
  else if(tim_encoderHandle->Instance==TIM3)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a24      	ldr	r2, [pc, #144]	; (8002108 <HAL_TIM_Encoder_MspInit+0x110>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d13d      	bne.n	80020f8 <HAL_TIM_Encoder_MspInit+0x100>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800207c:	4b20      	ldr	r3, [pc, #128]	; (8002100 <HAL_TIM_Encoder_MspInit+0x108>)
 800207e:	69db      	ldr	r3, [r3, #28]
 8002080:	4a1f      	ldr	r2, [pc, #124]	; (8002100 <HAL_TIM_Encoder_MspInit+0x108>)
 8002082:	f043 0302 	orr.w	r3, r3, #2
 8002086:	61d3      	str	r3, [r2, #28]
 8002088:	4b1d      	ldr	r3, [pc, #116]	; (8002100 <HAL_TIM_Encoder_MspInit+0x108>)
 800208a:	69db      	ldr	r3, [r3, #28]
 800208c:	f003 0302 	and.w	r3, r3, #2
 8002090:	613b      	str	r3, [r7, #16]
 8002092:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002094:	4b1a      	ldr	r3, [pc, #104]	; (8002100 <HAL_TIM_Encoder_MspInit+0x108>)
 8002096:	699b      	ldr	r3, [r3, #24]
 8002098:	4a19      	ldr	r2, [pc, #100]	; (8002100 <HAL_TIM_Encoder_MspInit+0x108>)
 800209a:	f043 0308 	orr.w	r3, r3, #8
 800209e:	6193      	str	r3, [r2, #24]
 80020a0:	4b17      	ldr	r3, [pc, #92]	; (8002100 <HAL_TIM_Encoder_MspInit+0x108>)
 80020a2:	699b      	ldr	r3, [r3, #24]
 80020a4:	f003 0308 	and.w	r3, r3, #8
 80020a8:	60fb      	str	r3, [r7, #12]
 80020aa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENCODER_RA_Pin|ENCODER_BRB_Pin;
 80020ac:	2330      	movs	r3, #48	; 0x30
 80020ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020b0:	2300      	movs	r3, #0
 80020b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b4:	2300      	movs	r3, #0
 80020b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020b8:	f107 031c 	add.w	r3, r7, #28
 80020bc:	4619      	mov	r1, r3
 80020be:	4813      	ldr	r0, [pc, #76]	; (800210c <HAL_TIM_Encoder_MspInit+0x114>)
 80020c0:	f000 fbc6 	bl	8002850 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 80020c4:	4b12      	ldr	r3, [pc, #72]	; (8002110 <HAL_TIM_Encoder_MspInit+0x118>)
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80020ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020cc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80020d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80020d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020d4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80020d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80020da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020dc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80020e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80020e2:	4a0b      	ldr	r2, [pc, #44]	; (8002110 <HAL_TIM_Encoder_MspInit+0x118>)
 80020e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020e6:	6053      	str	r3, [r2, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80020e8:	2200      	movs	r2, #0
 80020ea:	2100      	movs	r1, #0
 80020ec:	201d      	movs	r0, #29
 80020ee:	f000 fabc 	bl	800266a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80020f2:	201d      	movs	r0, #29
 80020f4:	f000 fad5 	bl	80026a2 <HAL_NVIC_EnableIRQ>
}
 80020f8:	bf00      	nop
 80020fa:	3730      	adds	r7, #48	; 0x30
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	40021000 	.word	0x40021000
 8002104:	40010800 	.word	0x40010800
 8002108:	40000400 	.word	0x40000400
 800210c:	40010c00 	.word	0x40010c00
 8002110:	40010000 	.word	0x40010000

08002114 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002114:	b480      	push	{r7}
 8002116:	b085      	sub	sp, #20
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a09      	ldr	r2, [pc, #36]	; (8002148 <HAL_TIM_Base_MspInit+0x34>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d10b      	bne.n	800213e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002126:	4b09      	ldr	r3, [pc, #36]	; (800214c <HAL_TIM_Base_MspInit+0x38>)
 8002128:	69db      	ldr	r3, [r3, #28]
 800212a:	4a08      	ldr	r2, [pc, #32]	; (800214c <HAL_TIM_Base_MspInit+0x38>)
 800212c:	f043 0304 	orr.w	r3, r3, #4
 8002130:	61d3      	str	r3, [r2, #28]
 8002132:	4b06      	ldr	r3, [pc, #24]	; (800214c <HAL_TIM_Base_MspInit+0x38>)
 8002134:	69db      	ldr	r3, [r3, #28]
 8002136:	f003 0304 	and.w	r3, r3, #4
 800213a:	60fb      	str	r3, [r7, #12]
 800213c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800213e:	bf00      	nop
 8002140:	3714      	adds	r7, #20
 8002142:	46bd      	mov	sp, r7
 8002144:	bc80      	pop	{r7}
 8002146:	4770      	bx	lr
 8002148:	40000800 	.word	0x40000800
 800214c:	40021000 	.word	0x40021000

08002150 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b088      	sub	sp, #32
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002158:	f107 0310 	add.w	r3, r7, #16
 800215c:	2200      	movs	r2, #0
 800215e:	601a      	str	r2, [r3, #0]
 8002160:	605a      	str	r2, [r3, #4]
 8002162:	609a      	str	r2, [r3, #8]
 8002164:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a10      	ldr	r2, [pc, #64]	; (80021ac <HAL_TIM_MspPostInit+0x5c>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d118      	bne.n	80021a2 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002170:	4b0f      	ldr	r3, [pc, #60]	; (80021b0 <HAL_TIM_MspPostInit+0x60>)
 8002172:	699b      	ldr	r3, [r3, #24]
 8002174:	4a0e      	ldr	r2, [pc, #56]	; (80021b0 <HAL_TIM_MspPostInit+0x60>)
 8002176:	f043 0304 	orr.w	r3, r3, #4
 800217a:	6193      	str	r3, [r2, #24]
 800217c:	4b0c      	ldr	r3, [pc, #48]	; (80021b0 <HAL_TIM_MspPostInit+0x60>)
 800217e:	699b      	ldr	r3, [r3, #24]
 8002180:	f003 0304 	and.w	r3, r3, #4
 8002184:	60fb      	str	r3, [r7, #12]
 8002186:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = pwm_l_Pin|pwm_r_Pin;
 8002188:	f44f 6310 	mov.w	r3, #2304	; 0x900
 800218c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800218e:	2302      	movs	r3, #2
 8002190:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002192:	2302      	movs	r3, #2
 8002194:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002196:	f107 0310 	add.w	r3, r7, #16
 800219a:	4619      	mov	r1, r3
 800219c:	4805      	ldr	r0, [pc, #20]	; (80021b4 <HAL_TIM_MspPostInit+0x64>)
 800219e:	f000 fb57 	bl	8002850 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80021a2:	bf00      	nop
 80021a4:	3720      	adds	r7, #32
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	40012c00 	.word	0x40012c00
 80021b0:	40021000 	.word	0x40021000
 80021b4:	40010800 	.word	0x40010800

080021b8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80021bc:	4b11      	ldr	r3, [pc, #68]	; (8002204 <MX_USART1_UART_Init+0x4c>)
 80021be:	4a12      	ldr	r2, [pc, #72]	; (8002208 <MX_USART1_UART_Init+0x50>)
 80021c0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80021c2:	4b10      	ldr	r3, [pc, #64]	; (8002204 <MX_USART1_UART_Init+0x4c>)
 80021c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80021c8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80021ca:	4b0e      	ldr	r3, [pc, #56]	; (8002204 <MX_USART1_UART_Init+0x4c>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80021d0:	4b0c      	ldr	r3, [pc, #48]	; (8002204 <MX_USART1_UART_Init+0x4c>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80021d6:	4b0b      	ldr	r3, [pc, #44]	; (8002204 <MX_USART1_UART_Init+0x4c>)
 80021d8:	2200      	movs	r2, #0
 80021da:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021dc:	4b09      	ldr	r3, [pc, #36]	; (8002204 <MX_USART1_UART_Init+0x4c>)
 80021de:	220c      	movs	r2, #12
 80021e0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021e2:	4b08      	ldr	r3, [pc, #32]	; (8002204 <MX_USART1_UART_Init+0x4c>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021e8:	4b06      	ldr	r3, [pc, #24]	; (8002204 <MX_USART1_UART_Init+0x4c>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80021ee:	4805      	ldr	r0, [pc, #20]	; (8002204 <MX_USART1_UART_Init+0x4c>)
 80021f0:	f004 fcab 	bl	8006b4a <HAL_UART_Init>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d001      	beq.n	80021fe <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80021fa:	f7fe ff60 	bl	80010be <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80021fe:	bf00      	nop
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	200007fc 	.word	0x200007fc
 8002208:	40013800 	.word	0x40013800

0800220c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002210:	4b11      	ldr	r3, [pc, #68]	; (8002258 <MX_USART2_UART_Init+0x4c>)
 8002212:	4a12      	ldr	r2, [pc, #72]	; (800225c <MX_USART2_UART_Init+0x50>)
 8002214:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002216:	4b10      	ldr	r3, [pc, #64]	; (8002258 <MX_USART2_UART_Init+0x4c>)
 8002218:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800221c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800221e:	4b0e      	ldr	r3, [pc, #56]	; (8002258 <MX_USART2_UART_Init+0x4c>)
 8002220:	2200      	movs	r2, #0
 8002222:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002224:	4b0c      	ldr	r3, [pc, #48]	; (8002258 <MX_USART2_UART_Init+0x4c>)
 8002226:	2200      	movs	r2, #0
 8002228:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800222a:	4b0b      	ldr	r3, [pc, #44]	; (8002258 <MX_USART2_UART_Init+0x4c>)
 800222c:	2200      	movs	r2, #0
 800222e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002230:	4b09      	ldr	r3, [pc, #36]	; (8002258 <MX_USART2_UART_Init+0x4c>)
 8002232:	220c      	movs	r2, #12
 8002234:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002236:	4b08      	ldr	r3, [pc, #32]	; (8002258 <MX_USART2_UART_Init+0x4c>)
 8002238:	2200      	movs	r2, #0
 800223a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800223c:	4b06      	ldr	r3, [pc, #24]	; (8002258 <MX_USART2_UART_Init+0x4c>)
 800223e:	2200      	movs	r2, #0
 8002240:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002242:	4805      	ldr	r0, [pc, #20]	; (8002258 <MX_USART2_UART_Init+0x4c>)
 8002244:	f004 fc81 	bl	8006b4a <HAL_UART_Init>
 8002248:	4603      	mov	r3, r0
 800224a:	2b00      	cmp	r3, #0
 800224c:	d001      	beq.n	8002252 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800224e:	f7fe ff36 	bl	80010be <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002252:	bf00      	nop
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	20000840 	.word	0x20000840
 800225c:	40004400 	.word	0x40004400

08002260 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b08a      	sub	sp, #40	; 0x28
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002268:	f107 0318 	add.w	r3, r7, #24
 800226c:	2200      	movs	r2, #0
 800226e:	601a      	str	r2, [r3, #0]
 8002270:	605a      	str	r2, [r3, #4]
 8002272:	609a      	str	r2, [r3, #8]
 8002274:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a3f      	ldr	r2, [pc, #252]	; (8002378 <HAL_UART_MspInit+0x118>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d13a      	bne.n	80022f6 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002280:	4b3e      	ldr	r3, [pc, #248]	; (800237c <HAL_UART_MspInit+0x11c>)
 8002282:	699b      	ldr	r3, [r3, #24]
 8002284:	4a3d      	ldr	r2, [pc, #244]	; (800237c <HAL_UART_MspInit+0x11c>)
 8002286:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800228a:	6193      	str	r3, [r2, #24]
 800228c:	4b3b      	ldr	r3, [pc, #236]	; (800237c <HAL_UART_MspInit+0x11c>)
 800228e:	699b      	ldr	r3, [r3, #24]
 8002290:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002294:	617b      	str	r3, [r7, #20]
 8002296:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002298:	4b38      	ldr	r3, [pc, #224]	; (800237c <HAL_UART_MspInit+0x11c>)
 800229a:	699b      	ldr	r3, [r3, #24]
 800229c:	4a37      	ldr	r2, [pc, #220]	; (800237c <HAL_UART_MspInit+0x11c>)
 800229e:	f043 0304 	orr.w	r3, r3, #4
 80022a2:	6193      	str	r3, [r2, #24]
 80022a4:	4b35      	ldr	r3, [pc, #212]	; (800237c <HAL_UART_MspInit+0x11c>)
 80022a6:	699b      	ldr	r3, [r3, #24]
 80022a8:	f003 0304 	and.w	r3, r3, #4
 80022ac:	613b      	str	r3, [r7, #16]
 80022ae:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = DEBUG_USART1_TX_Pin;
 80022b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80022b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022b6:	2302      	movs	r3, #2
 80022b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022ba:	2303      	movs	r3, #3
 80022bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DEBUG_USART1_TX_GPIO_Port, &GPIO_InitStruct);
 80022be:	f107 0318 	add.w	r3, r7, #24
 80022c2:	4619      	mov	r1, r3
 80022c4:	482e      	ldr	r0, [pc, #184]	; (8002380 <HAL_UART_MspInit+0x120>)
 80022c6:	f000 fac3 	bl	8002850 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DEBUG_USART1_RX_Pin;
 80022ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80022ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022d0:	2300      	movs	r3, #0
 80022d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d4:	2300      	movs	r3, #0
 80022d6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(DEBUG_USART1_RX_GPIO_Port, &GPIO_InitStruct);
 80022d8:	f107 0318 	add.w	r3, r7, #24
 80022dc:	4619      	mov	r1, r3
 80022de:	4828      	ldr	r0, [pc, #160]	; (8002380 <HAL_UART_MspInit+0x120>)
 80022e0:	f000 fab6 	bl	8002850 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80022e4:	2200      	movs	r2, #0
 80022e6:	2100      	movs	r1, #0
 80022e8:	2025      	movs	r0, #37	; 0x25
 80022ea:	f000 f9be 	bl	800266a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80022ee:	2025      	movs	r0, #37	; 0x25
 80022f0:	f000 f9d7 	bl	80026a2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80022f4:	e03c      	b.n	8002370 <HAL_UART_MspInit+0x110>
  else if(uartHandle->Instance==USART2)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a22      	ldr	r2, [pc, #136]	; (8002384 <HAL_UART_MspInit+0x124>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d137      	bne.n	8002370 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002300:	4b1e      	ldr	r3, [pc, #120]	; (800237c <HAL_UART_MspInit+0x11c>)
 8002302:	69db      	ldr	r3, [r3, #28]
 8002304:	4a1d      	ldr	r2, [pc, #116]	; (800237c <HAL_UART_MspInit+0x11c>)
 8002306:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800230a:	61d3      	str	r3, [r2, #28]
 800230c:	4b1b      	ldr	r3, [pc, #108]	; (800237c <HAL_UART_MspInit+0x11c>)
 800230e:	69db      	ldr	r3, [r3, #28]
 8002310:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002314:	60fb      	str	r3, [r7, #12]
 8002316:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002318:	4b18      	ldr	r3, [pc, #96]	; (800237c <HAL_UART_MspInit+0x11c>)
 800231a:	699b      	ldr	r3, [r3, #24]
 800231c:	4a17      	ldr	r2, [pc, #92]	; (800237c <HAL_UART_MspInit+0x11c>)
 800231e:	f043 0304 	orr.w	r3, r3, #4
 8002322:	6193      	str	r3, [r2, #24]
 8002324:	4b15      	ldr	r3, [pc, #84]	; (800237c <HAL_UART_MspInit+0x11c>)
 8002326:	699b      	ldr	r3, [r3, #24]
 8002328:	f003 0304 	and.w	r3, r3, #4
 800232c:	60bb      	str	r3, [r7, #8]
 800232e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = BLE_USART2_TX_Pin;
 8002330:	2304      	movs	r3, #4
 8002332:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002334:	2302      	movs	r3, #2
 8002336:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002338:	2303      	movs	r3, #3
 800233a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BLE_USART2_TX_GPIO_Port, &GPIO_InitStruct);
 800233c:	f107 0318 	add.w	r3, r7, #24
 8002340:	4619      	mov	r1, r3
 8002342:	480f      	ldr	r0, [pc, #60]	; (8002380 <HAL_UART_MspInit+0x120>)
 8002344:	f000 fa84 	bl	8002850 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = BLE_USART2_RX_Pin;
 8002348:	2308      	movs	r3, #8
 800234a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800234c:	2300      	movs	r3, #0
 800234e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002350:	2300      	movs	r3, #0
 8002352:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(BLE_USART2_RX_GPIO_Port, &GPIO_InitStruct);
 8002354:	f107 0318 	add.w	r3, r7, #24
 8002358:	4619      	mov	r1, r3
 800235a:	4809      	ldr	r0, [pc, #36]	; (8002380 <HAL_UART_MspInit+0x120>)
 800235c:	f000 fa78 	bl	8002850 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002360:	2200      	movs	r2, #0
 8002362:	2100      	movs	r1, #0
 8002364:	2026      	movs	r0, #38	; 0x26
 8002366:	f000 f980 	bl	800266a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800236a:	2026      	movs	r0, #38	; 0x26
 800236c:	f000 f999 	bl	80026a2 <HAL_NVIC_EnableIRQ>
}
 8002370:	bf00      	nop
 8002372:	3728      	adds	r7, #40	; 0x28
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}
 8002378:	40013800 	.word	0x40013800
 800237c:	40021000 	.word	0x40021000
 8002380:	40010800 	.word	0x40010800
 8002384:	40004400 	.word	0x40004400

08002388 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002388:	480c      	ldr	r0, [pc, #48]	; (80023bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800238a:	490d      	ldr	r1, [pc, #52]	; (80023c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800238c:	4a0d      	ldr	r2, [pc, #52]	; (80023c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800238e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002390:	e002      	b.n	8002398 <LoopCopyDataInit>

08002392 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002392:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002394:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002396:	3304      	adds	r3, #4

08002398 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002398:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800239a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800239c:	d3f9      	bcc.n	8002392 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800239e:	4a0a      	ldr	r2, [pc, #40]	; (80023c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80023a0:	4c0a      	ldr	r4, [pc, #40]	; (80023cc <LoopFillZerobss+0x22>)
  movs r3, #0
 80023a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023a4:	e001      	b.n	80023aa <LoopFillZerobss>

080023a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023a8:	3204      	adds	r2, #4

080023aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023ac:	d3fb      	bcc.n	80023a6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80023ae:	f7ff fc71 	bl	8001c94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023b2:	f005 f9a3 	bl	80076fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80023b6:	f7fe fe19 	bl	8000fec <main>
  bx lr
 80023ba:	4770      	bx	lr
  ldr r0, =_sdata
 80023bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023c0:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80023c4:	0800c6b4 	.word	0x0800c6b4
  ldr r2, =_sbss
 80023c8:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80023cc:	2000089c 	.word	0x2000089c

080023d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80023d0:	e7fe      	b.n	80023d0 <ADC1_2_IRQHandler>
	...

080023d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023d8:	4b08      	ldr	r3, [pc, #32]	; (80023fc <HAL_Init+0x28>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a07      	ldr	r2, [pc, #28]	; (80023fc <HAL_Init+0x28>)
 80023de:	f043 0310 	orr.w	r3, r3, #16
 80023e2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023e4:	2003      	movs	r0, #3
 80023e6:	f000 f935 	bl	8002654 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023ea:	200f      	movs	r0, #15
 80023ec:	f000 f808 	bl	8002400 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023f0:	f7ff fa16 	bl	8001820 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023f4:	2300      	movs	r3, #0
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	40022000 	.word	0x40022000

08002400 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b082      	sub	sp, #8
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002408:	4b12      	ldr	r3, [pc, #72]	; (8002454 <HAL_InitTick+0x54>)
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	4b12      	ldr	r3, [pc, #72]	; (8002458 <HAL_InitTick+0x58>)
 800240e:	781b      	ldrb	r3, [r3, #0]
 8002410:	4619      	mov	r1, r3
 8002412:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002416:	fbb3 f3f1 	udiv	r3, r3, r1
 800241a:	fbb2 f3f3 	udiv	r3, r2, r3
 800241e:	4618      	mov	r0, r3
 8002420:	f000 f94d 	bl	80026be <HAL_SYSTICK_Config>
 8002424:	4603      	mov	r3, r0
 8002426:	2b00      	cmp	r3, #0
 8002428:	d001      	beq.n	800242e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	e00e      	b.n	800244c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2b0f      	cmp	r3, #15
 8002432:	d80a      	bhi.n	800244a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002434:	2200      	movs	r2, #0
 8002436:	6879      	ldr	r1, [r7, #4]
 8002438:	f04f 30ff 	mov.w	r0, #4294967295
 800243c:	f000 f915 	bl	800266a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002440:	4a06      	ldr	r2, [pc, #24]	; (800245c <HAL_InitTick+0x5c>)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002446:	2300      	movs	r3, #0
 8002448:	e000      	b.n	800244c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
}
 800244c:	4618      	mov	r0, r3
 800244e:	3708      	adds	r7, #8
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	20000000 	.word	0x20000000
 8002458:	20000008 	.word	0x20000008
 800245c:	20000004 	.word	0x20000004

08002460 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  return uwTick;
 8002464:	4b02      	ldr	r3, [pc, #8]	; (8002470 <HAL_GetTick+0x10>)
 8002466:	681b      	ldr	r3, [r3, #0]
}
 8002468:	4618      	mov	r0, r3
 800246a:	46bd      	mov	sp, r7
 800246c:	bc80      	pop	{r7}
 800246e:	4770      	bx	lr
 8002470:	20000884 	.word	0x20000884

08002474 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800247c:	f7ff fff0 	bl	8002460 <HAL_GetTick>
 8002480:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	f1b3 3fff 	cmp.w	r3, #4294967295
 800248c:	d005      	beq.n	800249a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800248e:	4b0a      	ldr	r3, [pc, #40]	; (80024b8 <HAL_Delay+0x44>)
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	461a      	mov	r2, r3
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	4413      	add	r3, r2
 8002498:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800249a:	bf00      	nop
 800249c:	f7ff ffe0 	bl	8002460 <HAL_GetTick>
 80024a0:	4602      	mov	r2, r0
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	1ad3      	subs	r3, r2, r3
 80024a6:	68fa      	ldr	r2, [r7, #12]
 80024a8:	429a      	cmp	r2, r3
 80024aa:	d8f7      	bhi.n	800249c <HAL_Delay+0x28>
  {
  }
}
 80024ac:	bf00      	nop
 80024ae:	bf00      	nop
 80024b0:	3710      	adds	r7, #16
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	20000008 	.word	0x20000008

080024bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024bc:	b480      	push	{r7}
 80024be:	b085      	sub	sp, #20
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	f003 0307 	and.w	r3, r3, #7
 80024ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024cc:	4b0c      	ldr	r3, [pc, #48]	; (8002500 <__NVIC_SetPriorityGrouping+0x44>)
 80024ce:	68db      	ldr	r3, [r3, #12]
 80024d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024d2:	68ba      	ldr	r2, [r7, #8]
 80024d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024d8:	4013      	ands	r3, r2
 80024da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80024e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024ee:	4a04      	ldr	r2, [pc, #16]	; (8002500 <__NVIC_SetPriorityGrouping+0x44>)
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	60d3      	str	r3, [r2, #12]
}
 80024f4:	bf00      	nop
 80024f6:	3714      	adds	r7, #20
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bc80      	pop	{r7}
 80024fc:	4770      	bx	lr
 80024fe:	bf00      	nop
 8002500:	e000ed00 	.word	0xe000ed00

08002504 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002504:	b480      	push	{r7}
 8002506:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002508:	4b04      	ldr	r3, [pc, #16]	; (800251c <__NVIC_GetPriorityGrouping+0x18>)
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	0a1b      	lsrs	r3, r3, #8
 800250e:	f003 0307 	and.w	r3, r3, #7
}
 8002512:	4618      	mov	r0, r3
 8002514:	46bd      	mov	sp, r7
 8002516:	bc80      	pop	{r7}
 8002518:	4770      	bx	lr
 800251a:	bf00      	nop
 800251c:	e000ed00 	.word	0xe000ed00

08002520 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	4603      	mov	r3, r0
 8002528:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800252a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800252e:	2b00      	cmp	r3, #0
 8002530:	db0b      	blt.n	800254a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002532:	79fb      	ldrb	r3, [r7, #7]
 8002534:	f003 021f 	and.w	r2, r3, #31
 8002538:	4906      	ldr	r1, [pc, #24]	; (8002554 <__NVIC_EnableIRQ+0x34>)
 800253a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800253e:	095b      	lsrs	r3, r3, #5
 8002540:	2001      	movs	r0, #1
 8002542:	fa00 f202 	lsl.w	r2, r0, r2
 8002546:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800254a:	bf00      	nop
 800254c:	370c      	adds	r7, #12
 800254e:	46bd      	mov	sp, r7
 8002550:	bc80      	pop	{r7}
 8002552:	4770      	bx	lr
 8002554:	e000e100 	.word	0xe000e100

08002558 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 800255e:	4603      	mov	r3, r0
 8002560:	6039      	str	r1, [r7, #0]
 8002562:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002564:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002568:	2b00      	cmp	r3, #0
 800256a:	db0a      	blt.n	8002582 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	b2da      	uxtb	r2, r3
 8002570:	490c      	ldr	r1, [pc, #48]	; (80025a4 <__NVIC_SetPriority+0x4c>)
 8002572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002576:	0112      	lsls	r2, r2, #4
 8002578:	b2d2      	uxtb	r2, r2
 800257a:	440b      	add	r3, r1
 800257c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002580:	e00a      	b.n	8002598 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	b2da      	uxtb	r2, r3
 8002586:	4908      	ldr	r1, [pc, #32]	; (80025a8 <__NVIC_SetPriority+0x50>)
 8002588:	79fb      	ldrb	r3, [r7, #7]
 800258a:	f003 030f 	and.w	r3, r3, #15
 800258e:	3b04      	subs	r3, #4
 8002590:	0112      	lsls	r2, r2, #4
 8002592:	b2d2      	uxtb	r2, r2
 8002594:	440b      	add	r3, r1
 8002596:	761a      	strb	r2, [r3, #24]
}
 8002598:	bf00      	nop
 800259a:	370c      	adds	r7, #12
 800259c:	46bd      	mov	sp, r7
 800259e:	bc80      	pop	{r7}
 80025a0:	4770      	bx	lr
 80025a2:	bf00      	nop
 80025a4:	e000e100 	.word	0xe000e100
 80025a8:	e000ed00 	.word	0xe000ed00

080025ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b089      	sub	sp, #36	; 0x24
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	60f8      	str	r0, [r7, #12]
 80025b4:	60b9      	str	r1, [r7, #8]
 80025b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	f003 0307 	and.w	r3, r3, #7
 80025be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025c0:	69fb      	ldr	r3, [r7, #28]
 80025c2:	f1c3 0307 	rsb	r3, r3, #7
 80025c6:	2b04      	cmp	r3, #4
 80025c8:	bf28      	it	cs
 80025ca:	2304      	movcs	r3, #4
 80025cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025ce:	69fb      	ldr	r3, [r7, #28]
 80025d0:	3304      	adds	r3, #4
 80025d2:	2b06      	cmp	r3, #6
 80025d4:	d902      	bls.n	80025dc <NVIC_EncodePriority+0x30>
 80025d6:	69fb      	ldr	r3, [r7, #28]
 80025d8:	3b03      	subs	r3, #3
 80025da:	e000      	b.n	80025de <NVIC_EncodePriority+0x32>
 80025dc:	2300      	movs	r3, #0
 80025de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025e0:	f04f 32ff 	mov.w	r2, #4294967295
 80025e4:	69bb      	ldr	r3, [r7, #24]
 80025e6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ea:	43da      	mvns	r2, r3
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	401a      	ands	r2, r3
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025f4:	f04f 31ff 	mov.w	r1, #4294967295
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	fa01 f303 	lsl.w	r3, r1, r3
 80025fe:	43d9      	mvns	r1, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002604:	4313      	orrs	r3, r2
         );
}
 8002606:	4618      	mov	r0, r3
 8002608:	3724      	adds	r7, #36	; 0x24
 800260a:	46bd      	mov	sp, r7
 800260c:	bc80      	pop	{r7}
 800260e:	4770      	bx	lr

08002610 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b082      	sub	sp, #8
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	3b01      	subs	r3, #1
 800261c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002620:	d301      	bcc.n	8002626 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002622:	2301      	movs	r3, #1
 8002624:	e00f      	b.n	8002646 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002626:	4a0a      	ldr	r2, [pc, #40]	; (8002650 <SysTick_Config+0x40>)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	3b01      	subs	r3, #1
 800262c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800262e:	210f      	movs	r1, #15
 8002630:	f04f 30ff 	mov.w	r0, #4294967295
 8002634:	f7ff ff90 	bl	8002558 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002638:	4b05      	ldr	r3, [pc, #20]	; (8002650 <SysTick_Config+0x40>)
 800263a:	2200      	movs	r2, #0
 800263c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800263e:	4b04      	ldr	r3, [pc, #16]	; (8002650 <SysTick_Config+0x40>)
 8002640:	2207      	movs	r2, #7
 8002642:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002644:	2300      	movs	r3, #0
}
 8002646:	4618      	mov	r0, r3
 8002648:	3708      	adds	r7, #8
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	e000e010 	.word	0xe000e010

08002654 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	f7ff ff2d 	bl	80024bc <__NVIC_SetPriorityGrouping>
}
 8002662:	bf00      	nop
 8002664:	3708      	adds	r7, #8
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}

0800266a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800266a:	b580      	push	{r7, lr}
 800266c:	b086      	sub	sp, #24
 800266e:	af00      	add	r7, sp, #0
 8002670:	4603      	mov	r3, r0
 8002672:	60b9      	str	r1, [r7, #8]
 8002674:	607a      	str	r2, [r7, #4]
 8002676:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002678:	2300      	movs	r3, #0
 800267a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800267c:	f7ff ff42 	bl	8002504 <__NVIC_GetPriorityGrouping>
 8002680:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002682:	687a      	ldr	r2, [r7, #4]
 8002684:	68b9      	ldr	r1, [r7, #8]
 8002686:	6978      	ldr	r0, [r7, #20]
 8002688:	f7ff ff90 	bl	80025ac <NVIC_EncodePriority>
 800268c:	4602      	mov	r2, r0
 800268e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002692:	4611      	mov	r1, r2
 8002694:	4618      	mov	r0, r3
 8002696:	f7ff ff5f 	bl	8002558 <__NVIC_SetPriority>
}
 800269a:	bf00      	nop
 800269c:	3718      	adds	r7, #24
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}

080026a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026a2:	b580      	push	{r7, lr}
 80026a4:	b082      	sub	sp, #8
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	4603      	mov	r3, r0
 80026aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026b0:	4618      	mov	r0, r3
 80026b2:	f7ff ff35 	bl	8002520 <__NVIC_EnableIRQ>
}
 80026b6:	bf00      	nop
 80026b8:	3708      	adds	r7, #8
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}

080026be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026be:	b580      	push	{r7, lr}
 80026c0:	b082      	sub	sp, #8
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f7ff ffa2 	bl	8002610 <SysTick_Config>
 80026cc:	4603      	mov	r3, r0
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3708      	adds	r7, #8
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}

080026d6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80026d6:	b480      	push	{r7}
 80026d8:	b085      	sub	sp, #20
 80026da:	af00      	add	r7, sp, #0
 80026dc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026de:	2300      	movs	r3, #0
 80026e0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80026e8:	2b02      	cmp	r3, #2
 80026ea:	d008      	beq.n	80026fe <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2204      	movs	r2, #4
 80026f0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2200      	movs	r2, #0
 80026f6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e020      	b.n	8002740 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f022 020e 	bic.w	r2, r2, #14
 800270c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f022 0201 	bic.w	r2, r2, #1
 800271c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002726:	2101      	movs	r1, #1
 8002728:	fa01 f202 	lsl.w	r2, r1, r2
 800272c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2201      	movs	r2, #1
 8002732:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2200      	movs	r2, #0
 800273a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800273e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002740:	4618      	mov	r0, r3
 8002742:	3714      	adds	r7, #20
 8002744:	46bd      	mov	sp, r7
 8002746:	bc80      	pop	{r7}
 8002748:	4770      	bx	lr
	...

0800274c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800274c:	b580      	push	{r7, lr}
 800274e:	b084      	sub	sp, #16
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002754:	2300      	movs	r3, #0
 8002756:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800275e:	2b02      	cmp	r3, #2
 8002760:	d005      	beq.n	800276e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2204      	movs	r2, #4
 8002766:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	73fb      	strb	r3, [r7, #15]
 800276c:	e051      	b.n	8002812 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f022 020e 	bic.w	r2, r2, #14
 800277c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f022 0201 	bic.w	r2, r2, #1
 800278c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a22      	ldr	r2, [pc, #136]	; (800281c <HAL_DMA_Abort_IT+0xd0>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d029      	beq.n	80027ec <HAL_DMA_Abort_IT+0xa0>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a20      	ldr	r2, [pc, #128]	; (8002820 <HAL_DMA_Abort_IT+0xd4>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d022      	beq.n	80027e8 <HAL_DMA_Abort_IT+0x9c>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a1f      	ldr	r2, [pc, #124]	; (8002824 <HAL_DMA_Abort_IT+0xd8>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d01a      	beq.n	80027e2 <HAL_DMA_Abort_IT+0x96>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a1d      	ldr	r2, [pc, #116]	; (8002828 <HAL_DMA_Abort_IT+0xdc>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d012      	beq.n	80027dc <HAL_DMA_Abort_IT+0x90>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a1c      	ldr	r2, [pc, #112]	; (800282c <HAL_DMA_Abort_IT+0xe0>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d00a      	beq.n	80027d6 <HAL_DMA_Abort_IT+0x8a>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a1a      	ldr	r2, [pc, #104]	; (8002830 <HAL_DMA_Abort_IT+0xe4>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d102      	bne.n	80027d0 <HAL_DMA_Abort_IT+0x84>
 80027ca:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80027ce:	e00e      	b.n	80027ee <HAL_DMA_Abort_IT+0xa2>
 80027d0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80027d4:	e00b      	b.n	80027ee <HAL_DMA_Abort_IT+0xa2>
 80027d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80027da:	e008      	b.n	80027ee <HAL_DMA_Abort_IT+0xa2>
 80027dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027e0:	e005      	b.n	80027ee <HAL_DMA_Abort_IT+0xa2>
 80027e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80027e6:	e002      	b.n	80027ee <HAL_DMA_Abort_IT+0xa2>
 80027e8:	2310      	movs	r3, #16
 80027ea:	e000      	b.n	80027ee <HAL_DMA_Abort_IT+0xa2>
 80027ec:	2301      	movs	r3, #1
 80027ee:	4a11      	ldr	r2, [pc, #68]	; (8002834 <HAL_DMA_Abort_IT+0xe8>)
 80027f0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2201      	movs	r2, #1
 80027f6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002806:	2b00      	cmp	r3, #0
 8002808:	d003      	beq.n	8002812 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	4798      	blx	r3
    } 
  }
  return status;
 8002812:	7bfb      	ldrb	r3, [r7, #15]
}
 8002814:	4618      	mov	r0, r3
 8002816:	3710      	adds	r7, #16
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	40020008 	.word	0x40020008
 8002820:	4002001c 	.word	0x4002001c
 8002824:	40020030 	.word	0x40020030
 8002828:	40020044 	.word	0x40020044
 800282c:	40020058 	.word	0x40020058
 8002830:	4002006c 	.word	0x4002006c
 8002834:	40020000 	.word	0x40020000

08002838 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002838:	b480      	push	{r7}
 800283a:	b083      	sub	sp, #12
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 8002846:	4618      	mov	r0, r3
 8002848:	370c      	adds	r7, #12
 800284a:	46bd      	mov	sp, r7
 800284c:	bc80      	pop	{r7}
 800284e:	4770      	bx	lr

08002850 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002850:	b480      	push	{r7}
 8002852:	b08b      	sub	sp, #44	; 0x2c
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
 8002858:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800285a:	2300      	movs	r3, #0
 800285c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800285e:	2300      	movs	r3, #0
 8002860:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002862:	e169      	b.n	8002b38 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002864:	2201      	movs	r2, #1
 8002866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002868:	fa02 f303 	lsl.w	r3, r2, r3
 800286c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	69fa      	ldr	r2, [r7, #28]
 8002874:	4013      	ands	r3, r2
 8002876:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002878:	69ba      	ldr	r2, [r7, #24]
 800287a:	69fb      	ldr	r3, [r7, #28]
 800287c:	429a      	cmp	r2, r3
 800287e:	f040 8158 	bne.w	8002b32 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	4a9a      	ldr	r2, [pc, #616]	; (8002af0 <HAL_GPIO_Init+0x2a0>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d05e      	beq.n	800294a <HAL_GPIO_Init+0xfa>
 800288c:	4a98      	ldr	r2, [pc, #608]	; (8002af0 <HAL_GPIO_Init+0x2a0>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d875      	bhi.n	800297e <HAL_GPIO_Init+0x12e>
 8002892:	4a98      	ldr	r2, [pc, #608]	; (8002af4 <HAL_GPIO_Init+0x2a4>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d058      	beq.n	800294a <HAL_GPIO_Init+0xfa>
 8002898:	4a96      	ldr	r2, [pc, #600]	; (8002af4 <HAL_GPIO_Init+0x2a4>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d86f      	bhi.n	800297e <HAL_GPIO_Init+0x12e>
 800289e:	4a96      	ldr	r2, [pc, #600]	; (8002af8 <HAL_GPIO_Init+0x2a8>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d052      	beq.n	800294a <HAL_GPIO_Init+0xfa>
 80028a4:	4a94      	ldr	r2, [pc, #592]	; (8002af8 <HAL_GPIO_Init+0x2a8>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d869      	bhi.n	800297e <HAL_GPIO_Init+0x12e>
 80028aa:	4a94      	ldr	r2, [pc, #592]	; (8002afc <HAL_GPIO_Init+0x2ac>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d04c      	beq.n	800294a <HAL_GPIO_Init+0xfa>
 80028b0:	4a92      	ldr	r2, [pc, #584]	; (8002afc <HAL_GPIO_Init+0x2ac>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d863      	bhi.n	800297e <HAL_GPIO_Init+0x12e>
 80028b6:	4a92      	ldr	r2, [pc, #584]	; (8002b00 <HAL_GPIO_Init+0x2b0>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d046      	beq.n	800294a <HAL_GPIO_Init+0xfa>
 80028bc:	4a90      	ldr	r2, [pc, #576]	; (8002b00 <HAL_GPIO_Init+0x2b0>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d85d      	bhi.n	800297e <HAL_GPIO_Init+0x12e>
 80028c2:	2b12      	cmp	r3, #18
 80028c4:	d82a      	bhi.n	800291c <HAL_GPIO_Init+0xcc>
 80028c6:	2b12      	cmp	r3, #18
 80028c8:	d859      	bhi.n	800297e <HAL_GPIO_Init+0x12e>
 80028ca:	a201      	add	r2, pc, #4	; (adr r2, 80028d0 <HAL_GPIO_Init+0x80>)
 80028cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028d0:	0800294b 	.word	0x0800294b
 80028d4:	08002925 	.word	0x08002925
 80028d8:	08002937 	.word	0x08002937
 80028dc:	08002979 	.word	0x08002979
 80028e0:	0800297f 	.word	0x0800297f
 80028e4:	0800297f 	.word	0x0800297f
 80028e8:	0800297f 	.word	0x0800297f
 80028ec:	0800297f 	.word	0x0800297f
 80028f0:	0800297f 	.word	0x0800297f
 80028f4:	0800297f 	.word	0x0800297f
 80028f8:	0800297f 	.word	0x0800297f
 80028fc:	0800297f 	.word	0x0800297f
 8002900:	0800297f 	.word	0x0800297f
 8002904:	0800297f 	.word	0x0800297f
 8002908:	0800297f 	.word	0x0800297f
 800290c:	0800297f 	.word	0x0800297f
 8002910:	0800297f 	.word	0x0800297f
 8002914:	0800292d 	.word	0x0800292d
 8002918:	08002941 	.word	0x08002941
 800291c:	4a79      	ldr	r2, [pc, #484]	; (8002b04 <HAL_GPIO_Init+0x2b4>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d013      	beq.n	800294a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002922:	e02c      	b.n	800297e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	68db      	ldr	r3, [r3, #12]
 8002928:	623b      	str	r3, [r7, #32]
          break;
 800292a:	e029      	b.n	8002980 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	68db      	ldr	r3, [r3, #12]
 8002930:	3304      	adds	r3, #4
 8002932:	623b      	str	r3, [r7, #32]
          break;
 8002934:	e024      	b.n	8002980 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	68db      	ldr	r3, [r3, #12]
 800293a:	3308      	adds	r3, #8
 800293c:	623b      	str	r3, [r7, #32]
          break;
 800293e:	e01f      	b.n	8002980 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	68db      	ldr	r3, [r3, #12]
 8002944:	330c      	adds	r3, #12
 8002946:	623b      	str	r3, [r7, #32]
          break;
 8002948:	e01a      	b.n	8002980 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d102      	bne.n	8002958 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002952:	2304      	movs	r3, #4
 8002954:	623b      	str	r3, [r7, #32]
          break;
 8002956:	e013      	b.n	8002980 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	2b01      	cmp	r3, #1
 800295e:	d105      	bne.n	800296c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002960:	2308      	movs	r3, #8
 8002962:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	69fa      	ldr	r2, [r7, #28]
 8002968:	611a      	str	r2, [r3, #16]
          break;
 800296a:	e009      	b.n	8002980 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800296c:	2308      	movs	r3, #8
 800296e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	69fa      	ldr	r2, [r7, #28]
 8002974:	615a      	str	r2, [r3, #20]
          break;
 8002976:	e003      	b.n	8002980 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002978:	2300      	movs	r3, #0
 800297a:	623b      	str	r3, [r7, #32]
          break;
 800297c:	e000      	b.n	8002980 <HAL_GPIO_Init+0x130>
          break;
 800297e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002980:	69bb      	ldr	r3, [r7, #24]
 8002982:	2bff      	cmp	r3, #255	; 0xff
 8002984:	d801      	bhi.n	800298a <HAL_GPIO_Init+0x13a>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	e001      	b.n	800298e <HAL_GPIO_Init+0x13e>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	3304      	adds	r3, #4
 800298e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002990:	69bb      	ldr	r3, [r7, #24]
 8002992:	2bff      	cmp	r3, #255	; 0xff
 8002994:	d802      	bhi.n	800299c <HAL_GPIO_Init+0x14c>
 8002996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002998:	009b      	lsls	r3, r3, #2
 800299a:	e002      	b.n	80029a2 <HAL_GPIO_Init+0x152>
 800299c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800299e:	3b08      	subs	r3, #8
 80029a0:	009b      	lsls	r3, r3, #2
 80029a2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	210f      	movs	r1, #15
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	fa01 f303 	lsl.w	r3, r1, r3
 80029b0:	43db      	mvns	r3, r3
 80029b2:	401a      	ands	r2, r3
 80029b4:	6a39      	ldr	r1, [r7, #32]
 80029b6:	693b      	ldr	r3, [r7, #16]
 80029b8:	fa01 f303 	lsl.w	r3, r1, r3
 80029bc:	431a      	orrs	r2, r3
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	f000 80b1 	beq.w	8002b32 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80029d0:	4b4d      	ldr	r3, [pc, #308]	; (8002b08 <HAL_GPIO_Init+0x2b8>)
 80029d2:	699b      	ldr	r3, [r3, #24]
 80029d4:	4a4c      	ldr	r2, [pc, #304]	; (8002b08 <HAL_GPIO_Init+0x2b8>)
 80029d6:	f043 0301 	orr.w	r3, r3, #1
 80029da:	6193      	str	r3, [r2, #24]
 80029dc:	4b4a      	ldr	r3, [pc, #296]	; (8002b08 <HAL_GPIO_Init+0x2b8>)
 80029de:	699b      	ldr	r3, [r3, #24]
 80029e0:	f003 0301 	and.w	r3, r3, #1
 80029e4:	60bb      	str	r3, [r7, #8]
 80029e6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80029e8:	4a48      	ldr	r2, [pc, #288]	; (8002b0c <HAL_GPIO_Init+0x2bc>)
 80029ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ec:	089b      	lsrs	r3, r3, #2
 80029ee:	3302      	adds	r3, #2
 80029f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029f4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80029f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029f8:	f003 0303 	and.w	r3, r3, #3
 80029fc:	009b      	lsls	r3, r3, #2
 80029fe:	220f      	movs	r2, #15
 8002a00:	fa02 f303 	lsl.w	r3, r2, r3
 8002a04:	43db      	mvns	r3, r3
 8002a06:	68fa      	ldr	r2, [r7, #12]
 8002a08:	4013      	ands	r3, r2
 8002a0a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	4a40      	ldr	r2, [pc, #256]	; (8002b10 <HAL_GPIO_Init+0x2c0>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d013      	beq.n	8002a3c <HAL_GPIO_Init+0x1ec>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	4a3f      	ldr	r2, [pc, #252]	; (8002b14 <HAL_GPIO_Init+0x2c4>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d00d      	beq.n	8002a38 <HAL_GPIO_Init+0x1e8>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	4a3e      	ldr	r2, [pc, #248]	; (8002b18 <HAL_GPIO_Init+0x2c8>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d007      	beq.n	8002a34 <HAL_GPIO_Init+0x1e4>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	4a3d      	ldr	r2, [pc, #244]	; (8002b1c <HAL_GPIO_Init+0x2cc>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d101      	bne.n	8002a30 <HAL_GPIO_Init+0x1e0>
 8002a2c:	2303      	movs	r3, #3
 8002a2e:	e006      	b.n	8002a3e <HAL_GPIO_Init+0x1ee>
 8002a30:	2304      	movs	r3, #4
 8002a32:	e004      	b.n	8002a3e <HAL_GPIO_Init+0x1ee>
 8002a34:	2302      	movs	r3, #2
 8002a36:	e002      	b.n	8002a3e <HAL_GPIO_Init+0x1ee>
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e000      	b.n	8002a3e <HAL_GPIO_Init+0x1ee>
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a40:	f002 0203 	and.w	r2, r2, #3
 8002a44:	0092      	lsls	r2, r2, #2
 8002a46:	4093      	lsls	r3, r2
 8002a48:	68fa      	ldr	r2, [r7, #12]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002a4e:	492f      	ldr	r1, [pc, #188]	; (8002b0c <HAL_GPIO_Init+0x2bc>)
 8002a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a52:	089b      	lsrs	r3, r3, #2
 8002a54:	3302      	adds	r3, #2
 8002a56:	68fa      	ldr	r2, [r7, #12]
 8002a58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d006      	beq.n	8002a76 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002a68:	4b2d      	ldr	r3, [pc, #180]	; (8002b20 <HAL_GPIO_Init+0x2d0>)
 8002a6a:	681a      	ldr	r2, [r3, #0]
 8002a6c:	492c      	ldr	r1, [pc, #176]	; (8002b20 <HAL_GPIO_Init+0x2d0>)
 8002a6e:	69bb      	ldr	r3, [r7, #24]
 8002a70:	4313      	orrs	r3, r2
 8002a72:	600b      	str	r3, [r1, #0]
 8002a74:	e006      	b.n	8002a84 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002a76:	4b2a      	ldr	r3, [pc, #168]	; (8002b20 <HAL_GPIO_Init+0x2d0>)
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	69bb      	ldr	r3, [r7, #24]
 8002a7c:	43db      	mvns	r3, r3
 8002a7e:	4928      	ldr	r1, [pc, #160]	; (8002b20 <HAL_GPIO_Init+0x2d0>)
 8002a80:	4013      	ands	r3, r2
 8002a82:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d006      	beq.n	8002a9e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002a90:	4b23      	ldr	r3, [pc, #140]	; (8002b20 <HAL_GPIO_Init+0x2d0>)
 8002a92:	685a      	ldr	r2, [r3, #4]
 8002a94:	4922      	ldr	r1, [pc, #136]	; (8002b20 <HAL_GPIO_Init+0x2d0>)
 8002a96:	69bb      	ldr	r3, [r7, #24]
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	604b      	str	r3, [r1, #4]
 8002a9c:	e006      	b.n	8002aac <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002a9e:	4b20      	ldr	r3, [pc, #128]	; (8002b20 <HAL_GPIO_Init+0x2d0>)
 8002aa0:	685a      	ldr	r2, [r3, #4]
 8002aa2:	69bb      	ldr	r3, [r7, #24]
 8002aa4:	43db      	mvns	r3, r3
 8002aa6:	491e      	ldr	r1, [pc, #120]	; (8002b20 <HAL_GPIO_Init+0x2d0>)
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d006      	beq.n	8002ac6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002ab8:	4b19      	ldr	r3, [pc, #100]	; (8002b20 <HAL_GPIO_Init+0x2d0>)
 8002aba:	689a      	ldr	r2, [r3, #8]
 8002abc:	4918      	ldr	r1, [pc, #96]	; (8002b20 <HAL_GPIO_Init+0x2d0>)
 8002abe:	69bb      	ldr	r3, [r7, #24]
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	608b      	str	r3, [r1, #8]
 8002ac4:	e006      	b.n	8002ad4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002ac6:	4b16      	ldr	r3, [pc, #88]	; (8002b20 <HAL_GPIO_Init+0x2d0>)
 8002ac8:	689a      	ldr	r2, [r3, #8]
 8002aca:	69bb      	ldr	r3, [r7, #24]
 8002acc:	43db      	mvns	r3, r3
 8002ace:	4914      	ldr	r1, [pc, #80]	; (8002b20 <HAL_GPIO_Init+0x2d0>)
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d021      	beq.n	8002b24 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002ae0:	4b0f      	ldr	r3, [pc, #60]	; (8002b20 <HAL_GPIO_Init+0x2d0>)
 8002ae2:	68da      	ldr	r2, [r3, #12]
 8002ae4:	490e      	ldr	r1, [pc, #56]	; (8002b20 <HAL_GPIO_Init+0x2d0>)
 8002ae6:	69bb      	ldr	r3, [r7, #24]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	60cb      	str	r3, [r1, #12]
 8002aec:	e021      	b.n	8002b32 <HAL_GPIO_Init+0x2e2>
 8002aee:	bf00      	nop
 8002af0:	10320000 	.word	0x10320000
 8002af4:	10310000 	.word	0x10310000
 8002af8:	10220000 	.word	0x10220000
 8002afc:	10210000 	.word	0x10210000
 8002b00:	10120000 	.word	0x10120000
 8002b04:	10110000 	.word	0x10110000
 8002b08:	40021000 	.word	0x40021000
 8002b0c:	40010000 	.word	0x40010000
 8002b10:	40010800 	.word	0x40010800
 8002b14:	40010c00 	.word	0x40010c00
 8002b18:	40011000 	.word	0x40011000
 8002b1c:	40011400 	.word	0x40011400
 8002b20:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002b24:	4b0b      	ldr	r3, [pc, #44]	; (8002b54 <HAL_GPIO_Init+0x304>)
 8002b26:	68da      	ldr	r2, [r3, #12]
 8002b28:	69bb      	ldr	r3, [r7, #24]
 8002b2a:	43db      	mvns	r3, r3
 8002b2c:	4909      	ldr	r1, [pc, #36]	; (8002b54 <HAL_GPIO_Init+0x304>)
 8002b2e:	4013      	ands	r3, r2
 8002b30:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b34:	3301      	adds	r3, #1
 8002b36:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b3e:	fa22 f303 	lsr.w	r3, r2, r3
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	f47f ae8e 	bne.w	8002864 <HAL_GPIO_Init+0x14>
  }
}
 8002b48:	bf00      	nop
 8002b4a:	bf00      	nop
 8002b4c:	372c      	adds	r7, #44	; 0x2c
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bc80      	pop	{r7}
 8002b52:	4770      	bx	lr
 8002b54:	40010400 	.word	0x40010400

08002b58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
 8002b60:	460b      	mov	r3, r1
 8002b62:	807b      	strh	r3, [r7, #2]
 8002b64:	4613      	mov	r3, r2
 8002b66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002b68:	787b      	ldrb	r3, [r7, #1]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d003      	beq.n	8002b76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b6e:	887a      	ldrh	r2, [r7, #2]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002b74:	e003      	b.n	8002b7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002b76:	887b      	ldrh	r3, [r7, #2]
 8002b78:	041a      	lsls	r2, r3, #16
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	611a      	str	r2, [r3, #16]
}
 8002b7e:	bf00      	nop
 8002b80:	370c      	adds	r7, #12
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bc80      	pop	{r7}
 8002b86:	4770      	bx	lr

08002b88 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b084      	sub	sp, #16
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d101      	bne.n	8002b9a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e12b      	b.n	8002df2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d106      	bne.n	8002bb4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002bae:	6878      	ldr	r0, [r7, #4]
 8002bb0:	f7fe f9a8 	bl	8000f04 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2224      	movs	r2, #36	; 0x24
 8002bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f022 0201 	bic.w	r2, r2, #1
 8002bca:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	681a      	ldr	r2, [r3, #0]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002bda:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002bea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002bec:	f002 fbb0 	bl	8005350 <HAL_RCC_GetPCLK1Freq>
 8002bf0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	4a81      	ldr	r2, [pc, #516]	; (8002dfc <HAL_I2C_Init+0x274>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d807      	bhi.n	8002c0c <HAL_I2C_Init+0x84>
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	4a80      	ldr	r2, [pc, #512]	; (8002e00 <HAL_I2C_Init+0x278>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	bf94      	ite	ls
 8002c04:	2301      	movls	r3, #1
 8002c06:	2300      	movhi	r3, #0
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	e006      	b.n	8002c1a <HAL_I2C_Init+0x92>
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	4a7d      	ldr	r2, [pc, #500]	; (8002e04 <HAL_I2C_Init+0x27c>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	bf94      	ite	ls
 8002c14:	2301      	movls	r3, #1
 8002c16:	2300      	movhi	r3, #0
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d001      	beq.n	8002c22 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e0e7      	b.n	8002df2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	4a78      	ldr	r2, [pc, #480]	; (8002e08 <HAL_I2C_Init+0x280>)
 8002c26:	fba2 2303 	umull	r2, r3, r2, r3
 8002c2a:	0c9b      	lsrs	r3, r3, #18
 8002c2c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	68ba      	ldr	r2, [r7, #8]
 8002c3e:	430a      	orrs	r2, r1
 8002c40:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	6a1b      	ldr	r3, [r3, #32]
 8002c48:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	4a6a      	ldr	r2, [pc, #424]	; (8002dfc <HAL_I2C_Init+0x274>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d802      	bhi.n	8002c5c <HAL_I2C_Init+0xd4>
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	3301      	adds	r3, #1
 8002c5a:	e009      	b.n	8002c70 <HAL_I2C_Init+0xe8>
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002c62:	fb02 f303 	mul.w	r3, r2, r3
 8002c66:	4a69      	ldr	r2, [pc, #420]	; (8002e0c <HAL_I2C_Init+0x284>)
 8002c68:	fba2 2303 	umull	r2, r3, r2, r3
 8002c6c:	099b      	lsrs	r3, r3, #6
 8002c6e:	3301      	adds	r3, #1
 8002c70:	687a      	ldr	r2, [r7, #4]
 8002c72:	6812      	ldr	r2, [r2, #0]
 8002c74:	430b      	orrs	r3, r1
 8002c76:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	69db      	ldr	r3, [r3, #28]
 8002c7e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002c82:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	495c      	ldr	r1, [pc, #368]	; (8002dfc <HAL_I2C_Init+0x274>)
 8002c8c:	428b      	cmp	r3, r1
 8002c8e:	d819      	bhi.n	8002cc4 <HAL_I2C_Init+0x13c>
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	1e59      	subs	r1, r3, #1
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	005b      	lsls	r3, r3, #1
 8002c9a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c9e:	1c59      	adds	r1, r3, #1
 8002ca0:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002ca4:	400b      	ands	r3, r1
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d00a      	beq.n	8002cc0 <HAL_I2C_Init+0x138>
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	1e59      	subs	r1, r3, #1
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	005b      	lsls	r3, r3, #1
 8002cb4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002cb8:	3301      	adds	r3, #1
 8002cba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cbe:	e051      	b.n	8002d64 <HAL_I2C_Init+0x1dc>
 8002cc0:	2304      	movs	r3, #4
 8002cc2:	e04f      	b.n	8002d64 <HAL_I2C_Init+0x1dc>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d111      	bne.n	8002cf0 <HAL_I2C_Init+0x168>
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	1e58      	subs	r0, r3, #1
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6859      	ldr	r1, [r3, #4]
 8002cd4:	460b      	mov	r3, r1
 8002cd6:	005b      	lsls	r3, r3, #1
 8002cd8:	440b      	add	r3, r1
 8002cda:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cde:	3301      	adds	r3, #1
 8002ce0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	bf0c      	ite	eq
 8002ce8:	2301      	moveq	r3, #1
 8002cea:	2300      	movne	r3, #0
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	e012      	b.n	8002d16 <HAL_I2C_Init+0x18e>
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	1e58      	subs	r0, r3, #1
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6859      	ldr	r1, [r3, #4]
 8002cf8:	460b      	mov	r3, r1
 8002cfa:	009b      	lsls	r3, r3, #2
 8002cfc:	440b      	add	r3, r1
 8002cfe:	0099      	lsls	r1, r3, #2
 8002d00:	440b      	add	r3, r1
 8002d02:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d06:	3301      	adds	r3, #1
 8002d08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	bf0c      	ite	eq
 8002d10:	2301      	moveq	r3, #1
 8002d12:	2300      	movne	r3, #0
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d001      	beq.n	8002d1e <HAL_I2C_Init+0x196>
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e022      	b.n	8002d64 <HAL_I2C_Init+0x1dc>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d10e      	bne.n	8002d44 <HAL_I2C_Init+0x1bc>
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	1e58      	subs	r0, r3, #1
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6859      	ldr	r1, [r3, #4]
 8002d2e:	460b      	mov	r3, r1
 8002d30:	005b      	lsls	r3, r3, #1
 8002d32:	440b      	add	r3, r1
 8002d34:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d38:	3301      	adds	r3, #1
 8002d3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d3e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d42:	e00f      	b.n	8002d64 <HAL_I2C_Init+0x1dc>
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	1e58      	subs	r0, r3, #1
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6859      	ldr	r1, [r3, #4]
 8002d4c:	460b      	mov	r3, r1
 8002d4e:	009b      	lsls	r3, r3, #2
 8002d50:	440b      	add	r3, r1
 8002d52:	0099      	lsls	r1, r3, #2
 8002d54:	440b      	add	r3, r1
 8002d56:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d5a:	3301      	adds	r3, #1
 8002d5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d60:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002d64:	6879      	ldr	r1, [r7, #4]
 8002d66:	6809      	ldr	r1, [r1, #0]
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	69da      	ldr	r2, [r3, #28]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6a1b      	ldr	r3, [r3, #32]
 8002d7e:	431a      	orrs	r2, r3
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	430a      	orrs	r2, r1
 8002d86:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	689b      	ldr	r3, [r3, #8]
 8002d8e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002d92:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002d96:	687a      	ldr	r2, [r7, #4]
 8002d98:	6911      	ldr	r1, [r2, #16]
 8002d9a:	687a      	ldr	r2, [r7, #4]
 8002d9c:	68d2      	ldr	r2, [r2, #12]
 8002d9e:	4311      	orrs	r1, r2
 8002da0:	687a      	ldr	r2, [r7, #4]
 8002da2:	6812      	ldr	r2, [r2, #0]
 8002da4:	430b      	orrs	r3, r1
 8002da6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	68db      	ldr	r3, [r3, #12]
 8002dae:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	695a      	ldr	r2, [r3, #20]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	699b      	ldr	r3, [r3, #24]
 8002dba:	431a      	orrs	r2, r3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	430a      	orrs	r2, r1
 8002dc2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f042 0201 	orr.w	r2, r2, #1
 8002dd2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2220      	movs	r2, #32
 8002dde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2200      	movs	r2, #0
 8002de6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2200      	movs	r2, #0
 8002dec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002df0:	2300      	movs	r3, #0
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3710      	adds	r7, #16
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	000186a0 	.word	0x000186a0
 8002e00:	001e847f 	.word	0x001e847f
 8002e04:	003d08ff 	.word	0x003d08ff
 8002e08:	431bde83 	.word	0x431bde83
 8002e0c:	10624dd3 	.word	0x10624dd3

08002e10 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b088      	sub	sp, #32
 8002e14:	af02      	add	r7, sp, #8
 8002e16:	60f8      	str	r0, [r7, #12]
 8002e18:	4608      	mov	r0, r1
 8002e1a:	4611      	mov	r1, r2
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	4603      	mov	r3, r0
 8002e20:	817b      	strh	r3, [r7, #10]
 8002e22:	460b      	mov	r3, r1
 8002e24:	813b      	strh	r3, [r7, #8]
 8002e26:	4613      	mov	r3, r2
 8002e28:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e2a:	f7ff fb19 	bl	8002460 <HAL_GetTick>
 8002e2e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e36:	b2db      	uxtb	r3, r3
 8002e38:	2b20      	cmp	r3, #32
 8002e3a:	f040 80d9 	bne.w	8002ff0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	9300      	str	r3, [sp, #0]
 8002e42:	2319      	movs	r3, #25
 8002e44:	2201      	movs	r2, #1
 8002e46:	496d      	ldr	r1, [pc, #436]	; (8002ffc <HAL_I2C_Mem_Write+0x1ec>)
 8002e48:	68f8      	ldr	r0, [r7, #12]
 8002e4a:	f001 fcdb 	bl	8004804 <I2C_WaitOnFlagUntilTimeout>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d001      	beq.n	8002e58 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002e54:	2302      	movs	r3, #2
 8002e56:	e0cc      	b.n	8002ff2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d101      	bne.n	8002e66 <HAL_I2C_Mem_Write+0x56>
 8002e62:	2302      	movs	r3, #2
 8002e64:	e0c5      	b.n	8002ff2 <HAL_I2C_Mem_Write+0x1e2>
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2201      	movs	r2, #1
 8002e6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f003 0301 	and.w	r3, r3, #1
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d007      	beq.n	8002e8c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	681a      	ldr	r2, [r3, #0]
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f042 0201 	orr.w	r2, r2, #1
 8002e8a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e9a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	2221      	movs	r2, #33	; 0x21
 8002ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2240      	movs	r2, #64	; 0x40
 8002ea8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	6a3a      	ldr	r2, [r7, #32]
 8002eb6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002ebc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ec2:	b29a      	uxth	r2, r3
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	4a4d      	ldr	r2, [pc, #308]	; (8003000 <HAL_I2C_Mem_Write+0x1f0>)
 8002ecc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002ece:	88f8      	ldrh	r0, [r7, #6]
 8002ed0:	893a      	ldrh	r2, [r7, #8]
 8002ed2:	8979      	ldrh	r1, [r7, #10]
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	9301      	str	r3, [sp, #4]
 8002ed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eda:	9300      	str	r3, [sp, #0]
 8002edc:	4603      	mov	r3, r0
 8002ede:	68f8      	ldr	r0, [r7, #12]
 8002ee0:	f001 fb52 	bl	8004588 <I2C_RequestMemoryWrite>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d052      	beq.n	8002f90 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e081      	b.n	8002ff2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002eee:	697a      	ldr	r2, [r7, #20]
 8002ef0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002ef2:	68f8      	ldr	r0, [r7, #12]
 8002ef4:	f001 fd5c 	bl	80049b0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d00d      	beq.n	8002f1a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f02:	2b04      	cmp	r3, #4
 8002f04:	d107      	bne.n	8002f16 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f14:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e06b      	b.n	8002ff2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f1e:	781a      	ldrb	r2, [r3, #0]
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f2a:	1c5a      	adds	r2, r3, #1
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f34:	3b01      	subs	r3, #1
 8002f36:	b29a      	uxth	r2, r3
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f40:	b29b      	uxth	r3, r3
 8002f42:	3b01      	subs	r3, #1
 8002f44:	b29a      	uxth	r2, r3
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	695b      	ldr	r3, [r3, #20]
 8002f50:	f003 0304 	and.w	r3, r3, #4
 8002f54:	2b04      	cmp	r3, #4
 8002f56:	d11b      	bne.n	8002f90 <HAL_I2C_Mem_Write+0x180>
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d017      	beq.n	8002f90 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f64:	781a      	ldrb	r2, [r3, #0]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f70:	1c5a      	adds	r2, r3, #1
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f7a:	3b01      	subs	r3, #1
 8002f7c:	b29a      	uxth	r2, r3
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f86:	b29b      	uxth	r3, r3
 8002f88:	3b01      	subs	r3, #1
 8002f8a:	b29a      	uxth	r2, r3
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d1aa      	bne.n	8002eee <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f98:	697a      	ldr	r2, [r7, #20]
 8002f9a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002f9c:	68f8      	ldr	r0, [r7, #12]
 8002f9e:	f001 fd48 	bl	8004a32 <I2C_WaitOnBTFFlagUntilTimeout>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d00d      	beq.n	8002fc4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fac:	2b04      	cmp	r3, #4
 8002fae:	d107      	bne.n	8002fc0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	681a      	ldr	r2, [r3, #0]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fbe:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	e016      	b.n	8002ff2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fd2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2220      	movs	r2, #32
 8002fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002fec:	2300      	movs	r3, #0
 8002fee:	e000      	b.n	8002ff2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002ff0:	2302      	movs	r3, #2
  }
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3718      	adds	r7, #24
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	00100002 	.word	0x00100002
 8003000:	ffff0000 	.word	0xffff0000

08003004 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b088      	sub	sp, #32
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800300c:	2300      	movs	r3, #0
 800300e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800301c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003024:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800302c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800302e:	7bfb      	ldrb	r3, [r7, #15]
 8003030:	2b10      	cmp	r3, #16
 8003032:	d003      	beq.n	800303c <HAL_I2C_EV_IRQHandler+0x38>
 8003034:	7bfb      	ldrb	r3, [r7, #15]
 8003036:	2b40      	cmp	r3, #64	; 0x40
 8003038:	f040 80c1 	bne.w	80031be <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	699b      	ldr	r3, [r3, #24]
 8003042:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	695b      	ldr	r3, [r3, #20]
 800304a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800304c:	69fb      	ldr	r3, [r7, #28]
 800304e:	f003 0301 	and.w	r3, r3, #1
 8003052:	2b00      	cmp	r3, #0
 8003054:	d10d      	bne.n	8003072 <HAL_I2C_EV_IRQHandler+0x6e>
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800305c:	d003      	beq.n	8003066 <HAL_I2C_EV_IRQHandler+0x62>
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8003064:	d101      	bne.n	800306a <HAL_I2C_EV_IRQHandler+0x66>
 8003066:	2301      	movs	r3, #1
 8003068:	e000      	b.n	800306c <HAL_I2C_EV_IRQHandler+0x68>
 800306a:	2300      	movs	r3, #0
 800306c:	2b01      	cmp	r3, #1
 800306e:	f000 8132 	beq.w	80032d6 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003072:	69fb      	ldr	r3, [r7, #28]
 8003074:	f003 0301 	and.w	r3, r3, #1
 8003078:	2b00      	cmp	r3, #0
 800307a:	d00c      	beq.n	8003096 <HAL_I2C_EV_IRQHandler+0x92>
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	0a5b      	lsrs	r3, r3, #9
 8003080:	f003 0301 	and.w	r3, r3, #1
 8003084:	2b00      	cmp	r3, #0
 8003086:	d006      	beq.n	8003096 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003088:	6878      	ldr	r0, [r7, #4]
 800308a:	f001 fd73 	bl	8004b74 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800308e:	6878      	ldr	r0, [r7, #4]
 8003090:	f000 fcc8 	bl	8003a24 <I2C_Master_SB>
 8003094:	e092      	b.n	80031bc <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003096:	69fb      	ldr	r3, [r7, #28]
 8003098:	08db      	lsrs	r3, r3, #3
 800309a:	f003 0301 	and.w	r3, r3, #1
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d009      	beq.n	80030b6 <HAL_I2C_EV_IRQHandler+0xb2>
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	0a5b      	lsrs	r3, r3, #9
 80030a6:	f003 0301 	and.w	r3, r3, #1
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d003      	beq.n	80030b6 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80030ae:	6878      	ldr	r0, [r7, #4]
 80030b0:	f000 fd3d 	bl	8003b2e <I2C_Master_ADD10>
 80030b4:	e082      	b.n	80031bc <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80030b6:	69fb      	ldr	r3, [r7, #28]
 80030b8:	085b      	lsrs	r3, r3, #1
 80030ba:	f003 0301 	and.w	r3, r3, #1
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d009      	beq.n	80030d6 <HAL_I2C_EV_IRQHandler+0xd2>
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	0a5b      	lsrs	r3, r3, #9
 80030c6:	f003 0301 	and.w	r3, r3, #1
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d003      	beq.n	80030d6 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80030ce:	6878      	ldr	r0, [r7, #4]
 80030d0:	f000 fd56 	bl	8003b80 <I2C_Master_ADDR>
 80030d4:	e072      	b.n	80031bc <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80030d6:	69bb      	ldr	r3, [r7, #24]
 80030d8:	089b      	lsrs	r3, r3, #2
 80030da:	f003 0301 	and.w	r3, r3, #1
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d03b      	beq.n	800315a <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80030ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80030f0:	f000 80f3 	beq.w	80032da <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80030f4:	69fb      	ldr	r3, [r7, #28]
 80030f6:	09db      	lsrs	r3, r3, #7
 80030f8:	f003 0301 	and.w	r3, r3, #1
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d00f      	beq.n	8003120 <HAL_I2C_EV_IRQHandler+0x11c>
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	0a9b      	lsrs	r3, r3, #10
 8003104:	f003 0301 	and.w	r3, r3, #1
 8003108:	2b00      	cmp	r3, #0
 800310a:	d009      	beq.n	8003120 <HAL_I2C_EV_IRQHandler+0x11c>
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	089b      	lsrs	r3, r3, #2
 8003110:	f003 0301 	and.w	r3, r3, #1
 8003114:	2b00      	cmp	r3, #0
 8003116:	d103      	bne.n	8003120 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003118:	6878      	ldr	r0, [r7, #4]
 800311a:	f000 f942 	bl	80033a2 <I2C_MasterTransmit_TXE>
 800311e:	e04d      	b.n	80031bc <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003120:	69fb      	ldr	r3, [r7, #28]
 8003122:	089b      	lsrs	r3, r3, #2
 8003124:	f003 0301 	and.w	r3, r3, #1
 8003128:	2b00      	cmp	r3, #0
 800312a:	f000 80d6 	beq.w	80032da <HAL_I2C_EV_IRQHandler+0x2d6>
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	0a5b      	lsrs	r3, r3, #9
 8003132:	f003 0301 	and.w	r3, r3, #1
 8003136:	2b00      	cmp	r3, #0
 8003138:	f000 80cf 	beq.w	80032da <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800313c:	7bbb      	ldrb	r3, [r7, #14]
 800313e:	2b21      	cmp	r3, #33	; 0x21
 8003140:	d103      	bne.n	800314a <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	f000 f9c9 	bl	80034da <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003148:	e0c7      	b.n	80032da <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800314a:	7bfb      	ldrb	r3, [r7, #15]
 800314c:	2b40      	cmp	r3, #64	; 0x40
 800314e:	f040 80c4 	bne.w	80032da <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003152:	6878      	ldr	r0, [r7, #4]
 8003154:	f000 fa37 	bl	80035c6 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003158:	e0bf      	b.n	80032da <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003164:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003168:	f000 80b7 	beq.w	80032da <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800316c:	69fb      	ldr	r3, [r7, #28]
 800316e:	099b      	lsrs	r3, r3, #6
 8003170:	f003 0301 	and.w	r3, r3, #1
 8003174:	2b00      	cmp	r3, #0
 8003176:	d00f      	beq.n	8003198 <HAL_I2C_EV_IRQHandler+0x194>
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	0a9b      	lsrs	r3, r3, #10
 800317c:	f003 0301 	and.w	r3, r3, #1
 8003180:	2b00      	cmp	r3, #0
 8003182:	d009      	beq.n	8003198 <HAL_I2C_EV_IRQHandler+0x194>
 8003184:	69fb      	ldr	r3, [r7, #28]
 8003186:	089b      	lsrs	r3, r3, #2
 8003188:	f003 0301 	and.w	r3, r3, #1
 800318c:	2b00      	cmp	r3, #0
 800318e:	d103      	bne.n	8003198 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	f000 faac 	bl	80036ee <I2C_MasterReceive_RXNE>
 8003196:	e011      	b.n	80031bc <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003198:	69fb      	ldr	r3, [r7, #28]
 800319a:	089b      	lsrs	r3, r3, #2
 800319c:	f003 0301 	and.w	r3, r3, #1
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	f000 809a 	beq.w	80032da <HAL_I2C_EV_IRQHandler+0x2d6>
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	0a5b      	lsrs	r3, r3, #9
 80031aa:	f003 0301 	and.w	r3, r3, #1
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	f000 8093 	beq.w	80032da <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80031b4:	6878      	ldr	r0, [r7, #4]
 80031b6:	f000 fb4b 	bl	8003850 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80031ba:	e08e      	b.n	80032da <HAL_I2C_EV_IRQHandler+0x2d6>
 80031bc:	e08d      	b.n	80032da <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d004      	beq.n	80031d0 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	695b      	ldr	r3, [r3, #20]
 80031cc:	61fb      	str	r3, [r7, #28]
 80031ce:	e007      	b.n	80031e0 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	699b      	ldr	r3, [r3, #24]
 80031d6:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	695b      	ldr	r3, [r3, #20]
 80031de:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80031e0:	69fb      	ldr	r3, [r7, #28]
 80031e2:	085b      	lsrs	r3, r3, #1
 80031e4:	f003 0301 	and.w	r3, r3, #1
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d012      	beq.n	8003212 <HAL_I2C_EV_IRQHandler+0x20e>
 80031ec:	697b      	ldr	r3, [r7, #20]
 80031ee:	0a5b      	lsrs	r3, r3, #9
 80031f0:	f003 0301 	and.w	r3, r3, #1
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d00c      	beq.n	8003212 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d003      	beq.n	8003208 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	699b      	ldr	r3, [r3, #24]
 8003206:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003208:	69b9      	ldr	r1, [r7, #24]
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	f000 ff0f 	bl	800402e <I2C_Slave_ADDR>
 8003210:	e066      	b.n	80032e0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003212:	69fb      	ldr	r3, [r7, #28]
 8003214:	091b      	lsrs	r3, r3, #4
 8003216:	f003 0301 	and.w	r3, r3, #1
 800321a:	2b00      	cmp	r3, #0
 800321c:	d009      	beq.n	8003232 <HAL_I2C_EV_IRQHandler+0x22e>
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	0a5b      	lsrs	r3, r3, #9
 8003222:	f003 0301 	and.w	r3, r3, #1
 8003226:	2b00      	cmp	r3, #0
 8003228:	d003      	beq.n	8003232 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800322a:	6878      	ldr	r0, [r7, #4]
 800322c:	f000 ff4a 	bl	80040c4 <I2C_Slave_STOPF>
 8003230:	e056      	b.n	80032e0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003232:	7bbb      	ldrb	r3, [r7, #14]
 8003234:	2b21      	cmp	r3, #33	; 0x21
 8003236:	d002      	beq.n	800323e <HAL_I2C_EV_IRQHandler+0x23a>
 8003238:	7bbb      	ldrb	r3, [r7, #14]
 800323a:	2b29      	cmp	r3, #41	; 0x29
 800323c:	d125      	bne.n	800328a <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800323e:	69fb      	ldr	r3, [r7, #28]
 8003240:	09db      	lsrs	r3, r3, #7
 8003242:	f003 0301 	and.w	r3, r3, #1
 8003246:	2b00      	cmp	r3, #0
 8003248:	d00f      	beq.n	800326a <HAL_I2C_EV_IRQHandler+0x266>
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	0a9b      	lsrs	r3, r3, #10
 800324e:	f003 0301 	and.w	r3, r3, #1
 8003252:	2b00      	cmp	r3, #0
 8003254:	d009      	beq.n	800326a <HAL_I2C_EV_IRQHandler+0x266>
 8003256:	69fb      	ldr	r3, [r7, #28]
 8003258:	089b      	lsrs	r3, r3, #2
 800325a:	f003 0301 	and.w	r3, r3, #1
 800325e:	2b00      	cmp	r3, #0
 8003260:	d103      	bne.n	800326a <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	f000 fe27 	bl	8003eb6 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003268:	e039      	b.n	80032de <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800326a:	69fb      	ldr	r3, [r7, #28]
 800326c:	089b      	lsrs	r3, r3, #2
 800326e:	f003 0301 	and.w	r3, r3, #1
 8003272:	2b00      	cmp	r3, #0
 8003274:	d033      	beq.n	80032de <HAL_I2C_EV_IRQHandler+0x2da>
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	0a5b      	lsrs	r3, r3, #9
 800327a:	f003 0301 	and.w	r3, r3, #1
 800327e:	2b00      	cmp	r3, #0
 8003280:	d02d      	beq.n	80032de <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	f000 fe54 	bl	8003f30 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003288:	e029      	b.n	80032de <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	099b      	lsrs	r3, r3, #6
 800328e:	f003 0301 	and.w	r3, r3, #1
 8003292:	2b00      	cmp	r3, #0
 8003294:	d00f      	beq.n	80032b6 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	0a9b      	lsrs	r3, r3, #10
 800329a:	f003 0301 	and.w	r3, r3, #1
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d009      	beq.n	80032b6 <HAL_I2C_EV_IRQHandler+0x2b2>
 80032a2:	69fb      	ldr	r3, [r7, #28]
 80032a4:	089b      	lsrs	r3, r3, #2
 80032a6:	f003 0301 	and.w	r3, r3, #1
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d103      	bne.n	80032b6 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80032ae:	6878      	ldr	r0, [r7, #4]
 80032b0:	f000 fe5e 	bl	8003f70 <I2C_SlaveReceive_RXNE>
 80032b4:	e014      	b.n	80032e0 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	089b      	lsrs	r3, r3, #2
 80032ba:	f003 0301 	and.w	r3, r3, #1
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d00e      	beq.n	80032e0 <HAL_I2C_EV_IRQHandler+0x2dc>
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	0a5b      	lsrs	r3, r3, #9
 80032c6:	f003 0301 	and.w	r3, r3, #1
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d008      	beq.n	80032e0 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f000 fe8c 	bl	8003fec <I2C_SlaveReceive_BTF>
 80032d4:	e004      	b.n	80032e0 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80032d6:	bf00      	nop
 80032d8:	e002      	b.n	80032e0 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80032da:	bf00      	nop
 80032dc:	e000      	b.n	80032e0 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80032de:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80032e0:	3720      	adds	r7, #32
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}

080032e6 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032e6:	b480      	push	{r7}
 80032e8:	b083      	sub	sp, #12
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80032ee:	bf00      	nop
 80032f0:	370c      	adds	r7, #12
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bc80      	pop	{r7}
 80032f6:	4770      	bx	lr

080032f8 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b083      	sub	sp, #12
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003300:	bf00      	nop
 8003302:	370c      	adds	r7, #12
 8003304:	46bd      	mov	sp, r7
 8003306:	bc80      	pop	{r7}
 8003308:	4770      	bx	lr

0800330a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800330a:	b480      	push	{r7}
 800330c:	b083      	sub	sp, #12
 800330e:	af00      	add	r7, sp, #0
 8003310:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003312:	bf00      	nop
 8003314:	370c      	adds	r7, #12
 8003316:	46bd      	mov	sp, r7
 8003318:	bc80      	pop	{r7}
 800331a:	4770      	bx	lr

0800331c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800331c:	b480      	push	{r7}
 800331e:	b083      	sub	sp, #12
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003324:	bf00      	nop
 8003326:	370c      	adds	r7, #12
 8003328:	46bd      	mov	sp, r7
 800332a:	bc80      	pop	{r7}
 800332c:	4770      	bx	lr

0800332e <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800332e:	b480      	push	{r7}
 8003330:	b083      	sub	sp, #12
 8003332:	af00      	add	r7, sp, #0
 8003334:	6078      	str	r0, [r7, #4]
 8003336:	460b      	mov	r3, r1
 8003338:	70fb      	strb	r3, [r7, #3]
 800333a:	4613      	mov	r3, r2
 800333c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800333e:	bf00      	nop
 8003340:	370c      	adds	r7, #12
 8003342:	46bd      	mov	sp, r7
 8003344:	bc80      	pop	{r7}
 8003346:	4770      	bx	lr

08003348 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003348:	b480      	push	{r7}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003350:	bf00      	nop
 8003352:	370c      	adds	r7, #12
 8003354:	46bd      	mov	sp, r7
 8003356:	bc80      	pop	{r7}
 8003358:	4770      	bx	lr

0800335a <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800335a:	b480      	push	{r7}
 800335c:	b083      	sub	sp, #12
 800335e:	af00      	add	r7, sp, #0
 8003360:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003362:	bf00      	nop
 8003364:	370c      	adds	r7, #12
 8003366:	46bd      	mov	sp, r7
 8003368:	bc80      	pop	{r7}
 800336a:	4770      	bx	lr

0800336c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800336c:	b480      	push	{r7}
 800336e:	b083      	sub	sp, #12
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003374:	bf00      	nop
 8003376:	370c      	adds	r7, #12
 8003378:	46bd      	mov	sp, r7
 800337a:	bc80      	pop	{r7}
 800337c:	4770      	bx	lr

0800337e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800337e:	b480      	push	{r7}
 8003380:	b083      	sub	sp, #12
 8003382:	af00      	add	r7, sp, #0
 8003384:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003386:	bf00      	nop
 8003388:	370c      	adds	r7, #12
 800338a:	46bd      	mov	sp, r7
 800338c:	bc80      	pop	{r7}
 800338e:	4770      	bx	lr

08003390 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003390:	b480      	push	{r7}
 8003392:	b083      	sub	sp, #12
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003398:	bf00      	nop
 800339a:	370c      	adds	r7, #12
 800339c:	46bd      	mov	sp, r7
 800339e:	bc80      	pop	{r7}
 80033a0:	4770      	bx	lr

080033a2 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80033a2:	b580      	push	{r7, lr}
 80033a4:	b084      	sub	sp, #16
 80033a6:	af00      	add	r7, sp, #0
 80033a8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033b0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80033b8:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033be:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d150      	bne.n	800346a <I2C_MasterTransmit_TXE+0xc8>
 80033c8:	7bfb      	ldrb	r3, [r7, #15]
 80033ca:	2b21      	cmp	r3, #33	; 0x21
 80033cc:	d14d      	bne.n	800346a <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	2b08      	cmp	r3, #8
 80033d2:	d01d      	beq.n	8003410 <I2C_MasterTransmit_TXE+0x6e>
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	2b20      	cmp	r3, #32
 80033d8:	d01a      	beq.n	8003410 <I2C_MasterTransmit_TXE+0x6e>
 80033da:	68bb      	ldr	r3, [r7, #8]
 80033dc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80033e0:	d016      	beq.n	8003410 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	685a      	ldr	r2, [r3, #4]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80033f0:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2211      	movs	r2, #17
 80033f6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2220      	movs	r2, #32
 8003404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	f7ff ff6c 	bl	80032e6 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800340e:	e060      	b.n	80034d2 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	685a      	ldr	r2, [r3, #4]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800341e:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800342e:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2200      	movs	r2, #0
 8003434:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2220      	movs	r2, #32
 800343a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003444:	b2db      	uxtb	r3, r3
 8003446:	2b40      	cmp	r3, #64	; 0x40
 8003448:	d107      	bne.n	800345a <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2200      	movs	r2, #0
 800344e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f7ff ff81 	bl	800335a <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003458:	e03b      	b.n	80034d2 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2200      	movs	r2, #0
 800345e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	f7ff ff3f 	bl	80032e6 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003468:	e033      	b.n	80034d2 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800346a:	7bfb      	ldrb	r3, [r7, #15]
 800346c:	2b21      	cmp	r3, #33	; 0x21
 800346e:	d005      	beq.n	800347c <I2C_MasterTransmit_TXE+0xda>
 8003470:	7bbb      	ldrb	r3, [r7, #14]
 8003472:	2b40      	cmp	r3, #64	; 0x40
 8003474:	d12d      	bne.n	80034d2 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003476:	7bfb      	ldrb	r3, [r7, #15]
 8003478:	2b22      	cmp	r3, #34	; 0x22
 800347a:	d12a      	bne.n	80034d2 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003480:	b29b      	uxth	r3, r3
 8003482:	2b00      	cmp	r3, #0
 8003484:	d108      	bne.n	8003498 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	685a      	ldr	r2, [r3, #4]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003494:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003496:	e01c      	b.n	80034d2 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800349e:	b2db      	uxtb	r3, r3
 80034a0:	2b40      	cmp	r3, #64	; 0x40
 80034a2:	d103      	bne.n	80034ac <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80034a4:	6878      	ldr	r0, [r7, #4]
 80034a6:	f000 f88e 	bl	80035c6 <I2C_MemoryTransmit_TXE_BTF>
}
 80034aa:	e012      	b.n	80034d2 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b0:	781a      	ldrb	r2, [r3, #0]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034bc:	1c5a      	adds	r2, r3, #1
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034c6:	b29b      	uxth	r3, r3
 80034c8:	3b01      	subs	r3, #1
 80034ca:	b29a      	uxth	r2, r3
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80034d0:	e7ff      	b.n	80034d2 <I2C_MasterTransmit_TXE+0x130>
 80034d2:	bf00      	nop
 80034d4:	3710      	adds	r7, #16
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}

080034da <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80034da:	b580      	push	{r7, lr}
 80034dc:	b084      	sub	sp, #16
 80034de:	af00      	add	r7, sp, #0
 80034e0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034e6:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034ee:	b2db      	uxtb	r3, r3
 80034f0:	2b21      	cmp	r3, #33	; 0x21
 80034f2:	d164      	bne.n	80035be <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034f8:	b29b      	uxth	r3, r3
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d012      	beq.n	8003524 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003502:	781a      	ldrb	r2, [r3, #0]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800350e:	1c5a      	adds	r2, r3, #1
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003518:	b29b      	uxth	r3, r3
 800351a:	3b01      	subs	r3, #1
 800351c:	b29a      	uxth	r2, r3
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003522:	e04c      	b.n	80035be <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2b08      	cmp	r3, #8
 8003528:	d01d      	beq.n	8003566 <I2C_MasterTransmit_BTF+0x8c>
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2b20      	cmp	r3, #32
 800352e:	d01a      	beq.n	8003566 <I2C_MasterTransmit_BTF+0x8c>
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003536:	d016      	beq.n	8003566 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	685a      	ldr	r2, [r3, #4]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003546:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2211      	movs	r2, #17
 800354c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2200      	movs	r2, #0
 8003552:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2220      	movs	r2, #32
 800355a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	f7ff fec1 	bl	80032e6 <HAL_I2C_MasterTxCpltCallback>
}
 8003564:	e02b      	b.n	80035be <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	685a      	ldr	r2, [r3, #4]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003574:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003584:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2200      	movs	r2, #0
 800358a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2220      	movs	r2, #32
 8003590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800359a:	b2db      	uxtb	r3, r3
 800359c:	2b40      	cmp	r3, #64	; 0x40
 800359e:	d107      	bne.n	80035b0 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2200      	movs	r2, #0
 80035a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80035a8:	6878      	ldr	r0, [r7, #4]
 80035aa:	f7ff fed6 	bl	800335a <HAL_I2C_MemTxCpltCallback>
}
 80035ae:	e006      	b.n	80035be <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2200      	movs	r2, #0
 80035b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	f7ff fe94 	bl	80032e6 <HAL_I2C_MasterTxCpltCallback>
}
 80035be:	bf00      	nop
 80035c0:	3710      	adds	r7, #16
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}

080035c6 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80035c6:	b580      	push	{r7, lr}
 80035c8:	b084      	sub	sp, #16
 80035ca:	af00      	add	r7, sp, #0
 80035cc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035d4:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d11d      	bne.n	800361a <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d10b      	bne.n	80035fe <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035ea:	b2da      	uxtb	r2, r3
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035f6:	1c9a      	adds	r2, r3, #2
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80035fc:	e073      	b.n	80036e6 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003602:	b29b      	uxth	r3, r3
 8003604:	121b      	asrs	r3, r3, #8
 8003606:	b2da      	uxtb	r2, r3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003612:	1c5a      	adds	r2, r3, #1
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003618:	e065      	b.n	80036e6 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800361e:	2b01      	cmp	r3, #1
 8003620:	d10b      	bne.n	800363a <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003626:	b2da      	uxtb	r2, r3
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003632:	1c5a      	adds	r2, r3, #1
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003638:	e055      	b.n	80036e6 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800363e:	2b02      	cmp	r3, #2
 8003640:	d151      	bne.n	80036e6 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003642:	7bfb      	ldrb	r3, [r7, #15]
 8003644:	2b22      	cmp	r3, #34	; 0x22
 8003646:	d10d      	bne.n	8003664 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003656:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800365c:	1c5a      	adds	r2, r3, #1
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003662:	e040      	b.n	80036e6 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003668:	b29b      	uxth	r3, r3
 800366a:	2b00      	cmp	r3, #0
 800366c:	d015      	beq.n	800369a <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800366e:	7bfb      	ldrb	r3, [r7, #15]
 8003670:	2b21      	cmp	r3, #33	; 0x21
 8003672:	d112      	bne.n	800369a <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003678:	781a      	ldrb	r2, [r3, #0]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003684:	1c5a      	adds	r2, r3, #1
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800368e:	b29b      	uxth	r3, r3
 8003690:	3b01      	subs	r3, #1
 8003692:	b29a      	uxth	r2, r3
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003698:	e025      	b.n	80036e6 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800369e:	b29b      	uxth	r3, r3
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d120      	bne.n	80036e6 <I2C_MemoryTransmit_TXE_BTF+0x120>
 80036a4:	7bfb      	ldrb	r3, [r7, #15]
 80036a6:	2b21      	cmp	r3, #33	; 0x21
 80036a8:	d11d      	bne.n	80036e6 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	685a      	ldr	r2, [r3, #4]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80036b8:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036c8:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2200      	movs	r2, #0
 80036ce:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2220      	movs	r2, #32
 80036d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2200      	movs	r2, #0
 80036dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80036e0:	6878      	ldr	r0, [r7, #4]
 80036e2:	f7ff fe3a 	bl	800335a <HAL_I2C_MemTxCpltCallback>
}
 80036e6:	bf00      	nop
 80036e8:	3710      	adds	r7, #16
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}

080036ee <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80036ee:	b580      	push	{r7, lr}
 80036f0:	b084      	sub	sp, #16
 80036f2:	af00      	add	r7, sp, #0
 80036f4:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	2b22      	cmp	r3, #34	; 0x22
 8003700:	f040 80a2 	bne.w	8003848 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003708:	b29b      	uxth	r3, r3
 800370a:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	2b03      	cmp	r3, #3
 8003710:	d921      	bls.n	8003756 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	691a      	ldr	r2, [r3, #16]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800371c:	b2d2      	uxtb	r2, r2
 800371e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003724:	1c5a      	adds	r2, r3, #1
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800372e:	b29b      	uxth	r3, r3
 8003730:	3b01      	subs	r3, #1
 8003732:	b29a      	uxth	r2, r3
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800373c:	b29b      	uxth	r3, r3
 800373e:	2b03      	cmp	r3, #3
 8003740:	f040 8082 	bne.w	8003848 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	685a      	ldr	r2, [r3, #4]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003752:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8003754:	e078      	b.n	8003848 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800375a:	2b02      	cmp	r3, #2
 800375c:	d074      	beq.n	8003848 <I2C_MasterReceive_RXNE+0x15a>
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2b01      	cmp	r3, #1
 8003762:	d002      	beq.n	800376a <I2C_MasterReceive_RXNE+0x7c>
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d16e      	bne.n	8003848 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	f001 f9a2 	bl	8004ab4 <I2C_WaitOnSTOPRequestThroughIT>
 8003770:	4603      	mov	r3, r0
 8003772:	2b00      	cmp	r3, #0
 8003774:	d142      	bne.n	80037fc <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	681a      	ldr	r2, [r3, #0]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003784:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	685a      	ldr	r2, [r3, #4]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003794:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	691a      	ldr	r2, [r3, #16]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a0:	b2d2      	uxtb	r2, r2
 80037a2:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a8:	1c5a      	adds	r2, r3, #1
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037b2:	b29b      	uxth	r3, r3
 80037b4:	3b01      	subs	r3, #1
 80037b6:	b29a      	uxth	r2, r3
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2220      	movs	r2, #32
 80037c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80037ca:	b2db      	uxtb	r3, r3
 80037cc:	2b40      	cmp	r3, #64	; 0x40
 80037ce:	d10a      	bne.n	80037e6 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2200      	movs	r2, #0
 80037dc:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80037de:	6878      	ldr	r0, [r7, #4]
 80037e0:	f7ff fdc4 	bl	800336c <HAL_I2C_MemRxCpltCallback>
}
 80037e4:	e030      	b.n	8003848 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2200      	movs	r2, #0
 80037ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2212      	movs	r2, #18
 80037f2:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80037f4:	6878      	ldr	r0, [r7, #4]
 80037f6:	f7ff fd7f 	bl	80032f8 <HAL_I2C_MasterRxCpltCallback>
}
 80037fa:	e025      	b.n	8003848 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	685a      	ldr	r2, [r3, #4]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800380a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	691a      	ldr	r2, [r3, #16]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003816:	b2d2      	uxtb	r2, r2
 8003818:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800381e:	1c5a      	adds	r2, r3, #1
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003828:	b29b      	uxth	r3, r3
 800382a:	3b01      	subs	r3, #1
 800382c:	b29a      	uxth	r2, r3
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2220      	movs	r2, #32
 8003836:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2200      	movs	r2, #0
 800383e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003842:	6878      	ldr	r0, [r7, #4]
 8003844:	f7ff fd9b 	bl	800337e <HAL_I2C_ErrorCallback>
}
 8003848:	bf00      	nop
 800384a:	3710      	adds	r7, #16
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}

08003850 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b084      	sub	sp, #16
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800385c:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003862:	b29b      	uxth	r3, r3
 8003864:	2b04      	cmp	r3, #4
 8003866:	d11b      	bne.n	80038a0 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	685a      	ldr	r2, [r3, #4]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003876:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	691a      	ldr	r2, [r3, #16]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003882:	b2d2      	uxtb	r2, r2
 8003884:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800388a:	1c5a      	adds	r2, r3, #1
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003894:	b29b      	uxth	r3, r3
 8003896:	3b01      	subs	r3, #1
 8003898:	b29a      	uxth	r2, r3
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800389e:	e0bd      	b.n	8003a1c <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038a4:	b29b      	uxth	r3, r3
 80038a6:	2b03      	cmp	r3, #3
 80038a8:	d129      	bne.n	80038fe <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	685a      	ldr	r2, [r3, #4]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038b8:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2b04      	cmp	r3, #4
 80038be:	d00a      	beq.n	80038d6 <I2C_MasterReceive_BTF+0x86>
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2b02      	cmp	r3, #2
 80038c4:	d007      	beq.n	80038d6 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038d4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	691a      	ldr	r2, [r3, #16]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e0:	b2d2      	uxtb	r2, r2
 80038e2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e8:	1c5a      	adds	r2, r3, #1
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	3b01      	subs	r3, #1
 80038f6:	b29a      	uxth	r2, r3
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80038fc:	e08e      	b.n	8003a1c <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003902:	b29b      	uxth	r3, r3
 8003904:	2b02      	cmp	r3, #2
 8003906:	d176      	bne.n	80039f6 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	2b01      	cmp	r3, #1
 800390c:	d002      	beq.n	8003914 <I2C_MasterReceive_BTF+0xc4>
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	2b10      	cmp	r3, #16
 8003912:	d108      	bne.n	8003926 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003922:	601a      	str	r2, [r3, #0]
 8003924:	e019      	b.n	800395a <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2b04      	cmp	r3, #4
 800392a:	d002      	beq.n	8003932 <I2C_MasterReceive_BTF+0xe2>
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2b02      	cmp	r3, #2
 8003930:	d108      	bne.n	8003944 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003940:	601a      	str	r2, [r3, #0]
 8003942:	e00a      	b.n	800395a <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	2b10      	cmp	r3, #16
 8003948:	d007      	beq.n	800395a <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	681a      	ldr	r2, [r3, #0]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003958:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	691a      	ldr	r2, [r3, #16]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003964:	b2d2      	uxtb	r2, r2
 8003966:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800396c:	1c5a      	adds	r2, r3, #1
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003976:	b29b      	uxth	r3, r3
 8003978:	3b01      	subs	r3, #1
 800397a:	b29a      	uxth	r2, r3
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	691a      	ldr	r2, [r3, #16]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800398a:	b2d2      	uxtb	r2, r2
 800398c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003992:	1c5a      	adds	r2, r3, #1
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800399c:	b29b      	uxth	r3, r3
 800399e:	3b01      	subs	r3, #1
 80039a0:	b29a      	uxth	r2, r3
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	685a      	ldr	r2, [r3, #4]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80039b4:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2220      	movs	r2, #32
 80039ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80039c4:	b2db      	uxtb	r3, r3
 80039c6:	2b40      	cmp	r3, #64	; 0x40
 80039c8:	d10a      	bne.n	80039e0 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2200      	movs	r2, #0
 80039ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2200      	movs	r2, #0
 80039d6:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80039d8:	6878      	ldr	r0, [r7, #4]
 80039da:	f7ff fcc7 	bl	800336c <HAL_I2C_MemRxCpltCallback>
}
 80039de:	e01d      	b.n	8003a1c <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2200      	movs	r2, #0
 80039e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2212      	movs	r2, #18
 80039ec:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	f7ff fc82 	bl	80032f8 <HAL_I2C_MasterRxCpltCallback>
}
 80039f4:	e012      	b.n	8003a1c <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	691a      	ldr	r2, [r3, #16]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a00:	b2d2      	uxtb	r2, r2
 8003a02:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a08:	1c5a      	adds	r2, r3, #1
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a12:	b29b      	uxth	r3, r3
 8003a14:	3b01      	subs	r3, #1
 8003a16:	b29a      	uxth	r2, r3
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003a1c:	bf00      	nop
 8003a1e:	3710      	adds	r7, #16
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}

08003a24 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b083      	sub	sp, #12
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003a32:	b2db      	uxtb	r3, r3
 8003a34:	2b40      	cmp	r3, #64	; 0x40
 8003a36:	d117      	bne.n	8003a68 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d109      	bne.n	8003a54 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	461a      	mov	r2, r3
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003a50:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003a52:	e067      	b.n	8003b24 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	f043 0301 	orr.w	r3, r3, #1
 8003a5e:	b2da      	uxtb	r2, r3
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	611a      	str	r2, [r3, #16]
}
 8003a66:	e05d      	b.n	8003b24 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	691b      	ldr	r3, [r3, #16]
 8003a6c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003a70:	d133      	bne.n	8003ada <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a78:	b2db      	uxtb	r3, r3
 8003a7a:	2b21      	cmp	r3, #33	; 0x21
 8003a7c:	d109      	bne.n	8003a92 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a82:	b2db      	uxtb	r3, r3
 8003a84:	461a      	mov	r2, r3
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003a8e:	611a      	str	r2, [r3, #16]
 8003a90:	e008      	b.n	8003aa4 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a96:	b2db      	uxtb	r3, r3
 8003a98:	f043 0301 	orr.w	r3, r3, #1
 8003a9c:	b2da      	uxtb	r2, r3
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d004      	beq.n	8003ab6 <I2C_Master_SB+0x92>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ab0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d108      	bne.n	8003ac8 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d032      	beq.n	8003b24 <I2C_Master_SB+0x100>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ac2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d02d      	beq.n	8003b24 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	685a      	ldr	r2, [r3, #4]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ad6:	605a      	str	r2, [r3, #4]
}
 8003ad8:	e024      	b.n	8003b24 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d10e      	bne.n	8003b00 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ae6:	b29b      	uxth	r3, r3
 8003ae8:	11db      	asrs	r3, r3, #7
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	f003 0306 	and.w	r3, r3, #6
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	f063 030f 	orn	r3, r3, #15
 8003af6:	b2da      	uxtb	r2, r3
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	611a      	str	r2, [r3, #16]
}
 8003afe:	e011      	b.n	8003b24 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d10d      	bne.n	8003b24 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b0c:	b29b      	uxth	r3, r3
 8003b0e:	11db      	asrs	r3, r3, #7
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	f003 0306 	and.w	r3, r3, #6
 8003b16:	b2db      	uxtb	r3, r3
 8003b18:	f063 030e 	orn	r3, r3, #14
 8003b1c:	b2da      	uxtb	r2, r3
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	611a      	str	r2, [r3, #16]
}
 8003b24:	bf00      	nop
 8003b26:	370c      	adds	r7, #12
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bc80      	pop	{r7}
 8003b2c:	4770      	bx	lr

08003b2e <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003b2e:	b480      	push	{r7}
 8003b30:	b083      	sub	sp, #12
 8003b32:	af00      	add	r7, sp, #0
 8003b34:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b3a:	b2da      	uxtb	r2, r3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d004      	beq.n	8003b54 <I2C_Master_ADD10+0x26>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d108      	bne.n	8003b66 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d00c      	beq.n	8003b76 <I2C_Master_ADD10+0x48>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d007      	beq.n	8003b76 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	685a      	ldr	r2, [r3, #4]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b74:	605a      	str	r2, [r3, #4]
  }
}
 8003b76:	bf00      	nop
 8003b78:	370c      	adds	r7, #12
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bc80      	pop	{r7}
 8003b7e:	4770      	bx	lr

08003b80 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003b80:	b480      	push	{r7}
 8003b82:	b091      	sub	sp, #68	; 0x44
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003b8e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b96:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b9c:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	2b22      	cmp	r3, #34	; 0x22
 8003ba8:	f040 8174 	bne.w	8003e94 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d10f      	bne.n	8003bd4 <I2C_Master_ADDR+0x54>
 8003bb4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003bb8:	2b40      	cmp	r3, #64	; 0x40
 8003bba:	d10b      	bne.n	8003bd4 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	633b      	str	r3, [r7, #48]	; 0x30
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	695b      	ldr	r3, [r3, #20]
 8003bc6:	633b      	str	r3, [r7, #48]	; 0x30
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	699b      	ldr	r3, [r3, #24]
 8003bce:	633b      	str	r3, [r7, #48]	; 0x30
 8003bd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bd2:	e16b      	b.n	8003eac <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d11d      	bne.n	8003c18 <I2C_Master_ADDR+0x98>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	691b      	ldr	r3, [r3, #16]
 8003be0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003be4:	d118      	bne.n	8003c18 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003be6:	2300      	movs	r3, #0
 8003be8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	695b      	ldr	r3, [r3, #20]
 8003bf0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	699b      	ldr	r3, [r3, #24]
 8003bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003bfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	681a      	ldr	r2, [r3, #0]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c0a:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c10:	1c5a      	adds	r2, r3, #1
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	651a      	str	r2, [r3, #80]	; 0x50
 8003c16:	e149      	b.n	8003eac <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c1c:	b29b      	uxth	r3, r3
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d113      	bne.n	8003c4a <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c22:	2300      	movs	r3, #0
 8003c24:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	695b      	ldr	r3, [r3, #20]
 8003c2c:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	699b      	ldr	r3, [r3, #24]
 8003c34:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c36:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c46:	601a      	str	r2, [r3, #0]
 8003c48:	e120      	b.n	8003e8c <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c4e:	b29b      	uxth	r3, r3
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	f040 808a 	bne.w	8003d6a <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003c56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c58:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003c5c:	d137      	bne.n	8003cce <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c6c:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c78:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c7c:	d113      	bne.n	8003ca6 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c8c:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c8e:	2300      	movs	r3, #0
 8003c90:	627b      	str	r3, [r7, #36]	; 0x24
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	695b      	ldr	r3, [r3, #20]
 8003c98:	627b      	str	r3, [r7, #36]	; 0x24
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	699b      	ldr	r3, [r3, #24]
 8003ca0:	627b      	str	r3, [r7, #36]	; 0x24
 8003ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca4:	e0f2      	b.n	8003e8c <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	623b      	str	r3, [r7, #32]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	695b      	ldr	r3, [r3, #20]
 8003cb0:	623b      	str	r3, [r7, #32]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	699b      	ldr	r3, [r3, #24]
 8003cb8:	623b      	str	r3, [r7, #32]
 8003cba:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cca:	601a      	str	r2, [r3, #0]
 8003ccc:	e0de      	b.n	8003e8c <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003cce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cd0:	2b08      	cmp	r3, #8
 8003cd2:	d02e      	beq.n	8003d32 <I2C_Master_ADDR+0x1b2>
 8003cd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cd6:	2b20      	cmp	r3, #32
 8003cd8:	d02b      	beq.n	8003d32 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003cda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003cdc:	2b12      	cmp	r3, #18
 8003cde:	d102      	bne.n	8003ce6 <I2C_Master_ADDR+0x166>
 8003ce0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	d125      	bne.n	8003d32 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003ce6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ce8:	2b04      	cmp	r3, #4
 8003cea:	d00e      	beq.n	8003d0a <I2C_Master_ADDR+0x18a>
 8003cec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cee:	2b02      	cmp	r3, #2
 8003cf0:	d00b      	beq.n	8003d0a <I2C_Master_ADDR+0x18a>
 8003cf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cf4:	2b10      	cmp	r3, #16
 8003cf6:	d008      	beq.n	8003d0a <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d06:	601a      	str	r2, [r3, #0]
 8003d08:	e007      	b.n	8003d1a <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	681a      	ldr	r2, [r3, #0]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003d18:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	61fb      	str	r3, [r7, #28]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	695b      	ldr	r3, [r3, #20]
 8003d24:	61fb      	str	r3, [r7, #28]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	699b      	ldr	r3, [r3, #24]
 8003d2c:	61fb      	str	r3, [r7, #28]
 8003d2e:	69fb      	ldr	r3, [r7, #28]
 8003d30:	e0ac      	b.n	8003e8c <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d40:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d42:	2300      	movs	r3, #0
 8003d44:	61bb      	str	r3, [r7, #24]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	695b      	ldr	r3, [r3, #20]
 8003d4c:	61bb      	str	r3, [r7, #24]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	699b      	ldr	r3, [r3, #24]
 8003d54:	61bb      	str	r3, [r7, #24]
 8003d56:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d66:	601a      	str	r2, [r3, #0]
 8003d68:	e090      	b.n	8003e8c <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d6e:	b29b      	uxth	r3, r3
 8003d70:	2b02      	cmp	r3, #2
 8003d72:	d158      	bne.n	8003e26 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003d74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d76:	2b04      	cmp	r3, #4
 8003d78:	d021      	beq.n	8003dbe <I2C_Master_ADDR+0x23e>
 8003d7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d7c:	2b02      	cmp	r3, #2
 8003d7e:	d01e      	beq.n	8003dbe <I2C_Master_ADDR+0x23e>
 8003d80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d82:	2b10      	cmp	r3, #16
 8003d84:	d01b      	beq.n	8003dbe <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d94:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d96:	2300      	movs	r3, #0
 8003d98:	617b      	str	r3, [r7, #20]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	695b      	ldr	r3, [r3, #20]
 8003da0:	617b      	str	r3, [r7, #20]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	699b      	ldr	r3, [r3, #24]
 8003da8:	617b      	str	r3, [r7, #20]
 8003daa:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003dba:	601a      	str	r2, [r3, #0]
 8003dbc:	e012      	b.n	8003de4 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003dcc:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dce:	2300      	movs	r3, #0
 8003dd0:	613b      	str	r3, [r7, #16]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	695b      	ldr	r3, [r3, #20]
 8003dd8:	613b      	str	r3, [r7, #16]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	699b      	ldr	r3, [r3, #24]
 8003de0:	613b      	str	r3, [r7, #16]
 8003de2:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003dee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003df2:	d14b      	bne.n	8003e8c <I2C_Master_ADDR+0x30c>
 8003df4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003df6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003dfa:	d00b      	beq.n	8003e14 <I2C_Master_ADDR+0x294>
 8003dfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003dfe:	2b01      	cmp	r3, #1
 8003e00:	d008      	beq.n	8003e14 <I2C_Master_ADDR+0x294>
 8003e02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e04:	2b08      	cmp	r3, #8
 8003e06:	d005      	beq.n	8003e14 <I2C_Master_ADDR+0x294>
 8003e08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e0a:	2b10      	cmp	r3, #16
 8003e0c:	d002      	beq.n	8003e14 <I2C_Master_ADDR+0x294>
 8003e0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e10:	2b20      	cmp	r3, #32
 8003e12:	d13b      	bne.n	8003e8c <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	685a      	ldr	r2, [r3, #4]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003e22:	605a      	str	r2, [r3, #4]
 8003e24:	e032      	b.n	8003e8c <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	681a      	ldr	r2, [r3, #0]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003e34:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e40:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e44:	d117      	bne.n	8003e76 <I2C_Master_ADDR+0x2f6>
 8003e46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e48:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003e4c:	d00b      	beq.n	8003e66 <I2C_Master_ADDR+0x2e6>
 8003e4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	d008      	beq.n	8003e66 <I2C_Master_ADDR+0x2e6>
 8003e54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e56:	2b08      	cmp	r3, #8
 8003e58:	d005      	beq.n	8003e66 <I2C_Master_ADDR+0x2e6>
 8003e5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e5c:	2b10      	cmp	r3, #16
 8003e5e:	d002      	beq.n	8003e66 <I2C_Master_ADDR+0x2e6>
 8003e60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e62:	2b20      	cmp	r3, #32
 8003e64:	d107      	bne.n	8003e76 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	685a      	ldr	r2, [r3, #4]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003e74:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e76:	2300      	movs	r3, #0
 8003e78:	60fb      	str	r3, [r7, #12]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	695b      	ldr	r3, [r3, #20]
 8003e80:	60fb      	str	r3, [r7, #12]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	699b      	ldr	r3, [r3, #24]
 8003e88:	60fb      	str	r3, [r7, #12]
 8003e8a:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8003e92:	e00b      	b.n	8003eac <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e94:	2300      	movs	r3, #0
 8003e96:	60bb      	str	r3, [r7, #8]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	695b      	ldr	r3, [r3, #20]
 8003e9e:	60bb      	str	r3, [r7, #8]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	699b      	ldr	r3, [r3, #24]
 8003ea6:	60bb      	str	r3, [r7, #8]
 8003ea8:	68bb      	ldr	r3, [r7, #8]
}
 8003eaa:	e7ff      	b.n	8003eac <I2C_Master_ADDR+0x32c>
 8003eac:	bf00      	nop
 8003eae:	3744      	adds	r7, #68	; 0x44
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bc80      	pop	{r7}
 8003eb4:	4770      	bx	lr

08003eb6 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003eb6:	b580      	push	{r7, lr}
 8003eb8:	b084      	sub	sp, #16
 8003eba:	af00      	add	r7, sp, #0
 8003ebc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ec4:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003eca:	b29b      	uxth	r3, r3
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d02b      	beq.n	8003f28 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed4:	781a      	ldrb	r2, [r3, #0]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee0:	1c5a      	adds	r2, r3, #1
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003eea:	b29b      	uxth	r3, r3
 8003eec:	3b01      	subs	r3, #1
 8003eee:	b29a      	uxth	r2, r3
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ef8:	b29b      	uxth	r3, r3
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d114      	bne.n	8003f28 <I2C_SlaveTransmit_TXE+0x72>
 8003efe:	7bfb      	ldrb	r3, [r7, #15]
 8003f00:	2b29      	cmp	r3, #41	; 0x29
 8003f02:	d111      	bne.n	8003f28 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	685a      	ldr	r2, [r3, #4]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f12:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2221      	movs	r2, #33	; 0x21
 8003f18:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2228      	movs	r2, #40	; 0x28
 8003f1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003f22:	6878      	ldr	r0, [r7, #4]
 8003f24:	f7ff f9f1 	bl	800330a <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003f28:	bf00      	nop
 8003f2a:	3710      	adds	r7, #16
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}

08003f30 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b083      	sub	sp, #12
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f3c:	b29b      	uxth	r3, r3
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d011      	beq.n	8003f66 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f46:	781a      	ldrb	r2, [r3, #0]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f52:	1c5a      	adds	r2, r3, #1
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f5c:	b29b      	uxth	r3, r3
 8003f5e:	3b01      	subs	r3, #1
 8003f60:	b29a      	uxth	r2, r3
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8003f66:	bf00      	nop
 8003f68:	370c      	adds	r7, #12
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bc80      	pop	{r7}
 8003f6e:	4770      	bx	lr

08003f70 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b084      	sub	sp, #16
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f7e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f84:	b29b      	uxth	r3, r3
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d02c      	beq.n	8003fe4 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	691a      	ldr	r2, [r3, #16]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f94:	b2d2      	uxtb	r2, r2
 8003f96:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f9c:	1c5a      	adds	r2, r3, #1
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fa6:	b29b      	uxth	r3, r3
 8003fa8:	3b01      	subs	r3, #1
 8003faa:	b29a      	uxth	r2, r3
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fb4:	b29b      	uxth	r3, r3
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d114      	bne.n	8003fe4 <I2C_SlaveReceive_RXNE+0x74>
 8003fba:	7bfb      	ldrb	r3, [r7, #15]
 8003fbc:	2b2a      	cmp	r3, #42	; 0x2a
 8003fbe:	d111      	bne.n	8003fe4 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	685a      	ldr	r2, [r3, #4]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fce:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2222      	movs	r2, #34	; 0x22
 8003fd4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2228      	movs	r2, #40	; 0x28
 8003fda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	f7ff f99c 	bl	800331c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003fe4:	bf00      	nop
 8003fe6:	3710      	adds	r7, #16
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bd80      	pop	{r7, pc}

08003fec <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003fec:	b480      	push	{r7}
 8003fee:	b083      	sub	sp, #12
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ff8:	b29b      	uxth	r3, r3
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d012      	beq.n	8004024 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	691a      	ldr	r2, [r3, #16]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004008:	b2d2      	uxtb	r2, r2
 800400a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004010:	1c5a      	adds	r2, r3, #1
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800401a:	b29b      	uxth	r3, r3
 800401c:	3b01      	subs	r3, #1
 800401e:	b29a      	uxth	r2, r3
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004024:	bf00      	nop
 8004026:	370c      	adds	r7, #12
 8004028:	46bd      	mov	sp, r7
 800402a:	bc80      	pop	{r7}
 800402c:	4770      	bx	lr

0800402e <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800402e:	b580      	push	{r7, lr}
 8004030:	b084      	sub	sp, #16
 8004032:	af00      	add	r7, sp, #0
 8004034:	6078      	str	r0, [r7, #4]
 8004036:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004038:	2300      	movs	r3, #0
 800403a:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004042:	b2db      	uxtb	r3, r3
 8004044:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004048:	2b28      	cmp	r3, #40	; 0x28
 800404a:	d127      	bne.n	800409c <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	685a      	ldr	r2, [r3, #4]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800405a:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	089b      	lsrs	r3, r3, #2
 8004060:	f003 0301 	and.w	r3, r3, #1
 8004064:	2b00      	cmp	r3, #0
 8004066:	d101      	bne.n	800406c <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004068:	2301      	movs	r3, #1
 800406a:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	09db      	lsrs	r3, r3, #7
 8004070:	f003 0301 	and.w	r3, r3, #1
 8004074:	2b00      	cmp	r3, #0
 8004076:	d103      	bne.n	8004080 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	68db      	ldr	r3, [r3, #12]
 800407c:	81bb      	strh	r3, [r7, #12]
 800407e:	e002      	b.n	8004086 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	699b      	ldr	r3, [r3, #24]
 8004084:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2200      	movs	r2, #0
 800408a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800408e:	89ba      	ldrh	r2, [r7, #12]
 8004090:	7bfb      	ldrb	r3, [r7, #15]
 8004092:	4619      	mov	r1, r3
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	f7ff f94a 	bl	800332e <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800409a:	e00e      	b.n	80040ba <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800409c:	2300      	movs	r3, #0
 800409e:	60bb      	str	r3, [r7, #8]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	695b      	ldr	r3, [r3, #20]
 80040a6:	60bb      	str	r3, [r7, #8]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	699b      	ldr	r3, [r3, #24]
 80040ae:	60bb      	str	r3, [r7, #8]
 80040b0:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2200      	movs	r2, #0
 80040b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80040ba:	bf00      	nop
 80040bc:	3710      	adds	r7, #16
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}
	...

080040c4 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b084      	sub	sp, #16
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040d2:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	685a      	ldr	r2, [r3, #4]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80040e2:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80040e4:	2300      	movs	r3, #0
 80040e6:	60bb      	str	r3, [r7, #8]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	695b      	ldr	r3, [r3, #20]
 80040ee:	60bb      	str	r3, [r7, #8]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	681a      	ldr	r2, [r3, #0]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f042 0201 	orr.w	r2, r2, #1
 80040fe:	601a      	str	r2, [r3, #0]
 8004100:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	681a      	ldr	r2, [r3, #0]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004110:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800411c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004120:	d172      	bne.n	8004208 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004122:	7bfb      	ldrb	r3, [r7, #15]
 8004124:	2b22      	cmp	r3, #34	; 0x22
 8004126:	d002      	beq.n	800412e <I2C_Slave_STOPF+0x6a>
 8004128:	7bfb      	ldrb	r3, [r7, #15]
 800412a:	2b2a      	cmp	r3, #42	; 0x2a
 800412c:	d135      	bne.n	800419a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	b29a      	uxth	r2, r3
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004140:	b29b      	uxth	r3, r3
 8004142:	2b00      	cmp	r3, #0
 8004144:	d005      	beq.n	8004152 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800414a:	f043 0204 	orr.w	r2, r3, #4
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	685a      	ldr	r2, [r3, #4]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004160:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004166:	4618      	mov	r0, r3
 8004168:	f7fe fb66 	bl	8002838 <HAL_DMA_GetState>
 800416c:	4603      	mov	r3, r0
 800416e:	2b01      	cmp	r3, #1
 8004170:	d049      	beq.n	8004206 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004176:	4a69      	ldr	r2, [pc, #420]	; (800431c <I2C_Slave_STOPF+0x258>)
 8004178:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800417e:	4618      	mov	r0, r3
 8004180:	f7fe fae4 	bl	800274c <HAL_DMA_Abort_IT>
 8004184:	4603      	mov	r3, r0
 8004186:	2b00      	cmp	r3, #0
 8004188:	d03d      	beq.n	8004206 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800418e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004190:	687a      	ldr	r2, [r7, #4]
 8004192:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004194:	4610      	mov	r0, r2
 8004196:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004198:	e035      	b.n	8004206 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	b29a      	uxth	r2, r3
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041ac:	b29b      	uxth	r3, r3
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d005      	beq.n	80041be <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041b6:	f043 0204 	orr.w	r2, r3, #4
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	685a      	ldr	r2, [r3, #4]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80041cc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041d2:	4618      	mov	r0, r3
 80041d4:	f7fe fb30 	bl	8002838 <HAL_DMA_GetState>
 80041d8:	4603      	mov	r3, r0
 80041da:	2b01      	cmp	r3, #1
 80041dc:	d014      	beq.n	8004208 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041e2:	4a4e      	ldr	r2, [pc, #312]	; (800431c <I2C_Slave_STOPF+0x258>)
 80041e4:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041ea:	4618      	mov	r0, r3
 80041ec:	f7fe faae 	bl	800274c <HAL_DMA_Abort_IT>
 80041f0:	4603      	mov	r3, r0
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d008      	beq.n	8004208 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041fc:	687a      	ldr	r2, [r7, #4]
 80041fe:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004200:	4610      	mov	r0, r2
 8004202:	4798      	blx	r3
 8004204:	e000      	b.n	8004208 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004206:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800420c:	b29b      	uxth	r3, r3
 800420e:	2b00      	cmp	r3, #0
 8004210:	d03e      	beq.n	8004290 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	695b      	ldr	r3, [r3, #20]
 8004218:	f003 0304 	and.w	r3, r3, #4
 800421c:	2b04      	cmp	r3, #4
 800421e:	d112      	bne.n	8004246 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	691a      	ldr	r2, [r3, #16]
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800422a:	b2d2      	uxtb	r2, r2
 800422c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004232:	1c5a      	adds	r2, r3, #1
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800423c:	b29b      	uxth	r3, r3
 800423e:	3b01      	subs	r3, #1
 8004240:	b29a      	uxth	r2, r3
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	695b      	ldr	r3, [r3, #20]
 800424c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004250:	2b40      	cmp	r3, #64	; 0x40
 8004252:	d112      	bne.n	800427a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	691a      	ldr	r2, [r3, #16]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800425e:	b2d2      	uxtb	r2, r2
 8004260:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004266:	1c5a      	adds	r2, r3, #1
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004270:	b29b      	uxth	r3, r3
 8004272:	3b01      	subs	r3, #1
 8004274:	b29a      	uxth	r2, r3
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800427e:	b29b      	uxth	r3, r3
 8004280:	2b00      	cmp	r3, #0
 8004282:	d005      	beq.n	8004290 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004288:	f043 0204 	orr.w	r2, r3, #4
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004294:	2b00      	cmp	r3, #0
 8004296:	d003      	beq.n	80042a0 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004298:	6878      	ldr	r0, [r7, #4]
 800429a:	f000 f843 	bl	8004324 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800429e:	e039      	b.n	8004314 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80042a0:	7bfb      	ldrb	r3, [r7, #15]
 80042a2:	2b2a      	cmp	r3, #42	; 0x2a
 80042a4:	d109      	bne.n	80042ba <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2200      	movs	r2, #0
 80042aa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2228      	movs	r2, #40	; 0x28
 80042b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80042b4:	6878      	ldr	r0, [r7, #4]
 80042b6:	f7ff f831 	bl	800331c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	2b28      	cmp	r3, #40	; 0x28
 80042c4:	d111      	bne.n	80042ea <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	4a15      	ldr	r2, [pc, #84]	; (8004320 <I2C_Slave_STOPF+0x25c>)
 80042ca:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2200      	movs	r2, #0
 80042d0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2220      	movs	r2, #32
 80042d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2200      	movs	r2, #0
 80042de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f7ff f830 	bl	8003348 <HAL_I2C_ListenCpltCallback>
}
 80042e8:	e014      	b.n	8004314 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ee:	2b22      	cmp	r3, #34	; 0x22
 80042f0:	d002      	beq.n	80042f8 <I2C_Slave_STOPF+0x234>
 80042f2:	7bfb      	ldrb	r3, [r7, #15]
 80042f4:	2b22      	cmp	r3, #34	; 0x22
 80042f6:	d10d      	bne.n	8004314 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2200      	movs	r2, #0
 80042fc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2220      	movs	r2, #32
 8004302:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2200      	movs	r2, #0
 800430a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	f7ff f804 	bl	800331c <HAL_I2C_SlaveRxCpltCallback>
}
 8004314:	bf00      	nop
 8004316:	3710      	adds	r7, #16
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}
 800431c:	080046b5 	.word	0x080046b5
 8004320:	ffff0000 	.word	0xffff0000

08004324 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b084      	sub	sp, #16
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004332:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800433a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800433c:	7bbb      	ldrb	r3, [r7, #14]
 800433e:	2b10      	cmp	r3, #16
 8004340:	d002      	beq.n	8004348 <I2C_ITError+0x24>
 8004342:	7bbb      	ldrb	r3, [r7, #14]
 8004344:	2b40      	cmp	r3, #64	; 0x40
 8004346:	d10a      	bne.n	800435e <I2C_ITError+0x3a>
 8004348:	7bfb      	ldrb	r3, [r7, #15]
 800434a:	2b22      	cmp	r3, #34	; 0x22
 800434c:	d107      	bne.n	800435e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800435c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800435e:	7bfb      	ldrb	r3, [r7, #15]
 8004360:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004364:	2b28      	cmp	r3, #40	; 0x28
 8004366:	d107      	bne.n	8004378 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2200      	movs	r2, #0
 800436c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2228      	movs	r2, #40	; 0x28
 8004372:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004376:	e015      	b.n	80043a4 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004382:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004386:	d00a      	beq.n	800439e <I2C_ITError+0x7a>
 8004388:	7bfb      	ldrb	r3, [r7, #15]
 800438a:	2b60      	cmp	r3, #96	; 0x60
 800438c:	d007      	beq.n	800439e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2220      	movs	r2, #32
 8004392:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2200      	movs	r2, #0
 800439a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2200      	movs	r2, #0
 80043a2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80043ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80043b2:	d161      	bne.n	8004478 <I2C_ITError+0x154>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	685a      	ldr	r2, [r3, #4]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80043c2:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043c8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80043cc:	2b01      	cmp	r3, #1
 80043ce:	d020      	beq.n	8004412 <I2C_ITError+0xee>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043d4:	4a6a      	ldr	r2, [pc, #424]	; (8004580 <I2C_ITError+0x25c>)
 80043d6:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043dc:	4618      	mov	r0, r3
 80043de:	f7fe f9b5 	bl	800274c <HAL_DMA_Abort_IT>
 80043e2:	4603      	mov	r3, r0
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	f000 8089 	beq.w	80044fc <I2C_ITError+0x1d8>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	681a      	ldr	r2, [r3, #0]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f022 0201 	bic.w	r2, r2, #1
 80043f8:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2220      	movs	r2, #32
 80043fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004406:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004408:	687a      	ldr	r2, [r7, #4]
 800440a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800440c:	4610      	mov	r0, r2
 800440e:	4798      	blx	r3
 8004410:	e074      	b.n	80044fc <I2C_ITError+0x1d8>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004416:	4a5a      	ldr	r2, [pc, #360]	; (8004580 <I2C_ITError+0x25c>)
 8004418:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800441e:	4618      	mov	r0, r3
 8004420:	f7fe f994 	bl	800274c <HAL_DMA_Abort_IT>
 8004424:	4603      	mov	r3, r0
 8004426:	2b00      	cmp	r3, #0
 8004428:	d068      	beq.n	80044fc <I2C_ITError+0x1d8>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	695b      	ldr	r3, [r3, #20]
 8004430:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004434:	2b40      	cmp	r3, #64	; 0x40
 8004436:	d10b      	bne.n	8004450 <I2C_ITError+0x12c>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	691a      	ldr	r2, [r3, #16]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004442:	b2d2      	uxtb	r2, r2
 8004444:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800444a:	1c5a      	adds	r2, r3, #1
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	681a      	ldr	r2, [r3, #0]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f022 0201 	bic.w	r2, r2, #1
 800445e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2220      	movs	r2, #32
 8004464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800446c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800446e:	687a      	ldr	r2, [r7, #4]
 8004470:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004472:	4610      	mov	r0, r2
 8004474:	4798      	blx	r3
 8004476:	e041      	b.n	80044fc <I2C_ITError+0x1d8>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800447e:	b2db      	uxtb	r3, r3
 8004480:	2b60      	cmp	r3, #96	; 0x60
 8004482:	d125      	bne.n	80044d0 <I2C_ITError+0x1ac>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2220      	movs	r2, #32
 8004488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2200      	movs	r2, #0
 8004490:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	695b      	ldr	r3, [r3, #20]
 8004498:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800449c:	2b40      	cmp	r3, #64	; 0x40
 800449e:	d10b      	bne.n	80044b8 <I2C_ITError+0x194>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	691a      	ldr	r2, [r3, #16]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044aa:	b2d2      	uxtb	r2, r2
 80044ac:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044b2:	1c5a      	adds	r2, r3, #1
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f022 0201 	bic.w	r2, r2, #1
 80044c6:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80044c8:	6878      	ldr	r0, [r7, #4]
 80044ca:	f7fe ff61 	bl	8003390 <HAL_I2C_AbortCpltCallback>
 80044ce:	e015      	b.n	80044fc <I2C_ITError+0x1d8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	695b      	ldr	r3, [r3, #20]
 80044d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044da:	2b40      	cmp	r3, #64	; 0x40
 80044dc:	d10b      	bne.n	80044f6 <I2C_ITError+0x1d2>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	691a      	ldr	r2, [r3, #16]
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e8:	b2d2      	uxtb	r2, r2
 80044ea:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f0:	1c5a      	adds	r2, r3, #1
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	f7fe ff41 	bl	800337e <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004500:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	f003 0301 	and.w	r3, r3, #1
 8004508:	2b00      	cmp	r3, #0
 800450a:	d10e      	bne.n	800452a <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004512:	2b00      	cmp	r3, #0
 8004514:	d109      	bne.n	800452a <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004516:	68bb      	ldr	r3, [r7, #8]
 8004518:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800451c:	2b00      	cmp	r3, #0
 800451e:	d104      	bne.n	800452a <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004526:	2b00      	cmp	r3, #0
 8004528:	d007      	beq.n	800453a <I2C_ITError+0x216>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	685a      	ldr	r2, [r3, #4]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004538:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004540:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004546:	f003 0304 	and.w	r3, r3, #4
 800454a:	2b04      	cmp	r3, #4
 800454c:	d113      	bne.n	8004576 <I2C_ITError+0x252>
 800454e:	7bfb      	ldrb	r3, [r7, #15]
 8004550:	2b28      	cmp	r3, #40	; 0x28
 8004552:	d110      	bne.n	8004576 <I2C_ITError+0x252>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	4a0b      	ldr	r2, [pc, #44]	; (8004584 <I2C_ITError+0x260>)
 8004558:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2200      	movs	r2, #0
 800455e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2220      	movs	r2, #32
 8004564:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2200      	movs	r2, #0
 800456c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004570:	6878      	ldr	r0, [r7, #4]
 8004572:	f7fe fee9 	bl	8003348 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004576:	bf00      	nop
 8004578:	3710      	adds	r7, #16
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}
 800457e:	bf00      	nop
 8004580:	080046b5 	.word	0x080046b5
 8004584:	ffff0000 	.word	0xffff0000

08004588 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b088      	sub	sp, #32
 800458c:	af02      	add	r7, sp, #8
 800458e:	60f8      	str	r0, [r7, #12]
 8004590:	4608      	mov	r0, r1
 8004592:	4611      	mov	r1, r2
 8004594:	461a      	mov	r2, r3
 8004596:	4603      	mov	r3, r0
 8004598:	817b      	strh	r3, [r7, #10]
 800459a:	460b      	mov	r3, r1
 800459c:	813b      	strh	r3, [r7, #8]
 800459e:	4613      	mov	r3, r2
 80045a0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	681a      	ldr	r2, [r3, #0]
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80045b0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80045b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045b4:	9300      	str	r3, [sp, #0]
 80045b6:	6a3b      	ldr	r3, [r7, #32]
 80045b8:	2200      	movs	r2, #0
 80045ba:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80045be:	68f8      	ldr	r0, [r7, #12]
 80045c0:	f000 f920 	bl	8004804 <I2C_WaitOnFlagUntilTimeout>
 80045c4:	4603      	mov	r3, r0
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d00d      	beq.n	80045e6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045d8:	d103      	bne.n	80045e2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80045e0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80045e2:	2303      	movs	r3, #3
 80045e4:	e05f      	b.n	80046a6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80045e6:	897b      	ldrh	r3, [r7, #10]
 80045e8:	b2db      	uxtb	r3, r3
 80045ea:	461a      	mov	r2, r3
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80045f4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80045f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045f8:	6a3a      	ldr	r2, [r7, #32]
 80045fa:	492d      	ldr	r1, [pc, #180]	; (80046b0 <I2C_RequestMemoryWrite+0x128>)
 80045fc:	68f8      	ldr	r0, [r7, #12]
 80045fe:	f000 f958 	bl	80048b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004602:	4603      	mov	r3, r0
 8004604:	2b00      	cmp	r3, #0
 8004606:	d001      	beq.n	800460c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	e04c      	b.n	80046a6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800460c:	2300      	movs	r3, #0
 800460e:	617b      	str	r3, [r7, #20]
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	695b      	ldr	r3, [r3, #20]
 8004616:	617b      	str	r3, [r7, #20]
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	699b      	ldr	r3, [r3, #24]
 800461e:	617b      	str	r3, [r7, #20]
 8004620:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004622:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004624:	6a39      	ldr	r1, [r7, #32]
 8004626:	68f8      	ldr	r0, [r7, #12]
 8004628:	f000 f9c2 	bl	80049b0 <I2C_WaitOnTXEFlagUntilTimeout>
 800462c:	4603      	mov	r3, r0
 800462e:	2b00      	cmp	r3, #0
 8004630:	d00d      	beq.n	800464e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004636:	2b04      	cmp	r3, #4
 8004638:	d107      	bne.n	800464a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	681a      	ldr	r2, [r3, #0]
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004648:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800464a:	2301      	movs	r3, #1
 800464c:	e02b      	b.n	80046a6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800464e:	88fb      	ldrh	r3, [r7, #6]
 8004650:	2b01      	cmp	r3, #1
 8004652:	d105      	bne.n	8004660 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004654:	893b      	ldrh	r3, [r7, #8]
 8004656:	b2da      	uxtb	r2, r3
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	611a      	str	r2, [r3, #16]
 800465e:	e021      	b.n	80046a4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004660:	893b      	ldrh	r3, [r7, #8]
 8004662:	0a1b      	lsrs	r3, r3, #8
 8004664:	b29b      	uxth	r3, r3
 8004666:	b2da      	uxtb	r2, r3
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800466e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004670:	6a39      	ldr	r1, [r7, #32]
 8004672:	68f8      	ldr	r0, [r7, #12]
 8004674:	f000 f99c 	bl	80049b0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004678:	4603      	mov	r3, r0
 800467a:	2b00      	cmp	r3, #0
 800467c:	d00d      	beq.n	800469a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004682:	2b04      	cmp	r3, #4
 8004684:	d107      	bne.n	8004696 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	681a      	ldr	r2, [r3, #0]
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004694:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004696:	2301      	movs	r3, #1
 8004698:	e005      	b.n	80046a6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800469a:	893b      	ldrh	r3, [r7, #8]
 800469c:	b2da      	uxtb	r2, r3
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80046a4:	2300      	movs	r3, #0
}
 80046a6:	4618      	mov	r0, r3
 80046a8:	3718      	adds	r7, #24
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bd80      	pop	{r7, pc}
 80046ae:	bf00      	nop
 80046b0:	00010002 	.word	0x00010002

080046b4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b086      	sub	sp, #24
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80046bc:	2300      	movs	r3, #0
 80046be:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c4:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80046c6:	697b      	ldr	r3, [r7, #20]
 80046c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046cc:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80046ce:	4b4b      	ldr	r3, [pc, #300]	; (80047fc <I2C_DMAAbort+0x148>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	08db      	lsrs	r3, r3, #3
 80046d4:	4a4a      	ldr	r2, [pc, #296]	; (8004800 <I2C_DMAAbort+0x14c>)
 80046d6:	fba2 2303 	umull	r2, r3, r2, r3
 80046da:	0a1a      	lsrs	r2, r3, #8
 80046dc:	4613      	mov	r3, r2
 80046de:	009b      	lsls	r3, r3, #2
 80046e0:	4413      	add	r3, r2
 80046e2:	00da      	lsls	r2, r3, #3
 80046e4:	1ad3      	subs	r3, r2, r3
 80046e6:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d106      	bne.n	80046fc <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80046ee:	697b      	ldr	r3, [r7, #20]
 80046f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f2:	f043 0220 	orr.w	r2, r3, #32
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80046fa:	e00a      	b.n	8004712 <I2C_DMAAbort+0x5e>
    }
    count--;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	3b01      	subs	r3, #1
 8004700:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800470c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004710:	d0ea      	beq.n	80046e8 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004716:	2b00      	cmp	r3, #0
 8004718:	d003      	beq.n	8004722 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800471e:	2200      	movs	r2, #0
 8004720:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004726:	2b00      	cmp	r3, #0
 8004728:	d003      	beq.n	8004732 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800472e:	2200      	movs	r2, #0
 8004730:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004740:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004742:	697b      	ldr	r3, [r7, #20]
 8004744:	2200      	movs	r2, #0
 8004746:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800474c:	2b00      	cmp	r3, #0
 800474e:	d003      	beq.n	8004758 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004754:	2200      	movs	r2, #0
 8004756:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800475c:	2b00      	cmp	r3, #0
 800475e:	d003      	beq.n	8004768 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004764:	2200      	movs	r2, #0
 8004766:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	681a      	ldr	r2, [r3, #0]
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f022 0201 	bic.w	r2, r2, #1
 8004776:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800477e:	b2db      	uxtb	r3, r3
 8004780:	2b60      	cmp	r3, #96	; 0x60
 8004782:	d10e      	bne.n	80047a2 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004784:	697b      	ldr	r3, [r7, #20]
 8004786:	2220      	movs	r2, #32
 8004788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800478c:	697b      	ldr	r3, [r7, #20]
 800478e:	2200      	movs	r2, #0
 8004790:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	2200      	movs	r2, #0
 8004798:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800479a:	6978      	ldr	r0, [r7, #20]
 800479c:	f7fe fdf8 	bl	8003390 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80047a0:	e027      	b.n	80047f2 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80047a2:	7cfb      	ldrb	r3, [r7, #19]
 80047a4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80047a8:	2b28      	cmp	r3, #40	; 0x28
 80047aa:	d117      	bne.n	80047dc <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80047ac:	697b      	ldr	r3, [r7, #20]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f042 0201 	orr.w	r2, r2, #1
 80047ba:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80047ca:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	2200      	movs	r2, #0
 80047d0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	2228      	movs	r2, #40	; 0x28
 80047d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80047da:	e007      	b.n	80047ec <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	2220      	movs	r2, #32
 80047e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80047e4:	697b      	ldr	r3, [r7, #20]
 80047e6:	2200      	movs	r2, #0
 80047e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80047ec:	6978      	ldr	r0, [r7, #20]
 80047ee:	f7fe fdc6 	bl	800337e <HAL_I2C_ErrorCallback>
}
 80047f2:	bf00      	nop
 80047f4:	3718      	adds	r7, #24
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bd80      	pop	{r7, pc}
 80047fa:	bf00      	nop
 80047fc:	20000000 	.word	0x20000000
 8004800:	14f8b589 	.word	0x14f8b589

08004804 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b084      	sub	sp, #16
 8004808:	af00      	add	r7, sp, #0
 800480a:	60f8      	str	r0, [r7, #12]
 800480c:	60b9      	str	r1, [r7, #8]
 800480e:	603b      	str	r3, [r7, #0]
 8004810:	4613      	mov	r3, r2
 8004812:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004814:	e025      	b.n	8004862 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800481c:	d021      	beq.n	8004862 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800481e:	f7fd fe1f 	bl	8002460 <HAL_GetTick>
 8004822:	4602      	mov	r2, r0
 8004824:	69bb      	ldr	r3, [r7, #24]
 8004826:	1ad3      	subs	r3, r2, r3
 8004828:	683a      	ldr	r2, [r7, #0]
 800482a:	429a      	cmp	r2, r3
 800482c:	d302      	bcc.n	8004834 <I2C_WaitOnFlagUntilTimeout+0x30>
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d116      	bne.n	8004862 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2200      	movs	r2, #0
 8004838:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	2220      	movs	r2, #32
 800483e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	2200      	movs	r2, #0
 8004846:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800484e:	f043 0220 	orr.w	r2, r3, #32
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2200      	movs	r2, #0
 800485a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	e023      	b.n	80048aa <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	0c1b      	lsrs	r3, r3, #16
 8004866:	b2db      	uxtb	r3, r3
 8004868:	2b01      	cmp	r3, #1
 800486a:	d10d      	bne.n	8004888 <I2C_WaitOnFlagUntilTimeout+0x84>
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	695b      	ldr	r3, [r3, #20]
 8004872:	43da      	mvns	r2, r3
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	4013      	ands	r3, r2
 8004878:	b29b      	uxth	r3, r3
 800487a:	2b00      	cmp	r3, #0
 800487c:	bf0c      	ite	eq
 800487e:	2301      	moveq	r3, #1
 8004880:	2300      	movne	r3, #0
 8004882:	b2db      	uxtb	r3, r3
 8004884:	461a      	mov	r2, r3
 8004886:	e00c      	b.n	80048a2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	699b      	ldr	r3, [r3, #24]
 800488e:	43da      	mvns	r2, r3
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	4013      	ands	r3, r2
 8004894:	b29b      	uxth	r3, r3
 8004896:	2b00      	cmp	r3, #0
 8004898:	bf0c      	ite	eq
 800489a:	2301      	moveq	r3, #1
 800489c:	2300      	movne	r3, #0
 800489e:	b2db      	uxtb	r3, r3
 80048a0:	461a      	mov	r2, r3
 80048a2:	79fb      	ldrb	r3, [r7, #7]
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d0b6      	beq.n	8004816 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80048a8:	2300      	movs	r3, #0
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3710      	adds	r7, #16
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}

080048b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80048b2:	b580      	push	{r7, lr}
 80048b4:	b084      	sub	sp, #16
 80048b6:	af00      	add	r7, sp, #0
 80048b8:	60f8      	str	r0, [r7, #12]
 80048ba:	60b9      	str	r1, [r7, #8]
 80048bc:	607a      	str	r2, [r7, #4]
 80048be:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80048c0:	e051      	b.n	8004966 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	695b      	ldr	r3, [r3, #20]
 80048c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048d0:	d123      	bne.n	800491a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048e0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80048ea:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2200      	movs	r2, #0
 80048f0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	2220      	movs	r2, #32
 80048f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2200      	movs	r2, #0
 80048fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004906:	f043 0204 	orr.w	r2, r3, #4
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2200      	movs	r2, #0
 8004912:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004916:	2301      	movs	r3, #1
 8004918:	e046      	b.n	80049a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004920:	d021      	beq.n	8004966 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004922:	f7fd fd9d 	bl	8002460 <HAL_GetTick>
 8004926:	4602      	mov	r2, r0
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	1ad3      	subs	r3, r2, r3
 800492c:	687a      	ldr	r2, [r7, #4]
 800492e:	429a      	cmp	r2, r3
 8004930:	d302      	bcc.n	8004938 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d116      	bne.n	8004966 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2200      	movs	r2, #0
 800493c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	2220      	movs	r2, #32
 8004942:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	2200      	movs	r2, #0
 800494a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004952:	f043 0220 	orr.w	r2, r3, #32
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2200      	movs	r2, #0
 800495e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004962:	2301      	movs	r3, #1
 8004964:	e020      	b.n	80049a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	0c1b      	lsrs	r3, r3, #16
 800496a:	b2db      	uxtb	r3, r3
 800496c:	2b01      	cmp	r3, #1
 800496e:	d10c      	bne.n	800498a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	695b      	ldr	r3, [r3, #20]
 8004976:	43da      	mvns	r2, r3
 8004978:	68bb      	ldr	r3, [r7, #8]
 800497a:	4013      	ands	r3, r2
 800497c:	b29b      	uxth	r3, r3
 800497e:	2b00      	cmp	r3, #0
 8004980:	bf14      	ite	ne
 8004982:	2301      	movne	r3, #1
 8004984:	2300      	moveq	r3, #0
 8004986:	b2db      	uxtb	r3, r3
 8004988:	e00b      	b.n	80049a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	699b      	ldr	r3, [r3, #24]
 8004990:	43da      	mvns	r2, r3
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	4013      	ands	r3, r2
 8004996:	b29b      	uxth	r3, r3
 8004998:	2b00      	cmp	r3, #0
 800499a:	bf14      	ite	ne
 800499c:	2301      	movne	r3, #1
 800499e:	2300      	moveq	r3, #0
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d18d      	bne.n	80048c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80049a6:	2300      	movs	r3, #0
}
 80049a8:	4618      	mov	r0, r3
 80049aa:	3710      	adds	r7, #16
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bd80      	pop	{r7, pc}

080049b0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b084      	sub	sp, #16
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	60f8      	str	r0, [r7, #12]
 80049b8:	60b9      	str	r1, [r7, #8]
 80049ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80049bc:	e02d      	b.n	8004a1a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80049be:	68f8      	ldr	r0, [r7, #12]
 80049c0:	f000 f8aa 	bl	8004b18 <I2C_IsAcknowledgeFailed>
 80049c4:	4603      	mov	r3, r0
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d001      	beq.n	80049ce <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e02d      	b.n	8004a2a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049d4:	d021      	beq.n	8004a1a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049d6:	f7fd fd43 	bl	8002460 <HAL_GetTick>
 80049da:	4602      	mov	r2, r0
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	1ad3      	subs	r3, r2, r3
 80049e0:	68ba      	ldr	r2, [r7, #8]
 80049e2:	429a      	cmp	r2, r3
 80049e4:	d302      	bcc.n	80049ec <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d116      	bne.n	8004a1a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	2200      	movs	r2, #0
 80049f0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	2220      	movs	r2, #32
 80049f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2200      	movs	r2, #0
 80049fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a06:	f043 0220 	orr.w	r2, r3, #32
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2200      	movs	r2, #0
 8004a12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	e007      	b.n	8004a2a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	695b      	ldr	r3, [r3, #20]
 8004a20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a24:	2b80      	cmp	r3, #128	; 0x80
 8004a26:	d1ca      	bne.n	80049be <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004a28:	2300      	movs	r3, #0
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3710      	adds	r7, #16
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}

08004a32 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a32:	b580      	push	{r7, lr}
 8004a34:	b084      	sub	sp, #16
 8004a36:	af00      	add	r7, sp, #0
 8004a38:	60f8      	str	r0, [r7, #12]
 8004a3a:	60b9      	str	r1, [r7, #8]
 8004a3c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004a3e:	e02d      	b.n	8004a9c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004a40:	68f8      	ldr	r0, [r7, #12]
 8004a42:	f000 f869 	bl	8004b18 <I2C_IsAcknowledgeFailed>
 8004a46:	4603      	mov	r3, r0
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d001      	beq.n	8004a50 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	e02d      	b.n	8004aac <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a56:	d021      	beq.n	8004a9c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a58:	f7fd fd02 	bl	8002460 <HAL_GetTick>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	1ad3      	subs	r3, r2, r3
 8004a62:	68ba      	ldr	r2, [r7, #8]
 8004a64:	429a      	cmp	r2, r3
 8004a66:	d302      	bcc.n	8004a6e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d116      	bne.n	8004a9c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2200      	movs	r2, #0
 8004a72:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	2220      	movs	r2, #32
 8004a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a88:	f043 0220 	orr.w	r2, r3, #32
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2200      	movs	r2, #0
 8004a94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004a98:	2301      	movs	r3, #1
 8004a9a:	e007      	b.n	8004aac <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	695b      	ldr	r3, [r3, #20]
 8004aa2:	f003 0304 	and.w	r3, r3, #4
 8004aa6:	2b04      	cmp	r3, #4
 8004aa8:	d1ca      	bne.n	8004a40 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004aaa:	2300      	movs	r3, #0
}
 8004aac:	4618      	mov	r0, r3
 8004aae:	3710      	adds	r7, #16
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}

08004ab4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b085      	sub	sp, #20
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004abc:	2300      	movs	r3, #0
 8004abe:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004ac0:	4b13      	ldr	r3, [pc, #76]	; (8004b10 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	08db      	lsrs	r3, r3, #3
 8004ac6:	4a13      	ldr	r2, [pc, #76]	; (8004b14 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004ac8:	fba2 2303 	umull	r2, r3, r2, r3
 8004acc:	0a1a      	lsrs	r2, r3, #8
 8004ace:	4613      	mov	r3, r2
 8004ad0:	009b      	lsls	r3, r3, #2
 8004ad2:	4413      	add	r3, r2
 8004ad4:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	3b01      	subs	r3, #1
 8004ada:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d107      	bne.n	8004af2 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ae6:	f043 0220 	orr.w	r2, r3, #32
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004aee:	2301      	movs	r3, #1
 8004af0:	e008      	b.n	8004b04 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004afc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b00:	d0e9      	beq.n	8004ad6 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004b02:	2300      	movs	r3, #0
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	3714      	adds	r7, #20
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bc80      	pop	{r7}
 8004b0c:	4770      	bx	lr
 8004b0e:	bf00      	nop
 8004b10:	20000000 	.word	0x20000000
 8004b14:	14f8b589 	.word	0x14f8b589

08004b18 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b083      	sub	sp, #12
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	695b      	ldr	r3, [r3, #20]
 8004b26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b2e:	d11b      	bne.n	8004b68 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004b38:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2220      	movs	r2, #32
 8004b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b54:	f043 0204 	orr.w	r2, r3, #4
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004b64:	2301      	movs	r3, #1
 8004b66:	e000      	b.n	8004b6a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004b68:	2300      	movs	r3, #0
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	370c      	adds	r7, #12
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bc80      	pop	{r7}
 8004b72:	4770      	bx	lr

08004b74 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b083      	sub	sp, #12
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b80:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004b84:	d103      	bne.n	8004b8e <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2201      	movs	r2, #1
 8004b8a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004b8c:	e007      	b.n	8004b9e <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b92:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004b96:	d102      	bne.n	8004b9e <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2208      	movs	r2, #8
 8004b9c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004b9e:	bf00      	nop
 8004ba0:	370c      	adds	r7, #12
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bc80      	pop	{r7}
 8004ba6:	4770      	bx	lr

08004ba8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b086      	sub	sp, #24
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d101      	bne.n	8004bba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	e272      	b.n	80050a0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f003 0301 	and.w	r3, r3, #1
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	f000 8087 	beq.w	8004cd6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004bc8:	4b92      	ldr	r3, [pc, #584]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	f003 030c 	and.w	r3, r3, #12
 8004bd0:	2b04      	cmp	r3, #4
 8004bd2:	d00c      	beq.n	8004bee <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004bd4:	4b8f      	ldr	r3, [pc, #572]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	f003 030c 	and.w	r3, r3, #12
 8004bdc:	2b08      	cmp	r3, #8
 8004bde:	d112      	bne.n	8004c06 <HAL_RCC_OscConfig+0x5e>
 8004be0:	4b8c      	ldr	r3, [pc, #560]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004be8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bec:	d10b      	bne.n	8004c06 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bee:	4b89      	ldr	r3, [pc, #548]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d06c      	beq.n	8004cd4 <HAL_RCC_OscConfig+0x12c>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d168      	bne.n	8004cd4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004c02:	2301      	movs	r3, #1
 8004c04:	e24c      	b.n	80050a0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c0e:	d106      	bne.n	8004c1e <HAL_RCC_OscConfig+0x76>
 8004c10:	4b80      	ldr	r3, [pc, #512]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a7f      	ldr	r2, [pc, #508]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004c16:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c1a:	6013      	str	r3, [r2, #0]
 8004c1c:	e02e      	b.n	8004c7c <HAL_RCC_OscConfig+0xd4>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d10c      	bne.n	8004c40 <HAL_RCC_OscConfig+0x98>
 8004c26:	4b7b      	ldr	r3, [pc, #492]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a7a      	ldr	r2, [pc, #488]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004c2c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c30:	6013      	str	r3, [r2, #0]
 8004c32:	4b78      	ldr	r3, [pc, #480]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4a77      	ldr	r2, [pc, #476]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004c38:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c3c:	6013      	str	r3, [r2, #0]
 8004c3e:	e01d      	b.n	8004c7c <HAL_RCC_OscConfig+0xd4>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004c48:	d10c      	bne.n	8004c64 <HAL_RCC_OscConfig+0xbc>
 8004c4a:	4b72      	ldr	r3, [pc, #456]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a71      	ldr	r2, [pc, #452]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004c50:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c54:	6013      	str	r3, [r2, #0]
 8004c56:	4b6f      	ldr	r3, [pc, #444]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a6e      	ldr	r2, [pc, #440]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004c5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c60:	6013      	str	r3, [r2, #0]
 8004c62:	e00b      	b.n	8004c7c <HAL_RCC_OscConfig+0xd4>
 8004c64:	4b6b      	ldr	r3, [pc, #428]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a6a      	ldr	r2, [pc, #424]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004c6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c6e:	6013      	str	r3, [r2, #0]
 8004c70:	4b68      	ldr	r3, [pc, #416]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a67      	ldr	r2, [pc, #412]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004c76:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c7a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d013      	beq.n	8004cac <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c84:	f7fd fbec 	bl	8002460 <HAL_GetTick>
 8004c88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c8a:	e008      	b.n	8004c9e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c8c:	f7fd fbe8 	bl	8002460 <HAL_GetTick>
 8004c90:	4602      	mov	r2, r0
 8004c92:	693b      	ldr	r3, [r7, #16]
 8004c94:	1ad3      	subs	r3, r2, r3
 8004c96:	2b64      	cmp	r3, #100	; 0x64
 8004c98:	d901      	bls.n	8004c9e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004c9a:	2303      	movs	r3, #3
 8004c9c:	e200      	b.n	80050a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c9e:	4b5d      	ldr	r3, [pc, #372]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d0f0      	beq.n	8004c8c <HAL_RCC_OscConfig+0xe4>
 8004caa:	e014      	b.n	8004cd6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cac:	f7fd fbd8 	bl	8002460 <HAL_GetTick>
 8004cb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004cb2:	e008      	b.n	8004cc6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004cb4:	f7fd fbd4 	bl	8002460 <HAL_GetTick>
 8004cb8:	4602      	mov	r2, r0
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	1ad3      	subs	r3, r2, r3
 8004cbe:	2b64      	cmp	r3, #100	; 0x64
 8004cc0:	d901      	bls.n	8004cc6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004cc2:	2303      	movs	r3, #3
 8004cc4:	e1ec      	b.n	80050a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004cc6:	4b53      	ldr	r3, [pc, #332]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d1f0      	bne.n	8004cb4 <HAL_RCC_OscConfig+0x10c>
 8004cd2:	e000      	b.n	8004cd6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 0302 	and.w	r3, r3, #2
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d063      	beq.n	8004daa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004ce2:	4b4c      	ldr	r3, [pc, #304]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	f003 030c 	and.w	r3, r3, #12
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d00b      	beq.n	8004d06 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004cee:	4b49      	ldr	r3, [pc, #292]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	f003 030c 	and.w	r3, r3, #12
 8004cf6:	2b08      	cmp	r3, #8
 8004cf8:	d11c      	bne.n	8004d34 <HAL_RCC_OscConfig+0x18c>
 8004cfa:	4b46      	ldr	r3, [pc, #280]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d116      	bne.n	8004d34 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d06:	4b43      	ldr	r3, [pc, #268]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f003 0302 	and.w	r3, r3, #2
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d005      	beq.n	8004d1e <HAL_RCC_OscConfig+0x176>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	691b      	ldr	r3, [r3, #16]
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d001      	beq.n	8004d1e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e1c0      	b.n	80050a0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d1e:	4b3d      	ldr	r3, [pc, #244]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	695b      	ldr	r3, [r3, #20]
 8004d2a:	00db      	lsls	r3, r3, #3
 8004d2c:	4939      	ldr	r1, [pc, #228]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d32:	e03a      	b.n	8004daa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	691b      	ldr	r3, [r3, #16]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d020      	beq.n	8004d7e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d3c:	4b36      	ldr	r3, [pc, #216]	; (8004e18 <HAL_RCC_OscConfig+0x270>)
 8004d3e:	2201      	movs	r2, #1
 8004d40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d42:	f7fd fb8d 	bl	8002460 <HAL_GetTick>
 8004d46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d48:	e008      	b.n	8004d5c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d4a:	f7fd fb89 	bl	8002460 <HAL_GetTick>
 8004d4e:	4602      	mov	r2, r0
 8004d50:	693b      	ldr	r3, [r7, #16]
 8004d52:	1ad3      	subs	r3, r2, r3
 8004d54:	2b02      	cmp	r3, #2
 8004d56:	d901      	bls.n	8004d5c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004d58:	2303      	movs	r3, #3
 8004d5a:	e1a1      	b.n	80050a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d5c:	4b2d      	ldr	r3, [pc, #180]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f003 0302 	and.w	r3, r3, #2
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d0f0      	beq.n	8004d4a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d68:	4b2a      	ldr	r3, [pc, #168]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	695b      	ldr	r3, [r3, #20]
 8004d74:	00db      	lsls	r3, r3, #3
 8004d76:	4927      	ldr	r1, [pc, #156]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	600b      	str	r3, [r1, #0]
 8004d7c:	e015      	b.n	8004daa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d7e:	4b26      	ldr	r3, [pc, #152]	; (8004e18 <HAL_RCC_OscConfig+0x270>)
 8004d80:	2200      	movs	r2, #0
 8004d82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d84:	f7fd fb6c 	bl	8002460 <HAL_GetTick>
 8004d88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d8a:	e008      	b.n	8004d9e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d8c:	f7fd fb68 	bl	8002460 <HAL_GetTick>
 8004d90:	4602      	mov	r2, r0
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	1ad3      	subs	r3, r2, r3
 8004d96:	2b02      	cmp	r3, #2
 8004d98:	d901      	bls.n	8004d9e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	e180      	b.n	80050a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d9e:	4b1d      	ldr	r3, [pc, #116]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f003 0302 	and.w	r3, r3, #2
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d1f0      	bne.n	8004d8c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f003 0308 	and.w	r3, r3, #8
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d03a      	beq.n	8004e2c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	699b      	ldr	r3, [r3, #24]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d019      	beq.n	8004df2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004dbe:	4b17      	ldr	r3, [pc, #92]	; (8004e1c <HAL_RCC_OscConfig+0x274>)
 8004dc0:	2201      	movs	r2, #1
 8004dc2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004dc4:	f7fd fb4c 	bl	8002460 <HAL_GetTick>
 8004dc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004dca:	e008      	b.n	8004dde <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004dcc:	f7fd fb48 	bl	8002460 <HAL_GetTick>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	1ad3      	subs	r3, r2, r3
 8004dd6:	2b02      	cmp	r3, #2
 8004dd8:	d901      	bls.n	8004dde <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004dda:	2303      	movs	r3, #3
 8004ddc:	e160      	b.n	80050a0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004dde:	4b0d      	ldr	r3, [pc, #52]	; (8004e14 <HAL_RCC_OscConfig+0x26c>)
 8004de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de2:	f003 0302 	and.w	r3, r3, #2
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d0f0      	beq.n	8004dcc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004dea:	2001      	movs	r0, #1
 8004dec:	f000 fad8 	bl	80053a0 <RCC_Delay>
 8004df0:	e01c      	b.n	8004e2c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004df2:	4b0a      	ldr	r3, [pc, #40]	; (8004e1c <HAL_RCC_OscConfig+0x274>)
 8004df4:	2200      	movs	r2, #0
 8004df6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004df8:	f7fd fb32 	bl	8002460 <HAL_GetTick>
 8004dfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004dfe:	e00f      	b.n	8004e20 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e00:	f7fd fb2e 	bl	8002460 <HAL_GetTick>
 8004e04:	4602      	mov	r2, r0
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	1ad3      	subs	r3, r2, r3
 8004e0a:	2b02      	cmp	r3, #2
 8004e0c:	d908      	bls.n	8004e20 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004e0e:	2303      	movs	r3, #3
 8004e10:	e146      	b.n	80050a0 <HAL_RCC_OscConfig+0x4f8>
 8004e12:	bf00      	nop
 8004e14:	40021000 	.word	0x40021000
 8004e18:	42420000 	.word	0x42420000
 8004e1c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e20:	4b92      	ldr	r3, [pc, #584]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8004e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e24:	f003 0302 	and.w	r3, r3, #2
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d1e9      	bne.n	8004e00 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f003 0304 	and.w	r3, r3, #4
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	f000 80a6 	beq.w	8004f86 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e3e:	4b8b      	ldr	r3, [pc, #556]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8004e40:	69db      	ldr	r3, [r3, #28]
 8004e42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d10d      	bne.n	8004e66 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e4a:	4b88      	ldr	r3, [pc, #544]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8004e4c:	69db      	ldr	r3, [r3, #28]
 8004e4e:	4a87      	ldr	r2, [pc, #540]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8004e50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e54:	61d3      	str	r3, [r2, #28]
 8004e56:	4b85      	ldr	r3, [pc, #532]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8004e58:	69db      	ldr	r3, [r3, #28]
 8004e5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e5e:	60bb      	str	r3, [r7, #8]
 8004e60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e62:	2301      	movs	r3, #1
 8004e64:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e66:	4b82      	ldr	r3, [pc, #520]	; (8005070 <HAL_RCC_OscConfig+0x4c8>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d118      	bne.n	8004ea4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e72:	4b7f      	ldr	r3, [pc, #508]	; (8005070 <HAL_RCC_OscConfig+0x4c8>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a7e      	ldr	r2, [pc, #504]	; (8005070 <HAL_RCC_OscConfig+0x4c8>)
 8004e78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e7e:	f7fd faef 	bl	8002460 <HAL_GetTick>
 8004e82:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e84:	e008      	b.n	8004e98 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e86:	f7fd faeb 	bl	8002460 <HAL_GetTick>
 8004e8a:	4602      	mov	r2, r0
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	1ad3      	subs	r3, r2, r3
 8004e90:	2b64      	cmp	r3, #100	; 0x64
 8004e92:	d901      	bls.n	8004e98 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004e94:	2303      	movs	r3, #3
 8004e96:	e103      	b.n	80050a0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e98:	4b75      	ldr	r3, [pc, #468]	; (8005070 <HAL_RCC_OscConfig+0x4c8>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d0f0      	beq.n	8004e86 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	68db      	ldr	r3, [r3, #12]
 8004ea8:	2b01      	cmp	r3, #1
 8004eaa:	d106      	bne.n	8004eba <HAL_RCC_OscConfig+0x312>
 8004eac:	4b6f      	ldr	r3, [pc, #444]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8004eae:	6a1b      	ldr	r3, [r3, #32]
 8004eb0:	4a6e      	ldr	r2, [pc, #440]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8004eb2:	f043 0301 	orr.w	r3, r3, #1
 8004eb6:	6213      	str	r3, [r2, #32]
 8004eb8:	e02d      	b.n	8004f16 <HAL_RCC_OscConfig+0x36e>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	68db      	ldr	r3, [r3, #12]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d10c      	bne.n	8004edc <HAL_RCC_OscConfig+0x334>
 8004ec2:	4b6a      	ldr	r3, [pc, #424]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8004ec4:	6a1b      	ldr	r3, [r3, #32]
 8004ec6:	4a69      	ldr	r2, [pc, #420]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8004ec8:	f023 0301 	bic.w	r3, r3, #1
 8004ecc:	6213      	str	r3, [r2, #32]
 8004ece:	4b67      	ldr	r3, [pc, #412]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8004ed0:	6a1b      	ldr	r3, [r3, #32]
 8004ed2:	4a66      	ldr	r2, [pc, #408]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8004ed4:	f023 0304 	bic.w	r3, r3, #4
 8004ed8:	6213      	str	r3, [r2, #32]
 8004eda:	e01c      	b.n	8004f16 <HAL_RCC_OscConfig+0x36e>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	68db      	ldr	r3, [r3, #12]
 8004ee0:	2b05      	cmp	r3, #5
 8004ee2:	d10c      	bne.n	8004efe <HAL_RCC_OscConfig+0x356>
 8004ee4:	4b61      	ldr	r3, [pc, #388]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8004ee6:	6a1b      	ldr	r3, [r3, #32]
 8004ee8:	4a60      	ldr	r2, [pc, #384]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8004eea:	f043 0304 	orr.w	r3, r3, #4
 8004eee:	6213      	str	r3, [r2, #32]
 8004ef0:	4b5e      	ldr	r3, [pc, #376]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8004ef2:	6a1b      	ldr	r3, [r3, #32]
 8004ef4:	4a5d      	ldr	r2, [pc, #372]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8004ef6:	f043 0301 	orr.w	r3, r3, #1
 8004efa:	6213      	str	r3, [r2, #32]
 8004efc:	e00b      	b.n	8004f16 <HAL_RCC_OscConfig+0x36e>
 8004efe:	4b5b      	ldr	r3, [pc, #364]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8004f00:	6a1b      	ldr	r3, [r3, #32]
 8004f02:	4a5a      	ldr	r2, [pc, #360]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8004f04:	f023 0301 	bic.w	r3, r3, #1
 8004f08:	6213      	str	r3, [r2, #32]
 8004f0a:	4b58      	ldr	r3, [pc, #352]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8004f0c:	6a1b      	ldr	r3, [r3, #32]
 8004f0e:	4a57      	ldr	r2, [pc, #348]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8004f10:	f023 0304 	bic.w	r3, r3, #4
 8004f14:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	68db      	ldr	r3, [r3, #12]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d015      	beq.n	8004f4a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f1e:	f7fd fa9f 	bl	8002460 <HAL_GetTick>
 8004f22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f24:	e00a      	b.n	8004f3c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f26:	f7fd fa9b 	bl	8002460 <HAL_GetTick>
 8004f2a:	4602      	mov	r2, r0
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	1ad3      	subs	r3, r2, r3
 8004f30:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d901      	bls.n	8004f3c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004f38:	2303      	movs	r3, #3
 8004f3a:	e0b1      	b.n	80050a0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f3c:	4b4b      	ldr	r3, [pc, #300]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8004f3e:	6a1b      	ldr	r3, [r3, #32]
 8004f40:	f003 0302 	and.w	r3, r3, #2
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d0ee      	beq.n	8004f26 <HAL_RCC_OscConfig+0x37e>
 8004f48:	e014      	b.n	8004f74 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f4a:	f7fd fa89 	bl	8002460 <HAL_GetTick>
 8004f4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f50:	e00a      	b.n	8004f68 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f52:	f7fd fa85 	bl	8002460 <HAL_GetTick>
 8004f56:	4602      	mov	r2, r0
 8004f58:	693b      	ldr	r3, [r7, #16]
 8004f5a:	1ad3      	subs	r3, r2, r3
 8004f5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d901      	bls.n	8004f68 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004f64:	2303      	movs	r3, #3
 8004f66:	e09b      	b.n	80050a0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f68:	4b40      	ldr	r3, [pc, #256]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8004f6a:	6a1b      	ldr	r3, [r3, #32]
 8004f6c:	f003 0302 	and.w	r3, r3, #2
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d1ee      	bne.n	8004f52 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004f74:	7dfb      	ldrb	r3, [r7, #23]
 8004f76:	2b01      	cmp	r3, #1
 8004f78:	d105      	bne.n	8004f86 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f7a:	4b3c      	ldr	r3, [pc, #240]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8004f7c:	69db      	ldr	r3, [r3, #28]
 8004f7e:	4a3b      	ldr	r2, [pc, #236]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8004f80:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f84:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	69db      	ldr	r3, [r3, #28]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	f000 8087 	beq.w	800509e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004f90:	4b36      	ldr	r3, [pc, #216]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	f003 030c 	and.w	r3, r3, #12
 8004f98:	2b08      	cmp	r3, #8
 8004f9a:	d061      	beq.n	8005060 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	69db      	ldr	r3, [r3, #28]
 8004fa0:	2b02      	cmp	r3, #2
 8004fa2:	d146      	bne.n	8005032 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fa4:	4b33      	ldr	r3, [pc, #204]	; (8005074 <HAL_RCC_OscConfig+0x4cc>)
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004faa:	f7fd fa59 	bl	8002460 <HAL_GetTick>
 8004fae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004fb0:	e008      	b.n	8004fc4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fb2:	f7fd fa55 	bl	8002460 <HAL_GetTick>
 8004fb6:	4602      	mov	r2, r0
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	1ad3      	subs	r3, r2, r3
 8004fbc:	2b02      	cmp	r3, #2
 8004fbe:	d901      	bls.n	8004fc4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004fc0:	2303      	movs	r3, #3
 8004fc2:	e06d      	b.n	80050a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004fc4:	4b29      	ldr	r3, [pc, #164]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d1f0      	bne.n	8004fb2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6a1b      	ldr	r3, [r3, #32]
 8004fd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fd8:	d108      	bne.n	8004fec <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004fda:	4b24      	ldr	r3, [pc, #144]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	4921      	ldr	r1, [pc, #132]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004fec:	4b1f      	ldr	r3, [pc, #124]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6a19      	ldr	r1, [r3, #32]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ffc:	430b      	orrs	r3, r1
 8004ffe:	491b      	ldr	r1, [pc, #108]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8005000:	4313      	orrs	r3, r2
 8005002:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005004:	4b1b      	ldr	r3, [pc, #108]	; (8005074 <HAL_RCC_OscConfig+0x4cc>)
 8005006:	2201      	movs	r2, #1
 8005008:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800500a:	f7fd fa29 	bl	8002460 <HAL_GetTick>
 800500e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005010:	e008      	b.n	8005024 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005012:	f7fd fa25 	bl	8002460 <HAL_GetTick>
 8005016:	4602      	mov	r2, r0
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	1ad3      	subs	r3, r2, r3
 800501c:	2b02      	cmp	r3, #2
 800501e:	d901      	bls.n	8005024 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005020:	2303      	movs	r3, #3
 8005022:	e03d      	b.n	80050a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005024:	4b11      	ldr	r3, [pc, #68]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800502c:	2b00      	cmp	r3, #0
 800502e:	d0f0      	beq.n	8005012 <HAL_RCC_OscConfig+0x46a>
 8005030:	e035      	b.n	800509e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005032:	4b10      	ldr	r3, [pc, #64]	; (8005074 <HAL_RCC_OscConfig+0x4cc>)
 8005034:	2200      	movs	r2, #0
 8005036:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005038:	f7fd fa12 	bl	8002460 <HAL_GetTick>
 800503c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800503e:	e008      	b.n	8005052 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005040:	f7fd fa0e 	bl	8002460 <HAL_GetTick>
 8005044:	4602      	mov	r2, r0
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	1ad3      	subs	r3, r2, r3
 800504a:	2b02      	cmp	r3, #2
 800504c:	d901      	bls.n	8005052 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800504e:	2303      	movs	r3, #3
 8005050:	e026      	b.n	80050a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005052:	4b06      	ldr	r3, [pc, #24]	; (800506c <HAL_RCC_OscConfig+0x4c4>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800505a:	2b00      	cmp	r3, #0
 800505c:	d1f0      	bne.n	8005040 <HAL_RCC_OscConfig+0x498>
 800505e:	e01e      	b.n	800509e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	69db      	ldr	r3, [r3, #28]
 8005064:	2b01      	cmp	r3, #1
 8005066:	d107      	bne.n	8005078 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005068:	2301      	movs	r3, #1
 800506a:	e019      	b.n	80050a0 <HAL_RCC_OscConfig+0x4f8>
 800506c:	40021000 	.word	0x40021000
 8005070:	40007000 	.word	0x40007000
 8005074:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005078:	4b0b      	ldr	r3, [pc, #44]	; (80050a8 <HAL_RCC_OscConfig+0x500>)
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6a1b      	ldr	r3, [r3, #32]
 8005088:	429a      	cmp	r2, r3
 800508a:	d106      	bne.n	800509a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005096:	429a      	cmp	r2, r3
 8005098:	d001      	beq.n	800509e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800509a:	2301      	movs	r3, #1
 800509c:	e000      	b.n	80050a0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800509e:	2300      	movs	r3, #0
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	3718      	adds	r7, #24
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}
 80050a8:	40021000 	.word	0x40021000

080050ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b084      	sub	sp, #16
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
 80050b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d101      	bne.n	80050c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80050bc:	2301      	movs	r3, #1
 80050be:	e0d0      	b.n	8005262 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80050c0:	4b6a      	ldr	r3, [pc, #424]	; (800526c <HAL_RCC_ClockConfig+0x1c0>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f003 0307 	and.w	r3, r3, #7
 80050c8:	683a      	ldr	r2, [r7, #0]
 80050ca:	429a      	cmp	r2, r3
 80050cc:	d910      	bls.n	80050f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050ce:	4b67      	ldr	r3, [pc, #412]	; (800526c <HAL_RCC_ClockConfig+0x1c0>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f023 0207 	bic.w	r2, r3, #7
 80050d6:	4965      	ldr	r1, [pc, #404]	; (800526c <HAL_RCC_ClockConfig+0x1c0>)
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	4313      	orrs	r3, r2
 80050dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050de:	4b63      	ldr	r3, [pc, #396]	; (800526c <HAL_RCC_ClockConfig+0x1c0>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f003 0307 	and.w	r3, r3, #7
 80050e6:	683a      	ldr	r2, [r7, #0]
 80050e8:	429a      	cmp	r2, r3
 80050ea:	d001      	beq.n	80050f0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80050ec:	2301      	movs	r3, #1
 80050ee:	e0b8      	b.n	8005262 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f003 0302 	and.w	r3, r3, #2
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d020      	beq.n	800513e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f003 0304 	and.w	r3, r3, #4
 8005104:	2b00      	cmp	r3, #0
 8005106:	d005      	beq.n	8005114 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005108:	4b59      	ldr	r3, [pc, #356]	; (8005270 <HAL_RCC_ClockConfig+0x1c4>)
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	4a58      	ldr	r2, [pc, #352]	; (8005270 <HAL_RCC_ClockConfig+0x1c4>)
 800510e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005112:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f003 0308 	and.w	r3, r3, #8
 800511c:	2b00      	cmp	r3, #0
 800511e:	d005      	beq.n	800512c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005120:	4b53      	ldr	r3, [pc, #332]	; (8005270 <HAL_RCC_ClockConfig+0x1c4>)
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	4a52      	ldr	r2, [pc, #328]	; (8005270 <HAL_RCC_ClockConfig+0x1c4>)
 8005126:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800512a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800512c:	4b50      	ldr	r3, [pc, #320]	; (8005270 <HAL_RCC_ClockConfig+0x1c4>)
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	689b      	ldr	r3, [r3, #8]
 8005138:	494d      	ldr	r1, [pc, #308]	; (8005270 <HAL_RCC_ClockConfig+0x1c4>)
 800513a:	4313      	orrs	r3, r2
 800513c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f003 0301 	and.w	r3, r3, #1
 8005146:	2b00      	cmp	r3, #0
 8005148:	d040      	beq.n	80051cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	2b01      	cmp	r3, #1
 8005150:	d107      	bne.n	8005162 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005152:	4b47      	ldr	r3, [pc, #284]	; (8005270 <HAL_RCC_ClockConfig+0x1c4>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800515a:	2b00      	cmp	r3, #0
 800515c:	d115      	bne.n	800518a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800515e:	2301      	movs	r3, #1
 8005160:	e07f      	b.n	8005262 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	2b02      	cmp	r3, #2
 8005168:	d107      	bne.n	800517a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800516a:	4b41      	ldr	r3, [pc, #260]	; (8005270 <HAL_RCC_ClockConfig+0x1c4>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005172:	2b00      	cmp	r3, #0
 8005174:	d109      	bne.n	800518a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005176:	2301      	movs	r3, #1
 8005178:	e073      	b.n	8005262 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800517a:	4b3d      	ldr	r3, [pc, #244]	; (8005270 <HAL_RCC_ClockConfig+0x1c4>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f003 0302 	and.w	r3, r3, #2
 8005182:	2b00      	cmp	r3, #0
 8005184:	d101      	bne.n	800518a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	e06b      	b.n	8005262 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800518a:	4b39      	ldr	r3, [pc, #228]	; (8005270 <HAL_RCC_ClockConfig+0x1c4>)
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	f023 0203 	bic.w	r2, r3, #3
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	4936      	ldr	r1, [pc, #216]	; (8005270 <HAL_RCC_ClockConfig+0x1c4>)
 8005198:	4313      	orrs	r3, r2
 800519a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800519c:	f7fd f960 	bl	8002460 <HAL_GetTick>
 80051a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051a2:	e00a      	b.n	80051ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051a4:	f7fd f95c 	bl	8002460 <HAL_GetTick>
 80051a8:	4602      	mov	r2, r0
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	1ad3      	subs	r3, r2, r3
 80051ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d901      	bls.n	80051ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80051b6:	2303      	movs	r3, #3
 80051b8:	e053      	b.n	8005262 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051ba:	4b2d      	ldr	r3, [pc, #180]	; (8005270 <HAL_RCC_ClockConfig+0x1c4>)
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	f003 020c 	and.w	r2, r3, #12
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	685b      	ldr	r3, [r3, #4]
 80051c6:	009b      	lsls	r3, r3, #2
 80051c8:	429a      	cmp	r2, r3
 80051ca:	d1eb      	bne.n	80051a4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80051cc:	4b27      	ldr	r3, [pc, #156]	; (800526c <HAL_RCC_ClockConfig+0x1c0>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f003 0307 	and.w	r3, r3, #7
 80051d4:	683a      	ldr	r2, [r7, #0]
 80051d6:	429a      	cmp	r2, r3
 80051d8:	d210      	bcs.n	80051fc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051da:	4b24      	ldr	r3, [pc, #144]	; (800526c <HAL_RCC_ClockConfig+0x1c0>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f023 0207 	bic.w	r2, r3, #7
 80051e2:	4922      	ldr	r1, [pc, #136]	; (800526c <HAL_RCC_ClockConfig+0x1c0>)
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	4313      	orrs	r3, r2
 80051e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051ea:	4b20      	ldr	r3, [pc, #128]	; (800526c <HAL_RCC_ClockConfig+0x1c0>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 0307 	and.w	r3, r3, #7
 80051f2:	683a      	ldr	r2, [r7, #0]
 80051f4:	429a      	cmp	r2, r3
 80051f6:	d001      	beq.n	80051fc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80051f8:	2301      	movs	r3, #1
 80051fa:	e032      	b.n	8005262 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f003 0304 	and.w	r3, r3, #4
 8005204:	2b00      	cmp	r3, #0
 8005206:	d008      	beq.n	800521a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005208:	4b19      	ldr	r3, [pc, #100]	; (8005270 <HAL_RCC_ClockConfig+0x1c4>)
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	68db      	ldr	r3, [r3, #12]
 8005214:	4916      	ldr	r1, [pc, #88]	; (8005270 <HAL_RCC_ClockConfig+0x1c4>)
 8005216:	4313      	orrs	r3, r2
 8005218:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f003 0308 	and.w	r3, r3, #8
 8005222:	2b00      	cmp	r3, #0
 8005224:	d009      	beq.n	800523a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005226:	4b12      	ldr	r3, [pc, #72]	; (8005270 <HAL_RCC_ClockConfig+0x1c4>)
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	691b      	ldr	r3, [r3, #16]
 8005232:	00db      	lsls	r3, r3, #3
 8005234:	490e      	ldr	r1, [pc, #56]	; (8005270 <HAL_RCC_ClockConfig+0x1c4>)
 8005236:	4313      	orrs	r3, r2
 8005238:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800523a:	f000 f821 	bl	8005280 <HAL_RCC_GetSysClockFreq>
 800523e:	4602      	mov	r2, r0
 8005240:	4b0b      	ldr	r3, [pc, #44]	; (8005270 <HAL_RCC_ClockConfig+0x1c4>)
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	091b      	lsrs	r3, r3, #4
 8005246:	f003 030f 	and.w	r3, r3, #15
 800524a:	490a      	ldr	r1, [pc, #40]	; (8005274 <HAL_RCC_ClockConfig+0x1c8>)
 800524c:	5ccb      	ldrb	r3, [r1, r3]
 800524e:	fa22 f303 	lsr.w	r3, r2, r3
 8005252:	4a09      	ldr	r2, [pc, #36]	; (8005278 <HAL_RCC_ClockConfig+0x1cc>)
 8005254:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005256:	4b09      	ldr	r3, [pc, #36]	; (800527c <HAL_RCC_ClockConfig+0x1d0>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4618      	mov	r0, r3
 800525c:	f7fd f8d0 	bl	8002400 <HAL_InitTick>

  return HAL_OK;
 8005260:	2300      	movs	r3, #0
}
 8005262:	4618      	mov	r0, r3
 8005264:	3710      	adds	r7, #16
 8005266:	46bd      	mov	sp, r7
 8005268:	bd80      	pop	{r7, pc}
 800526a:	bf00      	nop
 800526c:	40022000 	.word	0x40022000
 8005270:	40021000 	.word	0x40021000
 8005274:	0800c1e4 	.word	0x0800c1e4
 8005278:	20000000 	.word	0x20000000
 800527c:	20000004 	.word	0x20000004

08005280 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005280:	b490      	push	{r4, r7}
 8005282:	b08a      	sub	sp, #40	; 0x28
 8005284:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005286:	4b29      	ldr	r3, [pc, #164]	; (800532c <HAL_RCC_GetSysClockFreq+0xac>)
 8005288:	1d3c      	adds	r4, r7, #4
 800528a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800528c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005290:	f240 2301 	movw	r3, #513	; 0x201
 8005294:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005296:	2300      	movs	r3, #0
 8005298:	61fb      	str	r3, [r7, #28]
 800529a:	2300      	movs	r3, #0
 800529c:	61bb      	str	r3, [r7, #24]
 800529e:	2300      	movs	r3, #0
 80052a0:	627b      	str	r3, [r7, #36]	; 0x24
 80052a2:	2300      	movs	r3, #0
 80052a4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80052a6:	2300      	movs	r3, #0
 80052a8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80052aa:	4b21      	ldr	r3, [pc, #132]	; (8005330 <HAL_RCC_GetSysClockFreq+0xb0>)
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80052b0:	69fb      	ldr	r3, [r7, #28]
 80052b2:	f003 030c 	and.w	r3, r3, #12
 80052b6:	2b04      	cmp	r3, #4
 80052b8:	d002      	beq.n	80052c0 <HAL_RCC_GetSysClockFreq+0x40>
 80052ba:	2b08      	cmp	r3, #8
 80052bc:	d003      	beq.n	80052c6 <HAL_RCC_GetSysClockFreq+0x46>
 80052be:	e02b      	b.n	8005318 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80052c0:	4b1c      	ldr	r3, [pc, #112]	; (8005334 <HAL_RCC_GetSysClockFreq+0xb4>)
 80052c2:	623b      	str	r3, [r7, #32]
      break;
 80052c4:	e02b      	b.n	800531e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80052c6:	69fb      	ldr	r3, [r7, #28]
 80052c8:	0c9b      	lsrs	r3, r3, #18
 80052ca:	f003 030f 	and.w	r3, r3, #15
 80052ce:	3328      	adds	r3, #40	; 0x28
 80052d0:	443b      	add	r3, r7
 80052d2:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80052d6:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80052d8:	69fb      	ldr	r3, [r7, #28]
 80052da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d012      	beq.n	8005308 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80052e2:	4b13      	ldr	r3, [pc, #76]	; (8005330 <HAL_RCC_GetSysClockFreq+0xb0>)
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	0c5b      	lsrs	r3, r3, #17
 80052e8:	f003 0301 	and.w	r3, r3, #1
 80052ec:	3328      	adds	r3, #40	; 0x28
 80052ee:	443b      	add	r3, r7
 80052f0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80052f4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80052f6:	697b      	ldr	r3, [r7, #20]
 80052f8:	4a0e      	ldr	r2, [pc, #56]	; (8005334 <HAL_RCC_GetSysClockFreq+0xb4>)
 80052fa:	fb03 f202 	mul.w	r2, r3, r2
 80052fe:	69bb      	ldr	r3, [r7, #24]
 8005300:	fbb2 f3f3 	udiv	r3, r2, r3
 8005304:	627b      	str	r3, [r7, #36]	; 0x24
 8005306:	e004      	b.n	8005312 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005308:	697b      	ldr	r3, [r7, #20]
 800530a:	4a0b      	ldr	r2, [pc, #44]	; (8005338 <HAL_RCC_GetSysClockFreq+0xb8>)
 800530c:	fb02 f303 	mul.w	r3, r2, r3
 8005310:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8005312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005314:	623b      	str	r3, [r7, #32]
      break;
 8005316:	e002      	b.n	800531e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005318:	4b06      	ldr	r3, [pc, #24]	; (8005334 <HAL_RCC_GetSysClockFreq+0xb4>)
 800531a:	623b      	str	r3, [r7, #32]
      break;
 800531c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800531e:	6a3b      	ldr	r3, [r7, #32]
}
 8005320:	4618      	mov	r0, r3
 8005322:	3728      	adds	r7, #40	; 0x28
 8005324:	46bd      	mov	sp, r7
 8005326:	bc90      	pop	{r4, r7}
 8005328:	4770      	bx	lr
 800532a:	bf00      	nop
 800532c:	0800c1d4 	.word	0x0800c1d4
 8005330:	40021000 	.word	0x40021000
 8005334:	007a1200 	.word	0x007a1200
 8005338:	003d0900 	.word	0x003d0900

0800533c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800533c:	b480      	push	{r7}
 800533e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005340:	4b02      	ldr	r3, [pc, #8]	; (800534c <HAL_RCC_GetHCLKFreq+0x10>)
 8005342:	681b      	ldr	r3, [r3, #0]
}
 8005344:	4618      	mov	r0, r3
 8005346:	46bd      	mov	sp, r7
 8005348:	bc80      	pop	{r7}
 800534a:	4770      	bx	lr
 800534c:	20000000 	.word	0x20000000

08005350 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005354:	f7ff fff2 	bl	800533c <HAL_RCC_GetHCLKFreq>
 8005358:	4602      	mov	r2, r0
 800535a:	4b05      	ldr	r3, [pc, #20]	; (8005370 <HAL_RCC_GetPCLK1Freq+0x20>)
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	0a1b      	lsrs	r3, r3, #8
 8005360:	f003 0307 	and.w	r3, r3, #7
 8005364:	4903      	ldr	r1, [pc, #12]	; (8005374 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005366:	5ccb      	ldrb	r3, [r1, r3]
 8005368:	fa22 f303 	lsr.w	r3, r2, r3
}
 800536c:	4618      	mov	r0, r3
 800536e:	bd80      	pop	{r7, pc}
 8005370:	40021000 	.word	0x40021000
 8005374:	0800c1f4 	.word	0x0800c1f4

08005378 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800537c:	f7ff ffde 	bl	800533c <HAL_RCC_GetHCLKFreq>
 8005380:	4602      	mov	r2, r0
 8005382:	4b05      	ldr	r3, [pc, #20]	; (8005398 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	0adb      	lsrs	r3, r3, #11
 8005388:	f003 0307 	and.w	r3, r3, #7
 800538c:	4903      	ldr	r1, [pc, #12]	; (800539c <HAL_RCC_GetPCLK2Freq+0x24>)
 800538e:	5ccb      	ldrb	r3, [r1, r3]
 8005390:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005394:	4618      	mov	r0, r3
 8005396:	bd80      	pop	{r7, pc}
 8005398:	40021000 	.word	0x40021000
 800539c:	0800c1f4 	.word	0x0800c1f4

080053a0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b085      	sub	sp, #20
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80053a8:	4b0a      	ldr	r3, [pc, #40]	; (80053d4 <RCC_Delay+0x34>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a0a      	ldr	r2, [pc, #40]	; (80053d8 <RCC_Delay+0x38>)
 80053ae:	fba2 2303 	umull	r2, r3, r2, r3
 80053b2:	0a5b      	lsrs	r3, r3, #9
 80053b4:	687a      	ldr	r2, [r7, #4]
 80053b6:	fb02 f303 	mul.w	r3, r2, r3
 80053ba:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80053bc:	bf00      	nop
  }
  while (Delay --);
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	1e5a      	subs	r2, r3, #1
 80053c2:	60fa      	str	r2, [r7, #12]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d1f9      	bne.n	80053bc <RCC_Delay+0x1c>
}
 80053c8:	bf00      	nop
 80053ca:	bf00      	nop
 80053cc:	3714      	adds	r7, #20
 80053ce:	46bd      	mov	sp, r7
 80053d0:	bc80      	pop	{r7}
 80053d2:	4770      	bx	lr
 80053d4:	20000000 	.word	0x20000000
 80053d8:	10624dd3 	.word	0x10624dd3

080053dc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b082      	sub	sp, #8
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d101      	bne.n	80053ee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	e076      	b.n	80054dc <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d108      	bne.n	8005408 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80053fe:	d009      	beq.n	8005414 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2200      	movs	r2, #0
 8005404:	61da      	str	r2, [r3, #28]
 8005406:	e005      	b.n	8005414 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2200      	movs	r2, #0
 800540c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2200      	movs	r2, #0
 8005412:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2200      	movs	r2, #0
 8005418:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005420:	b2db      	uxtb	r3, r3
 8005422:	2b00      	cmp	r3, #0
 8005424:	d106      	bne.n	8005434 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2200      	movs	r2, #0
 800542a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	f7fc f9ac 	bl	800178c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2202      	movs	r2, #2
 8005438:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	681a      	ldr	r2, [r3, #0]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800544a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800545c:	431a      	orrs	r2, r3
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	68db      	ldr	r3, [r3, #12]
 8005462:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005466:	431a      	orrs	r2, r3
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	691b      	ldr	r3, [r3, #16]
 800546c:	f003 0302 	and.w	r3, r3, #2
 8005470:	431a      	orrs	r2, r3
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	695b      	ldr	r3, [r3, #20]
 8005476:	f003 0301 	and.w	r3, r3, #1
 800547a:	431a      	orrs	r2, r3
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	699b      	ldr	r3, [r3, #24]
 8005480:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005484:	431a      	orrs	r2, r3
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	69db      	ldr	r3, [r3, #28]
 800548a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800548e:	431a      	orrs	r2, r3
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6a1b      	ldr	r3, [r3, #32]
 8005494:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005498:	ea42 0103 	orr.w	r1, r2, r3
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054a0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	430a      	orrs	r2, r1
 80054aa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	699b      	ldr	r3, [r3, #24]
 80054b0:	0c1a      	lsrs	r2, r3, #16
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f002 0204 	and.w	r2, r2, #4
 80054ba:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	69da      	ldr	r2, [r3, #28]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80054ca:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2200      	movs	r2, #0
 80054d0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2201      	movs	r2, #1
 80054d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80054da:	2300      	movs	r3, #0
}
 80054dc:	4618      	mov	r0, r3
 80054de:	3708      	adds	r7, #8
 80054e0:	46bd      	mov	sp, r7
 80054e2:	bd80      	pop	{r7, pc}

080054e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b082      	sub	sp, #8
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d101      	bne.n	80054f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80054f2:	2301      	movs	r3, #1
 80054f4:	e041      	b.n	800557a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054fc:	b2db      	uxtb	r3, r3
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d106      	bne.n	8005510 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2200      	movs	r2, #0
 8005506:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f7fc fe02 	bl	8002114 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2202      	movs	r2, #2
 8005514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681a      	ldr	r2, [r3, #0]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	3304      	adds	r3, #4
 8005520:	4619      	mov	r1, r3
 8005522:	4610      	mov	r0, r2
 8005524:	f000 ffac 	bl	8006480 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2201      	movs	r2, #1
 800552c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2201      	movs	r2, #1
 8005534:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2201      	movs	r2, #1
 800553c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2201      	movs	r2, #1
 8005544:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2201      	movs	r2, #1
 800554c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2201      	movs	r2, #1
 8005554:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2201      	movs	r2, #1
 800555c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2201      	movs	r2, #1
 8005564:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2201      	movs	r2, #1
 800556c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2201      	movs	r2, #1
 8005574:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005578:	2300      	movs	r3, #0
}
 800557a:	4618      	mov	r0, r3
 800557c:	3708      	adds	r7, #8
 800557e:	46bd      	mov	sp, r7
 8005580:	bd80      	pop	{r7, pc}
	...

08005584 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b084      	sub	sp, #16
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
 800558c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d109      	bne.n	80055a8 <HAL_TIM_OC_Start_IT+0x24>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800559a:	b2db      	uxtb	r3, r3
 800559c:	2b01      	cmp	r3, #1
 800559e:	bf14      	ite	ne
 80055a0:	2301      	movne	r3, #1
 80055a2:	2300      	moveq	r3, #0
 80055a4:	b2db      	uxtb	r3, r3
 80055a6:	e022      	b.n	80055ee <HAL_TIM_OC_Start_IT+0x6a>
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	2b04      	cmp	r3, #4
 80055ac:	d109      	bne.n	80055c2 <HAL_TIM_OC_Start_IT+0x3e>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80055b4:	b2db      	uxtb	r3, r3
 80055b6:	2b01      	cmp	r3, #1
 80055b8:	bf14      	ite	ne
 80055ba:	2301      	movne	r3, #1
 80055bc:	2300      	moveq	r3, #0
 80055be:	b2db      	uxtb	r3, r3
 80055c0:	e015      	b.n	80055ee <HAL_TIM_OC_Start_IT+0x6a>
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	2b08      	cmp	r3, #8
 80055c6:	d109      	bne.n	80055dc <HAL_TIM_OC_Start_IT+0x58>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80055ce:	b2db      	uxtb	r3, r3
 80055d0:	2b01      	cmp	r3, #1
 80055d2:	bf14      	ite	ne
 80055d4:	2301      	movne	r3, #1
 80055d6:	2300      	moveq	r3, #0
 80055d8:	b2db      	uxtb	r3, r3
 80055da:	e008      	b.n	80055ee <HAL_TIM_OC_Start_IT+0x6a>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80055e2:	b2db      	uxtb	r3, r3
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	bf14      	ite	ne
 80055e8:	2301      	movne	r3, #1
 80055ea:	2300      	moveq	r3, #0
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d001      	beq.n	80055f6 <HAL_TIM_OC_Start_IT+0x72>
  {
    return HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	e0a4      	b.n	8005740 <HAL_TIM_OC_Start_IT+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d104      	bne.n	8005606 <HAL_TIM_OC_Start_IT+0x82>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2202      	movs	r2, #2
 8005600:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005604:	e013      	b.n	800562e <HAL_TIM_OC_Start_IT+0xaa>
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	2b04      	cmp	r3, #4
 800560a:	d104      	bne.n	8005616 <HAL_TIM_OC_Start_IT+0x92>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2202      	movs	r2, #2
 8005610:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005614:	e00b      	b.n	800562e <HAL_TIM_OC_Start_IT+0xaa>
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	2b08      	cmp	r3, #8
 800561a:	d104      	bne.n	8005626 <HAL_TIM_OC_Start_IT+0xa2>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2202      	movs	r2, #2
 8005620:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005624:	e003      	b.n	800562e <HAL_TIM_OC_Start_IT+0xaa>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2202      	movs	r2, #2
 800562a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	2b0c      	cmp	r3, #12
 8005632:	d841      	bhi.n	80056b8 <HAL_TIM_OC_Start_IT+0x134>
 8005634:	a201      	add	r2, pc, #4	; (adr r2, 800563c <HAL_TIM_OC_Start_IT+0xb8>)
 8005636:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800563a:	bf00      	nop
 800563c:	08005671 	.word	0x08005671
 8005640:	080056b9 	.word	0x080056b9
 8005644:	080056b9 	.word	0x080056b9
 8005648:	080056b9 	.word	0x080056b9
 800564c:	08005683 	.word	0x08005683
 8005650:	080056b9 	.word	0x080056b9
 8005654:	080056b9 	.word	0x080056b9
 8005658:	080056b9 	.word	0x080056b9
 800565c:	08005695 	.word	0x08005695
 8005660:	080056b9 	.word	0x080056b9
 8005664:	080056b9 	.word	0x080056b9
 8005668:	080056b9 	.word	0x080056b9
 800566c:	080056a7 	.word	0x080056a7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	68da      	ldr	r2, [r3, #12]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f042 0202 	orr.w	r2, r2, #2
 800567e:	60da      	str	r2, [r3, #12]
      break;
 8005680:	e01b      	b.n	80056ba <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	68da      	ldr	r2, [r3, #12]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f042 0204 	orr.w	r2, r2, #4
 8005690:	60da      	str	r2, [r3, #12]
      break;
 8005692:	e012      	b.n	80056ba <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	68da      	ldr	r2, [r3, #12]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f042 0208 	orr.w	r2, r2, #8
 80056a2:	60da      	str	r2, [r3, #12]
      break;
 80056a4:	e009      	b.n	80056ba <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	68da      	ldr	r2, [r3, #12]
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f042 0210 	orr.w	r2, r2, #16
 80056b4:	60da      	str	r2, [r3, #12]
      break;
 80056b6:	e000      	b.n	80056ba <HAL_TIM_OC_Start_IT+0x136>
    }

    default:
      break;
 80056b8:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	2201      	movs	r2, #1
 80056c0:	6839      	ldr	r1, [r7, #0]
 80056c2:	4618      	mov	r0, r3
 80056c4:	f001 f95c 	bl	8006980 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a1e      	ldr	r2, [pc, #120]	; (8005748 <HAL_TIM_OC_Start_IT+0x1c4>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d107      	bne.n	80056e2 <HAL_TIM_OC_Start_IT+0x15e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80056e0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4a18      	ldr	r2, [pc, #96]	; (8005748 <HAL_TIM_OC_Start_IT+0x1c4>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d00e      	beq.n	800570a <HAL_TIM_OC_Start_IT+0x186>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056f4:	d009      	beq.n	800570a <HAL_TIM_OC_Start_IT+0x186>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4a14      	ldr	r2, [pc, #80]	; (800574c <HAL_TIM_OC_Start_IT+0x1c8>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d004      	beq.n	800570a <HAL_TIM_OC_Start_IT+0x186>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4a12      	ldr	r2, [pc, #72]	; (8005750 <HAL_TIM_OC_Start_IT+0x1cc>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d111      	bne.n	800572e <HAL_TIM_OC_Start_IT+0x1aa>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	689b      	ldr	r3, [r3, #8]
 8005710:	f003 0307 	and.w	r3, r3, #7
 8005714:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2b06      	cmp	r3, #6
 800571a:	d010      	beq.n	800573e <HAL_TIM_OC_Start_IT+0x1ba>
    {
      __HAL_TIM_ENABLE(htim);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	681a      	ldr	r2, [r3, #0]
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f042 0201 	orr.w	r2, r2, #1
 800572a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800572c:	e007      	b.n	800573e <HAL_TIM_OC_Start_IT+0x1ba>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	681a      	ldr	r2, [r3, #0]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f042 0201 	orr.w	r2, r2, #1
 800573c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800573e:	2300      	movs	r3, #0
}
 8005740:	4618      	mov	r0, r3
 8005742:	3710      	adds	r7, #16
 8005744:	46bd      	mov	sp, r7
 8005746:	bd80      	pop	{r7, pc}
 8005748:	40012c00 	.word	0x40012c00
 800574c:	40000400 	.word	0x40000400
 8005750:	40000800 	.word	0x40000800

08005754 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b082      	sub	sp, #8
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d101      	bne.n	8005766 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005762:	2301      	movs	r3, #1
 8005764:	e041      	b.n	80057ea <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800576c:	b2db      	uxtb	r3, r3
 800576e:	2b00      	cmp	r3, #0
 8005770:	d106      	bne.n	8005780 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2200      	movs	r2, #0
 8005776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800577a:	6878      	ldr	r0, [r7, #4]
 800577c:	f7fc fc16 	bl	8001fac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2202      	movs	r2, #2
 8005784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681a      	ldr	r2, [r3, #0]
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	3304      	adds	r3, #4
 8005790:	4619      	mov	r1, r3
 8005792:	4610      	mov	r0, r2
 8005794:	f000 fe74 	bl	8006480 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2201      	movs	r2, #1
 800579c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2201      	movs	r2, #1
 80057a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2201      	movs	r2, #1
 80057ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2201      	movs	r2, #1
 80057b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2201      	movs	r2, #1
 80057bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2201      	movs	r2, #1
 80057c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2201      	movs	r2, #1
 80057cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2201      	movs	r2, #1
 80057d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2201      	movs	r2, #1
 80057dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2201      	movs	r2, #1
 80057e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80057e8:	2300      	movs	r3, #0
}
 80057ea:	4618      	mov	r0, r3
 80057ec:	3708      	adds	r7, #8
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}
	...

080057f4 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b084      	sub	sp, #16
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
 80057fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d109      	bne.n	8005818 <HAL_TIM_PWM_Start_IT+0x24>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800580a:	b2db      	uxtb	r3, r3
 800580c:	2b01      	cmp	r3, #1
 800580e:	bf14      	ite	ne
 8005810:	2301      	movne	r3, #1
 8005812:	2300      	moveq	r3, #0
 8005814:	b2db      	uxtb	r3, r3
 8005816:	e022      	b.n	800585e <HAL_TIM_PWM_Start_IT+0x6a>
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	2b04      	cmp	r3, #4
 800581c:	d109      	bne.n	8005832 <HAL_TIM_PWM_Start_IT+0x3e>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005824:	b2db      	uxtb	r3, r3
 8005826:	2b01      	cmp	r3, #1
 8005828:	bf14      	ite	ne
 800582a:	2301      	movne	r3, #1
 800582c:	2300      	moveq	r3, #0
 800582e:	b2db      	uxtb	r3, r3
 8005830:	e015      	b.n	800585e <HAL_TIM_PWM_Start_IT+0x6a>
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	2b08      	cmp	r3, #8
 8005836:	d109      	bne.n	800584c <HAL_TIM_PWM_Start_IT+0x58>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800583e:	b2db      	uxtb	r3, r3
 8005840:	2b01      	cmp	r3, #1
 8005842:	bf14      	ite	ne
 8005844:	2301      	movne	r3, #1
 8005846:	2300      	moveq	r3, #0
 8005848:	b2db      	uxtb	r3, r3
 800584a:	e008      	b.n	800585e <HAL_TIM_PWM_Start_IT+0x6a>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005852:	b2db      	uxtb	r3, r3
 8005854:	2b01      	cmp	r3, #1
 8005856:	bf14      	ite	ne
 8005858:	2301      	movne	r3, #1
 800585a:	2300      	moveq	r3, #0
 800585c:	b2db      	uxtb	r3, r3
 800585e:	2b00      	cmp	r3, #0
 8005860:	d001      	beq.n	8005866 <HAL_TIM_PWM_Start_IT+0x72>
  {
    return HAL_ERROR;
 8005862:	2301      	movs	r3, #1
 8005864:	e0a4      	b.n	80059b0 <HAL_TIM_PWM_Start_IT+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d104      	bne.n	8005876 <HAL_TIM_PWM_Start_IT+0x82>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2202      	movs	r2, #2
 8005870:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005874:	e013      	b.n	800589e <HAL_TIM_PWM_Start_IT+0xaa>
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	2b04      	cmp	r3, #4
 800587a:	d104      	bne.n	8005886 <HAL_TIM_PWM_Start_IT+0x92>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2202      	movs	r2, #2
 8005880:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005884:	e00b      	b.n	800589e <HAL_TIM_PWM_Start_IT+0xaa>
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	2b08      	cmp	r3, #8
 800588a:	d104      	bne.n	8005896 <HAL_TIM_PWM_Start_IT+0xa2>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2202      	movs	r2, #2
 8005890:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005894:	e003      	b.n	800589e <HAL_TIM_PWM_Start_IT+0xaa>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	2202      	movs	r2, #2
 800589a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	2b0c      	cmp	r3, #12
 80058a2:	d841      	bhi.n	8005928 <HAL_TIM_PWM_Start_IT+0x134>
 80058a4:	a201      	add	r2, pc, #4	; (adr r2, 80058ac <HAL_TIM_PWM_Start_IT+0xb8>)
 80058a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058aa:	bf00      	nop
 80058ac:	080058e1 	.word	0x080058e1
 80058b0:	08005929 	.word	0x08005929
 80058b4:	08005929 	.word	0x08005929
 80058b8:	08005929 	.word	0x08005929
 80058bc:	080058f3 	.word	0x080058f3
 80058c0:	08005929 	.word	0x08005929
 80058c4:	08005929 	.word	0x08005929
 80058c8:	08005929 	.word	0x08005929
 80058cc:	08005905 	.word	0x08005905
 80058d0:	08005929 	.word	0x08005929
 80058d4:	08005929 	.word	0x08005929
 80058d8:	08005929 	.word	0x08005929
 80058dc:	08005917 	.word	0x08005917
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	68da      	ldr	r2, [r3, #12]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f042 0202 	orr.w	r2, r2, #2
 80058ee:	60da      	str	r2, [r3, #12]
      break;
 80058f0:	e01b      	b.n	800592a <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	68da      	ldr	r2, [r3, #12]
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f042 0204 	orr.w	r2, r2, #4
 8005900:	60da      	str	r2, [r3, #12]
      break;
 8005902:	e012      	b.n	800592a <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	68da      	ldr	r2, [r3, #12]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f042 0208 	orr.w	r2, r2, #8
 8005912:	60da      	str	r2, [r3, #12]
      break;
 8005914:	e009      	b.n	800592a <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	68da      	ldr	r2, [r3, #12]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f042 0210 	orr.w	r2, r2, #16
 8005924:	60da      	str	r2, [r3, #12]
      break;
 8005926:	e000      	b.n	800592a <HAL_TIM_PWM_Start_IT+0x136>
    }

    default:
      break;
 8005928:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	2201      	movs	r2, #1
 8005930:	6839      	ldr	r1, [r7, #0]
 8005932:	4618      	mov	r0, r3
 8005934:	f001 f824 	bl	8006980 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a1e      	ldr	r2, [pc, #120]	; (80059b8 <HAL_TIM_PWM_Start_IT+0x1c4>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d107      	bne.n	8005952 <HAL_TIM_PWM_Start_IT+0x15e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005950:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a18      	ldr	r2, [pc, #96]	; (80059b8 <HAL_TIM_PWM_Start_IT+0x1c4>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d00e      	beq.n	800597a <HAL_TIM_PWM_Start_IT+0x186>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005964:	d009      	beq.n	800597a <HAL_TIM_PWM_Start_IT+0x186>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a14      	ldr	r2, [pc, #80]	; (80059bc <HAL_TIM_PWM_Start_IT+0x1c8>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d004      	beq.n	800597a <HAL_TIM_PWM_Start_IT+0x186>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a12      	ldr	r2, [pc, #72]	; (80059c0 <HAL_TIM_PWM_Start_IT+0x1cc>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d111      	bne.n	800599e <HAL_TIM_PWM_Start_IT+0x1aa>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	689b      	ldr	r3, [r3, #8]
 8005980:	f003 0307 	and.w	r3, r3, #7
 8005984:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2b06      	cmp	r3, #6
 800598a:	d010      	beq.n	80059ae <HAL_TIM_PWM_Start_IT+0x1ba>
    {
      __HAL_TIM_ENABLE(htim);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	681a      	ldr	r2, [r3, #0]
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f042 0201 	orr.w	r2, r2, #1
 800599a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800599c:	e007      	b.n	80059ae <HAL_TIM_PWM_Start_IT+0x1ba>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f042 0201 	orr.w	r2, r2, #1
 80059ac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80059ae:	2300      	movs	r3, #0
}
 80059b0:	4618      	mov	r0, r3
 80059b2:	3710      	adds	r7, #16
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bd80      	pop	{r7, pc}
 80059b8:	40012c00 	.word	0x40012c00
 80059bc:	40000400 	.word	0x40000400
 80059c0:	40000800 	.word	0x40000800

080059c4 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b082      	sub	sp, #8
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
 80059cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	2b0c      	cmp	r3, #12
 80059d2:	d841      	bhi.n	8005a58 <HAL_TIM_PWM_Stop_IT+0x94>
 80059d4:	a201      	add	r2, pc, #4	; (adr r2, 80059dc <HAL_TIM_PWM_Stop_IT+0x18>)
 80059d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059da:	bf00      	nop
 80059dc:	08005a11 	.word	0x08005a11
 80059e0:	08005a59 	.word	0x08005a59
 80059e4:	08005a59 	.word	0x08005a59
 80059e8:	08005a59 	.word	0x08005a59
 80059ec:	08005a23 	.word	0x08005a23
 80059f0:	08005a59 	.word	0x08005a59
 80059f4:	08005a59 	.word	0x08005a59
 80059f8:	08005a59 	.word	0x08005a59
 80059fc:	08005a35 	.word	0x08005a35
 8005a00:	08005a59 	.word	0x08005a59
 8005a04:	08005a59 	.word	0x08005a59
 8005a08:	08005a59 	.word	0x08005a59
 8005a0c:	08005a47 	.word	0x08005a47
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	68da      	ldr	r2, [r3, #12]
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f022 0202 	bic.w	r2, r2, #2
 8005a1e:	60da      	str	r2, [r3, #12]
      break;
 8005a20:	e01b      	b.n	8005a5a <HAL_TIM_PWM_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	68da      	ldr	r2, [r3, #12]
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f022 0204 	bic.w	r2, r2, #4
 8005a30:	60da      	str	r2, [r3, #12]
      break;
 8005a32:	e012      	b.n	8005a5a <HAL_TIM_PWM_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	68da      	ldr	r2, [r3, #12]
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f022 0208 	bic.w	r2, r2, #8
 8005a42:	60da      	str	r2, [r3, #12]
      break;
 8005a44:	e009      	b.n	8005a5a <HAL_TIM_PWM_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	68da      	ldr	r2, [r3, #12]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f022 0210 	bic.w	r2, r2, #16
 8005a54:	60da      	str	r2, [r3, #12]
      break;
 8005a56:	e000      	b.n	8005a5a <HAL_TIM_PWM_Stop_IT+0x96>
    }

    default:
      break;
 8005a58:	bf00      	nop
  }

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	6839      	ldr	r1, [r7, #0]
 8005a62:	4618      	mov	r0, r3
 8005a64:	f000 ff8c 	bl	8006980 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a29      	ldr	r2, [pc, #164]	; (8005b14 <HAL_TIM_PWM_Stop_IT+0x150>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d117      	bne.n	8005aa2 <HAL_TIM_PWM_Stop_IT+0xde>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	6a1a      	ldr	r2, [r3, #32]
 8005a78:	f241 1311 	movw	r3, #4369	; 0x1111
 8005a7c:	4013      	ands	r3, r2
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d10f      	bne.n	8005aa2 <HAL_TIM_PWM_Stop_IT+0xde>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	6a1a      	ldr	r2, [r3, #32]
 8005a88:	f240 4344 	movw	r3, #1092	; 0x444
 8005a8c:	4013      	ands	r3, r2
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d107      	bne.n	8005aa2 <HAL_TIM_PWM_Stop_IT+0xde>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005aa0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	6a1a      	ldr	r2, [r3, #32]
 8005aa8:	f241 1311 	movw	r3, #4369	; 0x1111
 8005aac:	4013      	ands	r3, r2
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d10f      	bne.n	8005ad2 <HAL_TIM_PWM_Stop_IT+0x10e>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	6a1a      	ldr	r2, [r3, #32]
 8005ab8:	f240 4344 	movw	r3, #1092	; 0x444
 8005abc:	4013      	ands	r3, r2
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d107      	bne.n	8005ad2 <HAL_TIM_PWM_Stop_IT+0x10e>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	681a      	ldr	r2, [r3, #0]
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f022 0201 	bic.w	r2, r2, #1
 8005ad0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d104      	bne.n	8005ae2 <HAL_TIM_PWM_Stop_IT+0x11e>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2201      	movs	r2, #1
 8005adc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ae0:	e013      	b.n	8005b0a <HAL_TIM_PWM_Stop_IT+0x146>
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	2b04      	cmp	r3, #4
 8005ae6:	d104      	bne.n	8005af2 <HAL_TIM_PWM_Stop_IT+0x12e>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2201      	movs	r2, #1
 8005aec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005af0:	e00b      	b.n	8005b0a <HAL_TIM_PWM_Stop_IT+0x146>
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	2b08      	cmp	r3, #8
 8005af6:	d104      	bne.n	8005b02 <HAL_TIM_PWM_Stop_IT+0x13e>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2201      	movs	r2, #1
 8005afc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b00:	e003      	b.n	8005b0a <HAL_TIM_PWM_Stop_IT+0x146>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2201      	movs	r2, #1
 8005b06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8005b0a:	2300      	movs	r3, #0
}
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	3708      	adds	r7, #8
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bd80      	pop	{r7, pc}
 8005b14:	40012c00 	.word	0x40012c00

08005b18 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b086      	sub	sp, #24
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
 8005b20:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d101      	bne.n	8005b2c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005b28:	2301      	movs	r3, #1
 8005b2a:	e093      	b.n	8005c54 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b32:	b2db      	uxtb	r3, r3
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d106      	bne.n	8005b46 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f7fc fa59 	bl	8001ff8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2202      	movs	r2, #2
 8005b4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	689b      	ldr	r3, [r3, #8]
 8005b54:	687a      	ldr	r2, [r7, #4]
 8005b56:	6812      	ldr	r2, [r2, #0]
 8005b58:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005b5c:	f023 0307 	bic.w	r3, r3, #7
 8005b60:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681a      	ldr	r2, [r3, #0]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	3304      	adds	r3, #4
 8005b6a:	4619      	mov	r1, r3
 8005b6c:	4610      	mov	r0, r2
 8005b6e:	f000 fc87 	bl	8006480 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	689b      	ldr	r3, [r3, #8]
 8005b78:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	699b      	ldr	r3, [r3, #24]
 8005b80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	6a1b      	ldr	r3, [r3, #32]
 8005b88:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	697a      	ldr	r2, [r7, #20]
 8005b90:	4313      	orrs	r3, r2
 8005b92:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005b94:	693b      	ldr	r3, [r7, #16]
 8005b96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b9a:	f023 0303 	bic.w	r3, r3, #3
 8005b9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	689a      	ldr	r2, [r3, #8]
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	699b      	ldr	r3, [r3, #24]
 8005ba8:	021b      	lsls	r3, r3, #8
 8005baa:	4313      	orrs	r3, r2
 8005bac:	693a      	ldr	r2, [r7, #16]
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005bb8:	f023 030c 	bic.w	r3, r3, #12
 8005bbc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005bbe:	693b      	ldr	r3, [r7, #16]
 8005bc0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005bc4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005bc8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	68da      	ldr	r2, [r3, #12]
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	69db      	ldr	r3, [r3, #28]
 8005bd2:	021b      	lsls	r3, r3, #8
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	693a      	ldr	r2, [r7, #16]
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	691b      	ldr	r3, [r3, #16]
 8005be0:	011a      	lsls	r2, r3, #4
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	6a1b      	ldr	r3, [r3, #32]
 8005be6:	031b      	lsls	r3, r3, #12
 8005be8:	4313      	orrs	r3, r2
 8005bea:	693a      	ldr	r2, [r7, #16]
 8005bec:	4313      	orrs	r3, r2
 8005bee:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005bf6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	685a      	ldr	r2, [r3, #4]
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	695b      	ldr	r3, [r3, #20]
 8005c00:	011b      	lsls	r3, r3, #4
 8005c02:	4313      	orrs	r3, r2
 8005c04:	68fa      	ldr	r2, [r7, #12]
 8005c06:	4313      	orrs	r3, r2
 8005c08:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	697a      	ldr	r2, [r7, #20]
 8005c10:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	693a      	ldr	r2, [r7, #16]
 8005c18:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	68fa      	ldr	r2, [r7, #12]
 8005c20:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2201      	movs	r2, #1
 8005c26:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2201      	movs	r2, #1
 8005c2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2201      	movs	r2, #1
 8005c36:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2201      	movs	r2, #1
 8005c3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2201      	movs	r2, #1
 8005c46:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2201      	movs	r2, #1
 8005c4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c52:	2300      	movs	r3, #0
}
 8005c54:	4618      	mov	r0, r3
 8005c56:	3718      	adds	r7, #24
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bd80      	pop	{r7, pc}

08005c5c <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b084      	sub	sp, #16
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
 8005c64:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c6c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005c74:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005c7c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005c84:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d110      	bne.n	8005cae <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c8c:	7bfb      	ldrb	r3, [r7, #15]
 8005c8e:	2b01      	cmp	r3, #1
 8005c90:	d102      	bne.n	8005c98 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c92:	7b7b      	ldrb	r3, [r7, #13]
 8005c94:	2b01      	cmp	r3, #1
 8005c96:	d001      	beq.n	8005c9c <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8005c98:	2301      	movs	r3, #1
 8005c9a:	e089      	b.n	8005db0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2202      	movs	r2, #2
 8005ca0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2202      	movs	r2, #2
 8005ca8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005cac:	e031      	b.n	8005d12 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	2b04      	cmp	r3, #4
 8005cb2:	d110      	bne.n	8005cd6 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005cb4:	7bbb      	ldrb	r3, [r7, #14]
 8005cb6:	2b01      	cmp	r3, #1
 8005cb8:	d102      	bne.n	8005cc0 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005cba:	7b3b      	ldrb	r3, [r7, #12]
 8005cbc:	2b01      	cmp	r3, #1
 8005cbe:	d001      	beq.n	8005cc4 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	e075      	b.n	8005db0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2202      	movs	r2, #2
 8005cc8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2202      	movs	r2, #2
 8005cd0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005cd4:	e01d      	b.n	8005d12 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005cd6:	7bfb      	ldrb	r3, [r7, #15]
 8005cd8:	2b01      	cmp	r3, #1
 8005cda:	d108      	bne.n	8005cee <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005cdc:	7bbb      	ldrb	r3, [r7, #14]
 8005cde:	2b01      	cmp	r3, #1
 8005ce0:	d105      	bne.n	8005cee <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005ce2:	7b7b      	ldrb	r3, [r7, #13]
 8005ce4:	2b01      	cmp	r3, #1
 8005ce6:	d102      	bne.n	8005cee <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005ce8:	7b3b      	ldrb	r3, [r7, #12]
 8005cea:	2b01      	cmp	r3, #1
 8005cec:	d001      	beq.n	8005cf2 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	e05e      	b.n	8005db0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2202      	movs	r2, #2
 8005cf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2202      	movs	r2, #2
 8005cfe:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2202      	movs	r2, #2
 8005d06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2202      	movs	r2, #2
 8005d0e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d003      	beq.n	8005d20 <HAL_TIM_Encoder_Start_IT+0xc4>
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	2b04      	cmp	r3, #4
 8005d1c:	d010      	beq.n	8005d40 <HAL_TIM_Encoder_Start_IT+0xe4>
 8005d1e:	e01f      	b.n	8005d60 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	2201      	movs	r2, #1
 8005d26:	2100      	movs	r1, #0
 8005d28:	4618      	mov	r0, r3
 8005d2a:	f000 fe29 	bl	8006980 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	68da      	ldr	r2, [r3, #12]
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f042 0202 	orr.w	r2, r2, #2
 8005d3c:	60da      	str	r2, [r3, #12]
      break;
 8005d3e:	e02e      	b.n	8005d9e <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	2201      	movs	r2, #1
 8005d46:	2104      	movs	r1, #4
 8005d48:	4618      	mov	r0, r3
 8005d4a:	f000 fe19 	bl	8006980 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	68da      	ldr	r2, [r3, #12]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f042 0204 	orr.w	r2, r2, #4
 8005d5c:	60da      	str	r2, [r3, #12]
      break;
 8005d5e:	e01e      	b.n	8005d9e <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	2201      	movs	r2, #1
 8005d66:	2100      	movs	r1, #0
 8005d68:	4618      	mov	r0, r3
 8005d6a:	f000 fe09 	bl	8006980 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	2201      	movs	r2, #1
 8005d74:	2104      	movs	r1, #4
 8005d76:	4618      	mov	r0, r3
 8005d78:	f000 fe02 	bl	8006980 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	68da      	ldr	r2, [r3, #12]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f042 0202 	orr.w	r2, r2, #2
 8005d8a:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	68da      	ldr	r2, [r3, #12]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f042 0204 	orr.w	r2, r2, #4
 8005d9a:	60da      	str	r2, [r3, #12]
      break;
 8005d9c:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	681a      	ldr	r2, [r3, #0]
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f042 0201 	orr.w	r2, r2, #1
 8005dac:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005dae:	2300      	movs	r3, #0
}
 8005db0:	4618      	mov	r0, r3
 8005db2:	3710      	adds	r7, #16
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bd80      	pop	{r7, pc}

08005db8 <HAL_TIM_Encoder_Stop_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b082      	sub	sp, #8
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
 8005dc0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  if (Channel == TIM_CHANNEL_1)
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d10f      	bne.n	8005de8 <HAL_TIM_Encoder_Stop_IT+0x30>
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	2100      	movs	r1, #0
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	f000 fdd5 	bl	8006980 <TIM_CCxChannelCmd>

    /* Disable the capture compare Interrupts 1 */
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	68da      	ldr	r2, [r3, #12]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f022 0202 	bic.w	r2, r2, #2
 8005de4:	60da      	str	r2, [r3, #12]
 8005de6:	e030      	b.n	8005e4a <HAL_TIM_Encoder_Stop_IT+0x92>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	2b04      	cmp	r3, #4
 8005dec:	d10f      	bne.n	8005e0e <HAL_TIM_Encoder_Stop_IT+0x56>
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	2200      	movs	r2, #0
 8005df4:	2104      	movs	r1, #4
 8005df6:	4618      	mov	r0, r3
 8005df8:	f000 fdc2 	bl	8006980 <TIM_CCxChannelCmd>

    /* Disable the capture compare Interrupts 2 */
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	68da      	ldr	r2, [r3, #12]
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f022 0204 	bic.w	r2, r2, #4
 8005e0a:	60da      	str	r2, [r3, #12]
 8005e0c:	e01d      	b.n	8005e4a <HAL_TIM_Encoder_Stop_IT+0x92>
  }
  else
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	2200      	movs	r2, #0
 8005e14:	2100      	movs	r1, #0
 8005e16:	4618      	mov	r0, r3
 8005e18:	f000 fdb2 	bl	8006980 <TIM_CCxChannelCmd>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	2200      	movs	r2, #0
 8005e22:	2104      	movs	r1, #4
 8005e24:	4618      	mov	r0, r3
 8005e26:	f000 fdab 	bl	8006980 <TIM_CCxChannelCmd>

    /* Disable the capture compare Interrupts 1 and 2 */
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	68da      	ldr	r2, [r3, #12]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f022 0202 	bic.w	r2, r2, #2
 8005e38:	60da      	str	r2, [r3, #12]
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	68da      	ldr	r2, [r3, #12]
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f022 0204 	bic.w	r2, r2, #4
 8005e48:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	6a1a      	ldr	r2, [r3, #32]
 8005e50:	f241 1311 	movw	r3, #4369	; 0x1111
 8005e54:	4013      	ands	r3, r2
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d10f      	bne.n	8005e7a <HAL_TIM_Encoder_Stop_IT+0xc2>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	6a1a      	ldr	r2, [r3, #32]
 8005e60:	f240 4344 	movw	r3, #1092	; 0x444
 8005e64:	4013      	ands	r3, r2
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d107      	bne.n	8005e7a <HAL_TIM_Encoder_Stop_IT+0xc2>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	681a      	ldr	r2, [r3, #0]
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f022 0201 	bic.w	r2, r2, #1
 8005e78:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel(s) state */
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d002      	beq.n	8005e86 <HAL_TIM_Encoder_Stop_IT+0xce>
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	2b04      	cmp	r3, #4
 8005e84:	d138      	bne.n	8005ef8 <HAL_TIM_Encoder_Stop_IT+0x140>
  {
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d104      	bne.n	8005e96 <HAL_TIM_Encoder_Stop_IT+0xde>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2201      	movs	r2, #1
 8005e90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e94:	e013      	b.n	8005ebe <HAL_TIM_Encoder_Stop_IT+0x106>
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	2b04      	cmp	r3, #4
 8005e9a:	d104      	bne.n	8005ea6 <HAL_TIM_Encoder_Stop_IT+0xee>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2201      	movs	r2, #1
 8005ea0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ea4:	e00b      	b.n	8005ebe <HAL_TIM_Encoder_Stop_IT+0x106>
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	2b08      	cmp	r3, #8
 8005eaa:	d104      	bne.n	8005eb6 <HAL_TIM_Encoder_Stop_IT+0xfe>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2201      	movs	r2, #1
 8005eb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005eb4:	e003      	b.n	8005ebe <HAL_TIM_Encoder_Stop_IT+0x106>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2201      	movs	r2, #1
 8005eba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d104      	bne.n	8005ece <HAL_TIM_Encoder_Stop_IT+0x116>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005ecc:	e024      	b.n	8005f18 <HAL_TIM_Encoder_Stop_IT+0x160>
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	2b04      	cmp	r3, #4
 8005ed2:	d104      	bne.n	8005ede <HAL_TIM_Encoder_Stop_IT+0x126>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005edc:	e01c      	b.n	8005f18 <HAL_TIM_Encoder_Stop_IT+0x160>
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	2b08      	cmp	r3, #8
 8005ee2:	d104      	bne.n	8005eee <HAL_TIM_Encoder_Stop_IT+0x136>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005eec:	e014      	b.n	8005f18 <HAL_TIM_Encoder_Stop_IT+0x160>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2201      	movs	r2, #1
 8005ef2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005ef6:	e00f      	b.n	8005f18 <HAL_TIM_Encoder_Stop_IT+0x160>
  }
  else
  {
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2201      	movs	r2, #1
 8005efc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2201      	movs	r2, #1
 8005f04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2201      	movs	r2, #1
 8005f0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2201      	movs	r2, #1
 8005f14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  }

  /* Return function status */
  return HAL_OK;
 8005f18:	2300      	movs	r3, #0
}
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	3708      	adds	r7, #8
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}

08005f22 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005f22:	b580      	push	{r7, lr}
 8005f24:	b082      	sub	sp, #8
 8005f26:	af00      	add	r7, sp, #0
 8005f28:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	691b      	ldr	r3, [r3, #16]
 8005f30:	f003 0302 	and.w	r3, r3, #2
 8005f34:	2b02      	cmp	r3, #2
 8005f36:	d122      	bne.n	8005f7e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	68db      	ldr	r3, [r3, #12]
 8005f3e:	f003 0302 	and.w	r3, r3, #2
 8005f42:	2b02      	cmp	r3, #2
 8005f44:	d11b      	bne.n	8005f7e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f06f 0202 	mvn.w	r2, #2
 8005f4e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2201      	movs	r2, #1
 8005f54:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	699b      	ldr	r3, [r3, #24]
 8005f5c:	f003 0303 	and.w	r3, r3, #3
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d003      	beq.n	8005f6c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005f64:	6878      	ldr	r0, [r7, #4]
 8005f66:	f000 fa70 	bl	800644a <HAL_TIM_IC_CaptureCallback>
 8005f6a:	e005      	b.n	8005f78 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f6c:	6878      	ldr	r0, [r7, #4]
 8005f6e:	f000 fa63 	bl	8006438 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f72:	6878      	ldr	r0, [r7, #4]
 8005f74:	f000 fa72 	bl	800645c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	691b      	ldr	r3, [r3, #16]
 8005f84:	f003 0304 	and.w	r3, r3, #4
 8005f88:	2b04      	cmp	r3, #4
 8005f8a:	d122      	bne.n	8005fd2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	68db      	ldr	r3, [r3, #12]
 8005f92:	f003 0304 	and.w	r3, r3, #4
 8005f96:	2b04      	cmp	r3, #4
 8005f98:	d11b      	bne.n	8005fd2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f06f 0204 	mvn.w	r2, #4
 8005fa2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2202      	movs	r2, #2
 8005fa8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	699b      	ldr	r3, [r3, #24]
 8005fb0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d003      	beq.n	8005fc0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fb8:	6878      	ldr	r0, [r7, #4]
 8005fba:	f000 fa46 	bl	800644a <HAL_TIM_IC_CaptureCallback>
 8005fbe:	e005      	b.n	8005fcc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	f000 fa39 	bl	8006438 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fc6:	6878      	ldr	r0, [r7, #4]
 8005fc8:	f000 fa48 	bl	800645c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	691b      	ldr	r3, [r3, #16]
 8005fd8:	f003 0308 	and.w	r3, r3, #8
 8005fdc:	2b08      	cmp	r3, #8
 8005fde:	d122      	bne.n	8006026 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	68db      	ldr	r3, [r3, #12]
 8005fe6:	f003 0308 	and.w	r3, r3, #8
 8005fea:	2b08      	cmp	r3, #8
 8005fec:	d11b      	bne.n	8006026 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f06f 0208 	mvn.w	r2, #8
 8005ff6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2204      	movs	r2, #4
 8005ffc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	69db      	ldr	r3, [r3, #28]
 8006004:	f003 0303 	and.w	r3, r3, #3
 8006008:	2b00      	cmp	r3, #0
 800600a:	d003      	beq.n	8006014 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800600c:	6878      	ldr	r0, [r7, #4]
 800600e:	f000 fa1c 	bl	800644a <HAL_TIM_IC_CaptureCallback>
 8006012:	e005      	b.n	8006020 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006014:	6878      	ldr	r0, [r7, #4]
 8006016:	f000 fa0f 	bl	8006438 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	f000 fa1e 	bl	800645c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2200      	movs	r2, #0
 8006024:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	691b      	ldr	r3, [r3, #16]
 800602c:	f003 0310 	and.w	r3, r3, #16
 8006030:	2b10      	cmp	r3, #16
 8006032:	d122      	bne.n	800607a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	68db      	ldr	r3, [r3, #12]
 800603a:	f003 0310 	and.w	r3, r3, #16
 800603e:	2b10      	cmp	r3, #16
 8006040:	d11b      	bne.n	800607a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f06f 0210 	mvn.w	r2, #16
 800604a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2208      	movs	r2, #8
 8006050:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	69db      	ldr	r3, [r3, #28]
 8006058:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800605c:	2b00      	cmp	r3, #0
 800605e:	d003      	beq.n	8006068 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006060:	6878      	ldr	r0, [r7, #4]
 8006062:	f000 f9f2 	bl	800644a <HAL_TIM_IC_CaptureCallback>
 8006066:	e005      	b.n	8006074 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006068:	6878      	ldr	r0, [r7, #4]
 800606a:	f000 f9e5 	bl	8006438 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800606e:	6878      	ldr	r0, [r7, #4]
 8006070:	f000 f9f4 	bl	800645c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2200      	movs	r2, #0
 8006078:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	691b      	ldr	r3, [r3, #16]
 8006080:	f003 0301 	and.w	r3, r3, #1
 8006084:	2b01      	cmp	r3, #1
 8006086:	d10e      	bne.n	80060a6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	68db      	ldr	r3, [r3, #12]
 800608e:	f003 0301 	and.w	r3, r3, #1
 8006092:	2b01      	cmp	r3, #1
 8006094:	d107      	bne.n	80060a6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f06f 0201 	mvn.w	r2, #1
 800609e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80060a0:	6878      	ldr	r0, [r7, #4]
 80060a2:	f7fb fd17 	bl	8001ad4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	691b      	ldr	r3, [r3, #16]
 80060ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060b0:	2b80      	cmp	r3, #128	; 0x80
 80060b2:	d10e      	bne.n	80060d2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	68db      	ldr	r3, [r3, #12]
 80060ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060be:	2b80      	cmp	r3, #128	; 0x80
 80060c0:	d107      	bne.n	80060d2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80060ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80060cc:	6878      	ldr	r0, [r7, #4]
 80060ce:	f000 fd33 	bl	8006b38 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	691b      	ldr	r3, [r3, #16]
 80060d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060dc:	2b40      	cmp	r3, #64	; 0x40
 80060de:	d10e      	bne.n	80060fe <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	68db      	ldr	r3, [r3, #12]
 80060e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060ea:	2b40      	cmp	r3, #64	; 0x40
 80060ec:	d107      	bne.n	80060fe <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80060f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80060f8:	6878      	ldr	r0, [r7, #4]
 80060fa:	f000 f9b8 	bl	800646e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	691b      	ldr	r3, [r3, #16]
 8006104:	f003 0320 	and.w	r3, r3, #32
 8006108:	2b20      	cmp	r3, #32
 800610a:	d10e      	bne.n	800612a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	68db      	ldr	r3, [r3, #12]
 8006112:	f003 0320 	and.w	r3, r3, #32
 8006116:	2b20      	cmp	r3, #32
 8006118:	d107      	bne.n	800612a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f06f 0220 	mvn.w	r2, #32
 8006122:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006124:	6878      	ldr	r0, [r7, #4]
 8006126:	f000 fcfe 	bl	8006b26 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800612a:	bf00      	nop
 800612c:	3708      	adds	r7, #8
 800612e:	46bd      	mov	sp, r7
 8006130:	bd80      	pop	{r7, pc}
	...

08006134 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b084      	sub	sp, #16
 8006138:	af00      	add	r7, sp, #0
 800613a:	60f8      	str	r0, [r7, #12]
 800613c:	60b9      	str	r1, [r7, #8]
 800613e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006146:	2b01      	cmp	r3, #1
 8006148:	d101      	bne.n	800614e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800614a:	2302      	movs	r3, #2
 800614c:	e0ac      	b.n	80062a8 <HAL_TIM_PWM_ConfigChannel+0x174>
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	2201      	movs	r2, #1
 8006152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2b0c      	cmp	r3, #12
 800615a:	f200 809f 	bhi.w	800629c <HAL_TIM_PWM_ConfigChannel+0x168>
 800615e:	a201      	add	r2, pc, #4	; (adr r2, 8006164 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8006160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006164:	08006199 	.word	0x08006199
 8006168:	0800629d 	.word	0x0800629d
 800616c:	0800629d 	.word	0x0800629d
 8006170:	0800629d 	.word	0x0800629d
 8006174:	080061d9 	.word	0x080061d9
 8006178:	0800629d 	.word	0x0800629d
 800617c:	0800629d 	.word	0x0800629d
 8006180:	0800629d 	.word	0x0800629d
 8006184:	0800621b 	.word	0x0800621b
 8006188:	0800629d 	.word	0x0800629d
 800618c:	0800629d 	.word	0x0800629d
 8006190:	0800629d 	.word	0x0800629d
 8006194:	0800625b 	.word	0x0800625b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	68b9      	ldr	r1, [r7, #8]
 800619e:	4618      	mov	r0, r3
 80061a0:	f000 f9d0 	bl	8006544 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	699a      	ldr	r2, [r3, #24]
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f042 0208 	orr.w	r2, r2, #8
 80061b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	699a      	ldr	r2, [r3, #24]
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f022 0204 	bic.w	r2, r2, #4
 80061c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	6999      	ldr	r1, [r3, #24]
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	691a      	ldr	r2, [r3, #16]
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	430a      	orrs	r2, r1
 80061d4:	619a      	str	r2, [r3, #24]
      break;
 80061d6:	e062      	b.n	800629e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	68b9      	ldr	r1, [r7, #8]
 80061de:	4618      	mov	r0, r3
 80061e0:	f000 fa16 	bl	8006610 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	699a      	ldr	r2, [r3, #24]
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80061f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	699a      	ldr	r2, [r3, #24]
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006202:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	6999      	ldr	r1, [r3, #24]
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	691b      	ldr	r3, [r3, #16]
 800620e:	021a      	lsls	r2, r3, #8
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	430a      	orrs	r2, r1
 8006216:	619a      	str	r2, [r3, #24]
      break;
 8006218:	e041      	b.n	800629e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	68b9      	ldr	r1, [r7, #8]
 8006220:	4618      	mov	r0, r3
 8006222:	f000 fa5f 	bl	80066e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	69da      	ldr	r2, [r3, #28]
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f042 0208 	orr.w	r2, r2, #8
 8006234:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	69da      	ldr	r2, [r3, #28]
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f022 0204 	bic.w	r2, r2, #4
 8006244:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	69d9      	ldr	r1, [r3, #28]
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	691a      	ldr	r2, [r3, #16]
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	430a      	orrs	r2, r1
 8006256:	61da      	str	r2, [r3, #28]
      break;
 8006258:	e021      	b.n	800629e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	68b9      	ldr	r1, [r7, #8]
 8006260:	4618      	mov	r0, r3
 8006262:	f000 faa9 	bl	80067b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	69da      	ldr	r2, [r3, #28]
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006274:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	69da      	ldr	r2, [r3, #28]
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006284:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	69d9      	ldr	r1, [r3, #28]
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	691b      	ldr	r3, [r3, #16]
 8006290:	021a      	lsls	r2, r3, #8
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	430a      	orrs	r2, r1
 8006298:	61da      	str	r2, [r3, #28]
      break;
 800629a:	e000      	b.n	800629e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800629c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2200      	movs	r2, #0
 80062a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80062a6:	2300      	movs	r3, #0
}
 80062a8:	4618      	mov	r0, r3
 80062aa:	3710      	adds	r7, #16
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bd80      	pop	{r7, pc}

080062b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b084      	sub	sp, #16
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
 80062b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062c0:	2b01      	cmp	r3, #1
 80062c2:	d101      	bne.n	80062c8 <HAL_TIM_ConfigClockSource+0x18>
 80062c4:	2302      	movs	r3, #2
 80062c6:	e0b3      	b.n	8006430 <HAL_TIM_ConfigClockSource+0x180>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2201      	movs	r2, #1
 80062cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2202      	movs	r2, #2
 80062d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	689b      	ldr	r3, [r3, #8]
 80062de:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80062e6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80062ee:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	68fa      	ldr	r2, [r7, #12]
 80062f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006300:	d03e      	beq.n	8006380 <HAL_TIM_ConfigClockSource+0xd0>
 8006302:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006306:	f200 8087 	bhi.w	8006418 <HAL_TIM_ConfigClockSource+0x168>
 800630a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800630e:	f000 8085 	beq.w	800641c <HAL_TIM_ConfigClockSource+0x16c>
 8006312:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006316:	d87f      	bhi.n	8006418 <HAL_TIM_ConfigClockSource+0x168>
 8006318:	2b70      	cmp	r3, #112	; 0x70
 800631a:	d01a      	beq.n	8006352 <HAL_TIM_ConfigClockSource+0xa2>
 800631c:	2b70      	cmp	r3, #112	; 0x70
 800631e:	d87b      	bhi.n	8006418 <HAL_TIM_ConfigClockSource+0x168>
 8006320:	2b60      	cmp	r3, #96	; 0x60
 8006322:	d050      	beq.n	80063c6 <HAL_TIM_ConfigClockSource+0x116>
 8006324:	2b60      	cmp	r3, #96	; 0x60
 8006326:	d877      	bhi.n	8006418 <HAL_TIM_ConfigClockSource+0x168>
 8006328:	2b50      	cmp	r3, #80	; 0x50
 800632a:	d03c      	beq.n	80063a6 <HAL_TIM_ConfigClockSource+0xf6>
 800632c:	2b50      	cmp	r3, #80	; 0x50
 800632e:	d873      	bhi.n	8006418 <HAL_TIM_ConfigClockSource+0x168>
 8006330:	2b40      	cmp	r3, #64	; 0x40
 8006332:	d058      	beq.n	80063e6 <HAL_TIM_ConfigClockSource+0x136>
 8006334:	2b40      	cmp	r3, #64	; 0x40
 8006336:	d86f      	bhi.n	8006418 <HAL_TIM_ConfigClockSource+0x168>
 8006338:	2b30      	cmp	r3, #48	; 0x30
 800633a:	d064      	beq.n	8006406 <HAL_TIM_ConfigClockSource+0x156>
 800633c:	2b30      	cmp	r3, #48	; 0x30
 800633e:	d86b      	bhi.n	8006418 <HAL_TIM_ConfigClockSource+0x168>
 8006340:	2b20      	cmp	r3, #32
 8006342:	d060      	beq.n	8006406 <HAL_TIM_ConfigClockSource+0x156>
 8006344:	2b20      	cmp	r3, #32
 8006346:	d867      	bhi.n	8006418 <HAL_TIM_ConfigClockSource+0x168>
 8006348:	2b00      	cmp	r3, #0
 800634a:	d05c      	beq.n	8006406 <HAL_TIM_ConfigClockSource+0x156>
 800634c:	2b10      	cmp	r3, #16
 800634e:	d05a      	beq.n	8006406 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8006350:	e062      	b.n	8006418 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6818      	ldr	r0, [r3, #0]
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	6899      	ldr	r1, [r3, #8]
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	685a      	ldr	r2, [r3, #4]
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	68db      	ldr	r3, [r3, #12]
 8006362:	f000 faee 	bl	8006942 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	689b      	ldr	r3, [r3, #8]
 800636c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006374:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	68fa      	ldr	r2, [r7, #12]
 800637c:	609a      	str	r2, [r3, #8]
      break;
 800637e:	e04e      	b.n	800641e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6818      	ldr	r0, [r3, #0]
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	6899      	ldr	r1, [r3, #8]
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	685a      	ldr	r2, [r3, #4]
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	68db      	ldr	r3, [r3, #12]
 8006390:	f000 fad7 	bl	8006942 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	689a      	ldr	r2, [r3, #8]
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80063a2:	609a      	str	r2, [r3, #8]
      break;
 80063a4:	e03b      	b.n	800641e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6818      	ldr	r0, [r3, #0]
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	6859      	ldr	r1, [r3, #4]
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	68db      	ldr	r3, [r3, #12]
 80063b2:	461a      	mov	r2, r3
 80063b4:	f000 fa4e 	bl	8006854 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	2150      	movs	r1, #80	; 0x50
 80063be:	4618      	mov	r0, r3
 80063c0:	f000 faa5 	bl	800690e <TIM_ITRx_SetConfig>
      break;
 80063c4:	e02b      	b.n	800641e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6818      	ldr	r0, [r3, #0]
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	6859      	ldr	r1, [r3, #4]
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	68db      	ldr	r3, [r3, #12]
 80063d2:	461a      	mov	r2, r3
 80063d4:	f000 fa6c 	bl	80068b0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	2160      	movs	r1, #96	; 0x60
 80063de:	4618      	mov	r0, r3
 80063e0:	f000 fa95 	bl	800690e <TIM_ITRx_SetConfig>
      break;
 80063e4:	e01b      	b.n	800641e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6818      	ldr	r0, [r3, #0]
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	6859      	ldr	r1, [r3, #4]
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	68db      	ldr	r3, [r3, #12]
 80063f2:	461a      	mov	r2, r3
 80063f4:	f000 fa2e 	bl	8006854 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	2140      	movs	r1, #64	; 0x40
 80063fe:	4618      	mov	r0, r3
 8006400:	f000 fa85 	bl	800690e <TIM_ITRx_SetConfig>
      break;
 8006404:	e00b      	b.n	800641e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681a      	ldr	r2, [r3, #0]
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4619      	mov	r1, r3
 8006410:	4610      	mov	r0, r2
 8006412:	f000 fa7c 	bl	800690e <TIM_ITRx_SetConfig>
        break;
 8006416:	e002      	b.n	800641e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006418:	bf00      	nop
 800641a:	e000      	b.n	800641e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800641c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2201      	movs	r2, #1
 8006422:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2200      	movs	r2, #0
 800642a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800642e:	2300      	movs	r3, #0
}
 8006430:	4618      	mov	r0, r3
 8006432:	3710      	adds	r7, #16
 8006434:	46bd      	mov	sp, r7
 8006436:	bd80      	pop	{r7, pc}

08006438 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006438:	b480      	push	{r7}
 800643a:	b083      	sub	sp, #12
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006440:	bf00      	nop
 8006442:	370c      	adds	r7, #12
 8006444:	46bd      	mov	sp, r7
 8006446:	bc80      	pop	{r7}
 8006448:	4770      	bx	lr

0800644a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800644a:	b480      	push	{r7}
 800644c:	b083      	sub	sp, #12
 800644e:	af00      	add	r7, sp, #0
 8006450:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006452:	bf00      	nop
 8006454:	370c      	adds	r7, #12
 8006456:	46bd      	mov	sp, r7
 8006458:	bc80      	pop	{r7}
 800645a:	4770      	bx	lr

0800645c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800645c:	b480      	push	{r7}
 800645e:	b083      	sub	sp, #12
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006464:	bf00      	nop
 8006466:	370c      	adds	r7, #12
 8006468:	46bd      	mov	sp, r7
 800646a:	bc80      	pop	{r7}
 800646c:	4770      	bx	lr

0800646e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800646e:	b480      	push	{r7}
 8006470:	b083      	sub	sp, #12
 8006472:	af00      	add	r7, sp, #0
 8006474:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006476:	bf00      	nop
 8006478:	370c      	adds	r7, #12
 800647a:	46bd      	mov	sp, r7
 800647c:	bc80      	pop	{r7}
 800647e:	4770      	bx	lr

08006480 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006480:	b480      	push	{r7}
 8006482:	b085      	sub	sp, #20
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
 8006488:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	4a29      	ldr	r2, [pc, #164]	; (8006538 <TIM_Base_SetConfig+0xb8>)
 8006494:	4293      	cmp	r3, r2
 8006496:	d00b      	beq.n	80064b0 <TIM_Base_SetConfig+0x30>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800649e:	d007      	beq.n	80064b0 <TIM_Base_SetConfig+0x30>
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	4a26      	ldr	r2, [pc, #152]	; (800653c <TIM_Base_SetConfig+0xbc>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d003      	beq.n	80064b0 <TIM_Base_SetConfig+0x30>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	4a25      	ldr	r2, [pc, #148]	; (8006540 <TIM_Base_SetConfig+0xc0>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d108      	bne.n	80064c2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	685b      	ldr	r3, [r3, #4]
 80064bc:	68fa      	ldr	r2, [r7, #12]
 80064be:	4313      	orrs	r3, r2
 80064c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	4a1c      	ldr	r2, [pc, #112]	; (8006538 <TIM_Base_SetConfig+0xb8>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d00b      	beq.n	80064e2 <TIM_Base_SetConfig+0x62>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064d0:	d007      	beq.n	80064e2 <TIM_Base_SetConfig+0x62>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	4a19      	ldr	r2, [pc, #100]	; (800653c <TIM_Base_SetConfig+0xbc>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d003      	beq.n	80064e2 <TIM_Base_SetConfig+0x62>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	4a18      	ldr	r2, [pc, #96]	; (8006540 <TIM_Base_SetConfig+0xc0>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d108      	bne.n	80064f4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	68db      	ldr	r3, [r3, #12]
 80064ee:	68fa      	ldr	r2, [r7, #12]
 80064f0:	4313      	orrs	r3, r2
 80064f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80064fa:	683b      	ldr	r3, [r7, #0]
 80064fc:	695b      	ldr	r3, [r3, #20]
 80064fe:	4313      	orrs	r3, r2
 8006500:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	68fa      	ldr	r2, [r7, #12]
 8006506:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	689a      	ldr	r2, [r3, #8]
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	681a      	ldr	r2, [r3, #0]
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	4a07      	ldr	r2, [pc, #28]	; (8006538 <TIM_Base_SetConfig+0xb8>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d103      	bne.n	8006528 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	691a      	ldr	r2, [r3, #16]
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2201      	movs	r2, #1
 800652c:	615a      	str	r2, [r3, #20]
}
 800652e:	bf00      	nop
 8006530:	3714      	adds	r7, #20
 8006532:	46bd      	mov	sp, r7
 8006534:	bc80      	pop	{r7}
 8006536:	4770      	bx	lr
 8006538:	40012c00 	.word	0x40012c00
 800653c:	40000400 	.word	0x40000400
 8006540:	40000800 	.word	0x40000800

08006544 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006544:	b480      	push	{r7}
 8006546:	b087      	sub	sp, #28
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
 800654c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6a1b      	ldr	r3, [r3, #32]
 8006552:	f023 0201 	bic.w	r2, r3, #1
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6a1b      	ldr	r3, [r3, #32]
 800655e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	685b      	ldr	r3, [r3, #4]
 8006564:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	699b      	ldr	r3, [r3, #24]
 800656a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006572:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	f023 0303 	bic.w	r3, r3, #3
 800657a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	68fa      	ldr	r2, [r7, #12]
 8006582:	4313      	orrs	r3, r2
 8006584:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006586:	697b      	ldr	r3, [r7, #20]
 8006588:	f023 0302 	bic.w	r3, r3, #2
 800658c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	689b      	ldr	r3, [r3, #8]
 8006592:	697a      	ldr	r2, [r7, #20]
 8006594:	4313      	orrs	r3, r2
 8006596:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	4a1c      	ldr	r2, [pc, #112]	; (800660c <TIM_OC1_SetConfig+0xc8>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d10c      	bne.n	80065ba <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80065a0:	697b      	ldr	r3, [r7, #20]
 80065a2:	f023 0308 	bic.w	r3, r3, #8
 80065a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	68db      	ldr	r3, [r3, #12]
 80065ac:	697a      	ldr	r2, [r7, #20]
 80065ae:	4313      	orrs	r3, r2
 80065b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80065b2:	697b      	ldr	r3, [r7, #20]
 80065b4:	f023 0304 	bic.w	r3, r3, #4
 80065b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	4a13      	ldr	r2, [pc, #76]	; (800660c <TIM_OC1_SetConfig+0xc8>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d111      	bne.n	80065e6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80065c2:	693b      	ldr	r3, [r7, #16]
 80065c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80065c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80065ca:	693b      	ldr	r3, [r7, #16]
 80065cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80065d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	695b      	ldr	r3, [r3, #20]
 80065d6:	693a      	ldr	r2, [r7, #16]
 80065d8:	4313      	orrs	r3, r2
 80065da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	699b      	ldr	r3, [r3, #24]
 80065e0:	693a      	ldr	r2, [r7, #16]
 80065e2:	4313      	orrs	r3, r2
 80065e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	693a      	ldr	r2, [r7, #16]
 80065ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	68fa      	ldr	r2, [r7, #12]
 80065f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	685a      	ldr	r2, [r3, #4]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	697a      	ldr	r2, [r7, #20]
 80065fe:	621a      	str	r2, [r3, #32]
}
 8006600:	bf00      	nop
 8006602:	371c      	adds	r7, #28
 8006604:	46bd      	mov	sp, r7
 8006606:	bc80      	pop	{r7}
 8006608:	4770      	bx	lr
 800660a:	bf00      	nop
 800660c:	40012c00 	.word	0x40012c00

08006610 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006610:	b480      	push	{r7}
 8006612:	b087      	sub	sp, #28
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
 8006618:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6a1b      	ldr	r3, [r3, #32]
 800661e:	f023 0210 	bic.w	r2, r3, #16
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6a1b      	ldr	r3, [r3, #32]
 800662a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	685b      	ldr	r3, [r3, #4]
 8006630:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	699b      	ldr	r3, [r3, #24]
 8006636:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800663e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006646:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	021b      	lsls	r3, r3, #8
 800664e:	68fa      	ldr	r2, [r7, #12]
 8006650:	4313      	orrs	r3, r2
 8006652:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	f023 0320 	bic.w	r3, r3, #32
 800665a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	689b      	ldr	r3, [r3, #8]
 8006660:	011b      	lsls	r3, r3, #4
 8006662:	697a      	ldr	r2, [r7, #20]
 8006664:	4313      	orrs	r3, r2
 8006666:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	4a1d      	ldr	r2, [pc, #116]	; (80066e0 <TIM_OC2_SetConfig+0xd0>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d10d      	bne.n	800668c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006670:	697b      	ldr	r3, [r7, #20]
 8006672:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006676:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	68db      	ldr	r3, [r3, #12]
 800667c:	011b      	lsls	r3, r3, #4
 800667e:	697a      	ldr	r2, [r7, #20]
 8006680:	4313      	orrs	r3, r2
 8006682:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006684:	697b      	ldr	r3, [r7, #20]
 8006686:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800668a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	4a14      	ldr	r2, [pc, #80]	; (80066e0 <TIM_OC2_SetConfig+0xd0>)
 8006690:	4293      	cmp	r3, r2
 8006692:	d113      	bne.n	80066bc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006694:	693b      	ldr	r3, [r7, #16]
 8006696:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800669a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800669c:	693b      	ldr	r3, [r7, #16]
 800669e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80066a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	695b      	ldr	r3, [r3, #20]
 80066a8:	009b      	lsls	r3, r3, #2
 80066aa:	693a      	ldr	r2, [r7, #16]
 80066ac:	4313      	orrs	r3, r2
 80066ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	699b      	ldr	r3, [r3, #24]
 80066b4:	009b      	lsls	r3, r3, #2
 80066b6:	693a      	ldr	r2, [r7, #16]
 80066b8:	4313      	orrs	r3, r2
 80066ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	693a      	ldr	r2, [r7, #16]
 80066c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	68fa      	ldr	r2, [r7, #12]
 80066c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	685a      	ldr	r2, [r3, #4]
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	697a      	ldr	r2, [r7, #20]
 80066d4:	621a      	str	r2, [r3, #32]
}
 80066d6:	bf00      	nop
 80066d8:	371c      	adds	r7, #28
 80066da:	46bd      	mov	sp, r7
 80066dc:	bc80      	pop	{r7}
 80066de:	4770      	bx	lr
 80066e0:	40012c00 	.word	0x40012c00

080066e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b087      	sub	sp, #28
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
 80066ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6a1b      	ldr	r3, [r3, #32]
 80066f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6a1b      	ldr	r3, [r3, #32]
 80066fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	685b      	ldr	r3, [r3, #4]
 8006704:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	69db      	ldr	r3, [r3, #28]
 800670a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006712:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	f023 0303 	bic.w	r3, r3, #3
 800671a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	68fa      	ldr	r2, [r7, #12]
 8006722:	4313      	orrs	r3, r2
 8006724:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006726:	697b      	ldr	r3, [r7, #20]
 8006728:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800672c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	689b      	ldr	r3, [r3, #8]
 8006732:	021b      	lsls	r3, r3, #8
 8006734:	697a      	ldr	r2, [r7, #20]
 8006736:	4313      	orrs	r3, r2
 8006738:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	4a1d      	ldr	r2, [pc, #116]	; (80067b4 <TIM_OC3_SetConfig+0xd0>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d10d      	bne.n	800675e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006748:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	68db      	ldr	r3, [r3, #12]
 800674e:	021b      	lsls	r3, r3, #8
 8006750:	697a      	ldr	r2, [r7, #20]
 8006752:	4313      	orrs	r3, r2
 8006754:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006756:	697b      	ldr	r3, [r7, #20]
 8006758:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800675c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	4a14      	ldr	r2, [pc, #80]	; (80067b4 <TIM_OC3_SetConfig+0xd0>)
 8006762:	4293      	cmp	r3, r2
 8006764:	d113      	bne.n	800678e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006766:	693b      	ldr	r3, [r7, #16]
 8006768:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800676c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800676e:	693b      	ldr	r3, [r7, #16]
 8006770:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006774:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	695b      	ldr	r3, [r3, #20]
 800677a:	011b      	lsls	r3, r3, #4
 800677c:	693a      	ldr	r2, [r7, #16]
 800677e:	4313      	orrs	r3, r2
 8006780:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	699b      	ldr	r3, [r3, #24]
 8006786:	011b      	lsls	r3, r3, #4
 8006788:	693a      	ldr	r2, [r7, #16]
 800678a:	4313      	orrs	r3, r2
 800678c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	693a      	ldr	r2, [r7, #16]
 8006792:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	68fa      	ldr	r2, [r7, #12]
 8006798:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	685a      	ldr	r2, [r3, #4]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	697a      	ldr	r2, [r7, #20]
 80067a6:	621a      	str	r2, [r3, #32]
}
 80067a8:	bf00      	nop
 80067aa:	371c      	adds	r7, #28
 80067ac:	46bd      	mov	sp, r7
 80067ae:	bc80      	pop	{r7}
 80067b0:	4770      	bx	lr
 80067b2:	bf00      	nop
 80067b4:	40012c00 	.word	0x40012c00

080067b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80067b8:	b480      	push	{r7}
 80067ba:	b087      	sub	sp, #28
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
 80067c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6a1b      	ldr	r3, [r3, #32]
 80067c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6a1b      	ldr	r3, [r3, #32]
 80067d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	685b      	ldr	r3, [r3, #4]
 80067d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	69db      	ldr	r3, [r3, #28]
 80067de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80067e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	021b      	lsls	r3, r3, #8
 80067f6:	68fa      	ldr	r2, [r7, #12]
 80067f8:	4313      	orrs	r3, r2
 80067fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80067fc:	693b      	ldr	r3, [r7, #16]
 80067fe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006802:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	689b      	ldr	r3, [r3, #8]
 8006808:	031b      	lsls	r3, r3, #12
 800680a:	693a      	ldr	r2, [r7, #16]
 800680c:	4313      	orrs	r3, r2
 800680e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	4a0f      	ldr	r2, [pc, #60]	; (8006850 <TIM_OC4_SetConfig+0x98>)
 8006814:	4293      	cmp	r3, r2
 8006816:	d109      	bne.n	800682c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006818:	697b      	ldr	r3, [r7, #20]
 800681a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800681e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	695b      	ldr	r3, [r3, #20]
 8006824:	019b      	lsls	r3, r3, #6
 8006826:	697a      	ldr	r2, [r7, #20]
 8006828:	4313      	orrs	r3, r2
 800682a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	697a      	ldr	r2, [r7, #20]
 8006830:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	68fa      	ldr	r2, [r7, #12]
 8006836:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	685a      	ldr	r2, [r3, #4]
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	693a      	ldr	r2, [r7, #16]
 8006844:	621a      	str	r2, [r3, #32]
}
 8006846:	bf00      	nop
 8006848:	371c      	adds	r7, #28
 800684a:	46bd      	mov	sp, r7
 800684c:	bc80      	pop	{r7}
 800684e:	4770      	bx	lr
 8006850:	40012c00 	.word	0x40012c00

08006854 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006854:	b480      	push	{r7}
 8006856:	b087      	sub	sp, #28
 8006858:	af00      	add	r7, sp, #0
 800685a:	60f8      	str	r0, [r7, #12]
 800685c:	60b9      	str	r1, [r7, #8]
 800685e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	6a1b      	ldr	r3, [r3, #32]
 8006864:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	6a1b      	ldr	r3, [r3, #32]
 800686a:	f023 0201 	bic.w	r2, r3, #1
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	699b      	ldr	r3, [r3, #24]
 8006876:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006878:	693b      	ldr	r3, [r7, #16]
 800687a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800687e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	011b      	lsls	r3, r3, #4
 8006884:	693a      	ldr	r2, [r7, #16]
 8006886:	4313      	orrs	r3, r2
 8006888:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800688a:	697b      	ldr	r3, [r7, #20]
 800688c:	f023 030a 	bic.w	r3, r3, #10
 8006890:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006892:	697a      	ldr	r2, [r7, #20]
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	4313      	orrs	r3, r2
 8006898:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	693a      	ldr	r2, [r7, #16]
 800689e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	697a      	ldr	r2, [r7, #20]
 80068a4:	621a      	str	r2, [r3, #32]
}
 80068a6:	bf00      	nop
 80068a8:	371c      	adds	r7, #28
 80068aa:	46bd      	mov	sp, r7
 80068ac:	bc80      	pop	{r7}
 80068ae:	4770      	bx	lr

080068b0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068b0:	b480      	push	{r7}
 80068b2:	b087      	sub	sp, #28
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	60f8      	str	r0, [r7, #12]
 80068b8:	60b9      	str	r1, [r7, #8]
 80068ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	6a1b      	ldr	r3, [r3, #32]
 80068c0:	f023 0210 	bic.w	r2, r3, #16
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	699b      	ldr	r3, [r3, #24]
 80068cc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	6a1b      	ldr	r3, [r3, #32]
 80068d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80068d4:	697b      	ldr	r3, [r7, #20]
 80068d6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80068da:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	031b      	lsls	r3, r3, #12
 80068e0:	697a      	ldr	r2, [r7, #20]
 80068e2:	4313      	orrs	r3, r2
 80068e4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80068ec:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	011b      	lsls	r3, r3, #4
 80068f2:	693a      	ldr	r2, [r7, #16]
 80068f4:	4313      	orrs	r3, r2
 80068f6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	697a      	ldr	r2, [r7, #20]
 80068fc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	693a      	ldr	r2, [r7, #16]
 8006902:	621a      	str	r2, [r3, #32]
}
 8006904:	bf00      	nop
 8006906:	371c      	adds	r7, #28
 8006908:	46bd      	mov	sp, r7
 800690a:	bc80      	pop	{r7}
 800690c:	4770      	bx	lr

0800690e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800690e:	b480      	push	{r7}
 8006910:	b085      	sub	sp, #20
 8006912:	af00      	add	r7, sp, #0
 8006914:	6078      	str	r0, [r7, #4]
 8006916:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	689b      	ldr	r3, [r3, #8]
 800691c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006924:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006926:	683a      	ldr	r2, [r7, #0]
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	4313      	orrs	r3, r2
 800692c:	f043 0307 	orr.w	r3, r3, #7
 8006930:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	68fa      	ldr	r2, [r7, #12]
 8006936:	609a      	str	r2, [r3, #8]
}
 8006938:	bf00      	nop
 800693a:	3714      	adds	r7, #20
 800693c:	46bd      	mov	sp, r7
 800693e:	bc80      	pop	{r7}
 8006940:	4770      	bx	lr

08006942 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006942:	b480      	push	{r7}
 8006944:	b087      	sub	sp, #28
 8006946:	af00      	add	r7, sp, #0
 8006948:	60f8      	str	r0, [r7, #12]
 800694a:	60b9      	str	r1, [r7, #8]
 800694c:	607a      	str	r2, [r7, #4]
 800694e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	689b      	ldr	r3, [r3, #8]
 8006954:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006956:	697b      	ldr	r3, [r7, #20]
 8006958:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800695c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	021a      	lsls	r2, r3, #8
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	431a      	orrs	r2, r3
 8006966:	68bb      	ldr	r3, [r7, #8]
 8006968:	4313      	orrs	r3, r2
 800696a:	697a      	ldr	r2, [r7, #20]
 800696c:	4313      	orrs	r3, r2
 800696e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	697a      	ldr	r2, [r7, #20]
 8006974:	609a      	str	r2, [r3, #8]
}
 8006976:	bf00      	nop
 8006978:	371c      	adds	r7, #28
 800697a:	46bd      	mov	sp, r7
 800697c:	bc80      	pop	{r7}
 800697e:	4770      	bx	lr

08006980 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006980:	b480      	push	{r7}
 8006982:	b087      	sub	sp, #28
 8006984:	af00      	add	r7, sp, #0
 8006986:	60f8      	str	r0, [r7, #12]
 8006988:	60b9      	str	r1, [r7, #8]
 800698a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	f003 031f 	and.w	r3, r3, #31
 8006992:	2201      	movs	r2, #1
 8006994:	fa02 f303 	lsl.w	r3, r2, r3
 8006998:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	6a1a      	ldr	r2, [r3, #32]
 800699e:	697b      	ldr	r3, [r7, #20]
 80069a0:	43db      	mvns	r3, r3
 80069a2:	401a      	ands	r2, r3
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	6a1a      	ldr	r2, [r3, #32]
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	f003 031f 	and.w	r3, r3, #31
 80069b2:	6879      	ldr	r1, [r7, #4]
 80069b4:	fa01 f303 	lsl.w	r3, r1, r3
 80069b8:	431a      	orrs	r2, r3
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	621a      	str	r2, [r3, #32]
}
 80069be:	bf00      	nop
 80069c0:	371c      	adds	r7, #28
 80069c2:	46bd      	mov	sp, r7
 80069c4:	bc80      	pop	{r7}
 80069c6:	4770      	bx	lr

080069c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b085      	sub	sp, #20
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
 80069d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069d8:	2b01      	cmp	r3, #1
 80069da:	d101      	bne.n	80069e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80069dc:	2302      	movs	r3, #2
 80069de:	e046      	b.n	8006a6e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2201      	movs	r2, #1
 80069e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2202      	movs	r2, #2
 80069ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	685b      	ldr	r3, [r3, #4]
 80069f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	689b      	ldr	r3, [r3, #8]
 80069fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a06:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	68fa      	ldr	r2, [r7, #12]
 8006a0e:	4313      	orrs	r3, r2
 8006a10:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	68fa      	ldr	r2, [r7, #12]
 8006a18:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	4a16      	ldr	r2, [pc, #88]	; (8006a78 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d00e      	beq.n	8006a42 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a2c:	d009      	beq.n	8006a42 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	4a12      	ldr	r2, [pc, #72]	; (8006a7c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d004      	beq.n	8006a42 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4a10      	ldr	r2, [pc, #64]	; (8006a80 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d10c      	bne.n	8006a5c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a48:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	685b      	ldr	r3, [r3, #4]
 8006a4e:	68ba      	ldr	r2, [r7, #8]
 8006a50:	4313      	orrs	r3, r2
 8006a52:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	68ba      	ldr	r2, [r7, #8]
 8006a5a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2201      	movs	r2, #1
 8006a60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2200      	movs	r2, #0
 8006a68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006a6c:	2300      	movs	r3, #0
}
 8006a6e:	4618      	mov	r0, r3
 8006a70:	3714      	adds	r7, #20
 8006a72:	46bd      	mov	sp, r7
 8006a74:	bc80      	pop	{r7}
 8006a76:	4770      	bx	lr
 8006a78:	40012c00 	.word	0x40012c00
 8006a7c:	40000400 	.word	0x40000400
 8006a80:	40000800 	.word	0x40000800

08006a84 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006a84:	b480      	push	{r7}
 8006a86:	b085      	sub	sp, #20
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
 8006a8c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006a8e:	2300      	movs	r3, #0
 8006a90:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a98:	2b01      	cmp	r3, #1
 8006a9a:	d101      	bne.n	8006aa0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006a9c:	2302      	movs	r3, #2
 8006a9e:	e03d      	b.n	8006b1c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2201      	movs	r2, #1
 8006aa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	68db      	ldr	r3, [r3, #12]
 8006ab2:	4313      	orrs	r3, r2
 8006ab4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	689b      	ldr	r3, [r3, #8]
 8006ac0:	4313      	orrs	r3, r2
 8006ac2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	685b      	ldr	r3, [r3, #4]
 8006ace:	4313      	orrs	r3, r2
 8006ad0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	4313      	orrs	r3, r2
 8006ade:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	691b      	ldr	r3, [r3, #16]
 8006aea:	4313      	orrs	r3, r2
 8006aec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	695b      	ldr	r3, [r3, #20]
 8006af8:	4313      	orrs	r3, r2
 8006afa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	69db      	ldr	r3, [r3, #28]
 8006b06:	4313      	orrs	r3, r2
 8006b08:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	68fa      	ldr	r2, [r7, #12]
 8006b10:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2200      	movs	r2, #0
 8006b16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b1a:	2300      	movs	r3, #0
}
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	3714      	adds	r7, #20
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bc80      	pop	{r7}
 8006b24:	4770      	bx	lr

08006b26 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b26:	b480      	push	{r7}
 8006b28:	b083      	sub	sp, #12
 8006b2a:	af00      	add	r7, sp, #0
 8006b2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b2e:	bf00      	nop
 8006b30:	370c      	adds	r7, #12
 8006b32:	46bd      	mov	sp, r7
 8006b34:	bc80      	pop	{r7}
 8006b36:	4770      	bx	lr

08006b38 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b38:	b480      	push	{r7}
 8006b3a:	b083      	sub	sp, #12
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b40:	bf00      	nop
 8006b42:	370c      	adds	r7, #12
 8006b44:	46bd      	mov	sp, r7
 8006b46:	bc80      	pop	{r7}
 8006b48:	4770      	bx	lr

08006b4a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b4a:	b580      	push	{r7, lr}
 8006b4c:	b082      	sub	sp, #8
 8006b4e:	af00      	add	r7, sp, #0
 8006b50:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d101      	bne.n	8006b5c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b58:	2301      	movs	r3, #1
 8006b5a:	e03f      	b.n	8006bdc <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b62:	b2db      	uxtb	r3, r3
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d106      	bne.n	8006b76 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b70:	6878      	ldr	r0, [r7, #4]
 8006b72:	f7fb fb75 	bl	8002260 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	2224      	movs	r2, #36	; 0x24
 8006b7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	68da      	ldr	r2, [r3, #12]
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006b8c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006b8e:	6878      	ldr	r0, [r7, #4]
 8006b90:	f000 fd26 	bl	80075e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	691a      	ldr	r2, [r3, #16]
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006ba2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	695a      	ldr	r2, [r3, #20]
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006bb2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	68da      	ldr	r2, [r3, #12]
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006bc2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2220      	movs	r2, #32
 8006bce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2220      	movs	r2, #32
 8006bd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006bda:	2300      	movs	r3, #0
}
 8006bdc:	4618      	mov	r0, r3
 8006bde:	3708      	adds	r7, #8
 8006be0:	46bd      	mov	sp, r7
 8006be2:	bd80      	pop	{r7, pc}

08006be4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b08a      	sub	sp, #40	; 0x28
 8006be8:	af02      	add	r7, sp, #8
 8006bea:	60f8      	str	r0, [r7, #12]
 8006bec:	60b9      	str	r1, [r7, #8]
 8006bee:	603b      	str	r3, [r7, #0]
 8006bf0:	4613      	mov	r3, r2
 8006bf2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bfe:	b2db      	uxtb	r3, r3
 8006c00:	2b20      	cmp	r3, #32
 8006c02:	d17c      	bne.n	8006cfe <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d002      	beq.n	8006c10 <HAL_UART_Transmit+0x2c>
 8006c0a:	88fb      	ldrh	r3, [r7, #6]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d101      	bne.n	8006c14 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006c10:	2301      	movs	r3, #1
 8006c12:	e075      	b.n	8006d00 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c1a:	2b01      	cmp	r3, #1
 8006c1c:	d101      	bne.n	8006c22 <HAL_UART_Transmit+0x3e>
 8006c1e:	2302      	movs	r3, #2
 8006c20:	e06e      	b.n	8006d00 <HAL_UART_Transmit+0x11c>
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	2201      	movs	r2, #1
 8006c26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2221      	movs	r2, #33	; 0x21
 8006c34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006c38:	f7fb fc12 	bl	8002460 <HAL_GetTick>
 8006c3c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	88fa      	ldrh	r2, [r7, #6]
 8006c42:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	88fa      	ldrh	r2, [r7, #6]
 8006c48:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	689b      	ldr	r3, [r3, #8]
 8006c4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c52:	d108      	bne.n	8006c66 <HAL_UART_Transmit+0x82>
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	691b      	ldr	r3, [r3, #16]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d104      	bne.n	8006c66 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	61bb      	str	r3, [r7, #24]
 8006c64:	e003      	b.n	8006c6e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	2200      	movs	r2, #0
 8006c72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006c76:	e02a      	b.n	8006cce <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	9300      	str	r3, [sp, #0]
 8006c7c:	697b      	ldr	r3, [r7, #20]
 8006c7e:	2200      	movs	r2, #0
 8006c80:	2180      	movs	r1, #128	; 0x80
 8006c82:	68f8      	ldr	r0, [r7, #12]
 8006c84:	f000 fad9 	bl	800723a <UART_WaitOnFlagUntilTimeout>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d001      	beq.n	8006c92 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006c8e:	2303      	movs	r3, #3
 8006c90:	e036      	b.n	8006d00 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006c92:	69fb      	ldr	r3, [r7, #28]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d10b      	bne.n	8006cb0 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006c98:	69bb      	ldr	r3, [r7, #24]
 8006c9a:	881b      	ldrh	r3, [r3, #0]
 8006c9c:	461a      	mov	r2, r3
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ca6:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006ca8:	69bb      	ldr	r3, [r7, #24]
 8006caa:	3302      	adds	r3, #2
 8006cac:	61bb      	str	r3, [r7, #24]
 8006cae:	e007      	b.n	8006cc0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006cb0:	69fb      	ldr	r3, [r7, #28]
 8006cb2:	781a      	ldrb	r2, [r3, #0]
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006cba:	69fb      	ldr	r3, [r7, #28]
 8006cbc:	3301      	adds	r3, #1
 8006cbe:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006cc4:	b29b      	uxth	r3, r3
 8006cc6:	3b01      	subs	r3, #1
 8006cc8:	b29a      	uxth	r2, r3
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006cd2:	b29b      	uxth	r3, r3
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d1cf      	bne.n	8006c78 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	9300      	str	r3, [sp, #0]
 8006cdc:	697b      	ldr	r3, [r7, #20]
 8006cde:	2200      	movs	r2, #0
 8006ce0:	2140      	movs	r1, #64	; 0x40
 8006ce2:	68f8      	ldr	r0, [r7, #12]
 8006ce4:	f000 faa9 	bl	800723a <UART_WaitOnFlagUntilTimeout>
 8006ce8:	4603      	mov	r3, r0
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d001      	beq.n	8006cf2 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006cee:	2303      	movs	r3, #3
 8006cf0:	e006      	b.n	8006d00 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	2220      	movs	r2, #32
 8006cf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	e000      	b.n	8006d00 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006cfe:	2302      	movs	r3, #2
  }
}
 8006d00:	4618      	mov	r0, r3
 8006d02:	3720      	adds	r7, #32
 8006d04:	46bd      	mov	sp, r7
 8006d06:	bd80      	pop	{r7, pc}

08006d08 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b08a      	sub	sp, #40	; 0x28
 8006d0c:	af02      	add	r7, sp, #8
 8006d0e:	60f8      	str	r0, [r7, #12]
 8006d10:	60b9      	str	r1, [r7, #8]
 8006d12:	603b      	str	r3, [r7, #0]
 8006d14:	4613      	mov	r3, r2
 8006d16:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006d18:	2300      	movs	r3, #0
 8006d1a:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006d22:	b2db      	uxtb	r3, r3
 8006d24:	2b20      	cmp	r3, #32
 8006d26:	f040 808c 	bne.w	8006e42 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d002      	beq.n	8006d36 <HAL_UART_Receive+0x2e>
 8006d30:	88fb      	ldrh	r3, [r7, #6]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d101      	bne.n	8006d3a <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8006d36:	2301      	movs	r3, #1
 8006d38:	e084      	b.n	8006e44 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d40:	2b01      	cmp	r3, #1
 8006d42:	d101      	bne.n	8006d48 <HAL_UART_Receive+0x40>
 8006d44:	2302      	movs	r3, #2
 8006d46:	e07d      	b.n	8006e44 <HAL_UART_Receive+0x13c>
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	2201      	movs	r2, #1
 8006d4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	2200      	movs	r2, #0
 8006d54:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	2222      	movs	r2, #34	; 0x22
 8006d5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	2200      	movs	r2, #0
 8006d62:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006d64:	f7fb fb7c 	bl	8002460 <HAL_GetTick>
 8006d68:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	88fa      	ldrh	r2, [r7, #6]
 8006d6e:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	88fa      	ldrh	r2, [r7, #6]
 8006d74:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	689b      	ldr	r3, [r3, #8]
 8006d7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d7e:	d108      	bne.n	8006d92 <HAL_UART_Receive+0x8a>
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	691b      	ldr	r3, [r3, #16]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d104      	bne.n	8006d92 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8006d88:	2300      	movs	r3, #0
 8006d8a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006d8c:	68bb      	ldr	r3, [r7, #8]
 8006d8e:	61bb      	str	r3, [r7, #24]
 8006d90:	e003      	b.n	8006d9a <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8006d92:	68bb      	ldr	r3, [r7, #8]
 8006d94:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006d96:	2300      	movs	r3, #0
 8006d98:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8006da2:	e043      	b.n	8006e2c <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	9300      	str	r3, [sp, #0]
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	2200      	movs	r2, #0
 8006dac:	2120      	movs	r1, #32
 8006dae:	68f8      	ldr	r0, [r7, #12]
 8006db0:	f000 fa43 	bl	800723a <UART_WaitOnFlagUntilTimeout>
 8006db4:	4603      	mov	r3, r0
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d001      	beq.n	8006dbe <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8006dba:	2303      	movs	r3, #3
 8006dbc:	e042      	b.n	8006e44 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8006dbe:	69fb      	ldr	r3, [r7, #28]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d10c      	bne.n	8006dde <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	685b      	ldr	r3, [r3, #4]
 8006dca:	b29b      	uxth	r3, r3
 8006dcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006dd0:	b29a      	uxth	r2, r3
 8006dd2:	69bb      	ldr	r3, [r7, #24]
 8006dd4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006dd6:	69bb      	ldr	r3, [r7, #24]
 8006dd8:	3302      	adds	r3, #2
 8006dda:	61bb      	str	r3, [r7, #24]
 8006ddc:	e01f      	b.n	8006e1e <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	689b      	ldr	r3, [r3, #8]
 8006de2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006de6:	d007      	beq.n	8006df8 <HAL_UART_Receive+0xf0>
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	689b      	ldr	r3, [r3, #8]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d10a      	bne.n	8006e06 <HAL_UART_Receive+0xfe>
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	691b      	ldr	r3, [r3, #16]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d106      	bne.n	8006e06 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	685b      	ldr	r3, [r3, #4]
 8006dfe:	b2da      	uxtb	r2, r3
 8006e00:	69fb      	ldr	r3, [r7, #28]
 8006e02:	701a      	strb	r2, [r3, #0]
 8006e04:	e008      	b.n	8006e18 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	685b      	ldr	r3, [r3, #4]
 8006e0c:	b2db      	uxtb	r3, r3
 8006e0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006e12:	b2da      	uxtb	r2, r3
 8006e14:	69fb      	ldr	r3, [r7, #28]
 8006e16:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8006e18:	69fb      	ldr	r3, [r7, #28]
 8006e1a:	3301      	adds	r3, #1
 8006e1c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006e22:	b29b      	uxth	r3, r3
 8006e24:	3b01      	subs	r3, #1
 8006e26:	b29a      	uxth	r2, r3
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006e30:	b29b      	uxth	r3, r3
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d1b6      	bne.n	8006da4 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	2220      	movs	r2, #32
 8006e3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8006e3e:	2300      	movs	r3, #0
 8006e40:	e000      	b.n	8006e44 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8006e42:	2302      	movs	r3, #2
  }
}
 8006e44:	4618      	mov	r0, r3
 8006e46:	3720      	adds	r7, #32
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	bd80      	pop	{r7, pc}

08006e4c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b084      	sub	sp, #16
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	60f8      	str	r0, [r7, #12]
 8006e54:	60b9      	str	r1, [r7, #8]
 8006e56:	4613      	mov	r3, r2
 8006e58:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006e60:	b2db      	uxtb	r3, r3
 8006e62:	2b20      	cmp	r3, #32
 8006e64:	d11d      	bne.n	8006ea2 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d002      	beq.n	8006e72 <HAL_UART_Receive_IT+0x26>
 8006e6c:	88fb      	ldrh	r3, [r7, #6]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d101      	bne.n	8006e76 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006e72:	2301      	movs	r3, #1
 8006e74:	e016      	b.n	8006ea4 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e7c:	2b01      	cmp	r3, #1
 8006e7e:	d101      	bne.n	8006e84 <HAL_UART_Receive_IT+0x38>
 8006e80:	2302      	movs	r3, #2
 8006e82:	e00f      	b.n	8006ea4 <HAL_UART_Receive_IT+0x58>
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	2201      	movs	r2, #1
 8006e88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	2200      	movs	r2, #0
 8006e90:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8006e92:	88fb      	ldrh	r3, [r7, #6]
 8006e94:	461a      	mov	r2, r3
 8006e96:	68b9      	ldr	r1, [r7, #8]
 8006e98:	68f8      	ldr	r0, [r7, #12]
 8006e9a:	f000 fa18 	bl	80072ce <UART_Start_Receive_IT>
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	e000      	b.n	8006ea4 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006ea2:	2302      	movs	r3, #2
  }
}
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	3710      	adds	r7, #16
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	bd80      	pop	{r7, pc}

08006eac <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b08a      	sub	sp, #40	; 0x28
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	68db      	ldr	r3, [r3, #12]
 8006ec2:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	695b      	ldr	r3, [r3, #20]
 8006eca:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8006ecc:	2300      	movs	r3, #0
 8006ece:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ed6:	f003 030f 	and.w	r3, r3, #15
 8006eda:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8006edc:	69bb      	ldr	r3, [r7, #24]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d10d      	bne.n	8006efe <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ee4:	f003 0320 	and.w	r3, r3, #32
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d008      	beq.n	8006efe <HAL_UART_IRQHandler+0x52>
 8006eec:	6a3b      	ldr	r3, [r7, #32]
 8006eee:	f003 0320 	and.w	r3, r3, #32
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d003      	beq.n	8006efe <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	f000 fac9 	bl	800748e <UART_Receive_IT>
      return;
 8006efc:	e17b      	b.n	80071f6 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006efe:	69bb      	ldr	r3, [r7, #24]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	f000 80b1 	beq.w	8007068 <HAL_UART_IRQHandler+0x1bc>
 8006f06:	69fb      	ldr	r3, [r7, #28]
 8006f08:	f003 0301 	and.w	r3, r3, #1
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d105      	bne.n	8006f1c <HAL_UART_IRQHandler+0x70>
 8006f10:	6a3b      	ldr	r3, [r7, #32]
 8006f12:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	f000 80a6 	beq.w	8007068 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f1e:	f003 0301 	and.w	r3, r3, #1
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d00a      	beq.n	8006f3c <HAL_UART_IRQHandler+0x90>
 8006f26:	6a3b      	ldr	r3, [r7, #32]
 8006f28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d005      	beq.n	8006f3c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f34:	f043 0201 	orr.w	r2, r3, #1
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f3e:	f003 0304 	and.w	r3, r3, #4
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d00a      	beq.n	8006f5c <HAL_UART_IRQHandler+0xb0>
 8006f46:	69fb      	ldr	r3, [r7, #28]
 8006f48:	f003 0301 	and.w	r3, r3, #1
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d005      	beq.n	8006f5c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f54:	f043 0202 	orr.w	r2, r3, #2
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f5e:	f003 0302 	and.w	r3, r3, #2
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d00a      	beq.n	8006f7c <HAL_UART_IRQHandler+0xd0>
 8006f66:	69fb      	ldr	r3, [r7, #28]
 8006f68:	f003 0301 	and.w	r3, r3, #1
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d005      	beq.n	8006f7c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f74:	f043 0204 	orr.w	r2, r3, #4
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f7e:	f003 0308 	and.w	r3, r3, #8
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d00f      	beq.n	8006fa6 <HAL_UART_IRQHandler+0xfa>
 8006f86:	6a3b      	ldr	r3, [r7, #32]
 8006f88:	f003 0320 	and.w	r3, r3, #32
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d104      	bne.n	8006f9a <HAL_UART_IRQHandler+0xee>
 8006f90:	69fb      	ldr	r3, [r7, #28]
 8006f92:	f003 0301 	and.w	r3, r3, #1
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d005      	beq.n	8006fa6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f9e:	f043 0208 	orr.w	r2, r3, #8
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	f000 811e 	beq.w	80071ec <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fb2:	f003 0320 	and.w	r3, r3, #32
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d007      	beq.n	8006fca <HAL_UART_IRQHandler+0x11e>
 8006fba:	6a3b      	ldr	r3, [r7, #32]
 8006fbc:	f003 0320 	and.w	r3, r3, #32
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d002      	beq.n	8006fca <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8006fc4:	6878      	ldr	r0, [r7, #4]
 8006fc6:	f000 fa62 	bl	800748e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	695b      	ldr	r3, [r3, #20]
 8006fd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	bf14      	ite	ne
 8006fd8:	2301      	movne	r3, #1
 8006fda:	2300      	moveq	r3, #0
 8006fdc:	b2db      	uxtb	r3, r3
 8006fde:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fe4:	f003 0308 	and.w	r3, r3, #8
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d102      	bne.n	8006ff2 <HAL_UART_IRQHandler+0x146>
 8006fec:	697b      	ldr	r3, [r7, #20]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d031      	beq.n	8007056 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006ff2:	6878      	ldr	r0, [r7, #4]
 8006ff4:	f000 f9a4 	bl	8007340 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	695b      	ldr	r3, [r3, #20]
 8006ffe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007002:	2b00      	cmp	r3, #0
 8007004:	d023      	beq.n	800704e <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	695a      	ldr	r2, [r3, #20]
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007014:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800701a:	2b00      	cmp	r3, #0
 800701c:	d013      	beq.n	8007046 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007022:	4a76      	ldr	r2, [pc, #472]	; (80071fc <HAL_UART_IRQHandler+0x350>)
 8007024:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800702a:	4618      	mov	r0, r3
 800702c:	f7fb fb8e 	bl	800274c <HAL_DMA_Abort_IT>
 8007030:	4603      	mov	r3, r0
 8007032:	2b00      	cmp	r3, #0
 8007034:	d016      	beq.n	8007064 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800703a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800703c:	687a      	ldr	r2, [r7, #4]
 800703e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007040:	4610      	mov	r0, r2
 8007042:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007044:	e00e      	b.n	8007064 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f000 f8e3 	bl	8007212 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800704c:	e00a      	b.n	8007064 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f000 f8df 	bl	8007212 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007054:	e006      	b.n	8007064 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007056:	6878      	ldr	r0, [r7, #4]
 8007058:	f000 f8db 	bl	8007212 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2200      	movs	r2, #0
 8007060:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007062:	e0c3      	b.n	80071ec <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007064:	bf00      	nop
    return;
 8007066:	e0c1      	b.n	80071ec <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800706c:	2b01      	cmp	r3, #1
 800706e:	f040 80a1 	bne.w	80071b4 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8007072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007074:	f003 0310 	and.w	r3, r3, #16
 8007078:	2b00      	cmp	r3, #0
 800707a:	f000 809b 	beq.w	80071b4 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800707e:	6a3b      	ldr	r3, [r7, #32]
 8007080:	f003 0310 	and.w	r3, r3, #16
 8007084:	2b00      	cmp	r3, #0
 8007086:	f000 8095 	beq.w	80071b4 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800708a:	2300      	movs	r3, #0
 800708c:	60fb      	str	r3, [r7, #12]
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	60fb      	str	r3, [r7, #12]
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	685b      	ldr	r3, [r3, #4]
 800709c:	60fb      	str	r3, [r7, #12]
 800709e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	695b      	ldr	r3, [r3, #20]
 80070a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d04e      	beq.n	800714c <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	685b      	ldr	r3, [r3, #4]
 80070b6:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80070b8:	8a3b      	ldrh	r3, [r7, #16]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	f000 8098 	beq.w	80071f0 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80070c4:	8a3a      	ldrh	r2, [r7, #16]
 80070c6:	429a      	cmp	r2, r3
 80070c8:	f080 8092 	bcs.w	80071f0 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	8a3a      	ldrh	r2, [r7, #16]
 80070d0:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070d6:	699b      	ldr	r3, [r3, #24]
 80070d8:	2b20      	cmp	r3, #32
 80070da:	d02b      	beq.n	8007134 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	68da      	ldr	r2, [r3, #12]
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80070ea:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	695a      	ldr	r2, [r3, #20]
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f022 0201 	bic.w	r2, r2, #1
 80070fa:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	695a      	ldr	r2, [r3, #20]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800710a:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2220      	movs	r2, #32
 8007110:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2200      	movs	r2, #0
 8007118:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	68da      	ldr	r2, [r3, #12]
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f022 0210 	bic.w	r2, r2, #16
 8007128:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800712e:	4618      	mov	r0, r3
 8007130:	f7fb fad1 	bl	80026d6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800713c:	b29b      	uxth	r3, r3
 800713e:	1ad3      	subs	r3, r2, r3
 8007140:	b29b      	uxth	r3, r3
 8007142:	4619      	mov	r1, r3
 8007144:	6878      	ldr	r0, [r7, #4]
 8007146:	f000 f86d 	bl	8007224 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800714a:	e051      	b.n	80071f0 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007154:	b29b      	uxth	r3, r3
 8007156:	1ad3      	subs	r3, r2, r3
 8007158:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800715e:	b29b      	uxth	r3, r3
 8007160:	2b00      	cmp	r3, #0
 8007162:	d047      	beq.n	80071f4 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8007164:	8a7b      	ldrh	r3, [r7, #18]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d044      	beq.n	80071f4 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	68da      	ldr	r2, [r3, #12]
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007178:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	695a      	ldr	r2, [r3, #20]
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f022 0201 	bic.w	r2, r2, #1
 8007188:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	2220      	movs	r2, #32
 800718e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	2200      	movs	r2, #0
 8007196:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	68da      	ldr	r2, [r3, #12]
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f022 0210 	bic.w	r2, r2, #16
 80071a6:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80071a8:	8a7b      	ldrh	r3, [r7, #18]
 80071aa:	4619      	mov	r1, r3
 80071ac:	6878      	ldr	r0, [r7, #4]
 80071ae:	f000 f839 	bl	8007224 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80071b2:	e01f      	b.n	80071f4 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80071b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d008      	beq.n	80071d0 <HAL_UART_IRQHandler+0x324>
 80071be:	6a3b      	ldr	r3, [r7, #32]
 80071c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d003      	beq.n	80071d0 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80071c8:	6878      	ldr	r0, [r7, #4]
 80071ca:	f000 f8f9 	bl	80073c0 <UART_Transmit_IT>
    return;
 80071ce:	e012      	b.n	80071f6 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80071d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d00d      	beq.n	80071f6 <HAL_UART_IRQHandler+0x34a>
 80071da:	6a3b      	ldr	r3, [r7, #32]
 80071dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d008      	beq.n	80071f6 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 80071e4:	6878      	ldr	r0, [r7, #4]
 80071e6:	f000 f93a 	bl	800745e <UART_EndTransmit_IT>
    return;
 80071ea:	e004      	b.n	80071f6 <HAL_UART_IRQHandler+0x34a>
    return;
 80071ec:	bf00      	nop
 80071ee:	e002      	b.n	80071f6 <HAL_UART_IRQHandler+0x34a>
      return;
 80071f0:	bf00      	nop
 80071f2:	e000      	b.n	80071f6 <HAL_UART_IRQHandler+0x34a>
      return;
 80071f4:	bf00      	nop
  }
}
 80071f6:	3728      	adds	r7, #40	; 0x28
 80071f8:	46bd      	mov	sp, r7
 80071fa:	bd80      	pop	{r7, pc}
 80071fc:	08007399 	.word	0x08007399

08007200 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007200:	b480      	push	{r7}
 8007202:	b083      	sub	sp, #12
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007208:	bf00      	nop
 800720a:	370c      	adds	r7, #12
 800720c:	46bd      	mov	sp, r7
 800720e:	bc80      	pop	{r7}
 8007210:	4770      	bx	lr

08007212 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007212:	b480      	push	{r7}
 8007214:	b083      	sub	sp, #12
 8007216:	af00      	add	r7, sp, #0
 8007218:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800721a:	bf00      	nop
 800721c:	370c      	adds	r7, #12
 800721e:	46bd      	mov	sp, r7
 8007220:	bc80      	pop	{r7}
 8007222:	4770      	bx	lr

08007224 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007224:	b480      	push	{r7}
 8007226:	b083      	sub	sp, #12
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
 800722c:	460b      	mov	r3, r1
 800722e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007230:	bf00      	nop
 8007232:	370c      	adds	r7, #12
 8007234:	46bd      	mov	sp, r7
 8007236:	bc80      	pop	{r7}
 8007238:	4770      	bx	lr

0800723a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800723a:	b580      	push	{r7, lr}
 800723c:	b084      	sub	sp, #16
 800723e:	af00      	add	r7, sp, #0
 8007240:	60f8      	str	r0, [r7, #12]
 8007242:	60b9      	str	r1, [r7, #8]
 8007244:	603b      	str	r3, [r7, #0]
 8007246:	4613      	mov	r3, r2
 8007248:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800724a:	e02c      	b.n	80072a6 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800724c:	69bb      	ldr	r3, [r7, #24]
 800724e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007252:	d028      	beq.n	80072a6 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007254:	69bb      	ldr	r3, [r7, #24]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d007      	beq.n	800726a <UART_WaitOnFlagUntilTimeout+0x30>
 800725a:	f7fb f901 	bl	8002460 <HAL_GetTick>
 800725e:	4602      	mov	r2, r0
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	1ad3      	subs	r3, r2, r3
 8007264:	69ba      	ldr	r2, [r7, #24]
 8007266:	429a      	cmp	r2, r3
 8007268:	d21d      	bcs.n	80072a6 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	68da      	ldr	r2, [r3, #12]
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007278:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	695a      	ldr	r2, [r3, #20]
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f022 0201 	bic.w	r2, r2, #1
 8007288:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	2220      	movs	r2, #32
 800728e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	2220      	movs	r2, #32
 8007296:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	2200      	movs	r2, #0
 800729e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80072a2:	2303      	movs	r3, #3
 80072a4:	e00f      	b.n	80072c6 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	681a      	ldr	r2, [r3, #0]
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	4013      	ands	r3, r2
 80072b0:	68ba      	ldr	r2, [r7, #8]
 80072b2:	429a      	cmp	r2, r3
 80072b4:	bf0c      	ite	eq
 80072b6:	2301      	moveq	r3, #1
 80072b8:	2300      	movne	r3, #0
 80072ba:	b2db      	uxtb	r3, r3
 80072bc:	461a      	mov	r2, r3
 80072be:	79fb      	ldrb	r3, [r7, #7]
 80072c0:	429a      	cmp	r2, r3
 80072c2:	d0c3      	beq.n	800724c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80072c4:	2300      	movs	r3, #0
}
 80072c6:	4618      	mov	r0, r3
 80072c8:	3710      	adds	r7, #16
 80072ca:	46bd      	mov	sp, r7
 80072cc:	bd80      	pop	{r7, pc}

080072ce <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80072ce:	b480      	push	{r7}
 80072d0:	b085      	sub	sp, #20
 80072d2:	af00      	add	r7, sp, #0
 80072d4:	60f8      	str	r0, [r7, #12]
 80072d6:	60b9      	str	r1, [r7, #8]
 80072d8:	4613      	mov	r3, r2
 80072da:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	68ba      	ldr	r2, [r7, #8]
 80072e0:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	88fa      	ldrh	r2, [r7, #6]
 80072e6:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	88fa      	ldrh	r2, [r7, #6]
 80072ec:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	2200      	movs	r2, #0
 80072f2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	2222      	movs	r2, #34	; 0x22
 80072f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	2200      	movs	r2, #0
 8007300:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	68da      	ldr	r2, [r3, #12]
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007312:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	695a      	ldr	r2, [r3, #20]
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f042 0201 	orr.w	r2, r2, #1
 8007322:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	68da      	ldr	r2, [r3, #12]
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f042 0220 	orr.w	r2, r2, #32
 8007332:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007334:	2300      	movs	r3, #0
}
 8007336:	4618      	mov	r0, r3
 8007338:	3714      	adds	r7, #20
 800733a:	46bd      	mov	sp, r7
 800733c:	bc80      	pop	{r7}
 800733e:	4770      	bx	lr

08007340 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007340:	b480      	push	{r7}
 8007342:	b083      	sub	sp, #12
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	68da      	ldr	r2, [r3, #12]
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007356:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	695a      	ldr	r2, [r3, #20]
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f022 0201 	bic.w	r2, r2, #1
 8007366:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800736c:	2b01      	cmp	r3, #1
 800736e:	d107      	bne.n	8007380 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	68da      	ldr	r2, [r3, #12]
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f022 0210 	bic.w	r2, r2, #16
 800737e:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2220      	movs	r2, #32
 8007384:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2200      	movs	r2, #0
 800738c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800738e:	bf00      	nop
 8007390:	370c      	adds	r7, #12
 8007392:	46bd      	mov	sp, r7
 8007394:	bc80      	pop	{r7}
 8007396:	4770      	bx	lr

08007398 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b084      	sub	sp, #16
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073a4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	2200      	movs	r2, #0
 80073aa:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2200      	movs	r2, #0
 80073b0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80073b2:	68f8      	ldr	r0, [r7, #12]
 80073b4:	f7ff ff2d 	bl	8007212 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80073b8:	bf00      	nop
 80073ba:	3710      	adds	r7, #16
 80073bc:	46bd      	mov	sp, r7
 80073be:	bd80      	pop	{r7, pc}

080073c0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80073c0:	b480      	push	{r7}
 80073c2:	b085      	sub	sp, #20
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073ce:	b2db      	uxtb	r3, r3
 80073d0:	2b21      	cmp	r3, #33	; 0x21
 80073d2:	d13e      	bne.n	8007452 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	689b      	ldr	r3, [r3, #8]
 80073d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80073dc:	d114      	bne.n	8007408 <UART_Transmit_IT+0x48>
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	691b      	ldr	r3, [r3, #16]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d110      	bne.n	8007408 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6a1b      	ldr	r3, [r3, #32]
 80073ea:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	881b      	ldrh	r3, [r3, #0]
 80073f0:	461a      	mov	r2, r3
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80073fa:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	6a1b      	ldr	r3, [r3, #32]
 8007400:	1c9a      	adds	r2, r3, #2
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	621a      	str	r2, [r3, #32]
 8007406:	e008      	b.n	800741a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	6a1b      	ldr	r3, [r3, #32]
 800740c:	1c59      	adds	r1, r3, #1
 800740e:	687a      	ldr	r2, [r7, #4]
 8007410:	6211      	str	r1, [r2, #32]
 8007412:	781a      	ldrb	r2, [r3, #0]
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800741e:	b29b      	uxth	r3, r3
 8007420:	3b01      	subs	r3, #1
 8007422:	b29b      	uxth	r3, r3
 8007424:	687a      	ldr	r2, [r7, #4]
 8007426:	4619      	mov	r1, r3
 8007428:	84d1      	strh	r1, [r2, #38]	; 0x26
 800742a:	2b00      	cmp	r3, #0
 800742c:	d10f      	bne.n	800744e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	68da      	ldr	r2, [r3, #12]
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800743c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	68da      	ldr	r2, [r3, #12]
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800744c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800744e:	2300      	movs	r3, #0
 8007450:	e000      	b.n	8007454 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007452:	2302      	movs	r3, #2
  }
}
 8007454:	4618      	mov	r0, r3
 8007456:	3714      	adds	r7, #20
 8007458:	46bd      	mov	sp, r7
 800745a:	bc80      	pop	{r7}
 800745c:	4770      	bx	lr

0800745e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800745e:	b580      	push	{r7, lr}
 8007460:	b082      	sub	sp, #8
 8007462:	af00      	add	r7, sp, #0
 8007464:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	68da      	ldr	r2, [r3, #12]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007474:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2220      	movs	r2, #32
 800747a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	f7ff febe 	bl	8007200 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007484:	2300      	movs	r3, #0
}
 8007486:	4618      	mov	r0, r3
 8007488:	3708      	adds	r7, #8
 800748a:	46bd      	mov	sp, r7
 800748c:	bd80      	pop	{r7, pc}

0800748e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800748e:	b580      	push	{r7, lr}
 8007490:	b086      	sub	sp, #24
 8007492:	af00      	add	r7, sp, #0
 8007494:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800749c:	b2db      	uxtb	r3, r3
 800749e:	2b22      	cmp	r3, #34	; 0x22
 80074a0:	f040 8099 	bne.w	80075d6 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	689b      	ldr	r3, [r3, #8]
 80074a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074ac:	d117      	bne.n	80074de <UART_Receive_IT+0x50>
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	691b      	ldr	r3, [r3, #16]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d113      	bne.n	80074de <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80074b6:	2300      	movs	r3, #0
 80074b8:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074be:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	685b      	ldr	r3, [r3, #4]
 80074c6:	b29b      	uxth	r3, r3
 80074c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074cc:	b29a      	uxth	r2, r3
 80074ce:	693b      	ldr	r3, [r7, #16]
 80074d0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074d6:	1c9a      	adds	r2, r3, #2
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	629a      	str	r2, [r3, #40]	; 0x28
 80074dc:	e026      	b.n	800752c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074e2:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80074e4:	2300      	movs	r3, #0
 80074e6:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	689b      	ldr	r3, [r3, #8]
 80074ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074f0:	d007      	beq.n	8007502 <UART_Receive_IT+0x74>
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	689b      	ldr	r3, [r3, #8]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d10a      	bne.n	8007510 <UART_Receive_IT+0x82>
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	691b      	ldr	r3, [r3, #16]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d106      	bne.n	8007510 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	685b      	ldr	r3, [r3, #4]
 8007508:	b2da      	uxtb	r2, r3
 800750a:	697b      	ldr	r3, [r7, #20]
 800750c:	701a      	strb	r2, [r3, #0]
 800750e:	e008      	b.n	8007522 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	685b      	ldr	r3, [r3, #4]
 8007516:	b2db      	uxtb	r3, r3
 8007518:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800751c:	b2da      	uxtb	r2, r3
 800751e:	697b      	ldr	r3, [r7, #20]
 8007520:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007526:	1c5a      	adds	r2, r3, #1
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007530:	b29b      	uxth	r3, r3
 8007532:	3b01      	subs	r3, #1
 8007534:	b29b      	uxth	r3, r3
 8007536:	687a      	ldr	r2, [r7, #4]
 8007538:	4619      	mov	r1, r3
 800753a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800753c:	2b00      	cmp	r3, #0
 800753e:	d148      	bne.n	80075d2 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	68da      	ldr	r2, [r3, #12]
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f022 0220 	bic.w	r2, r2, #32
 800754e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	68da      	ldr	r2, [r3, #12]
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800755e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	695a      	ldr	r2, [r3, #20]
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f022 0201 	bic.w	r2, r2, #1
 800756e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2220      	movs	r2, #32
 8007574:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800757c:	2b01      	cmp	r3, #1
 800757e:	d123      	bne.n	80075c8 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2200      	movs	r2, #0
 8007584:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	68da      	ldr	r2, [r3, #12]
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f022 0210 	bic.w	r2, r2, #16
 8007594:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f003 0310 	and.w	r3, r3, #16
 80075a0:	2b10      	cmp	r3, #16
 80075a2:	d10a      	bne.n	80075ba <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80075a4:	2300      	movs	r3, #0
 80075a6:	60fb      	str	r3, [r7, #12]
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	60fb      	str	r3, [r7, #12]
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	685b      	ldr	r3, [r3, #4]
 80075b6:	60fb      	str	r3, [r7, #12]
 80075b8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80075be:	4619      	mov	r1, r3
 80075c0:	6878      	ldr	r0, [r7, #4]
 80075c2:	f7ff fe2f 	bl	8007224 <HAL_UARTEx_RxEventCallback>
 80075c6:	e002      	b.n	80075ce <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80075c8:	6878      	ldr	r0, [r7, #4]
 80075ca:	f7fa faa7 	bl	8001b1c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80075ce:	2300      	movs	r3, #0
 80075d0:	e002      	b.n	80075d8 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80075d2:	2300      	movs	r3, #0
 80075d4:	e000      	b.n	80075d8 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80075d6:	2302      	movs	r3, #2
  }
}
 80075d8:	4618      	mov	r0, r3
 80075da:	3718      	adds	r7, #24
 80075dc:	46bd      	mov	sp, r7
 80075de:	bd80      	pop	{r7, pc}

080075e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b084      	sub	sp, #16
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	691b      	ldr	r3, [r3, #16]
 80075ee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	68da      	ldr	r2, [r3, #12]
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	430a      	orrs	r2, r1
 80075fc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	689a      	ldr	r2, [r3, #8]
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	691b      	ldr	r3, [r3, #16]
 8007606:	431a      	orrs	r2, r3
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	695b      	ldr	r3, [r3, #20]
 800760c:	4313      	orrs	r3, r2
 800760e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	68db      	ldr	r3, [r3, #12]
 8007616:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800761a:	f023 030c 	bic.w	r3, r3, #12
 800761e:	687a      	ldr	r2, [r7, #4]
 8007620:	6812      	ldr	r2, [r2, #0]
 8007622:	68b9      	ldr	r1, [r7, #8]
 8007624:	430b      	orrs	r3, r1
 8007626:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	695b      	ldr	r3, [r3, #20]
 800762e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	699a      	ldr	r2, [r3, #24]
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	430a      	orrs	r2, r1
 800763c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	4a2c      	ldr	r2, [pc, #176]	; (80076f4 <UART_SetConfig+0x114>)
 8007644:	4293      	cmp	r3, r2
 8007646:	d103      	bne.n	8007650 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007648:	f7fd fe96 	bl	8005378 <HAL_RCC_GetPCLK2Freq>
 800764c:	60f8      	str	r0, [r7, #12]
 800764e:	e002      	b.n	8007656 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007650:	f7fd fe7e 	bl	8005350 <HAL_RCC_GetPCLK1Freq>
 8007654:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007656:	68fa      	ldr	r2, [r7, #12]
 8007658:	4613      	mov	r3, r2
 800765a:	009b      	lsls	r3, r3, #2
 800765c:	4413      	add	r3, r2
 800765e:	009a      	lsls	r2, r3, #2
 8007660:	441a      	add	r2, r3
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	685b      	ldr	r3, [r3, #4]
 8007666:	009b      	lsls	r3, r3, #2
 8007668:	fbb2 f3f3 	udiv	r3, r2, r3
 800766c:	4a22      	ldr	r2, [pc, #136]	; (80076f8 <UART_SetConfig+0x118>)
 800766e:	fba2 2303 	umull	r2, r3, r2, r3
 8007672:	095b      	lsrs	r3, r3, #5
 8007674:	0119      	lsls	r1, r3, #4
 8007676:	68fa      	ldr	r2, [r7, #12]
 8007678:	4613      	mov	r3, r2
 800767a:	009b      	lsls	r3, r3, #2
 800767c:	4413      	add	r3, r2
 800767e:	009a      	lsls	r2, r3, #2
 8007680:	441a      	add	r2, r3
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	685b      	ldr	r3, [r3, #4]
 8007686:	009b      	lsls	r3, r3, #2
 8007688:	fbb2 f2f3 	udiv	r2, r2, r3
 800768c:	4b1a      	ldr	r3, [pc, #104]	; (80076f8 <UART_SetConfig+0x118>)
 800768e:	fba3 0302 	umull	r0, r3, r3, r2
 8007692:	095b      	lsrs	r3, r3, #5
 8007694:	2064      	movs	r0, #100	; 0x64
 8007696:	fb00 f303 	mul.w	r3, r0, r3
 800769a:	1ad3      	subs	r3, r2, r3
 800769c:	011b      	lsls	r3, r3, #4
 800769e:	3332      	adds	r3, #50	; 0x32
 80076a0:	4a15      	ldr	r2, [pc, #84]	; (80076f8 <UART_SetConfig+0x118>)
 80076a2:	fba2 2303 	umull	r2, r3, r2, r3
 80076a6:	095b      	lsrs	r3, r3, #5
 80076a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80076ac:	4419      	add	r1, r3
 80076ae:	68fa      	ldr	r2, [r7, #12]
 80076b0:	4613      	mov	r3, r2
 80076b2:	009b      	lsls	r3, r3, #2
 80076b4:	4413      	add	r3, r2
 80076b6:	009a      	lsls	r2, r3, #2
 80076b8:	441a      	add	r2, r3
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	685b      	ldr	r3, [r3, #4]
 80076be:	009b      	lsls	r3, r3, #2
 80076c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80076c4:	4b0c      	ldr	r3, [pc, #48]	; (80076f8 <UART_SetConfig+0x118>)
 80076c6:	fba3 0302 	umull	r0, r3, r3, r2
 80076ca:	095b      	lsrs	r3, r3, #5
 80076cc:	2064      	movs	r0, #100	; 0x64
 80076ce:	fb00 f303 	mul.w	r3, r0, r3
 80076d2:	1ad3      	subs	r3, r2, r3
 80076d4:	011b      	lsls	r3, r3, #4
 80076d6:	3332      	adds	r3, #50	; 0x32
 80076d8:	4a07      	ldr	r2, [pc, #28]	; (80076f8 <UART_SetConfig+0x118>)
 80076da:	fba2 2303 	umull	r2, r3, r2, r3
 80076de:	095b      	lsrs	r3, r3, #5
 80076e0:	f003 020f 	and.w	r2, r3, #15
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	440a      	add	r2, r1
 80076ea:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80076ec:	bf00      	nop
 80076ee:	3710      	adds	r7, #16
 80076f0:	46bd      	mov	sp, r7
 80076f2:	bd80      	pop	{r7, pc}
 80076f4:	40013800 	.word	0x40013800
 80076f8:	51eb851f 	.word	0x51eb851f

080076fc <__libc_init_array>:
 80076fc:	b570      	push	{r4, r5, r6, lr}
 80076fe:	2600      	movs	r6, #0
 8007700:	4d0c      	ldr	r5, [pc, #48]	; (8007734 <__libc_init_array+0x38>)
 8007702:	4c0d      	ldr	r4, [pc, #52]	; (8007738 <__libc_init_array+0x3c>)
 8007704:	1b64      	subs	r4, r4, r5
 8007706:	10a4      	asrs	r4, r4, #2
 8007708:	42a6      	cmp	r6, r4
 800770a:	d109      	bne.n	8007720 <__libc_init_array+0x24>
 800770c:	f004 fd24 	bl	800c158 <_init>
 8007710:	2600      	movs	r6, #0
 8007712:	4d0a      	ldr	r5, [pc, #40]	; (800773c <__libc_init_array+0x40>)
 8007714:	4c0a      	ldr	r4, [pc, #40]	; (8007740 <__libc_init_array+0x44>)
 8007716:	1b64      	subs	r4, r4, r5
 8007718:	10a4      	asrs	r4, r4, #2
 800771a:	42a6      	cmp	r6, r4
 800771c:	d105      	bne.n	800772a <__libc_init_array+0x2e>
 800771e:	bd70      	pop	{r4, r5, r6, pc}
 8007720:	f855 3b04 	ldr.w	r3, [r5], #4
 8007724:	4798      	blx	r3
 8007726:	3601      	adds	r6, #1
 8007728:	e7ee      	b.n	8007708 <__libc_init_array+0xc>
 800772a:	f855 3b04 	ldr.w	r3, [r5], #4
 800772e:	4798      	blx	r3
 8007730:	3601      	adds	r6, #1
 8007732:	e7f2      	b.n	800771a <__libc_init_array+0x1e>
 8007734:	0800c6ac 	.word	0x0800c6ac
 8007738:	0800c6ac 	.word	0x0800c6ac
 800773c:	0800c6ac 	.word	0x0800c6ac
 8007740:	0800c6b0 	.word	0x0800c6b0

08007744 <memset>:
 8007744:	4603      	mov	r3, r0
 8007746:	4402      	add	r2, r0
 8007748:	4293      	cmp	r3, r2
 800774a:	d100      	bne.n	800774e <memset+0xa>
 800774c:	4770      	bx	lr
 800774e:	f803 1b01 	strb.w	r1, [r3], #1
 8007752:	e7f9      	b.n	8007748 <memset+0x4>

08007754 <__cvt>:
 8007754:	2b00      	cmp	r3, #0
 8007756:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800775a:	461f      	mov	r7, r3
 800775c:	bfbb      	ittet	lt
 800775e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8007762:	461f      	movlt	r7, r3
 8007764:	2300      	movge	r3, #0
 8007766:	232d      	movlt	r3, #45	; 0x2d
 8007768:	b088      	sub	sp, #32
 800776a:	4614      	mov	r4, r2
 800776c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800776e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8007770:	7013      	strb	r3, [r2, #0]
 8007772:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007774:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8007778:	f023 0820 	bic.w	r8, r3, #32
 800777c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007780:	d005      	beq.n	800778e <__cvt+0x3a>
 8007782:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007786:	d100      	bne.n	800778a <__cvt+0x36>
 8007788:	3501      	adds	r5, #1
 800778a:	2302      	movs	r3, #2
 800778c:	e000      	b.n	8007790 <__cvt+0x3c>
 800778e:	2303      	movs	r3, #3
 8007790:	aa07      	add	r2, sp, #28
 8007792:	9204      	str	r2, [sp, #16]
 8007794:	aa06      	add	r2, sp, #24
 8007796:	e9cd a202 	strd	sl, r2, [sp, #8]
 800779a:	e9cd 3500 	strd	r3, r5, [sp]
 800779e:	4622      	mov	r2, r4
 80077a0:	463b      	mov	r3, r7
 80077a2:	f001 fed1 	bl	8009548 <_dtoa_r>
 80077a6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80077aa:	4606      	mov	r6, r0
 80077ac:	d102      	bne.n	80077b4 <__cvt+0x60>
 80077ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80077b0:	07db      	lsls	r3, r3, #31
 80077b2:	d522      	bpl.n	80077fa <__cvt+0xa6>
 80077b4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80077b8:	eb06 0905 	add.w	r9, r6, r5
 80077bc:	d110      	bne.n	80077e0 <__cvt+0x8c>
 80077be:	7833      	ldrb	r3, [r6, #0]
 80077c0:	2b30      	cmp	r3, #48	; 0x30
 80077c2:	d10a      	bne.n	80077da <__cvt+0x86>
 80077c4:	2200      	movs	r2, #0
 80077c6:	2300      	movs	r3, #0
 80077c8:	4620      	mov	r0, r4
 80077ca:	4639      	mov	r1, r7
 80077cc:	f7f9 f8ec 	bl	80009a8 <__aeabi_dcmpeq>
 80077d0:	b918      	cbnz	r0, 80077da <__cvt+0x86>
 80077d2:	f1c5 0501 	rsb	r5, r5, #1
 80077d6:	f8ca 5000 	str.w	r5, [sl]
 80077da:	f8da 3000 	ldr.w	r3, [sl]
 80077de:	4499      	add	r9, r3
 80077e0:	2200      	movs	r2, #0
 80077e2:	2300      	movs	r3, #0
 80077e4:	4620      	mov	r0, r4
 80077e6:	4639      	mov	r1, r7
 80077e8:	f7f9 f8de 	bl	80009a8 <__aeabi_dcmpeq>
 80077ec:	b108      	cbz	r0, 80077f2 <__cvt+0x9e>
 80077ee:	f8cd 901c 	str.w	r9, [sp, #28]
 80077f2:	2230      	movs	r2, #48	; 0x30
 80077f4:	9b07      	ldr	r3, [sp, #28]
 80077f6:	454b      	cmp	r3, r9
 80077f8:	d307      	bcc.n	800780a <__cvt+0xb6>
 80077fa:	4630      	mov	r0, r6
 80077fc:	9b07      	ldr	r3, [sp, #28]
 80077fe:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007800:	1b9b      	subs	r3, r3, r6
 8007802:	6013      	str	r3, [r2, #0]
 8007804:	b008      	add	sp, #32
 8007806:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800780a:	1c59      	adds	r1, r3, #1
 800780c:	9107      	str	r1, [sp, #28]
 800780e:	701a      	strb	r2, [r3, #0]
 8007810:	e7f0      	b.n	80077f4 <__cvt+0xa0>

08007812 <__exponent>:
 8007812:	4603      	mov	r3, r0
 8007814:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007816:	2900      	cmp	r1, #0
 8007818:	f803 2b02 	strb.w	r2, [r3], #2
 800781c:	bfb6      	itet	lt
 800781e:	222d      	movlt	r2, #45	; 0x2d
 8007820:	222b      	movge	r2, #43	; 0x2b
 8007822:	4249      	neglt	r1, r1
 8007824:	2909      	cmp	r1, #9
 8007826:	7042      	strb	r2, [r0, #1]
 8007828:	dd2b      	ble.n	8007882 <__exponent+0x70>
 800782a:	f10d 0407 	add.w	r4, sp, #7
 800782e:	46a4      	mov	ip, r4
 8007830:	270a      	movs	r7, #10
 8007832:	fb91 f6f7 	sdiv	r6, r1, r7
 8007836:	460a      	mov	r2, r1
 8007838:	46a6      	mov	lr, r4
 800783a:	fb07 1516 	mls	r5, r7, r6, r1
 800783e:	2a63      	cmp	r2, #99	; 0x63
 8007840:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8007844:	4631      	mov	r1, r6
 8007846:	f104 34ff 	add.w	r4, r4, #4294967295
 800784a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800784e:	dcf0      	bgt.n	8007832 <__exponent+0x20>
 8007850:	3130      	adds	r1, #48	; 0x30
 8007852:	f1ae 0502 	sub.w	r5, lr, #2
 8007856:	f804 1c01 	strb.w	r1, [r4, #-1]
 800785a:	4629      	mov	r1, r5
 800785c:	1c44      	adds	r4, r0, #1
 800785e:	4561      	cmp	r1, ip
 8007860:	d30a      	bcc.n	8007878 <__exponent+0x66>
 8007862:	f10d 0209 	add.w	r2, sp, #9
 8007866:	eba2 020e 	sub.w	r2, r2, lr
 800786a:	4565      	cmp	r5, ip
 800786c:	bf88      	it	hi
 800786e:	2200      	movhi	r2, #0
 8007870:	4413      	add	r3, r2
 8007872:	1a18      	subs	r0, r3, r0
 8007874:	b003      	add	sp, #12
 8007876:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007878:	f811 2b01 	ldrb.w	r2, [r1], #1
 800787c:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007880:	e7ed      	b.n	800785e <__exponent+0x4c>
 8007882:	2330      	movs	r3, #48	; 0x30
 8007884:	3130      	adds	r1, #48	; 0x30
 8007886:	7083      	strb	r3, [r0, #2]
 8007888:	70c1      	strb	r1, [r0, #3]
 800788a:	1d03      	adds	r3, r0, #4
 800788c:	e7f1      	b.n	8007872 <__exponent+0x60>
	...

08007890 <_printf_float>:
 8007890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007894:	b091      	sub	sp, #68	; 0x44
 8007896:	460c      	mov	r4, r1
 8007898:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800789c:	4616      	mov	r6, r2
 800789e:	461f      	mov	r7, r3
 80078a0:	4605      	mov	r5, r0
 80078a2:	f003 f95f 	bl	800ab64 <_localeconv_r>
 80078a6:	6803      	ldr	r3, [r0, #0]
 80078a8:	4618      	mov	r0, r3
 80078aa:	9309      	str	r3, [sp, #36]	; 0x24
 80078ac:	f7f8 fc50 	bl	8000150 <strlen>
 80078b0:	2300      	movs	r3, #0
 80078b2:	930e      	str	r3, [sp, #56]	; 0x38
 80078b4:	f8d8 3000 	ldr.w	r3, [r8]
 80078b8:	900a      	str	r0, [sp, #40]	; 0x28
 80078ba:	3307      	adds	r3, #7
 80078bc:	f023 0307 	bic.w	r3, r3, #7
 80078c0:	f103 0208 	add.w	r2, r3, #8
 80078c4:	f894 9018 	ldrb.w	r9, [r4, #24]
 80078c8:	f8d4 b000 	ldr.w	fp, [r4]
 80078cc:	f8c8 2000 	str.w	r2, [r8]
 80078d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078d4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80078d8:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80078dc:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80078e0:	930b      	str	r3, [sp, #44]	; 0x2c
 80078e2:	f04f 32ff 	mov.w	r2, #4294967295
 80078e6:	4640      	mov	r0, r8
 80078e8:	4b9c      	ldr	r3, [pc, #624]	; (8007b5c <_printf_float+0x2cc>)
 80078ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80078ec:	f7f9 f88e 	bl	8000a0c <__aeabi_dcmpun>
 80078f0:	bb70      	cbnz	r0, 8007950 <_printf_float+0xc0>
 80078f2:	f04f 32ff 	mov.w	r2, #4294967295
 80078f6:	4640      	mov	r0, r8
 80078f8:	4b98      	ldr	r3, [pc, #608]	; (8007b5c <_printf_float+0x2cc>)
 80078fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80078fc:	f7f9 f868 	bl	80009d0 <__aeabi_dcmple>
 8007900:	bb30      	cbnz	r0, 8007950 <_printf_float+0xc0>
 8007902:	2200      	movs	r2, #0
 8007904:	2300      	movs	r3, #0
 8007906:	4640      	mov	r0, r8
 8007908:	4651      	mov	r1, sl
 800790a:	f7f9 f857 	bl	80009bc <__aeabi_dcmplt>
 800790e:	b110      	cbz	r0, 8007916 <_printf_float+0x86>
 8007910:	232d      	movs	r3, #45	; 0x2d
 8007912:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007916:	4b92      	ldr	r3, [pc, #584]	; (8007b60 <_printf_float+0x2d0>)
 8007918:	4892      	ldr	r0, [pc, #584]	; (8007b64 <_printf_float+0x2d4>)
 800791a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800791e:	bf94      	ite	ls
 8007920:	4698      	movls	r8, r3
 8007922:	4680      	movhi	r8, r0
 8007924:	2303      	movs	r3, #3
 8007926:	f04f 0a00 	mov.w	sl, #0
 800792a:	6123      	str	r3, [r4, #16]
 800792c:	f02b 0304 	bic.w	r3, fp, #4
 8007930:	6023      	str	r3, [r4, #0]
 8007932:	4633      	mov	r3, r6
 8007934:	4621      	mov	r1, r4
 8007936:	4628      	mov	r0, r5
 8007938:	9700      	str	r7, [sp, #0]
 800793a:	aa0f      	add	r2, sp, #60	; 0x3c
 800793c:	f000 f9d4 	bl	8007ce8 <_printf_common>
 8007940:	3001      	adds	r0, #1
 8007942:	f040 8090 	bne.w	8007a66 <_printf_float+0x1d6>
 8007946:	f04f 30ff 	mov.w	r0, #4294967295
 800794a:	b011      	add	sp, #68	; 0x44
 800794c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007950:	4642      	mov	r2, r8
 8007952:	4653      	mov	r3, sl
 8007954:	4640      	mov	r0, r8
 8007956:	4651      	mov	r1, sl
 8007958:	f7f9 f858 	bl	8000a0c <__aeabi_dcmpun>
 800795c:	b148      	cbz	r0, 8007972 <_printf_float+0xe2>
 800795e:	f1ba 0f00 	cmp.w	sl, #0
 8007962:	bfb8      	it	lt
 8007964:	232d      	movlt	r3, #45	; 0x2d
 8007966:	4880      	ldr	r0, [pc, #512]	; (8007b68 <_printf_float+0x2d8>)
 8007968:	bfb8      	it	lt
 800796a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800796e:	4b7f      	ldr	r3, [pc, #508]	; (8007b6c <_printf_float+0x2dc>)
 8007970:	e7d3      	b.n	800791a <_printf_float+0x8a>
 8007972:	6863      	ldr	r3, [r4, #4]
 8007974:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8007978:	1c5a      	adds	r2, r3, #1
 800797a:	d142      	bne.n	8007a02 <_printf_float+0x172>
 800797c:	2306      	movs	r3, #6
 800797e:	6063      	str	r3, [r4, #4]
 8007980:	2200      	movs	r2, #0
 8007982:	9206      	str	r2, [sp, #24]
 8007984:	aa0e      	add	r2, sp, #56	; 0x38
 8007986:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800798a:	aa0d      	add	r2, sp, #52	; 0x34
 800798c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8007990:	9203      	str	r2, [sp, #12]
 8007992:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8007996:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800799a:	6023      	str	r3, [r4, #0]
 800799c:	6863      	ldr	r3, [r4, #4]
 800799e:	4642      	mov	r2, r8
 80079a0:	9300      	str	r3, [sp, #0]
 80079a2:	4628      	mov	r0, r5
 80079a4:	4653      	mov	r3, sl
 80079a6:	910b      	str	r1, [sp, #44]	; 0x2c
 80079a8:	f7ff fed4 	bl	8007754 <__cvt>
 80079ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80079ae:	4680      	mov	r8, r0
 80079b0:	2947      	cmp	r1, #71	; 0x47
 80079b2:	990d      	ldr	r1, [sp, #52]	; 0x34
 80079b4:	d108      	bne.n	80079c8 <_printf_float+0x138>
 80079b6:	1cc8      	adds	r0, r1, #3
 80079b8:	db02      	blt.n	80079c0 <_printf_float+0x130>
 80079ba:	6863      	ldr	r3, [r4, #4]
 80079bc:	4299      	cmp	r1, r3
 80079be:	dd40      	ble.n	8007a42 <_printf_float+0x1b2>
 80079c0:	f1a9 0902 	sub.w	r9, r9, #2
 80079c4:	fa5f f989 	uxtb.w	r9, r9
 80079c8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80079cc:	d81f      	bhi.n	8007a0e <_printf_float+0x17e>
 80079ce:	464a      	mov	r2, r9
 80079d0:	3901      	subs	r1, #1
 80079d2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80079d6:	910d      	str	r1, [sp, #52]	; 0x34
 80079d8:	f7ff ff1b 	bl	8007812 <__exponent>
 80079dc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80079de:	4682      	mov	sl, r0
 80079e0:	1813      	adds	r3, r2, r0
 80079e2:	2a01      	cmp	r2, #1
 80079e4:	6123      	str	r3, [r4, #16]
 80079e6:	dc02      	bgt.n	80079ee <_printf_float+0x15e>
 80079e8:	6822      	ldr	r2, [r4, #0]
 80079ea:	07d2      	lsls	r2, r2, #31
 80079ec:	d501      	bpl.n	80079f2 <_printf_float+0x162>
 80079ee:	3301      	adds	r3, #1
 80079f0:	6123      	str	r3, [r4, #16]
 80079f2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d09b      	beq.n	8007932 <_printf_float+0xa2>
 80079fa:	232d      	movs	r3, #45	; 0x2d
 80079fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a00:	e797      	b.n	8007932 <_printf_float+0xa2>
 8007a02:	2947      	cmp	r1, #71	; 0x47
 8007a04:	d1bc      	bne.n	8007980 <_printf_float+0xf0>
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d1ba      	bne.n	8007980 <_printf_float+0xf0>
 8007a0a:	2301      	movs	r3, #1
 8007a0c:	e7b7      	b.n	800797e <_printf_float+0xee>
 8007a0e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8007a12:	d118      	bne.n	8007a46 <_printf_float+0x1b6>
 8007a14:	2900      	cmp	r1, #0
 8007a16:	6863      	ldr	r3, [r4, #4]
 8007a18:	dd0b      	ble.n	8007a32 <_printf_float+0x1a2>
 8007a1a:	6121      	str	r1, [r4, #16]
 8007a1c:	b913      	cbnz	r3, 8007a24 <_printf_float+0x194>
 8007a1e:	6822      	ldr	r2, [r4, #0]
 8007a20:	07d0      	lsls	r0, r2, #31
 8007a22:	d502      	bpl.n	8007a2a <_printf_float+0x19a>
 8007a24:	3301      	adds	r3, #1
 8007a26:	440b      	add	r3, r1
 8007a28:	6123      	str	r3, [r4, #16]
 8007a2a:	f04f 0a00 	mov.w	sl, #0
 8007a2e:	65a1      	str	r1, [r4, #88]	; 0x58
 8007a30:	e7df      	b.n	80079f2 <_printf_float+0x162>
 8007a32:	b913      	cbnz	r3, 8007a3a <_printf_float+0x1aa>
 8007a34:	6822      	ldr	r2, [r4, #0]
 8007a36:	07d2      	lsls	r2, r2, #31
 8007a38:	d501      	bpl.n	8007a3e <_printf_float+0x1ae>
 8007a3a:	3302      	adds	r3, #2
 8007a3c:	e7f4      	b.n	8007a28 <_printf_float+0x198>
 8007a3e:	2301      	movs	r3, #1
 8007a40:	e7f2      	b.n	8007a28 <_printf_float+0x198>
 8007a42:	f04f 0967 	mov.w	r9, #103	; 0x67
 8007a46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a48:	4299      	cmp	r1, r3
 8007a4a:	db05      	blt.n	8007a58 <_printf_float+0x1c8>
 8007a4c:	6823      	ldr	r3, [r4, #0]
 8007a4e:	6121      	str	r1, [r4, #16]
 8007a50:	07d8      	lsls	r0, r3, #31
 8007a52:	d5ea      	bpl.n	8007a2a <_printf_float+0x19a>
 8007a54:	1c4b      	adds	r3, r1, #1
 8007a56:	e7e7      	b.n	8007a28 <_printf_float+0x198>
 8007a58:	2900      	cmp	r1, #0
 8007a5a:	bfcc      	ite	gt
 8007a5c:	2201      	movgt	r2, #1
 8007a5e:	f1c1 0202 	rsble	r2, r1, #2
 8007a62:	4413      	add	r3, r2
 8007a64:	e7e0      	b.n	8007a28 <_printf_float+0x198>
 8007a66:	6823      	ldr	r3, [r4, #0]
 8007a68:	055a      	lsls	r2, r3, #21
 8007a6a:	d407      	bmi.n	8007a7c <_printf_float+0x1ec>
 8007a6c:	6923      	ldr	r3, [r4, #16]
 8007a6e:	4642      	mov	r2, r8
 8007a70:	4631      	mov	r1, r6
 8007a72:	4628      	mov	r0, r5
 8007a74:	47b8      	blx	r7
 8007a76:	3001      	adds	r0, #1
 8007a78:	d12b      	bne.n	8007ad2 <_printf_float+0x242>
 8007a7a:	e764      	b.n	8007946 <_printf_float+0xb6>
 8007a7c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007a80:	f240 80dd 	bls.w	8007c3e <_printf_float+0x3ae>
 8007a84:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007a88:	2200      	movs	r2, #0
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	f7f8 ff8c 	bl	80009a8 <__aeabi_dcmpeq>
 8007a90:	2800      	cmp	r0, #0
 8007a92:	d033      	beq.n	8007afc <_printf_float+0x26c>
 8007a94:	2301      	movs	r3, #1
 8007a96:	4631      	mov	r1, r6
 8007a98:	4628      	mov	r0, r5
 8007a9a:	4a35      	ldr	r2, [pc, #212]	; (8007b70 <_printf_float+0x2e0>)
 8007a9c:	47b8      	blx	r7
 8007a9e:	3001      	adds	r0, #1
 8007aa0:	f43f af51 	beq.w	8007946 <_printf_float+0xb6>
 8007aa4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007aa8:	429a      	cmp	r2, r3
 8007aaa:	db02      	blt.n	8007ab2 <_printf_float+0x222>
 8007aac:	6823      	ldr	r3, [r4, #0]
 8007aae:	07d8      	lsls	r0, r3, #31
 8007ab0:	d50f      	bpl.n	8007ad2 <_printf_float+0x242>
 8007ab2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007ab6:	4631      	mov	r1, r6
 8007ab8:	4628      	mov	r0, r5
 8007aba:	47b8      	blx	r7
 8007abc:	3001      	adds	r0, #1
 8007abe:	f43f af42 	beq.w	8007946 <_printf_float+0xb6>
 8007ac2:	f04f 0800 	mov.w	r8, #0
 8007ac6:	f104 091a 	add.w	r9, r4, #26
 8007aca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007acc:	3b01      	subs	r3, #1
 8007ace:	4543      	cmp	r3, r8
 8007ad0:	dc09      	bgt.n	8007ae6 <_printf_float+0x256>
 8007ad2:	6823      	ldr	r3, [r4, #0]
 8007ad4:	079b      	lsls	r3, r3, #30
 8007ad6:	f100 8102 	bmi.w	8007cde <_printf_float+0x44e>
 8007ada:	68e0      	ldr	r0, [r4, #12]
 8007adc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007ade:	4298      	cmp	r0, r3
 8007ae0:	bfb8      	it	lt
 8007ae2:	4618      	movlt	r0, r3
 8007ae4:	e731      	b.n	800794a <_printf_float+0xba>
 8007ae6:	2301      	movs	r3, #1
 8007ae8:	464a      	mov	r2, r9
 8007aea:	4631      	mov	r1, r6
 8007aec:	4628      	mov	r0, r5
 8007aee:	47b8      	blx	r7
 8007af0:	3001      	adds	r0, #1
 8007af2:	f43f af28 	beq.w	8007946 <_printf_float+0xb6>
 8007af6:	f108 0801 	add.w	r8, r8, #1
 8007afa:	e7e6      	b.n	8007aca <_printf_float+0x23a>
 8007afc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	dc38      	bgt.n	8007b74 <_printf_float+0x2e4>
 8007b02:	2301      	movs	r3, #1
 8007b04:	4631      	mov	r1, r6
 8007b06:	4628      	mov	r0, r5
 8007b08:	4a19      	ldr	r2, [pc, #100]	; (8007b70 <_printf_float+0x2e0>)
 8007b0a:	47b8      	blx	r7
 8007b0c:	3001      	adds	r0, #1
 8007b0e:	f43f af1a 	beq.w	8007946 <_printf_float+0xb6>
 8007b12:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007b16:	4313      	orrs	r3, r2
 8007b18:	d102      	bne.n	8007b20 <_printf_float+0x290>
 8007b1a:	6823      	ldr	r3, [r4, #0]
 8007b1c:	07d9      	lsls	r1, r3, #31
 8007b1e:	d5d8      	bpl.n	8007ad2 <_printf_float+0x242>
 8007b20:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007b24:	4631      	mov	r1, r6
 8007b26:	4628      	mov	r0, r5
 8007b28:	47b8      	blx	r7
 8007b2a:	3001      	adds	r0, #1
 8007b2c:	f43f af0b 	beq.w	8007946 <_printf_float+0xb6>
 8007b30:	f04f 0900 	mov.w	r9, #0
 8007b34:	f104 0a1a 	add.w	sl, r4, #26
 8007b38:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b3a:	425b      	negs	r3, r3
 8007b3c:	454b      	cmp	r3, r9
 8007b3e:	dc01      	bgt.n	8007b44 <_printf_float+0x2b4>
 8007b40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b42:	e794      	b.n	8007a6e <_printf_float+0x1de>
 8007b44:	2301      	movs	r3, #1
 8007b46:	4652      	mov	r2, sl
 8007b48:	4631      	mov	r1, r6
 8007b4a:	4628      	mov	r0, r5
 8007b4c:	47b8      	blx	r7
 8007b4e:	3001      	adds	r0, #1
 8007b50:	f43f aef9 	beq.w	8007946 <_printf_float+0xb6>
 8007b54:	f109 0901 	add.w	r9, r9, #1
 8007b58:	e7ee      	b.n	8007b38 <_printf_float+0x2a8>
 8007b5a:	bf00      	nop
 8007b5c:	7fefffff 	.word	0x7fefffff
 8007b60:	0800c200 	.word	0x0800c200
 8007b64:	0800c204 	.word	0x0800c204
 8007b68:	0800c20c 	.word	0x0800c20c
 8007b6c:	0800c208 	.word	0x0800c208
 8007b70:	0800c210 	.word	0x0800c210
 8007b74:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007b76:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007b78:	429a      	cmp	r2, r3
 8007b7a:	bfa8      	it	ge
 8007b7c:	461a      	movge	r2, r3
 8007b7e:	2a00      	cmp	r2, #0
 8007b80:	4691      	mov	r9, r2
 8007b82:	dc37      	bgt.n	8007bf4 <_printf_float+0x364>
 8007b84:	f04f 0b00 	mov.w	fp, #0
 8007b88:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007b8c:	f104 021a 	add.w	r2, r4, #26
 8007b90:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007b94:	ebaa 0309 	sub.w	r3, sl, r9
 8007b98:	455b      	cmp	r3, fp
 8007b9a:	dc33      	bgt.n	8007c04 <_printf_float+0x374>
 8007b9c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007ba0:	429a      	cmp	r2, r3
 8007ba2:	db3b      	blt.n	8007c1c <_printf_float+0x38c>
 8007ba4:	6823      	ldr	r3, [r4, #0]
 8007ba6:	07da      	lsls	r2, r3, #31
 8007ba8:	d438      	bmi.n	8007c1c <_printf_float+0x38c>
 8007baa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007bac:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007bae:	eba3 020a 	sub.w	r2, r3, sl
 8007bb2:	eba3 0901 	sub.w	r9, r3, r1
 8007bb6:	4591      	cmp	r9, r2
 8007bb8:	bfa8      	it	ge
 8007bba:	4691      	movge	r9, r2
 8007bbc:	f1b9 0f00 	cmp.w	r9, #0
 8007bc0:	dc34      	bgt.n	8007c2c <_printf_float+0x39c>
 8007bc2:	f04f 0800 	mov.w	r8, #0
 8007bc6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007bca:	f104 0a1a 	add.w	sl, r4, #26
 8007bce:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007bd2:	1a9b      	subs	r3, r3, r2
 8007bd4:	eba3 0309 	sub.w	r3, r3, r9
 8007bd8:	4543      	cmp	r3, r8
 8007bda:	f77f af7a 	ble.w	8007ad2 <_printf_float+0x242>
 8007bde:	2301      	movs	r3, #1
 8007be0:	4652      	mov	r2, sl
 8007be2:	4631      	mov	r1, r6
 8007be4:	4628      	mov	r0, r5
 8007be6:	47b8      	blx	r7
 8007be8:	3001      	adds	r0, #1
 8007bea:	f43f aeac 	beq.w	8007946 <_printf_float+0xb6>
 8007bee:	f108 0801 	add.w	r8, r8, #1
 8007bf2:	e7ec      	b.n	8007bce <_printf_float+0x33e>
 8007bf4:	4613      	mov	r3, r2
 8007bf6:	4631      	mov	r1, r6
 8007bf8:	4642      	mov	r2, r8
 8007bfa:	4628      	mov	r0, r5
 8007bfc:	47b8      	blx	r7
 8007bfe:	3001      	adds	r0, #1
 8007c00:	d1c0      	bne.n	8007b84 <_printf_float+0x2f4>
 8007c02:	e6a0      	b.n	8007946 <_printf_float+0xb6>
 8007c04:	2301      	movs	r3, #1
 8007c06:	4631      	mov	r1, r6
 8007c08:	4628      	mov	r0, r5
 8007c0a:	920b      	str	r2, [sp, #44]	; 0x2c
 8007c0c:	47b8      	blx	r7
 8007c0e:	3001      	adds	r0, #1
 8007c10:	f43f ae99 	beq.w	8007946 <_printf_float+0xb6>
 8007c14:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007c16:	f10b 0b01 	add.w	fp, fp, #1
 8007c1a:	e7b9      	b.n	8007b90 <_printf_float+0x300>
 8007c1c:	4631      	mov	r1, r6
 8007c1e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007c22:	4628      	mov	r0, r5
 8007c24:	47b8      	blx	r7
 8007c26:	3001      	adds	r0, #1
 8007c28:	d1bf      	bne.n	8007baa <_printf_float+0x31a>
 8007c2a:	e68c      	b.n	8007946 <_printf_float+0xb6>
 8007c2c:	464b      	mov	r3, r9
 8007c2e:	4631      	mov	r1, r6
 8007c30:	4628      	mov	r0, r5
 8007c32:	eb08 020a 	add.w	r2, r8, sl
 8007c36:	47b8      	blx	r7
 8007c38:	3001      	adds	r0, #1
 8007c3a:	d1c2      	bne.n	8007bc2 <_printf_float+0x332>
 8007c3c:	e683      	b.n	8007946 <_printf_float+0xb6>
 8007c3e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007c40:	2a01      	cmp	r2, #1
 8007c42:	dc01      	bgt.n	8007c48 <_printf_float+0x3b8>
 8007c44:	07db      	lsls	r3, r3, #31
 8007c46:	d537      	bpl.n	8007cb8 <_printf_float+0x428>
 8007c48:	2301      	movs	r3, #1
 8007c4a:	4642      	mov	r2, r8
 8007c4c:	4631      	mov	r1, r6
 8007c4e:	4628      	mov	r0, r5
 8007c50:	47b8      	blx	r7
 8007c52:	3001      	adds	r0, #1
 8007c54:	f43f ae77 	beq.w	8007946 <_printf_float+0xb6>
 8007c58:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007c5c:	4631      	mov	r1, r6
 8007c5e:	4628      	mov	r0, r5
 8007c60:	47b8      	blx	r7
 8007c62:	3001      	adds	r0, #1
 8007c64:	f43f ae6f 	beq.w	8007946 <_printf_float+0xb6>
 8007c68:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	2300      	movs	r3, #0
 8007c70:	f7f8 fe9a 	bl	80009a8 <__aeabi_dcmpeq>
 8007c74:	b9d8      	cbnz	r0, 8007cae <_printf_float+0x41e>
 8007c76:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c78:	f108 0201 	add.w	r2, r8, #1
 8007c7c:	3b01      	subs	r3, #1
 8007c7e:	4631      	mov	r1, r6
 8007c80:	4628      	mov	r0, r5
 8007c82:	47b8      	blx	r7
 8007c84:	3001      	adds	r0, #1
 8007c86:	d10e      	bne.n	8007ca6 <_printf_float+0x416>
 8007c88:	e65d      	b.n	8007946 <_printf_float+0xb6>
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	464a      	mov	r2, r9
 8007c8e:	4631      	mov	r1, r6
 8007c90:	4628      	mov	r0, r5
 8007c92:	47b8      	blx	r7
 8007c94:	3001      	adds	r0, #1
 8007c96:	f43f ae56 	beq.w	8007946 <_printf_float+0xb6>
 8007c9a:	f108 0801 	add.w	r8, r8, #1
 8007c9e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ca0:	3b01      	subs	r3, #1
 8007ca2:	4543      	cmp	r3, r8
 8007ca4:	dcf1      	bgt.n	8007c8a <_printf_float+0x3fa>
 8007ca6:	4653      	mov	r3, sl
 8007ca8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007cac:	e6e0      	b.n	8007a70 <_printf_float+0x1e0>
 8007cae:	f04f 0800 	mov.w	r8, #0
 8007cb2:	f104 091a 	add.w	r9, r4, #26
 8007cb6:	e7f2      	b.n	8007c9e <_printf_float+0x40e>
 8007cb8:	2301      	movs	r3, #1
 8007cba:	4642      	mov	r2, r8
 8007cbc:	e7df      	b.n	8007c7e <_printf_float+0x3ee>
 8007cbe:	2301      	movs	r3, #1
 8007cc0:	464a      	mov	r2, r9
 8007cc2:	4631      	mov	r1, r6
 8007cc4:	4628      	mov	r0, r5
 8007cc6:	47b8      	blx	r7
 8007cc8:	3001      	adds	r0, #1
 8007cca:	f43f ae3c 	beq.w	8007946 <_printf_float+0xb6>
 8007cce:	f108 0801 	add.w	r8, r8, #1
 8007cd2:	68e3      	ldr	r3, [r4, #12]
 8007cd4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007cd6:	1a5b      	subs	r3, r3, r1
 8007cd8:	4543      	cmp	r3, r8
 8007cda:	dcf0      	bgt.n	8007cbe <_printf_float+0x42e>
 8007cdc:	e6fd      	b.n	8007ada <_printf_float+0x24a>
 8007cde:	f04f 0800 	mov.w	r8, #0
 8007ce2:	f104 0919 	add.w	r9, r4, #25
 8007ce6:	e7f4      	b.n	8007cd2 <_printf_float+0x442>

08007ce8 <_printf_common>:
 8007ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cec:	4616      	mov	r6, r2
 8007cee:	4699      	mov	r9, r3
 8007cf0:	688a      	ldr	r2, [r1, #8]
 8007cf2:	690b      	ldr	r3, [r1, #16]
 8007cf4:	4607      	mov	r7, r0
 8007cf6:	4293      	cmp	r3, r2
 8007cf8:	bfb8      	it	lt
 8007cfa:	4613      	movlt	r3, r2
 8007cfc:	6033      	str	r3, [r6, #0]
 8007cfe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007d02:	460c      	mov	r4, r1
 8007d04:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007d08:	b10a      	cbz	r2, 8007d0e <_printf_common+0x26>
 8007d0a:	3301      	adds	r3, #1
 8007d0c:	6033      	str	r3, [r6, #0]
 8007d0e:	6823      	ldr	r3, [r4, #0]
 8007d10:	0699      	lsls	r1, r3, #26
 8007d12:	bf42      	ittt	mi
 8007d14:	6833      	ldrmi	r3, [r6, #0]
 8007d16:	3302      	addmi	r3, #2
 8007d18:	6033      	strmi	r3, [r6, #0]
 8007d1a:	6825      	ldr	r5, [r4, #0]
 8007d1c:	f015 0506 	ands.w	r5, r5, #6
 8007d20:	d106      	bne.n	8007d30 <_printf_common+0x48>
 8007d22:	f104 0a19 	add.w	sl, r4, #25
 8007d26:	68e3      	ldr	r3, [r4, #12]
 8007d28:	6832      	ldr	r2, [r6, #0]
 8007d2a:	1a9b      	subs	r3, r3, r2
 8007d2c:	42ab      	cmp	r3, r5
 8007d2e:	dc28      	bgt.n	8007d82 <_printf_common+0x9a>
 8007d30:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007d34:	1e13      	subs	r3, r2, #0
 8007d36:	6822      	ldr	r2, [r4, #0]
 8007d38:	bf18      	it	ne
 8007d3a:	2301      	movne	r3, #1
 8007d3c:	0692      	lsls	r2, r2, #26
 8007d3e:	d42d      	bmi.n	8007d9c <_printf_common+0xb4>
 8007d40:	4649      	mov	r1, r9
 8007d42:	4638      	mov	r0, r7
 8007d44:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007d48:	47c0      	blx	r8
 8007d4a:	3001      	adds	r0, #1
 8007d4c:	d020      	beq.n	8007d90 <_printf_common+0xa8>
 8007d4e:	6823      	ldr	r3, [r4, #0]
 8007d50:	68e5      	ldr	r5, [r4, #12]
 8007d52:	f003 0306 	and.w	r3, r3, #6
 8007d56:	2b04      	cmp	r3, #4
 8007d58:	bf18      	it	ne
 8007d5a:	2500      	movne	r5, #0
 8007d5c:	6832      	ldr	r2, [r6, #0]
 8007d5e:	f04f 0600 	mov.w	r6, #0
 8007d62:	68a3      	ldr	r3, [r4, #8]
 8007d64:	bf08      	it	eq
 8007d66:	1aad      	subeq	r5, r5, r2
 8007d68:	6922      	ldr	r2, [r4, #16]
 8007d6a:	bf08      	it	eq
 8007d6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007d70:	4293      	cmp	r3, r2
 8007d72:	bfc4      	itt	gt
 8007d74:	1a9b      	subgt	r3, r3, r2
 8007d76:	18ed      	addgt	r5, r5, r3
 8007d78:	341a      	adds	r4, #26
 8007d7a:	42b5      	cmp	r5, r6
 8007d7c:	d11a      	bne.n	8007db4 <_printf_common+0xcc>
 8007d7e:	2000      	movs	r0, #0
 8007d80:	e008      	b.n	8007d94 <_printf_common+0xac>
 8007d82:	2301      	movs	r3, #1
 8007d84:	4652      	mov	r2, sl
 8007d86:	4649      	mov	r1, r9
 8007d88:	4638      	mov	r0, r7
 8007d8a:	47c0      	blx	r8
 8007d8c:	3001      	adds	r0, #1
 8007d8e:	d103      	bne.n	8007d98 <_printf_common+0xb0>
 8007d90:	f04f 30ff 	mov.w	r0, #4294967295
 8007d94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d98:	3501      	adds	r5, #1
 8007d9a:	e7c4      	b.n	8007d26 <_printf_common+0x3e>
 8007d9c:	2030      	movs	r0, #48	; 0x30
 8007d9e:	18e1      	adds	r1, r4, r3
 8007da0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007da4:	1c5a      	adds	r2, r3, #1
 8007da6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007daa:	4422      	add	r2, r4
 8007dac:	3302      	adds	r3, #2
 8007dae:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007db2:	e7c5      	b.n	8007d40 <_printf_common+0x58>
 8007db4:	2301      	movs	r3, #1
 8007db6:	4622      	mov	r2, r4
 8007db8:	4649      	mov	r1, r9
 8007dba:	4638      	mov	r0, r7
 8007dbc:	47c0      	blx	r8
 8007dbe:	3001      	adds	r0, #1
 8007dc0:	d0e6      	beq.n	8007d90 <_printf_common+0xa8>
 8007dc2:	3601      	adds	r6, #1
 8007dc4:	e7d9      	b.n	8007d7a <_printf_common+0x92>
	...

08007dc8 <_printf_i>:
 8007dc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007dcc:	7e0f      	ldrb	r7, [r1, #24]
 8007dce:	4691      	mov	r9, r2
 8007dd0:	2f78      	cmp	r7, #120	; 0x78
 8007dd2:	4680      	mov	r8, r0
 8007dd4:	460c      	mov	r4, r1
 8007dd6:	469a      	mov	sl, r3
 8007dd8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007dda:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007dde:	d807      	bhi.n	8007df0 <_printf_i+0x28>
 8007de0:	2f62      	cmp	r7, #98	; 0x62
 8007de2:	d80a      	bhi.n	8007dfa <_printf_i+0x32>
 8007de4:	2f00      	cmp	r7, #0
 8007de6:	f000 80d9 	beq.w	8007f9c <_printf_i+0x1d4>
 8007dea:	2f58      	cmp	r7, #88	; 0x58
 8007dec:	f000 80a4 	beq.w	8007f38 <_printf_i+0x170>
 8007df0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007df4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007df8:	e03a      	b.n	8007e70 <_printf_i+0xa8>
 8007dfa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007dfe:	2b15      	cmp	r3, #21
 8007e00:	d8f6      	bhi.n	8007df0 <_printf_i+0x28>
 8007e02:	a101      	add	r1, pc, #4	; (adr r1, 8007e08 <_printf_i+0x40>)
 8007e04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007e08:	08007e61 	.word	0x08007e61
 8007e0c:	08007e75 	.word	0x08007e75
 8007e10:	08007df1 	.word	0x08007df1
 8007e14:	08007df1 	.word	0x08007df1
 8007e18:	08007df1 	.word	0x08007df1
 8007e1c:	08007df1 	.word	0x08007df1
 8007e20:	08007e75 	.word	0x08007e75
 8007e24:	08007df1 	.word	0x08007df1
 8007e28:	08007df1 	.word	0x08007df1
 8007e2c:	08007df1 	.word	0x08007df1
 8007e30:	08007df1 	.word	0x08007df1
 8007e34:	08007f83 	.word	0x08007f83
 8007e38:	08007ea5 	.word	0x08007ea5
 8007e3c:	08007f65 	.word	0x08007f65
 8007e40:	08007df1 	.word	0x08007df1
 8007e44:	08007df1 	.word	0x08007df1
 8007e48:	08007fa5 	.word	0x08007fa5
 8007e4c:	08007df1 	.word	0x08007df1
 8007e50:	08007ea5 	.word	0x08007ea5
 8007e54:	08007df1 	.word	0x08007df1
 8007e58:	08007df1 	.word	0x08007df1
 8007e5c:	08007f6d 	.word	0x08007f6d
 8007e60:	682b      	ldr	r3, [r5, #0]
 8007e62:	1d1a      	adds	r2, r3, #4
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	602a      	str	r2, [r5, #0]
 8007e68:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007e6c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007e70:	2301      	movs	r3, #1
 8007e72:	e0a4      	b.n	8007fbe <_printf_i+0x1f6>
 8007e74:	6820      	ldr	r0, [r4, #0]
 8007e76:	6829      	ldr	r1, [r5, #0]
 8007e78:	0606      	lsls	r6, r0, #24
 8007e7a:	f101 0304 	add.w	r3, r1, #4
 8007e7e:	d50a      	bpl.n	8007e96 <_printf_i+0xce>
 8007e80:	680e      	ldr	r6, [r1, #0]
 8007e82:	602b      	str	r3, [r5, #0]
 8007e84:	2e00      	cmp	r6, #0
 8007e86:	da03      	bge.n	8007e90 <_printf_i+0xc8>
 8007e88:	232d      	movs	r3, #45	; 0x2d
 8007e8a:	4276      	negs	r6, r6
 8007e8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e90:	230a      	movs	r3, #10
 8007e92:	485e      	ldr	r0, [pc, #376]	; (800800c <_printf_i+0x244>)
 8007e94:	e019      	b.n	8007eca <_printf_i+0x102>
 8007e96:	680e      	ldr	r6, [r1, #0]
 8007e98:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007e9c:	602b      	str	r3, [r5, #0]
 8007e9e:	bf18      	it	ne
 8007ea0:	b236      	sxthne	r6, r6
 8007ea2:	e7ef      	b.n	8007e84 <_printf_i+0xbc>
 8007ea4:	682b      	ldr	r3, [r5, #0]
 8007ea6:	6820      	ldr	r0, [r4, #0]
 8007ea8:	1d19      	adds	r1, r3, #4
 8007eaa:	6029      	str	r1, [r5, #0]
 8007eac:	0601      	lsls	r1, r0, #24
 8007eae:	d501      	bpl.n	8007eb4 <_printf_i+0xec>
 8007eb0:	681e      	ldr	r6, [r3, #0]
 8007eb2:	e002      	b.n	8007eba <_printf_i+0xf2>
 8007eb4:	0646      	lsls	r6, r0, #25
 8007eb6:	d5fb      	bpl.n	8007eb0 <_printf_i+0xe8>
 8007eb8:	881e      	ldrh	r6, [r3, #0]
 8007eba:	2f6f      	cmp	r7, #111	; 0x6f
 8007ebc:	bf0c      	ite	eq
 8007ebe:	2308      	moveq	r3, #8
 8007ec0:	230a      	movne	r3, #10
 8007ec2:	4852      	ldr	r0, [pc, #328]	; (800800c <_printf_i+0x244>)
 8007ec4:	2100      	movs	r1, #0
 8007ec6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007eca:	6865      	ldr	r5, [r4, #4]
 8007ecc:	2d00      	cmp	r5, #0
 8007ece:	bfa8      	it	ge
 8007ed0:	6821      	ldrge	r1, [r4, #0]
 8007ed2:	60a5      	str	r5, [r4, #8]
 8007ed4:	bfa4      	itt	ge
 8007ed6:	f021 0104 	bicge.w	r1, r1, #4
 8007eda:	6021      	strge	r1, [r4, #0]
 8007edc:	b90e      	cbnz	r6, 8007ee2 <_printf_i+0x11a>
 8007ede:	2d00      	cmp	r5, #0
 8007ee0:	d04d      	beq.n	8007f7e <_printf_i+0x1b6>
 8007ee2:	4615      	mov	r5, r2
 8007ee4:	fbb6 f1f3 	udiv	r1, r6, r3
 8007ee8:	fb03 6711 	mls	r7, r3, r1, r6
 8007eec:	5dc7      	ldrb	r7, [r0, r7]
 8007eee:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007ef2:	4637      	mov	r7, r6
 8007ef4:	42bb      	cmp	r3, r7
 8007ef6:	460e      	mov	r6, r1
 8007ef8:	d9f4      	bls.n	8007ee4 <_printf_i+0x11c>
 8007efa:	2b08      	cmp	r3, #8
 8007efc:	d10b      	bne.n	8007f16 <_printf_i+0x14e>
 8007efe:	6823      	ldr	r3, [r4, #0]
 8007f00:	07de      	lsls	r6, r3, #31
 8007f02:	d508      	bpl.n	8007f16 <_printf_i+0x14e>
 8007f04:	6923      	ldr	r3, [r4, #16]
 8007f06:	6861      	ldr	r1, [r4, #4]
 8007f08:	4299      	cmp	r1, r3
 8007f0a:	bfde      	ittt	le
 8007f0c:	2330      	movle	r3, #48	; 0x30
 8007f0e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007f12:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007f16:	1b52      	subs	r2, r2, r5
 8007f18:	6122      	str	r2, [r4, #16]
 8007f1a:	464b      	mov	r3, r9
 8007f1c:	4621      	mov	r1, r4
 8007f1e:	4640      	mov	r0, r8
 8007f20:	f8cd a000 	str.w	sl, [sp]
 8007f24:	aa03      	add	r2, sp, #12
 8007f26:	f7ff fedf 	bl	8007ce8 <_printf_common>
 8007f2a:	3001      	adds	r0, #1
 8007f2c:	d14c      	bne.n	8007fc8 <_printf_i+0x200>
 8007f2e:	f04f 30ff 	mov.w	r0, #4294967295
 8007f32:	b004      	add	sp, #16
 8007f34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f38:	4834      	ldr	r0, [pc, #208]	; (800800c <_printf_i+0x244>)
 8007f3a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007f3e:	6829      	ldr	r1, [r5, #0]
 8007f40:	6823      	ldr	r3, [r4, #0]
 8007f42:	f851 6b04 	ldr.w	r6, [r1], #4
 8007f46:	6029      	str	r1, [r5, #0]
 8007f48:	061d      	lsls	r5, r3, #24
 8007f4a:	d514      	bpl.n	8007f76 <_printf_i+0x1ae>
 8007f4c:	07df      	lsls	r7, r3, #31
 8007f4e:	bf44      	itt	mi
 8007f50:	f043 0320 	orrmi.w	r3, r3, #32
 8007f54:	6023      	strmi	r3, [r4, #0]
 8007f56:	b91e      	cbnz	r6, 8007f60 <_printf_i+0x198>
 8007f58:	6823      	ldr	r3, [r4, #0]
 8007f5a:	f023 0320 	bic.w	r3, r3, #32
 8007f5e:	6023      	str	r3, [r4, #0]
 8007f60:	2310      	movs	r3, #16
 8007f62:	e7af      	b.n	8007ec4 <_printf_i+0xfc>
 8007f64:	6823      	ldr	r3, [r4, #0]
 8007f66:	f043 0320 	orr.w	r3, r3, #32
 8007f6a:	6023      	str	r3, [r4, #0]
 8007f6c:	2378      	movs	r3, #120	; 0x78
 8007f6e:	4828      	ldr	r0, [pc, #160]	; (8008010 <_printf_i+0x248>)
 8007f70:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007f74:	e7e3      	b.n	8007f3e <_printf_i+0x176>
 8007f76:	0659      	lsls	r1, r3, #25
 8007f78:	bf48      	it	mi
 8007f7a:	b2b6      	uxthmi	r6, r6
 8007f7c:	e7e6      	b.n	8007f4c <_printf_i+0x184>
 8007f7e:	4615      	mov	r5, r2
 8007f80:	e7bb      	b.n	8007efa <_printf_i+0x132>
 8007f82:	682b      	ldr	r3, [r5, #0]
 8007f84:	6826      	ldr	r6, [r4, #0]
 8007f86:	1d18      	adds	r0, r3, #4
 8007f88:	6961      	ldr	r1, [r4, #20]
 8007f8a:	6028      	str	r0, [r5, #0]
 8007f8c:	0635      	lsls	r5, r6, #24
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	d501      	bpl.n	8007f96 <_printf_i+0x1ce>
 8007f92:	6019      	str	r1, [r3, #0]
 8007f94:	e002      	b.n	8007f9c <_printf_i+0x1d4>
 8007f96:	0670      	lsls	r0, r6, #25
 8007f98:	d5fb      	bpl.n	8007f92 <_printf_i+0x1ca>
 8007f9a:	8019      	strh	r1, [r3, #0]
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	4615      	mov	r5, r2
 8007fa0:	6123      	str	r3, [r4, #16]
 8007fa2:	e7ba      	b.n	8007f1a <_printf_i+0x152>
 8007fa4:	682b      	ldr	r3, [r5, #0]
 8007fa6:	2100      	movs	r1, #0
 8007fa8:	1d1a      	adds	r2, r3, #4
 8007faa:	602a      	str	r2, [r5, #0]
 8007fac:	681d      	ldr	r5, [r3, #0]
 8007fae:	6862      	ldr	r2, [r4, #4]
 8007fb0:	4628      	mov	r0, r5
 8007fb2:	f002 fe5d 	bl	800ac70 <memchr>
 8007fb6:	b108      	cbz	r0, 8007fbc <_printf_i+0x1f4>
 8007fb8:	1b40      	subs	r0, r0, r5
 8007fba:	6060      	str	r0, [r4, #4]
 8007fbc:	6863      	ldr	r3, [r4, #4]
 8007fbe:	6123      	str	r3, [r4, #16]
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007fc6:	e7a8      	b.n	8007f1a <_printf_i+0x152>
 8007fc8:	462a      	mov	r2, r5
 8007fca:	4649      	mov	r1, r9
 8007fcc:	4640      	mov	r0, r8
 8007fce:	6923      	ldr	r3, [r4, #16]
 8007fd0:	47d0      	blx	sl
 8007fd2:	3001      	adds	r0, #1
 8007fd4:	d0ab      	beq.n	8007f2e <_printf_i+0x166>
 8007fd6:	6823      	ldr	r3, [r4, #0]
 8007fd8:	079b      	lsls	r3, r3, #30
 8007fda:	d413      	bmi.n	8008004 <_printf_i+0x23c>
 8007fdc:	68e0      	ldr	r0, [r4, #12]
 8007fde:	9b03      	ldr	r3, [sp, #12]
 8007fe0:	4298      	cmp	r0, r3
 8007fe2:	bfb8      	it	lt
 8007fe4:	4618      	movlt	r0, r3
 8007fe6:	e7a4      	b.n	8007f32 <_printf_i+0x16a>
 8007fe8:	2301      	movs	r3, #1
 8007fea:	4632      	mov	r2, r6
 8007fec:	4649      	mov	r1, r9
 8007fee:	4640      	mov	r0, r8
 8007ff0:	47d0      	blx	sl
 8007ff2:	3001      	adds	r0, #1
 8007ff4:	d09b      	beq.n	8007f2e <_printf_i+0x166>
 8007ff6:	3501      	adds	r5, #1
 8007ff8:	68e3      	ldr	r3, [r4, #12]
 8007ffa:	9903      	ldr	r1, [sp, #12]
 8007ffc:	1a5b      	subs	r3, r3, r1
 8007ffe:	42ab      	cmp	r3, r5
 8008000:	dcf2      	bgt.n	8007fe8 <_printf_i+0x220>
 8008002:	e7eb      	b.n	8007fdc <_printf_i+0x214>
 8008004:	2500      	movs	r5, #0
 8008006:	f104 0619 	add.w	r6, r4, #25
 800800a:	e7f5      	b.n	8007ff8 <_printf_i+0x230>
 800800c:	0800c212 	.word	0x0800c212
 8008010:	0800c223 	.word	0x0800c223

08008014 <_scanf_float>:
 8008014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008018:	b087      	sub	sp, #28
 800801a:	9303      	str	r3, [sp, #12]
 800801c:	688b      	ldr	r3, [r1, #8]
 800801e:	4617      	mov	r7, r2
 8008020:	1e5a      	subs	r2, r3, #1
 8008022:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008026:	bf85      	ittet	hi
 8008028:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800802c:	195b      	addhi	r3, r3, r5
 800802e:	2300      	movls	r3, #0
 8008030:	9302      	strhi	r3, [sp, #8]
 8008032:	bf88      	it	hi
 8008034:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008038:	468b      	mov	fp, r1
 800803a:	f04f 0500 	mov.w	r5, #0
 800803e:	bf8c      	ite	hi
 8008040:	608b      	strhi	r3, [r1, #8]
 8008042:	9302      	strls	r3, [sp, #8]
 8008044:	680b      	ldr	r3, [r1, #0]
 8008046:	4680      	mov	r8, r0
 8008048:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800804c:	f84b 3b1c 	str.w	r3, [fp], #28
 8008050:	460c      	mov	r4, r1
 8008052:	465e      	mov	r6, fp
 8008054:	46aa      	mov	sl, r5
 8008056:	46a9      	mov	r9, r5
 8008058:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800805c:	9501      	str	r5, [sp, #4]
 800805e:	68a2      	ldr	r2, [r4, #8]
 8008060:	b152      	cbz	r2, 8008078 <_scanf_float+0x64>
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	781b      	ldrb	r3, [r3, #0]
 8008066:	2b4e      	cmp	r3, #78	; 0x4e
 8008068:	d864      	bhi.n	8008134 <_scanf_float+0x120>
 800806a:	2b40      	cmp	r3, #64	; 0x40
 800806c:	d83c      	bhi.n	80080e8 <_scanf_float+0xd4>
 800806e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8008072:	b2c8      	uxtb	r0, r1
 8008074:	280e      	cmp	r0, #14
 8008076:	d93a      	bls.n	80080ee <_scanf_float+0xda>
 8008078:	f1b9 0f00 	cmp.w	r9, #0
 800807c:	d003      	beq.n	8008086 <_scanf_float+0x72>
 800807e:	6823      	ldr	r3, [r4, #0]
 8008080:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008084:	6023      	str	r3, [r4, #0]
 8008086:	f10a 3aff 	add.w	sl, sl, #4294967295
 800808a:	f1ba 0f01 	cmp.w	sl, #1
 800808e:	f200 8113 	bhi.w	80082b8 <_scanf_float+0x2a4>
 8008092:	455e      	cmp	r6, fp
 8008094:	f200 8105 	bhi.w	80082a2 <_scanf_float+0x28e>
 8008098:	2501      	movs	r5, #1
 800809a:	4628      	mov	r0, r5
 800809c:	b007      	add	sp, #28
 800809e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080a2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80080a6:	2a0d      	cmp	r2, #13
 80080a8:	d8e6      	bhi.n	8008078 <_scanf_float+0x64>
 80080aa:	a101      	add	r1, pc, #4	; (adr r1, 80080b0 <_scanf_float+0x9c>)
 80080ac:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80080b0:	080081ef 	.word	0x080081ef
 80080b4:	08008079 	.word	0x08008079
 80080b8:	08008079 	.word	0x08008079
 80080bc:	08008079 	.word	0x08008079
 80080c0:	0800824f 	.word	0x0800824f
 80080c4:	08008227 	.word	0x08008227
 80080c8:	08008079 	.word	0x08008079
 80080cc:	08008079 	.word	0x08008079
 80080d0:	080081fd 	.word	0x080081fd
 80080d4:	08008079 	.word	0x08008079
 80080d8:	08008079 	.word	0x08008079
 80080dc:	08008079 	.word	0x08008079
 80080e0:	08008079 	.word	0x08008079
 80080e4:	080081b5 	.word	0x080081b5
 80080e8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80080ec:	e7db      	b.n	80080a6 <_scanf_float+0x92>
 80080ee:	290e      	cmp	r1, #14
 80080f0:	d8c2      	bhi.n	8008078 <_scanf_float+0x64>
 80080f2:	a001      	add	r0, pc, #4	; (adr r0, 80080f8 <_scanf_float+0xe4>)
 80080f4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80080f8:	080081a7 	.word	0x080081a7
 80080fc:	08008079 	.word	0x08008079
 8008100:	080081a7 	.word	0x080081a7
 8008104:	0800823b 	.word	0x0800823b
 8008108:	08008079 	.word	0x08008079
 800810c:	08008155 	.word	0x08008155
 8008110:	08008191 	.word	0x08008191
 8008114:	08008191 	.word	0x08008191
 8008118:	08008191 	.word	0x08008191
 800811c:	08008191 	.word	0x08008191
 8008120:	08008191 	.word	0x08008191
 8008124:	08008191 	.word	0x08008191
 8008128:	08008191 	.word	0x08008191
 800812c:	08008191 	.word	0x08008191
 8008130:	08008191 	.word	0x08008191
 8008134:	2b6e      	cmp	r3, #110	; 0x6e
 8008136:	d809      	bhi.n	800814c <_scanf_float+0x138>
 8008138:	2b60      	cmp	r3, #96	; 0x60
 800813a:	d8b2      	bhi.n	80080a2 <_scanf_float+0x8e>
 800813c:	2b54      	cmp	r3, #84	; 0x54
 800813e:	d077      	beq.n	8008230 <_scanf_float+0x21c>
 8008140:	2b59      	cmp	r3, #89	; 0x59
 8008142:	d199      	bne.n	8008078 <_scanf_float+0x64>
 8008144:	2d07      	cmp	r5, #7
 8008146:	d197      	bne.n	8008078 <_scanf_float+0x64>
 8008148:	2508      	movs	r5, #8
 800814a:	e029      	b.n	80081a0 <_scanf_float+0x18c>
 800814c:	2b74      	cmp	r3, #116	; 0x74
 800814e:	d06f      	beq.n	8008230 <_scanf_float+0x21c>
 8008150:	2b79      	cmp	r3, #121	; 0x79
 8008152:	e7f6      	b.n	8008142 <_scanf_float+0x12e>
 8008154:	6821      	ldr	r1, [r4, #0]
 8008156:	05c8      	lsls	r0, r1, #23
 8008158:	d51a      	bpl.n	8008190 <_scanf_float+0x17c>
 800815a:	9b02      	ldr	r3, [sp, #8]
 800815c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008160:	6021      	str	r1, [r4, #0]
 8008162:	f109 0901 	add.w	r9, r9, #1
 8008166:	b11b      	cbz	r3, 8008170 <_scanf_float+0x15c>
 8008168:	3b01      	subs	r3, #1
 800816a:	3201      	adds	r2, #1
 800816c:	9302      	str	r3, [sp, #8]
 800816e:	60a2      	str	r2, [r4, #8]
 8008170:	68a3      	ldr	r3, [r4, #8]
 8008172:	3b01      	subs	r3, #1
 8008174:	60a3      	str	r3, [r4, #8]
 8008176:	6923      	ldr	r3, [r4, #16]
 8008178:	3301      	adds	r3, #1
 800817a:	6123      	str	r3, [r4, #16]
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	3b01      	subs	r3, #1
 8008180:	2b00      	cmp	r3, #0
 8008182:	607b      	str	r3, [r7, #4]
 8008184:	f340 8084 	ble.w	8008290 <_scanf_float+0x27c>
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	3301      	adds	r3, #1
 800818c:	603b      	str	r3, [r7, #0]
 800818e:	e766      	b.n	800805e <_scanf_float+0x4a>
 8008190:	eb1a 0f05 	cmn.w	sl, r5
 8008194:	f47f af70 	bne.w	8008078 <_scanf_float+0x64>
 8008198:	6822      	ldr	r2, [r4, #0]
 800819a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800819e:	6022      	str	r2, [r4, #0]
 80081a0:	f806 3b01 	strb.w	r3, [r6], #1
 80081a4:	e7e4      	b.n	8008170 <_scanf_float+0x15c>
 80081a6:	6822      	ldr	r2, [r4, #0]
 80081a8:	0610      	lsls	r0, r2, #24
 80081aa:	f57f af65 	bpl.w	8008078 <_scanf_float+0x64>
 80081ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80081b2:	e7f4      	b.n	800819e <_scanf_float+0x18a>
 80081b4:	f1ba 0f00 	cmp.w	sl, #0
 80081b8:	d10e      	bne.n	80081d8 <_scanf_float+0x1c4>
 80081ba:	f1b9 0f00 	cmp.w	r9, #0
 80081be:	d10e      	bne.n	80081de <_scanf_float+0x1ca>
 80081c0:	6822      	ldr	r2, [r4, #0]
 80081c2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80081c6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80081ca:	d108      	bne.n	80081de <_scanf_float+0x1ca>
 80081cc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80081d0:	f04f 0a01 	mov.w	sl, #1
 80081d4:	6022      	str	r2, [r4, #0]
 80081d6:	e7e3      	b.n	80081a0 <_scanf_float+0x18c>
 80081d8:	f1ba 0f02 	cmp.w	sl, #2
 80081dc:	d055      	beq.n	800828a <_scanf_float+0x276>
 80081de:	2d01      	cmp	r5, #1
 80081e0:	d002      	beq.n	80081e8 <_scanf_float+0x1d4>
 80081e2:	2d04      	cmp	r5, #4
 80081e4:	f47f af48 	bne.w	8008078 <_scanf_float+0x64>
 80081e8:	3501      	adds	r5, #1
 80081ea:	b2ed      	uxtb	r5, r5
 80081ec:	e7d8      	b.n	80081a0 <_scanf_float+0x18c>
 80081ee:	f1ba 0f01 	cmp.w	sl, #1
 80081f2:	f47f af41 	bne.w	8008078 <_scanf_float+0x64>
 80081f6:	f04f 0a02 	mov.w	sl, #2
 80081fa:	e7d1      	b.n	80081a0 <_scanf_float+0x18c>
 80081fc:	b97d      	cbnz	r5, 800821e <_scanf_float+0x20a>
 80081fe:	f1b9 0f00 	cmp.w	r9, #0
 8008202:	f47f af3c 	bne.w	800807e <_scanf_float+0x6a>
 8008206:	6822      	ldr	r2, [r4, #0]
 8008208:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800820c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008210:	f47f af39 	bne.w	8008086 <_scanf_float+0x72>
 8008214:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008218:	2501      	movs	r5, #1
 800821a:	6022      	str	r2, [r4, #0]
 800821c:	e7c0      	b.n	80081a0 <_scanf_float+0x18c>
 800821e:	2d03      	cmp	r5, #3
 8008220:	d0e2      	beq.n	80081e8 <_scanf_float+0x1d4>
 8008222:	2d05      	cmp	r5, #5
 8008224:	e7de      	b.n	80081e4 <_scanf_float+0x1d0>
 8008226:	2d02      	cmp	r5, #2
 8008228:	f47f af26 	bne.w	8008078 <_scanf_float+0x64>
 800822c:	2503      	movs	r5, #3
 800822e:	e7b7      	b.n	80081a0 <_scanf_float+0x18c>
 8008230:	2d06      	cmp	r5, #6
 8008232:	f47f af21 	bne.w	8008078 <_scanf_float+0x64>
 8008236:	2507      	movs	r5, #7
 8008238:	e7b2      	b.n	80081a0 <_scanf_float+0x18c>
 800823a:	6822      	ldr	r2, [r4, #0]
 800823c:	0591      	lsls	r1, r2, #22
 800823e:	f57f af1b 	bpl.w	8008078 <_scanf_float+0x64>
 8008242:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008246:	6022      	str	r2, [r4, #0]
 8008248:	f8cd 9004 	str.w	r9, [sp, #4]
 800824c:	e7a8      	b.n	80081a0 <_scanf_float+0x18c>
 800824e:	6822      	ldr	r2, [r4, #0]
 8008250:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008254:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008258:	d006      	beq.n	8008268 <_scanf_float+0x254>
 800825a:	0550      	lsls	r0, r2, #21
 800825c:	f57f af0c 	bpl.w	8008078 <_scanf_float+0x64>
 8008260:	f1b9 0f00 	cmp.w	r9, #0
 8008264:	f43f af0f 	beq.w	8008086 <_scanf_float+0x72>
 8008268:	0591      	lsls	r1, r2, #22
 800826a:	bf58      	it	pl
 800826c:	9901      	ldrpl	r1, [sp, #4]
 800826e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008272:	bf58      	it	pl
 8008274:	eba9 0101 	subpl.w	r1, r9, r1
 8008278:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800827c:	f04f 0900 	mov.w	r9, #0
 8008280:	bf58      	it	pl
 8008282:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008286:	6022      	str	r2, [r4, #0]
 8008288:	e78a      	b.n	80081a0 <_scanf_float+0x18c>
 800828a:	f04f 0a03 	mov.w	sl, #3
 800828e:	e787      	b.n	80081a0 <_scanf_float+0x18c>
 8008290:	4639      	mov	r1, r7
 8008292:	4640      	mov	r0, r8
 8008294:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008298:	4798      	blx	r3
 800829a:	2800      	cmp	r0, #0
 800829c:	f43f aedf 	beq.w	800805e <_scanf_float+0x4a>
 80082a0:	e6ea      	b.n	8008078 <_scanf_float+0x64>
 80082a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80082a6:	463a      	mov	r2, r7
 80082a8:	4640      	mov	r0, r8
 80082aa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80082ae:	4798      	blx	r3
 80082b0:	6923      	ldr	r3, [r4, #16]
 80082b2:	3b01      	subs	r3, #1
 80082b4:	6123      	str	r3, [r4, #16]
 80082b6:	e6ec      	b.n	8008092 <_scanf_float+0x7e>
 80082b8:	1e6b      	subs	r3, r5, #1
 80082ba:	2b06      	cmp	r3, #6
 80082bc:	d825      	bhi.n	800830a <_scanf_float+0x2f6>
 80082be:	2d02      	cmp	r5, #2
 80082c0:	d836      	bhi.n	8008330 <_scanf_float+0x31c>
 80082c2:	455e      	cmp	r6, fp
 80082c4:	f67f aee8 	bls.w	8008098 <_scanf_float+0x84>
 80082c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80082cc:	463a      	mov	r2, r7
 80082ce:	4640      	mov	r0, r8
 80082d0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80082d4:	4798      	blx	r3
 80082d6:	6923      	ldr	r3, [r4, #16]
 80082d8:	3b01      	subs	r3, #1
 80082da:	6123      	str	r3, [r4, #16]
 80082dc:	e7f1      	b.n	80082c2 <_scanf_float+0x2ae>
 80082de:	9802      	ldr	r0, [sp, #8]
 80082e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80082e4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80082e8:	463a      	mov	r2, r7
 80082ea:	9002      	str	r0, [sp, #8]
 80082ec:	4640      	mov	r0, r8
 80082ee:	4798      	blx	r3
 80082f0:	6923      	ldr	r3, [r4, #16]
 80082f2:	3b01      	subs	r3, #1
 80082f4:	6123      	str	r3, [r4, #16]
 80082f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80082fa:	fa5f fa8a 	uxtb.w	sl, sl
 80082fe:	f1ba 0f02 	cmp.w	sl, #2
 8008302:	d1ec      	bne.n	80082de <_scanf_float+0x2ca>
 8008304:	3d03      	subs	r5, #3
 8008306:	b2ed      	uxtb	r5, r5
 8008308:	1b76      	subs	r6, r6, r5
 800830a:	6823      	ldr	r3, [r4, #0]
 800830c:	05da      	lsls	r2, r3, #23
 800830e:	d52f      	bpl.n	8008370 <_scanf_float+0x35c>
 8008310:	055b      	lsls	r3, r3, #21
 8008312:	d510      	bpl.n	8008336 <_scanf_float+0x322>
 8008314:	455e      	cmp	r6, fp
 8008316:	f67f aebf 	bls.w	8008098 <_scanf_float+0x84>
 800831a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800831e:	463a      	mov	r2, r7
 8008320:	4640      	mov	r0, r8
 8008322:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008326:	4798      	blx	r3
 8008328:	6923      	ldr	r3, [r4, #16]
 800832a:	3b01      	subs	r3, #1
 800832c:	6123      	str	r3, [r4, #16]
 800832e:	e7f1      	b.n	8008314 <_scanf_float+0x300>
 8008330:	46aa      	mov	sl, r5
 8008332:	9602      	str	r6, [sp, #8]
 8008334:	e7df      	b.n	80082f6 <_scanf_float+0x2e2>
 8008336:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800833a:	6923      	ldr	r3, [r4, #16]
 800833c:	2965      	cmp	r1, #101	; 0x65
 800833e:	f103 33ff 	add.w	r3, r3, #4294967295
 8008342:	f106 35ff 	add.w	r5, r6, #4294967295
 8008346:	6123      	str	r3, [r4, #16]
 8008348:	d00c      	beq.n	8008364 <_scanf_float+0x350>
 800834a:	2945      	cmp	r1, #69	; 0x45
 800834c:	d00a      	beq.n	8008364 <_scanf_float+0x350>
 800834e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008352:	463a      	mov	r2, r7
 8008354:	4640      	mov	r0, r8
 8008356:	4798      	blx	r3
 8008358:	6923      	ldr	r3, [r4, #16]
 800835a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800835e:	3b01      	subs	r3, #1
 8008360:	1eb5      	subs	r5, r6, #2
 8008362:	6123      	str	r3, [r4, #16]
 8008364:	463a      	mov	r2, r7
 8008366:	4640      	mov	r0, r8
 8008368:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800836c:	4798      	blx	r3
 800836e:	462e      	mov	r6, r5
 8008370:	6825      	ldr	r5, [r4, #0]
 8008372:	f015 0510 	ands.w	r5, r5, #16
 8008376:	d155      	bne.n	8008424 <_scanf_float+0x410>
 8008378:	7035      	strb	r5, [r6, #0]
 800837a:	6823      	ldr	r3, [r4, #0]
 800837c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008380:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008384:	d11b      	bne.n	80083be <_scanf_float+0x3aa>
 8008386:	9b01      	ldr	r3, [sp, #4]
 8008388:	454b      	cmp	r3, r9
 800838a:	eba3 0209 	sub.w	r2, r3, r9
 800838e:	d123      	bne.n	80083d8 <_scanf_float+0x3c4>
 8008390:	2200      	movs	r2, #0
 8008392:	4659      	mov	r1, fp
 8008394:	4640      	mov	r0, r8
 8008396:	f000 ff07 	bl	80091a8 <_strtod_r>
 800839a:	6822      	ldr	r2, [r4, #0]
 800839c:	9b03      	ldr	r3, [sp, #12]
 800839e:	f012 0f02 	tst.w	r2, #2
 80083a2:	4606      	mov	r6, r0
 80083a4:	460f      	mov	r7, r1
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	d021      	beq.n	80083ee <_scanf_float+0x3da>
 80083aa:	1d1a      	adds	r2, r3, #4
 80083ac:	9903      	ldr	r1, [sp, #12]
 80083ae:	600a      	str	r2, [r1, #0]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	e9c3 6700 	strd	r6, r7, [r3]
 80083b6:	68e3      	ldr	r3, [r4, #12]
 80083b8:	3301      	adds	r3, #1
 80083ba:	60e3      	str	r3, [r4, #12]
 80083bc:	e66d      	b.n	800809a <_scanf_float+0x86>
 80083be:	9b04      	ldr	r3, [sp, #16]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d0e5      	beq.n	8008390 <_scanf_float+0x37c>
 80083c4:	9905      	ldr	r1, [sp, #20]
 80083c6:	230a      	movs	r3, #10
 80083c8:	462a      	mov	r2, r5
 80083ca:	4640      	mov	r0, r8
 80083cc:	3101      	adds	r1, #1
 80083ce:	f000 ff6d 	bl	80092ac <_strtol_r>
 80083d2:	9b04      	ldr	r3, [sp, #16]
 80083d4:	9e05      	ldr	r6, [sp, #20]
 80083d6:	1ac2      	subs	r2, r0, r3
 80083d8:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80083dc:	429e      	cmp	r6, r3
 80083de:	bf28      	it	cs
 80083e0:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80083e4:	4630      	mov	r0, r6
 80083e6:	4910      	ldr	r1, [pc, #64]	; (8008428 <_scanf_float+0x414>)
 80083e8:	f000 f8b4 	bl	8008554 <siprintf>
 80083ec:	e7d0      	b.n	8008390 <_scanf_float+0x37c>
 80083ee:	f012 0f04 	tst.w	r2, #4
 80083f2:	f103 0204 	add.w	r2, r3, #4
 80083f6:	d1d9      	bne.n	80083ac <_scanf_float+0x398>
 80083f8:	f8dd c00c 	ldr.w	ip, [sp, #12]
 80083fc:	f8cc 2000 	str.w	r2, [ip]
 8008400:	f8d3 8000 	ldr.w	r8, [r3]
 8008404:	4602      	mov	r2, r0
 8008406:	460b      	mov	r3, r1
 8008408:	f7f8 fb00 	bl	8000a0c <__aeabi_dcmpun>
 800840c:	b128      	cbz	r0, 800841a <_scanf_float+0x406>
 800840e:	4807      	ldr	r0, [pc, #28]	; (800842c <_scanf_float+0x418>)
 8008410:	f000 f89c 	bl	800854c <nanf>
 8008414:	f8c8 0000 	str.w	r0, [r8]
 8008418:	e7cd      	b.n	80083b6 <_scanf_float+0x3a2>
 800841a:	4630      	mov	r0, r6
 800841c:	4639      	mov	r1, r7
 800841e:	f7f8 fb53 	bl	8000ac8 <__aeabi_d2f>
 8008422:	e7f7      	b.n	8008414 <_scanf_float+0x400>
 8008424:	2500      	movs	r5, #0
 8008426:	e638      	b.n	800809a <_scanf_float+0x86>
 8008428:	0800c234 	.word	0x0800c234
 800842c:	0800c6a8 	.word	0x0800c6a8

08008430 <iprintf>:
 8008430:	b40f      	push	{r0, r1, r2, r3}
 8008432:	4b0a      	ldr	r3, [pc, #40]	; (800845c <iprintf+0x2c>)
 8008434:	b513      	push	{r0, r1, r4, lr}
 8008436:	681c      	ldr	r4, [r3, #0]
 8008438:	b124      	cbz	r4, 8008444 <iprintf+0x14>
 800843a:	69a3      	ldr	r3, [r4, #24]
 800843c:	b913      	cbnz	r3, 8008444 <iprintf+0x14>
 800843e:	4620      	mov	r0, r4
 8008440:	f001 ff8c 	bl	800a35c <__sinit>
 8008444:	ab05      	add	r3, sp, #20
 8008446:	4620      	mov	r0, r4
 8008448:	9a04      	ldr	r2, [sp, #16]
 800844a:	68a1      	ldr	r1, [r4, #8]
 800844c:	9301      	str	r3, [sp, #4]
 800844e:	f003 fb57 	bl	800bb00 <_vfiprintf_r>
 8008452:	b002      	add	sp, #8
 8008454:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008458:	b004      	add	sp, #16
 800845a:	4770      	bx	lr
 800845c:	2000000c 	.word	0x2000000c

08008460 <_puts_r>:
 8008460:	b570      	push	{r4, r5, r6, lr}
 8008462:	460e      	mov	r6, r1
 8008464:	4605      	mov	r5, r0
 8008466:	b118      	cbz	r0, 8008470 <_puts_r+0x10>
 8008468:	6983      	ldr	r3, [r0, #24]
 800846a:	b90b      	cbnz	r3, 8008470 <_puts_r+0x10>
 800846c:	f001 ff76 	bl	800a35c <__sinit>
 8008470:	69ab      	ldr	r3, [r5, #24]
 8008472:	68ac      	ldr	r4, [r5, #8]
 8008474:	b913      	cbnz	r3, 800847c <_puts_r+0x1c>
 8008476:	4628      	mov	r0, r5
 8008478:	f001 ff70 	bl	800a35c <__sinit>
 800847c:	4b2c      	ldr	r3, [pc, #176]	; (8008530 <_puts_r+0xd0>)
 800847e:	429c      	cmp	r4, r3
 8008480:	d120      	bne.n	80084c4 <_puts_r+0x64>
 8008482:	686c      	ldr	r4, [r5, #4]
 8008484:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008486:	07db      	lsls	r3, r3, #31
 8008488:	d405      	bmi.n	8008496 <_puts_r+0x36>
 800848a:	89a3      	ldrh	r3, [r4, #12]
 800848c:	0598      	lsls	r0, r3, #22
 800848e:	d402      	bmi.n	8008496 <_puts_r+0x36>
 8008490:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008492:	f002 fb6c 	bl	800ab6e <__retarget_lock_acquire_recursive>
 8008496:	89a3      	ldrh	r3, [r4, #12]
 8008498:	0719      	lsls	r1, r3, #28
 800849a:	d51d      	bpl.n	80084d8 <_puts_r+0x78>
 800849c:	6923      	ldr	r3, [r4, #16]
 800849e:	b1db      	cbz	r3, 80084d8 <_puts_r+0x78>
 80084a0:	3e01      	subs	r6, #1
 80084a2:	68a3      	ldr	r3, [r4, #8]
 80084a4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80084a8:	3b01      	subs	r3, #1
 80084aa:	60a3      	str	r3, [r4, #8]
 80084ac:	bb39      	cbnz	r1, 80084fe <_puts_r+0x9e>
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	da38      	bge.n	8008524 <_puts_r+0xc4>
 80084b2:	4622      	mov	r2, r4
 80084b4:	210a      	movs	r1, #10
 80084b6:	4628      	mov	r0, r5
 80084b8:	f000 fefa 	bl	80092b0 <__swbuf_r>
 80084bc:	3001      	adds	r0, #1
 80084be:	d011      	beq.n	80084e4 <_puts_r+0x84>
 80084c0:	250a      	movs	r5, #10
 80084c2:	e011      	b.n	80084e8 <_puts_r+0x88>
 80084c4:	4b1b      	ldr	r3, [pc, #108]	; (8008534 <_puts_r+0xd4>)
 80084c6:	429c      	cmp	r4, r3
 80084c8:	d101      	bne.n	80084ce <_puts_r+0x6e>
 80084ca:	68ac      	ldr	r4, [r5, #8]
 80084cc:	e7da      	b.n	8008484 <_puts_r+0x24>
 80084ce:	4b1a      	ldr	r3, [pc, #104]	; (8008538 <_puts_r+0xd8>)
 80084d0:	429c      	cmp	r4, r3
 80084d2:	bf08      	it	eq
 80084d4:	68ec      	ldreq	r4, [r5, #12]
 80084d6:	e7d5      	b.n	8008484 <_puts_r+0x24>
 80084d8:	4621      	mov	r1, r4
 80084da:	4628      	mov	r0, r5
 80084dc:	f000 ff3a 	bl	8009354 <__swsetup_r>
 80084e0:	2800      	cmp	r0, #0
 80084e2:	d0dd      	beq.n	80084a0 <_puts_r+0x40>
 80084e4:	f04f 35ff 	mov.w	r5, #4294967295
 80084e8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80084ea:	07da      	lsls	r2, r3, #31
 80084ec:	d405      	bmi.n	80084fa <_puts_r+0x9a>
 80084ee:	89a3      	ldrh	r3, [r4, #12]
 80084f0:	059b      	lsls	r3, r3, #22
 80084f2:	d402      	bmi.n	80084fa <_puts_r+0x9a>
 80084f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80084f6:	f002 fb3b 	bl	800ab70 <__retarget_lock_release_recursive>
 80084fa:	4628      	mov	r0, r5
 80084fc:	bd70      	pop	{r4, r5, r6, pc}
 80084fe:	2b00      	cmp	r3, #0
 8008500:	da04      	bge.n	800850c <_puts_r+0xac>
 8008502:	69a2      	ldr	r2, [r4, #24]
 8008504:	429a      	cmp	r2, r3
 8008506:	dc06      	bgt.n	8008516 <_puts_r+0xb6>
 8008508:	290a      	cmp	r1, #10
 800850a:	d004      	beq.n	8008516 <_puts_r+0xb6>
 800850c:	6823      	ldr	r3, [r4, #0]
 800850e:	1c5a      	adds	r2, r3, #1
 8008510:	6022      	str	r2, [r4, #0]
 8008512:	7019      	strb	r1, [r3, #0]
 8008514:	e7c5      	b.n	80084a2 <_puts_r+0x42>
 8008516:	4622      	mov	r2, r4
 8008518:	4628      	mov	r0, r5
 800851a:	f000 fec9 	bl	80092b0 <__swbuf_r>
 800851e:	3001      	adds	r0, #1
 8008520:	d1bf      	bne.n	80084a2 <_puts_r+0x42>
 8008522:	e7df      	b.n	80084e4 <_puts_r+0x84>
 8008524:	250a      	movs	r5, #10
 8008526:	6823      	ldr	r3, [r4, #0]
 8008528:	1c5a      	adds	r2, r3, #1
 800852a:	6022      	str	r2, [r4, #0]
 800852c:	701d      	strb	r5, [r3, #0]
 800852e:	e7db      	b.n	80084e8 <_puts_r+0x88>
 8008530:	0800c444 	.word	0x0800c444
 8008534:	0800c464 	.word	0x0800c464
 8008538:	0800c424 	.word	0x0800c424

0800853c <puts>:
 800853c:	4b02      	ldr	r3, [pc, #8]	; (8008548 <puts+0xc>)
 800853e:	4601      	mov	r1, r0
 8008540:	6818      	ldr	r0, [r3, #0]
 8008542:	f7ff bf8d 	b.w	8008460 <_puts_r>
 8008546:	bf00      	nop
 8008548:	2000000c 	.word	0x2000000c

0800854c <nanf>:
 800854c:	4800      	ldr	r0, [pc, #0]	; (8008550 <nanf+0x4>)
 800854e:	4770      	bx	lr
 8008550:	7fc00000 	.word	0x7fc00000

08008554 <siprintf>:
 8008554:	b40e      	push	{r1, r2, r3}
 8008556:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800855a:	b500      	push	{lr}
 800855c:	b09c      	sub	sp, #112	; 0x70
 800855e:	ab1d      	add	r3, sp, #116	; 0x74
 8008560:	9002      	str	r0, [sp, #8]
 8008562:	9006      	str	r0, [sp, #24]
 8008564:	9107      	str	r1, [sp, #28]
 8008566:	9104      	str	r1, [sp, #16]
 8008568:	4808      	ldr	r0, [pc, #32]	; (800858c <siprintf+0x38>)
 800856a:	4909      	ldr	r1, [pc, #36]	; (8008590 <siprintf+0x3c>)
 800856c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008570:	9105      	str	r1, [sp, #20]
 8008572:	6800      	ldr	r0, [r0, #0]
 8008574:	a902      	add	r1, sp, #8
 8008576:	9301      	str	r3, [sp, #4]
 8008578:	f003 f99a 	bl	800b8b0 <_svfiprintf_r>
 800857c:	2200      	movs	r2, #0
 800857e:	9b02      	ldr	r3, [sp, #8]
 8008580:	701a      	strb	r2, [r3, #0]
 8008582:	b01c      	add	sp, #112	; 0x70
 8008584:	f85d eb04 	ldr.w	lr, [sp], #4
 8008588:	b003      	add	sp, #12
 800858a:	4770      	bx	lr
 800858c:	2000000c 	.word	0x2000000c
 8008590:	ffff0208 	.word	0xffff0208

08008594 <sulp>:
 8008594:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008598:	460f      	mov	r7, r1
 800859a:	4690      	mov	r8, r2
 800859c:	f002 fef4 	bl	800b388 <__ulp>
 80085a0:	4604      	mov	r4, r0
 80085a2:	460d      	mov	r5, r1
 80085a4:	f1b8 0f00 	cmp.w	r8, #0
 80085a8:	d011      	beq.n	80085ce <sulp+0x3a>
 80085aa:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80085ae:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	dd0b      	ble.n	80085ce <sulp+0x3a>
 80085b6:	2400      	movs	r4, #0
 80085b8:	051b      	lsls	r3, r3, #20
 80085ba:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80085be:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80085c2:	4622      	mov	r2, r4
 80085c4:	462b      	mov	r3, r5
 80085c6:	f7f7 ff87 	bl	80004d8 <__aeabi_dmul>
 80085ca:	4604      	mov	r4, r0
 80085cc:	460d      	mov	r5, r1
 80085ce:	4620      	mov	r0, r4
 80085d0:	4629      	mov	r1, r5
 80085d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

080085d8 <_strtod_l>:
 80085d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085dc:	469b      	mov	fp, r3
 80085de:	2300      	movs	r3, #0
 80085e0:	b09f      	sub	sp, #124	; 0x7c
 80085e2:	931a      	str	r3, [sp, #104]	; 0x68
 80085e4:	4b9e      	ldr	r3, [pc, #632]	; (8008860 <_strtod_l+0x288>)
 80085e6:	4682      	mov	sl, r0
 80085e8:	681f      	ldr	r7, [r3, #0]
 80085ea:	460e      	mov	r6, r1
 80085ec:	4638      	mov	r0, r7
 80085ee:	9215      	str	r2, [sp, #84]	; 0x54
 80085f0:	f7f7 fdae 	bl	8000150 <strlen>
 80085f4:	f04f 0800 	mov.w	r8, #0
 80085f8:	4604      	mov	r4, r0
 80085fa:	f04f 0900 	mov.w	r9, #0
 80085fe:	9619      	str	r6, [sp, #100]	; 0x64
 8008600:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008602:	781a      	ldrb	r2, [r3, #0]
 8008604:	2a2b      	cmp	r2, #43	; 0x2b
 8008606:	d04c      	beq.n	80086a2 <_strtod_l+0xca>
 8008608:	d83a      	bhi.n	8008680 <_strtod_l+0xa8>
 800860a:	2a0d      	cmp	r2, #13
 800860c:	d833      	bhi.n	8008676 <_strtod_l+0x9e>
 800860e:	2a08      	cmp	r2, #8
 8008610:	d833      	bhi.n	800867a <_strtod_l+0xa2>
 8008612:	2a00      	cmp	r2, #0
 8008614:	d03d      	beq.n	8008692 <_strtod_l+0xba>
 8008616:	2300      	movs	r3, #0
 8008618:	930a      	str	r3, [sp, #40]	; 0x28
 800861a:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800861c:	782b      	ldrb	r3, [r5, #0]
 800861e:	2b30      	cmp	r3, #48	; 0x30
 8008620:	f040 80aa 	bne.w	8008778 <_strtod_l+0x1a0>
 8008624:	786b      	ldrb	r3, [r5, #1]
 8008626:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800862a:	2b58      	cmp	r3, #88	; 0x58
 800862c:	d166      	bne.n	80086fc <_strtod_l+0x124>
 800862e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008630:	4650      	mov	r0, sl
 8008632:	9301      	str	r3, [sp, #4]
 8008634:	ab1a      	add	r3, sp, #104	; 0x68
 8008636:	9300      	str	r3, [sp, #0]
 8008638:	4a8a      	ldr	r2, [pc, #552]	; (8008864 <_strtod_l+0x28c>)
 800863a:	f8cd b008 	str.w	fp, [sp, #8]
 800863e:	ab1b      	add	r3, sp, #108	; 0x6c
 8008640:	a919      	add	r1, sp, #100	; 0x64
 8008642:	f001 ff91 	bl	800a568 <__gethex>
 8008646:	f010 0607 	ands.w	r6, r0, #7
 800864a:	4604      	mov	r4, r0
 800864c:	d005      	beq.n	800865a <_strtod_l+0x82>
 800864e:	2e06      	cmp	r6, #6
 8008650:	d129      	bne.n	80086a6 <_strtod_l+0xce>
 8008652:	2300      	movs	r3, #0
 8008654:	3501      	adds	r5, #1
 8008656:	9519      	str	r5, [sp, #100]	; 0x64
 8008658:	930a      	str	r3, [sp, #40]	; 0x28
 800865a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800865c:	2b00      	cmp	r3, #0
 800865e:	f040 858a 	bne.w	8009176 <_strtod_l+0xb9e>
 8008662:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008664:	b1d3      	cbz	r3, 800869c <_strtod_l+0xc4>
 8008666:	4642      	mov	r2, r8
 8008668:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800866c:	4610      	mov	r0, r2
 800866e:	4619      	mov	r1, r3
 8008670:	b01f      	add	sp, #124	; 0x7c
 8008672:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008676:	2a20      	cmp	r2, #32
 8008678:	d1cd      	bne.n	8008616 <_strtod_l+0x3e>
 800867a:	3301      	adds	r3, #1
 800867c:	9319      	str	r3, [sp, #100]	; 0x64
 800867e:	e7bf      	b.n	8008600 <_strtod_l+0x28>
 8008680:	2a2d      	cmp	r2, #45	; 0x2d
 8008682:	d1c8      	bne.n	8008616 <_strtod_l+0x3e>
 8008684:	2201      	movs	r2, #1
 8008686:	920a      	str	r2, [sp, #40]	; 0x28
 8008688:	1c5a      	adds	r2, r3, #1
 800868a:	9219      	str	r2, [sp, #100]	; 0x64
 800868c:	785b      	ldrb	r3, [r3, #1]
 800868e:	2b00      	cmp	r3, #0
 8008690:	d1c3      	bne.n	800861a <_strtod_l+0x42>
 8008692:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008694:	9619      	str	r6, [sp, #100]	; 0x64
 8008696:	2b00      	cmp	r3, #0
 8008698:	f040 856b 	bne.w	8009172 <_strtod_l+0xb9a>
 800869c:	4642      	mov	r2, r8
 800869e:	464b      	mov	r3, r9
 80086a0:	e7e4      	b.n	800866c <_strtod_l+0x94>
 80086a2:	2200      	movs	r2, #0
 80086a4:	e7ef      	b.n	8008686 <_strtod_l+0xae>
 80086a6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80086a8:	b13a      	cbz	r2, 80086ba <_strtod_l+0xe2>
 80086aa:	2135      	movs	r1, #53	; 0x35
 80086ac:	a81c      	add	r0, sp, #112	; 0x70
 80086ae:	f002 ff6f 	bl	800b590 <__copybits>
 80086b2:	4650      	mov	r0, sl
 80086b4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80086b6:	f002 fb37 	bl	800ad28 <_Bfree>
 80086ba:	3e01      	subs	r6, #1
 80086bc:	2e04      	cmp	r6, #4
 80086be:	d806      	bhi.n	80086ce <_strtod_l+0xf6>
 80086c0:	e8df f006 	tbb	[pc, r6]
 80086c4:	1714030a 	.word	0x1714030a
 80086c8:	0a          	.byte	0x0a
 80086c9:	00          	.byte	0x00
 80086ca:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 80086ce:	0721      	lsls	r1, r4, #28
 80086d0:	d5c3      	bpl.n	800865a <_strtod_l+0x82>
 80086d2:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 80086d6:	e7c0      	b.n	800865a <_strtod_l+0x82>
 80086d8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80086da:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 80086de:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80086e2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80086e6:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80086ea:	e7f0      	b.n	80086ce <_strtod_l+0xf6>
 80086ec:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8008868 <_strtod_l+0x290>
 80086f0:	e7ed      	b.n	80086ce <_strtod_l+0xf6>
 80086f2:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80086f6:	f04f 38ff 	mov.w	r8, #4294967295
 80086fa:	e7e8      	b.n	80086ce <_strtod_l+0xf6>
 80086fc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80086fe:	1c5a      	adds	r2, r3, #1
 8008700:	9219      	str	r2, [sp, #100]	; 0x64
 8008702:	785b      	ldrb	r3, [r3, #1]
 8008704:	2b30      	cmp	r3, #48	; 0x30
 8008706:	d0f9      	beq.n	80086fc <_strtod_l+0x124>
 8008708:	2b00      	cmp	r3, #0
 800870a:	d0a6      	beq.n	800865a <_strtod_l+0x82>
 800870c:	2301      	movs	r3, #1
 800870e:	9307      	str	r3, [sp, #28]
 8008710:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008712:	220a      	movs	r2, #10
 8008714:	9308      	str	r3, [sp, #32]
 8008716:	2300      	movs	r3, #0
 8008718:	469b      	mov	fp, r3
 800871a:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800871e:	9819      	ldr	r0, [sp, #100]	; 0x64
 8008720:	7805      	ldrb	r5, [r0, #0]
 8008722:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8008726:	b2d9      	uxtb	r1, r3
 8008728:	2909      	cmp	r1, #9
 800872a:	d927      	bls.n	800877c <_strtod_l+0x1a4>
 800872c:	4622      	mov	r2, r4
 800872e:	4639      	mov	r1, r7
 8008730:	f003 fb6f 	bl	800be12 <strncmp>
 8008734:	2800      	cmp	r0, #0
 8008736:	d033      	beq.n	80087a0 <_strtod_l+0x1c8>
 8008738:	2000      	movs	r0, #0
 800873a:	462a      	mov	r2, r5
 800873c:	465c      	mov	r4, fp
 800873e:	4603      	mov	r3, r0
 8008740:	9004      	str	r0, [sp, #16]
 8008742:	2a65      	cmp	r2, #101	; 0x65
 8008744:	d001      	beq.n	800874a <_strtod_l+0x172>
 8008746:	2a45      	cmp	r2, #69	; 0x45
 8008748:	d114      	bne.n	8008774 <_strtod_l+0x19c>
 800874a:	b91c      	cbnz	r4, 8008754 <_strtod_l+0x17c>
 800874c:	9a07      	ldr	r2, [sp, #28]
 800874e:	4302      	orrs	r2, r0
 8008750:	d09f      	beq.n	8008692 <_strtod_l+0xba>
 8008752:	2400      	movs	r4, #0
 8008754:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8008756:	1c72      	adds	r2, r6, #1
 8008758:	9219      	str	r2, [sp, #100]	; 0x64
 800875a:	7872      	ldrb	r2, [r6, #1]
 800875c:	2a2b      	cmp	r2, #43	; 0x2b
 800875e:	d079      	beq.n	8008854 <_strtod_l+0x27c>
 8008760:	2a2d      	cmp	r2, #45	; 0x2d
 8008762:	f000 8083 	beq.w	800886c <_strtod_l+0x294>
 8008766:	2700      	movs	r7, #0
 8008768:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800876c:	2909      	cmp	r1, #9
 800876e:	f240 8083 	bls.w	8008878 <_strtod_l+0x2a0>
 8008772:	9619      	str	r6, [sp, #100]	; 0x64
 8008774:	2500      	movs	r5, #0
 8008776:	e09f      	b.n	80088b8 <_strtod_l+0x2e0>
 8008778:	2300      	movs	r3, #0
 800877a:	e7c8      	b.n	800870e <_strtod_l+0x136>
 800877c:	f1bb 0f08 	cmp.w	fp, #8
 8008780:	bfd5      	itete	le
 8008782:	9906      	ldrle	r1, [sp, #24]
 8008784:	9905      	ldrgt	r1, [sp, #20]
 8008786:	fb02 3301 	mlale	r3, r2, r1, r3
 800878a:	fb02 3301 	mlagt	r3, r2, r1, r3
 800878e:	f100 0001 	add.w	r0, r0, #1
 8008792:	bfd4      	ite	le
 8008794:	9306      	strle	r3, [sp, #24]
 8008796:	9305      	strgt	r3, [sp, #20]
 8008798:	f10b 0b01 	add.w	fp, fp, #1
 800879c:	9019      	str	r0, [sp, #100]	; 0x64
 800879e:	e7be      	b.n	800871e <_strtod_l+0x146>
 80087a0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80087a2:	191a      	adds	r2, r3, r4
 80087a4:	9219      	str	r2, [sp, #100]	; 0x64
 80087a6:	5d1a      	ldrb	r2, [r3, r4]
 80087a8:	f1bb 0f00 	cmp.w	fp, #0
 80087ac:	d036      	beq.n	800881c <_strtod_l+0x244>
 80087ae:	465c      	mov	r4, fp
 80087b0:	9004      	str	r0, [sp, #16]
 80087b2:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80087b6:	2b09      	cmp	r3, #9
 80087b8:	d912      	bls.n	80087e0 <_strtod_l+0x208>
 80087ba:	2301      	movs	r3, #1
 80087bc:	e7c1      	b.n	8008742 <_strtod_l+0x16a>
 80087be:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80087c0:	3001      	adds	r0, #1
 80087c2:	1c5a      	adds	r2, r3, #1
 80087c4:	9219      	str	r2, [sp, #100]	; 0x64
 80087c6:	785a      	ldrb	r2, [r3, #1]
 80087c8:	2a30      	cmp	r2, #48	; 0x30
 80087ca:	d0f8      	beq.n	80087be <_strtod_l+0x1e6>
 80087cc:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80087d0:	2b08      	cmp	r3, #8
 80087d2:	f200 84d5 	bhi.w	8009180 <_strtod_l+0xba8>
 80087d6:	9004      	str	r0, [sp, #16]
 80087d8:	2000      	movs	r0, #0
 80087da:	4604      	mov	r4, r0
 80087dc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80087de:	9308      	str	r3, [sp, #32]
 80087e0:	3a30      	subs	r2, #48	; 0x30
 80087e2:	f100 0301 	add.w	r3, r0, #1
 80087e6:	d013      	beq.n	8008810 <_strtod_l+0x238>
 80087e8:	9904      	ldr	r1, [sp, #16]
 80087ea:	1905      	adds	r5, r0, r4
 80087ec:	4419      	add	r1, r3
 80087ee:	9104      	str	r1, [sp, #16]
 80087f0:	4623      	mov	r3, r4
 80087f2:	210a      	movs	r1, #10
 80087f4:	42ab      	cmp	r3, r5
 80087f6:	d113      	bne.n	8008820 <_strtod_l+0x248>
 80087f8:	1823      	adds	r3, r4, r0
 80087fa:	2b08      	cmp	r3, #8
 80087fc:	f104 0401 	add.w	r4, r4, #1
 8008800:	4404      	add	r4, r0
 8008802:	dc1b      	bgt.n	800883c <_strtod_l+0x264>
 8008804:	230a      	movs	r3, #10
 8008806:	9906      	ldr	r1, [sp, #24]
 8008808:	fb03 2301 	mla	r3, r3, r1, r2
 800880c:	9306      	str	r3, [sp, #24]
 800880e:	2300      	movs	r3, #0
 8008810:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008812:	4618      	mov	r0, r3
 8008814:	1c51      	adds	r1, r2, #1
 8008816:	9119      	str	r1, [sp, #100]	; 0x64
 8008818:	7852      	ldrb	r2, [r2, #1]
 800881a:	e7ca      	b.n	80087b2 <_strtod_l+0x1da>
 800881c:	4658      	mov	r0, fp
 800881e:	e7d3      	b.n	80087c8 <_strtod_l+0x1f0>
 8008820:	2b08      	cmp	r3, #8
 8008822:	dc04      	bgt.n	800882e <_strtod_l+0x256>
 8008824:	9f06      	ldr	r7, [sp, #24]
 8008826:	434f      	muls	r7, r1
 8008828:	9706      	str	r7, [sp, #24]
 800882a:	3301      	adds	r3, #1
 800882c:	e7e2      	b.n	80087f4 <_strtod_l+0x21c>
 800882e:	1c5f      	adds	r7, r3, #1
 8008830:	2f10      	cmp	r7, #16
 8008832:	bfde      	ittt	le
 8008834:	9f05      	ldrle	r7, [sp, #20]
 8008836:	434f      	mulle	r7, r1
 8008838:	9705      	strle	r7, [sp, #20]
 800883a:	e7f6      	b.n	800882a <_strtod_l+0x252>
 800883c:	2c10      	cmp	r4, #16
 800883e:	bfdf      	itttt	le
 8008840:	230a      	movle	r3, #10
 8008842:	9905      	ldrle	r1, [sp, #20]
 8008844:	fb03 2301 	mlale	r3, r3, r1, r2
 8008848:	9305      	strle	r3, [sp, #20]
 800884a:	e7e0      	b.n	800880e <_strtod_l+0x236>
 800884c:	2300      	movs	r3, #0
 800884e:	9304      	str	r3, [sp, #16]
 8008850:	2301      	movs	r3, #1
 8008852:	e77b      	b.n	800874c <_strtod_l+0x174>
 8008854:	2700      	movs	r7, #0
 8008856:	1cb2      	adds	r2, r6, #2
 8008858:	9219      	str	r2, [sp, #100]	; 0x64
 800885a:	78b2      	ldrb	r2, [r6, #2]
 800885c:	e784      	b.n	8008768 <_strtod_l+0x190>
 800885e:	bf00      	nop
 8008860:	0800c4ec 	.word	0x0800c4ec
 8008864:	0800c23c 	.word	0x0800c23c
 8008868:	7ff00000 	.word	0x7ff00000
 800886c:	2701      	movs	r7, #1
 800886e:	e7f2      	b.n	8008856 <_strtod_l+0x27e>
 8008870:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008872:	1c51      	adds	r1, r2, #1
 8008874:	9119      	str	r1, [sp, #100]	; 0x64
 8008876:	7852      	ldrb	r2, [r2, #1]
 8008878:	2a30      	cmp	r2, #48	; 0x30
 800887a:	d0f9      	beq.n	8008870 <_strtod_l+0x298>
 800887c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008880:	2908      	cmp	r1, #8
 8008882:	f63f af77 	bhi.w	8008774 <_strtod_l+0x19c>
 8008886:	f04f 0e0a 	mov.w	lr, #10
 800888a:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800888e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008890:	9209      	str	r2, [sp, #36]	; 0x24
 8008892:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008894:	1c51      	adds	r1, r2, #1
 8008896:	9119      	str	r1, [sp, #100]	; 0x64
 8008898:	7852      	ldrb	r2, [r2, #1]
 800889a:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800889e:	2d09      	cmp	r5, #9
 80088a0:	d935      	bls.n	800890e <_strtod_l+0x336>
 80088a2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80088a4:	1b49      	subs	r1, r1, r5
 80088a6:	2908      	cmp	r1, #8
 80088a8:	f644 651f 	movw	r5, #19999	; 0x4e1f
 80088ac:	dc02      	bgt.n	80088b4 <_strtod_l+0x2dc>
 80088ae:	4565      	cmp	r5, ip
 80088b0:	bfa8      	it	ge
 80088b2:	4665      	movge	r5, ip
 80088b4:	b107      	cbz	r7, 80088b8 <_strtod_l+0x2e0>
 80088b6:	426d      	negs	r5, r5
 80088b8:	2c00      	cmp	r4, #0
 80088ba:	d14c      	bne.n	8008956 <_strtod_l+0x37e>
 80088bc:	9907      	ldr	r1, [sp, #28]
 80088be:	4301      	orrs	r1, r0
 80088c0:	f47f aecb 	bne.w	800865a <_strtod_l+0x82>
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	f47f aee4 	bne.w	8008692 <_strtod_l+0xba>
 80088ca:	2a69      	cmp	r2, #105	; 0x69
 80088cc:	d026      	beq.n	800891c <_strtod_l+0x344>
 80088ce:	dc23      	bgt.n	8008918 <_strtod_l+0x340>
 80088d0:	2a49      	cmp	r2, #73	; 0x49
 80088d2:	d023      	beq.n	800891c <_strtod_l+0x344>
 80088d4:	2a4e      	cmp	r2, #78	; 0x4e
 80088d6:	f47f aedc 	bne.w	8008692 <_strtod_l+0xba>
 80088da:	499d      	ldr	r1, [pc, #628]	; (8008b50 <_strtod_l+0x578>)
 80088dc:	a819      	add	r0, sp, #100	; 0x64
 80088de:	f002 f891 	bl	800aa04 <__match>
 80088e2:	2800      	cmp	r0, #0
 80088e4:	f43f aed5 	beq.w	8008692 <_strtod_l+0xba>
 80088e8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80088ea:	781b      	ldrb	r3, [r3, #0]
 80088ec:	2b28      	cmp	r3, #40	; 0x28
 80088ee:	d12c      	bne.n	800894a <_strtod_l+0x372>
 80088f0:	4998      	ldr	r1, [pc, #608]	; (8008b54 <_strtod_l+0x57c>)
 80088f2:	aa1c      	add	r2, sp, #112	; 0x70
 80088f4:	a819      	add	r0, sp, #100	; 0x64
 80088f6:	f002 f899 	bl	800aa2c <__hexnan>
 80088fa:	2805      	cmp	r0, #5
 80088fc:	d125      	bne.n	800894a <_strtod_l+0x372>
 80088fe:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008900:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8008904:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8008908:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800890c:	e6a5      	b.n	800865a <_strtod_l+0x82>
 800890e:	fb0e 2c0c 	mla	ip, lr, ip, r2
 8008912:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8008916:	e7bc      	b.n	8008892 <_strtod_l+0x2ba>
 8008918:	2a6e      	cmp	r2, #110	; 0x6e
 800891a:	e7dc      	b.n	80088d6 <_strtod_l+0x2fe>
 800891c:	498e      	ldr	r1, [pc, #568]	; (8008b58 <_strtod_l+0x580>)
 800891e:	a819      	add	r0, sp, #100	; 0x64
 8008920:	f002 f870 	bl	800aa04 <__match>
 8008924:	2800      	cmp	r0, #0
 8008926:	f43f aeb4 	beq.w	8008692 <_strtod_l+0xba>
 800892a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800892c:	498b      	ldr	r1, [pc, #556]	; (8008b5c <_strtod_l+0x584>)
 800892e:	3b01      	subs	r3, #1
 8008930:	a819      	add	r0, sp, #100	; 0x64
 8008932:	9319      	str	r3, [sp, #100]	; 0x64
 8008934:	f002 f866 	bl	800aa04 <__match>
 8008938:	b910      	cbnz	r0, 8008940 <_strtod_l+0x368>
 800893a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800893c:	3301      	adds	r3, #1
 800893e:	9319      	str	r3, [sp, #100]	; 0x64
 8008940:	f04f 0800 	mov.w	r8, #0
 8008944:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8008b60 <_strtod_l+0x588>
 8008948:	e687      	b.n	800865a <_strtod_l+0x82>
 800894a:	4886      	ldr	r0, [pc, #536]	; (8008b64 <_strtod_l+0x58c>)
 800894c:	f003 fa08 	bl	800bd60 <nan>
 8008950:	4680      	mov	r8, r0
 8008952:	4689      	mov	r9, r1
 8008954:	e681      	b.n	800865a <_strtod_l+0x82>
 8008956:	9b04      	ldr	r3, [sp, #16]
 8008958:	f1bb 0f00 	cmp.w	fp, #0
 800895c:	bf08      	it	eq
 800895e:	46a3      	moveq	fp, r4
 8008960:	1aeb      	subs	r3, r5, r3
 8008962:	2c10      	cmp	r4, #16
 8008964:	9806      	ldr	r0, [sp, #24]
 8008966:	4626      	mov	r6, r4
 8008968:	9307      	str	r3, [sp, #28]
 800896a:	bfa8      	it	ge
 800896c:	2610      	movge	r6, #16
 800896e:	f7f7 fd39 	bl	80003e4 <__aeabi_ui2d>
 8008972:	2c09      	cmp	r4, #9
 8008974:	4680      	mov	r8, r0
 8008976:	4689      	mov	r9, r1
 8008978:	dd13      	ble.n	80089a2 <_strtod_l+0x3ca>
 800897a:	4b7b      	ldr	r3, [pc, #492]	; (8008b68 <_strtod_l+0x590>)
 800897c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008980:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008984:	f7f7 fda8 	bl	80004d8 <__aeabi_dmul>
 8008988:	4680      	mov	r8, r0
 800898a:	9805      	ldr	r0, [sp, #20]
 800898c:	4689      	mov	r9, r1
 800898e:	f7f7 fd29 	bl	80003e4 <__aeabi_ui2d>
 8008992:	4602      	mov	r2, r0
 8008994:	460b      	mov	r3, r1
 8008996:	4640      	mov	r0, r8
 8008998:	4649      	mov	r1, r9
 800899a:	f7f7 fbe7 	bl	800016c <__adddf3>
 800899e:	4680      	mov	r8, r0
 80089a0:	4689      	mov	r9, r1
 80089a2:	2c0f      	cmp	r4, #15
 80089a4:	dc36      	bgt.n	8008a14 <_strtod_l+0x43c>
 80089a6:	9b07      	ldr	r3, [sp, #28]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	f43f ae56 	beq.w	800865a <_strtod_l+0x82>
 80089ae:	dd22      	ble.n	80089f6 <_strtod_l+0x41e>
 80089b0:	2b16      	cmp	r3, #22
 80089b2:	dc09      	bgt.n	80089c8 <_strtod_l+0x3f0>
 80089b4:	496c      	ldr	r1, [pc, #432]	; (8008b68 <_strtod_l+0x590>)
 80089b6:	4642      	mov	r2, r8
 80089b8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80089bc:	464b      	mov	r3, r9
 80089be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80089c2:	f7f7 fd89 	bl	80004d8 <__aeabi_dmul>
 80089c6:	e7c3      	b.n	8008950 <_strtod_l+0x378>
 80089c8:	9a07      	ldr	r2, [sp, #28]
 80089ca:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80089ce:	4293      	cmp	r3, r2
 80089d0:	db20      	blt.n	8008a14 <_strtod_l+0x43c>
 80089d2:	4d65      	ldr	r5, [pc, #404]	; (8008b68 <_strtod_l+0x590>)
 80089d4:	f1c4 040f 	rsb	r4, r4, #15
 80089d8:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80089dc:	4642      	mov	r2, r8
 80089de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80089e2:	464b      	mov	r3, r9
 80089e4:	f7f7 fd78 	bl	80004d8 <__aeabi_dmul>
 80089e8:	9b07      	ldr	r3, [sp, #28]
 80089ea:	1b1c      	subs	r4, r3, r4
 80089ec:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80089f0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80089f4:	e7e5      	b.n	80089c2 <_strtod_l+0x3ea>
 80089f6:	9b07      	ldr	r3, [sp, #28]
 80089f8:	3316      	adds	r3, #22
 80089fa:	db0b      	blt.n	8008a14 <_strtod_l+0x43c>
 80089fc:	9b04      	ldr	r3, [sp, #16]
 80089fe:	4640      	mov	r0, r8
 8008a00:	1b5d      	subs	r5, r3, r5
 8008a02:	4b59      	ldr	r3, [pc, #356]	; (8008b68 <_strtod_l+0x590>)
 8008a04:	4649      	mov	r1, r9
 8008a06:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8008a0a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008a0e:	f7f7 fe8d 	bl	800072c <__aeabi_ddiv>
 8008a12:	e79d      	b.n	8008950 <_strtod_l+0x378>
 8008a14:	9b07      	ldr	r3, [sp, #28]
 8008a16:	1ba6      	subs	r6, r4, r6
 8008a18:	441e      	add	r6, r3
 8008a1a:	2e00      	cmp	r6, #0
 8008a1c:	dd74      	ble.n	8008b08 <_strtod_l+0x530>
 8008a1e:	f016 030f 	ands.w	r3, r6, #15
 8008a22:	d00a      	beq.n	8008a3a <_strtod_l+0x462>
 8008a24:	4950      	ldr	r1, [pc, #320]	; (8008b68 <_strtod_l+0x590>)
 8008a26:	4642      	mov	r2, r8
 8008a28:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008a2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a30:	464b      	mov	r3, r9
 8008a32:	f7f7 fd51 	bl	80004d8 <__aeabi_dmul>
 8008a36:	4680      	mov	r8, r0
 8008a38:	4689      	mov	r9, r1
 8008a3a:	f036 060f 	bics.w	r6, r6, #15
 8008a3e:	d052      	beq.n	8008ae6 <_strtod_l+0x50e>
 8008a40:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 8008a44:	dd27      	ble.n	8008a96 <_strtod_l+0x4be>
 8008a46:	f04f 0b00 	mov.w	fp, #0
 8008a4a:	f8cd b010 	str.w	fp, [sp, #16]
 8008a4e:	f8cd b020 	str.w	fp, [sp, #32]
 8008a52:	f8cd b018 	str.w	fp, [sp, #24]
 8008a56:	2322      	movs	r3, #34	; 0x22
 8008a58:	f04f 0800 	mov.w	r8, #0
 8008a5c:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8008b60 <_strtod_l+0x588>
 8008a60:	f8ca 3000 	str.w	r3, [sl]
 8008a64:	9b08      	ldr	r3, [sp, #32]
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	f43f adf7 	beq.w	800865a <_strtod_l+0x82>
 8008a6c:	4650      	mov	r0, sl
 8008a6e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008a70:	f002 f95a 	bl	800ad28 <_Bfree>
 8008a74:	4650      	mov	r0, sl
 8008a76:	9906      	ldr	r1, [sp, #24]
 8008a78:	f002 f956 	bl	800ad28 <_Bfree>
 8008a7c:	4650      	mov	r0, sl
 8008a7e:	9904      	ldr	r1, [sp, #16]
 8008a80:	f002 f952 	bl	800ad28 <_Bfree>
 8008a84:	4650      	mov	r0, sl
 8008a86:	9908      	ldr	r1, [sp, #32]
 8008a88:	f002 f94e 	bl	800ad28 <_Bfree>
 8008a8c:	4659      	mov	r1, fp
 8008a8e:	4650      	mov	r0, sl
 8008a90:	f002 f94a 	bl	800ad28 <_Bfree>
 8008a94:	e5e1      	b.n	800865a <_strtod_l+0x82>
 8008a96:	4b35      	ldr	r3, [pc, #212]	; (8008b6c <_strtod_l+0x594>)
 8008a98:	4640      	mov	r0, r8
 8008a9a:	9305      	str	r3, [sp, #20]
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	4649      	mov	r1, r9
 8008aa0:	461f      	mov	r7, r3
 8008aa2:	1136      	asrs	r6, r6, #4
 8008aa4:	2e01      	cmp	r6, #1
 8008aa6:	dc21      	bgt.n	8008aec <_strtod_l+0x514>
 8008aa8:	b10b      	cbz	r3, 8008aae <_strtod_l+0x4d6>
 8008aaa:	4680      	mov	r8, r0
 8008aac:	4689      	mov	r9, r1
 8008aae:	4b2f      	ldr	r3, [pc, #188]	; (8008b6c <_strtod_l+0x594>)
 8008ab0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8008ab4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8008ab8:	4642      	mov	r2, r8
 8008aba:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008abe:	464b      	mov	r3, r9
 8008ac0:	f7f7 fd0a 	bl	80004d8 <__aeabi_dmul>
 8008ac4:	4b26      	ldr	r3, [pc, #152]	; (8008b60 <_strtod_l+0x588>)
 8008ac6:	460a      	mov	r2, r1
 8008ac8:	400b      	ands	r3, r1
 8008aca:	4929      	ldr	r1, [pc, #164]	; (8008b70 <_strtod_l+0x598>)
 8008acc:	4680      	mov	r8, r0
 8008ace:	428b      	cmp	r3, r1
 8008ad0:	d8b9      	bhi.n	8008a46 <_strtod_l+0x46e>
 8008ad2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008ad6:	428b      	cmp	r3, r1
 8008ad8:	bf86      	itte	hi
 8008ada:	f04f 38ff 	movhi.w	r8, #4294967295
 8008ade:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8008b74 <_strtod_l+0x59c>
 8008ae2:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	9305      	str	r3, [sp, #20]
 8008aea:	e07f      	b.n	8008bec <_strtod_l+0x614>
 8008aec:	07f2      	lsls	r2, r6, #31
 8008aee:	d505      	bpl.n	8008afc <_strtod_l+0x524>
 8008af0:	9b05      	ldr	r3, [sp, #20]
 8008af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008af6:	f7f7 fcef 	bl	80004d8 <__aeabi_dmul>
 8008afa:	2301      	movs	r3, #1
 8008afc:	9a05      	ldr	r2, [sp, #20]
 8008afe:	3701      	adds	r7, #1
 8008b00:	3208      	adds	r2, #8
 8008b02:	1076      	asrs	r6, r6, #1
 8008b04:	9205      	str	r2, [sp, #20]
 8008b06:	e7cd      	b.n	8008aa4 <_strtod_l+0x4cc>
 8008b08:	d0ed      	beq.n	8008ae6 <_strtod_l+0x50e>
 8008b0a:	4276      	negs	r6, r6
 8008b0c:	f016 020f 	ands.w	r2, r6, #15
 8008b10:	d00a      	beq.n	8008b28 <_strtod_l+0x550>
 8008b12:	4b15      	ldr	r3, [pc, #84]	; (8008b68 <_strtod_l+0x590>)
 8008b14:	4640      	mov	r0, r8
 8008b16:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008b1a:	4649      	mov	r1, r9
 8008b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b20:	f7f7 fe04 	bl	800072c <__aeabi_ddiv>
 8008b24:	4680      	mov	r8, r0
 8008b26:	4689      	mov	r9, r1
 8008b28:	1136      	asrs	r6, r6, #4
 8008b2a:	d0dc      	beq.n	8008ae6 <_strtod_l+0x50e>
 8008b2c:	2e1f      	cmp	r6, #31
 8008b2e:	dd23      	ble.n	8008b78 <_strtod_l+0x5a0>
 8008b30:	f04f 0b00 	mov.w	fp, #0
 8008b34:	f8cd b010 	str.w	fp, [sp, #16]
 8008b38:	f8cd b020 	str.w	fp, [sp, #32]
 8008b3c:	f8cd b018 	str.w	fp, [sp, #24]
 8008b40:	2322      	movs	r3, #34	; 0x22
 8008b42:	f04f 0800 	mov.w	r8, #0
 8008b46:	f04f 0900 	mov.w	r9, #0
 8008b4a:	f8ca 3000 	str.w	r3, [sl]
 8008b4e:	e789      	b.n	8008a64 <_strtod_l+0x48c>
 8008b50:	0800c20d 	.word	0x0800c20d
 8008b54:	0800c250 	.word	0x0800c250
 8008b58:	0800c205 	.word	0x0800c205
 8008b5c:	0800c394 	.word	0x0800c394
 8008b60:	7ff00000 	.word	0x7ff00000
 8008b64:	0800c6a8 	.word	0x0800c6a8
 8008b68:	0800c588 	.word	0x0800c588
 8008b6c:	0800c560 	.word	0x0800c560
 8008b70:	7ca00000 	.word	0x7ca00000
 8008b74:	7fefffff 	.word	0x7fefffff
 8008b78:	f016 0310 	ands.w	r3, r6, #16
 8008b7c:	bf18      	it	ne
 8008b7e:	236a      	movne	r3, #106	; 0x6a
 8008b80:	4640      	mov	r0, r8
 8008b82:	9305      	str	r3, [sp, #20]
 8008b84:	4649      	mov	r1, r9
 8008b86:	2300      	movs	r3, #0
 8008b88:	4fb0      	ldr	r7, [pc, #704]	; (8008e4c <_strtod_l+0x874>)
 8008b8a:	07f2      	lsls	r2, r6, #31
 8008b8c:	d504      	bpl.n	8008b98 <_strtod_l+0x5c0>
 8008b8e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b92:	f7f7 fca1 	bl	80004d8 <__aeabi_dmul>
 8008b96:	2301      	movs	r3, #1
 8008b98:	1076      	asrs	r6, r6, #1
 8008b9a:	f107 0708 	add.w	r7, r7, #8
 8008b9e:	d1f4      	bne.n	8008b8a <_strtod_l+0x5b2>
 8008ba0:	b10b      	cbz	r3, 8008ba6 <_strtod_l+0x5ce>
 8008ba2:	4680      	mov	r8, r0
 8008ba4:	4689      	mov	r9, r1
 8008ba6:	9b05      	ldr	r3, [sp, #20]
 8008ba8:	b1c3      	cbz	r3, 8008bdc <_strtod_l+0x604>
 8008baa:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8008bae:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	4649      	mov	r1, r9
 8008bb6:	dd11      	ble.n	8008bdc <_strtod_l+0x604>
 8008bb8:	2b1f      	cmp	r3, #31
 8008bba:	f340 8127 	ble.w	8008e0c <_strtod_l+0x834>
 8008bbe:	2b34      	cmp	r3, #52	; 0x34
 8008bc0:	bfd8      	it	le
 8008bc2:	f04f 33ff 	movle.w	r3, #4294967295
 8008bc6:	f04f 0800 	mov.w	r8, #0
 8008bca:	bfcf      	iteee	gt
 8008bcc:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8008bd0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008bd4:	fa03 f202 	lslle.w	r2, r3, r2
 8008bd8:	ea02 0901 	andle.w	r9, r2, r1
 8008bdc:	2200      	movs	r2, #0
 8008bde:	2300      	movs	r3, #0
 8008be0:	4640      	mov	r0, r8
 8008be2:	4649      	mov	r1, r9
 8008be4:	f7f7 fee0 	bl	80009a8 <__aeabi_dcmpeq>
 8008be8:	2800      	cmp	r0, #0
 8008bea:	d1a1      	bne.n	8008b30 <_strtod_l+0x558>
 8008bec:	9b06      	ldr	r3, [sp, #24]
 8008bee:	465a      	mov	r2, fp
 8008bf0:	9300      	str	r3, [sp, #0]
 8008bf2:	4650      	mov	r0, sl
 8008bf4:	4623      	mov	r3, r4
 8008bf6:	9908      	ldr	r1, [sp, #32]
 8008bf8:	f002 f8fe 	bl	800adf8 <__s2b>
 8008bfc:	9008      	str	r0, [sp, #32]
 8008bfe:	2800      	cmp	r0, #0
 8008c00:	f43f af21 	beq.w	8008a46 <_strtod_l+0x46e>
 8008c04:	9b04      	ldr	r3, [sp, #16]
 8008c06:	f04f 0b00 	mov.w	fp, #0
 8008c0a:	1b5d      	subs	r5, r3, r5
 8008c0c:	9b07      	ldr	r3, [sp, #28]
 8008c0e:	f8cd b010 	str.w	fp, [sp, #16]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	bfb4      	ite	lt
 8008c16:	462b      	movlt	r3, r5
 8008c18:	2300      	movge	r3, #0
 8008c1a:	930e      	str	r3, [sp, #56]	; 0x38
 8008c1c:	9b07      	ldr	r3, [sp, #28]
 8008c1e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8008c22:	9314      	str	r3, [sp, #80]	; 0x50
 8008c24:	9b08      	ldr	r3, [sp, #32]
 8008c26:	4650      	mov	r0, sl
 8008c28:	6859      	ldr	r1, [r3, #4]
 8008c2a:	f002 f83d 	bl	800aca8 <_Balloc>
 8008c2e:	9006      	str	r0, [sp, #24]
 8008c30:	2800      	cmp	r0, #0
 8008c32:	f43f af10 	beq.w	8008a56 <_strtod_l+0x47e>
 8008c36:	9b08      	ldr	r3, [sp, #32]
 8008c38:	300c      	adds	r0, #12
 8008c3a:	691a      	ldr	r2, [r3, #16]
 8008c3c:	f103 010c 	add.w	r1, r3, #12
 8008c40:	3202      	adds	r2, #2
 8008c42:	0092      	lsls	r2, r2, #2
 8008c44:	f002 f822 	bl	800ac8c <memcpy>
 8008c48:	ab1c      	add	r3, sp, #112	; 0x70
 8008c4a:	9301      	str	r3, [sp, #4]
 8008c4c:	ab1b      	add	r3, sp, #108	; 0x6c
 8008c4e:	9300      	str	r3, [sp, #0]
 8008c50:	4642      	mov	r2, r8
 8008c52:	464b      	mov	r3, r9
 8008c54:	4650      	mov	r0, sl
 8008c56:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8008c5a:	f002 fc0f 	bl	800b47c <__d2b>
 8008c5e:	901a      	str	r0, [sp, #104]	; 0x68
 8008c60:	2800      	cmp	r0, #0
 8008c62:	f43f aef8 	beq.w	8008a56 <_strtod_l+0x47e>
 8008c66:	2101      	movs	r1, #1
 8008c68:	4650      	mov	r0, sl
 8008c6a:	f002 f95d 	bl	800af28 <__i2b>
 8008c6e:	4603      	mov	r3, r0
 8008c70:	9004      	str	r0, [sp, #16]
 8008c72:	2800      	cmp	r0, #0
 8008c74:	f43f aeef 	beq.w	8008a56 <_strtod_l+0x47e>
 8008c78:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8008c7a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008c7c:	2d00      	cmp	r5, #0
 8008c7e:	bfab      	itete	ge
 8008c80:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8008c82:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 8008c84:	18ee      	addge	r6, r5, r3
 8008c86:	1b5c      	sublt	r4, r3, r5
 8008c88:	9b05      	ldr	r3, [sp, #20]
 8008c8a:	bfa8      	it	ge
 8008c8c:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 8008c8e:	eba5 0503 	sub.w	r5, r5, r3
 8008c92:	4415      	add	r5, r2
 8008c94:	4b6e      	ldr	r3, [pc, #440]	; (8008e50 <_strtod_l+0x878>)
 8008c96:	f105 35ff 	add.w	r5, r5, #4294967295
 8008c9a:	bfb8      	it	lt
 8008c9c:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8008c9e:	429d      	cmp	r5, r3
 8008ca0:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008ca4:	f280 80c4 	bge.w	8008e30 <_strtod_l+0x858>
 8008ca8:	1b5b      	subs	r3, r3, r5
 8008caa:	2b1f      	cmp	r3, #31
 8008cac:	f04f 0701 	mov.w	r7, #1
 8008cb0:	eba2 0203 	sub.w	r2, r2, r3
 8008cb4:	f300 80b1 	bgt.w	8008e1a <_strtod_l+0x842>
 8008cb8:	2500      	movs	r5, #0
 8008cba:	fa07 f303 	lsl.w	r3, r7, r3
 8008cbe:	930f      	str	r3, [sp, #60]	; 0x3c
 8008cc0:	18b7      	adds	r7, r6, r2
 8008cc2:	9b05      	ldr	r3, [sp, #20]
 8008cc4:	42be      	cmp	r6, r7
 8008cc6:	4414      	add	r4, r2
 8008cc8:	441c      	add	r4, r3
 8008cca:	4633      	mov	r3, r6
 8008ccc:	bfa8      	it	ge
 8008cce:	463b      	movge	r3, r7
 8008cd0:	42a3      	cmp	r3, r4
 8008cd2:	bfa8      	it	ge
 8008cd4:	4623      	movge	r3, r4
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	bfc2      	ittt	gt
 8008cda:	1aff      	subgt	r7, r7, r3
 8008cdc:	1ae4      	subgt	r4, r4, r3
 8008cde:	1af6      	subgt	r6, r6, r3
 8008ce0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	dd17      	ble.n	8008d16 <_strtod_l+0x73e>
 8008ce6:	461a      	mov	r2, r3
 8008ce8:	4650      	mov	r0, sl
 8008cea:	9904      	ldr	r1, [sp, #16]
 8008cec:	f002 f9da 	bl	800b0a4 <__pow5mult>
 8008cf0:	9004      	str	r0, [sp, #16]
 8008cf2:	2800      	cmp	r0, #0
 8008cf4:	f43f aeaf 	beq.w	8008a56 <_strtod_l+0x47e>
 8008cf8:	4601      	mov	r1, r0
 8008cfa:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008cfc:	4650      	mov	r0, sl
 8008cfe:	f002 f929 	bl	800af54 <__multiply>
 8008d02:	9009      	str	r0, [sp, #36]	; 0x24
 8008d04:	2800      	cmp	r0, #0
 8008d06:	f43f aea6 	beq.w	8008a56 <_strtod_l+0x47e>
 8008d0a:	4650      	mov	r0, sl
 8008d0c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008d0e:	f002 f80b 	bl	800ad28 <_Bfree>
 8008d12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d14:	931a      	str	r3, [sp, #104]	; 0x68
 8008d16:	2f00      	cmp	r7, #0
 8008d18:	f300 808e 	bgt.w	8008e38 <_strtod_l+0x860>
 8008d1c:	9b07      	ldr	r3, [sp, #28]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	dd08      	ble.n	8008d34 <_strtod_l+0x75c>
 8008d22:	4650      	mov	r0, sl
 8008d24:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008d26:	9906      	ldr	r1, [sp, #24]
 8008d28:	f002 f9bc 	bl	800b0a4 <__pow5mult>
 8008d2c:	9006      	str	r0, [sp, #24]
 8008d2e:	2800      	cmp	r0, #0
 8008d30:	f43f ae91 	beq.w	8008a56 <_strtod_l+0x47e>
 8008d34:	2c00      	cmp	r4, #0
 8008d36:	dd08      	ble.n	8008d4a <_strtod_l+0x772>
 8008d38:	4622      	mov	r2, r4
 8008d3a:	4650      	mov	r0, sl
 8008d3c:	9906      	ldr	r1, [sp, #24]
 8008d3e:	f002 fa0b 	bl	800b158 <__lshift>
 8008d42:	9006      	str	r0, [sp, #24]
 8008d44:	2800      	cmp	r0, #0
 8008d46:	f43f ae86 	beq.w	8008a56 <_strtod_l+0x47e>
 8008d4a:	2e00      	cmp	r6, #0
 8008d4c:	dd08      	ble.n	8008d60 <_strtod_l+0x788>
 8008d4e:	4632      	mov	r2, r6
 8008d50:	4650      	mov	r0, sl
 8008d52:	9904      	ldr	r1, [sp, #16]
 8008d54:	f002 fa00 	bl	800b158 <__lshift>
 8008d58:	9004      	str	r0, [sp, #16]
 8008d5a:	2800      	cmp	r0, #0
 8008d5c:	f43f ae7b 	beq.w	8008a56 <_strtod_l+0x47e>
 8008d60:	4650      	mov	r0, sl
 8008d62:	9a06      	ldr	r2, [sp, #24]
 8008d64:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008d66:	f002 fa83 	bl	800b270 <__mdiff>
 8008d6a:	4683      	mov	fp, r0
 8008d6c:	2800      	cmp	r0, #0
 8008d6e:	f43f ae72 	beq.w	8008a56 <_strtod_l+0x47e>
 8008d72:	2400      	movs	r4, #0
 8008d74:	68c3      	ldr	r3, [r0, #12]
 8008d76:	9904      	ldr	r1, [sp, #16]
 8008d78:	60c4      	str	r4, [r0, #12]
 8008d7a:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d7c:	f002 fa5c 	bl	800b238 <__mcmp>
 8008d80:	42a0      	cmp	r0, r4
 8008d82:	da6b      	bge.n	8008e5c <_strtod_l+0x884>
 8008d84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d86:	ea53 0308 	orrs.w	r3, r3, r8
 8008d8a:	f040 8091 	bne.w	8008eb0 <_strtod_l+0x8d8>
 8008d8e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	f040 808c 	bne.w	8008eb0 <_strtod_l+0x8d8>
 8008d98:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008d9c:	0d1b      	lsrs	r3, r3, #20
 8008d9e:	051b      	lsls	r3, r3, #20
 8008da0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008da4:	f240 8084 	bls.w	8008eb0 <_strtod_l+0x8d8>
 8008da8:	f8db 3014 	ldr.w	r3, [fp, #20]
 8008dac:	b91b      	cbnz	r3, 8008db6 <_strtod_l+0x7de>
 8008dae:	f8db 3010 	ldr.w	r3, [fp, #16]
 8008db2:	2b01      	cmp	r3, #1
 8008db4:	dd7c      	ble.n	8008eb0 <_strtod_l+0x8d8>
 8008db6:	4659      	mov	r1, fp
 8008db8:	2201      	movs	r2, #1
 8008dba:	4650      	mov	r0, sl
 8008dbc:	f002 f9cc 	bl	800b158 <__lshift>
 8008dc0:	9904      	ldr	r1, [sp, #16]
 8008dc2:	4683      	mov	fp, r0
 8008dc4:	f002 fa38 	bl	800b238 <__mcmp>
 8008dc8:	2800      	cmp	r0, #0
 8008dca:	dd71      	ble.n	8008eb0 <_strtod_l+0x8d8>
 8008dcc:	9905      	ldr	r1, [sp, #20]
 8008dce:	464b      	mov	r3, r9
 8008dd0:	4a20      	ldr	r2, [pc, #128]	; (8008e54 <_strtod_l+0x87c>)
 8008dd2:	2900      	cmp	r1, #0
 8008dd4:	f000 808c 	beq.w	8008ef0 <_strtod_l+0x918>
 8008dd8:	ea02 0109 	and.w	r1, r2, r9
 8008ddc:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008de0:	f300 8086 	bgt.w	8008ef0 <_strtod_l+0x918>
 8008de4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008de8:	f77f aeaa 	ble.w	8008b40 <_strtod_l+0x568>
 8008dec:	4640      	mov	r0, r8
 8008dee:	4649      	mov	r1, r9
 8008df0:	4b19      	ldr	r3, [pc, #100]	; (8008e58 <_strtod_l+0x880>)
 8008df2:	2200      	movs	r2, #0
 8008df4:	f7f7 fb70 	bl	80004d8 <__aeabi_dmul>
 8008df8:	460b      	mov	r3, r1
 8008dfa:	4303      	orrs	r3, r0
 8008dfc:	bf08      	it	eq
 8008dfe:	2322      	moveq	r3, #34	; 0x22
 8008e00:	4680      	mov	r8, r0
 8008e02:	4689      	mov	r9, r1
 8008e04:	bf08      	it	eq
 8008e06:	f8ca 3000 	streq.w	r3, [sl]
 8008e0a:	e62f      	b.n	8008a6c <_strtod_l+0x494>
 8008e0c:	f04f 32ff 	mov.w	r2, #4294967295
 8008e10:	fa02 f303 	lsl.w	r3, r2, r3
 8008e14:	ea03 0808 	and.w	r8, r3, r8
 8008e18:	e6e0      	b.n	8008bdc <_strtod_l+0x604>
 8008e1a:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8008e1e:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8008e22:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8008e26:	35e2      	adds	r5, #226	; 0xe2
 8008e28:	fa07 f505 	lsl.w	r5, r7, r5
 8008e2c:	970f      	str	r7, [sp, #60]	; 0x3c
 8008e2e:	e747      	b.n	8008cc0 <_strtod_l+0x6e8>
 8008e30:	2301      	movs	r3, #1
 8008e32:	2500      	movs	r5, #0
 8008e34:	930f      	str	r3, [sp, #60]	; 0x3c
 8008e36:	e743      	b.n	8008cc0 <_strtod_l+0x6e8>
 8008e38:	463a      	mov	r2, r7
 8008e3a:	4650      	mov	r0, sl
 8008e3c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008e3e:	f002 f98b 	bl	800b158 <__lshift>
 8008e42:	901a      	str	r0, [sp, #104]	; 0x68
 8008e44:	2800      	cmp	r0, #0
 8008e46:	f47f af69 	bne.w	8008d1c <_strtod_l+0x744>
 8008e4a:	e604      	b.n	8008a56 <_strtod_l+0x47e>
 8008e4c:	0800c268 	.word	0x0800c268
 8008e50:	fffffc02 	.word	0xfffffc02
 8008e54:	7ff00000 	.word	0x7ff00000
 8008e58:	39500000 	.word	0x39500000
 8008e5c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008e60:	d165      	bne.n	8008f2e <_strtod_l+0x956>
 8008e62:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008e64:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008e68:	b35a      	cbz	r2, 8008ec2 <_strtod_l+0x8ea>
 8008e6a:	4a99      	ldr	r2, [pc, #612]	; (80090d0 <_strtod_l+0xaf8>)
 8008e6c:	4293      	cmp	r3, r2
 8008e6e:	d12b      	bne.n	8008ec8 <_strtod_l+0x8f0>
 8008e70:	9b05      	ldr	r3, [sp, #20]
 8008e72:	4641      	mov	r1, r8
 8008e74:	b303      	cbz	r3, 8008eb8 <_strtod_l+0x8e0>
 8008e76:	464a      	mov	r2, r9
 8008e78:	4b96      	ldr	r3, [pc, #600]	; (80090d4 <_strtod_l+0xafc>)
 8008e7a:	4013      	ands	r3, r2
 8008e7c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008e80:	f04f 32ff 	mov.w	r2, #4294967295
 8008e84:	d81b      	bhi.n	8008ebe <_strtod_l+0x8e6>
 8008e86:	0d1b      	lsrs	r3, r3, #20
 8008e88:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8008e90:	4299      	cmp	r1, r3
 8008e92:	d119      	bne.n	8008ec8 <_strtod_l+0x8f0>
 8008e94:	4b90      	ldr	r3, [pc, #576]	; (80090d8 <_strtod_l+0xb00>)
 8008e96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e98:	429a      	cmp	r2, r3
 8008e9a:	d102      	bne.n	8008ea2 <_strtod_l+0x8ca>
 8008e9c:	3101      	adds	r1, #1
 8008e9e:	f43f adda 	beq.w	8008a56 <_strtod_l+0x47e>
 8008ea2:	f04f 0800 	mov.w	r8, #0
 8008ea6:	4b8b      	ldr	r3, [pc, #556]	; (80090d4 <_strtod_l+0xafc>)
 8008ea8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008eaa:	401a      	ands	r2, r3
 8008eac:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8008eb0:	9b05      	ldr	r3, [sp, #20]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d19a      	bne.n	8008dec <_strtod_l+0x814>
 8008eb6:	e5d9      	b.n	8008a6c <_strtod_l+0x494>
 8008eb8:	f04f 33ff 	mov.w	r3, #4294967295
 8008ebc:	e7e8      	b.n	8008e90 <_strtod_l+0x8b8>
 8008ebe:	4613      	mov	r3, r2
 8008ec0:	e7e6      	b.n	8008e90 <_strtod_l+0x8b8>
 8008ec2:	ea53 0308 	orrs.w	r3, r3, r8
 8008ec6:	d081      	beq.n	8008dcc <_strtod_l+0x7f4>
 8008ec8:	b1e5      	cbz	r5, 8008f04 <_strtod_l+0x92c>
 8008eca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ecc:	421d      	tst	r5, r3
 8008ece:	d0ef      	beq.n	8008eb0 <_strtod_l+0x8d8>
 8008ed0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ed2:	4640      	mov	r0, r8
 8008ed4:	4649      	mov	r1, r9
 8008ed6:	9a05      	ldr	r2, [sp, #20]
 8008ed8:	b1c3      	cbz	r3, 8008f0c <_strtod_l+0x934>
 8008eda:	f7ff fb5b 	bl	8008594 <sulp>
 8008ede:	4602      	mov	r2, r0
 8008ee0:	460b      	mov	r3, r1
 8008ee2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008ee6:	f7f7 f941 	bl	800016c <__adddf3>
 8008eea:	4680      	mov	r8, r0
 8008eec:	4689      	mov	r9, r1
 8008eee:	e7df      	b.n	8008eb0 <_strtod_l+0x8d8>
 8008ef0:	4013      	ands	r3, r2
 8008ef2:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008ef6:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8008efa:	f04f 38ff 	mov.w	r8, #4294967295
 8008efe:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8008f02:	e7d5      	b.n	8008eb0 <_strtod_l+0x8d8>
 8008f04:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008f06:	ea13 0f08 	tst.w	r3, r8
 8008f0a:	e7e0      	b.n	8008ece <_strtod_l+0x8f6>
 8008f0c:	f7ff fb42 	bl	8008594 <sulp>
 8008f10:	4602      	mov	r2, r0
 8008f12:	460b      	mov	r3, r1
 8008f14:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008f18:	f7f7 f926 	bl	8000168 <__aeabi_dsub>
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	2300      	movs	r3, #0
 8008f20:	4680      	mov	r8, r0
 8008f22:	4689      	mov	r9, r1
 8008f24:	f7f7 fd40 	bl	80009a8 <__aeabi_dcmpeq>
 8008f28:	2800      	cmp	r0, #0
 8008f2a:	d0c1      	beq.n	8008eb0 <_strtod_l+0x8d8>
 8008f2c:	e608      	b.n	8008b40 <_strtod_l+0x568>
 8008f2e:	4658      	mov	r0, fp
 8008f30:	9904      	ldr	r1, [sp, #16]
 8008f32:	f002 faff 	bl	800b534 <__ratio>
 8008f36:	2200      	movs	r2, #0
 8008f38:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008f3c:	4606      	mov	r6, r0
 8008f3e:	460f      	mov	r7, r1
 8008f40:	f7f7 fd46 	bl	80009d0 <__aeabi_dcmple>
 8008f44:	2800      	cmp	r0, #0
 8008f46:	d070      	beq.n	800902a <_strtod_l+0xa52>
 8008f48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d042      	beq.n	8008fd4 <_strtod_l+0x9fc>
 8008f4e:	2600      	movs	r6, #0
 8008f50:	4f62      	ldr	r7, [pc, #392]	; (80090dc <_strtod_l+0xb04>)
 8008f52:	4d62      	ldr	r5, [pc, #392]	; (80090dc <_strtod_l+0xb04>)
 8008f54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f56:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008f5a:	0d1b      	lsrs	r3, r3, #20
 8008f5c:	051b      	lsls	r3, r3, #20
 8008f5e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008f60:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008f62:	4b5f      	ldr	r3, [pc, #380]	; (80090e0 <_strtod_l+0xb08>)
 8008f64:	429a      	cmp	r2, r3
 8008f66:	f040 80c3 	bne.w	80090f0 <_strtod_l+0xb18>
 8008f6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f6c:	4640      	mov	r0, r8
 8008f6e:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8008f72:	4649      	mov	r1, r9
 8008f74:	f002 fa08 	bl	800b388 <__ulp>
 8008f78:	4602      	mov	r2, r0
 8008f7a:	460b      	mov	r3, r1
 8008f7c:	4630      	mov	r0, r6
 8008f7e:	4639      	mov	r1, r7
 8008f80:	f7f7 faaa 	bl	80004d8 <__aeabi_dmul>
 8008f84:	4642      	mov	r2, r8
 8008f86:	464b      	mov	r3, r9
 8008f88:	f7f7 f8f0 	bl	800016c <__adddf3>
 8008f8c:	460b      	mov	r3, r1
 8008f8e:	4951      	ldr	r1, [pc, #324]	; (80090d4 <_strtod_l+0xafc>)
 8008f90:	4a54      	ldr	r2, [pc, #336]	; (80090e4 <_strtod_l+0xb0c>)
 8008f92:	4019      	ands	r1, r3
 8008f94:	4291      	cmp	r1, r2
 8008f96:	4680      	mov	r8, r0
 8008f98:	d95d      	bls.n	8009056 <_strtod_l+0xa7e>
 8008f9a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008f9c:	4b4e      	ldr	r3, [pc, #312]	; (80090d8 <_strtod_l+0xb00>)
 8008f9e:	429a      	cmp	r2, r3
 8008fa0:	d103      	bne.n	8008faa <_strtod_l+0x9d2>
 8008fa2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008fa4:	3301      	adds	r3, #1
 8008fa6:	f43f ad56 	beq.w	8008a56 <_strtod_l+0x47e>
 8008faa:	f04f 38ff 	mov.w	r8, #4294967295
 8008fae:	f8df 9128 	ldr.w	r9, [pc, #296]	; 80090d8 <_strtod_l+0xb00>
 8008fb2:	4650      	mov	r0, sl
 8008fb4:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008fb6:	f001 feb7 	bl	800ad28 <_Bfree>
 8008fba:	4650      	mov	r0, sl
 8008fbc:	9906      	ldr	r1, [sp, #24]
 8008fbe:	f001 feb3 	bl	800ad28 <_Bfree>
 8008fc2:	4650      	mov	r0, sl
 8008fc4:	9904      	ldr	r1, [sp, #16]
 8008fc6:	f001 feaf 	bl	800ad28 <_Bfree>
 8008fca:	4659      	mov	r1, fp
 8008fcc:	4650      	mov	r0, sl
 8008fce:	f001 feab 	bl	800ad28 <_Bfree>
 8008fd2:	e627      	b.n	8008c24 <_strtod_l+0x64c>
 8008fd4:	f1b8 0f00 	cmp.w	r8, #0
 8008fd8:	d119      	bne.n	800900e <_strtod_l+0xa36>
 8008fda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fdc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008fe0:	b9e3      	cbnz	r3, 800901c <_strtod_l+0xa44>
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	4630      	mov	r0, r6
 8008fe6:	4639      	mov	r1, r7
 8008fe8:	4b3c      	ldr	r3, [pc, #240]	; (80090dc <_strtod_l+0xb04>)
 8008fea:	f7f7 fce7 	bl	80009bc <__aeabi_dcmplt>
 8008fee:	b9c8      	cbnz	r0, 8009024 <_strtod_l+0xa4c>
 8008ff0:	2200      	movs	r2, #0
 8008ff2:	4630      	mov	r0, r6
 8008ff4:	4639      	mov	r1, r7
 8008ff6:	4b3c      	ldr	r3, [pc, #240]	; (80090e8 <_strtod_l+0xb10>)
 8008ff8:	f7f7 fa6e 	bl	80004d8 <__aeabi_dmul>
 8008ffc:	4604      	mov	r4, r0
 8008ffe:	460d      	mov	r5, r1
 8009000:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8009004:	9416      	str	r4, [sp, #88]	; 0x58
 8009006:	9317      	str	r3, [sp, #92]	; 0x5c
 8009008:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 800900c:	e7a2      	b.n	8008f54 <_strtod_l+0x97c>
 800900e:	f1b8 0f01 	cmp.w	r8, #1
 8009012:	d103      	bne.n	800901c <_strtod_l+0xa44>
 8009014:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009016:	2b00      	cmp	r3, #0
 8009018:	f43f ad92 	beq.w	8008b40 <_strtod_l+0x568>
 800901c:	2600      	movs	r6, #0
 800901e:	2400      	movs	r4, #0
 8009020:	4f32      	ldr	r7, [pc, #200]	; (80090ec <_strtod_l+0xb14>)
 8009022:	e796      	b.n	8008f52 <_strtod_l+0x97a>
 8009024:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8009026:	4d30      	ldr	r5, [pc, #192]	; (80090e8 <_strtod_l+0xb10>)
 8009028:	e7ea      	b.n	8009000 <_strtod_l+0xa28>
 800902a:	4b2f      	ldr	r3, [pc, #188]	; (80090e8 <_strtod_l+0xb10>)
 800902c:	2200      	movs	r2, #0
 800902e:	4630      	mov	r0, r6
 8009030:	4639      	mov	r1, r7
 8009032:	f7f7 fa51 	bl	80004d8 <__aeabi_dmul>
 8009036:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009038:	4604      	mov	r4, r0
 800903a:	460d      	mov	r5, r1
 800903c:	b933      	cbnz	r3, 800904c <_strtod_l+0xa74>
 800903e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009042:	9010      	str	r0, [sp, #64]	; 0x40
 8009044:	9311      	str	r3, [sp, #68]	; 0x44
 8009046:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800904a:	e783      	b.n	8008f54 <_strtod_l+0x97c>
 800904c:	4602      	mov	r2, r0
 800904e:	460b      	mov	r3, r1
 8009050:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8009054:	e7f7      	b.n	8009046 <_strtod_l+0xa6e>
 8009056:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800905a:	9b05      	ldr	r3, [sp, #20]
 800905c:	2b00      	cmp	r3, #0
 800905e:	d1a8      	bne.n	8008fb2 <_strtod_l+0x9da>
 8009060:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009064:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009066:	0d1b      	lsrs	r3, r3, #20
 8009068:	051b      	lsls	r3, r3, #20
 800906a:	429a      	cmp	r2, r3
 800906c:	d1a1      	bne.n	8008fb2 <_strtod_l+0x9da>
 800906e:	4620      	mov	r0, r4
 8009070:	4629      	mov	r1, r5
 8009072:	f7f7 fd79 	bl	8000b68 <__aeabi_d2lz>
 8009076:	f7f7 fa01 	bl	800047c <__aeabi_l2d>
 800907a:	4602      	mov	r2, r0
 800907c:	460b      	mov	r3, r1
 800907e:	4620      	mov	r0, r4
 8009080:	4629      	mov	r1, r5
 8009082:	f7f7 f871 	bl	8000168 <__aeabi_dsub>
 8009086:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009088:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800908c:	ea43 0308 	orr.w	r3, r3, r8
 8009090:	4313      	orrs	r3, r2
 8009092:	4604      	mov	r4, r0
 8009094:	460d      	mov	r5, r1
 8009096:	d066      	beq.n	8009166 <_strtod_l+0xb8e>
 8009098:	a309      	add	r3, pc, #36	; (adr r3, 80090c0 <_strtod_l+0xae8>)
 800909a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800909e:	f7f7 fc8d 	bl	80009bc <__aeabi_dcmplt>
 80090a2:	2800      	cmp	r0, #0
 80090a4:	f47f ace2 	bne.w	8008a6c <_strtod_l+0x494>
 80090a8:	a307      	add	r3, pc, #28	; (adr r3, 80090c8 <_strtod_l+0xaf0>)
 80090aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090ae:	4620      	mov	r0, r4
 80090b0:	4629      	mov	r1, r5
 80090b2:	f7f7 fca1 	bl	80009f8 <__aeabi_dcmpgt>
 80090b6:	2800      	cmp	r0, #0
 80090b8:	f43f af7b 	beq.w	8008fb2 <_strtod_l+0x9da>
 80090bc:	e4d6      	b.n	8008a6c <_strtod_l+0x494>
 80090be:	bf00      	nop
 80090c0:	94a03595 	.word	0x94a03595
 80090c4:	3fdfffff 	.word	0x3fdfffff
 80090c8:	35afe535 	.word	0x35afe535
 80090cc:	3fe00000 	.word	0x3fe00000
 80090d0:	000fffff 	.word	0x000fffff
 80090d4:	7ff00000 	.word	0x7ff00000
 80090d8:	7fefffff 	.word	0x7fefffff
 80090dc:	3ff00000 	.word	0x3ff00000
 80090e0:	7fe00000 	.word	0x7fe00000
 80090e4:	7c9fffff 	.word	0x7c9fffff
 80090e8:	3fe00000 	.word	0x3fe00000
 80090ec:	bff00000 	.word	0xbff00000
 80090f0:	9b05      	ldr	r3, [sp, #20]
 80090f2:	b313      	cbz	r3, 800913a <_strtod_l+0xb62>
 80090f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80090f6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80090fa:	d81e      	bhi.n	800913a <_strtod_l+0xb62>
 80090fc:	a326      	add	r3, pc, #152	; (adr r3, 8009198 <_strtod_l+0xbc0>)
 80090fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009102:	4620      	mov	r0, r4
 8009104:	4629      	mov	r1, r5
 8009106:	f7f7 fc63 	bl	80009d0 <__aeabi_dcmple>
 800910a:	b190      	cbz	r0, 8009132 <_strtod_l+0xb5a>
 800910c:	4629      	mov	r1, r5
 800910e:	4620      	mov	r0, r4
 8009110:	f7f7 fcba 	bl	8000a88 <__aeabi_d2uiz>
 8009114:	2801      	cmp	r0, #1
 8009116:	bf38      	it	cc
 8009118:	2001      	movcc	r0, #1
 800911a:	f7f7 f963 	bl	80003e4 <__aeabi_ui2d>
 800911e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009120:	4604      	mov	r4, r0
 8009122:	460d      	mov	r5, r1
 8009124:	b9d3      	cbnz	r3, 800915c <_strtod_l+0xb84>
 8009126:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800912a:	9012      	str	r0, [sp, #72]	; 0x48
 800912c:	9313      	str	r3, [sp, #76]	; 0x4c
 800912e:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8009132:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009134:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8009138:	1a9f      	subs	r7, r3, r2
 800913a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800913e:	f002 f923 	bl	800b388 <__ulp>
 8009142:	4602      	mov	r2, r0
 8009144:	460b      	mov	r3, r1
 8009146:	4630      	mov	r0, r6
 8009148:	4639      	mov	r1, r7
 800914a:	f7f7 f9c5 	bl	80004d8 <__aeabi_dmul>
 800914e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009152:	f7f7 f80b 	bl	800016c <__adddf3>
 8009156:	4680      	mov	r8, r0
 8009158:	4689      	mov	r9, r1
 800915a:	e77e      	b.n	800905a <_strtod_l+0xa82>
 800915c:	4602      	mov	r2, r0
 800915e:	460b      	mov	r3, r1
 8009160:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8009164:	e7e3      	b.n	800912e <_strtod_l+0xb56>
 8009166:	a30e      	add	r3, pc, #56	; (adr r3, 80091a0 <_strtod_l+0xbc8>)
 8009168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800916c:	f7f7 fc26 	bl	80009bc <__aeabi_dcmplt>
 8009170:	e7a1      	b.n	80090b6 <_strtod_l+0xade>
 8009172:	2300      	movs	r3, #0
 8009174:	930a      	str	r3, [sp, #40]	; 0x28
 8009176:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009178:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800917a:	6013      	str	r3, [r2, #0]
 800917c:	f7ff ba71 	b.w	8008662 <_strtod_l+0x8a>
 8009180:	2a65      	cmp	r2, #101	; 0x65
 8009182:	f43f ab63 	beq.w	800884c <_strtod_l+0x274>
 8009186:	2a45      	cmp	r2, #69	; 0x45
 8009188:	f43f ab60 	beq.w	800884c <_strtod_l+0x274>
 800918c:	2301      	movs	r3, #1
 800918e:	f7ff bb95 	b.w	80088bc <_strtod_l+0x2e4>
 8009192:	bf00      	nop
 8009194:	f3af 8000 	nop.w
 8009198:	ffc00000 	.word	0xffc00000
 800919c:	41dfffff 	.word	0x41dfffff
 80091a0:	94a03595 	.word	0x94a03595
 80091a4:	3fcfffff 	.word	0x3fcfffff

080091a8 <_strtod_r>:
 80091a8:	4b01      	ldr	r3, [pc, #4]	; (80091b0 <_strtod_r+0x8>)
 80091aa:	f7ff ba15 	b.w	80085d8 <_strtod_l>
 80091ae:	bf00      	nop
 80091b0:	20000074 	.word	0x20000074

080091b4 <_strtol_l.constprop.0>:
 80091b4:	2b01      	cmp	r3, #1
 80091b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091ba:	4680      	mov	r8, r0
 80091bc:	d001      	beq.n	80091c2 <_strtol_l.constprop.0+0xe>
 80091be:	2b24      	cmp	r3, #36	; 0x24
 80091c0:	d906      	bls.n	80091d0 <_strtol_l.constprop.0+0x1c>
 80091c2:	f000 ffaf 	bl	800a124 <__errno>
 80091c6:	2316      	movs	r3, #22
 80091c8:	6003      	str	r3, [r0, #0]
 80091ca:	2000      	movs	r0, #0
 80091cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091d0:	460d      	mov	r5, r1
 80091d2:	4f35      	ldr	r7, [pc, #212]	; (80092a8 <_strtol_l.constprop.0+0xf4>)
 80091d4:	4628      	mov	r0, r5
 80091d6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80091da:	5de6      	ldrb	r6, [r4, r7]
 80091dc:	f016 0608 	ands.w	r6, r6, #8
 80091e0:	d1f8      	bne.n	80091d4 <_strtol_l.constprop.0+0x20>
 80091e2:	2c2d      	cmp	r4, #45	; 0x2d
 80091e4:	d12f      	bne.n	8009246 <_strtol_l.constprop.0+0x92>
 80091e6:	2601      	movs	r6, #1
 80091e8:	782c      	ldrb	r4, [r5, #0]
 80091ea:	1c85      	adds	r5, r0, #2
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d057      	beq.n	80092a0 <_strtol_l.constprop.0+0xec>
 80091f0:	2b10      	cmp	r3, #16
 80091f2:	d109      	bne.n	8009208 <_strtol_l.constprop.0+0x54>
 80091f4:	2c30      	cmp	r4, #48	; 0x30
 80091f6:	d107      	bne.n	8009208 <_strtol_l.constprop.0+0x54>
 80091f8:	7828      	ldrb	r0, [r5, #0]
 80091fa:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80091fe:	2858      	cmp	r0, #88	; 0x58
 8009200:	d149      	bne.n	8009296 <_strtol_l.constprop.0+0xe2>
 8009202:	2310      	movs	r3, #16
 8009204:	786c      	ldrb	r4, [r5, #1]
 8009206:	3502      	adds	r5, #2
 8009208:	2700      	movs	r7, #0
 800920a:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 800920e:	f10e 3eff 	add.w	lr, lr, #4294967295
 8009212:	fbbe f9f3 	udiv	r9, lr, r3
 8009216:	4638      	mov	r0, r7
 8009218:	fb03 ea19 	mls	sl, r3, r9, lr
 800921c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8009220:	f1bc 0f09 	cmp.w	ip, #9
 8009224:	d814      	bhi.n	8009250 <_strtol_l.constprop.0+0x9c>
 8009226:	4664      	mov	r4, ip
 8009228:	42a3      	cmp	r3, r4
 800922a:	dd22      	ble.n	8009272 <_strtol_l.constprop.0+0xbe>
 800922c:	2f00      	cmp	r7, #0
 800922e:	db1d      	blt.n	800926c <_strtol_l.constprop.0+0xb8>
 8009230:	4581      	cmp	r9, r0
 8009232:	d31b      	bcc.n	800926c <_strtol_l.constprop.0+0xb8>
 8009234:	d101      	bne.n	800923a <_strtol_l.constprop.0+0x86>
 8009236:	45a2      	cmp	sl, r4
 8009238:	db18      	blt.n	800926c <_strtol_l.constprop.0+0xb8>
 800923a:	2701      	movs	r7, #1
 800923c:	fb00 4003 	mla	r0, r0, r3, r4
 8009240:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009244:	e7ea      	b.n	800921c <_strtol_l.constprop.0+0x68>
 8009246:	2c2b      	cmp	r4, #43	; 0x2b
 8009248:	bf04      	itt	eq
 800924a:	782c      	ldrbeq	r4, [r5, #0]
 800924c:	1c85      	addeq	r5, r0, #2
 800924e:	e7cd      	b.n	80091ec <_strtol_l.constprop.0+0x38>
 8009250:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8009254:	f1bc 0f19 	cmp.w	ip, #25
 8009258:	d801      	bhi.n	800925e <_strtol_l.constprop.0+0xaa>
 800925a:	3c37      	subs	r4, #55	; 0x37
 800925c:	e7e4      	b.n	8009228 <_strtol_l.constprop.0+0x74>
 800925e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8009262:	f1bc 0f19 	cmp.w	ip, #25
 8009266:	d804      	bhi.n	8009272 <_strtol_l.constprop.0+0xbe>
 8009268:	3c57      	subs	r4, #87	; 0x57
 800926a:	e7dd      	b.n	8009228 <_strtol_l.constprop.0+0x74>
 800926c:	f04f 37ff 	mov.w	r7, #4294967295
 8009270:	e7e6      	b.n	8009240 <_strtol_l.constprop.0+0x8c>
 8009272:	2f00      	cmp	r7, #0
 8009274:	da07      	bge.n	8009286 <_strtol_l.constprop.0+0xd2>
 8009276:	2322      	movs	r3, #34	; 0x22
 8009278:	4670      	mov	r0, lr
 800927a:	f8c8 3000 	str.w	r3, [r8]
 800927e:	2a00      	cmp	r2, #0
 8009280:	d0a4      	beq.n	80091cc <_strtol_l.constprop.0+0x18>
 8009282:	1e69      	subs	r1, r5, #1
 8009284:	e005      	b.n	8009292 <_strtol_l.constprop.0+0xde>
 8009286:	b106      	cbz	r6, 800928a <_strtol_l.constprop.0+0xd6>
 8009288:	4240      	negs	r0, r0
 800928a:	2a00      	cmp	r2, #0
 800928c:	d09e      	beq.n	80091cc <_strtol_l.constprop.0+0x18>
 800928e:	2f00      	cmp	r7, #0
 8009290:	d1f7      	bne.n	8009282 <_strtol_l.constprop.0+0xce>
 8009292:	6011      	str	r1, [r2, #0]
 8009294:	e79a      	b.n	80091cc <_strtol_l.constprop.0+0x18>
 8009296:	2430      	movs	r4, #48	; 0x30
 8009298:	2b00      	cmp	r3, #0
 800929a:	d1b5      	bne.n	8009208 <_strtol_l.constprop.0+0x54>
 800929c:	2308      	movs	r3, #8
 800929e:	e7b3      	b.n	8009208 <_strtol_l.constprop.0+0x54>
 80092a0:	2c30      	cmp	r4, #48	; 0x30
 80092a2:	d0a9      	beq.n	80091f8 <_strtol_l.constprop.0+0x44>
 80092a4:	230a      	movs	r3, #10
 80092a6:	e7af      	b.n	8009208 <_strtol_l.constprop.0+0x54>
 80092a8:	0800c291 	.word	0x0800c291

080092ac <_strtol_r>:
 80092ac:	f7ff bf82 	b.w	80091b4 <_strtol_l.constprop.0>

080092b0 <__swbuf_r>:
 80092b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092b2:	460e      	mov	r6, r1
 80092b4:	4614      	mov	r4, r2
 80092b6:	4605      	mov	r5, r0
 80092b8:	b118      	cbz	r0, 80092c2 <__swbuf_r+0x12>
 80092ba:	6983      	ldr	r3, [r0, #24]
 80092bc:	b90b      	cbnz	r3, 80092c2 <__swbuf_r+0x12>
 80092be:	f001 f84d 	bl	800a35c <__sinit>
 80092c2:	4b21      	ldr	r3, [pc, #132]	; (8009348 <__swbuf_r+0x98>)
 80092c4:	429c      	cmp	r4, r3
 80092c6:	d12b      	bne.n	8009320 <__swbuf_r+0x70>
 80092c8:	686c      	ldr	r4, [r5, #4]
 80092ca:	69a3      	ldr	r3, [r4, #24]
 80092cc:	60a3      	str	r3, [r4, #8]
 80092ce:	89a3      	ldrh	r3, [r4, #12]
 80092d0:	071a      	lsls	r2, r3, #28
 80092d2:	d52f      	bpl.n	8009334 <__swbuf_r+0x84>
 80092d4:	6923      	ldr	r3, [r4, #16]
 80092d6:	b36b      	cbz	r3, 8009334 <__swbuf_r+0x84>
 80092d8:	6923      	ldr	r3, [r4, #16]
 80092da:	6820      	ldr	r0, [r4, #0]
 80092dc:	b2f6      	uxtb	r6, r6
 80092de:	1ac0      	subs	r0, r0, r3
 80092e0:	6963      	ldr	r3, [r4, #20]
 80092e2:	4637      	mov	r7, r6
 80092e4:	4283      	cmp	r3, r0
 80092e6:	dc04      	bgt.n	80092f2 <__swbuf_r+0x42>
 80092e8:	4621      	mov	r1, r4
 80092ea:	4628      	mov	r0, r5
 80092ec:	f000 ffa2 	bl	800a234 <_fflush_r>
 80092f0:	bb30      	cbnz	r0, 8009340 <__swbuf_r+0x90>
 80092f2:	68a3      	ldr	r3, [r4, #8]
 80092f4:	3001      	adds	r0, #1
 80092f6:	3b01      	subs	r3, #1
 80092f8:	60a3      	str	r3, [r4, #8]
 80092fa:	6823      	ldr	r3, [r4, #0]
 80092fc:	1c5a      	adds	r2, r3, #1
 80092fe:	6022      	str	r2, [r4, #0]
 8009300:	701e      	strb	r6, [r3, #0]
 8009302:	6963      	ldr	r3, [r4, #20]
 8009304:	4283      	cmp	r3, r0
 8009306:	d004      	beq.n	8009312 <__swbuf_r+0x62>
 8009308:	89a3      	ldrh	r3, [r4, #12]
 800930a:	07db      	lsls	r3, r3, #31
 800930c:	d506      	bpl.n	800931c <__swbuf_r+0x6c>
 800930e:	2e0a      	cmp	r6, #10
 8009310:	d104      	bne.n	800931c <__swbuf_r+0x6c>
 8009312:	4621      	mov	r1, r4
 8009314:	4628      	mov	r0, r5
 8009316:	f000 ff8d 	bl	800a234 <_fflush_r>
 800931a:	b988      	cbnz	r0, 8009340 <__swbuf_r+0x90>
 800931c:	4638      	mov	r0, r7
 800931e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009320:	4b0a      	ldr	r3, [pc, #40]	; (800934c <__swbuf_r+0x9c>)
 8009322:	429c      	cmp	r4, r3
 8009324:	d101      	bne.n	800932a <__swbuf_r+0x7a>
 8009326:	68ac      	ldr	r4, [r5, #8]
 8009328:	e7cf      	b.n	80092ca <__swbuf_r+0x1a>
 800932a:	4b09      	ldr	r3, [pc, #36]	; (8009350 <__swbuf_r+0xa0>)
 800932c:	429c      	cmp	r4, r3
 800932e:	bf08      	it	eq
 8009330:	68ec      	ldreq	r4, [r5, #12]
 8009332:	e7ca      	b.n	80092ca <__swbuf_r+0x1a>
 8009334:	4621      	mov	r1, r4
 8009336:	4628      	mov	r0, r5
 8009338:	f000 f80c 	bl	8009354 <__swsetup_r>
 800933c:	2800      	cmp	r0, #0
 800933e:	d0cb      	beq.n	80092d8 <__swbuf_r+0x28>
 8009340:	f04f 37ff 	mov.w	r7, #4294967295
 8009344:	e7ea      	b.n	800931c <__swbuf_r+0x6c>
 8009346:	bf00      	nop
 8009348:	0800c444 	.word	0x0800c444
 800934c:	0800c464 	.word	0x0800c464
 8009350:	0800c424 	.word	0x0800c424

08009354 <__swsetup_r>:
 8009354:	4b32      	ldr	r3, [pc, #200]	; (8009420 <__swsetup_r+0xcc>)
 8009356:	b570      	push	{r4, r5, r6, lr}
 8009358:	681d      	ldr	r5, [r3, #0]
 800935a:	4606      	mov	r6, r0
 800935c:	460c      	mov	r4, r1
 800935e:	b125      	cbz	r5, 800936a <__swsetup_r+0x16>
 8009360:	69ab      	ldr	r3, [r5, #24]
 8009362:	b913      	cbnz	r3, 800936a <__swsetup_r+0x16>
 8009364:	4628      	mov	r0, r5
 8009366:	f000 fff9 	bl	800a35c <__sinit>
 800936a:	4b2e      	ldr	r3, [pc, #184]	; (8009424 <__swsetup_r+0xd0>)
 800936c:	429c      	cmp	r4, r3
 800936e:	d10f      	bne.n	8009390 <__swsetup_r+0x3c>
 8009370:	686c      	ldr	r4, [r5, #4]
 8009372:	89a3      	ldrh	r3, [r4, #12]
 8009374:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009378:	0719      	lsls	r1, r3, #28
 800937a:	d42c      	bmi.n	80093d6 <__swsetup_r+0x82>
 800937c:	06dd      	lsls	r5, r3, #27
 800937e:	d411      	bmi.n	80093a4 <__swsetup_r+0x50>
 8009380:	2309      	movs	r3, #9
 8009382:	6033      	str	r3, [r6, #0]
 8009384:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009388:	f04f 30ff 	mov.w	r0, #4294967295
 800938c:	81a3      	strh	r3, [r4, #12]
 800938e:	e03e      	b.n	800940e <__swsetup_r+0xba>
 8009390:	4b25      	ldr	r3, [pc, #148]	; (8009428 <__swsetup_r+0xd4>)
 8009392:	429c      	cmp	r4, r3
 8009394:	d101      	bne.n	800939a <__swsetup_r+0x46>
 8009396:	68ac      	ldr	r4, [r5, #8]
 8009398:	e7eb      	b.n	8009372 <__swsetup_r+0x1e>
 800939a:	4b24      	ldr	r3, [pc, #144]	; (800942c <__swsetup_r+0xd8>)
 800939c:	429c      	cmp	r4, r3
 800939e:	bf08      	it	eq
 80093a0:	68ec      	ldreq	r4, [r5, #12]
 80093a2:	e7e6      	b.n	8009372 <__swsetup_r+0x1e>
 80093a4:	0758      	lsls	r0, r3, #29
 80093a6:	d512      	bpl.n	80093ce <__swsetup_r+0x7a>
 80093a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80093aa:	b141      	cbz	r1, 80093be <__swsetup_r+0x6a>
 80093ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80093b0:	4299      	cmp	r1, r3
 80093b2:	d002      	beq.n	80093ba <__swsetup_r+0x66>
 80093b4:	4630      	mov	r0, r6
 80093b6:	f002 f943 	bl	800b640 <_free_r>
 80093ba:	2300      	movs	r3, #0
 80093bc:	6363      	str	r3, [r4, #52]	; 0x34
 80093be:	89a3      	ldrh	r3, [r4, #12]
 80093c0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80093c4:	81a3      	strh	r3, [r4, #12]
 80093c6:	2300      	movs	r3, #0
 80093c8:	6063      	str	r3, [r4, #4]
 80093ca:	6923      	ldr	r3, [r4, #16]
 80093cc:	6023      	str	r3, [r4, #0]
 80093ce:	89a3      	ldrh	r3, [r4, #12]
 80093d0:	f043 0308 	orr.w	r3, r3, #8
 80093d4:	81a3      	strh	r3, [r4, #12]
 80093d6:	6923      	ldr	r3, [r4, #16]
 80093d8:	b94b      	cbnz	r3, 80093ee <__swsetup_r+0x9a>
 80093da:	89a3      	ldrh	r3, [r4, #12]
 80093dc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80093e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80093e4:	d003      	beq.n	80093ee <__swsetup_r+0x9a>
 80093e6:	4621      	mov	r1, r4
 80093e8:	4630      	mov	r0, r6
 80093ea:	f001 fbe7 	bl	800abbc <__smakebuf_r>
 80093ee:	89a0      	ldrh	r0, [r4, #12]
 80093f0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80093f4:	f010 0301 	ands.w	r3, r0, #1
 80093f8:	d00a      	beq.n	8009410 <__swsetup_r+0xbc>
 80093fa:	2300      	movs	r3, #0
 80093fc:	60a3      	str	r3, [r4, #8]
 80093fe:	6963      	ldr	r3, [r4, #20]
 8009400:	425b      	negs	r3, r3
 8009402:	61a3      	str	r3, [r4, #24]
 8009404:	6923      	ldr	r3, [r4, #16]
 8009406:	b943      	cbnz	r3, 800941a <__swsetup_r+0xc6>
 8009408:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800940c:	d1ba      	bne.n	8009384 <__swsetup_r+0x30>
 800940e:	bd70      	pop	{r4, r5, r6, pc}
 8009410:	0781      	lsls	r1, r0, #30
 8009412:	bf58      	it	pl
 8009414:	6963      	ldrpl	r3, [r4, #20]
 8009416:	60a3      	str	r3, [r4, #8]
 8009418:	e7f4      	b.n	8009404 <__swsetup_r+0xb0>
 800941a:	2000      	movs	r0, #0
 800941c:	e7f7      	b.n	800940e <__swsetup_r+0xba>
 800941e:	bf00      	nop
 8009420:	2000000c 	.word	0x2000000c
 8009424:	0800c444 	.word	0x0800c444
 8009428:	0800c464 	.word	0x0800c464
 800942c:	0800c424 	.word	0x0800c424

08009430 <quorem>:
 8009430:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009434:	6903      	ldr	r3, [r0, #16]
 8009436:	690c      	ldr	r4, [r1, #16]
 8009438:	4607      	mov	r7, r0
 800943a:	42a3      	cmp	r3, r4
 800943c:	f2c0 8082 	blt.w	8009544 <quorem+0x114>
 8009440:	3c01      	subs	r4, #1
 8009442:	f100 0514 	add.w	r5, r0, #20
 8009446:	f101 0814 	add.w	r8, r1, #20
 800944a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800944e:	9301      	str	r3, [sp, #4]
 8009450:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009454:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009458:	3301      	adds	r3, #1
 800945a:	429a      	cmp	r2, r3
 800945c:	fbb2 f6f3 	udiv	r6, r2, r3
 8009460:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009464:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009468:	d331      	bcc.n	80094ce <quorem+0x9e>
 800946a:	f04f 0e00 	mov.w	lr, #0
 800946e:	4640      	mov	r0, r8
 8009470:	46ac      	mov	ip, r5
 8009472:	46f2      	mov	sl, lr
 8009474:	f850 2b04 	ldr.w	r2, [r0], #4
 8009478:	b293      	uxth	r3, r2
 800947a:	fb06 e303 	mla	r3, r6, r3, lr
 800947e:	0c12      	lsrs	r2, r2, #16
 8009480:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009484:	b29b      	uxth	r3, r3
 8009486:	fb06 e202 	mla	r2, r6, r2, lr
 800948a:	ebaa 0303 	sub.w	r3, sl, r3
 800948e:	f8dc a000 	ldr.w	sl, [ip]
 8009492:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009496:	fa1f fa8a 	uxth.w	sl, sl
 800949a:	4453      	add	r3, sl
 800949c:	f8dc a000 	ldr.w	sl, [ip]
 80094a0:	b292      	uxth	r2, r2
 80094a2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80094a6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80094aa:	b29b      	uxth	r3, r3
 80094ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80094b0:	4581      	cmp	r9, r0
 80094b2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80094b6:	f84c 3b04 	str.w	r3, [ip], #4
 80094ba:	d2db      	bcs.n	8009474 <quorem+0x44>
 80094bc:	f855 300b 	ldr.w	r3, [r5, fp]
 80094c0:	b92b      	cbnz	r3, 80094ce <quorem+0x9e>
 80094c2:	9b01      	ldr	r3, [sp, #4]
 80094c4:	3b04      	subs	r3, #4
 80094c6:	429d      	cmp	r5, r3
 80094c8:	461a      	mov	r2, r3
 80094ca:	d32f      	bcc.n	800952c <quorem+0xfc>
 80094cc:	613c      	str	r4, [r7, #16]
 80094ce:	4638      	mov	r0, r7
 80094d0:	f001 feb2 	bl	800b238 <__mcmp>
 80094d4:	2800      	cmp	r0, #0
 80094d6:	db25      	blt.n	8009524 <quorem+0xf4>
 80094d8:	4628      	mov	r0, r5
 80094da:	f04f 0c00 	mov.w	ip, #0
 80094de:	3601      	adds	r6, #1
 80094e0:	f858 1b04 	ldr.w	r1, [r8], #4
 80094e4:	f8d0 e000 	ldr.w	lr, [r0]
 80094e8:	b28b      	uxth	r3, r1
 80094ea:	ebac 0303 	sub.w	r3, ip, r3
 80094ee:	fa1f f28e 	uxth.w	r2, lr
 80094f2:	4413      	add	r3, r2
 80094f4:	0c0a      	lsrs	r2, r1, #16
 80094f6:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80094fa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80094fe:	b29b      	uxth	r3, r3
 8009500:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009504:	45c1      	cmp	r9, r8
 8009506:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800950a:	f840 3b04 	str.w	r3, [r0], #4
 800950e:	d2e7      	bcs.n	80094e0 <quorem+0xb0>
 8009510:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009514:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009518:	b922      	cbnz	r2, 8009524 <quorem+0xf4>
 800951a:	3b04      	subs	r3, #4
 800951c:	429d      	cmp	r5, r3
 800951e:	461a      	mov	r2, r3
 8009520:	d30a      	bcc.n	8009538 <quorem+0x108>
 8009522:	613c      	str	r4, [r7, #16]
 8009524:	4630      	mov	r0, r6
 8009526:	b003      	add	sp, #12
 8009528:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800952c:	6812      	ldr	r2, [r2, #0]
 800952e:	3b04      	subs	r3, #4
 8009530:	2a00      	cmp	r2, #0
 8009532:	d1cb      	bne.n	80094cc <quorem+0x9c>
 8009534:	3c01      	subs	r4, #1
 8009536:	e7c6      	b.n	80094c6 <quorem+0x96>
 8009538:	6812      	ldr	r2, [r2, #0]
 800953a:	3b04      	subs	r3, #4
 800953c:	2a00      	cmp	r2, #0
 800953e:	d1f0      	bne.n	8009522 <quorem+0xf2>
 8009540:	3c01      	subs	r4, #1
 8009542:	e7eb      	b.n	800951c <quorem+0xec>
 8009544:	2000      	movs	r0, #0
 8009546:	e7ee      	b.n	8009526 <quorem+0xf6>

08009548 <_dtoa_r>:
 8009548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800954c:	4616      	mov	r6, r2
 800954e:	461f      	mov	r7, r3
 8009550:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8009552:	b099      	sub	sp, #100	; 0x64
 8009554:	4605      	mov	r5, r0
 8009556:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800955a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800955e:	b974      	cbnz	r4, 800957e <_dtoa_r+0x36>
 8009560:	2010      	movs	r0, #16
 8009562:	f001 fb6b 	bl	800ac3c <malloc>
 8009566:	4602      	mov	r2, r0
 8009568:	6268      	str	r0, [r5, #36]	; 0x24
 800956a:	b920      	cbnz	r0, 8009576 <_dtoa_r+0x2e>
 800956c:	21ea      	movs	r1, #234	; 0xea
 800956e:	4ba8      	ldr	r3, [pc, #672]	; (8009810 <_dtoa_r+0x2c8>)
 8009570:	48a8      	ldr	r0, [pc, #672]	; (8009814 <_dtoa_r+0x2cc>)
 8009572:	f002 fc81 	bl	800be78 <__assert_func>
 8009576:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800957a:	6004      	str	r4, [r0, #0]
 800957c:	60c4      	str	r4, [r0, #12]
 800957e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009580:	6819      	ldr	r1, [r3, #0]
 8009582:	b151      	cbz	r1, 800959a <_dtoa_r+0x52>
 8009584:	685a      	ldr	r2, [r3, #4]
 8009586:	2301      	movs	r3, #1
 8009588:	4093      	lsls	r3, r2
 800958a:	604a      	str	r2, [r1, #4]
 800958c:	608b      	str	r3, [r1, #8]
 800958e:	4628      	mov	r0, r5
 8009590:	f001 fbca 	bl	800ad28 <_Bfree>
 8009594:	2200      	movs	r2, #0
 8009596:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009598:	601a      	str	r2, [r3, #0]
 800959a:	1e3b      	subs	r3, r7, #0
 800959c:	bfaf      	iteee	ge
 800959e:	2300      	movge	r3, #0
 80095a0:	2201      	movlt	r2, #1
 80095a2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80095a6:	9305      	strlt	r3, [sp, #20]
 80095a8:	bfa8      	it	ge
 80095aa:	f8c8 3000 	strge.w	r3, [r8]
 80095ae:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80095b2:	4b99      	ldr	r3, [pc, #612]	; (8009818 <_dtoa_r+0x2d0>)
 80095b4:	bfb8      	it	lt
 80095b6:	f8c8 2000 	strlt.w	r2, [r8]
 80095ba:	ea33 0309 	bics.w	r3, r3, r9
 80095be:	d119      	bne.n	80095f4 <_dtoa_r+0xac>
 80095c0:	f242 730f 	movw	r3, #9999	; 0x270f
 80095c4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80095c6:	6013      	str	r3, [r2, #0]
 80095c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80095cc:	4333      	orrs	r3, r6
 80095ce:	f000 857f 	beq.w	800a0d0 <_dtoa_r+0xb88>
 80095d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80095d4:	b953      	cbnz	r3, 80095ec <_dtoa_r+0xa4>
 80095d6:	4b91      	ldr	r3, [pc, #580]	; (800981c <_dtoa_r+0x2d4>)
 80095d8:	e022      	b.n	8009620 <_dtoa_r+0xd8>
 80095da:	4b91      	ldr	r3, [pc, #580]	; (8009820 <_dtoa_r+0x2d8>)
 80095dc:	9303      	str	r3, [sp, #12]
 80095de:	3308      	adds	r3, #8
 80095e0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80095e2:	6013      	str	r3, [r2, #0]
 80095e4:	9803      	ldr	r0, [sp, #12]
 80095e6:	b019      	add	sp, #100	; 0x64
 80095e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095ec:	4b8b      	ldr	r3, [pc, #556]	; (800981c <_dtoa_r+0x2d4>)
 80095ee:	9303      	str	r3, [sp, #12]
 80095f0:	3303      	adds	r3, #3
 80095f2:	e7f5      	b.n	80095e0 <_dtoa_r+0x98>
 80095f4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80095f8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80095fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009600:	2200      	movs	r2, #0
 8009602:	2300      	movs	r3, #0
 8009604:	f7f7 f9d0 	bl	80009a8 <__aeabi_dcmpeq>
 8009608:	4680      	mov	r8, r0
 800960a:	b158      	cbz	r0, 8009624 <_dtoa_r+0xdc>
 800960c:	2301      	movs	r3, #1
 800960e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009610:	6013      	str	r3, [r2, #0]
 8009612:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009614:	2b00      	cmp	r3, #0
 8009616:	f000 8558 	beq.w	800a0ca <_dtoa_r+0xb82>
 800961a:	4882      	ldr	r0, [pc, #520]	; (8009824 <_dtoa_r+0x2dc>)
 800961c:	6018      	str	r0, [r3, #0]
 800961e:	1e43      	subs	r3, r0, #1
 8009620:	9303      	str	r3, [sp, #12]
 8009622:	e7df      	b.n	80095e4 <_dtoa_r+0x9c>
 8009624:	ab16      	add	r3, sp, #88	; 0x58
 8009626:	9301      	str	r3, [sp, #4]
 8009628:	ab17      	add	r3, sp, #92	; 0x5c
 800962a:	9300      	str	r3, [sp, #0]
 800962c:	4628      	mov	r0, r5
 800962e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009632:	f001 ff23 	bl	800b47c <__d2b>
 8009636:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800963a:	4683      	mov	fp, r0
 800963c:	2c00      	cmp	r4, #0
 800963e:	d07f      	beq.n	8009740 <_dtoa_r+0x1f8>
 8009640:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009644:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009646:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800964a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800964e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8009652:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8009656:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800965a:	2200      	movs	r2, #0
 800965c:	4b72      	ldr	r3, [pc, #456]	; (8009828 <_dtoa_r+0x2e0>)
 800965e:	f7f6 fd83 	bl	8000168 <__aeabi_dsub>
 8009662:	a365      	add	r3, pc, #404	; (adr r3, 80097f8 <_dtoa_r+0x2b0>)
 8009664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009668:	f7f6 ff36 	bl	80004d8 <__aeabi_dmul>
 800966c:	a364      	add	r3, pc, #400	; (adr r3, 8009800 <_dtoa_r+0x2b8>)
 800966e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009672:	f7f6 fd7b 	bl	800016c <__adddf3>
 8009676:	4606      	mov	r6, r0
 8009678:	4620      	mov	r0, r4
 800967a:	460f      	mov	r7, r1
 800967c:	f7f6 fec2 	bl	8000404 <__aeabi_i2d>
 8009680:	a361      	add	r3, pc, #388	; (adr r3, 8009808 <_dtoa_r+0x2c0>)
 8009682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009686:	f7f6 ff27 	bl	80004d8 <__aeabi_dmul>
 800968a:	4602      	mov	r2, r0
 800968c:	460b      	mov	r3, r1
 800968e:	4630      	mov	r0, r6
 8009690:	4639      	mov	r1, r7
 8009692:	f7f6 fd6b 	bl	800016c <__adddf3>
 8009696:	4606      	mov	r6, r0
 8009698:	460f      	mov	r7, r1
 800969a:	f7f7 f9cd 	bl	8000a38 <__aeabi_d2iz>
 800969e:	2200      	movs	r2, #0
 80096a0:	4682      	mov	sl, r0
 80096a2:	2300      	movs	r3, #0
 80096a4:	4630      	mov	r0, r6
 80096a6:	4639      	mov	r1, r7
 80096a8:	f7f7 f988 	bl	80009bc <__aeabi_dcmplt>
 80096ac:	b148      	cbz	r0, 80096c2 <_dtoa_r+0x17a>
 80096ae:	4650      	mov	r0, sl
 80096b0:	f7f6 fea8 	bl	8000404 <__aeabi_i2d>
 80096b4:	4632      	mov	r2, r6
 80096b6:	463b      	mov	r3, r7
 80096b8:	f7f7 f976 	bl	80009a8 <__aeabi_dcmpeq>
 80096bc:	b908      	cbnz	r0, 80096c2 <_dtoa_r+0x17a>
 80096be:	f10a 3aff 	add.w	sl, sl, #4294967295
 80096c2:	f1ba 0f16 	cmp.w	sl, #22
 80096c6:	d858      	bhi.n	800977a <_dtoa_r+0x232>
 80096c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80096cc:	4b57      	ldr	r3, [pc, #348]	; (800982c <_dtoa_r+0x2e4>)
 80096ce:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80096d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096d6:	f7f7 f971 	bl	80009bc <__aeabi_dcmplt>
 80096da:	2800      	cmp	r0, #0
 80096dc:	d04f      	beq.n	800977e <_dtoa_r+0x236>
 80096de:	2300      	movs	r3, #0
 80096e0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80096e4:	930f      	str	r3, [sp, #60]	; 0x3c
 80096e6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80096e8:	1b1c      	subs	r4, r3, r4
 80096ea:	1e63      	subs	r3, r4, #1
 80096ec:	9309      	str	r3, [sp, #36]	; 0x24
 80096ee:	bf49      	itett	mi
 80096f0:	f1c4 0301 	rsbmi	r3, r4, #1
 80096f4:	2300      	movpl	r3, #0
 80096f6:	9306      	strmi	r3, [sp, #24]
 80096f8:	2300      	movmi	r3, #0
 80096fa:	bf54      	ite	pl
 80096fc:	9306      	strpl	r3, [sp, #24]
 80096fe:	9309      	strmi	r3, [sp, #36]	; 0x24
 8009700:	f1ba 0f00 	cmp.w	sl, #0
 8009704:	db3d      	blt.n	8009782 <_dtoa_r+0x23a>
 8009706:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009708:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800970c:	4453      	add	r3, sl
 800970e:	9309      	str	r3, [sp, #36]	; 0x24
 8009710:	2300      	movs	r3, #0
 8009712:	930a      	str	r3, [sp, #40]	; 0x28
 8009714:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009716:	2b09      	cmp	r3, #9
 8009718:	f200 808c 	bhi.w	8009834 <_dtoa_r+0x2ec>
 800971c:	2b05      	cmp	r3, #5
 800971e:	bfc4      	itt	gt
 8009720:	3b04      	subgt	r3, #4
 8009722:	9322      	strgt	r3, [sp, #136]	; 0x88
 8009724:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009726:	bfc8      	it	gt
 8009728:	2400      	movgt	r4, #0
 800972a:	f1a3 0302 	sub.w	r3, r3, #2
 800972e:	bfd8      	it	le
 8009730:	2401      	movle	r4, #1
 8009732:	2b03      	cmp	r3, #3
 8009734:	f200 808a 	bhi.w	800984c <_dtoa_r+0x304>
 8009738:	e8df f003 	tbb	[pc, r3]
 800973c:	5b4d4f2d 	.word	0x5b4d4f2d
 8009740:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8009744:	441c      	add	r4, r3
 8009746:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800974a:	2b20      	cmp	r3, #32
 800974c:	bfc3      	ittte	gt
 800974e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009752:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8009756:	fa09 f303 	lslgt.w	r3, r9, r3
 800975a:	f1c3 0320 	rsble	r3, r3, #32
 800975e:	bfc6      	itte	gt
 8009760:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009764:	4318      	orrgt	r0, r3
 8009766:	fa06 f003 	lslle.w	r0, r6, r3
 800976a:	f7f6 fe3b 	bl	80003e4 <__aeabi_ui2d>
 800976e:	2301      	movs	r3, #1
 8009770:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8009774:	3c01      	subs	r4, #1
 8009776:	9313      	str	r3, [sp, #76]	; 0x4c
 8009778:	e76f      	b.n	800965a <_dtoa_r+0x112>
 800977a:	2301      	movs	r3, #1
 800977c:	e7b2      	b.n	80096e4 <_dtoa_r+0x19c>
 800977e:	900f      	str	r0, [sp, #60]	; 0x3c
 8009780:	e7b1      	b.n	80096e6 <_dtoa_r+0x19e>
 8009782:	9b06      	ldr	r3, [sp, #24]
 8009784:	eba3 030a 	sub.w	r3, r3, sl
 8009788:	9306      	str	r3, [sp, #24]
 800978a:	f1ca 0300 	rsb	r3, sl, #0
 800978e:	930a      	str	r3, [sp, #40]	; 0x28
 8009790:	2300      	movs	r3, #0
 8009792:	930e      	str	r3, [sp, #56]	; 0x38
 8009794:	e7be      	b.n	8009714 <_dtoa_r+0x1cc>
 8009796:	2300      	movs	r3, #0
 8009798:	930b      	str	r3, [sp, #44]	; 0x2c
 800979a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800979c:	2b00      	cmp	r3, #0
 800979e:	dc58      	bgt.n	8009852 <_dtoa_r+0x30a>
 80097a0:	f04f 0901 	mov.w	r9, #1
 80097a4:	464b      	mov	r3, r9
 80097a6:	f8cd 9020 	str.w	r9, [sp, #32]
 80097aa:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 80097ae:	2200      	movs	r2, #0
 80097b0:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80097b2:	6042      	str	r2, [r0, #4]
 80097b4:	2204      	movs	r2, #4
 80097b6:	f102 0614 	add.w	r6, r2, #20
 80097ba:	429e      	cmp	r6, r3
 80097bc:	6841      	ldr	r1, [r0, #4]
 80097be:	d94e      	bls.n	800985e <_dtoa_r+0x316>
 80097c0:	4628      	mov	r0, r5
 80097c2:	f001 fa71 	bl	800aca8 <_Balloc>
 80097c6:	9003      	str	r0, [sp, #12]
 80097c8:	2800      	cmp	r0, #0
 80097ca:	d14c      	bne.n	8009866 <_dtoa_r+0x31e>
 80097cc:	4602      	mov	r2, r0
 80097ce:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80097d2:	4b17      	ldr	r3, [pc, #92]	; (8009830 <_dtoa_r+0x2e8>)
 80097d4:	e6cc      	b.n	8009570 <_dtoa_r+0x28>
 80097d6:	2301      	movs	r3, #1
 80097d8:	e7de      	b.n	8009798 <_dtoa_r+0x250>
 80097da:	2300      	movs	r3, #0
 80097dc:	930b      	str	r3, [sp, #44]	; 0x2c
 80097de:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80097e0:	eb0a 0903 	add.w	r9, sl, r3
 80097e4:	f109 0301 	add.w	r3, r9, #1
 80097e8:	2b01      	cmp	r3, #1
 80097ea:	9308      	str	r3, [sp, #32]
 80097ec:	bfb8      	it	lt
 80097ee:	2301      	movlt	r3, #1
 80097f0:	e7dd      	b.n	80097ae <_dtoa_r+0x266>
 80097f2:	2301      	movs	r3, #1
 80097f4:	e7f2      	b.n	80097dc <_dtoa_r+0x294>
 80097f6:	bf00      	nop
 80097f8:	636f4361 	.word	0x636f4361
 80097fc:	3fd287a7 	.word	0x3fd287a7
 8009800:	8b60c8b3 	.word	0x8b60c8b3
 8009804:	3fc68a28 	.word	0x3fc68a28
 8009808:	509f79fb 	.word	0x509f79fb
 800980c:	3fd34413 	.word	0x3fd34413
 8009810:	0800c39e 	.word	0x0800c39e
 8009814:	0800c3b5 	.word	0x0800c3b5
 8009818:	7ff00000 	.word	0x7ff00000
 800981c:	0800c39a 	.word	0x0800c39a
 8009820:	0800c391 	.word	0x0800c391
 8009824:	0800c211 	.word	0x0800c211
 8009828:	3ff80000 	.word	0x3ff80000
 800982c:	0800c588 	.word	0x0800c588
 8009830:	0800c410 	.word	0x0800c410
 8009834:	2401      	movs	r4, #1
 8009836:	2300      	movs	r3, #0
 8009838:	940b      	str	r4, [sp, #44]	; 0x2c
 800983a:	9322      	str	r3, [sp, #136]	; 0x88
 800983c:	f04f 39ff 	mov.w	r9, #4294967295
 8009840:	2200      	movs	r2, #0
 8009842:	2312      	movs	r3, #18
 8009844:	f8cd 9020 	str.w	r9, [sp, #32]
 8009848:	9223      	str	r2, [sp, #140]	; 0x8c
 800984a:	e7b0      	b.n	80097ae <_dtoa_r+0x266>
 800984c:	2301      	movs	r3, #1
 800984e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009850:	e7f4      	b.n	800983c <_dtoa_r+0x2f4>
 8009852:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8009856:	464b      	mov	r3, r9
 8009858:	f8cd 9020 	str.w	r9, [sp, #32]
 800985c:	e7a7      	b.n	80097ae <_dtoa_r+0x266>
 800985e:	3101      	adds	r1, #1
 8009860:	6041      	str	r1, [r0, #4]
 8009862:	0052      	lsls	r2, r2, #1
 8009864:	e7a7      	b.n	80097b6 <_dtoa_r+0x26e>
 8009866:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009868:	9a03      	ldr	r2, [sp, #12]
 800986a:	601a      	str	r2, [r3, #0]
 800986c:	9b08      	ldr	r3, [sp, #32]
 800986e:	2b0e      	cmp	r3, #14
 8009870:	f200 80a8 	bhi.w	80099c4 <_dtoa_r+0x47c>
 8009874:	2c00      	cmp	r4, #0
 8009876:	f000 80a5 	beq.w	80099c4 <_dtoa_r+0x47c>
 800987a:	f1ba 0f00 	cmp.w	sl, #0
 800987e:	dd34      	ble.n	80098ea <_dtoa_r+0x3a2>
 8009880:	4a9a      	ldr	r2, [pc, #616]	; (8009aec <_dtoa_r+0x5a4>)
 8009882:	f00a 030f 	and.w	r3, sl, #15
 8009886:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800988a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800988e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009892:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8009896:	ea4f 142a 	mov.w	r4, sl, asr #4
 800989a:	d016      	beq.n	80098ca <_dtoa_r+0x382>
 800989c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80098a0:	4b93      	ldr	r3, [pc, #588]	; (8009af0 <_dtoa_r+0x5a8>)
 80098a2:	2703      	movs	r7, #3
 80098a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80098a8:	f7f6 ff40 	bl	800072c <__aeabi_ddiv>
 80098ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80098b0:	f004 040f 	and.w	r4, r4, #15
 80098b4:	4e8e      	ldr	r6, [pc, #568]	; (8009af0 <_dtoa_r+0x5a8>)
 80098b6:	b954      	cbnz	r4, 80098ce <_dtoa_r+0x386>
 80098b8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80098bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80098c0:	f7f6 ff34 	bl	800072c <__aeabi_ddiv>
 80098c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80098c8:	e029      	b.n	800991e <_dtoa_r+0x3d6>
 80098ca:	2702      	movs	r7, #2
 80098cc:	e7f2      	b.n	80098b4 <_dtoa_r+0x36c>
 80098ce:	07e1      	lsls	r1, r4, #31
 80098d0:	d508      	bpl.n	80098e4 <_dtoa_r+0x39c>
 80098d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80098d6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80098da:	f7f6 fdfd 	bl	80004d8 <__aeabi_dmul>
 80098de:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80098e2:	3701      	adds	r7, #1
 80098e4:	1064      	asrs	r4, r4, #1
 80098e6:	3608      	adds	r6, #8
 80098e8:	e7e5      	b.n	80098b6 <_dtoa_r+0x36e>
 80098ea:	f000 80a5 	beq.w	8009a38 <_dtoa_r+0x4f0>
 80098ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80098f2:	f1ca 0400 	rsb	r4, sl, #0
 80098f6:	4b7d      	ldr	r3, [pc, #500]	; (8009aec <_dtoa_r+0x5a4>)
 80098f8:	f004 020f 	and.w	r2, r4, #15
 80098fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009904:	f7f6 fde8 	bl	80004d8 <__aeabi_dmul>
 8009908:	2702      	movs	r7, #2
 800990a:	2300      	movs	r3, #0
 800990c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009910:	4e77      	ldr	r6, [pc, #476]	; (8009af0 <_dtoa_r+0x5a8>)
 8009912:	1124      	asrs	r4, r4, #4
 8009914:	2c00      	cmp	r4, #0
 8009916:	f040 8084 	bne.w	8009a22 <_dtoa_r+0x4da>
 800991a:	2b00      	cmp	r3, #0
 800991c:	d1d2      	bne.n	80098c4 <_dtoa_r+0x37c>
 800991e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009920:	2b00      	cmp	r3, #0
 8009922:	f000 808b 	beq.w	8009a3c <_dtoa_r+0x4f4>
 8009926:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800992a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800992e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009932:	2200      	movs	r2, #0
 8009934:	4b6f      	ldr	r3, [pc, #444]	; (8009af4 <_dtoa_r+0x5ac>)
 8009936:	f7f7 f841 	bl	80009bc <__aeabi_dcmplt>
 800993a:	2800      	cmp	r0, #0
 800993c:	d07e      	beq.n	8009a3c <_dtoa_r+0x4f4>
 800993e:	9b08      	ldr	r3, [sp, #32]
 8009940:	2b00      	cmp	r3, #0
 8009942:	d07b      	beq.n	8009a3c <_dtoa_r+0x4f4>
 8009944:	f1b9 0f00 	cmp.w	r9, #0
 8009948:	dd38      	ble.n	80099bc <_dtoa_r+0x474>
 800994a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800994e:	2200      	movs	r2, #0
 8009950:	4b69      	ldr	r3, [pc, #420]	; (8009af8 <_dtoa_r+0x5b0>)
 8009952:	f7f6 fdc1 	bl	80004d8 <__aeabi_dmul>
 8009956:	464c      	mov	r4, r9
 8009958:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800995c:	f10a 38ff 	add.w	r8, sl, #4294967295
 8009960:	3701      	adds	r7, #1
 8009962:	4638      	mov	r0, r7
 8009964:	f7f6 fd4e 	bl	8000404 <__aeabi_i2d>
 8009968:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800996c:	f7f6 fdb4 	bl	80004d8 <__aeabi_dmul>
 8009970:	2200      	movs	r2, #0
 8009972:	4b62      	ldr	r3, [pc, #392]	; (8009afc <_dtoa_r+0x5b4>)
 8009974:	f7f6 fbfa 	bl	800016c <__adddf3>
 8009978:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800997c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009980:	9611      	str	r6, [sp, #68]	; 0x44
 8009982:	2c00      	cmp	r4, #0
 8009984:	d15d      	bne.n	8009a42 <_dtoa_r+0x4fa>
 8009986:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800998a:	2200      	movs	r2, #0
 800998c:	4b5c      	ldr	r3, [pc, #368]	; (8009b00 <_dtoa_r+0x5b8>)
 800998e:	f7f6 fbeb 	bl	8000168 <__aeabi_dsub>
 8009992:	4602      	mov	r2, r0
 8009994:	460b      	mov	r3, r1
 8009996:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800999a:	4633      	mov	r3, r6
 800999c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800999e:	f7f7 f82b 	bl	80009f8 <__aeabi_dcmpgt>
 80099a2:	2800      	cmp	r0, #0
 80099a4:	f040 829c 	bne.w	8009ee0 <_dtoa_r+0x998>
 80099a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80099ac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80099ae:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80099b2:	f7f7 f803 	bl	80009bc <__aeabi_dcmplt>
 80099b6:	2800      	cmp	r0, #0
 80099b8:	f040 8290 	bne.w	8009edc <_dtoa_r+0x994>
 80099bc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80099c0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80099c4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	f2c0 8152 	blt.w	8009c70 <_dtoa_r+0x728>
 80099cc:	f1ba 0f0e 	cmp.w	sl, #14
 80099d0:	f300 814e 	bgt.w	8009c70 <_dtoa_r+0x728>
 80099d4:	4b45      	ldr	r3, [pc, #276]	; (8009aec <_dtoa_r+0x5a4>)
 80099d6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80099da:	e9d3 3400 	ldrd	r3, r4, [r3]
 80099de:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80099e2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	f280 80db 	bge.w	8009ba0 <_dtoa_r+0x658>
 80099ea:	9b08      	ldr	r3, [sp, #32]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	f300 80d7 	bgt.w	8009ba0 <_dtoa_r+0x658>
 80099f2:	f040 8272 	bne.w	8009eda <_dtoa_r+0x992>
 80099f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80099fa:	2200      	movs	r2, #0
 80099fc:	4b40      	ldr	r3, [pc, #256]	; (8009b00 <_dtoa_r+0x5b8>)
 80099fe:	f7f6 fd6b 	bl	80004d8 <__aeabi_dmul>
 8009a02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a06:	f7f6 ffed 	bl	80009e4 <__aeabi_dcmpge>
 8009a0a:	9c08      	ldr	r4, [sp, #32]
 8009a0c:	4626      	mov	r6, r4
 8009a0e:	2800      	cmp	r0, #0
 8009a10:	f040 8248 	bne.w	8009ea4 <_dtoa_r+0x95c>
 8009a14:	2331      	movs	r3, #49	; 0x31
 8009a16:	9f03      	ldr	r7, [sp, #12]
 8009a18:	f10a 0a01 	add.w	sl, sl, #1
 8009a1c:	f807 3b01 	strb.w	r3, [r7], #1
 8009a20:	e244      	b.n	8009eac <_dtoa_r+0x964>
 8009a22:	07e2      	lsls	r2, r4, #31
 8009a24:	d505      	bpl.n	8009a32 <_dtoa_r+0x4ea>
 8009a26:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009a2a:	f7f6 fd55 	bl	80004d8 <__aeabi_dmul>
 8009a2e:	2301      	movs	r3, #1
 8009a30:	3701      	adds	r7, #1
 8009a32:	1064      	asrs	r4, r4, #1
 8009a34:	3608      	adds	r6, #8
 8009a36:	e76d      	b.n	8009914 <_dtoa_r+0x3cc>
 8009a38:	2702      	movs	r7, #2
 8009a3a:	e770      	b.n	800991e <_dtoa_r+0x3d6>
 8009a3c:	46d0      	mov	r8, sl
 8009a3e:	9c08      	ldr	r4, [sp, #32]
 8009a40:	e78f      	b.n	8009962 <_dtoa_r+0x41a>
 8009a42:	9903      	ldr	r1, [sp, #12]
 8009a44:	4b29      	ldr	r3, [pc, #164]	; (8009aec <_dtoa_r+0x5a4>)
 8009a46:	4421      	add	r1, r4
 8009a48:	9112      	str	r1, [sp, #72]	; 0x48
 8009a4a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009a4c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009a50:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8009a54:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009a58:	2900      	cmp	r1, #0
 8009a5a:	d055      	beq.n	8009b08 <_dtoa_r+0x5c0>
 8009a5c:	2000      	movs	r0, #0
 8009a5e:	4929      	ldr	r1, [pc, #164]	; (8009b04 <_dtoa_r+0x5bc>)
 8009a60:	f7f6 fe64 	bl	800072c <__aeabi_ddiv>
 8009a64:	463b      	mov	r3, r7
 8009a66:	4632      	mov	r2, r6
 8009a68:	f7f6 fb7e 	bl	8000168 <__aeabi_dsub>
 8009a6c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009a70:	9f03      	ldr	r7, [sp, #12]
 8009a72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a76:	f7f6 ffdf 	bl	8000a38 <__aeabi_d2iz>
 8009a7a:	4604      	mov	r4, r0
 8009a7c:	f7f6 fcc2 	bl	8000404 <__aeabi_i2d>
 8009a80:	4602      	mov	r2, r0
 8009a82:	460b      	mov	r3, r1
 8009a84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a88:	f7f6 fb6e 	bl	8000168 <__aeabi_dsub>
 8009a8c:	4602      	mov	r2, r0
 8009a8e:	460b      	mov	r3, r1
 8009a90:	3430      	adds	r4, #48	; 0x30
 8009a92:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009a96:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009a9a:	f807 4b01 	strb.w	r4, [r7], #1
 8009a9e:	f7f6 ff8d 	bl	80009bc <__aeabi_dcmplt>
 8009aa2:	2800      	cmp	r0, #0
 8009aa4:	d174      	bne.n	8009b90 <_dtoa_r+0x648>
 8009aa6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009aaa:	2000      	movs	r0, #0
 8009aac:	4911      	ldr	r1, [pc, #68]	; (8009af4 <_dtoa_r+0x5ac>)
 8009aae:	f7f6 fb5b 	bl	8000168 <__aeabi_dsub>
 8009ab2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009ab6:	f7f6 ff81 	bl	80009bc <__aeabi_dcmplt>
 8009aba:	2800      	cmp	r0, #0
 8009abc:	f040 80b7 	bne.w	8009c2e <_dtoa_r+0x6e6>
 8009ac0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009ac2:	429f      	cmp	r7, r3
 8009ac4:	f43f af7a 	beq.w	80099bc <_dtoa_r+0x474>
 8009ac8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009acc:	2200      	movs	r2, #0
 8009ace:	4b0a      	ldr	r3, [pc, #40]	; (8009af8 <_dtoa_r+0x5b0>)
 8009ad0:	f7f6 fd02 	bl	80004d8 <__aeabi_dmul>
 8009ad4:	2200      	movs	r2, #0
 8009ad6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009ada:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009ade:	4b06      	ldr	r3, [pc, #24]	; (8009af8 <_dtoa_r+0x5b0>)
 8009ae0:	f7f6 fcfa 	bl	80004d8 <__aeabi_dmul>
 8009ae4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009ae8:	e7c3      	b.n	8009a72 <_dtoa_r+0x52a>
 8009aea:	bf00      	nop
 8009aec:	0800c588 	.word	0x0800c588
 8009af0:	0800c560 	.word	0x0800c560
 8009af4:	3ff00000 	.word	0x3ff00000
 8009af8:	40240000 	.word	0x40240000
 8009afc:	401c0000 	.word	0x401c0000
 8009b00:	40140000 	.word	0x40140000
 8009b04:	3fe00000 	.word	0x3fe00000
 8009b08:	4630      	mov	r0, r6
 8009b0a:	4639      	mov	r1, r7
 8009b0c:	f7f6 fce4 	bl	80004d8 <__aeabi_dmul>
 8009b10:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009b12:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009b16:	9c03      	ldr	r4, [sp, #12]
 8009b18:	9314      	str	r3, [sp, #80]	; 0x50
 8009b1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b1e:	f7f6 ff8b 	bl	8000a38 <__aeabi_d2iz>
 8009b22:	9015      	str	r0, [sp, #84]	; 0x54
 8009b24:	f7f6 fc6e 	bl	8000404 <__aeabi_i2d>
 8009b28:	4602      	mov	r2, r0
 8009b2a:	460b      	mov	r3, r1
 8009b2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b30:	f7f6 fb1a 	bl	8000168 <__aeabi_dsub>
 8009b34:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009b36:	4606      	mov	r6, r0
 8009b38:	3330      	adds	r3, #48	; 0x30
 8009b3a:	f804 3b01 	strb.w	r3, [r4], #1
 8009b3e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009b40:	460f      	mov	r7, r1
 8009b42:	429c      	cmp	r4, r3
 8009b44:	f04f 0200 	mov.w	r2, #0
 8009b48:	d124      	bne.n	8009b94 <_dtoa_r+0x64c>
 8009b4a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009b4e:	4bb0      	ldr	r3, [pc, #704]	; (8009e10 <_dtoa_r+0x8c8>)
 8009b50:	f7f6 fb0c 	bl	800016c <__adddf3>
 8009b54:	4602      	mov	r2, r0
 8009b56:	460b      	mov	r3, r1
 8009b58:	4630      	mov	r0, r6
 8009b5a:	4639      	mov	r1, r7
 8009b5c:	f7f6 ff4c 	bl	80009f8 <__aeabi_dcmpgt>
 8009b60:	2800      	cmp	r0, #0
 8009b62:	d163      	bne.n	8009c2c <_dtoa_r+0x6e4>
 8009b64:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009b68:	2000      	movs	r0, #0
 8009b6a:	49a9      	ldr	r1, [pc, #676]	; (8009e10 <_dtoa_r+0x8c8>)
 8009b6c:	f7f6 fafc 	bl	8000168 <__aeabi_dsub>
 8009b70:	4602      	mov	r2, r0
 8009b72:	460b      	mov	r3, r1
 8009b74:	4630      	mov	r0, r6
 8009b76:	4639      	mov	r1, r7
 8009b78:	f7f6 ff20 	bl	80009bc <__aeabi_dcmplt>
 8009b7c:	2800      	cmp	r0, #0
 8009b7e:	f43f af1d 	beq.w	80099bc <_dtoa_r+0x474>
 8009b82:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8009b84:	1e7b      	subs	r3, r7, #1
 8009b86:	9314      	str	r3, [sp, #80]	; 0x50
 8009b88:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8009b8c:	2b30      	cmp	r3, #48	; 0x30
 8009b8e:	d0f8      	beq.n	8009b82 <_dtoa_r+0x63a>
 8009b90:	46c2      	mov	sl, r8
 8009b92:	e03b      	b.n	8009c0c <_dtoa_r+0x6c4>
 8009b94:	4b9f      	ldr	r3, [pc, #636]	; (8009e14 <_dtoa_r+0x8cc>)
 8009b96:	f7f6 fc9f 	bl	80004d8 <__aeabi_dmul>
 8009b9a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009b9e:	e7bc      	b.n	8009b1a <_dtoa_r+0x5d2>
 8009ba0:	9f03      	ldr	r7, [sp, #12]
 8009ba2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009ba6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009baa:	4640      	mov	r0, r8
 8009bac:	4649      	mov	r1, r9
 8009bae:	f7f6 fdbd 	bl	800072c <__aeabi_ddiv>
 8009bb2:	f7f6 ff41 	bl	8000a38 <__aeabi_d2iz>
 8009bb6:	4604      	mov	r4, r0
 8009bb8:	f7f6 fc24 	bl	8000404 <__aeabi_i2d>
 8009bbc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009bc0:	f7f6 fc8a 	bl	80004d8 <__aeabi_dmul>
 8009bc4:	4602      	mov	r2, r0
 8009bc6:	460b      	mov	r3, r1
 8009bc8:	4640      	mov	r0, r8
 8009bca:	4649      	mov	r1, r9
 8009bcc:	f7f6 facc 	bl	8000168 <__aeabi_dsub>
 8009bd0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8009bd4:	f807 6b01 	strb.w	r6, [r7], #1
 8009bd8:	9e03      	ldr	r6, [sp, #12]
 8009bda:	f8dd c020 	ldr.w	ip, [sp, #32]
 8009bde:	1bbe      	subs	r6, r7, r6
 8009be0:	45b4      	cmp	ip, r6
 8009be2:	4602      	mov	r2, r0
 8009be4:	460b      	mov	r3, r1
 8009be6:	d136      	bne.n	8009c56 <_dtoa_r+0x70e>
 8009be8:	f7f6 fac0 	bl	800016c <__adddf3>
 8009bec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009bf0:	4680      	mov	r8, r0
 8009bf2:	4689      	mov	r9, r1
 8009bf4:	f7f6 ff00 	bl	80009f8 <__aeabi_dcmpgt>
 8009bf8:	bb58      	cbnz	r0, 8009c52 <_dtoa_r+0x70a>
 8009bfa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009bfe:	4640      	mov	r0, r8
 8009c00:	4649      	mov	r1, r9
 8009c02:	f7f6 fed1 	bl	80009a8 <__aeabi_dcmpeq>
 8009c06:	b108      	cbz	r0, 8009c0c <_dtoa_r+0x6c4>
 8009c08:	07e1      	lsls	r1, r4, #31
 8009c0a:	d422      	bmi.n	8009c52 <_dtoa_r+0x70a>
 8009c0c:	4628      	mov	r0, r5
 8009c0e:	4659      	mov	r1, fp
 8009c10:	f001 f88a 	bl	800ad28 <_Bfree>
 8009c14:	2300      	movs	r3, #0
 8009c16:	703b      	strb	r3, [r7, #0]
 8009c18:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009c1a:	f10a 0001 	add.w	r0, sl, #1
 8009c1e:	6018      	str	r0, [r3, #0]
 8009c20:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	f43f acde 	beq.w	80095e4 <_dtoa_r+0x9c>
 8009c28:	601f      	str	r7, [r3, #0]
 8009c2a:	e4db      	b.n	80095e4 <_dtoa_r+0x9c>
 8009c2c:	4627      	mov	r7, r4
 8009c2e:	463b      	mov	r3, r7
 8009c30:	461f      	mov	r7, r3
 8009c32:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009c36:	2a39      	cmp	r2, #57	; 0x39
 8009c38:	d107      	bne.n	8009c4a <_dtoa_r+0x702>
 8009c3a:	9a03      	ldr	r2, [sp, #12]
 8009c3c:	429a      	cmp	r2, r3
 8009c3e:	d1f7      	bne.n	8009c30 <_dtoa_r+0x6e8>
 8009c40:	2230      	movs	r2, #48	; 0x30
 8009c42:	9903      	ldr	r1, [sp, #12]
 8009c44:	f108 0801 	add.w	r8, r8, #1
 8009c48:	700a      	strb	r2, [r1, #0]
 8009c4a:	781a      	ldrb	r2, [r3, #0]
 8009c4c:	3201      	adds	r2, #1
 8009c4e:	701a      	strb	r2, [r3, #0]
 8009c50:	e79e      	b.n	8009b90 <_dtoa_r+0x648>
 8009c52:	46d0      	mov	r8, sl
 8009c54:	e7eb      	b.n	8009c2e <_dtoa_r+0x6e6>
 8009c56:	2200      	movs	r2, #0
 8009c58:	4b6e      	ldr	r3, [pc, #440]	; (8009e14 <_dtoa_r+0x8cc>)
 8009c5a:	f7f6 fc3d 	bl	80004d8 <__aeabi_dmul>
 8009c5e:	2200      	movs	r2, #0
 8009c60:	2300      	movs	r3, #0
 8009c62:	4680      	mov	r8, r0
 8009c64:	4689      	mov	r9, r1
 8009c66:	f7f6 fe9f 	bl	80009a8 <__aeabi_dcmpeq>
 8009c6a:	2800      	cmp	r0, #0
 8009c6c:	d09b      	beq.n	8009ba6 <_dtoa_r+0x65e>
 8009c6e:	e7cd      	b.n	8009c0c <_dtoa_r+0x6c4>
 8009c70:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009c72:	2a00      	cmp	r2, #0
 8009c74:	f000 80d0 	beq.w	8009e18 <_dtoa_r+0x8d0>
 8009c78:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009c7a:	2a01      	cmp	r2, #1
 8009c7c:	f300 80ae 	bgt.w	8009ddc <_dtoa_r+0x894>
 8009c80:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009c82:	2a00      	cmp	r2, #0
 8009c84:	f000 80a6 	beq.w	8009dd4 <_dtoa_r+0x88c>
 8009c88:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009c8c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009c8e:	9f06      	ldr	r7, [sp, #24]
 8009c90:	9a06      	ldr	r2, [sp, #24]
 8009c92:	2101      	movs	r1, #1
 8009c94:	441a      	add	r2, r3
 8009c96:	9206      	str	r2, [sp, #24]
 8009c98:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c9a:	4628      	mov	r0, r5
 8009c9c:	441a      	add	r2, r3
 8009c9e:	9209      	str	r2, [sp, #36]	; 0x24
 8009ca0:	f001 f942 	bl	800af28 <__i2b>
 8009ca4:	4606      	mov	r6, r0
 8009ca6:	2f00      	cmp	r7, #0
 8009ca8:	dd0c      	ble.n	8009cc4 <_dtoa_r+0x77c>
 8009caa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	dd09      	ble.n	8009cc4 <_dtoa_r+0x77c>
 8009cb0:	42bb      	cmp	r3, r7
 8009cb2:	bfa8      	it	ge
 8009cb4:	463b      	movge	r3, r7
 8009cb6:	9a06      	ldr	r2, [sp, #24]
 8009cb8:	1aff      	subs	r7, r7, r3
 8009cba:	1ad2      	subs	r2, r2, r3
 8009cbc:	9206      	str	r2, [sp, #24]
 8009cbe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009cc0:	1ad3      	subs	r3, r2, r3
 8009cc2:	9309      	str	r3, [sp, #36]	; 0x24
 8009cc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cc6:	b1f3      	cbz	r3, 8009d06 <_dtoa_r+0x7be>
 8009cc8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	f000 80a8 	beq.w	8009e20 <_dtoa_r+0x8d8>
 8009cd0:	2c00      	cmp	r4, #0
 8009cd2:	dd10      	ble.n	8009cf6 <_dtoa_r+0x7ae>
 8009cd4:	4631      	mov	r1, r6
 8009cd6:	4622      	mov	r2, r4
 8009cd8:	4628      	mov	r0, r5
 8009cda:	f001 f9e3 	bl	800b0a4 <__pow5mult>
 8009cde:	465a      	mov	r2, fp
 8009ce0:	4601      	mov	r1, r0
 8009ce2:	4606      	mov	r6, r0
 8009ce4:	4628      	mov	r0, r5
 8009ce6:	f001 f935 	bl	800af54 <__multiply>
 8009cea:	4680      	mov	r8, r0
 8009cec:	4659      	mov	r1, fp
 8009cee:	4628      	mov	r0, r5
 8009cf0:	f001 f81a 	bl	800ad28 <_Bfree>
 8009cf4:	46c3      	mov	fp, r8
 8009cf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cf8:	1b1a      	subs	r2, r3, r4
 8009cfa:	d004      	beq.n	8009d06 <_dtoa_r+0x7be>
 8009cfc:	4659      	mov	r1, fp
 8009cfe:	4628      	mov	r0, r5
 8009d00:	f001 f9d0 	bl	800b0a4 <__pow5mult>
 8009d04:	4683      	mov	fp, r0
 8009d06:	2101      	movs	r1, #1
 8009d08:	4628      	mov	r0, r5
 8009d0a:	f001 f90d 	bl	800af28 <__i2b>
 8009d0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009d10:	4604      	mov	r4, r0
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	f340 8086 	ble.w	8009e24 <_dtoa_r+0x8dc>
 8009d18:	461a      	mov	r2, r3
 8009d1a:	4601      	mov	r1, r0
 8009d1c:	4628      	mov	r0, r5
 8009d1e:	f001 f9c1 	bl	800b0a4 <__pow5mult>
 8009d22:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009d24:	4604      	mov	r4, r0
 8009d26:	2b01      	cmp	r3, #1
 8009d28:	dd7f      	ble.n	8009e2a <_dtoa_r+0x8e2>
 8009d2a:	f04f 0800 	mov.w	r8, #0
 8009d2e:	6923      	ldr	r3, [r4, #16]
 8009d30:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009d34:	6918      	ldr	r0, [r3, #16]
 8009d36:	f001 f8a9 	bl	800ae8c <__hi0bits>
 8009d3a:	f1c0 0020 	rsb	r0, r0, #32
 8009d3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d40:	4418      	add	r0, r3
 8009d42:	f010 001f 	ands.w	r0, r0, #31
 8009d46:	f000 8092 	beq.w	8009e6e <_dtoa_r+0x926>
 8009d4a:	f1c0 0320 	rsb	r3, r0, #32
 8009d4e:	2b04      	cmp	r3, #4
 8009d50:	f340 808a 	ble.w	8009e68 <_dtoa_r+0x920>
 8009d54:	f1c0 001c 	rsb	r0, r0, #28
 8009d58:	9b06      	ldr	r3, [sp, #24]
 8009d5a:	4407      	add	r7, r0
 8009d5c:	4403      	add	r3, r0
 8009d5e:	9306      	str	r3, [sp, #24]
 8009d60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d62:	4403      	add	r3, r0
 8009d64:	9309      	str	r3, [sp, #36]	; 0x24
 8009d66:	9b06      	ldr	r3, [sp, #24]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	dd05      	ble.n	8009d78 <_dtoa_r+0x830>
 8009d6c:	4659      	mov	r1, fp
 8009d6e:	461a      	mov	r2, r3
 8009d70:	4628      	mov	r0, r5
 8009d72:	f001 f9f1 	bl	800b158 <__lshift>
 8009d76:	4683      	mov	fp, r0
 8009d78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	dd05      	ble.n	8009d8a <_dtoa_r+0x842>
 8009d7e:	4621      	mov	r1, r4
 8009d80:	461a      	mov	r2, r3
 8009d82:	4628      	mov	r0, r5
 8009d84:	f001 f9e8 	bl	800b158 <__lshift>
 8009d88:	4604      	mov	r4, r0
 8009d8a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d070      	beq.n	8009e72 <_dtoa_r+0x92a>
 8009d90:	4621      	mov	r1, r4
 8009d92:	4658      	mov	r0, fp
 8009d94:	f001 fa50 	bl	800b238 <__mcmp>
 8009d98:	2800      	cmp	r0, #0
 8009d9a:	da6a      	bge.n	8009e72 <_dtoa_r+0x92a>
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	4659      	mov	r1, fp
 8009da0:	220a      	movs	r2, #10
 8009da2:	4628      	mov	r0, r5
 8009da4:	f000 ffe2 	bl	800ad6c <__multadd>
 8009da8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009daa:	4683      	mov	fp, r0
 8009dac:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	f000 8194 	beq.w	800a0de <_dtoa_r+0xb96>
 8009db6:	4631      	mov	r1, r6
 8009db8:	2300      	movs	r3, #0
 8009dba:	220a      	movs	r2, #10
 8009dbc:	4628      	mov	r0, r5
 8009dbe:	f000 ffd5 	bl	800ad6c <__multadd>
 8009dc2:	f1b9 0f00 	cmp.w	r9, #0
 8009dc6:	4606      	mov	r6, r0
 8009dc8:	f300 8093 	bgt.w	8009ef2 <_dtoa_r+0x9aa>
 8009dcc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009dce:	2b02      	cmp	r3, #2
 8009dd0:	dc57      	bgt.n	8009e82 <_dtoa_r+0x93a>
 8009dd2:	e08e      	b.n	8009ef2 <_dtoa_r+0x9aa>
 8009dd4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009dd6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009dda:	e757      	b.n	8009c8c <_dtoa_r+0x744>
 8009ddc:	9b08      	ldr	r3, [sp, #32]
 8009dde:	1e5c      	subs	r4, r3, #1
 8009de0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009de2:	42a3      	cmp	r3, r4
 8009de4:	bfb7      	itett	lt
 8009de6:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009de8:	1b1c      	subge	r4, r3, r4
 8009dea:	1ae2      	sublt	r2, r4, r3
 8009dec:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8009dee:	bfbe      	ittt	lt
 8009df0:	940a      	strlt	r4, [sp, #40]	; 0x28
 8009df2:	189b      	addlt	r3, r3, r2
 8009df4:	930e      	strlt	r3, [sp, #56]	; 0x38
 8009df6:	9b08      	ldr	r3, [sp, #32]
 8009df8:	bfb8      	it	lt
 8009dfa:	2400      	movlt	r4, #0
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	bfbb      	ittet	lt
 8009e00:	9b06      	ldrlt	r3, [sp, #24]
 8009e02:	9a08      	ldrlt	r2, [sp, #32]
 8009e04:	9f06      	ldrge	r7, [sp, #24]
 8009e06:	1a9f      	sublt	r7, r3, r2
 8009e08:	bfac      	ite	ge
 8009e0a:	9b08      	ldrge	r3, [sp, #32]
 8009e0c:	2300      	movlt	r3, #0
 8009e0e:	e73f      	b.n	8009c90 <_dtoa_r+0x748>
 8009e10:	3fe00000 	.word	0x3fe00000
 8009e14:	40240000 	.word	0x40240000
 8009e18:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009e1a:	9f06      	ldr	r7, [sp, #24]
 8009e1c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8009e1e:	e742      	b.n	8009ca6 <_dtoa_r+0x75e>
 8009e20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009e22:	e76b      	b.n	8009cfc <_dtoa_r+0x7b4>
 8009e24:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009e26:	2b01      	cmp	r3, #1
 8009e28:	dc19      	bgt.n	8009e5e <_dtoa_r+0x916>
 8009e2a:	9b04      	ldr	r3, [sp, #16]
 8009e2c:	b9bb      	cbnz	r3, 8009e5e <_dtoa_r+0x916>
 8009e2e:	9b05      	ldr	r3, [sp, #20]
 8009e30:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009e34:	b99b      	cbnz	r3, 8009e5e <_dtoa_r+0x916>
 8009e36:	9b05      	ldr	r3, [sp, #20]
 8009e38:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009e3c:	0d1b      	lsrs	r3, r3, #20
 8009e3e:	051b      	lsls	r3, r3, #20
 8009e40:	b183      	cbz	r3, 8009e64 <_dtoa_r+0x91c>
 8009e42:	f04f 0801 	mov.w	r8, #1
 8009e46:	9b06      	ldr	r3, [sp, #24]
 8009e48:	3301      	adds	r3, #1
 8009e4a:	9306      	str	r3, [sp, #24]
 8009e4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e4e:	3301      	adds	r3, #1
 8009e50:	9309      	str	r3, [sp, #36]	; 0x24
 8009e52:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	f47f af6a 	bne.w	8009d2e <_dtoa_r+0x7e6>
 8009e5a:	2001      	movs	r0, #1
 8009e5c:	e76f      	b.n	8009d3e <_dtoa_r+0x7f6>
 8009e5e:	f04f 0800 	mov.w	r8, #0
 8009e62:	e7f6      	b.n	8009e52 <_dtoa_r+0x90a>
 8009e64:	4698      	mov	r8, r3
 8009e66:	e7f4      	b.n	8009e52 <_dtoa_r+0x90a>
 8009e68:	f43f af7d 	beq.w	8009d66 <_dtoa_r+0x81e>
 8009e6c:	4618      	mov	r0, r3
 8009e6e:	301c      	adds	r0, #28
 8009e70:	e772      	b.n	8009d58 <_dtoa_r+0x810>
 8009e72:	9b08      	ldr	r3, [sp, #32]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	dc36      	bgt.n	8009ee6 <_dtoa_r+0x99e>
 8009e78:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009e7a:	2b02      	cmp	r3, #2
 8009e7c:	dd33      	ble.n	8009ee6 <_dtoa_r+0x99e>
 8009e7e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009e82:	f1b9 0f00 	cmp.w	r9, #0
 8009e86:	d10d      	bne.n	8009ea4 <_dtoa_r+0x95c>
 8009e88:	4621      	mov	r1, r4
 8009e8a:	464b      	mov	r3, r9
 8009e8c:	2205      	movs	r2, #5
 8009e8e:	4628      	mov	r0, r5
 8009e90:	f000 ff6c 	bl	800ad6c <__multadd>
 8009e94:	4601      	mov	r1, r0
 8009e96:	4604      	mov	r4, r0
 8009e98:	4658      	mov	r0, fp
 8009e9a:	f001 f9cd 	bl	800b238 <__mcmp>
 8009e9e:	2800      	cmp	r0, #0
 8009ea0:	f73f adb8 	bgt.w	8009a14 <_dtoa_r+0x4cc>
 8009ea4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009ea6:	9f03      	ldr	r7, [sp, #12]
 8009ea8:	ea6f 0a03 	mvn.w	sl, r3
 8009eac:	f04f 0800 	mov.w	r8, #0
 8009eb0:	4621      	mov	r1, r4
 8009eb2:	4628      	mov	r0, r5
 8009eb4:	f000 ff38 	bl	800ad28 <_Bfree>
 8009eb8:	2e00      	cmp	r6, #0
 8009eba:	f43f aea7 	beq.w	8009c0c <_dtoa_r+0x6c4>
 8009ebe:	f1b8 0f00 	cmp.w	r8, #0
 8009ec2:	d005      	beq.n	8009ed0 <_dtoa_r+0x988>
 8009ec4:	45b0      	cmp	r8, r6
 8009ec6:	d003      	beq.n	8009ed0 <_dtoa_r+0x988>
 8009ec8:	4641      	mov	r1, r8
 8009eca:	4628      	mov	r0, r5
 8009ecc:	f000 ff2c 	bl	800ad28 <_Bfree>
 8009ed0:	4631      	mov	r1, r6
 8009ed2:	4628      	mov	r0, r5
 8009ed4:	f000 ff28 	bl	800ad28 <_Bfree>
 8009ed8:	e698      	b.n	8009c0c <_dtoa_r+0x6c4>
 8009eda:	2400      	movs	r4, #0
 8009edc:	4626      	mov	r6, r4
 8009ede:	e7e1      	b.n	8009ea4 <_dtoa_r+0x95c>
 8009ee0:	46c2      	mov	sl, r8
 8009ee2:	4626      	mov	r6, r4
 8009ee4:	e596      	b.n	8009a14 <_dtoa_r+0x4cc>
 8009ee6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ee8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	f000 80fd 	beq.w	800a0ec <_dtoa_r+0xba4>
 8009ef2:	2f00      	cmp	r7, #0
 8009ef4:	dd05      	ble.n	8009f02 <_dtoa_r+0x9ba>
 8009ef6:	4631      	mov	r1, r6
 8009ef8:	463a      	mov	r2, r7
 8009efa:	4628      	mov	r0, r5
 8009efc:	f001 f92c 	bl	800b158 <__lshift>
 8009f00:	4606      	mov	r6, r0
 8009f02:	f1b8 0f00 	cmp.w	r8, #0
 8009f06:	d05c      	beq.n	8009fc2 <_dtoa_r+0xa7a>
 8009f08:	4628      	mov	r0, r5
 8009f0a:	6871      	ldr	r1, [r6, #4]
 8009f0c:	f000 fecc 	bl	800aca8 <_Balloc>
 8009f10:	4607      	mov	r7, r0
 8009f12:	b928      	cbnz	r0, 8009f20 <_dtoa_r+0x9d8>
 8009f14:	4602      	mov	r2, r0
 8009f16:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009f1a:	4b7f      	ldr	r3, [pc, #508]	; (800a118 <_dtoa_r+0xbd0>)
 8009f1c:	f7ff bb28 	b.w	8009570 <_dtoa_r+0x28>
 8009f20:	6932      	ldr	r2, [r6, #16]
 8009f22:	f106 010c 	add.w	r1, r6, #12
 8009f26:	3202      	adds	r2, #2
 8009f28:	0092      	lsls	r2, r2, #2
 8009f2a:	300c      	adds	r0, #12
 8009f2c:	f000 feae 	bl	800ac8c <memcpy>
 8009f30:	2201      	movs	r2, #1
 8009f32:	4639      	mov	r1, r7
 8009f34:	4628      	mov	r0, r5
 8009f36:	f001 f90f 	bl	800b158 <__lshift>
 8009f3a:	46b0      	mov	r8, r6
 8009f3c:	4606      	mov	r6, r0
 8009f3e:	9b03      	ldr	r3, [sp, #12]
 8009f40:	3301      	adds	r3, #1
 8009f42:	9308      	str	r3, [sp, #32]
 8009f44:	9b03      	ldr	r3, [sp, #12]
 8009f46:	444b      	add	r3, r9
 8009f48:	930a      	str	r3, [sp, #40]	; 0x28
 8009f4a:	9b04      	ldr	r3, [sp, #16]
 8009f4c:	f003 0301 	and.w	r3, r3, #1
 8009f50:	9309      	str	r3, [sp, #36]	; 0x24
 8009f52:	9b08      	ldr	r3, [sp, #32]
 8009f54:	4621      	mov	r1, r4
 8009f56:	3b01      	subs	r3, #1
 8009f58:	4658      	mov	r0, fp
 8009f5a:	9304      	str	r3, [sp, #16]
 8009f5c:	f7ff fa68 	bl	8009430 <quorem>
 8009f60:	4603      	mov	r3, r0
 8009f62:	4641      	mov	r1, r8
 8009f64:	3330      	adds	r3, #48	; 0x30
 8009f66:	9006      	str	r0, [sp, #24]
 8009f68:	4658      	mov	r0, fp
 8009f6a:	930b      	str	r3, [sp, #44]	; 0x2c
 8009f6c:	f001 f964 	bl	800b238 <__mcmp>
 8009f70:	4632      	mov	r2, r6
 8009f72:	4681      	mov	r9, r0
 8009f74:	4621      	mov	r1, r4
 8009f76:	4628      	mov	r0, r5
 8009f78:	f001 f97a 	bl	800b270 <__mdiff>
 8009f7c:	68c2      	ldr	r2, [r0, #12]
 8009f7e:	4607      	mov	r7, r0
 8009f80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f82:	bb02      	cbnz	r2, 8009fc6 <_dtoa_r+0xa7e>
 8009f84:	4601      	mov	r1, r0
 8009f86:	4658      	mov	r0, fp
 8009f88:	f001 f956 	bl	800b238 <__mcmp>
 8009f8c:	4602      	mov	r2, r0
 8009f8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f90:	4639      	mov	r1, r7
 8009f92:	4628      	mov	r0, r5
 8009f94:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8009f98:	f000 fec6 	bl	800ad28 <_Bfree>
 8009f9c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009f9e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009fa0:	9f08      	ldr	r7, [sp, #32]
 8009fa2:	ea43 0102 	orr.w	r1, r3, r2
 8009fa6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fa8:	430b      	orrs	r3, r1
 8009faa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009fac:	d10d      	bne.n	8009fca <_dtoa_r+0xa82>
 8009fae:	2b39      	cmp	r3, #57	; 0x39
 8009fb0:	d029      	beq.n	800a006 <_dtoa_r+0xabe>
 8009fb2:	f1b9 0f00 	cmp.w	r9, #0
 8009fb6:	dd01      	ble.n	8009fbc <_dtoa_r+0xa74>
 8009fb8:	9b06      	ldr	r3, [sp, #24]
 8009fba:	3331      	adds	r3, #49	; 0x31
 8009fbc:	9a04      	ldr	r2, [sp, #16]
 8009fbe:	7013      	strb	r3, [r2, #0]
 8009fc0:	e776      	b.n	8009eb0 <_dtoa_r+0x968>
 8009fc2:	4630      	mov	r0, r6
 8009fc4:	e7b9      	b.n	8009f3a <_dtoa_r+0x9f2>
 8009fc6:	2201      	movs	r2, #1
 8009fc8:	e7e2      	b.n	8009f90 <_dtoa_r+0xa48>
 8009fca:	f1b9 0f00 	cmp.w	r9, #0
 8009fce:	db06      	blt.n	8009fde <_dtoa_r+0xa96>
 8009fd0:	9922      	ldr	r1, [sp, #136]	; 0x88
 8009fd2:	ea41 0909 	orr.w	r9, r1, r9
 8009fd6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009fd8:	ea59 0101 	orrs.w	r1, r9, r1
 8009fdc:	d120      	bne.n	800a020 <_dtoa_r+0xad8>
 8009fde:	2a00      	cmp	r2, #0
 8009fe0:	ddec      	ble.n	8009fbc <_dtoa_r+0xa74>
 8009fe2:	4659      	mov	r1, fp
 8009fe4:	2201      	movs	r2, #1
 8009fe6:	4628      	mov	r0, r5
 8009fe8:	9308      	str	r3, [sp, #32]
 8009fea:	f001 f8b5 	bl	800b158 <__lshift>
 8009fee:	4621      	mov	r1, r4
 8009ff0:	4683      	mov	fp, r0
 8009ff2:	f001 f921 	bl	800b238 <__mcmp>
 8009ff6:	2800      	cmp	r0, #0
 8009ff8:	9b08      	ldr	r3, [sp, #32]
 8009ffa:	dc02      	bgt.n	800a002 <_dtoa_r+0xaba>
 8009ffc:	d1de      	bne.n	8009fbc <_dtoa_r+0xa74>
 8009ffe:	07da      	lsls	r2, r3, #31
 800a000:	d5dc      	bpl.n	8009fbc <_dtoa_r+0xa74>
 800a002:	2b39      	cmp	r3, #57	; 0x39
 800a004:	d1d8      	bne.n	8009fb8 <_dtoa_r+0xa70>
 800a006:	2339      	movs	r3, #57	; 0x39
 800a008:	9a04      	ldr	r2, [sp, #16]
 800a00a:	7013      	strb	r3, [r2, #0]
 800a00c:	463b      	mov	r3, r7
 800a00e:	461f      	mov	r7, r3
 800a010:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800a014:	3b01      	subs	r3, #1
 800a016:	2a39      	cmp	r2, #57	; 0x39
 800a018:	d050      	beq.n	800a0bc <_dtoa_r+0xb74>
 800a01a:	3201      	adds	r2, #1
 800a01c:	701a      	strb	r2, [r3, #0]
 800a01e:	e747      	b.n	8009eb0 <_dtoa_r+0x968>
 800a020:	2a00      	cmp	r2, #0
 800a022:	dd03      	ble.n	800a02c <_dtoa_r+0xae4>
 800a024:	2b39      	cmp	r3, #57	; 0x39
 800a026:	d0ee      	beq.n	800a006 <_dtoa_r+0xabe>
 800a028:	3301      	adds	r3, #1
 800a02a:	e7c7      	b.n	8009fbc <_dtoa_r+0xa74>
 800a02c:	9a08      	ldr	r2, [sp, #32]
 800a02e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a030:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a034:	428a      	cmp	r2, r1
 800a036:	d02a      	beq.n	800a08e <_dtoa_r+0xb46>
 800a038:	4659      	mov	r1, fp
 800a03a:	2300      	movs	r3, #0
 800a03c:	220a      	movs	r2, #10
 800a03e:	4628      	mov	r0, r5
 800a040:	f000 fe94 	bl	800ad6c <__multadd>
 800a044:	45b0      	cmp	r8, r6
 800a046:	4683      	mov	fp, r0
 800a048:	f04f 0300 	mov.w	r3, #0
 800a04c:	f04f 020a 	mov.w	r2, #10
 800a050:	4641      	mov	r1, r8
 800a052:	4628      	mov	r0, r5
 800a054:	d107      	bne.n	800a066 <_dtoa_r+0xb1e>
 800a056:	f000 fe89 	bl	800ad6c <__multadd>
 800a05a:	4680      	mov	r8, r0
 800a05c:	4606      	mov	r6, r0
 800a05e:	9b08      	ldr	r3, [sp, #32]
 800a060:	3301      	adds	r3, #1
 800a062:	9308      	str	r3, [sp, #32]
 800a064:	e775      	b.n	8009f52 <_dtoa_r+0xa0a>
 800a066:	f000 fe81 	bl	800ad6c <__multadd>
 800a06a:	4631      	mov	r1, r6
 800a06c:	4680      	mov	r8, r0
 800a06e:	2300      	movs	r3, #0
 800a070:	220a      	movs	r2, #10
 800a072:	4628      	mov	r0, r5
 800a074:	f000 fe7a 	bl	800ad6c <__multadd>
 800a078:	4606      	mov	r6, r0
 800a07a:	e7f0      	b.n	800a05e <_dtoa_r+0xb16>
 800a07c:	f1b9 0f00 	cmp.w	r9, #0
 800a080:	bfcc      	ite	gt
 800a082:	464f      	movgt	r7, r9
 800a084:	2701      	movle	r7, #1
 800a086:	f04f 0800 	mov.w	r8, #0
 800a08a:	9a03      	ldr	r2, [sp, #12]
 800a08c:	4417      	add	r7, r2
 800a08e:	4659      	mov	r1, fp
 800a090:	2201      	movs	r2, #1
 800a092:	4628      	mov	r0, r5
 800a094:	9308      	str	r3, [sp, #32]
 800a096:	f001 f85f 	bl	800b158 <__lshift>
 800a09a:	4621      	mov	r1, r4
 800a09c:	4683      	mov	fp, r0
 800a09e:	f001 f8cb 	bl	800b238 <__mcmp>
 800a0a2:	2800      	cmp	r0, #0
 800a0a4:	dcb2      	bgt.n	800a00c <_dtoa_r+0xac4>
 800a0a6:	d102      	bne.n	800a0ae <_dtoa_r+0xb66>
 800a0a8:	9b08      	ldr	r3, [sp, #32]
 800a0aa:	07db      	lsls	r3, r3, #31
 800a0ac:	d4ae      	bmi.n	800a00c <_dtoa_r+0xac4>
 800a0ae:	463b      	mov	r3, r7
 800a0b0:	461f      	mov	r7, r3
 800a0b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a0b6:	2a30      	cmp	r2, #48	; 0x30
 800a0b8:	d0fa      	beq.n	800a0b0 <_dtoa_r+0xb68>
 800a0ba:	e6f9      	b.n	8009eb0 <_dtoa_r+0x968>
 800a0bc:	9a03      	ldr	r2, [sp, #12]
 800a0be:	429a      	cmp	r2, r3
 800a0c0:	d1a5      	bne.n	800a00e <_dtoa_r+0xac6>
 800a0c2:	2331      	movs	r3, #49	; 0x31
 800a0c4:	f10a 0a01 	add.w	sl, sl, #1
 800a0c8:	e779      	b.n	8009fbe <_dtoa_r+0xa76>
 800a0ca:	4b14      	ldr	r3, [pc, #80]	; (800a11c <_dtoa_r+0xbd4>)
 800a0cc:	f7ff baa8 	b.w	8009620 <_dtoa_r+0xd8>
 800a0d0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	f47f aa81 	bne.w	80095da <_dtoa_r+0x92>
 800a0d8:	4b11      	ldr	r3, [pc, #68]	; (800a120 <_dtoa_r+0xbd8>)
 800a0da:	f7ff baa1 	b.w	8009620 <_dtoa_r+0xd8>
 800a0de:	f1b9 0f00 	cmp.w	r9, #0
 800a0e2:	dc03      	bgt.n	800a0ec <_dtoa_r+0xba4>
 800a0e4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a0e6:	2b02      	cmp	r3, #2
 800a0e8:	f73f aecb 	bgt.w	8009e82 <_dtoa_r+0x93a>
 800a0ec:	9f03      	ldr	r7, [sp, #12]
 800a0ee:	4621      	mov	r1, r4
 800a0f0:	4658      	mov	r0, fp
 800a0f2:	f7ff f99d 	bl	8009430 <quorem>
 800a0f6:	9a03      	ldr	r2, [sp, #12]
 800a0f8:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800a0fc:	f807 3b01 	strb.w	r3, [r7], #1
 800a100:	1aba      	subs	r2, r7, r2
 800a102:	4591      	cmp	r9, r2
 800a104:	ddba      	ble.n	800a07c <_dtoa_r+0xb34>
 800a106:	4659      	mov	r1, fp
 800a108:	2300      	movs	r3, #0
 800a10a:	220a      	movs	r2, #10
 800a10c:	4628      	mov	r0, r5
 800a10e:	f000 fe2d 	bl	800ad6c <__multadd>
 800a112:	4683      	mov	fp, r0
 800a114:	e7eb      	b.n	800a0ee <_dtoa_r+0xba6>
 800a116:	bf00      	nop
 800a118:	0800c410 	.word	0x0800c410
 800a11c:	0800c210 	.word	0x0800c210
 800a120:	0800c391 	.word	0x0800c391

0800a124 <__errno>:
 800a124:	4b01      	ldr	r3, [pc, #4]	; (800a12c <__errno+0x8>)
 800a126:	6818      	ldr	r0, [r3, #0]
 800a128:	4770      	bx	lr
 800a12a:	bf00      	nop
 800a12c:	2000000c 	.word	0x2000000c

0800a130 <__sflush_r>:
 800a130:	898a      	ldrh	r2, [r1, #12]
 800a132:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a134:	4605      	mov	r5, r0
 800a136:	0710      	lsls	r0, r2, #28
 800a138:	460c      	mov	r4, r1
 800a13a:	d457      	bmi.n	800a1ec <__sflush_r+0xbc>
 800a13c:	684b      	ldr	r3, [r1, #4]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	dc04      	bgt.n	800a14c <__sflush_r+0x1c>
 800a142:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a144:	2b00      	cmp	r3, #0
 800a146:	dc01      	bgt.n	800a14c <__sflush_r+0x1c>
 800a148:	2000      	movs	r0, #0
 800a14a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a14c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a14e:	2e00      	cmp	r6, #0
 800a150:	d0fa      	beq.n	800a148 <__sflush_r+0x18>
 800a152:	2300      	movs	r3, #0
 800a154:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a158:	682f      	ldr	r7, [r5, #0]
 800a15a:	602b      	str	r3, [r5, #0]
 800a15c:	d032      	beq.n	800a1c4 <__sflush_r+0x94>
 800a15e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a160:	89a3      	ldrh	r3, [r4, #12]
 800a162:	075a      	lsls	r2, r3, #29
 800a164:	d505      	bpl.n	800a172 <__sflush_r+0x42>
 800a166:	6863      	ldr	r3, [r4, #4]
 800a168:	1ac0      	subs	r0, r0, r3
 800a16a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a16c:	b10b      	cbz	r3, 800a172 <__sflush_r+0x42>
 800a16e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a170:	1ac0      	subs	r0, r0, r3
 800a172:	2300      	movs	r3, #0
 800a174:	4602      	mov	r2, r0
 800a176:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a178:	4628      	mov	r0, r5
 800a17a:	6a21      	ldr	r1, [r4, #32]
 800a17c:	47b0      	blx	r6
 800a17e:	1c43      	adds	r3, r0, #1
 800a180:	89a3      	ldrh	r3, [r4, #12]
 800a182:	d106      	bne.n	800a192 <__sflush_r+0x62>
 800a184:	6829      	ldr	r1, [r5, #0]
 800a186:	291d      	cmp	r1, #29
 800a188:	d82c      	bhi.n	800a1e4 <__sflush_r+0xb4>
 800a18a:	4a29      	ldr	r2, [pc, #164]	; (800a230 <__sflush_r+0x100>)
 800a18c:	40ca      	lsrs	r2, r1
 800a18e:	07d6      	lsls	r6, r2, #31
 800a190:	d528      	bpl.n	800a1e4 <__sflush_r+0xb4>
 800a192:	2200      	movs	r2, #0
 800a194:	6062      	str	r2, [r4, #4]
 800a196:	6922      	ldr	r2, [r4, #16]
 800a198:	04d9      	lsls	r1, r3, #19
 800a19a:	6022      	str	r2, [r4, #0]
 800a19c:	d504      	bpl.n	800a1a8 <__sflush_r+0x78>
 800a19e:	1c42      	adds	r2, r0, #1
 800a1a0:	d101      	bne.n	800a1a6 <__sflush_r+0x76>
 800a1a2:	682b      	ldr	r3, [r5, #0]
 800a1a4:	b903      	cbnz	r3, 800a1a8 <__sflush_r+0x78>
 800a1a6:	6560      	str	r0, [r4, #84]	; 0x54
 800a1a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a1aa:	602f      	str	r7, [r5, #0]
 800a1ac:	2900      	cmp	r1, #0
 800a1ae:	d0cb      	beq.n	800a148 <__sflush_r+0x18>
 800a1b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a1b4:	4299      	cmp	r1, r3
 800a1b6:	d002      	beq.n	800a1be <__sflush_r+0x8e>
 800a1b8:	4628      	mov	r0, r5
 800a1ba:	f001 fa41 	bl	800b640 <_free_r>
 800a1be:	2000      	movs	r0, #0
 800a1c0:	6360      	str	r0, [r4, #52]	; 0x34
 800a1c2:	e7c2      	b.n	800a14a <__sflush_r+0x1a>
 800a1c4:	6a21      	ldr	r1, [r4, #32]
 800a1c6:	2301      	movs	r3, #1
 800a1c8:	4628      	mov	r0, r5
 800a1ca:	47b0      	blx	r6
 800a1cc:	1c41      	adds	r1, r0, #1
 800a1ce:	d1c7      	bne.n	800a160 <__sflush_r+0x30>
 800a1d0:	682b      	ldr	r3, [r5, #0]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d0c4      	beq.n	800a160 <__sflush_r+0x30>
 800a1d6:	2b1d      	cmp	r3, #29
 800a1d8:	d001      	beq.n	800a1de <__sflush_r+0xae>
 800a1da:	2b16      	cmp	r3, #22
 800a1dc:	d101      	bne.n	800a1e2 <__sflush_r+0xb2>
 800a1de:	602f      	str	r7, [r5, #0]
 800a1e0:	e7b2      	b.n	800a148 <__sflush_r+0x18>
 800a1e2:	89a3      	ldrh	r3, [r4, #12]
 800a1e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1e8:	81a3      	strh	r3, [r4, #12]
 800a1ea:	e7ae      	b.n	800a14a <__sflush_r+0x1a>
 800a1ec:	690f      	ldr	r7, [r1, #16]
 800a1ee:	2f00      	cmp	r7, #0
 800a1f0:	d0aa      	beq.n	800a148 <__sflush_r+0x18>
 800a1f2:	0793      	lsls	r3, r2, #30
 800a1f4:	bf18      	it	ne
 800a1f6:	2300      	movne	r3, #0
 800a1f8:	680e      	ldr	r6, [r1, #0]
 800a1fa:	bf08      	it	eq
 800a1fc:	694b      	ldreq	r3, [r1, #20]
 800a1fe:	1bf6      	subs	r6, r6, r7
 800a200:	600f      	str	r7, [r1, #0]
 800a202:	608b      	str	r3, [r1, #8]
 800a204:	2e00      	cmp	r6, #0
 800a206:	dd9f      	ble.n	800a148 <__sflush_r+0x18>
 800a208:	4633      	mov	r3, r6
 800a20a:	463a      	mov	r2, r7
 800a20c:	4628      	mov	r0, r5
 800a20e:	6a21      	ldr	r1, [r4, #32]
 800a210:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800a214:	47e0      	blx	ip
 800a216:	2800      	cmp	r0, #0
 800a218:	dc06      	bgt.n	800a228 <__sflush_r+0xf8>
 800a21a:	89a3      	ldrh	r3, [r4, #12]
 800a21c:	f04f 30ff 	mov.w	r0, #4294967295
 800a220:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a224:	81a3      	strh	r3, [r4, #12]
 800a226:	e790      	b.n	800a14a <__sflush_r+0x1a>
 800a228:	4407      	add	r7, r0
 800a22a:	1a36      	subs	r6, r6, r0
 800a22c:	e7ea      	b.n	800a204 <__sflush_r+0xd4>
 800a22e:	bf00      	nop
 800a230:	20400001 	.word	0x20400001

0800a234 <_fflush_r>:
 800a234:	b538      	push	{r3, r4, r5, lr}
 800a236:	690b      	ldr	r3, [r1, #16]
 800a238:	4605      	mov	r5, r0
 800a23a:	460c      	mov	r4, r1
 800a23c:	b913      	cbnz	r3, 800a244 <_fflush_r+0x10>
 800a23e:	2500      	movs	r5, #0
 800a240:	4628      	mov	r0, r5
 800a242:	bd38      	pop	{r3, r4, r5, pc}
 800a244:	b118      	cbz	r0, 800a24e <_fflush_r+0x1a>
 800a246:	6983      	ldr	r3, [r0, #24]
 800a248:	b90b      	cbnz	r3, 800a24e <_fflush_r+0x1a>
 800a24a:	f000 f887 	bl	800a35c <__sinit>
 800a24e:	4b14      	ldr	r3, [pc, #80]	; (800a2a0 <_fflush_r+0x6c>)
 800a250:	429c      	cmp	r4, r3
 800a252:	d11b      	bne.n	800a28c <_fflush_r+0x58>
 800a254:	686c      	ldr	r4, [r5, #4]
 800a256:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d0ef      	beq.n	800a23e <_fflush_r+0xa>
 800a25e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a260:	07d0      	lsls	r0, r2, #31
 800a262:	d404      	bmi.n	800a26e <_fflush_r+0x3a>
 800a264:	0599      	lsls	r1, r3, #22
 800a266:	d402      	bmi.n	800a26e <_fflush_r+0x3a>
 800a268:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a26a:	f000 fc80 	bl	800ab6e <__retarget_lock_acquire_recursive>
 800a26e:	4628      	mov	r0, r5
 800a270:	4621      	mov	r1, r4
 800a272:	f7ff ff5d 	bl	800a130 <__sflush_r>
 800a276:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a278:	4605      	mov	r5, r0
 800a27a:	07da      	lsls	r2, r3, #31
 800a27c:	d4e0      	bmi.n	800a240 <_fflush_r+0xc>
 800a27e:	89a3      	ldrh	r3, [r4, #12]
 800a280:	059b      	lsls	r3, r3, #22
 800a282:	d4dd      	bmi.n	800a240 <_fflush_r+0xc>
 800a284:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a286:	f000 fc73 	bl	800ab70 <__retarget_lock_release_recursive>
 800a28a:	e7d9      	b.n	800a240 <_fflush_r+0xc>
 800a28c:	4b05      	ldr	r3, [pc, #20]	; (800a2a4 <_fflush_r+0x70>)
 800a28e:	429c      	cmp	r4, r3
 800a290:	d101      	bne.n	800a296 <_fflush_r+0x62>
 800a292:	68ac      	ldr	r4, [r5, #8]
 800a294:	e7df      	b.n	800a256 <_fflush_r+0x22>
 800a296:	4b04      	ldr	r3, [pc, #16]	; (800a2a8 <_fflush_r+0x74>)
 800a298:	429c      	cmp	r4, r3
 800a29a:	bf08      	it	eq
 800a29c:	68ec      	ldreq	r4, [r5, #12]
 800a29e:	e7da      	b.n	800a256 <_fflush_r+0x22>
 800a2a0:	0800c444 	.word	0x0800c444
 800a2a4:	0800c464 	.word	0x0800c464
 800a2a8:	0800c424 	.word	0x0800c424

0800a2ac <std>:
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	b510      	push	{r4, lr}
 800a2b0:	4604      	mov	r4, r0
 800a2b2:	e9c0 3300 	strd	r3, r3, [r0]
 800a2b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a2ba:	6083      	str	r3, [r0, #8]
 800a2bc:	8181      	strh	r1, [r0, #12]
 800a2be:	6643      	str	r3, [r0, #100]	; 0x64
 800a2c0:	81c2      	strh	r2, [r0, #14]
 800a2c2:	6183      	str	r3, [r0, #24]
 800a2c4:	4619      	mov	r1, r3
 800a2c6:	2208      	movs	r2, #8
 800a2c8:	305c      	adds	r0, #92	; 0x5c
 800a2ca:	f7fd fa3b 	bl	8007744 <memset>
 800a2ce:	4b05      	ldr	r3, [pc, #20]	; (800a2e4 <std+0x38>)
 800a2d0:	6224      	str	r4, [r4, #32]
 800a2d2:	6263      	str	r3, [r4, #36]	; 0x24
 800a2d4:	4b04      	ldr	r3, [pc, #16]	; (800a2e8 <std+0x3c>)
 800a2d6:	62a3      	str	r3, [r4, #40]	; 0x28
 800a2d8:	4b04      	ldr	r3, [pc, #16]	; (800a2ec <std+0x40>)
 800a2da:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a2dc:	4b04      	ldr	r3, [pc, #16]	; (800a2f0 <std+0x44>)
 800a2de:	6323      	str	r3, [r4, #48]	; 0x30
 800a2e0:	bd10      	pop	{r4, pc}
 800a2e2:	bf00      	nop
 800a2e4:	0800bd8d 	.word	0x0800bd8d
 800a2e8:	0800bdaf 	.word	0x0800bdaf
 800a2ec:	0800bde7 	.word	0x0800bde7
 800a2f0:	0800be0b 	.word	0x0800be0b

0800a2f4 <_cleanup_r>:
 800a2f4:	4901      	ldr	r1, [pc, #4]	; (800a2fc <_cleanup_r+0x8>)
 800a2f6:	f000 b8af 	b.w	800a458 <_fwalk_reent>
 800a2fa:	bf00      	nop
 800a2fc:	0800a235 	.word	0x0800a235

0800a300 <__sfmoreglue>:
 800a300:	2268      	movs	r2, #104	; 0x68
 800a302:	b570      	push	{r4, r5, r6, lr}
 800a304:	1e4d      	subs	r5, r1, #1
 800a306:	4355      	muls	r5, r2
 800a308:	460e      	mov	r6, r1
 800a30a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a30e:	f001 f9ff 	bl	800b710 <_malloc_r>
 800a312:	4604      	mov	r4, r0
 800a314:	b140      	cbz	r0, 800a328 <__sfmoreglue+0x28>
 800a316:	2100      	movs	r1, #0
 800a318:	e9c0 1600 	strd	r1, r6, [r0]
 800a31c:	300c      	adds	r0, #12
 800a31e:	60a0      	str	r0, [r4, #8]
 800a320:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a324:	f7fd fa0e 	bl	8007744 <memset>
 800a328:	4620      	mov	r0, r4
 800a32a:	bd70      	pop	{r4, r5, r6, pc}

0800a32c <__sfp_lock_acquire>:
 800a32c:	4801      	ldr	r0, [pc, #4]	; (800a334 <__sfp_lock_acquire+0x8>)
 800a32e:	f000 bc1e 	b.w	800ab6e <__retarget_lock_acquire_recursive>
 800a332:	bf00      	nop
 800a334:	2000088d 	.word	0x2000088d

0800a338 <__sfp_lock_release>:
 800a338:	4801      	ldr	r0, [pc, #4]	; (800a340 <__sfp_lock_release+0x8>)
 800a33a:	f000 bc19 	b.w	800ab70 <__retarget_lock_release_recursive>
 800a33e:	bf00      	nop
 800a340:	2000088d 	.word	0x2000088d

0800a344 <__sinit_lock_acquire>:
 800a344:	4801      	ldr	r0, [pc, #4]	; (800a34c <__sinit_lock_acquire+0x8>)
 800a346:	f000 bc12 	b.w	800ab6e <__retarget_lock_acquire_recursive>
 800a34a:	bf00      	nop
 800a34c:	2000088e 	.word	0x2000088e

0800a350 <__sinit_lock_release>:
 800a350:	4801      	ldr	r0, [pc, #4]	; (800a358 <__sinit_lock_release+0x8>)
 800a352:	f000 bc0d 	b.w	800ab70 <__retarget_lock_release_recursive>
 800a356:	bf00      	nop
 800a358:	2000088e 	.word	0x2000088e

0800a35c <__sinit>:
 800a35c:	b510      	push	{r4, lr}
 800a35e:	4604      	mov	r4, r0
 800a360:	f7ff fff0 	bl	800a344 <__sinit_lock_acquire>
 800a364:	69a3      	ldr	r3, [r4, #24]
 800a366:	b11b      	cbz	r3, 800a370 <__sinit+0x14>
 800a368:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a36c:	f7ff bff0 	b.w	800a350 <__sinit_lock_release>
 800a370:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a374:	6523      	str	r3, [r4, #80]	; 0x50
 800a376:	4b13      	ldr	r3, [pc, #76]	; (800a3c4 <__sinit+0x68>)
 800a378:	4a13      	ldr	r2, [pc, #76]	; (800a3c8 <__sinit+0x6c>)
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	62a2      	str	r2, [r4, #40]	; 0x28
 800a37e:	42a3      	cmp	r3, r4
 800a380:	bf08      	it	eq
 800a382:	2301      	moveq	r3, #1
 800a384:	4620      	mov	r0, r4
 800a386:	bf08      	it	eq
 800a388:	61a3      	streq	r3, [r4, #24]
 800a38a:	f000 f81f 	bl	800a3cc <__sfp>
 800a38e:	6060      	str	r0, [r4, #4]
 800a390:	4620      	mov	r0, r4
 800a392:	f000 f81b 	bl	800a3cc <__sfp>
 800a396:	60a0      	str	r0, [r4, #8]
 800a398:	4620      	mov	r0, r4
 800a39a:	f000 f817 	bl	800a3cc <__sfp>
 800a39e:	2200      	movs	r2, #0
 800a3a0:	2104      	movs	r1, #4
 800a3a2:	60e0      	str	r0, [r4, #12]
 800a3a4:	6860      	ldr	r0, [r4, #4]
 800a3a6:	f7ff ff81 	bl	800a2ac <std>
 800a3aa:	2201      	movs	r2, #1
 800a3ac:	2109      	movs	r1, #9
 800a3ae:	68a0      	ldr	r0, [r4, #8]
 800a3b0:	f7ff ff7c 	bl	800a2ac <std>
 800a3b4:	2202      	movs	r2, #2
 800a3b6:	2112      	movs	r1, #18
 800a3b8:	68e0      	ldr	r0, [r4, #12]
 800a3ba:	f7ff ff77 	bl	800a2ac <std>
 800a3be:	2301      	movs	r3, #1
 800a3c0:	61a3      	str	r3, [r4, #24]
 800a3c2:	e7d1      	b.n	800a368 <__sinit+0xc>
 800a3c4:	0800c1fc 	.word	0x0800c1fc
 800a3c8:	0800a2f5 	.word	0x0800a2f5

0800a3cc <__sfp>:
 800a3cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3ce:	4607      	mov	r7, r0
 800a3d0:	f7ff ffac 	bl	800a32c <__sfp_lock_acquire>
 800a3d4:	4b1e      	ldr	r3, [pc, #120]	; (800a450 <__sfp+0x84>)
 800a3d6:	681e      	ldr	r6, [r3, #0]
 800a3d8:	69b3      	ldr	r3, [r6, #24]
 800a3da:	b913      	cbnz	r3, 800a3e2 <__sfp+0x16>
 800a3dc:	4630      	mov	r0, r6
 800a3de:	f7ff ffbd 	bl	800a35c <__sinit>
 800a3e2:	3648      	adds	r6, #72	; 0x48
 800a3e4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a3e8:	3b01      	subs	r3, #1
 800a3ea:	d503      	bpl.n	800a3f4 <__sfp+0x28>
 800a3ec:	6833      	ldr	r3, [r6, #0]
 800a3ee:	b30b      	cbz	r3, 800a434 <__sfp+0x68>
 800a3f0:	6836      	ldr	r6, [r6, #0]
 800a3f2:	e7f7      	b.n	800a3e4 <__sfp+0x18>
 800a3f4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a3f8:	b9d5      	cbnz	r5, 800a430 <__sfp+0x64>
 800a3fa:	4b16      	ldr	r3, [pc, #88]	; (800a454 <__sfp+0x88>)
 800a3fc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a400:	60e3      	str	r3, [r4, #12]
 800a402:	6665      	str	r5, [r4, #100]	; 0x64
 800a404:	f000 fbb2 	bl	800ab6c <__retarget_lock_init_recursive>
 800a408:	f7ff ff96 	bl	800a338 <__sfp_lock_release>
 800a40c:	2208      	movs	r2, #8
 800a40e:	4629      	mov	r1, r5
 800a410:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a414:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a418:	6025      	str	r5, [r4, #0]
 800a41a:	61a5      	str	r5, [r4, #24]
 800a41c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a420:	f7fd f990 	bl	8007744 <memset>
 800a424:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a428:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a42c:	4620      	mov	r0, r4
 800a42e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a430:	3468      	adds	r4, #104	; 0x68
 800a432:	e7d9      	b.n	800a3e8 <__sfp+0x1c>
 800a434:	2104      	movs	r1, #4
 800a436:	4638      	mov	r0, r7
 800a438:	f7ff ff62 	bl	800a300 <__sfmoreglue>
 800a43c:	4604      	mov	r4, r0
 800a43e:	6030      	str	r0, [r6, #0]
 800a440:	2800      	cmp	r0, #0
 800a442:	d1d5      	bne.n	800a3f0 <__sfp+0x24>
 800a444:	f7ff ff78 	bl	800a338 <__sfp_lock_release>
 800a448:	230c      	movs	r3, #12
 800a44a:	603b      	str	r3, [r7, #0]
 800a44c:	e7ee      	b.n	800a42c <__sfp+0x60>
 800a44e:	bf00      	nop
 800a450:	0800c1fc 	.word	0x0800c1fc
 800a454:	ffff0001 	.word	0xffff0001

0800a458 <_fwalk_reent>:
 800a458:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a45c:	4606      	mov	r6, r0
 800a45e:	4688      	mov	r8, r1
 800a460:	2700      	movs	r7, #0
 800a462:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a466:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a46a:	f1b9 0901 	subs.w	r9, r9, #1
 800a46e:	d505      	bpl.n	800a47c <_fwalk_reent+0x24>
 800a470:	6824      	ldr	r4, [r4, #0]
 800a472:	2c00      	cmp	r4, #0
 800a474:	d1f7      	bne.n	800a466 <_fwalk_reent+0xe>
 800a476:	4638      	mov	r0, r7
 800a478:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a47c:	89ab      	ldrh	r3, [r5, #12]
 800a47e:	2b01      	cmp	r3, #1
 800a480:	d907      	bls.n	800a492 <_fwalk_reent+0x3a>
 800a482:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a486:	3301      	adds	r3, #1
 800a488:	d003      	beq.n	800a492 <_fwalk_reent+0x3a>
 800a48a:	4629      	mov	r1, r5
 800a48c:	4630      	mov	r0, r6
 800a48e:	47c0      	blx	r8
 800a490:	4307      	orrs	r7, r0
 800a492:	3568      	adds	r5, #104	; 0x68
 800a494:	e7e9      	b.n	800a46a <_fwalk_reent+0x12>

0800a496 <rshift>:
 800a496:	6903      	ldr	r3, [r0, #16]
 800a498:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a49c:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a4a0:	f100 0414 	add.w	r4, r0, #20
 800a4a4:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a4a8:	dd46      	ble.n	800a538 <rshift+0xa2>
 800a4aa:	f011 011f 	ands.w	r1, r1, #31
 800a4ae:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a4b2:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a4b6:	d10c      	bne.n	800a4d2 <rshift+0x3c>
 800a4b8:	4629      	mov	r1, r5
 800a4ba:	f100 0710 	add.w	r7, r0, #16
 800a4be:	42b1      	cmp	r1, r6
 800a4c0:	d335      	bcc.n	800a52e <rshift+0x98>
 800a4c2:	1a9b      	subs	r3, r3, r2
 800a4c4:	009b      	lsls	r3, r3, #2
 800a4c6:	1eea      	subs	r2, r5, #3
 800a4c8:	4296      	cmp	r6, r2
 800a4ca:	bf38      	it	cc
 800a4cc:	2300      	movcc	r3, #0
 800a4ce:	4423      	add	r3, r4
 800a4d0:	e015      	b.n	800a4fe <rshift+0x68>
 800a4d2:	46a1      	mov	r9, r4
 800a4d4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a4d8:	f1c1 0820 	rsb	r8, r1, #32
 800a4dc:	40cf      	lsrs	r7, r1
 800a4de:	f105 0e04 	add.w	lr, r5, #4
 800a4e2:	4576      	cmp	r6, lr
 800a4e4:	46f4      	mov	ip, lr
 800a4e6:	d816      	bhi.n	800a516 <rshift+0x80>
 800a4e8:	1a9a      	subs	r2, r3, r2
 800a4ea:	0092      	lsls	r2, r2, #2
 800a4ec:	3a04      	subs	r2, #4
 800a4ee:	3501      	adds	r5, #1
 800a4f0:	42ae      	cmp	r6, r5
 800a4f2:	bf38      	it	cc
 800a4f4:	2200      	movcc	r2, #0
 800a4f6:	18a3      	adds	r3, r4, r2
 800a4f8:	50a7      	str	r7, [r4, r2]
 800a4fa:	b107      	cbz	r7, 800a4fe <rshift+0x68>
 800a4fc:	3304      	adds	r3, #4
 800a4fe:	42a3      	cmp	r3, r4
 800a500:	eba3 0204 	sub.w	r2, r3, r4
 800a504:	bf08      	it	eq
 800a506:	2300      	moveq	r3, #0
 800a508:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a50c:	6102      	str	r2, [r0, #16]
 800a50e:	bf08      	it	eq
 800a510:	6143      	streq	r3, [r0, #20]
 800a512:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a516:	f8dc c000 	ldr.w	ip, [ip]
 800a51a:	fa0c fc08 	lsl.w	ip, ip, r8
 800a51e:	ea4c 0707 	orr.w	r7, ip, r7
 800a522:	f849 7b04 	str.w	r7, [r9], #4
 800a526:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a52a:	40cf      	lsrs	r7, r1
 800a52c:	e7d9      	b.n	800a4e2 <rshift+0x4c>
 800a52e:	f851 cb04 	ldr.w	ip, [r1], #4
 800a532:	f847 cf04 	str.w	ip, [r7, #4]!
 800a536:	e7c2      	b.n	800a4be <rshift+0x28>
 800a538:	4623      	mov	r3, r4
 800a53a:	e7e0      	b.n	800a4fe <rshift+0x68>

0800a53c <__hexdig_fun>:
 800a53c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a540:	2b09      	cmp	r3, #9
 800a542:	d802      	bhi.n	800a54a <__hexdig_fun+0xe>
 800a544:	3820      	subs	r0, #32
 800a546:	b2c0      	uxtb	r0, r0
 800a548:	4770      	bx	lr
 800a54a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a54e:	2b05      	cmp	r3, #5
 800a550:	d801      	bhi.n	800a556 <__hexdig_fun+0x1a>
 800a552:	3847      	subs	r0, #71	; 0x47
 800a554:	e7f7      	b.n	800a546 <__hexdig_fun+0xa>
 800a556:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a55a:	2b05      	cmp	r3, #5
 800a55c:	d801      	bhi.n	800a562 <__hexdig_fun+0x26>
 800a55e:	3827      	subs	r0, #39	; 0x27
 800a560:	e7f1      	b.n	800a546 <__hexdig_fun+0xa>
 800a562:	2000      	movs	r0, #0
 800a564:	4770      	bx	lr
	...

0800a568 <__gethex>:
 800a568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a56c:	b08b      	sub	sp, #44	; 0x2c
 800a56e:	9305      	str	r3, [sp, #20]
 800a570:	4bb2      	ldr	r3, [pc, #712]	; (800a83c <__gethex+0x2d4>)
 800a572:	9002      	str	r0, [sp, #8]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	468b      	mov	fp, r1
 800a578:	4618      	mov	r0, r3
 800a57a:	4690      	mov	r8, r2
 800a57c:	9303      	str	r3, [sp, #12]
 800a57e:	f7f5 fde7 	bl	8000150 <strlen>
 800a582:	4682      	mov	sl, r0
 800a584:	9b03      	ldr	r3, [sp, #12]
 800a586:	f8db 2000 	ldr.w	r2, [fp]
 800a58a:	4403      	add	r3, r0
 800a58c:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800a590:	9306      	str	r3, [sp, #24]
 800a592:	1c93      	adds	r3, r2, #2
 800a594:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800a598:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800a59c:	32fe      	adds	r2, #254	; 0xfe
 800a59e:	18d1      	adds	r1, r2, r3
 800a5a0:	461f      	mov	r7, r3
 800a5a2:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a5a6:	9101      	str	r1, [sp, #4]
 800a5a8:	2830      	cmp	r0, #48	; 0x30
 800a5aa:	d0f8      	beq.n	800a59e <__gethex+0x36>
 800a5ac:	f7ff ffc6 	bl	800a53c <__hexdig_fun>
 800a5b0:	4604      	mov	r4, r0
 800a5b2:	2800      	cmp	r0, #0
 800a5b4:	d13a      	bne.n	800a62c <__gethex+0xc4>
 800a5b6:	4652      	mov	r2, sl
 800a5b8:	4638      	mov	r0, r7
 800a5ba:	9903      	ldr	r1, [sp, #12]
 800a5bc:	f001 fc29 	bl	800be12 <strncmp>
 800a5c0:	4605      	mov	r5, r0
 800a5c2:	2800      	cmp	r0, #0
 800a5c4:	d166      	bne.n	800a694 <__gethex+0x12c>
 800a5c6:	f817 000a 	ldrb.w	r0, [r7, sl]
 800a5ca:	eb07 060a 	add.w	r6, r7, sl
 800a5ce:	f7ff ffb5 	bl	800a53c <__hexdig_fun>
 800a5d2:	2800      	cmp	r0, #0
 800a5d4:	d060      	beq.n	800a698 <__gethex+0x130>
 800a5d6:	4633      	mov	r3, r6
 800a5d8:	7818      	ldrb	r0, [r3, #0]
 800a5da:	461f      	mov	r7, r3
 800a5dc:	2830      	cmp	r0, #48	; 0x30
 800a5de:	f103 0301 	add.w	r3, r3, #1
 800a5e2:	d0f9      	beq.n	800a5d8 <__gethex+0x70>
 800a5e4:	f7ff ffaa 	bl	800a53c <__hexdig_fun>
 800a5e8:	2301      	movs	r3, #1
 800a5ea:	fab0 f480 	clz	r4, r0
 800a5ee:	4635      	mov	r5, r6
 800a5f0:	0964      	lsrs	r4, r4, #5
 800a5f2:	9301      	str	r3, [sp, #4]
 800a5f4:	463a      	mov	r2, r7
 800a5f6:	4616      	mov	r6, r2
 800a5f8:	7830      	ldrb	r0, [r6, #0]
 800a5fa:	3201      	adds	r2, #1
 800a5fc:	f7ff ff9e 	bl	800a53c <__hexdig_fun>
 800a600:	2800      	cmp	r0, #0
 800a602:	d1f8      	bne.n	800a5f6 <__gethex+0x8e>
 800a604:	4652      	mov	r2, sl
 800a606:	4630      	mov	r0, r6
 800a608:	9903      	ldr	r1, [sp, #12]
 800a60a:	f001 fc02 	bl	800be12 <strncmp>
 800a60e:	b980      	cbnz	r0, 800a632 <__gethex+0xca>
 800a610:	b94d      	cbnz	r5, 800a626 <__gethex+0xbe>
 800a612:	eb06 050a 	add.w	r5, r6, sl
 800a616:	462a      	mov	r2, r5
 800a618:	4616      	mov	r6, r2
 800a61a:	7830      	ldrb	r0, [r6, #0]
 800a61c:	3201      	adds	r2, #1
 800a61e:	f7ff ff8d 	bl	800a53c <__hexdig_fun>
 800a622:	2800      	cmp	r0, #0
 800a624:	d1f8      	bne.n	800a618 <__gethex+0xb0>
 800a626:	1bad      	subs	r5, r5, r6
 800a628:	00ad      	lsls	r5, r5, #2
 800a62a:	e004      	b.n	800a636 <__gethex+0xce>
 800a62c:	2400      	movs	r4, #0
 800a62e:	4625      	mov	r5, r4
 800a630:	e7e0      	b.n	800a5f4 <__gethex+0x8c>
 800a632:	2d00      	cmp	r5, #0
 800a634:	d1f7      	bne.n	800a626 <__gethex+0xbe>
 800a636:	7833      	ldrb	r3, [r6, #0]
 800a638:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a63c:	2b50      	cmp	r3, #80	; 0x50
 800a63e:	d139      	bne.n	800a6b4 <__gethex+0x14c>
 800a640:	7873      	ldrb	r3, [r6, #1]
 800a642:	2b2b      	cmp	r3, #43	; 0x2b
 800a644:	d02a      	beq.n	800a69c <__gethex+0x134>
 800a646:	2b2d      	cmp	r3, #45	; 0x2d
 800a648:	d02c      	beq.n	800a6a4 <__gethex+0x13c>
 800a64a:	f04f 0900 	mov.w	r9, #0
 800a64e:	1c71      	adds	r1, r6, #1
 800a650:	7808      	ldrb	r0, [r1, #0]
 800a652:	f7ff ff73 	bl	800a53c <__hexdig_fun>
 800a656:	1e43      	subs	r3, r0, #1
 800a658:	b2db      	uxtb	r3, r3
 800a65a:	2b18      	cmp	r3, #24
 800a65c:	d82a      	bhi.n	800a6b4 <__gethex+0x14c>
 800a65e:	f1a0 0210 	sub.w	r2, r0, #16
 800a662:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a666:	f7ff ff69 	bl	800a53c <__hexdig_fun>
 800a66a:	1e43      	subs	r3, r0, #1
 800a66c:	b2db      	uxtb	r3, r3
 800a66e:	2b18      	cmp	r3, #24
 800a670:	d91b      	bls.n	800a6aa <__gethex+0x142>
 800a672:	f1b9 0f00 	cmp.w	r9, #0
 800a676:	d000      	beq.n	800a67a <__gethex+0x112>
 800a678:	4252      	negs	r2, r2
 800a67a:	4415      	add	r5, r2
 800a67c:	f8cb 1000 	str.w	r1, [fp]
 800a680:	b1d4      	cbz	r4, 800a6b8 <__gethex+0x150>
 800a682:	9b01      	ldr	r3, [sp, #4]
 800a684:	2b00      	cmp	r3, #0
 800a686:	bf14      	ite	ne
 800a688:	2700      	movne	r7, #0
 800a68a:	2706      	moveq	r7, #6
 800a68c:	4638      	mov	r0, r7
 800a68e:	b00b      	add	sp, #44	; 0x2c
 800a690:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a694:	463e      	mov	r6, r7
 800a696:	4625      	mov	r5, r4
 800a698:	2401      	movs	r4, #1
 800a69a:	e7cc      	b.n	800a636 <__gethex+0xce>
 800a69c:	f04f 0900 	mov.w	r9, #0
 800a6a0:	1cb1      	adds	r1, r6, #2
 800a6a2:	e7d5      	b.n	800a650 <__gethex+0xe8>
 800a6a4:	f04f 0901 	mov.w	r9, #1
 800a6a8:	e7fa      	b.n	800a6a0 <__gethex+0x138>
 800a6aa:	230a      	movs	r3, #10
 800a6ac:	fb03 0202 	mla	r2, r3, r2, r0
 800a6b0:	3a10      	subs	r2, #16
 800a6b2:	e7d6      	b.n	800a662 <__gethex+0xfa>
 800a6b4:	4631      	mov	r1, r6
 800a6b6:	e7e1      	b.n	800a67c <__gethex+0x114>
 800a6b8:	4621      	mov	r1, r4
 800a6ba:	1bf3      	subs	r3, r6, r7
 800a6bc:	3b01      	subs	r3, #1
 800a6be:	2b07      	cmp	r3, #7
 800a6c0:	dc0a      	bgt.n	800a6d8 <__gethex+0x170>
 800a6c2:	9802      	ldr	r0, [sp, #8]
 800a6c4:	f000 faf0 	bl	800aca8 <_Balloc>
 800a6c8:	4604      	mov	r4, r0
 800a6ca:	b940      	cbnz	r0, 800a6de <__gethex+0x176>
 800a6cc:	4602      	mov	r2, r0
 800a6ce:	21de      	movs	r1, #222	; 0xde
 800a6d0:	4b5b      	ldr	r3, [pc, #364]	; (800a840 <__gethex+0x2d8>)
 800a6d2:	485c      	ldr	r0, [pc, #368]	; (800a844 <__gethex+0x2dc>)
 800a6d4:	f001 fbd0 	bl	800be78 <__assert_func>
 800a6d8:	3101      	adds	r1, #1
 800a6da:	105b      	asrs	r3, r3, #1
 800a6dc:	e7ef      	b.n	800a6be <__gethex+0x156>
 800a6de:	f04f 0b00 	mov.w	fp, #0
 800a6e2:	f100 0914 	add.w	r9, r0, #20
 800a6e6:	f1ca 0301 	rsb	r3, sl, #1
 800a6ea:	f8cd 9010 	str.w	r9, [sp, #16]
 800a6ee:	f8cd b004 	str.w	fp, [sp, #4]
 800a6f2:	9308      	str	r3, [sp, #32]
 800a6f4:	42b7      	cmp	r7, r6
 800a6f6:	d33f      	bcc.n	800a778 <__gethex+0x210>
 800a6f8:	9f04      	ldr	r7, [sp, #16]
 800a6fa:	9b01      	ldr	r3, [sp, #4]
 800a6fc:	f847 3b04 	str.w	r3, [r7], #4
 800a700:	eba7 0709 	sub.w	r7, r7, r9
 800a704:	10bf      	asrs	r7, r7, #2
 800a706:	6127      	str	r7, [r4, #16]
 800a708:	4618      	mov	r0, r3
 800a70a:	f000 fbbf 	bl	800ae8c <__hi0bits>
 800a70e:	017f      	lsls	r7, r7, #5
 800a710:	f8d8 6000 	ldr.w	r6, [r8]
 800a714:	1a3f      	subs	r7, r7, r0
 800a716:	42b7      	cmp	r7, r6
 800a718:	dd62      	ble.n	800a7e0 <__gethex+0x278>
 800a71a:	1bbf      	subs	r7, r7, r6
 800a71c:	4639      	mov	r1, r7
 800a71e:	4620      	mov	r0, r4
 800a720:	f000 ff59 	bl	800b5d6 <__any_on>
 800a724:	4682      	mov	sl, r0
 800a726:	b1a8      	cbz	r0, 800a754 <__gethex+0x1ec>
 800a728:	f04f 0a01 	mov.w	sl, #1
 800a72c:	1e7b      	subs	r3, r7, #1
 800a72e:	1159      	asrs	r1, r3, #5
 800a730:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800a734:	f003 021f 	and.w	r2, r3, #31
 800a738:	fa0a f202 	lsl.w	r2, sl, r2
 800a73c:	420a      	tst	r2, r1
 800a73e:	d009      	beq.n	800a754 <__gethex+0x1ec>
 800a740:	4553      	cmp	r3, sl
 800a742:	dd05      	ble.n	800a750 <__gethex+0x1e8>
 800a744:	4620      	mov	r0, r4
 800a746:	1eb9      	subs	r1, r7, #2
 800a748:	f000 ff45 	bl	800b5d6 <__any_on>
 800a74c:	2800      	cmp	r0, #0
 800a74e:	d144      	bne.n	800a7da <__gethex+0x272>
 800a750:	f04f 0a02 	mov.w	sl, #2
 800a754:	4639      	mov	r1, r7
 800a756:	4620      	mov	r0, r4
 800a758:	f7ff fe9d 	bl	800a496 <rshift>
 800a75c:	443d      	add	r5, r7
 800a75e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a762:	42ab      	cmp	r3, r5
 800a764:	da4a      	bge.n	800a7fc <__gethex+0x294>
 800a766:	4621      	mov	r1, r4
 800a768:	9802      	ldr	r0, [sp, #8]
 800a76a:	f000 fadd 	bl	800ad28 <_Bfree>
 800a76e:	2300      	movs	r3, #0
 800a770:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a772:	27a3      	movs	r7, #163	; 0xa3
 800a774:	6013      	str	r3, [r2, #0]
 800a776:	e789      	b.n	800a68c <__gethex+0x124>
 800a778:	1e73      	subs	r3, r6, #1
 800a77a:	9a06      	ldr	r2, [sp, #24]
 800a77c:	9307      	str	r3, [sp, #28]
 800a77e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a782:	4293      	cmp	r3, r2
 800a784:	d019      	beq.n	800a7ba <__gethex+0x252>
 800a786:	f1bb 0f20 	cmp.w	fp, #32
 800a78a:	d107      	bne.n	800a79c <__gethex+0x234>
 800a78c:	9b04      	ldr	r3, [sp, #16]
 800a78e:	9a01      	ldr	r2, [sp, #4]
 800a790:	f843 2b04 	str.w	r2, [r3], #4
 800a794:	9304      	str	r3, [sp, #16]
 800a796:	2300      	movs	r3, #0
 800a798:	469b      	mov	fp, r3
 800a79a:	9301      	str	r3, [sp, #4]
 800a79c:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800a7a0:	f7ff fecc 	bl	800a53c <__hexdig_fun>
 800a7a4:	9b01      	ldr	r3, [sp, #4]
 800a7a6:	f000 000f 	and.w	r0, r0, #15
 800a7aa:	fa00 f00b 	lsl.w	r0, r0, fp
 800a7ae:	4303      	orrs	r3, r0
 800a7b0:	9301      	str	r3, [sp, #4]
 800a7b2:	f10b 0b04 	add.w	fp, fp, #4
 800a7b6:	9b07      	ldr	r3, [sp, #28]
 800a7b8:	e00d      	b.n	800a7d6 <__gethex+0x26e>
 800a7ba:	9a08      	ldr	r2, [sp, #32]
 800a7bc:	1e73      	subs	r3, r6, #1
 800a7be:	4413      	add	r3, r2
 800a7c0:	42bb      	cmp	r3, r7
 800a7c2:	d3e0      	bcc.n	800a786 <__gethex+0x21e>
 800a7c4:	4618      	mov	r0, r3
 800a7c6:	4652      	mov	r2, sl
 800a7c8:	9903      	ldr	r1, [sp, #12]
 800a7ca:	9309      	str	r3, [sp, #36]	; 0x24
 800a7cc:	f001 fb21 	bl	800be12 <strncmp>
 800a7d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7d2:	2800      	cmp	r0, #0
 800a7d4:	d1d7      	bne.n	800a786 <__gethex+0x21e>
 800a7d6:	461e      	mov	r6, r3
 800a7d8:	e78c      	b.n	800a6f4 <__gethex+0x18c>
 800a7da:	f04f 0a03 	mov.w	sl, #3
 800a7de:	e7b9      	b.n	800a754 <__gethex+0x1ec>
 800a7e0:	da09      	bge.n	800a7f6 <__gethex+0x28e>
 800a7e2:	1bf7      	subs	r7, r6, r7
 800a7e4:	4621      	mov	r1, r4
 800a7e6:	463a      	mov	r2, r7
 800a7e8:	9802      	ldr	r0, [sp, #8]
 800a7ea:	f000 fcb5 	bl	800b158 <__lshift>
 800a7ee:	4604      	mov	r4, r0
 800a7f0:	1bed      	subs	r5, r5, r7
 800a7f2:	f100 0914 	add.w	r9, r0, #20
 800a7f6:	f04f 0a00 	mov.w	sl, #0
 800a7fa:	e7b0      	b.n	800a75e <__gethex+0x1f6>
 800a7fc:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800a800:	42a8      	cmp	r0, r5
 800a802:	dd72      	ble.n	800a8ea <__gethex+0x382>
 800a804:	1b45      	subs	r5, r0, r5
 800a806:	42ae      	cmp	r6, r5
 800a808:	dc35      	bgt.n	800a876 <__gethex+0x30e>
 800a80a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a80e:	2b02      	cmp	r3, #2
 800a810:	d029      	beq.n	800a866 <__gethex+0x2fe>
 800a812:	2b03      	cmp	r3, #3
 800a814:	d02b      	beq.n	800a86e <__gethex+0x306>
 800a816:	2b01      	cmp	r3, #1
 800a818:	d11c      	bne.n	800a854 <__gethex+0x2ec>
 800a81a:	42ae      	cmp	r6, r5
 800a81c:	d11a      	bne.n	800a854 <__gethex+0x2ec>
 800a81e:	2e01      	cmp	r6, #1
 800a820:	d112      	bne.n	800a848 <__gethex+0x2e0>
 800a822:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a826:	9a05      	ldr	r2, [sp, #20]
 800a828:	2762      	movs	r7, #98	; 0x62
 800a82a:	6013      	str	r3, [r2, #0]
 800a82c:	2301      	movs	r3, #1
 800a82e:	6123      	str	r3, [r4, #16]
 800a830:	f8c9 3000 	str.w	r3, [r9]
 800a834:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a836:	601c      	str	r4, [r3, #0]
 800a838:	e728      	b.n	800a68c <__gethex+0x124>
 800a83a:	bf00      	nop
 800a83c:	0800c4ec 	.word	0x0800c4ec
 800a840:	0800c410 	.word	0x0800c410
 800a844:	0800c484 	.word	0x0800c484
 800a848:	4620      	mov	r0, r4
 800a84a:	1e71      	subs	r1, r6, #1
 800a84c:	f000 fec3 	bl	800b5d6 <__any_on>
 800a850:	2800      	cmp	r0, #0
 800a852:	d1e6      	bne.n	800a822 <__gethex+0x2ba>
 800a854:	4621      	mov	r1, r4
 800a856:	9802      	ldr	r0, [sp, #8]
 800a858:	f000 fa66 	bl	800ad28 <_Bfree>
 800a85c:	2300      	movs	r3, #0
 800a85e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a860:	2750      	movs	r7, #80	; 0x50
 800a862:	6013      	str	r3, [r2, #0]
 800a864:	e712      	b.n	800a68c <__gethex+0x124>
 800a866:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d1f3      	bne.n	800a854 <__gethex+0x2ec>
 800a86c:	e7d9      	b.n	800a822 <__gethex+0x2ba>
 800a86e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a870:	2b00      	cmp	r3, #0
 800a872:	d1d6      	bne.n	800a822 <__gethex+0x2ba>
 800a874:	e7ee      	b.n	800a854 <__gethex+0x2ec>
 800a876:	1e6f      	subs	r7, r5, #1
 800a878:	f1ba 0f00 	cmp.w	sl, #0
 800a87c:	d132      	bne.n	800a8e4 <__gethex+0x37c>
 800a87e:	b127      	cbz	r7, 800a88a <__gethex+0x322>
 800a880:	4639      	mov	r1, r7
 800a882:	4620      	mov	r0, r4
 800a884:	f000 fea7 	bl	800b5d6 <__any_on>
 800a888:	4682      	mov	sl, r0
 800a88a:	2101      	movs	r1, #1
 800a88c:	117b      	asrs	r3, r7, #5
 800a88e:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800a892:	f007 071f 	and.w	r7, r7, #31
 800a896:	fa01 f707 	lsl.w	r7, r1, r7
 800a89a:	421f      	tst	r7, r3
 800a89c:	f04f 0702 	mov.w	r7, #2
 800a8a0:	4629      	mov	r1, r5
 800a8a2:	4620      	mov	r0, r4
 800a8a4:	bf18      	it	ne
 800a8a6:	f04a 0a02 	orrne.w	sl, sl, #2
 800a8aa:	1b76      	subs	r6, r6, r5
 800a8ac:	f7ff fdf3 	bl	800a496 <rshift>
 800a8b0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a8b4:	f1ba 0f00 	cmp.w	sl, #0
 800a8b8:	d048      	beq.n	800a94c <__gethex+0x3e4>
 800a8ba:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a8be:	2b02      	cmp	r3, #2
 800a8c0:	d015      	beq.n	800a8ee <__gethex+0x386>
 800a8c2:	2b03      	cmp	r3, #3
 800a8c4:	d017      	beq.n	800a8f6 <__gethex+0x38e>
 800a8c6:	2b01      	cmp	r3, #1
 800a8c8:	d109      	bne.n	800a8de <__gethex+0x376>
 800a8ca:	f01a 0f02 	tst.w	sl, #2
 800a8ce:	d006      	beq.n	800a8de <__gethex+0x376>
 800a8d0:	f8d9 0000 	ldr.w	r0, [r9]
 800a8d4:	ea4a 0a00 	orr.w	sl, sl, r0
 800a8d8:	f01a 0f01 	tst.w	sl, #1
 800a8dc:	d10e      	bne.n	800a8fc <__gethex+0x394>
 800a8de:	f047 0710 	orr.w	r7, r7, #16
 800a8e2:	e033      	b.n	800a94c <__gethex+0x3e4>
 800a8e4:	f04f 0a01 	mov.w	sl, #1
 800a8e8:	e7cf      	b.n	800a88a <__gethex+0x322>
 800a8ea:	2701      	movs	r7, #1
 800a8ec:	e7e2      	b.n	800a8b4 <__gethex+0x34c>
 800a8ee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a8f0:	f1c3 0301 	rsb	r3, r3, #1
 800a8f4:	9315      	str	r3, [sp, #84]	; 0x54
 800a8f6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d0f0      	beq.n	800a8de <__gethex+0x376>
 800a8fc:	f04f 0c00 	mov.w	ip, #0
 800a900:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a904:	f104 0314 	add.w	r3, r4, #20
 800a908:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a90c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a910:	4618      	mov	r0, r3
 800a912:	f853 2b04 	ldr.w	r2, [r3], #4
 800a916:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a91a:	d01c      	beq.n	800a956 <__gethex+0x3ee>
 800a91c:	3201      	adds	r2, #1
 800a91e:	6002      	str	r2, [r0, #0]
 800a920:	2f02      	cmp	r7, #2
 800a922:	f104 0314 	add.w	r3, r4, #20
 800a926:	d13d      	bne.n	800a9a4 <__gethex+0x43c>
 800a928:	f8d8 2000 	ldr.w	r2, [r8]
 800a92c:	3a01      	subs	r2, #1
 800a92e:	42b2      	cmp	r2, r6
 800a930:	d10a      	bne.n	800a948 <__gethex+0x3e0>
 800a932:	2201      	movs	r2, #1
 800a934:	1171      	asrs	r1, r6, #5
 800a936:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a93a:	f006 061f 	and.w	r6, r6, #31
 800a93e:	fa02 f606 	lsl.w	r6, r2, r6
 800a942:	421e      	tst	r6, r3
 800a944:	bf18      	it	ne
 800a946:	4617      	movne	r7, r2
 800a948:	f047 0720 	orr.w	r7, r7, #32
 800a94c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a94e:	601c      	str	r4, [r3, #0]
 800a950:	9b05      	ldr	r3, [sp, #20]
 800a952:	601d      	str	r5, [r3, #0]
 800a954:	e69a      	b.n	800a68c <__gethex+0x124>
 800a956:	4299      	cmp	r1, r3
 800a958:	f843 cc04 	str.w	ip, [r3, #-4]
 800a95c:	d8d8      	bhi.n	800a910 <__gethex+0x3a8>
 800a95e:	68a3      	ldr	r3, [r4, #8]
 800a960:	459b      	cmp	fp, r3
 800a962:	db17      	blt.n	800a994 <__gethex+0x42c>
 800a964:	6861      	ldr	r1, [r4, #4]
 800a966:	9802      	ldr	r0, [sp, #8]
 800a968:	3101      	adds	r1, #1
 800a96a:	f000 f99d 	bl	800aca8 <_Balloc>
 800a96e:	4681      	mov	r9, r0
 800a970:	b918      	cbnz	r0, 800a97a <__gethex+0x412>
 800a972:	4602      	mov	r2, r0
 800a974:	2184      	movs	r1, #132	; 0x84
 800a976:	4b19      	ldr	r3, [pc, #100]	; (800a9dc <__gethex+0x474>)
 800a978:	e6ab      	b.n	800a6d2 <__gethex+0x16a>
 800a97a:	6922      	ldr	r2, [r4, #16]
 800a97c:	f104 010c 	add.w	r1, r4, #12
 800a980:	3202      	adds	r2, #2
 800a982:	0092      	lsls	r2, r2, #2
 800a984:	300c      	adds	r0, #12
 800a986:	f000 f981 	bl	800ac8c <memcpy>
 800a98a:	4621      	mov	r1, r4
 800a98c:	9802      	ldr	r0, [sp, #8]
 800a98e:	f000 f9cb 	bl	800ad28 <_Bfree>
 800a992:	464c      	mov	r4, r9
 800a994:	6923      	ldr	r3, [r4, #16]
 800a996:	1c5a      	adds	r2, r3, #1
 800a998:	6122      	str	r2, [r4, #16]
 800a99a:	2201      	movs	r2, #1
 800a99c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a9a0:	615a      	str	r2, [r3, #20]
 800a9a2:	e7bd      	b.n	800a920 <__gethex+0x3b8>
 800a9a4:	6922      	ldr	r2, [r4, #16]
 800a9a6:	455a      	cmp	r2, fp
 800a9a8:	dd0b      	ble.n	800a9c2 <__gethex+0x45a>
 800a9aa:	2101      	movs	r1, #1
 800a9ac:	4620      	mov	r0, r4
 800a9ae:	f7ff fd72 	bl	800a496 <rshift>
 800a9b2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a9b6:	3501      	adds	r5, #1
 800a9b8:	42ab      	cmp	r3, r5
 800a9ba:	f6ff aed4 	blt.w	800a766 <__gethex+0x1fe>
 800a9be:	2701      	movs	r7, #1
 800a9c0:	e7c2      	b.n	800a948 <__gethex+0x3e0>
 800a9c2:	f016 061f 	ands.w	r6, r6, #31
 800a9c6:	d0fa      	beq.n	800a9be <__gethex+0x456>
 800a9c8:	4453      	add	r3, sl
 800a9ca:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a9ce:	f000 fa5d 	bl	800ae8c <__hi0bits>
 800a9d2:	f1c6 0620 	rsb	r6, r6, #32
 800a9d6:	42b0      	cmp	r0, r6
 800a9d8:	dbe7      	blt.n	800a9aa <__gethex+0x442>
 800a9da:	e7f0      	b.n	800a9be <__gethex+0x456>
 800a9dc:	0800c410 	.word	0x0800c410

0800a9e0 <L_shift>:
 800a9e0:	f1c2 0208 	rsb	r2, r2, #8
 800a9e4:	0092      	lsls	r2, r2, #2
 800a9e6:	b570      	push	{r4, r5, r6, lr}
 800a9e8:	f1c2 0620 	rsb	r6, r2, #32
 800a9ec:	6843      	ldr	r3, [r0, #4]
 800a9ee:	6804      	ldr	r4, [r0, #0]
 800a9f0:	fa03 f506 	lsl.w	r5, r3, r6
 800a9f4:	432c      	orrs	r4, r5
 800a9f6:	40d3      	lsrs	r3, r2
 800a9f8:	6004      	str	r4, [r0, #0]
 800a9fa:	f840 3f04 	str.w	r3, [r0, #4]!
 800a9fe:	4288      	cmp	r0, r1
 800aa00:	d3f4      	bcc.n	800a9ec <L_shift+0xc>
 800aa02:	bd70      	pop	{r4, r5, r6, pc}

0800aa04 <__match>:
 800aa04:	b530      	push	{r4, r5, lr}
 800aa06:	6803      	ldr	r3, [r0, #0]
 800aa08:	3301      	adds	r3, #1
 800aa0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa0e:	b914      	cbnz	r4, 800aa16 <__match+0x12>
 800aa10:	6003      	str	r3, [r0, #0]
 800aa12:	2001      	movs	r0, #1
 800aa14:	bd30      	pop	{r4, r5, pc}
 800aa16:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aa1a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800aa1e:	2d19      	cmp	r5, #25
 800aa20:	bf98      	it	ls
 800aa22:	3220      	addls	r2, #32
 800aa24:	42a2      	cmp	r2, r4
 800aa26:	d0f0      	beq.n	800aa0a <__match+0x6>
 800aa28:	2000      	movs	r0, #0
 800aa2a:	e7f3      	b.n	800aa14 <__match+0x10>

0800aa2c <__hexnan>:
 800aa2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa30:	2500      	movs	r5, #0
 800aa32:	680b      	ldr	r3, [r1, #0]
 800aa34:	4682      	mov	sl, r0
 800aa36:	115e      	asrs	r6, r3, #5
 800aa38:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800aa3c:	f013 031f 	ands.w	r3, r3, #31
 800aa40:	bf18      	it	ne
 800aa42:	3604      	addne	r6, #4
 800aa44:	1f37      	subs	r7, r6, #4
 800aa46:	46b9      	mov	r9, r7
 800aa48:	463c      	mov	r4, r7
 800aa4a:	46ab      	mov	fp, r5
 800aa4c:	b087      	sub	sp, #28
 800aa4e:	4690      	mov	r8, r2
 800aa50:	6802      	ldr	r2, [r0, #0]
 800aa52:	9301      	str	r3, [sp, #4]
 800aa54:	f846 5c04 	str.w	r5, [r6, #-4]
 800aa58:	9502      	str	r5, [sp, #8]
 800aa5a:	7851      	ldrb	r1, [r2, #1]
 800aa5c:	1c53      	adds	r3, r2, #1
 800aa5e:	9303      	str	r3, [sp, #12]
 800aa60:	b341      	cbz	r1, 800aab4 <__hexnan+0x88>
 800aa62:	4608      	mov	r0, r1
 800aa64:	9205      	str	r2, [sp, #20]
 800aa66:	9104      	str	r1, [sp, #16]
 800aa68:	f7ff fd68 	bl	800a53c <__hexdig_fun>
 800aa6c:	2800      	cmp	r0, #0
 800aa6e:	d14f      	bne.n	800ab10 <__hexnan+0xe4>
 800aa70:	9904      	ldr	r1, [sp, #16]
 800aa72:	9a05      	ldr	r2, [sp, #20]
 800aa74:	2920      	cmp	r1, #32
 800aa76:	d818      	bhi.n	800aaaa <__hexnan+0x7e>
 800aa78:	9b02      	ldr	r3, [sp, #8]
 800aa7a:	459b      	cmp	fp, r3
 800aa7c:	dd13      	ble.n	800aaa6 <__hexnan+0x7a>
 800aa7e:	454c      	cmp	r4, r9
 800aa80:	d206      	bcs.n	800aa90 <__hexnan+0x64>
 800aa82:	2d07      	cmp	r5, #7
 800aa84:	dc04      	bgt.n	800aa90 <__hexnan+0x64>
 800aa86:	462a      	mov	r2, r5
 800aa88:	4649      	mov	r1, r9
 800aa8a:	4620      	mov	r0, r4
 800aa8c:	f7ff ffa8 	bl	800a9e0 <L_shift>
 800aa90:	4544      	cmp	r4, r8
 800aa92:	d950      	bls.n	800ab36 <__hexnan+0x10a>
 800aa94:	2300      	movs	r3, #0
 800aa96:	f1a4 0904 	sub.w	r9, r4, #4
 800aa9a:	f844 3c04 	str.w	r3, [r4, #-4]
 800aa9e:	461d      	mov	r5, r3
 800aaa0:	464c      	mov	r4, r9
 800aaa2:	f8cd b008 	str.w	fp, [sp, #8]
 800aaa6:	9a03      	ldr	r2, [sp, #12]
 800aaa8:	e7d7      	b.n	800aa5a <__hexnan+0x2e>
 800aaaa:	2929      	cmp	r1, #41	; 0x29
 800aaac:	d156      	bne.n	800ab5c <__hexnan+0x130>
 800aaae:	3202      	adds	r2, #2
 800aab0:	f8ca 2000 	str.w	r2, [sl]
 800aab4:	f1bb 0f00 	cmp.w	fp, #0
 800aab8:	d050      	beq.n	800ab5c <__hexnan+0x130>
 800aaba:	454c      	cmp	r4, r9
 800aabc:	d206      	bcs.n	800aacc <__hexnan+0xa0>
 800aabe:	2d07      	cmp	r5, #7
 800aac0:	dc04      	bgt.n	800aacc <__hexnan+0xa0>
 800aac2:	462a      	mov	r2, r5
 800aac4:	4649      	mov	r1, r9
 800aac6:	4620      	mov	r0, r4
 800aac8:	f7ff ff8a 	bl	800a9e0 <L_shift>
 800aacc:	4544      	cmp	r4, r8
 800aace:	d934      	bls.n	800ab3a <__hexnan+0x10e>
 800aad0:	4623      	mov	r3, r4
 800aad2:	f1a8 0204 	sub.w	r2, r8, #4
 800aad6:	f853 1b04 	ldr.w	r1, [r3], #4
 800aada:	429f      	cmp	r7, r3
 800aadc:	f842 1f04 	str.w	r1, [r2, #4]!
 800aae0:	d2f9      	bcs.n	800aad6 <__hexnan+0xaa>
 800aae2:	1b3b      	subs	r3, r7, r4
 800aae4:	f023 0303 	bic.w	r3, r3, #3
 800aae8:	3304      	adds	r3, #4
 800aaea:	3401      	adds	r4, #1
 800aaec:	3e03      	subs	r6, #3
 800aaee:	42b4      	cmp	r4, r6
 800aaf0:	bf88      	it	hi
 800aaf2:	2304      	movhi	r3, #4
 800aaf4:	2200      	movs	r2, #0
 800aaf6:	4443      	add	r3, r8
 800aaf8:	f843 2b04 	str.w	r2, [r3], #4
 800aafc:	429f      	cmp	r7, r3
 800aafe:	d2fb      	bcs.n	800aaf8 <__hexnan+0xcc>
 800ab00:	683b      	ldr	r3, [r7, #0]
 800ab02:	b91b      	cbnz	r3, 800ab0c <__hexnan+0xe0>
 800ab04:	4547      	cmp	r7, r8
 800ab06:	d127      	bne.n	800ab58 <__hexnan+0x12c>
 800ab08:	2301      	movs	r3, #1
 800ab0a:	603b      	str	r3, [r7, #0]
 800ab0c:	2005      	movs	r0, #5
 800ab0e:	e026      	b.n	800ab5e <__hexnan+0x132>
 800ab10:	3501      	adds	r5, #1
 800ab12:	2d08      	cmp	r5, #8
 800ab14:	f10b 0b01 	add.w	fp, fp, #1
 800ab18:	dd06      	ble.n	800ab28 <__hexnan+0xfc>
 800ab1a:	4544      	cmp	r4, r8
 800ab1c:	d9c3      	bls.n	800aaa6 <__hexnan+0x7a>
 800ab1e:	2300      	movs	r3, #0
 800ab20:	2501      	movs	r5, #1
 800ab22:	f844 3c04 	str.w	r3, [r4, #-4]
 800ab26:	3c04      	subs	r4, #4
 800ab28:	6822      	ldr	r2, [r4, #0]
 800ab2a:	f000 000f 	and.w	r0, r0, #15
 800ab2e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800ab32:	6022      	str	r2, [r4, #0]
 800ab34:	e7b7      	b.n	800aaa6 <__hexnan+0x7a>
 800ab36:	2508      	movs	r5, #8
 800ab38:	e7b5      	b.n	800aaa6 <__hexnan+0x7a>
 800ab3a:	9b01      	ldr	r3, [sp, #4]
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d0df      	beq.n	800ab00 <__hexnan+0xd4>
 800ab40:	f04f 32ff 	mov.w	r2, #4294967295
 800ab44:	f1c3 0320 	rsb	r3, r3, #32
 800ab48:	fa22 f303 	lsr.w	r3, r2, r3
 800ab4c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ab50:	401a      	ands	r2, r3
 800ab52:	f846 2c04 	str.w	r2, [r6, #-4]
 800ab56:	e7d3      	b.n	800ab00 <__hexnan+0xd4>
 800ab58:	3f04      	subs	r7, #4
 800ab5a:	e7d1      	b.n	800ab00 <__hexnan+0xd4>
 800ab5c:	2004      	movs	r0, #4
 800ab5e:	b007      	add	sp, #28
 800ab60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ab64 <_localeconv_r>:
 800ab64:	4800      	ldr	r0, [pc, #0]	; (800ab68 <_localeconv_r+0x4>)
 800ab66:	4770      	bx	lr
 800ab68:	20000164 	.word	0x20000164

0800ab6c <__retarget_lock_init_recursive>:
 800ab6c:	4770      	bx	lr

0800ab6e <__retarget_lock_acquire_recursive>:
 800ab6e:	4770      	bx	lr

0800ab70 <__retarget_lock_release_recursive>:
 800ab70:	4770      	bx	lr

0800ab72 <__swhatbuf_r>:
 800ab72:	b570      	push	{r4, r5, r6, lr}
 800ab74:	460e      	mov	r6, r1
 800ab76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab7a:	4614      	mov	r4, r2
 800ab7c:	2900      	cmp	r1, #0
 800ab7e:	461d      	mov	r5, r3
 800ab80:	b096      	sub	sp, #88	; 0x58
 800ab82:	da08      	bge.n	800ab96 <__swhatbuf_r+0x24>
 800ab84:	2200      	movs	r2, #0
 800ab86:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ab8a:	602a      	str	r2, [r5, #0]
 800ab8c:	061a      	lsls	r2, r3, #24
 800ab8e:	d410      	bmi.n	800abb2 <__swhatbuf_r+0x40>
 800ab90:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ab94:	e00e      	b.n	800abb4 <__swhatbuf_r+0x42>
 800ab96:	466a      	mov	r2, sp
 800ab98:	f001 f9ae 	bl	800bef8 <_fstat_r>
 800ab9c:	2800      	cmp	r0, #0
 800ab9e:	dbf1      	blt.n	800ab84 <__swhatbuf_r+0x12>
 800aba0:	9a01      	ldr	r2, [sp, #4]
 800aba2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800aba6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800abaa:	425a      	negs	r2, r3
 800abac:	415a      	adcs	r2, r3
 800abae:	602a      	str	r2, [r5, #0]
 800abb0:	e7ee      	b.n	800ab90 <__swhatbuf_r+0x1e>
 800abb2:	2340      	movs	r3, #64	; 0x40
 800abb4:	2000      	movs	r0, #0
 800abb6:	6023      	str	r3, [r4, #0]
 800abb8:	b016      	add	sp, #88	; 0x58
 800abba:	bd70      	pop	{r4, r5, r6, pc}

0800abbc <__smakebuf_r>:
 800abbc:	898b      	ldrh	r3, [r1, #12]
 800abbe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800abc0:	079d      	lsls	r5, r3, #30
 800abc2:	4606      	mov	r6, r0
 800abc4:	460c      	mov	r4, r1
 800abc6:	d507      	bpl.n	800abd8 <__smakebuf_r+0x1c>
 800abc8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800abcc:	6023      	str	r3, [r4, #0]
 800abce:	6123      	str	r3, [r4, #16]
 800abd0:	2301      	movs	r3, #1
 800abd2:	6163      	str	r3, [r4, #20]
 800abd4:	b002      	add	sp, #8
 800abd6:	bd70      	pop	{r4, r5, r6, pc}
 800abd8:	466a      	mov	r2, sp
 800abda:	ab01      	add	r3, sp, #4
 800abdc:	f7ff ffc9 	bl	800ab72 <__swhatbuf_r>
 800abe0:	9900      	ldr	r1, [sp, #0]
 800abe2:	4605      	mov	r5, r0
 800abe4:	4630      	mov	r0, r6
 800abe6:	f000 fd93 	bl	800b710 <_malloc_r>
 800abea:	b948      	cbnz	r0, 800ac00 <__smakebuf_r+0x44>
 800abec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800abf0:	059a      	lsls	r2, r3, #22
 800abf2:	d4ef      	bmi.n	800abd4 <__smakebuf_r+0x18>
 800abf4:	f023 0303 	bic.w	r3, r3, #3
 800abf8:	f043 0302 	orr.w	r3, r3, #2
 800abfc:	81a3      	strh	r3, [r4, #12]
 800abfe:	e7e3      	b.n	800abc8 <__smakebuf_r+0xc>
 800ac00:	4b0d      	ldr	r3, [pc, #52]	; (800ac38 <__smakebuf_r+0x7c>)
 800ac02:	62b3      	str	r3, [r6, #40]	; 0x28
 800ac04:	89a3      	ldrh	r3, [r4, #12]
 800ac06:	6020      	str	r0, [r4, #0]
 800ac08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ac0c:	81a3      	strh	r3, [r4, #12]
 800ac0e:	9b00      	ldr	r3, [sp, #0]
 800ac10:	6120      	str	r0, [r4, #16]
 800ac12:	6163      	str	r3, [r4, #20]
 800ac14:	9b01      	ldr	r3, [sp, #4]
 800ac16:	b15b      	cbz	r3, 800ac30 <__smakebuf_r+0x74>
 800ac18:	4630      	mov	r0, r6
 800ac1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ac1e:	f001 f97d 	bl	800bf1c <_isatty_r>
 800ac22:	b128      	cbz	r0, 800ac30 <__smakebuf_r+0x74>
 800ac24:	89a3      	ldrh	r3, [r4, #12]
 800ac26:	f023 0303 	bic.w	r3, r3, #3
 800ac2a:	f043 0301 	orr.w	r3, r3, #1
 800ac2e:	81a3      	strh	r3, [r4, #12]
 800ac30:	89a0      	ldrh	r0, [r4, #12]
 800ac32:	4305      	orrs	r5, r0
 800ac34:	81a5      	strh	r5, [r4, #12]
 800ac36:	e7cd      	b.n	800abd4 <__smakebuf_r+0x18>
 800ac38:	0800a2f5 	.word	0x0800a2f5

0800ac3c <malloc>:
 800ac3c:	4b02      	ldr	r3, [pc, #8]	; (800ac48 <malloc+0xc>)
 800ac3e:	4601      	mov	r1, r0
 800ac40:	6818      	ldr	r0, [r3, #0]
 800ac42:	f000 bd65 	b.w	800b710 <_malloc_r>
 800ac46:	bf00      	nop
 800ac48:	2000000c 	.word	0x2000000c

0800ac4c <__ascii_mbtowc>:
 800ac4c:	b082      	sub	sp, #8
 800ac4e:	b901      	cbnz	r1, 800ac52 <__ascii_mbtowc+0x6>
 800ac50:	a901      	add	r1, sp, #4
 800ac52:	b142      	cbz	r2, 800ac66 <__ascii_mbtowc+0x1a>
 800ac54:	b14b      	cbz	r3, 800ac6a <__ascii_mbtowc+0x1e>
 800ac56:	7813      	ldrb	r3, [r2, #0]
 800ac58:	600b      	str	r3, [r1, #0]
 800ac5a:	7812      	ldrb	r2, [r2, #0]
 800ac5c:	1e10      	subs	r0, r2, #0
 800ac5e:	bf18      	it	ne
 800ac60:	2001      	movne	r0, #1
 800ac62:	b002      	add	sp, #8
 800ac64:	4770      	bx	lr
 800ac66:	4610      	mov	r0, r2
 800ac68:	e7fb      	b.n	800ac62 <__ascii_mbtowc+0x16>
 800ac6a:	f06f 0001 	mvn.w	r0, #1
 800ac6e:	e7f8      	b.n	800ac62 <__ascii_mbtowc+0x16>

0800ac70 <memchr>:
 800ac70:	4603      	mov	r3, r0
 800ac72:	b510      	push	{r4, lr}
 800ac74:	b2c9      	uxtb	r1, r1
 800ac76:	4402      	add	r2, r0
 800ac78:	4293      	cmp	r3, r2
 800ac7a:	4618      	mov	r0, r3
 800ac7c:	d101      	bne.n	800ac82 <memchr+0x12>
 800ac7e:	2000      	movs	r0, #0
 800ac80:	e003      	b.n	800ac8a <memchr+0x1a>
 800ac82:	7804      	ldrb	r4, [r0, #0]
 800ac84:	3301      	adds	r3, #1
 800ac86:	428c      	cmp	r4, r1
 800ac88:	d1f6      	bne.n	800ac78 <memchr+0x8>
 800ac8a:	bd10      	pop	{r4, pc}

0800ac8c <memcpy>:
 800ac8c:	440a      	add	r2, r1
 800ac8e:	4291      	cmp	r1, r2
 800ac90:	f100 33ff 	add.w	r3, r0, #4294967295
 800ac94:	d100      	bne.n	800ac98 <memcpy+0xc>
 800ac96:	4770      	bx	lr
 800ac98:	b510      	push	{r4, lr}
 800ac9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ac9e:	4291      	cmp	r1, r2
 800aca0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aca4:	d1f9      	bne.n	800ac9a <memcpy+0xe>
 800aca6:	bd10      	pop	{r4, pc}

0800aca8 <_Balloc>:
 800aca8:	b570      	push	{r4, r5, r6, lr}
 800acaa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800acac:	4604      	mov	r4, r0
 800acae:	460d      	mov	r5, r1
 800acb0:	b976      	cbnz	r6, 800acd0 <_Balloc+0x28>
 800acb2:	2010      	movs	r0, #16
 800acb4:	f7ff ffc2 	bl	800ac3c <malloc>
 800acb8:	4602      	mov	r2, r0
 800acba:	6260      	str	r0, [r4, #36]	; 0x24
 800acbc:	b920      	cbnz	r0, 800acc8 <_Balloc+0x20>
 800acbe:	2166      	movs	r1, #102	; 0x66
 800acc0:	4b17      	ldr	r3, [pc, #92]	; (800ad20 <_Balloc+0x78>)
 800acc2:	4818      	ldr	r0, [pc, #96]	; (800ad24 <_Balloc+0x7c>)
 800acc4:	f001 f8d8 	bl	800be78 <__assert_func>
 800acc8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800accc:	6006      	str	r6, [r0, #0]
 800acce:	60c6      	str	r6, [r0, #12]
 800acd0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800acd2:	68f3      	ldr	r3, [r6, #12]
 800acd4:	b183      	cbz	r3, 800acf8 <_Balloc+0x50>
 800acd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800acd8:	68db      	ldr	r3, [r3, #12]
 800acda:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800acde:	b9b8      	cbnz	r0, 800ad10 <_Balloc+0x68>
 800ace0:	2101      	movs	r1, #1
 800ace2:	fa01 f605 	lsl.w	r6, r1, r5
 800ace6:	1d72      	adds	r2, r6, #5
 800ace8:	4620      	mov	r0, r4
 800acea:	0092      	lsls	r2, r2, #2
 800acec:	f000 fc94 	bl	800b618 <_calloc_r>
 800acf0:	b160      	cbz	r0, 800ad0c <_Balloc+0x64>
 800acf2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800acf6:	e00e      	b.n	800ad16 <_Balloc+0x6e>
 800acf8:	2221      	movs	r2, #33	; 0x21
 800acfa:	2104      	movs	r1, #4
 800acfc:	4620      	mov	r0, r4
 800acfe:	f000 fc8b 	bl	800b618 <_calloc_r>
 800ad02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ad04:	60f0      	str	r0, [r6, #12]
 800ad06:	68db      	ldr	r3, [r3, #12]
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d1e4      	bne.n	800acd6 <_Balloc+0x2e>
 800ad0c:	2000      	movs	r0, #0
 800ad0e:	bd70      	pop	{r4, r5, r6, pc}
 800ad10:	6802      	ldr	r2, [r0, #0]
 800ad12:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ad16:	2300      	movs	r3, #0
 800ad18:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ad1c:	e7f7      	b.n	800ad0e <_Balloc+0x66>
 800ad1e:	bf00      	nop
 800ad20:	0800c39e 	.word	0x0800c39e
 800ad24:	0800c500 	.word	0x0800c500

0800ad28 <_Bfree>:
 800ad28:	b570      	push	{r4, r5, r6, lr}
 800ad2a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ad2c:	4605      	mov	r5, r0
 800ad2e:	460c      	mov	r4, r1
 800ad30:	b976      	cbnz	r6, 800ad50 <_Bfree+0x28>
 800ad32:	2010      	movs	r0, #16
 800ad34:	f7ff ff82 	bl	800ac3c <malloc>
 800ad38:	4602      	mov	r2, r0
 800ad3a:	6268      	str	r0, [r5, #36]	; 0x24
 800ad3c:	b920      	cbnz	r0, 800ad48 <_Bfree+0x20>
 800ad3e:	218a      	movs	r1, #138	; 0x8a
 800ad40:	4b08      	ldr	r3, [pc, #32]	; (800ad64 <_Bfree+0x3c>)
 800ad42:	4809      	ldr	r0, [pc, #36]	; (800ad68 <_Bfree+0x40>)
 800ad44:	f001 f898 	bl	800be78 <__assert_func>
 800ad48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ad4c:	6006      	str	r6, [r0, #0]
 800ad4e:	60c6      	str	r6, [r0, #12]
 800ad50:	b13c      	cbz	r4, 800ad62 <_Bfree+0x3a>
 800ad52:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ad54:	6862      	ldr	r2, [r4, #4]
 800ad56:	68db      	ldr	r3, [r3, #12]
 800ad58:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ad5c:	6021      	str	r1, [r4, #0]
 800ad5e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ad62:	bd70      	pop	{r4, r5, r6, pc}
 800ad64:	0800c39e 	.word	0x0800c39e
 800ad68:	0800c500 	.word	0x0800c500

0800ad6c <__multadd>:
 800ad6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad70:	4607      	mov	r7, r0
 800ad72:	460c      	mov	r4, r1
 800ad74:	461e      	mov	r6, r3
 800ad76:	2000      	movs	r0, #0
 800ad78:	690d      	ldr	r5, [r1, #16]
 800ad7a:	f101 0c14 	add.w	ip, r1, #20
 800ad7e:	f8dc 3000 	ldr.w	r3, [ip]
 800ad82:	3001      	adds	r0, #1
 800ad84:	b299      	uxth	r1, r3
 800ad86:	fb02 6101 	mla	r1, r2, r1, r6
 800ad8a:	0c1e      	lsrs	r6, r3, #16
 800ad8c:	0c0b      	lsrs	r3, r1, #16
 800ad8e:	fb02 3306 	mla	r3, r2, r6, r3
 800ad92:	b289      	uxth	r1, r1
 800ad94:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ad98:	4285      	cmp	r5, r0
 800ad9a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ad9e:	f84c 1b04 	str.w	r1, [ip], #4
 800ada2:	dcec      	bgt.n	800ad7e <__multadd+0x12>
 800ada4:	b30e      	cbz	r6, 800adea <__multadd+0x7e>
 800ada6:	68a3      	ldr	r3, [r4, #8]
 800ada8:	42ab      	cmp	r3, r5
 800adaa:	dc19      	bgt.n	800ade0 <__multadd+0x74>
 800adac:	6861      	ldr	r1, [r4, #4]
 800adae:	4638      	mov	r0, r7
 800adb0:	3101      	adds	r1, #1
 800adb2:	f7ff ff79 	bl	800aca8 <_Balloc>
 800adb6:	4680      	mov	r8, r0
 800adb8:	b928      	cbnz	r0, 800adc6 <__multadd+0x5a>
 800adba:	4602      	mov	r2, r0
 800adbc:	21b5      	movs	r1, #181	; 0xb5
 800adbe:	4b0c      	ldr	r3, [pc, #48]	; (800adf0 <__multadd+0x84>)
 800adc0:	480c      	ldr	r0, [pc, #48]	; (800adf4 <__multadd+0x88>)
 800adc2:	f001 f859 	bl	800be78 <__assert_func>
 800adc6:	6922      	ldr	r2, [r4, #16]
 800adc8:	f104 010c 	add.w	r1, r4, #12
 800adcc:	3202      	adds	r2, #2
 800adce:	0092      	lsls	r2, r2, #2
 800add0:	300c      	adds	r0, #12
 800add2:	f7ff ff5b 	bl	800ac8c <memcpy>
 800add6:	4621      	mov	r1, r4
 800add8:	4638      	mov	r0, r7
 800adda:	f7ff ffa5 	bl	800ad28 <_Bfree>
 800adde:	4644      	mov	r4, r8
 800ade0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ade4:	3501      	adds	r5, #1
 800ade6:	615e      	str	r6, [r3, #20]
 800ade8:	6125      	str	r5, [r4, #16]
 800adea:	4620      	mov	r0, r4
 800adec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800adf0:	0800c410 	.word	0x0800c410
 800adf4:	0800c500 	.word	0x0800c500

0800adf8 <__s2b>:
 800adf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800adfc:	4615      	mov	r5, r2
 800adfe:	2209      	movs	r2, #9
 800ae00:	461f      	mov	r7, r3
 800ae02:	3308      	adds	r3, #8
 800ae04:	460c      	mov	r4, r1
 800ae06:	fb93 f3f2 	sdiv	r3, r3, r2
 800ae0a:	4606      	mov	r6, r0
 800ae0c:	2201      	movs	r2, #1
 800ae0e:	2100      	movs	r1, #0
 800ae10:	429a      	cmp	r2, r3
 800ae12:	db09      	blt.n	800ae28 <__s2b+0x30>
 800ae14:	4630      	mov	r0, r6
 800ae16:	f7ff ff47 	bl	800aca8 <_Balloc>
 800ae1a:	b940      	cbnz	r0, 800ae2e <__s2b+0x36>
 800ae1c:	4602      	mov	r2, r0
 800ae1e:	21ce      	movs	r1, #206	; 0xce
 800ae20:	4b18      	ldr	r3, [pc, #96]	; (800ae84 <__s2b+0x8c>)
 800ae22:	4819      	ldr	r0, [pc, #100]	; (800ae88 <__s2b+0x90>)
 800ae24:	f001 f828 	bl	800be78 <__assert_func>
 800ae28:	0052      	lsls	r2, r2, #1
 800ae2a:	3101      	adds	r1, #1
 800ae2c:	e7f0      	b.n	800ae10 <__s2b+0x18>
 800ae2e:	9b08      	ldr	r3, [sp, #32]
 800ae30:	2d09      	cmp	r5, #9
 800ae32:	6143      	str	r3, [r0, #20]
 800ae34:	f04f 0301 	mov.w	r3, #1
 800ae38:	6103      	str	r3, [r0, #16]
 800ae3a:	dd16      	ble.n	800ae6a <__s2b+0x72>
 800ae3c:	f104 0909 	add.w	r9, r4, #9
 800ae40:	46c8      	mov	r8, r9
 800ae42:	442c      	add	r4, r5
 800ae44:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ae48:	4601      	mov	r1, r0
 800ae4a:	220a      	movs	r2, #10
 800ae4c:	4630      	mov	r0, r6
 800ae4e:	3b30      	subs	r3, #48	; 0x30
 800ae50:	f7ff ff8c 	bl	800ad6c <__multadd>
 800ae54:	45a0      	cmp	r8, r4
 800ae56:	d1f5      	bne.n	800ae44 <__s2b+0x4c>
 800ae58:	f1a5 0408 	sub.w	r4, r5, #8
 800ae5c:	444c      	add	r4, r9
 800ae5e:	1b2d      	subs	r5, r5, r4
 800ae60:	1963      	adds	r3, r4, r5
 800ae62:	42bb      	cmp	r3, r7
 800ae64:	db04      	blt.n	800ae70 <__s2b+0x78>
 800ae66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae6a:	2509      	movs	r5, #9
 800ae6c:	340a      	adds	r4, #10
 800ae6e:	e7f6      	b.n	800ae5e <__s2b+0x66>
 800ae70:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ae74:	4601      	mov	r1, r0
 800ae76:	220a      	movs	r2, #10
 800ae78:	4630      	mov	r0, r6
 800ae7a:	3b30      	subs	r3, #48	; 0x30
 800ae7c:	f7ff ff76 	bl	800ad6c <__multadd>
 800ae80:	e7ee      	b.n	800ae60 <__s2b+0x68>
 800ae82:	bf00      	nop
 800ae84:	0800c410 	.word	0x0800c410
 800ae88:	0800c500 	.word	0x0800c500

0800ae8c <__hi0bits>:
 800ae8c:	0c02      	lsrs	r2, r0, #16
 800ae8e:	0412      	lsls	r2, r2, #16
 800ae90:	4603      	mov	r3, r0
 800ae92:	b9ca      	cbnz	r2, 800aec8 <__hi0bits+0x3c>
 800ae94:	0403      	lsls	r3, r0, #16
 800ae96:	2010      	movs	r0, #16
 800ae98:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800ae9c:	bf04      	itt	eq
 800ae9e:	021b      	lsleq	r3, r3, #8
 800aea0:	3008      	addeq	r0, #8
 800aea2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800aea6:	bf04      	itt	eq
 800aea8:	011b      	lsleq	r3, r3, #4
 800aeaa:	3004      	addeq	r0, #4
 800aeac:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800aeb0:	bf04      	itt	eq
 800aeb2:	009b      	lsleq	r3, r3, #2
 800aeb4:	3002      	addeq	r0, #2
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	db05      	blt.n	800aec6 <__hi0bits+0x3a>
 800aeba:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800aebe:	f100 0001 	add.w	r0, r0, #1
 800aec2:	bf08      	it	eq
 800aec4:	2020      	moveq	r0, #32
 800aec6:	4770      	bx	lr
 800aec8:	2000      	movs	r0, #0
 800aeca:	e7e5      	b.n	800ae98 <__hi0bits+0xc>

0800aecc <__lo0bits>:
 800aecc:	6803      	ldr	r3, [r0, #0]
 800aece:	4602      	mov	r2, r0
 800aed0:	f013 0007 	ands.w	r0, r3, #7
 800aed4:	d00b      	beq.n	800aeee <__lo0bits+0x22>
 800aed6:	07d9      	lsls	r1, r3, #31
 800aed8:	d421      	bmi.n	800af1e <__lo0bits+0x52>
 800aeda:	0798      	lsls	r0, r3, #30
 800aedc:	bf49      	itett	mi
 800aede:	085b      	lsrmi	r3, r3, #1
 800aee0:	089b      	lsrpl	r3, r3, #2
 800aee2:	2001      	movmi	r0, #1
 800aee4:	6013      	strmi	r3, [r2, #0]
 800aee6:	bf5c      	itt	pl
 800aee8:	2002      	movpl	r0, #2
 800aeea:	6013      	strpl	r3, [r2, #0]
 800aeec:	4770      	bx	lr
 800aeee:	b299      	uxth	r1, r3
 800aef0:	b909      	cbnz	r1, 800aef6 <__lo0bits+0x2a>
 800aef2:	2010      	movs	r0, #16
 800aef4:	0c1b      	lsrs	r3, r3, #16
 800aef6:	b2d9      	uxtb	r1, r3
 800aef8:	b909      	cbnz	r1, 800aefe <__lo0bits+0x32>
 800aefa:	3008      	adds	r0, #8
 800aefc:	0a1b      	lsrs	r3, r3, #8
 800aefe:	0719      	lsls	r1, r3, #28
 800af00:	bf04      	itt	eq
 800af02:	091b      	lsreq	r3, r3, #4
 800af04:	3004      	addeq	r0, #4
 800af06:	0799      	lsls	r1, r3, #30
 800af08:	bf04      	itt	eq
 800af0a:	089b      	lsreq	r3, r3, #2
 800af0c:	3002      	addeq	r0, #2
 800af0e:	07d9      	lsls	r1, r3, #31
 800af10:	d403      	bmi.n	800af1a <__lo0bits+0x4e>
 800af12:	085b      	lsrs	r3, r3, #1
 800af14:	f100 0001 	add.w	r0, r0, #1
 800af18:	d003      	beq.n	800af22 <__lo0bits+0x56>
 800af1a:	6013      	str	r3, [r2, #0]
 800af1c:	4770      	bx	lr
 800af1e:	2000      	movs	r0, #0
 800af20:	4770      	bx	lr
 800af22:	2020      	movs	r0, #32
 800af24:	4770      	bx	lr
	...

0800af28 <__i2b>:
 800af28:	b510      	push	{r4, lr}
 800af2a:	460c      	mov	r4, r1
 800af2c:	2101      	movs	r1, #1
 800af2e:	f7ff febb 	bl	800aca8 <_Balloc>
 800af32:	4602      	mov	r2, r0
 800af34:	b928      	cbnz	r0, 800af42 <__i2b+0x1a>
 800af36:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800af3a:	4b04      	ldr	r3, [pc, #16]	; (800af4c <__i2b+0x24>)
 800af3c:	4804      	ldr	r0, [pc, #16]	; (800af50 <__i2b+0x28>)
 800af3e:	f000 ff9b 	bl	800be78 <__assert_func>
 800af42:	2301      	movs	r3, #1
 800af44:	6144      	str	r4, [r0, #20]
 800af46:	6103      	str	r3, [r0, #16]
 800af48:	bd10      	pop	{r4, pc}
 800af4a:	bf00      	nop
 800af4c:	0800c410 	.word	0x0800c410
 800af50:	0800c500 	.word	0x0800c500

0800af54 <__multiply>:
 800af54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af58:	4691      	mov	r9, r2
 800af5a:	690a      	ldr	r2, [r1, #16]
 800af5c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800af60:	460c      	mov	r4, r1
 800af62:	429a      	cmp	r2, r3
 800af64:	bfbe      	ittt	lt
 800af66:	460b      	movlt	r3, r1
 800af68:	464c      	movlt	r4, r9
 800af6a:	4699      	movlt	r9, r3
 800af6c:	6927      	ldr	r7, [r4, #16]
 800af6e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800af72:	68a3      	ldr	r3, [r4, #8]
 800af74:	6861      	ldr	r1, [r4, #4]
 800af76:	eb07 060a 	add.w	r6, r7, sl
 800af7a:	42b3      	cmp	r3, r6
 800af7c:	b085      	sub	sp, #20
 800af7e:	bfb8      	it	lt
 800af80:	3101      	addlt	r1, #1
 800af82:	f7ff fe91 	bl	800aca8 <_Balloc>
 800af86:	b930      	cbnz	r0, 800af96 <__multiply+0x42>
 800af88:	4602      	mov	r2, r0
 800af8a:	f240 115d 	movw	r1, #349	; 0x15d
 800af8e:	4b43      	ldr	r3, [pc, #268]	; (800b09c <__multiply+0x148>)
 800af90:	4843      	ldr	r0, [pc, #268]	; (800b0a0 <__multiply+0x14c>)
 800af92:	f000 ff71 	bl	800be78 <__assert_func>
 800af96:	f100 0514 	add.w	r5, r0, #20
 800af9a:	462b      	mov	r3, r5
 800af9c:	2200      	movs	r2, #0
 800af9e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800afa2:	4543      	cmp	r3, r8
 800afa4:	d321      	bcc.n	800afea <__multiply+0x96>
 800afa6:	f104 0314 	add.w	r3, r4, #20
 800afaa:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800afae:	f109 0314 	add.w	r3, r9, #20
 800afb2:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800afb6:	9202      	str	r2, [sp, #8]
 800afb8:	1b3a      	subs	r2, r7, r4
 800afba:	3a15      	subs	r2, #21
 800afbc:	f022 0203 	bic.w	r2, r2, #3
 800afc0:	3204      	adds	r2, #4
 800afc2:	f104 0115 	add.w	r1, r4, #21
 800afc6:	428f      	cmp	r7, r1
 800afc8:	bf38      	it	cc
 800afca:	2204      	movcc	r2, #4
 800afcc:	9201      	str	r2, [sp, #4]
 800afce:	9a02      	ldr	r2, [sp, #8]
 800afd0:	9303      	str	r3, [sp, #12]
 800afd2:	429a      	cmp	r2, r3
 800afd4:	d80c      	bhi.n	800aff0 <__multiply+0x9c>
 800afd6:	2e00      	cmp	r6, #0
 800afd8:	dd03      	ble.n	800afe2 <__multiply+0x8e>
 800afda:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d059      	beq.n	800b096 <__multiply+0x142>
 800afe2:	6106      	str	r6, [r0, #16]
 800afe4:	b005      	add	sp, #20
 800afe6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afea:	f843 2b04 	str.w	r2, [r3], #4
 800afee:	e7d8      	b.n	800afa2 <__multiply+0x4e>
 800aff0:	f8b3 a000 	ldrh.w	sl, [r3]
 800aff4:	f1ba 0f00 	cmp.w	sl, #0
 800aff8:	d023      	beq.n	800b042 <__multiply+0xee>
 800affa:	46a9      	mov	r9, r5
 800affc:	f04f 0c00 	mov.w	ip, #0
 800b000:	f104 0e14 	add.w	lr, r4, #20
 800b004:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b008:	f8d9 1000 	ldr.w	r1, [r9]
 800b00c:	fa1f fb82 	uxth.w	fp, r2
 800b010:	b289      	uxth	r1, r1
 800b012:	fb0a 110b 	mla	r1, sl, fp, r1
 800b016:	4461      	add	r1, ip
 800b018:	f8d9 c000 	ldr.w	ip, [r9]
 800b01c:	0c12      	lsrs	r2, r2, #16
 800b01e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800b022:	fb0a c202 	mla	r2, sl, r2, ip
 800b026:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b02a:	b289      	uxth	r1, r1
 800b02c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b030:	4577      	cmp	r7, lr
 800b032:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b036:	f849 1b04 	str.w	r1, [r9], #4
 800b03a:	d8e3      	bhi.n	800b004 <__multiply+0xb0>
 800b03c:	9a01      	ldr	r2, [sp, #4]
 800b03e:	f845 c002 	str.w	ip, [r5, r2]
 800b042:	9a03      	ldr	r2, [sp, #12]
 800b044:	3304      	adds	r3, #4
 800b046:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b04a:	f1b9 0f00 	cmp.w	r9, #0
 800b04e:	d020      	beq.n	800b092 <__multiply+0x13e>
 800b050:	46ae      	mov	lr, r5
 800b052:	f04f 0a00 	mov.w	sl, #0
 800b056:	6829      	ldr	r1, [r5, #0]
 800b058:	f104 0c14 	add.w	ip, r4, #20
 800b05c:	f8bc b000 	ldrh.w	fp, [ip]
 800b060:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b064:	b289      	uxth	r1, r1
 800b066:	fb09 220b 	mla	r2, r9, fp, r2
 800b06a:	4492      	add	sl, r2
 800b06c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b070:	f84e 1b04 	str.w	r1, [lr], #4
 800b074:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b078:	f8be 1000 	ldrh.w	r1, [lr]
 800b07c:	0c12      	lsrs	r2, r2, #16
 800b07e:	fb09 1102 	mla	r1, r9, r2, r1
 800b082:	4567      	cmp	r7, ip
 800b084:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b088:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b08c:	d8e6      	bhi.n	800b05c <__multiply+0x108>
 800b08e:	9a01      	ldr	r2, [sp, #4]
 800b090:	50a9      	str	r1, [r5, r2]
 800b092:	3504      	adds	r5, #4
 800b094:	e79b      	b.n	800afce <__multiply+0x7a>
 800b096:	3e01      	subs	r6, #1
 800b098:	e79d      	b.n	800afd6 <__multiply+0x82>
 800b09a:	bf00      	nop
 800b09c:	0800c410 	.word	0x0800c410
 800b0a0:	0800c500 	.word	0x0800c500

0800b0a4 <__pow5mult>:
 800b0a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b0a8:	4615      	mov	r5, r2
 800b0aa:	f012 0203 	ands.w	r2, r2, #3
 800b0ae:	4606      	mov	r6, r0
 800b0b0:	460f      	mov	r7, r1
 800b0b2:	d007      	beq.n	800b0c4 <__pow5mult+0x20>
 800b0b4:	4c25      	ldr	r4, [pc, #148]	; (800b14c <__pow5mult+0xa8>)
 800b0b6:	3a01      	subs	r2, #1
 800b0b8:	2300      	movs	r3, #0
 800b0ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b0be:	f7ff fe55 	bl	800ad6c <__multadd>
 800b0c2:	4607      	mov	r7, r0
 800b0c4:	10ad      	asrs	r5, r5, #2
 800b0c6:	d03d      	beq.n	800b144 <__pow5mult+0xa0>
 800b0c8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b0ca:	b97c      	cbnz	r4, 800b0ec <__pow5mult+0x48>
 800b0cc:	2010      	movs	r0, #16
 800b0ce:	f7ff fdb5 	bl	800ac3c <malloc>
 800b0d2:	4602      	mov	r2, r0
 800b0d4:	6270      	str	r0, [r6, #36]	; 0x24
 800b0d6:	b928      	cbnz	r0, 800b0e4 <__pow5mult+0x40>
 800b0d8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b0dc:	4b1c      	ldr	r3, [pc, #112]	; (800b150 <__pow5mult+0xac>)
 800b0de:	481d      	ldr	r0, [pc, #116]	; (800b154 <__pow5mult+0xb0>)
 800b0e0:	f000 feca 	bl	800be78 <__assert_func>
 800b0e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b0e8:	6004      	str	r4, [r0, #0]
 800b0ea:	60c4      	str	r4, [r0, #12]
 800b0ec:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b0f0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b0f4:	b94c      	cbnz	r4, 800b10a <__pow5mult+0x66>
 800b0f6:	f240 2171 	movw	r1, #625	; 0x271
 800b0fa:	4630      	mov	r0, r6
 800b0fc:	f7ff ff14 	bl	800af28 <__i2b>
 800b100:	2300      	movs	r3, #0
 800b102:	4604      	mov	r4, r0
 800b104:	f8c8 0008 	str.w	r0, [r8, #8]
 800b108:	6003      	str	r3, [r0, #0]
 800b10a:	f04f 0900 	mov.w	r9, #0
 800b10e:	07eb      	lsls	r3, r5, #31
 800b110:	d50a      	bpl.n	800b128 <__pow5mult+0x84>
 800b112:	4639      	mov	r1, r7
 800b114:	4622      	mov	r2, r4
 800b116:	4630      	mov	r0, r6
 800b118:	f7ff ff1c 	bl	800af54 <__multiply>
 800b11c:	4680      	mov	r8, r0
 800b11e:	4639      	mov	r1, r7
 800b120:	4630      	mov	r0, r6
 800b122:	f7ff fe01 	bl	800ad28 <_Bfree>
 800b126:	4647      	mov	r7, r8
 800b128:	106d      	asrs	r5, r5, #1
 800b12a:	d00b      	beq.n	800b144 <__pow5mult+0xa0>
 800b12c:	6820      	ldr	r0, [r4, #0]
 800b12e:	b938      	cbnz	r0, 800b140 <__pow5mult+0x9c>
 800b130:	4622      	mov	r2, r4
 800b132:	4621      	mov	r1, r4
 800b134:	4630      	mov	r0, r6
 800b136:	f7ff ff0d 	bl	800af54 <__multiply>
 800b13a:	6020      	str	r0, [r4, #0]
 800b13c:	f8c0 9000 	str.w	r9, [r0]
 800b140:	4604      	mov	r4, r0
 800b142:	e7e4      	b.n	800b10e <__pow5mult+0x6a>
 800b144:	4638      	mov	r0, r7
 800b146:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b14a:	bf00      	nop
 800b14c:	0800c650 	.word	0x0800c650
 800b150:	0800c39e 	.word	0x0800c39e
 800b154:	0800c500 	.word	0x0800c500

0800b158 <__lshift>:
 800b158:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b15c:	460c      	mov	r4, r1
 800b15e:	4607      	mov	r7, r0
 800b160:	4691      	mov	r9, r2
 800b162:	6923      	ldr	r3, [r4, #16]
 800b164:	6849      	ldr	r1, [r1, #4]
 800b166:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b16a:	68a3      	ldr	r3, [r4, #8]
 800b16c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b170:	f108 0601 	add.w	r6, r8, #1
 800b174:	42b3      	cmp	r3, r6
 800b176:	db0b      	blt.n	800b190 <__lshift+0x38>
 800b178:	4638      	mov	r0, r7
 800b17a:	f7ff fd95 	bl	800aca8 <_Balloc>
 800b17e:	4605      	mov	r5, r0
 800b180:	b948      	cbnz	r0, 800b196 <__lshift+0x3e>
 800b182:	4602      	mov	r2, r0
 800b184:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b188:	4b29      	ldr	r3, [pc, #164]	; (800b230 <__lshift+0xd8>)
 800b18a:	482a      	ldr	r0, [pc, #168]	; (800b234 <__lshift+0xdc>)
 800b18c:	f000 fe74 	bl	800be78 <__assert_func>
 800b190:	3101      	adds	r1, #1
 800b192:	005b      	lsls	r3, r3, #1
 800b194:	e7ee      	b.n	800b174 <__lshift+0x1c>
 800b196:	2300      	movs	r3, #0
 800b198:	f100 0114 	add.w	r1, r0, #20
 800b19c:	f100 0210 	add.w	r2, r0, #16
 800b1a0:	4618      	mov	r0, r3
 800b1a2:	4553      	cmp	r3, sl
 800b1a4:	db37      	blt.n	800b216 <__lshift+0xbe>
 800b1a6:	6920      	ldr	r0, [r4, #16]
 800b1a8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b1ac:	f104 0314 	add.w	r3, r4, #20
 800b1b0:	f019 091f 	ands.w	r9, r9, #31
 800b1b4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b1b8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b1bc:	d02f      	beq.n	800b21e <__lshift+0xc6>
 800b1be:	468a      	mov	sl, r1
 800b1c0:	f04f 0c00 	mov.w	ip, #0
 800b1c4:	f1c9 0e20 	rsb	lr, r9, #32
 800b1c8:	681a      	ldr	r2, [r3, #0]
 800b1ca:	fa02 f209 	lsl.w	r2, r2, r9
 800b1ce:	ea42 020c 	orr.w	r2, r2, ip
 800b1d2:	f84a 2b04 	str.w	r2, [sl], #4
 800b1d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b1da:	4298      	cmp	r0, r3
 800b1dc:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b1e0:	d8f2      	bhi.n	800b1c8 <__lshift+0x70>
 800b1e2:	1b03      	subs	r3, r0, r4
 800b1e4:	3b15      	subs	r3, #21
 800b1e6:	f023 0303 	bic.w	r3, r3, #3
 800b1ea:	3304      	adds	r3, #4
 800b1ec:	f104 0215 	add.w	r2, r4, #21
 800b1f0:	4290      	cmp	r0, r2
 800b1f2:	bf38      	it	cc
 800b1f4:	2304      	movcc	r3, #4
 800b1f6:	f841 c003 	str.w	ip, [r1, r3]
 800b1fa:	f1bc 0f00 	cmp.w	ip, #0
 800b1fe:	d001      	beq.n	800b204 <__lshift+0xac>
 800b200:	f108 0602 	add.w	r6, r8, #2
 800b204:	3e01      	subs	r6, #1
 800b206:	4638      	mov	r0, r7
 800b208:	4621      	mov	r1, r4
 800b20a:	612e      	str	r6, [r5, #16]
 800b20c:	f7ff fd8c 	bl	800ad28 <_Bfree>
 800b210:	4628      	mov	r0, r5
 800b212:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b216:	f842 0f04 	str.w	r0, [r2, #4]!
 800b21a:	3301      	adds	r3, #1
 800b21c:	e7c1      	b.n	800b1a2 <__lshift+0x4a>
 800b21e:	3904      	subs	r1, #4
 800b220:	f853 2b04 	ldr.w	r2, [r3], #4
 800b224:	4298      	cmp	r0, r3
 800b226:	f841 2f04 	str.w	r2, [r1, #4]!
 800b22a:	d8f9      	bhi.n	800b220 <__lshift+0xc8>
 800b22c:	e7ea      	b.n	800b204 <__lshift+0xac>
 800b22e:	bf00      	nop
 800b230:	0800c410 	.word	0x0800c410
 800b234:	0800c500 	.word	0x0800c500

0800b238 <__mcmp>:
 800b238:	4603      	mov	r3, r0
 800b23a:	690a      	ldr	r2, [r1, #16]
 800b23c:	6900      	ldr	r0, [r0, #16]
 800b23e:	b530      	push	{r4, r5, lr}
 800b240:	1a80      	subs	r0, r0, r2
 800b242:	d10d      	bne.n	800b260 <__mcmp+0x28>
 800b244:	3314      	adds	r3, #20
 800b246:	3114      	adds	r1, #20
 800b248:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b24c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b250:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b254:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b258:	4295      	cmp	r5, r2
 800b25a:	d002      	beq.n	800b262 <__mcmp+0x2a>
 800b25c:	d304      	bcc.n	800b268 <__mcmp+0x30>
 800b25e:	2001      	movs	r0, #1
 800b260:	bd30      	pop	{r4, r5, pc}
 800b262:	42a3      	cmp	r3, r4
 800b264:	d3f4      	bcc.n	800b250 <__mcmp+0x18>
 800b266:	e7fb      	b.n	800b260 <__mcmp+0x28>
 800b268:	f04f 30ff 	mov.w	r0, #4294967295
 800b26c:	e7f8      	b.n	800b260 <__mcmp+0x28>
	...

0800b270 <__mdiff>:
 800b270:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b274:	460d      	mov	r5, r1
 800b276:	4607      	mov	r7, r0
 800b278:	4611      	mov	r1, r2
 800b27a:	4628      	mov	r0, r5
 800b27c:	4614      	mov	r4, r2
 800b27e:	f7ff ffdb 	bl	800b238 <__mcmp>
 800b282:	1e06      	subs	r6, r0, #0
 800b284:	d111      	bne.n	800b2aa <__mdiff+0x3a>
 800b286:	4631      	mov	r1, r6
 800b288:	4638      	mov	r0, r7
 800b28a:	f7ff fd0d 	bl	800aca8 <_Balloc>
 800b28e:	4602      	mov	r2, r0
 800b290:	b928      	cbnz	r0, 800b29e <__mdiff+0x2e>
 800b292:	f240 2132 	movw	r1, #562	; 0x232
 800b296:	4b3a      	ldr	r3, [pc, #232]	; (800b380 <__mdiff+0x110>)
 800b298:	483a      	ldr	r0, [pc, #232]	; (800b384 <__mdiff+0x114>)
 800b29a:	f000 fded 	bl	800be78 <__assert_func>
 800b29e:	2301      	movs	r3, #1
 800b2a0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800b2a4:	4610      	mov	r0, r2
 800b2a6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2aa:	bfa4      	itt	ge
 800b2ac:	4623      	movge	r3, r4
 800b2ae:	462c      	movge	r4, r5
 800b2b0:	4638      	mov	r0, r7
 800b2b2:	6861      	ldr	r1, [r4, #4]
 800b2b4:	bfa6      	itte	ge
 800b2b6:	461d      	movge	r5, r3
 800b2b8:	2600      	movge	r6, #0
 800b2ba:	2601      	movlt	r6, #1
 800b2bc:	f7ff fcf4 	bl	800aca8 <_Balloc>
 800b2c0:	4602      	mov	r2, r0
 800b2c2:	b918      	cbnz	r0, 800b2cc <__mdiff+0x5c>
 800b2c4:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b2c8:	4b2d      	ldr	r3, [pc, #180]	; (800b380 <__mdiff+0x110>)
 800b2ca:	e7e5      	b.n	800b298 <__mdiff+0x28>
 800b2cc:	f102 0814 	add.w	r8, r2, #20
 800b2d0:	46c2      	mov	sl, r8
 800b2d2:	f04f 0c00 	mov.w	ip, #0
 800b2d6:	6927      	ldr	r7, [r4, #16]
 800b2d8:	60c6      	str	r6, [r0, #12]
 800b2da:	692e      	ldr	r6, [r5, #16]
 800b2dc:	f104 0014 	add.w	r0, r4, #20
 800b2e0:	f105 0914 	add.w	r9, r5, #20
 800b2e4:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800b2e8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b2ec:	3410      	adds	r4, #16
 800b2ee:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800b2f2:	f859 3b04 	ldr.w	r3, [r9], #4
 800b2f6:	fa1f f18b 	uxth.w	r1, fp
 800b2fa:	448c      	add	ip, r1
 800b2fc:	b299      	uxth	r1, r3
 800b2fe:	0c1b      	lsrs	r3, r3, #16
 800b300:	ebac 0101 	sub.w	r1, ip, r1
 800b304:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b308:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800b30c:	b289      	uxth	r1, r1
 800b30e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800b312:	454e      	cmp	r6, r9
 800b314:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800b318:	f84a 3b04 	str.w	r3, [sl], #4
 800b31c:	d8e7      	bhi.n	800b2ee <__mdiff+0x7e>
 800b31e:	1b73      	subs	r3, r6, r5
 800b320:	3b15      	subs	r3, #21
 800b322:	f023 0303 	bic.w	r3, r3, #3
 800b326:	3515      	adds	r5, #21
 800b328:	3304      	adds	r3, #4
 800b32a:	42ae      	cmp	r6, r5
 800b32c:	bf38      	it	cc
 800b32e:	2304      	movcc	r3, #4
 800b330:	4418      	add	r0, r3
 800b332:	4443      	add	r3, r8
 800b334:	461e      	mov	r6, r3
 800b336:	4605      	mov	r5, r0
 800b338:	4575      	cmp	r5, lr
 800b33a:	d30e      	bcc.n	800b35a <__mdiff+0xea>
 800b33c:	f10e 0103 	add.w	r1, lr, #3
 800b340:	1a09      	subs	r1, r1, r0
 800b342:	f021 0103 	bic.w	r1, r1, #3
 800b346:	3803      	subs	r0, #3
 800b348:	4586      	cmp	lr, r0
 800b34a:	bf38      	it	cc
 800b34c:	2100      	movcc	r1, #0
 800b34e:	4419      	add	r1, r3
 800b350:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800b354:	b18b      	cbz	r3, 800b37a <__mdiff+0x10a>
 800b356:	6117      	str	r7, [r2, #16]
 800b358:	e7a4      	b.n	800b2a4 <__mdiff+0x34>
 800b35a:	f855 8b04 	ldr.w	r8, [r5], #4
 800b35e:	fa1f f188 	uxth.w	r1, r8
 800b362:	4461      	add	r1, ip
 800b364:	140c      	asrs	r4, r1, #16
 800b366:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b36a:	b289      	uxth	r1, r1
 800b36c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800b370:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800b374:	f846 1b04 	str.w	r1, [r6], #4
 800b378:	e7de      	b.n	800b338 <__mdiff+0xc8>
 800b37a:	3f01      	subs	r7, #1
 800b37c:	e7e8      	b.n	800b350 <__mdiff+0xe0>
 800b37e:	bf00      	nop
 800b380:	0800c410 	.word	0x0800c410
 800b384:	0800c500 	.word	0x0800c500

0800b388 <__ulp>:
 800b388:	4b11      	ldr	r3, [pc, #68]	; (800b3d0 <__ulp+0x48>)
 800b38a:	400b      	ands	r3, r1
 800b38c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800b390:	2b00      	cmp	r3, #0
 800b392:	dd02      	ble.n	800b39a <__ulp+0x12>
 800b394:	2000      	movs	r0, #0
 800b396:	4619      	mov	r1, r3
 800b398:	4770      	bx	lr
 800b39a:	425b      	negs	r3, r3
 800b39c:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800b3a0:	f04f 0000 	mov.w	r0, #0
 800b3a4:	f04f 0100 	mov.w	r1, #0
 800b3a8:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b3ac:	da04      	bge.n	800b3b8 <__ulp+0x30>
 800b3ae:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b3b2:	fa43 f102 	asr.w	r1, r3, r2
 800b3b6:	4770      	bx	lr
 800b3b8:	f1a2 0314 	sub.w	r3, r2, #20
 800b3bc:	2b1e      	cmp	r3, #30
 800b3be:	bfd6      	itet	le
 800b3c0:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800b3c4:	2301      	movgt	r3, #1
 800b3c6:	fa22 f303 	lsrle.w	r3, r2, r3
 800b3ca:	4618      	mov	r0, r3
 800b3cc:	4770      	bx	lr
 800b3ce:	bf00      	nop
 800b3d0:	7ff00000 	.word	0x7ff00000

0800b3d4 <__b2d>:
 800b3d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3d8:	6907      	ldr	r7, [r0, #16]
 800b3da:	f100 0914 	add.w	r9, r0, #20
 800b3de:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800b3e2:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800b3e6:	f1a7 0804 	sub.w	r8, r7, #4
 800b3ea:	4630      	mov	r0, r6
 800b3ec:	f7ff fd4e 	bl	800ae8c <__hi0bits>
 800b3f0:	f1c0 0320 	rsb	r3, r0, #32
 800b3f4:	280a      	cmp	r0, #10
 800b3f6:	600b      	str	r3, [r1, #0]
 800b3f8:	491f      	ldr	r1, [pc, #124]	; (800b478 <__b2d+0xa4>)
 800b3fa:	dc17      	bgt.n	800b42c <__b2d+0x58>
 800b3fc:	45c1      	cmp	r9, r8
 800b3fe:	bf28      	it	cs
 800b400:	2200      	movcs	r2, #0
 800b402:	f1c0 0c0b 	rsb	ip, r0, #11
 800b406:	fa26 f30c 	lsr.w	r3, r6, ip
 800b40a:	bf38      	it	cc
 800b40c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800b410:	ea43 0501 	orr.w	r5, r3, r1
 800b414:	f100 0315 	add.w	r3, r0, #21
 800b418:	fa06 f303 	lsl.w	r3, r6, r3
 800b41c:	fa22 f20c 	lsr.w	r2, r2, ip
 800b420:	ea43 0402 	orr.w	r4, r3, r2
 800b424:	4620      	mov	r0, r4
 800b426:	4629      	mov	r1, r5
 800b428:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b42c:	45c1      	cmp	r9, r8
 800b42e:	bf2e      	itee	cs
 800b430:	2200      	movcs	r2, #0
 800b432:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800b436:	f1a7 0808 	subcc.w	r8, r7, #8
 800b43a:	f1b0 030b 	subs.w	r3, r0, #11
 800b43e:	d016      	beq.n	800b46e <__b2d+0x9a>
 800b440:	f1c3 0720 	rsb	r7, r3, #32
 800b444:	fa22 f107 	lsr.w	r1, r2, r7
 800b448:	45c8      	cmp	r8, r9
 800b44a:	fa06 f603 	lsl.w	r6, r6, r3
 800b44e:	ea46 0601 	orr.w	r6, r6, r1
 800b452:	bf94      	ite	ls
 800b454:	2100      	movls	r1, #0
 800b456:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800b45a:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800b45e:	fa02 f003 	lsl.w	r0, r2, r3
 800b462:	40f9      	lsrs	r1, r7
 800b464:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800b468:	ea40 0401 	orr.w	r4, r0, r1
 800b46c:	e7da      	b.n	800b424 <__b2d+0x50>
 800b46e:	4614      	mov	r4, r2
 800b470:	ea46 0501 	orr.w	r5, r6, r1
 800b474:	e7d6      	b.n	800b424 <__b2d+0x50>
 800b476:	bf00      	nop
 800b478:	3ff00000 	.word	0x3ff00000

0800b47c <__d2b>:
 800b47c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800b480:	2101      	movs	r1, #1
 800b482:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800b486:	4690      	mov	r8, r2
 800b488:	461d      	mov	r5, r3
 800b48a:	f7ff fc0d 	bl	800aca8 <_Balloc>
 800b48e:	4604      	mov	r4, r0
 800b490:	b930      	cbnz	r0, 800b4a0 <__d2b+0x24>
 800b492:	4602      	mov	r2, r0
 800b494:	f240 310a 	movw	r1, #778	; 0x30a
 800b498:	4b24      	ldr	r3, [pc, #144]	; (800b52c <__d2b+0xb0>)
 800b49a:	4825      	ldr	r0, [pc, #148]	; (800b530 <__d2b+0xb4>)
 800b49c:	f000 fcec 	bl	800be78 <__assert_func>
 800b4a0:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800b4a4:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800b4a8:	bb2d      	cbnz	r5, 800b4f6 <__d2b+0x7a>
 800b4aa:	9301      	str	r3, [sp, #4]
 800b4ac:	f1b8 0300 	subs.w	r3, r8, #0
 800b4b0:	d026      	beq.n	800b500 <__d2b+0x84>
 800b4b2:	4668      	mov	r0, sp
 800b4b4:	9300      	str	r3, [sp, #0]
 800b4b6:	f7ff fd09 	bl	800aecc <__lo0bits>
 800b4ba:	9900      	ldr	r1, [sp, #0]
 800b4bc:	b1f0      	cbz	r0, 800b4fc <__d2b+0x80>
 800b4be:	9a01      	ldr	r2, [sp, #4]
 800b4c0:	f1c0 0320 	rsb	r3, r0, #32
 800b4c4:	fa02 f303 	lsl.w	r3, r2, r3
 800b4c8:	430b      	orrs	r3, r1
 800b4ca:	40c2      	lsrs	r2, r0
 800b4cc:	6163      	str	r3, [r4, #20]
 800b4ce:	9201      	str	r2, [sp, #4]
 800b4d0:	9b01      	ldr	r3, [sp, #4]
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	bf14      	ite	ne
 800b4d6:	2102      	movne	r1, #2
 800b4d8:	2101      	moveq	r1, #1
 800b4da:	61a3      	str	r3, [r4, #24]
 800b4dc:	6121      	str	r1, [r4, #16]
 800b4de:	b1c5      	cbz	r5, 800b512 <__d2b+0x96>
 800b4e0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b4e4:	4405      	add	r5, r0
 800b4e6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b4ea:	603d      	str	r5, [r7, #0]
 800b4ec:	6030      	str	r0, [r6, #0]
 800b4ee:	4620      	mov	r0, r4
 800b4f0:	b002      	add	sp, #8
 800b4f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b4f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b4fa:	e7d6      	b.n	800b4aa <__d2b+0x2e>
 800b4fc:	6161      	str	r1, [r4, #20]
 800b4fe:	e7e7      	b.n	800b4d0 <__d2b+0x54>
 800b500:	a801      	add	r0, sp, #4
 800b502:	f7ff fce3 	bl	800aecc <__lo0bits>
 800b506:	2101      	movs	r1, #1
 800b508:	9b01      	ldr	r3, [sp, #4]
 800b50a:	6121      	str	r1, [r4, #16]
 800b50c:	6163      	str	r3, [r4, #20]
 800b50e:	3020      	adds	r0, #32
 800b510:	e7e5      	b.n	800b4de <__d2b+0x62>
 800b512:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800b516:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b51a:	6038      	str	r0, [r7, #0]
 800b51c:	6918      	ldr	r0, [r3, #16]
 800b51e:	f7ff fcb5 	bl	800ae8c <__hi0bits>
 800b522:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800b526:	6031      	str	r1, [r6, #0]
 800b528:	e7e1      	b.n	800b4ee <__d2b+0x72>
 800b52a:	bf00      	nop
 800b52c:	0800c410 	.word	0x0800c410
 800b530:	0800c500 	.word	0x0800c500

0800b534 <__ratio>:
 800b534:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b538:	4688      	mov	r8, r1
 800b53a:	4669      	mov	r1, sp
 800b53c:	4681      	mov	r9, r0
 800b53e:	f7ff ff49 	bl	800b3d4 <__b2d>
 800b542:	460f      	mov	r7, r1
 800b544:	4604      	mov	r4, r0
 800b546:	460d      	mov	r5, r1
 800b548:	4640      	mov	r0, r8
 800b54a:	a901      	add	r1, sp, #4
 800b54c:	f7ff ff42 	bl	800b3d4 <__b2d>
 800b550:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b554:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800b558:	468b      	mov	fp, r1
 800b55a:	eba3 0c02 	sub.w	ip, r3, r2
 800b55e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b562:	1a9b      	subs	r3, r3, r2
 800b564:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b568:	2b00      	cmp	r3, #0
 800b56a:	bfd5      	itete	le
 800b56c:	460a      	movle	r2, r1
 800b56e:	462a      	movgt	r2, r5
 800b570:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b574:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b578:	bfd8      	it	le
 800b57a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800b57e:	465b      	mov	r3, fp
 800b580:	4602      	mov	r2, r0
 800b582:	4639      	mov	r1, r7
 800b584:	4620      	mov	r0, r4
 800b586:	f7f5 f8d1 	bl	800072c <__aeabi_ddiv>
 800b58a:	b003      	add	sp, #12
 800b58c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b590 <__copybits>:
 800b590:	3901      	subs	r1, #1
 800b592:	b570      	push	{r4, r5, r6, lr}
 800b594:	1149      	asrs	r1, r1, #5
 800b596:	6914      	ldr	r4, [r2, #16]
 800b598:	3101      	adds	r1, #1
 800b59a:	f102 0314 	add.w	r3, r2, #20
 800b59e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b5a2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b5a6:	1f05      	subs	r5, r0, #4
 800b5a8:	42a3      	cmp	r3, r4
 800b5aa:	d30c      	bcc.n	800b5c6 <__copybits+0x36>
 800b5ac:	1aa3      	subs	r3, r4, r2
 800b5ae:	3b11      	subs	r3, #17
 800b5b0:	f023 0303 	bic.w	r3, r3, #3
 800b5b4:	3211      	adds	r2, #17
 800b5b6:	42a2      	cmp	r2, r4
 800b5b8:	bf88      	it	hi
 800b5ba:	2300      	movhi	r3, #0
 800b5bc:	4418      	add	r0, r3
 800b5be:	2300      	movs	r3, #0
 800b5c0:	4288      	cmp	r0, r1
 800b5c2:	d305      	bcc.n	800b5d0 <__copybits+0x40>
 800b5c4:	bd70      	pop	{r4, r5, r6, pc}
 800b5c6:	f853 6b04 	ldr.w	r6, [r3], #4
 800b5ca:	f845 6f04 	str.w	r6, [r5, #4]!
 800b5ce:	e7eb      	b.n	800b5a8 <__copybits+0x18>
 800b5d0:	f840 3b04 	str.w	r3, [r0], #4
 800b5d4:	e7f4      	b.n	800b5c0 <__copybits+0x30>

0800b5d6 <__any_on>:
 800b5d6:	f100 0214 	add.w	r2, r0, #20
 800b5da:	6900      	ldr	r0, [r0, #16]
 800b5dc:	114b      	asrs	r3, r1, #5
 800b5de:	4298      	cmp	r0, r3
 800b5e0:	b510      	push	{r4, lr}
 800b5e2:	db11      	blt.n	800b608 <__any_on+0x32>
 800b5e4:	dd0a      	ble.n	800b5fc <__any_on+0x26>
 800b5e6:	f011 011f 	ands.w	r1, r1, #31
 800b5ea:	d007      	beq.n	800b5fc <__any_on+0x26>
 800b5ec:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b5f0:	fa24 f001 	lsr.w	r0, r4, r1
 800b5f4:	fa00 f101 	lsl.w	r1, r0, r1
 800b5f8:	428c      	cmp	r4, r1
 800b5fa:	d10b      	bne.n	800b614 <__any_on+0x3e>
 800b5fc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b600:	4293      	cmp	r3, r2
 800b602:	d803      	bhi.n	800b60c <__any_on+0x36>
 800b604:	2000      	movs	r0, #0
 800b606:	bd10      	pop	{r4, pc}
 800b608:	4603      	mov	r3, r0
 800b60a:	e7f7      	b.n	800b5fc <__any_on+0x26>
 800b60c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b610:	2900      	cmp	r1, #0
 800b612:	d0f5      	beq.n	800b600 <__any_on+0x2a>
 800b614:	2001      	movs	r0, #1
 800b616:	e7f6      	b.n	800b606 <__any_on+0x30>

0800b618 <_calloc_r>:
 800b618:	b570      	push	{r4, r5, r6, lr}
 800b61a:	fba1 5402 	umull	r5, r4, r1, r2
 800b61e:	b934      	cbnz	r4, 800b62e <_calloc_r+0x16>
 800b620:	4629      	mov	r1, r5
 800b622:	f000 f875 	bl	800b710 <_malloc_r>
 800b626:	4606      	mov	r6, r0
 800b628:	b928      	cbnz	r0, 800b636 <_calloc_r+0x1e>
 800b62a:	4630      	mov	r0, r6
 800b62c:	bd70      	pop	{r4, r5, r6, pc}
 800b62e:	220c      	movs	r2, #12
 800b630:	2600      	movs	r6, #0
 800b632:	6002      	str	r2, [r0, #0]
 800b634:	e7f9      	b.n	800b62a <_calloc_r+0x12>
 800b636:	462a      	mov	r2, r5
 800b638:	4621      	mov	r1, r4
 800b63a:	f7fc f883 	bl	8007744 <memset>
 800b63e:	e7f4      	b.n	800b62a <_calloc_r+0x12>

0800b640 <_free_r>:
 800b640:	b538      	push	{r3, r4, r5, lr}
 800b642:	4605      	mov	r5, r0
 800b644:	2900      	cmp	r1, #0
 800b646:	d040      	beq.n	800b6ca <_free_r+0x8a>
 800b648:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b64c:	1f0c      	subs	r4, r1, #4
 800b64e:	2b00      	cmp	r3, #0
 800b650:	bfb8      	it	lt
 800b652:	18e4      	addlt	r4, r4, r3
 800b654:	f000 fc9e 	bl	800bf94 <__malloc_lock>
 800b658:	4a1c      	ldr	r2, [pc, #112]	; (800b6cc <_free_r+0x8c>)
 800b65a:	6813      	ldr	r3, [r2, #0]
 800b65c:	b933      	cbnz	r3, 800b66c <_free_r+0x2c>
 800b65e:	6063      	str	r3, [r4, #4]
 800b660:	6014      	str	r4, [r2, #0]
 800b662:	4628      	mov	r0, r5
 800b664:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b668:	f000 bc9a 	b.w	800bfa0 <__malloc_unlock>
 800b66c:	42a3      	cmp	r3, r4
 800b66e:	d908      	bls.n	800b682 <_free_r+0x42>
 800b670:	6820      	ldr	r0, [r4, #0]
 800b672:	1821      	adds	r1, r4, r0
 800b674:	428b      	cmp	r3, r1
 800b676:	bf01      	itttt	eq
 800b678:	6819      	ldreq	r1, [r3, #0]
 800b67a:	685b      	ldreq	r3, [r3, #4]
 800b67c:	1809      	addeq	r1, r1, r0
 800b67e:	6021      	streq	r1, [r4, #0]
 800b680:	e7ed      	b.n	800b65e <_free_r+0x1e>
 800b682:	461a      	mov	r2, r3
 800b684:	685b      	ldr	r3, [r3, #4]
 800b686:	b10b      	cbz	r3, 800b68c <_free_r+0x4c>
 800b688:	42a3      	cmp	r3, r4
 800b68a:	d9fa      	bls.n	800b682 <_free_r+0x42>
 800b68c:	6811      	ldr	r1, [r2, #0]
 800b68e:	1850      	adds	r0, r2, r1
 800b690:	42a0      	cmp	r0, r4
 800b692:	d10b      	bne.n	800b6ac <_free_r+0x6c>
 800b694:	6820      	ldr	r0, [r4, #0]
 800b696:	4401      	add	r1, r0
 800b698:	1850      	adds	r0, r2, r1
 800b69a:	4283      	cmp	r3, r0
 800b69c:	6011      	str	r1, [r2, #0]
 800b69e:	d1e0      	bne.n	800b662 <_free_r+0x22>
 800b6a0:	6818      	ldr	r0, [r3, #0]
 800b6a2:	685b      	ldr	r3, [r3, #4]
 800b6a4:	4401      	add	r1, r0
 800b6a6:	6011      	str	r1, [r2, #0]
 800b6a8:	6053      	str	r3, [r2, #4]
 800b6aa:	e7da      	b.n	800b662 <_free_r+0x22>
 800b6ac:	d902      	bls.n	800b6b4 <_free_r+0x74>
 800b6ae:	230c      	movs	r3, #12
 800b6b0:	602b      	str	r3, [r5, #0]
 800b6b2:	e7d6      	b.n	800b662 <_free_r+0x22>
 800b6b4:	6820      	ldr	r0, [r4, #0]
 800b6b6:	1821      	adds	r1, r4, r0
 800b6b8:	428b      	cmp	r3, r1
 800b6ba:	bf01      	itttt	eq
 800b6bc:	6819      	ldreq	r1, [r3, #0]
 800b6be:	685b      	ldreq	r3, [r3, #4]
 800b6c0:	1809      	addeq	r1, r1, r0
 800b6c2:	6021      	streq	r1, [r4, #0]
 800b6c4:	6063      	str	r3, [r4, #4]
 800b6c6:	6054      	str	r4, [r2, #4]
 800b6c8:	e7cb      	b.n	800b662 <_free_r+0x22>
 800b6ca:	bd38      	pop	{r3, r4, r5, pc}
 800b6cc:	20000890 	.word	0x20000890

0800b6d0 <sbrk_aligned>:
 800b6d0:	b570      	push	{r4, r5, r6, lr}
 800b6d2:	4e0e      	ldr	r6, [pc, #56]	; (800b70c <sbrk_aligned+0x3c>)
 800b6d4:	460c      	mov	r4, r1
 800b6d6:	6831      	ldr	r1, [r6, #0]
 800b6d8:	4605      	mov	r5, r0
 800b6da:	b911      	cbnz	r1, 800b6e2 <sbrk_aligned+0x12>
 800b6dc:	f000 fb46 	bl	800bd6c <_sbrk_r>
 800b6e0:	6030      	str	r0, [r6, #0]
 800b6e2:	4621      	mov	r1, r4
 800b6e4:	4628      	mov	r0, r5
 800b6e6:	f000 fb41 	bl	800bd6c <_sbrk_r>
 800b6ea:	1c43      	adds	r3, r0, #1
 800b6ec:	d00a      	beq.n	800b704 <sbrk_aligned+0x34>
 800b6ee:	1cc4      	adds	r4, r0, #3
 800b6f0:	f024 0403 	bic.w	r4, r4, #3
 800b6f4:	42a0      	cmp	r0, r4
 800b6f6:	d007      	beq.n	800b708 <sbrk_aligned+0x38>
 800b6f8:	1a21      	subs	r1, r4, r0
 800b6fa:	4628      	mov	r0, r5
 800b6fc:	f000 fb36 	bl	800bd6c <_sbrk_r>
 800b700:	3001      	adds	r0, #1
 800b702:	d101      	bne.n	800b708 <sbrk_aligned+0x38>
 800b704:	f04f 34ff 	mov.w	r4, #4294967295
 800b708:	4620      	mov	r0, r4
 800b70a:	bd70      	pop	{r4, r5, r6, pc}
 800b70c:	20000894 	.word	0x20000894

0800b710 <_malloc_r>:
 800b710:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b714:	1ccd      	adds	r5, r1, #3
 800b716:	f025 0503 	bic.w	r5, r5, #3
 800b71a:	3508      	adds	r5, #8
 800b71c:	2d0c      	cmp	r5, #12
 800b71e:	bf38      	it	cc
 800b720:	250c      	movcc	r5, #12
 800b722:	2d00      	cmp	r5, #0
 800b724:	4607      	mov	r7, r0
 800b726:	db01      	blt.n	800b72c <_malloc_r+0x1c>
 800b728:	42a9      	cmp	r1, r5
 800b72a:	d905      	bls.n	800b738 <_malloc_r+0x28>
 800b72c:	230c      	movs	r3, #12
 800b72e:	2600      	movs	r6, #0
 800b730:	603b      	str	r3, [r7, #0]
 800b732:	4630      	mov	r0, r6
 800b734:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b738:	4e2e      	ldr	r6, [pc, #184]	; (800b7f4 <_malloc_r+0xe4>)
 800b73a:	f000 fc2b 	bl	800bf94 <__malloc_lock>
 800b73e:	6833      	ldr	r3, [r6, #0]
 800b740:	461c      	mov	r4, r3
 800b742:	bb34      	cbnz	r4, 800b792 <_malloc_r+0x82>
 800b744:	4629      	mov	r1, r5
 800b746:	4638      	mov	r0, r7
 800b748:	f7ff ffc2 	bl	800b6d0 <sbrk_aligned>
 800b74c:	1c43      	adds	r3, r0, #1
 800b74e:	4604      	mov	r4, r0
 800b750:	d14d      	bne.n	800b7ee <_malloc_r+0xde>
 800b752:	6834      	ldr	r4, [r6, #0]
 800b754:	4626      	mov	r6, r4
 800b756:	2e00      	cmp	r6, #0
 800b758:	d140      	bne.n	800b7dc <_malloc_r+0xcc>
 800b75a:	6823      	ldr	r3, [r4, #0]
 800b75c:	4631      	mov	r1, r6
 800b75e:	4638      	mov	r0, r7
 800b760:	eb04 0803 	add.w	r8, r4, r3
 800b764:	f000 fb02 	bl	800bd6c <_sbrk_r>
 800b768:	4580      	cmp	r8, r0
 800b76a:	d13a      	bne.n	800b7e2 <_malloc_r+0xd2>
 800b76c:	6821      	ldr	r1, [r4, #0]
 800b76e:	3503      	adds	r5, #3
 800b770:	1a6d      	subs	r5, r5, r1
 800b772:	f025 0503 	bic.w	r5, r5, #3
 800b776:	3508      	adds	r5, #8
 800b778:	2d0c      	cmp	r5, #12
 800b77a:	bf38      	it	cc
 800b77c:	250c      	movcc	r5, #12
 800b77e:	4638      	mov	r0, r7
 800b780:	4629      	mov	r1, r5
 800b782:	f7ff ffa5 	bl	800b6d0 <sbrk_aligned>
 800b786:	3001      	adds	r0, #1
 800b788:	d02b      	beq.n	800b7e2 <_malloc_r+0xd2>
 800b78a:	6823      	ldr	r3, [r4, #0]
 800b78c:	442b      	add	r3, r5
 800b78e:	6023      	str	r3, [r4, #0]
 800b790:	e00e      	b.n	800b7b0 <_malloc_r+0xa0>
 800b792:	6822      	ldr	r2, [r4, #0]
 800b794:	1b52      	subs	r2, r2, r5
 800b796:	d41e      	bmi.n	800b7d6 <_malloc_r+0xc6>
 800b798:	2a0b      	cmp	r2, #11
 800b79a:	d916      	bls.n	800b7ca <_malloc_r+0xba>
 800b79c:	1961      	adds	r1, r4, r5
 800b79e:	42a3      	cmp	r3, r4
 800b7a0:	6025      	str	r5, [r4, #0]
 800b7a2:	bf18      	it	ne
 800b7a4:	6059      	strne	r1, [r3, #4]
 800b7a6:	6863      	ldr	r3, [r4, #4]
 800b7a8:	bf08      	it	eq
 800b7aa:	6031      	streq	r1, [r6, #0]
 800b7ac:	5162      	str	r2, [r4, r5]
 800b7ae:	604b      	str	r3, [r1, #4]
 800b7b0:	4638      	mov	r0, r7
 800b7b2:	f104 060b 	add.w	r6, r4, #11
 800b7b6:	f000 fbf3 	bl	800bfa0 <__malloc_unlock>
 800b7ba:	f026 0607 	bic.w	r6, r6, #7
 800b7be:	1d23      	adds	r3, r4, #4
 800b7c0:	1af2      	subs	r2, r6, r3
 800b7c2:	d0b6      	beq.n	800b732 <_malloc_r+0x22>
 800b7c4:	1b9b      	subs	r3, r3, r6
 800b7c6:	50a3      	str	r3, [r4, r2]
 800b7c8:	e7b3      	b.n	800b732 <_malloc_r+0x22>
 800b7ca:	6862      	ldr	r2, [r4, #4]
 800b7cc:	42a3      	cmp	r3, r4
 800b7ce:	bf0c      	ite	eq
 800b7d0:	6032      	streq	r2, [r6, #0]
 800b7d2:	605a      	strne	r2, [r3, #4]
 800b7d4:	e7ec      	b.n	800b7b0 <_malloc_r+0xa0>
 800b7d6:	4623      	mov	r3, r4
 800b7d8:	6864      	ldr	r4, [r4, #4]
 800b7da:	e7b2      	b.n	800b742 <_malloc_r+0x32>
 800b7dc:	4634      	mov	r4, r6
 800b7de:	6876      	ldr	r6, [r6, #4]
 800b7e0:	e7b9      	b.n	800b756 <_malloc_r+0x46>
 800b7e2:	230c      	movs	r3, #12
 800b7e4:	4638      	mov	r0, r7
 800b7e6:	603b      	str	r3, [r7, #0]
 800b7e8:	f000 fbda 	bl	800bfa0 <__malloc_unlock>
 800b7ec:	e7a1      	b.n	800b732 <_malloc_r+0x22>
 800b7ee:	6025      	str	r5, [r4, #0]
 800b7f0:	e7de      	b.n	800b7b0 <_malloc_r+0xa0>
 800b7f2:	bf00      	nop
 800b7f4:	20000890 	.word	0x20000890

0800b7f8 <__ssputs_r>:
 800b7f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b7fc:	688e      	ldr	r6, [r1, #8]
 800b7fe:	4682      	mov	sl, r0
 800b800:	429e      	cmp	r6, r3
 800b802:	460c      	mov	r4, r1
 800b804:	4690      	mov	r8, r2
 800b806:	461f      	mov	r7, r3
 800b808:	d838      	bhi.n	800b87c <__ssputs_r+0x84>
 800b80a:	898a      	ldrh	r2, [r1, #12]
 800b80c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b810:	d032      	beq.n	800b878 <__ssputs_r+0x80>
 800b812:	6825      	ldr	r5, [r4, #0]
 800b814:	6909      	ldr	r1, [r1, #16]
 800b816:	3301      	adds	r3, #1
 800b818:	eba5 0901 	sub.w	r9, r5, r1
 800b81c:	6965      	ldr	r5, [r4, #20]
 800b81e:	444b      	add	r3, r9
 800b820:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b824:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b828:	106d      	asrs	r5, r5, #1
 800b82a:	429d      	cmp	r5, r3
 800b82c:	bf38      	it	cc
 800b82e:	461d      	movcc	r5, r3
 800b830:	0553      	lsls	r3, r2, #21
 800b832:	d531      	bpl.n	800b898 <__ssputs_r+0xa0>
 800b834:	4629      	mov	r1, r5
 800b836:	f7ff ff6b 	bl	800b710 <_malloc_r>
 800b83a:	4606      	mov	r6, r0
 800b83c:	b950      	cbnz	r0, 800b854 <__ssputs_r+0x5c>
 800b83e:	230c      	movs	r3, #12
 800b840:	f04f 30ff 	mov.w	r0, #4294967295
 800b844:	f8ca 3000 	str.w	r3, [sl]
 800b848:	89a3      	ldrh	r3, [r4, #12]
 800b84a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b84e:	81a3      	strh	r3, [r4, #12]
 800b850:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b854:	464a      	mov	r2, r9
 800b856:	6921      	ldr	r1, [r4, #16]
 800b858:	f7ff fa18 	bl	800ac8c <memcpy>
 800b85c:	89a3      	ldrh	r3, [r4, #12]
 800b85e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b862:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b866:	81a3      	strh	r3, [r4, #12]
 800b868:	6126      	str	r6, [r4, #16]
 800b86a:	444e      	add	r6, r9
 800b86c:	6026      	str	r6, [r4, #0]
 800b86e:	463e      	mov	r6, r7
 800b870:	6165      	str	r5, [r4, #20]
 800b872:	eba5 0509 	sub.w	r5, r5, r9
 800b876:	60a5      	str	r5, [r4, #8]
 800b878:	42be      	cmp	r6, r7
 800b87a:	d900      	bls.n	800b87e <__ssputs_r+0x86>
 800b87c:	463e      	mov	r6, r7
 800b87e:	4632      	mov	r2, r6
 800b880:	4641      	mov	r1, r8
 800b882:	6820      	ldr	r0, [r4, #0]
 800b884:	f000 fb6c 	bl	800bf60 <memmove>
 800b888:	68a3      	ldr	r3, [r4, #8]
 800b88a:	2000      	movs	r0, #0
 800b88c:	1b9b      	subs	r3, r3, r6
 800b88e:	60a3      	str	r3, [r4, #8]
 800b890:	6823      	ldr	r3, [r4, #0]
 800b892:	4433      	add	r3, r6
 800b894:	6023      	str	r3, [r4, #0]
 800b896:	e7db      	b.n	800b850 <__ssputs_r+0x58>
 800b898:	462a      	mov	r2, r5
 800b89a:	f000 fb87 	bl	800bfac <_realloc_r>
 800b89e:	4606      	mov	r6, r0
 800b8a0:	2800      	cmp	r0, #0
 800b8a2:	d1e1      	bne.n	800b868 <__ssputs_r+0x70>
 800b8a4:	4650      	mov	r0, sl
 800b8a6:	6921      	ldr	r1, [r4, #16]
 800b8a8:	f7ff feca 	bl	800b640 <_free_r>
 800b8ac:	e7c7      	b.n	800b83e <__ssputs_r+0x46>
	...

0800b8b0 <_svfiprintf_r>:
 800b8b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8b4:	4698      	mov	r8, r3
 800b8b6:	898b      	ldrh	r3, [r1, #12]
 800b8b8:	4607      	mov	r7, r0
 800b8ba:	061b      	lsls	r3, r3, #24
 800b8bc:	460d      	mov	r5, r1
 800b8be:	4614      	mov	r4, r2
 800b8c0:	b09d      	sub	sp, #116	; 0x74
 800b8c2:	d50e      	bpl.n	800b8e2 <_svfiprintf_r+0x32>
 800b8c4:	690b      	ldr	r3, [r1, #16]
 800b8c6:	b963      	cbnz	r3, 800b8e2 <_svfiprintf_r+0x32>
 800b8c8:	2140      	movs	r1, #64	; 0x40
 800b8ca:	f7ff ff21 	bl	800b710 <_malloc_r>
 800b8ce:	6028      	str	r0, [r5, #0]
 800b8d0:	6128      	str	r0, [r5, #16]
 800b8d2:	b920      	cbnz	r0, 800b8de <_svfiprintf_r+0x2e>
 800b8d4:	230c      	movs	r3, #12
 800b8d6:	603b      	str	r3, [r7, #0]
 800b8d8:	f04f 30ff 	mov.w	r0, #4294967295
 800b8dc:	e0d1      	b.n	800ba82 <_svfiprintf_r+0x1d2>
 800b8de:	2340      	movs	r3, #64	; 0x40
 800b8e0:	616b      	str	r3, [r5, #20]
 800b8e2:	2300      	movs	r3, #0
 800b8e4:	9309      	str	r3, [sp, #36]	; 0x24
 800b8e6:	2320      	movs	r3, #32
 800b8e8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b8ec:	2330      	movs	r3, #48	; 0x30
 800b8ee:	f04f 0901 	mov.w	r9, #1
 800b8f2:	f8cd 800c 	str.w	r8, [sp, #12]
 800b8f6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800ba9c <_svfiprintf_r+0x1ec>
 800b8fa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b8fe:	4623      	mov	r3, r4
 800b900:	469a      	mov	sl, r3
 800b902:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b906:	b10a      	cbz	r2, 800b90c <_svfiprintf_r+0x5c>
 800b908:	2a25      	cmp	r2, #37	; 0x25
 800b90a:	d1f9      	bne.n	800b900 <_svfiprintf_r+0x50>
 800b90c:	ebba 0b04 	subs.w	fp, sl, r4
 800b910:	d00b      	beq.n	800b92a <_svfiprintf_r+0x7a>
 800b912:	465b      	mov	r3, fp
 800b914:	4622      	mov	r2, r4
 800b916:	4629      	mov	r1, r5
 800b918:	4638      	mov	r0, r7
 800b91a:	f7ff ff6d 	bl	800b7f8 <__ssputs_r>
 800b91e:	3001      	adds	r0, #1
 800b920:	f000 80aa 	beq.w	800ba78 <_svfiprintf_r+0x1c8>
 800b924:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b926:	445a      	add	r2, fp
 800b928:	9209      	str	r2, [sp, #36]	; 0x24
 800b92a:	f89a 3000 	ldrb.w	r3, [sl]
 800b92e:	2b00      	cmp	r3, #0
 800b930:	f000 80a2 	beq.w	800ba78 <_svfiprintf_r+0x1c8>
 800b934:	2300      	movs	r3, #0
 800b936:	f04f 32ff 	mov.w	r2, #4294967295
 800b93a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b93e:	f10a 0a01 	add.w	sl, sl, #1
 800b942:	9304      	str	r3, [sp, #16]
 800b944:	9307      	str	r3, [sp, #28]
 800b946:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b94a:	931a      	str	r3, [sp, #104]	; 0x68
 800b94c:	4654      	mov	r4, sl
 800b94e:	2205      	movs	r2, #5
 800b950:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b954:	4851      	ldr	r0, [pc, #324]	; (800ba9c <_svfiprintf_r+0x1ec>)
 800b956:	f7ff f98b 	bl	800ac70 <memchr>
 800b95a:	9a04      	ldr	r2, [sp, #16]
 800b95c:	b9d8      	cbnz	r0, 800b996 <_svfiprintf_r+0xe6>
 800b95e:	06d0      	lsls	r0, r2, #27
 800b960:	bf44      	itt	mi
 800b962:	2320      	movmi	r3, #32
 800b964:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b968:	0711      	lsls	r1, r2, #28
 800b96a:	bf44      	itt	mi
 800b96c:	232b      	movmi	r3, #43	; 0x2b
 800b96e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b972:	f89a 3000 	ldrb.w	r3, [sl]
 800b976:	2b2a      	cmp	r3, #42	; 0x2a
 800b978:	d015      	beq.n	800b9a6 <_svfiprintf_r+0xf6>
 800b97a:	4654      	mov	r4, sl
 800b97c:	2000      	movs	r0, #0
 800b97e:	f04f 0c0a 	mov.w	ip, #10
 800b982:	9a07      	ldr	r2, [sp, #28]
 800b984:	4621      	mov	r1, r4
 800b986:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b98a:	3b30      	subs	r3, #48	; 0x30
 800b98c:	2b09      	cmp	r3, #9
 800b98e:	d94e      	bls.n	800ba2e <_svfiprintf_r+0x17e>
 800b990:	b1b0      	cbz	r0, 800b9c0 <_svfiprintf_r+0x110>
 800b992:	9207      	str	r2, [sp, #28]
 800b994:	e014      	b.n	800b9c0 <_svfiprintf_r+0x110>
 800b996:	eba0 0308 	sub.w	r3, r0, r8
 800b99a:	fa09 f303 	lsl.w	r3, r9, r3
 800b99e:	4313      	orrs	r3, r2
 800b9a0:	46a2      	mov	sl, r4
 800b9a2:	9304      	str	r3, [sp, #16]
 800b9a4:	e7d2      	b.n	800b94c <_svfiprintf_r+0x9c>
 800b9a6:	9b03      	ldr	r3, [sp, #12]
 800b9a8:	1d19      	adds	r1, r3, #4
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	9103      	str	r1, [sp, #12]
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	bfbb      	ittet	lt
 800b9b2:	425b      	neglt	r3, r3
 800b9b4:	f042 0202 	orrlt.w	r2, r2, #2
 800b9b8:	9307      	strge	r3, [sp, #28]
 800b9ba:	9307      	strlt	r3, [sp, #28]
 800b9bc:	bfb8      	it	lt
 800b9be:	9204      	strlt	r2, [sp, #16]
 800b9c0:	7823      	ldrb	r3, [r4, #0]
 800b9c2:	2b2e      	cmp	r3, #46	; 0x2e
 800b9c4:	d10c      	bne.n	800b9e0 <_svfiprintf_r+0x130>
 800b9c6:	7863      	ldrb	r3, [r4, #1]
 800b9c8:	2b2a      	cmp	r3, #42	; 0x2a
 800b9ca:	d135      	bne.n	800ba38 <_svfiprintf_r+0x188>
 800b9cc:	9b03      	ldr	r3, [sp, #12]
 800b9ce:	3402      	adds	r4, #2
 800b9d0:	1d1a      	adds	r2, r3, #4
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	9203      	str	r2, [sp, #12]
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	bfb8      	it	lt
 800b9da:	f04f 33ff 	movlt.w	r3, #4294967295
 800b9de:	9305      	str	r3, [sp, #20]
 800b9e0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800baa0 <_svfiprintf_r+0x1f0>
 800b9e4:	2203      	movs	r2, #3
 800b9e6:	4650      	mov	r0, sl
 800b9e8:	7821      	ldrb	r1, [r4, #0]
 800b9ea:	f7ff f941 	bl	800ac70 <memchr>
 800b9ee:	b140      	cbz	r0, 800ba02 <_svfiprintf_r+0x152>
 800b9f0:	2340      	movs	r3, #64	; 0x40
 800b9f2:	eba0 000a 	sub.w	r0, r0, sl
 800b9f6:	fa03 f000 	lsl.w	r0, r3, r0
 800b9fa:	9b04      	ldr	r3, [sp, #16]
 800b9fc:	3401      	adds	r4, #1
 800b9fe:	4303      	orrs	r3, r0
 800ba00:	9304      	str	r3, [sp, #16]
 800ba02:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba06:	2206      	movs	r2, #6
 800ba08:	4826      	ldr	r0, [pc, #152]	; (800baa4 <_svfiprintf_r+0x1f4>)
 800ba0a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ba0e:	f7ff f92f 	bl	800ac70 <memchr>
 800ba12:	2800      	cmp	r0, #0
 800ba14:	d038      	beq.n	800ba88 <_svfiprintf_r+0x1d8>
 800ba16:	4b24      	ldr	r3, [pc, #144]	; (800baa8 <_svfiprintf_r+0x1f8>)
 800ba18:	bb1b      	cbnz	r3, 800ba62 <_svfiprintf_r+0x1b2>
 800ba1a:	9b03      	ldr	r3, [sp, #12]
 800ba1c:	3307      	adds	r3, #7
 800ba1e:	f023 0307 	bic.w	r3, r3, #7
 800ba22:	3308      	adds	r3, #8
 800ba24:	9303      	str	r3, [sp, #12]
 800ba26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba28:	4433      	add	r3, r6
 800ba2a:	9309      	str	r3, [sp, #36]	; 0x24
 800ba2c:	e767      	b.n	800b8fe <_svfiprintf_r+0x4e>
 800ba2e:	460c      	mov	r4, r1
 800ba30:	2001      	movs	r0, #1
 800ba32:	fb0c 3202 	mla	r2, ip, r2, r3
 800ba36:	e7a5      	b.n	800b984 <_svfiprintf_r+0xd4>
 800ba38:	2300      	movs	r3, #0
 800ba3a:	f04f 0c0a 	mov.w	ip, #10
 800ba3e:	4619      	mov	r1, r3
 800ba40:	3401      	adds	r4, #1
 800ba42:	9305      	str	r3, [sp, #20]
 800ba44:	4620      	mov	r0, r4
 800ba46:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ba4a:	3a30      	subs	r2, #48	; 0x30
 800ba4c:	2a09      	cmp	r2, #9
 800ba4e:	d903      	bls.n	800ba58 <_svfiprintf_r+0x1a8>
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d0c5      	beq.n	800b9e0 <_svfiprintf_r+0x130>
 800ba54:	9105      	str	r1, [sp, #20]
 800ba56:	e7c3      	b.n	800b9e0 <_svfiprintf_r+0x130>
 800ba58:	4604      	mov	r4, r0
 800ba5a:	2301      	movs	r3, #1
 800ba5c:	fb0c 2101 	mla	r1, ip, r1, r2
 800ba60:	e7f0      	b.n	800ba44 <_svfiprintf_r+0x194>
 800ba62:	ab03      	add	r3, sp, #12
 800ba64:	9300      	str	r3, [sp, #0]
 800ba66:	462a      	mov	r2, r5
 800ba68:	4638      	mov	r0, r7
 800ba6a:	4b10      	ldr	r3, [pc, #64]	; (800baac <_svfiprintf_r+0x1fc>)
 800ba6c:	a904      	add	r1, sp, #16
 800ba6e:	f7fb ff0f 	bl	8007890 <_printf_float>
 800ba72:	1c42      	adds	r2, r0, #1
 800ba74:	4606      	mov	r6, r0
 800ba76:	d1d6      	bne.n	800ba26 <_svfiprintf_r+0x176>
 800ba78:	89ab      	ldrh	r3, [r5, #12]
 800ba7a:	065b      	lsls	r3, r3, #25
 800ba7c:	f53f af2c 	bmi.w	800b8d8 <_svfiprintf_r+0x28>
 800ba80:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ba82:	b01d      	add	sp, #116	; 0x74
 800ba84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba88:	ab03      	add	r3, sp, #12
 800ba8a:	9300      	str	r3, [sp, #0]
 800ba8c:	462a      	mov	r2, r5
 800ba8e:	4638      	mov	r0, r7
 800ba90:	4b06      	ldr	r3, [pc, #24]	; (800baac <_svfiprintf_r+0x1fc>)
 800ba92:	a904      	add	r1, sp, #16
 800ba94:	f7fc f998 	bl	8007dc8 <_printf_i>
 800ba98:	e7eb      	b.n	800ba72 <_svfiprintf_r+0x1c2>
 800ba9a:	bf00      	nop
 800ba9c:	0800c65c 	.word	0x0800c65c
 800baa0:	0800c662 	.word	0x0800c662
 800baa4:	0800c666 	.word	0x0800c666
 800baa8:	08007891 	.word	0x08007891
 800baac:	0800b7f9 	.word	0x0800b7f9

0800bab0 <__sfputc_r>:
 800bab0:	6893      	ldr	r3, [r2, #8]
 800bab2:	b410      	push	{r4}
 800bab4:	3b01      	subs	r3, #1
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	6093      	str	r3, [r2, #8]
 800baba:	da07      	bge.n	800bacc <__sfputc_r+0x1c>
 800babc:	6994      	ldr	r4, [r2, #24]
 800babe:	42a3      	cmp	r3, r4
 800bac0:	db01      	blt.n	800bac6 <__sfputc_r+0x16>
 800bac2:	290a      	cmp	r1, #10
 800bac4:	d102      	bne.n	800bacc <__sfputc_r+0x1c>
 800bac6:	bc10      	pop	{r4}
 800bac8:	f7fd bbf2 	b.w	80092b0 <__swbuf_r>
 800bacc:	6813      	ldr	r3, [r2, #0]
 800bace:	1c58      	adds	r0, r3, #1
 800bad0:	6010      	str	r0, [r2, #0]
 800bad2:	7019      	strb	r1, [r3, #0]
 800bad4:	4608      	mov	r0, r1
 800bad6:	bc10      	pop	{r4}
 800bad8:	4770      	bx	lr

0800bada <__sfputs_r>:
 800bada:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800badc:	4606      	mov	r6, r0
 800bade:	460f      	mov	r7, r1
 800bae0:	4614      	mov	r4, r2
 800bae2:	18d5      	adds	r5, r2, r3
 800bae4:	42ac      	cmp	r4, r5
 800bae6:	d101      	bne.n	800baec <__sfputs_r+0x12>
 800bae8:	2000      	movs	r0, #0
 800baea:	e007      	b.n	800bafc <__sfputs_r+0x22>
 800baec:	463a      	mov	r2, r7
 800baee:	4630      	mov	r0, r6
 800baf0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800baf4:	f7ff ffdc 	bl	800bab0 <__sfputc_r>
 800baf8:	1c43      	adds	r3, r0, #1
 800bafa:	d1f3      	bne.n	800bae4 <__sfputs_r+0xa>
 800bafc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bb00 <_vfiprintf_r>:
 800bb00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb04:	460d      	mov	r5, r1
 800bb06:	4614      	mov	r4, r2
 800bb08:	4698      	mov	r8, r3
 800bb0a:	4606      	mov	r6, r0
 800bb0c:	b09d      	sub	sp, #116	; 0x74
 800bb0e:	b118      	cbz	r0, 800bb18 <_vfiprintf_r+0x18>
 800bb10:	6983      	ldr	r3, [r0, #24]
 800bb12:	b90b      	cbnz	r3, 800bb18 <_vfiprintf_r+0x18>
 800bb14:	f7fe fc22 	bl	800a35c <__sinit>
 800bb18:	4b89      	ldr	r3, [pc, #548]	; (800bd40 <_vfiprintf_r+0x240>)
 800bb1a:	429d      	cmp	r5, r3
 800bb1c:	d11b      	bne.n	800bb56 <_vfiprintf_r+0x56>
 800bb1e:	6875      	ldr	r5, [r6, #4]
 800bb20:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bb22:	07d9      	lsls	r1, r3, #31
 800bb24:	d405      	bmi.n	800bb32 <_vfiprintf_r+0x32>
 800bb26:	89ab      	ldrh	r3, [r5, #12]
 800bb28:	059a      	lsls	r2, r3, #22
 800bb2a:	d402      	bmi.n	800bb32 <_vfiprintf_r+0x32>
 800bb2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bb2e:	f7ff f81e 	bl	800ab6e <__retarget_lock_acquire_recursive>
 800bb32:	89ab      	ldrh	r3, [r5, #12]
 800bb34:	071b      	lsls	r3, r3, #28
 800bb36:	d501      	bpl.n	800bb3c <_vfiprintf_r+0x3c>
 800bb38:	692b      	ldr	r3, [r5, #16]
 800bb3a:	b9eb      	cbnz	r3, 800bb78 <_vfiprintf_r+0x78>
 800bb3c:	4629      	mov	r1, r5
 800bb3e:	4630      	mov	r0, r6
 800bb40:	f7fd fc08 	bl	8009354 <__swsetup_r>
 800bb44:	b1c0      	cbz	r0, 800bb78 <_vfiprintf_r+0x78>
 800bb46:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bb48:	07dc      	lsls	r4, r3, #31
 800bb4a:	d50e      	bpl.n	800bb6a <_vfiprintf_r+0x6a>
 800bb4c:	f04f 30ff 	mov.w	r0, #4294967295
 800bb50:	b01d      	add	sp, #116	; 0x74
 800bb52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb56:	4b7b      	ldr	r3, [pc, #492]	; (800bd44 <_vfiprintf_r+0x244>)
 800bb58:	429d      	cmp	r5, r3
 800bb5a:	d101      	bne.n	800bb60 <_vfiprintf_r+0x60>
 800bb5c:	68b5      	ldr	r5, [r6, #8]
 800bb5e:	e7df      	b.n	800bb20 <_vfiprintf_r+0x20>
 800bb60:	4b79      	ldr	r3, [pc, #484]	; (800bd48 <_vfiprintf_r+0x248>)
 800bb62:	429d      	cmp	r5, r3
 800bb64:	bf08      	it	eq
 800bb66:	68f5      	ldreq	r5, [r6, #12]
 800bb68:	e7da      	b.n	800bb20 <_vfiprintf_r+0x20>
 800bb6a:	89ab      	ldrh	r3, [r5, #12]
 800bb6c:	0598      	lsls	r0, r3, #22
 800bb6e:	d4ed      	bmi.n	800bb4c <_vfiprintf_r+0x4c>
 800bb70:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bb72:	f7fe fffd 	bl	800ab70 <__retarget_lock_release_recursive>
 800bb76:	e7e9      	b.n	800bb4c <_vfiprintf_r+0x4c>
 800bb78:	2300      	movs	r3, #0
 800bb7a:	9309      	str	r3, [sp, #36]	; 0x24
 800bb7c:	2320      	movs	r3, #32
 800bb7e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bb82:	2330      	movs	r3, #48	; 0x30
 800bb84:	f04f 0901 	mov.w	r9, #1
 800bb88:	f8cd 800c 	str.w	r8, [sp, #12]
 800bb8c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800bd4c <_vfiprintf_r+0x24c>
 800bb90:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bb94:	4623      	mov	r3, r4
 800bb96:	469a      	mov	sl, r3
 800bb98:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bb9c:	b10a      	cbz	r2, 800bba2 <_vfiprintf_r+0xa2>
 800bb9e:	2a25      	cmp	r2, #37	; 0x25
 800bba0:	d1f9      	bne.n	800bb96 <_vfiprintf_r+0x96>
 800bba2:	ebba 0b04 	subs.w	fp, sl, r4
 800bba6:	d00b      	beq.n	800bbc0 <_vfiprintf_r+0xc0>
 800bba8:	465b      	mov	r3, fp
 800bbaa:	4622      	mov	r2, r4
 800bbac:	4629      	mov	r1, r5
 800bbae:	4630      	mov	r0, r6
 800bbb0:	f7ff ff93 	bl	800bada <__sfputs_r>
 800bbb4:	3001      	adds	r0, #1
 800bbb6:	f000 80aa 	beq.w	800bd0e <_vfiprintf_r+0x20e>
 800bbba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bbbc:	445a      	add	r2, fp
 800bbbe:	9209      	str	r2, [sp, #36]	; 0x24
 800bbc0:	f89a 3000 	ldrb.w	r3, [sl]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	f000 80a2 	beq.w	800bd0e <_vfiprintf_r+0x20e>
 800bbca:	2300      	movs	r3, #0
 800bbcc:	f04f 32ff 	mov.w	r2, #4294967295
 800bbd0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bbd4:	f10a 0a01 	add.w	sl, sl, #1
 800bbd8:	9304      	str	r3, [sp, #16]
 800bbda:	9307      	str	r3, [sp, #28]
 800bbdc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bbe0:	931a      	str	r3, [sp, #104]	; 0x68
 800bbe2:	4654      	mov	r4, sl
 800bbe4:	2205      	movs	r2, #5
 800bbe6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbea:	4858      	ldr	r0, [pc, #352]	; (800bd4c <_vfiprintf_r+0x24c>)
 800bbec:	f7ff f840 	bl	800ac70 <memchr>
 800bbf0:	9a04      	ldr	r2, [sp, #16]
 800bbf2:	b9d8      	cbnz	r0, 800bc2c <_vfiprintf_r+0x12c>
 800bbf4:	06d1      	lsls	r1, r2, #27
 800bbf6:	bf44      	itt	mi
 800bbf8:	2320      	movmi	r3, #32
 800bbfa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bbfe:	0713      	lsls	r3, r2, #28
 800bc00:	bf44      	itt	mi
 800bc02:	232b      	movmi	r3, #43	; 0x2b
 800bc04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bc08:	f89a 3000 	ldrb.w	r3, [sl]
 800bc0c:	2b2a      	cmp	r3, #42	; 0x2a
 800bc0e:	d015      	beq.n	800bc3c <_vfiprintf_r+0x13c>
 800bc10:	4654      	mov	r4, sl
 800bc12:	2000      	movs	r0, #0
 800bc14:	f04f 0c0a 	mov.w	ip, #10
 800bc18:	9a07      	ldr	r2, [sp, #28]
 800bc1a:	4621      	mov	r1, r4
 800bc1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bc20:	3b30      	subs	r3, #48	; 0x30
 800bc22:	2b09      	cmp	r3, #9
 800bc24:	d94e      	bls.n	800bcc4 <_vfiprintf_r+0x1c4>
 800bc26:	b1b0      	cbz	r0, 800bc56 <_vfiprintf_r+0x156>
 800bc28:	9207      	str	r2, [sp, #28]
 800bc2a:	e014      	b.n	800bc56 <_vfiprintf_r+0x156>
 800bc2c:	eba0 0308 	sub.w	r3, r0, r8
 800bc30:	fa09 f303 	lsl.w	r3, r9, r3
 800bc34:	4313      	orrs	r3, r2
 800bc36:	46a2      	mov	sl, r4
 800bc38:	9304      	str	r3, [sp, #16]
 800bc3a:	e7d2      	b.n	800bbe2 <_vfiprintf_r+0xe2>
 800bc3c:	9b03      	ldr	r3, [sp, #12]
 800bc3e:	1d19      	adds	r1, r3, #4
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	9103      	str	r1, [sp, #12]
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	bfbb      	ittet	lt
 800bc48:	425b      	neglt	r3, r3
 800bc4a:	f042 0202 	orrlt.w	r2, r2, #2
 800bc4e:	9307      	strge	r3, [sp, #28]
 800bc50:	9307      	strlt	r3, [sp, #28]
 800bc52:	bfb8      	it	lt
 800bc54:	9204      	strlt	r2, [sp, #16]
 800bc56:	7823      	ldrb	r3, [r4, #0]
 800bc58:	2b2e      	cmp	r3, #46	; 0x2e
 800bc5a:	d10c      	bne.n	800bc76 <_vfiprintf_r+0x176>
 800bc5c:	7863      	ldrb	r3, [r4, #1]
 800bc5e:	2b2a      	cmp	r3, #42	; 0x2a
 800bc60:	d135      	bne.n	800bcce <_vfiprintf_r+0x1ce>
 800bc62:	9b03      	ldr	r3, [sp, #12]
 800bc64:	3402      	adds	r4, #2
 800bc66:	1d1a      	adds	r2, r3, #4
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	9203      	str	r2, [sp, #12]
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	bfb8      	it	lt
 800bc70:	f04f 33ff 	movlt.w	r3, #4294967295
 800bc74:	9305      	str	r3, [sp, #20]
 800bc76:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800bd50 <_vfiprintf_r+0x250>
 800bc7a:	2203      	movs	r2, #3
 800bc7c:	4650      	mov	r0, sl
 800bc7e:	7821      	ldrb	r1, [r4, #0]
 800bc80:	f7fe fff6 	bl	800ac70 <memchr>
 800bc84:	b140      	cbz	r0, 800bc98 <_vfiprintf_r+0x198>
 800bc86:	2340      	movs	r3, #64	; 0x40
 800bc88:	eba0 000a 	sub.w	r0, r0, sl
 800bc8c:	fa03 f000 	lsl.w	r0, r3, r0
 800bc90:	9b04      	ldr	r3, [sp, #16]
 800bc92:	3401      	adds	r4, #1
 800bc94:	4303      	orrs	r3, r0
 800bc96:	9304      	str	r3, [sp, #16]
 800bc98:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc9c:	2206      	movs	r2, #6
 800bc9e:	482d      	ldr	r0, [pc, #180]	; (800bd54 <_vfiprintf_r+0x254>)
 800bca0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bca4:	f7fe ffe4 	bl	800ac70 <memchr>
 800bca8:	2800      	cmp	r0, #0
 800bcaa:	d03f      	beq.n	800bd2c <_vfiprintf_r+0x22c>
 800bcac:	4b2a      	ldr	r3, [pc, #168]	; (800bd58 <_vfiprintf_r+0x258>)
 800bcae:	bb1b      	cbnz	r3, 800bcf8 <_vfiprintf_r+0x1f8>
 800bcb0:	9b03      	ldr	r3, [sp, #12]
 800bcb2:	3307      	adds	r3, #7
 800bcb4:	f023 0307 	bic.w	r3, r3, #7
 800bcb8:	3308      	adds	r3, #8
 800bcba:	9303      	str	r3, [sp, #12]
 800bcbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bcbe:	443b      	add	r3, r7
 800bcc0:	9309      	str	r3, [sp, #36]	; 0x24
 800bcc2:	e767      	b.n	800bb94 <_vfiprintf_r+0x94>
 800bcc4:	460c      	mov	r4, r1
 800bcc6:	2001      	movs	r0, #1
 800bcc8:	fb0c 3202 	mla	r2, ip, r2, r3
 800bccc:	e7a5      	b.n	800bc1a <_vfiprintf_r+0x11a>
 800bcce:	2300      	movs	r3, #0
 800bcd0:	f04f 0c0a 	mov.w	ip, #10
 800bcd4:	4619      	mov	r1, r3
 800bcd6:	3401      	adds	r4, #1
 800bcd8:	9305      	str	r3, [sp, #20]
 800bcda:	4620      	mov	r0, r4
 800bcdc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bce0:	3a30      	subs	r2, #48	; 0x30
 800bce2:	2a09      	cmp	r2, #9
 800bce4:	d903      	bls.n	800bcee <_vfiprintf_r+0x1ee>
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d0c5      	beq.n	800bc76 <_vfiprintf_r+0x176>
 800bcea:	9105      	str	r1, [sp, #20]
 800bcec:	e7c3      	b.n	800bc76 <_vfiprintf_r+0x176>
 800bcee:	4604      	mov	r4, r0
 800bcf0:	2301      	movs	r3, #1
 800bcf2:	fb0c 2101 	mla	r1, ip, r1, r2
 800bcf6:	e7f0      	b.n	800bcda <_vfiprintf_r+0x1da>
 800bcf8:	ab03      	add	r3, sp, #12
 800bcfa:	9300      	str	r3, [sp, #0]
 800bcfc:	462a      	mov	r2, r5
 800bcfe:	4630      	mov	r0, r6
 800bd00:	4b16      	ldr	r3, [pc, #88]	; (800bd5c <_vfiprintf_r+0x25c>)
 800bd02:	a904      	add	r1, sp, #16
 800bd04:	f7fb fdc4 	bl	8007890 <_printf_float>
 800bd08:	4607      	mov	r7, r0
 800bd0a:	1c78      	adds	r0, r7, #1
 800bd0c:	d1d6      	bne.n	800bcbc <_vfiprintf_r+0x1bc>
 800bd0e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bd10:	07d9      	lsls	r1, r3, #31
 800bd12:	d405      	bmi.n	800bd20 <_vfiprintf_r+0x220>
 800bd14:	89ab      	ldrh	r3, [r5, #12]
 800bd16:	059a      	lsls	r2, r3, #22
 800bd18:	d402      	bmi.n	800bd20 <_vfiprintf_r+0x220>
 800bd1a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bd1c:	f7fe ff28 	bl	800ab70 <__retarget_lock_release_recursive>
 800bd20:	89ab      	ldrh	r3, [r5, #12]
 800bd22:	065b      	lsls	r3, r3, #25
 800bd24:	f53f af12 	bmi.w	800bb4c <_vfiprintf_r+0x4c>
 800bd28:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bd2a:	e711      	b.n	800bb50 <_vfiprintf_r+0x50>
 800bd2c:	ab03      	add	r3, sp, #12
 800bd2e:	9300      	str	r3, [sp, #0]
 800bd30:	462a      	mov	r2, r5
 800bd32:	4630      	mov	r0, r6
 800bd34:	4b09      	ldr	r3, [pc, #36]	; (800bd5c <_vfiprintf_r+0x25c>)
 800bd36:	a904      	add	r1, sp, #16
 800bd38:	f7fc f846 	bl	8007dc8 <_printf_i>
 800bd3c:	e7e4      	b.n	800bd08 <_vfiprintf_r+0x208>
 800bd3e:	bf00      	nop
 800bd40:	0800c444 	.word	0x0800c444
 800bd44:	0800c464 	.word	0x0800c464
 800bd48:	0800c424 	.word	0x0800c424
 800bd4c:	0800c65c 	.word	0x0800c65c
 800bd50:	0800c662 	.word	0x0800c662
 800bd54:	0800c666 	.word	0x0800c666
 800bd58:	08007891 	.word	0x08007891
 800bd5c:	0800badb 	.word	0x0800badb

0800bd60 <nan>:
 800bd60:	2000      	movs	r0, #0
 800bd62:	4901      	ldr	r1, [pc, #4]	; (800bd68 <nan+0x8>)
 800bd64:	4770      	bx	lr
 800bd66:	bf00      	nop
 800bd68:	7ff80000 	.word	0x7ff80000

0800bd6c <_sbrk_r>:
 800bd6c:	b538      	push	{r3, r4, r5, lr}
 800bd6e:	2300      	movs	r3, #0
 800bd70:	4d05      	ldr	r5, [pc, #20]	; (800bd88 <_sbrk_r+0x1c>)
 800bd72:	4604      	mov	r4, r0
 800bd74:	4608      	mov	r0, r1
 800bd76:	602b      	str	r3, [r5, #0]
 800bd78:	f000 f9de 	bl	800c138 <_sbrk>
 800bd7c:	1c43      	adds	r3, r0, #1
 800bd7e:	d102      	bne.n	800bd86 <_sbrk_r+0x1a>
 800bd80:	682b      	ldr	r3, [r5, #0]
 800bd82:	b103      	cbz	r3, 800bd86 <_sbrk_r+0x1a>
 800bd84:	6023      	str	r3, [r4, #0]
 800bd86:	bd38      	pop	{r3, r4, r5, pc}
 800bd88:	20000888 	.word	0x20000888

0800bd8c <__sread>:
 800bd8c:	b510      	push	{r4, lr}
 800bd8e:	460c      	mov	r4, r1
 800bd90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd94:	f000 f93a 	bl	800c00c <_read_r>
 800bd98:	2800      	cmp	r0, #0
 800bd9a:	bfab      	itete	ge
 800bd9c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bd9e:	89a3      	ldrhlt	r3, [r4, #12]
 800bda0:	181b      	addge	r3, r3, r0
 800bda2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bda6:	bfac      	ite	ge
 800bda8:	6563      	strge	r3, [r4, #84]	; 0x54
 800bdaa:	81a3      	strhlt	r3, [r4, #12]
 800bdac:	bd10      	pop	{r4, pc}

0800bdae <__swrite>:
 800bdae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bdb2:	461f      	mov	r7, r3
 800bdb4:	898b      	ldrh	r3, [r1, #12]
 800bdb6:	4605      	mov	r5, r0
 800bdb8:	05db      	lsls	r3, r3, #23
 800bdba:	460c      	mov	r4, r1
 800bdbc:	4616      	mov	r6, r2
 800bdbe:	d505      	bpl.n	800bdcc <__swrite+0x1e>
 800bdc0:	2302      	movs	r3, #2
 800bdc2:	2200      	movs	r2, #0
 800bdc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bdc8:	f000 f8b8 	bl	800bf3c <_lseek_r>
 800bdcc:	89a3      	ldrh	r3, [r4, #12]
 800bdce:	4632      	mov	r2, r6
 800bdd0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bdd4:	81a3      	strh	r3, [r4, #12]
 800bdd6:	4628      	mov	r0, r5
 800bdd8:	463b      	mov	r3, r7
 800bdda:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bdde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bde2:	f000 b837 	b.w	800be54 <_write_r>

0800bde6 <__sseek>:
 800bde6:	b510      	push	{r4, lr}
 800bde8:	460c      	mov	r4, r1
 800bdea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bdee:	f000 f8a5 	bl	800bf3c <_lseek_r>
 800bdf2:	1c43      	adds	r3, r0, #1
 800bdf4:	89a3      	ldrh	r3, [r4, #12]
 800bdf6:	bf15      	itete	ne
 800bdf8:	6560      	strne	r0, [r4, #84]	; 0x54
 800bdfa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bdfe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800be02:	81a3      	strheq	r3, [r4, #12]
 800be04:	bf18      	it	ne
 800be06:	81a3      	strhne	r3, [r4, #12]
 800be08:	bd10      	pop	{r4, pc}

0800be0a <__sclose>:
 800be0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be0e:	f000 b851 	b.w	800beb4 <_close_r>

0800be12 <strncmp>:
 800be12:	4603      	mov	r3, r0
 800be14:	b510      	push	{r4, lr}
 800be16:	b172      	cbz	r2, 800be36 <strncmp+0x24>
 800be18:	3901      	subs	r1, #1
 800be1a:	1884      	adds	r4, r0, r2
 800be1c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800be20:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800be24:	4290      	cmp	r0, r2
 800be26:	d101      	bne.n	800be2c <strncmp+0x1a>
 800be28:	42a3      	cmp	r3, r4
 800be2a:	d101      	bne.n	800be30 <strncmp+0x1e>
 800be2c:	1a80      	subs	r0, r0, r2
 800be2e:	bd10      	pop	{r4, pc}
 800be30:	2800      	cmp	r0, #0
 800be32:	d1f3      	bne.n	800be1c <strncmp+0xa>
 800be34:	e7fa      	b.n	800be2c <strncmp+0x1a>
 800be36:	4610      	mov	r0, r2
 800be38:	e7f9      	b.n	800be2e <strncmp+0x1c>

0800be3a <__ascii_wctomb>:
 800be3a:	4603      	mov	r3, r0
 800be3c:	4608      	mov	r0, r1
 800be3e:	b141      	cbz	r1, 800be52 <__ascii_wctomb+0x18>
 800be40:	2aff      	cmp	r2, #255	; 0xff
 800be42:	d904      	bls.n	800be4e <__ascii_wctomb+0x14>
 800be44:	228a      	movs	r2, #138	; 0x8a
 800be46:	f04f 30ff 	mov.w	r0, #4294967295
 800be4a:	601a      	str	r2, [r3, #0]
 800be4c:	4770      	bx	lr
 800be4e:	2001      	movs	r0, #1
 800be50:	700a      	strb	r2, [r1, #0]
 800be52:	4770      	bx	lr

0800be54 <_write_r>:
 800be54:	b538      	push	{r3, r4, r5, lr}
 800be56:	4604      	mov	r4, r0
 800be58:	4608      	mov	r0, r1
 800be5a:	4611      	mov	r1, r2
 800be5c:	2200      	movs	r2, #0
 800be5e:	4d05      	ldr	r5, [pc, #20]	; (800be74 <_write_r+0x20>)
 800be60:	602a      	str	r2, [r5, #0]
 800be62:	461a      	mov	r2, r3
 800be64:	f7f5 fc2c 	bl	80016c0 <_write>
 800be68:	1c43      	adds	r3, r0, #1
 800be6a:	d102      	bne.n	800be72 <_write_r+0x1e>
 800be6c:	682b      	ldr	r3, [r5, #0]
 800be6e:	b103      	cbz	r3, 800be72 <_write_r+0x1e>
 800be70:	6023      	str	r3, [r4, #0]
 800be72:	bd38      	pop	{r3, r4, r5, pc}
 800be74:	20000888 	.word	0x20000888

0800be78 <__assert_func>:
 800be78:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800be7a:	4614      	mov	r4, r2
 800be7c:	461a      	mov	r2, r3
 800be7e:	4b09      	ldr	r3, [pc, #36]	; (800bea4 <__assert_func+0x2c>)
 800be80:	4605      	mov	r5, r0
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	68d8      	ldr	r0, [r3, #12]
 800be86:	b14c      	cbz	r4, 800be9c <__assert_func+0x24>
 800be88:	4b07      	ldr	r3, [pc, #28]	; (800bea8 <__assert_func+0x30>)
 800be8a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800be8e:	9100      	str	r1, [sp, #0]
 800be90:	462b      	mov	r3, r5
 800be92:	4906      	ldr	r1, [pc, #24]	; (800beac <__assert_func+0x34>)
 800be94:	f000 f81e 	bl	800bed4 <fiprintf>
 800be98:	f000 f8ca 	bl	800c030 <abort>
 800be9c:	4b04      	ldr	r3, [pc, #16]	; (800beb0 <__assert_func+0x38>)
 800be9e:	461c      	mov	r4, r3
 800bea0:	e7f3      	b.n	800be8a <__assert_func+0x12>
 800bea2:	bf00      	nop
 800bea4:	2000000c 	.word	0x2000000c
 800bea8:	0800c66d 	.word	0x0800c66d
 800beac:	0800c67a 	.word	0x0800c67a
 800beb0:	0800c6a8 	.word	0x0800c6a8

0800beb4 <_close_r>:
 800beb4:	b538      	push	{r3, r4, r5, lr}
 800beb6:	2300      	movs	r3, #0
 800beb8:	4d05      	ldr	r5, [pc, #20]	; (800bed0 <_close_r+0x1c>)
 800beba:	4604      	mov	r4, r0
 800bebc:	4608      	mov	r0, r1
 800bebe:	602b      	str	r3, [r5, #0]
 800bec0:	f000 f90a 	bl	800c0d8 <_close>
 800bec4:	1c43      	adds	r3, r0, #1
 800bec6:	d102      	bne.n	800bece <_close_r+0x1a>
 800bec8:	682b      	ldr	r3, [r5, #0]
 800beca:	b103      	cbz	r3, 800bece <_close_r+0x1a>
 800becc:	6023      	str	r3, [r4, #0]
 800bece:	bd38      	pop	{r3, r4, r5, pc}
 800bed0:	20000888 	.word	0x20000888

0800bed4 <fiprintf>:
 800bed4:	b40e      	push	{r1, r2, r3}
 800bed6:	b503      	push	{r0, r1, lr}
 800bed8:	4601      	mov	r1, r0
 800beda:	ab03      	add	r3, sp, #12
 800bedc:	4805      	ldr	r0, [pc, #20]	; (800bef4 <fiprintf+0x20>)
 800bede:	f853 2b04 	ldr.w	r2, [r3], #4
 800bee2:	6800      	ldr	r0, [r0, #0]
 800bee4:	9301      	str	r3, [sp, #4]
 800bee6:	f7ff fe0b 	bl	800bb00 <_vfiprintf_r>
 800beea:	b002      	add	sp, #8
 800beec:	f85d eb04 	ldr.w	lr, [sp], #4
 800bef0:	b003      	add	sp, #12
 800bef2:	4770      	bx	lr
 800bef4:	2000000c 	.word	0x2000000c

0800bef8 <_fstat_r>:
 800bef8:	b538      	push	{r3, r4, r5, lr}
 800befa:	2300      	movs	r3, #0
 800befc:	4d06      	ldr	r5, [pc, #24]	; (800bf18 <_fstat_r+0x20>)
 800befe:	4604      	mov	r4, r0
 800bf00:	4608      	mov	r0, r1
 800bf02:	4611      	mov	r1, r2
 800bf04:	602b      	str	r3, [r5, #0]
 800bf06:	f000 f8ef 	bl	800c0e8 <_fstat>
 800bf0a:	1c43      	adds	r3, r0, #1
 800bf0c:	d102      	bne.n	800bf14 <_fstat_r+0x1c>
 800bf0e:	682b      	ldr	r3, [r5, #0]
 800bf10:	b103      	cbz	r3, 800bf14 <_fstat_r+0x1c>
 800bf12:	6023      	str	r3, [r4, #0]
 800bf14:	bd38      	pop	{r3, r4, r5, pc}
 800bf16:	bf00      	nop
 800bf18:	20000888 	.word	0x20000888

0800bf1c <_isatty_r>:
 800bf1c:	b538      	push	{r3, r4, r5, lr}
 800bf1e:	2300      	movs	r3, #0
 800bf20:	4d05      	ldr	r5, [pc, #20]	; (800bf38 <_isatty_r+0x1c>)
 800bf22:	4604      	mov	r4, r0
 800bf24:	4608      	mov	r0, r1
 800bf26:	602b      	str	r3, [r5, #0]
 800bf28:	f000 f8ee 	bl	800c108 <_isatty>
 800bf2c:	1c43      	adds	r3, r0, #1
 800bf2e:	d102      	bne.n	800bf36 <_isatty_r+0x1a>
 800bf30:	682b      	ldr	r3, [r5, #0]
 800bf32:	b103      	cbz	r3, 800bf36 <_isatty_r+0x1a>
 800bf34:	6023      	str	r3, [r4, #0]
 800bf36:	bd38      	pop	{r3, r4, r5, pc}
 800bf38:	20000888 	.word	0x20000888

0800bf3c <_lseek_r>:
 800bf3c:	b538      	push	{r3, r4, r5, lr}
 800bf3e:	4604      	mov	r4, r0
 800bf40:	4608      	mov	r0, r1
 800bf42:	4611      	mov	r1, r2
 800bf44:	2200      	movs	r2, #0
 800bf46:	4d05      	ldr	r5, [pc, #20]	; (800bf5c <_lseek_r+0x20>)
 800bf48:	602a      	str	r2, [r5, #0]
 800bf4a:	461a      	mov	r2, r3
 800bf4c:	f000 f8ec 	bl	800c128 <_lseek>
 800bf50:	1c43      	adds	r3, r0, #1
 800bf52:	d102      	bne.n	800bf5a <_lseek_r+0x1e>
 800bf54:	682b      	ldr	r3, [r5, #0]
 800bf56:	b103      	cbz	r3, 800bf5a <_lseek_r+0x1e>
 800bf58:	6023      	str	r3, [r4, #0]
 800bf5a:	bd38      	pop	{r3, r4, r5, pc}
 800bf5c:	20000888 	.word	0x20000888

0800bf60 <memmove>:
 800bf60:	4288      	cmp	r0, r1
 800bf62:	b510      	push	{r4, lr}
 800bf64:	eb01 0402 	add.w	r4, r1, r2
 800bf68:	d902      	bls.n	800bf70 <memmove+0x10>
 800bf6a:	4284      	cmp	r4, r0
 800bf6c:	4623      	mov	r3, r4
 800bf6e:	d807      	bhi.n	800bf80 <memmove+0x20>
 800bf70:	1e43      	subs	r3, r0, #1
 800bf72:	42a1      	cmp	r1, r4
 800bf74:	d008      	beq.n	800bf88 <memmove+0x28>
 800bf76:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bf7a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bf7e:	e7f8      	b.n	800bf72 <memmove+0x12>
 800bf80:	4601      	mov	r1, r0
 800bf82:	4402      	add	r2, r0
 800bf84:	428a      	cmp	r2, r1
 800bf86:	d100      	bne.n	800bf8a <memmove+0x2a>
 800bf88:	bd10      	pop	{r4, pc}
 800bf8a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bf8e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bf92:	e7f7      	b.n	800bf84 <memmove+0x24>

0800bf94 <__malloc_lock>:
 800bf94:	4801      	ldr	r0, [pc, #4]	; (800bf9c <__malloc_lock+0x8>)
 800bf96:	f7fe bdea 	b.w	800ab6e <__retarget_lock_acquire_recursive>
 800bf9a:	bf00      	nop
 800bf9c:	2000088c 	.word	0x2000088c

0800bfa0 <__malloc_unlock>:
 800bfa0:	4801      	ldr	r0, [pc, #4]	; (800bfa8 <__malloc_unlock+0x8>)
 800bfa2:	f7fe bde5 	b.w	800ab70 <__retarget_lock_release_recursive>
 800bfa6:	bf00      	nop
 800bfa8:	2000088c 	.word	0x2000088c

0800bfac <_realloc_r>:
 800bfac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bfb0:	4680      	mov	r8, r0
 800bfb2:	4614      	mov	r4, r2
 800bfb4:	460e      	mov	r6, r1
 800bfb6:	b921      	cbnz	r1, 800bfc2 <_realloc_r+0x16>
 800bfb8:	4611      	mov	r1, r2
 800bfba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bfbe:	f7ff bba7 	b.w	800b710 <_malloc_r>
 800bfc2:	b92a      	cbnz	r2, 800bfd0 <_realloc_r+0x24>
 800bfc4:	f7ff fb3c 	bl	800b640 <_free_r>
 800bfc8:	4625      	mov	r5, r4
 800bfca:	4628      	mov	r0, r5
 800bfcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bfd0:	f000 f835 	bl	800c03e <_malloc_usable_size_r>
 800bfd4:	4284      	cmp	r4, r0
 800bfd6:	4607      	mov	r7, r0
 800bfd8:	d802      	bhi.n	800bfe0 <_realloc_r+0x34>
 800bfda:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bfde:	d812      	bhi.n	800c006 <_realloc_r+0x5a>
 800bfe0:	4621      	mov	r1, r4
 800bfe2:	4640      	mov	r0, r8
 800bfe4:	f7ff fb94 	bl	800b710 <_malloc_r>
 800bfe8:	4605      	mov	r5, r0
 800bfea:	2800      	cmp	r0, #0
 800bfec:	d0ed      	beq.n	800bfca <_realloc_r+0x1e>
 800bfee:	42bc      	cmp	r4, r7
 800bff0:	4622      	mov	r2, r4
 800bff2:	4631      	mov	r1, r6
 800bff4:	bf28      	it	cs
 800bff6:	463a      	movcs	r2, r7
 800bff8:	f7fe fe48 	bl	800ac8c <memcpy>
 800bffc:	4631      	mov	r1, r6
 800bffe:	4640      	mov	r0, r8
 800c000:	f7ff fb1e 	bl	800b640 <_free_r>
 800c004:	e7e1      	b.n	800bfca <_realloc_r+0x1e>
 800c006:	4635      	mov	r5, r6
 800c008:	e7df      	b.n	800bfca <_realloc_r+0x1e>
	...

0800c00c <_read_r>:
 800c00c:	b538      	push	{r3, r4, r5, lr}
 800c00e:	4604      	mov	r4, r0
 800c010:	4608      	mov	r0, r1
 800c012:	4611      	mov	r1, r2
 800c014:	2200      	movs	r2, #0
 800c016:	4d05      	ldr	r5, [pc, #20]	; (800c02c <_read_r+0x20>)
 800c018:	602a      	str	r2, [r5, #0]
 800c01a:	461a      	mov	r2, r3
 800c01c:	f7f5 fb24 	bl	8001668 <_read>
 800c020:	1c43      	adds	r3, r0, #1
 800c022:	d102      	bne.n	800c02a <_read_r+0x1e>
 800c024:	682b      	ldr	r3, [r5, #0]
 800c026:	b103      	cbz	r3, 800c02a <_read_r+0x1e>
 800c028:	6023      	str	r3, [r4, #0]
 800c02a:	bd38      	pop	{r3, r4, r5, pc}
 800c02c:	20000888 	.word	0x20000888

0800c030 <abort>:
 800c030:	2006      	movs	r0, #6
 800c032:	b508      	push	{r3, lr}
 800c034:	f000 f834 	bl	800c0a0 <raise>
 800c038:	2001      	movs	r0, #1
 800c03a:	f000 f88b 	bl	800c154 <_exit>

0800c03e <_malloc_usable_size_r>:
 800c03e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c042:	1f18      	subs	r0, r3, #4
 800c044:	2b00      	cmp	r3, #0
 800c046:	bfbc      	itt	lt
 800c048:	580b      	ldrlt	r3, [r1, r0]
 800c04a:	18c0      	addlt	r0, r0, r3
 800c04c:	4770      	bx	lr

0800c04e <_raise_r>:
 800c04e:	291f      	cmp	r1, #31
 800c050:	b538      	push	{r3, r4, r5, lr}
 800c052:	4604      	mov	r4, r0
 800c054:	460d      	mov	r5, r1
 800c056:	d904      	bls.n	800c062 <_raise_r+0x14>
 800c058:	2316      	movs	r3, #22
 800c05a:	6003      	str	r3, [r0, #0]
 800c05c:	f04f 30ff 	mov.w	r0, #4294967295
 800c060:	bd38      	pop	{r3, r4, r5, pc}
 800c062:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c064:	b112      	cbz	r2, 800c06c <_raise_r+0x1e>
 800c066:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c06a:	b94b      	cbnz	r3, 800c080 <_raise_r+0x32>
 800c06c:	4620      	mov	r0, r4
 800c06e:	f000 f831 	bl	800c0d4 <_getpid_r>
 800c072:	462a      	mov	r2, r5
 800c074:	4601      	mov	r1, r0
 800c076:	4620      	mov	r0, r4
 800c078:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c07c:	f000 b818 	b.w	800c0b0 <_kill_r>
 800c080:	2b01      	cmp	r3, #1
 800c082:	d00a      	beq.n	800c09a <_raise_r+0x4c>
 800c084:	1c59      	adds	r1, r3, #1
 800c086:	d103      	bne.n	800c090 <_raise_r+0x42>
 800c088:	2316      	movs	r3, #22
 800c08a:	6003      	str	r3, [r0, #0]
 800c08c:	2001      	movs	r0, #1
 800c08e:	e7e7      	b.n	800c060 <_raise_r+0x12>
 800c090:	2400      	movs	r4, #0
 800c092:	4628      	mov	r0, r5
 800c094:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c098:	4798      	blx	r3
 800c09a:	2000      	movs	r0, #0
 800c09c:	e7e0      	b.n	800c060 <_raise_r+0x12>
	...

0800c0a0 <raise>:
 800c0a0:	4b02      	ldr	r3, [pc, #8]	; (800c0ac <raise+0xc>)
 800c0a2:	4601      	mov	r1, r0
 800c0a4:	6818      	ldr	r0, [r3, #0]
 800c0a6:	f7ff bfd2 	b.w	800c04e <_raise_r>
 800c0aa:	bf00      	nop
 800c0ac:	2000000c 	.word	0x2000000c

0800c0b0 <_kill_r>:
 800c0b0:	b538      	push	{r3, r4, r5, lr}
 800c0b2:	2300      	movs	r3, #0
 800c0b4:	4d06      	ldr	r5, [pc, #24]	; (800c0d0 <_kill_r+0x20>)
 800c0b6:	4604      	mov	r4, r0
 800c0b8:	4608      	mov	r0, r1
 800c0ba:	4611      	mov	r1, r2
 800c0bc:	602b      	str	r3, [r5, #0]
 800c0be:	f000 f82b 	bl	800c118 <_kill>
 800c0c2:	1c43      	adds	r3, r0, #1
 800c0c4:	d102      	bne.n	800c0cc <_kill_r+0x1c>
 800c0c6:	682b      	ldr	r3, [r5, #0]
 800c0c8:	b103      	cbz	r3, 800c0cc <_kill_r+0x1c>
 800c0ca:	6023      	str	r3, [r4, #0]
 800c0cc:	bd38      	pop	{r3, r4, r5, pc}
 800c0ce:	bf00      	nop
 800c0d0:	20000888 	.word	0x20000888

0800c0d4 <_getpid_r>:
 800c0d4:	f000 b810 	b.w	800c0f8 <_getpid>

0800c0d8 <_close>:
 800c0d8:	2258      	movs	r2, #88	; 0x58
 800c0da:	4b02      	ldr	r3, [pc, #8]	; (800c0e4 <_close+0xc>)
 800c0dc:	f04f 30ff 	mov.w	r0, #4294967295
 800c0e0:	601a      	str	r2, [r3, #0]
 800c0e2:	4770      	bx	lr
 800c0e4:	20000888 	.word	0x20000888

0800c0e8 <_fstat>:
 800c0e8:	2258      	movs	r2, #88	; 0x58
 800c0ea:	4b02      	ldr	r3, [pc, #8]	; (800c0f4 <_fstat+0xc>)
 800c0ec:	f04f 30ff 	mov.w	r0, #4294967295
 800c0f0:	601a      	str	r2, [r3, #0]
 800c0f2:	4770      	bx	lr
 800c0f4:	20000888 	.word	0x20000888

0800c0f8 <_getpid>:
 800c0f8:	2258      	movs	r2, #88	; 0x58
 800c0fa:	4b02      	ldr	r3, [pc, #8]	; (800c104 <_getpid+0xc>)
 800c0fc:	f04f 30ff 	mov.w	r0, #4294967295
 800c100:	601a      	str	r2, [r3, #0]
 800c102:	4770      	bx	lr
 800c104:	20000888 	.word	0x20000888

0800c108 <_isatty>:
 800c108:	2258      	movs	r2, #88	; 0x58
 800c10a:	4b02      	ldr	r3, [pc, #8]	; (800c114 <_isatty+0xc>)
 800c10c:	2000      	movs	r0, #0
 800c10e:	601a      	str	r2, [r3, #0]
 800c110:	4770      	bx	lr
 800c112:	bf00      	nop
 800c114:	20000888 	.word	0x20000888

0800c118 <_kill>:
 800c118:	2258      	movs	r2, #88	; 0x58
 800c11a:	4b02      	ldr	r3, [pc, #8]	; (800c124 <_kill+0xc>)
 800c11c:	f04f 30ff 	mov.w	r0, #4294967295
 800c120:	601a      	str	r2, [r3, #0]
 800c122:	4770      	bx	lr
 800c124:	20000888 	.word	0x20000888

0800c128 <_lseek>:
 800c128:	2258      	movs	r2, #88	; 0x58
 800c12a:	4b02      	ldr	r3, [pc, #8]	; (800c134 <_lseek+0xc>)
 800c12c:	f04f 30ff 	mov.w	r0, #4294967295
 800c130:	601a      	str	r2, [r3, #0]
 800c132:	4770      	bx	lr
 800c134:	20000888 	.word	0x20000888

0800c138 <_sbrk>:
 800c138:	4a04      	ldr	r2, [pc, #16]	; (800c14c <_sbrk+0x14>)
 800c13a:	4603      	mov	r3, r0
 800c13c:	6811      	ldr	r1, [r2, #0]
 800c13e:	b909      	cbnz	r1, 800c144 <_sbrk+0xc>
 800c140:	4903      	ldr	r1, [pc, #12]	; (800c150 <_sbrk+0x18>)
 800c142:	6011      	str	r1, [r2, #0]
 800c144:	6810      	ldr	r0, [r2, #0]
 800c146:	4403      	add	r3, r0
 800c148:	6013      	str	r3, [r2, #0]
 800c14a:	4770      	bx	lr
 800c14c:	20000898 	.word	0x20000898
 800c150:	200008a0 	.word	0x200008a0

0800c154 <_exit>:
 800c154:	e7fe      	b.n	800c154 <_exit>
	...

0800c158 <_init>:
 800c158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c15a:	bf00      	nop
 800c15c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c15e:	bc08      	pop	{r3}
 800c160:	469e      	mov	lr, r3
 800c162:	4770      	bx	lr

0800c164 <_fini>:
 800c164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c166:	bf00      	nop
 800c168:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c16a:	bc08      	pop	{r3}
 800c16c:	469e      	mov	lr, r3
 800c16e:	4770      	bx	lr
