

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
eebdd24b3e653faea9b45bbf334017bf  /data/bigdata/2_Gpgpu_Architecture/rodinia_3.0/cuda/.run/gaussian/sim
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=gaussian.cu
self exe links to: /data/bigdata/2_Gpgpu_Architecture/rodinia_3.0/cuda/.run/gaussian/sim
Running md5sum using "md5sum /data/bigdata/2_Gpgpu_Architecture/rodinia_3.0/cuda/.run/gaussian/sim "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /data/bigdata/2_Gpgpu_Architecture/rodinia_3.0/cuda/.run/gaussian/sim > _cuobjdump_complete_output_LczeST"
Parsing file _cuobjdump_complete_output_LczeST
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: gaussian.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z4Fan2PfS_S_iii : hostFun 0x0x4021c8, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z4Fan1PfS_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4Fan1PfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z4Fan1PfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4Fan1PfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z4Fan1PfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4Fan1PfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4Fan1PfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z4Fan1PfS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:47) @%p1 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: ... end of reconvergence points for _Z4Fan1PfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4Fan1PfS_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z4Fan2PfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4Fan2PfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z4Fan2PfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4Fan2PfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z4Fan2PfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4Fan2PfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4Fan2PfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z4Fan2PfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b8 (_1.ptx:125) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x200 (_1.ptx:140) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2b8 (_1.ptx:170) @%p3 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: ... end of reconvergence points for _Z4Fan2PfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4Fan2PfS_S_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_0YNFBQ"
Running: cat _ptx_0YNFBQ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_9TH7kN
CF_UTILS: Static Branch stats
extrinsic: 4, intrinsic: 0
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_9TH7kN_lab --output-file  /dev/null 2> _ptx_0YNFBQinfo"
GPGPU-Sim PTX: Kernel '_Z4Fan1PfS_ii' : regs=12, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z4Fan2PfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_0YNFBQ _ptx2_9TH7kN _ptx_0YNFBQinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z4Fan1PfS_ii : hostFun 0x0x402083, fat_cubin_handle = 1
WG size of kernel 1 = 512, WG size of kernel 2= 4 X 4
Create matrix internally in parse, size = 16 

GPGPU-Sim PTX: cudaLaunch for 0x0x402083 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan1PfS_ii' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z4Fan1PfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:01 / Tue Dec  8 20:58:32 2015
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch- 1: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1966,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z4Fan1PfS_ii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=1, name: '_Z4Fan1PfS_ii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           78        512     0.029297        0.029297           16


GPGPU-Sim uArch: GPU detected kernel '_Z4Fan1PfS_ii' finished on shader 1.


BRANCH_STATS_PRINT: For Kernel(uid=1, name: '_Z4Fan1PfS_ii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           78        512     0.029297        0.029297           16


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

        8040,          440,            0

kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1967
gpu_sim_insn = 7543
gpu_ipc =       3.8348
gpu_tot_sim_cycle = 1967
gpu_tot_sim_insn = 7543
gpu_tot_ipc =       3.8348
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=7543

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 161
	L1I_total_cache_misses = 18
	L1I_total_cache_miss_rate = 0.1118
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 17
	L1D_total_cache_misses = 16
	L1D_total_cache_miss_rate = 0.9412
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 66
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.4848
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 143
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 8480
gpgpu_n_tot_w_icount = 265
gpgpu_n_stall_shd_mem = 257
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8
gpgpu_n_mem_write_global = 8
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 30
gpgpu_n_store_insn = 15
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2078
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:276	W0_Idle:2674	W0_Scoreboard:747	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:25	W16:0	W17:1	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:239
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64 {8:8,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 992 {40:1,136:7,}
traffic_breakdown_coretomem[INST_ACC_R] = 24 {8:3,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1088 {136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 64 {8:8,}
traffic_breakdown_memtocore[INST_ACC_R] = 408 {136:3,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 275 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 1966 
mrq_lat_table:13 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13 	3 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3 	3 	3 	0 	0 	0 	0 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       349         0         0         0      1524         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1238         0         0         0      1534         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      1529      1926         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1526      1915         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0      1903         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1891         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 28/12 = 2.333333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 20
min_bank_accesses = 0!
chip skew: 5/2 = 2.50
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         91    none      none      none         273    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         294    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         281       148    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         289       143    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none         138    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none         133    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       278         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       293       305         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       301       298         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0       288         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2596 n_nop=2580 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.007704
n_activity=184 dram_eff=0.1087
bk0: 6a 2524i bk1: 0a 2594i bk2: 0a 2597i bk3: 0a 2597i bk4: 4a 2576i bk5: 0a 2595i bk6: 0a 2595i bk7: 0a 2595i bk8: 0a 2596i bk9: 0a 2596i bk10: 0a 2596i bk11: 0a 2596i bk12: 0a 2596i bk13: 0a 2596i bk14: 0a 2596i bk15: 0a 2596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2596 n_nop=2588 n_act=2 n_pre=0 n_req=3 n_rd=6 n_write=0 bw_util=0.004622
n_activity=80 dram_eff=0.15
bk0: 2a 2580i bk1: 0a 2596i bk2: 0a 2597i bk3: 0a 2597i bk4: 4a 2574i bk5: 0a 2595i bk6: 0a 2595i bk7: 0a 2595i bk8: 0a 2596i bk9: 0a 2596i bk10: 0a 2596i bk11: 0a 2596i bk12: 0a 2596i bk13: 0a 2596i bk14: 0a 2596i bk15: 0a 2596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00539291
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f46b81015b0 :  mf: uid=   495, sid01:w00, part=2, addr=0x80000040, load , size=32, unknown  status = IN_PARTITION_DRAM (1964), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2596 n_nop=2583 n_act=2 n_pre=0 n_req=6 n_rd=8 n_write=3 bw_util=0.008475
n_activity=94 dram_eff=0.234
bk0: 0a 2596i bk1: 0a 2597i bk2: 0a 2597i bk3: 0a 2597i bk4: 4a 2574i bk5: 4a 2544i bk6: 0a 2594i bk7: 0a 2595i bk8: 0a 2595i bk9: 0a 2596i bk10: 0a 2596i bk11: 0a 2596i bk12: 0a 2596i bk13: 0a 2596i bk14: 0a 2596i bk15: 0a 2596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0285054
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2596 n_nop=2582 n_act=2 n_pre=0 n_req=6 n_rd=8 n_write=4 bw_util=0.009245
n_activity=105 dram_eff=0.2286
bk0: 0a 2596i bk1: 0a 2597i bk2: 0a 2597i bk3: 0a 2597i bk4: 4a 2574i bk5: 4a 2541i bk6: 0a 2594i bk7: 0a 2595i bk8: 0a 2595i bk9: 0a 2596i bk10: 0a 2596i bk11: 0a 2596i bk12: 0a 2596i bk13: 0a 2596i bk14: 0a 2596i bk15: 0a 2596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0273498
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2596 n_nop=2587 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.006163
n_activity=65 dram_eff=0.2462
bk0: 0a 2596i bk1: 0a 2597i bk2: 0a 2597i bk3: 0a 2597i bk4: 0a 2597i bk5: 4a 2542i bk6: 0a 2595i bk7: 0a 2595i bk8: 0a 2595i bk9: 0a 2595i bk10: 0a 2595i bk11: 0a 2596i bk12: 0a 2596i bk13: 0a 2596i bk14: 0a 2596i bk15: 0a 2596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0223421
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2596 n_nop=2587 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.006163
n_activity=65 dram_eff=0.2462
bk0: 0a 2596i bk1: 0a 2597i bk2: 0a 2597i bk3: 0a 2597i bk4: 0a 2597i bk5: 4a 2542i bk6: 0a 2595i bk7: 0a 2595i bk8: 0a 2595i bk9: 0a 2595i bk10: 0a 2595i bk11: 0a 2596i bk12: 0a 2596i bk13: 0a 2596i bk14: 0a 2596i bk15: 0a 2596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0223421

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 20
L2_total_cache_misses = 20
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=66
icnt_total_pkts_simt_to_mem=49
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.725
	minimum = 6
	maximum = 40
Network latency average = 11.825
	minimum = 6
	maximum = 39
Slowest packet = 20
Flit latency average = 11.6609
	minimum = 6
	maximum = 35
Slowest flit = 50
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000753168
	minimum = 0 (at node 0)
	maximum = 0.0101678 (at node 1)
Accepted packet rate average = 0.000753168
	minimum = 0 (at node 0)
	maximum = 0.0101678 (at node 1)
Injected flit rate average = 0.00216536
	minimum = 0 (at node 0)
	maximum = 0.024911 (at node 1)
Accepted flit rate average= 0.00216536
	minimum = 0 (at node 0)
	maximum = 0.0335536 (at node 1)
Injected packet length average = 2.875
Accepted packet length average = 2.875
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.725 (1 samples)
	minimum = 6 (1 samples)
	maximum = 40 (1 samples)
Network latency average = 11.825 (1 samples)
	minimum = 6 (1 samples)
	maximum = 39 (1 samples)
Flit latency average = 11.6609 (1 samples)
	minimum = 6 (1 samples)
	maximum = 35 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000753168 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0101678 (1 samples)
Accepted packet rate average = 0.000753168 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0101678 (1 samples)
Injected flit rate average = 0.00216536 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.024911 (1 samples)
Accepted flit rate average = 0.00216536 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0335536 (1 samples)
Injected packet size average = 2.875 (1 samples)
Accepted packet size average = 2.875 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 7543 (inst/sec)
gpgpu_simulation_rate = 1967 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4021c8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan2PfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (4,4,1) 
kernel '_Z4Fan2PfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1967)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1967)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1967)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1967)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1967)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1967)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1967)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1967)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1967)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1967)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1967)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1967)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1967)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1967)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1967)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1967)
Branch Status: 1
Branch- 0: 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1115,1967), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=2, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1240,1967), 1 CTAs running
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1283,1967), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=2, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 7 finished CTA #0 (1304,1967), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=2, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 8 finished CTA #0 (1316,1967), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=2, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 10 finished CTA #0 (1322,1967), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=2, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 11 finished CTA #0 (1334,1967), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=2, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 12 finished CTA #0 (1340,1967), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=2, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 14 finished CTA #0 (1346,1967), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=2, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 0 finished CTA #0 (1358,1967), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=2, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 9 finished CTA #0 (1401,1967), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=2, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.250000        0.125000            1
         200    extrinsic          2c0         12     0.000000        0.000000            1
         2b8    extrinsic          2c8         12     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 13 finished CTA #0 (1415,1967), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=2, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.250000        0.125000            1
         200    extrinsic          2c0         12     0.000000        0.000000            1
         2b8    extrinsic          2c8         12     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 2 finished CTA #0 (1451,1967), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=2, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         32     0.125000        0.062500            2
         200    extrinsic          2c0         28     0.000000        0.000000            2
         2b8    extrinsic          2c8         28     0.142857        0.062500            2


GPGPU-Sim uArch: Shader 3 finished CTA #0 (1482,1967), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=2, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.250000        0.125000            1


GPGPU-Sim uArch: Shader 4 finished CTA #0 (1490,1967), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=2, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.250000        0.125000            1


GPGPU-Sim uArch: Shader 5 finished CTA #0 (1601,1967), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=2, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.250000        0.125000            1
         200    extrinsic          2c0         12     0.000000        0.000000            1
         2b8    extrinsic          2c8         12     0.250000        0.093750            1


GPGPU-Sim uArch: GPU detected kernel '_Z4Fan2PfS_S_iii' finished on shader 5.


BRANCH_STATS_PRINT: For Kernel(uid=2, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0        256     0.062500        0.031250           16
         200    extrinsic          2c0        240     0.000000        0.000000           16
         2b8    extrinsic          2c8        240     0.062500        0.029297           16


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

       16323,        10685,            0

kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 1602
gpu_sim_insn = 11522
gpu_ipc =       7.1923
gpu_tot_sim_cycle = 3569
gpu_tot_sim_insn = 19065
gpu_tot_ipc =       5.3418
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 167
gpu_total_sim_rate=19065

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 674
	L1I_total_cache_misses = 83
	L1I_total_cache_miss_rate = 0.1231
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 10, Miss = 7, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 27, Miss = 19, Miss_rate = 0.704, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 23, Miss = 11, Miss_rate = 0.478, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 12, Miss = 6, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 10, Miss = 7, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 10, Miss = 7, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 10, Miss = 7, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 10, Miss = 7, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 188
	L1D_total_cache_misses = 115
	L1D_total_cache_miss_rate = 0.6117
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 214
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.5000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 591
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 83
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
49, 
gpgpu_n_tot_thrd_icount = 35488
gpgpu_n_tot_w_icount = 1109
gpgpu_n_stall_shd_mem = 348
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 107
gpgpu_n_mem_write_global = 56
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 795
gpgpu_n_store_insn = 270
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4333
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 105
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:279	W0_Idle:35681	W0_Scoreboard:8039	W1:0	W2:0	W3:14	W4:46	W5:0	W6:0	W7:0	W8:0	W9:1	W10:0	W11:0	W12:134	W13:0	W14:0	W15:25	W16:649	W17:1	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:239
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 856 {8:107,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4480 {40:32,72:1,136:23,}
traffic_breakdown_coretomem[INST_ACC_R] = 528 {8:66,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14552 {136:107,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 448 {8:56,}
traffic_breakdown_memtocore[INST_ACC_R] = 8976 {136:66,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 162 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 3568 
mrq_lat_table:18 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	160 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	211 	27 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	53 	63 	6 	0 	0 	0 	0 	8 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       349         0         0         0      1524         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1238         0         0         0      1534         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       618         0         0         0      1529      1926         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1238         0         0         0      1526      1915         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1241      1903         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1891         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749    none      none      none        2192    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none        2049    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none        1894       449    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none        1954       650    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        1274       618    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none         578    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       278         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       293       305         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       301       298         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272       288         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4710 n_nop=4694 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.004246
n_activity=184 dram_eff=0.1087
bk0: 6a 4638i bk1: 0a 4708i bk2: 0a 4711i bk3: 0a 4711i bk4: 4a 4690i bk5: 0a 4709i bk6: 0a 4709i bk7: 0a 4709i bk8: 0a 4710i bk9: 0a 4710i bk10: 0a 4710i bk11: 0a 4710i bk12: 0a 4710i bk13: 0a 4710i bk14: 0a 4710i bk15: 0a 4710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4710 n_nop=4700 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.003397
n_activity=95 dram_eff=0.1684
bk0: 4a 4690i bk1: 0a 4710i bk2: 0a 4711i bk3: 0a 4711i bk4: 4a 4688i bk5: 0a 4709i bk6: 0a 4709i bk7: 0a 4709i bk8: 0a 4710i bk9: 0a 4710i bk10: 0a 4710i bk11: 0a 4710i bk12: 0a 4710i bk13: 0a 4710i bk14: 0a 4710i bk15: 0a 4710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0029724
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4710 n_nop=4692 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.006369
n_activity=157 dram_eff=0.1911
bk0: 4a 4690i bk1: 0a 4710i bk2: 0a 4710i bk3: 0a 4710i bk4: 4a 4687i bk5: 4a 4657i bk6: 0a 4707i bk7: 0a 4708i bk8: 0a 4709i bk9: 0a 4710i bk10: 0a 4711i bk11: 0a 4711i bk12: 0a 4711i bk13: 0a 4711i bk14: 0a 4711i bk15: 0a 4711i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0157113
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4710 n_nop=4693 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.005945
n_activity=145 dram_eff=0.1931
bk0: 2a 4694i bk1: 0a 4710i bk2: 0a 4710i bk3: 0a 4710i bk4: 4a 4687i bk5: 4a 4654i bk6: 0a 4707i bk7: 0a 4708i bk8: 0a 4709i bk9: 0a 4710i bk10: 0a 4711i bk11: 0a 4711i bk12: 0a 4711i bk13: 0a 4711i bk14: 0a 4711i bk15: 0a 4711i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0150743
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4710 n_nop=4698 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.004246
n_activity=105 dram_eff=0.1905
bk0: 0a 4711i bk1: 0a 4712i bk2: 0a 4712i bk3: 0a 4712i bk4: 2a 4695i bk5: 4a 4655i bk6: 0a 4708i bk7: 0a 4708i bk8: 0a 4708i bk9: 0a 4708i bk10: 0a 4709i bk11: 0a 4710i bk12: 0a 4710i bk13: 0a 4710i bk14: 0a 4710i bk15: 0a 4710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0123142
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4710 n_nop=4701 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.003397
n_activity=65 dram_eff=0.2462
bk0: 0a 4710i bk1: 0a 4711i bk2: 0a 4711i bk3: 0a 4711i bk4: 0a 4711i bk5: 4a 4656i bk6: 0a 4709i bk7: 0a 4709i bk8: 0a 4709i bk9: 0a 4709i bk10: 0a 4709i bk11: 0a 4710i bk12: 0a 4710i bk13: 0a 4710i bk14: 0a 4710i bk15: 0a 4710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0123142

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45, Miss = 5, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 54, Miss = 4, Miss_rate = 0.074, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 10, Miss = 2, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 29, Miss = 3, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 14, Miss = 2, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 8, Miss = 1, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 14, Miss = 2, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 14, Miss = 2, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 244
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.1025
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 98
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=966
icnt_total_pkts_simt_to_mem=370
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7946
	minimum = 6
	maximum = 38
Network latency average = 9.9308
	minimum = 6
	maximum = 32
Slowest packet = 40
Flit latency average = 8.66749
	minimum = 6
	maximum = 32
Slowest flit = 115
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0103574
	minimum = 0 (at node 16)
	maximum = 0.0330836 (at node 17)
Accepted packet rate average = 0.0103574
	minimum = 0 (at node 16)
	maximum = 0.0330836 (at node 17)
Injected flit rate average = 0.0282286
	minimum = 0 (at node 16)
	maximum = 0.135456 (at node 17)
Accepted flit rate average= 0.0282286
	minimum = 0 (at node 16)
	maximum = 0.0555556 (at node 2)
Injected packet length average = 2.72545
Accepted packet length average = 2.72545
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.7598 (2 samples)
	minimum = 6 (2 samples)
	maximum = 39 (2 samples)
Network latency average = 10.8779 (2 samples)
	minimum = 6 (2 samples)
	maximum = 35.5 (2 samples)
Flit latency average = 10.1642 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0055553 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0216257 (2 samples)
Accepted packet rate average = 0.0055553 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0216257 (2 samples)
Injected flit rate average = 0.015197 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0801834 (2 samples)
Accepted flit rate average = 0.015197 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0445546 (2 samples)
Injected packet size average = 2.73558 (2 samples)
Accepted packet size average = 2.73558 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 19065 (inst/sec)
gpgpu_simulation_rate = 3569 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402083 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan1PfS_ii' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z4Fan1PfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,3569)
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch- 1: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 3 finished CTA #0 (920,3569), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z4Fan1PfS_ii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=3, name: '_Z4Fan1PfS_ii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           78        512     0.027344        0.027344           16


GPGPU-Sim uArch: GPU detected kernel '_Z4Fan1PfS_ii' finished on shader 3.


BRANCH_STATS_PRINT: For Kernel(uid=3, name: '_Z4Fan1PfS_ii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           78        512     0.027344        0.027344           16


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

        8016,          464,            0

kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 921
gpu_sim_insn = 7518
gpu_ipc =       8.1629
gpu_tot_sim_cycle = 4490
gpu_tot_sim_insn = 26583
gpu_tot_ipc =       5.9205
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 167
gpu_total_sim_rate=26583

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 834
	L1I_total_cache_misses = 100
	L1I_total_cache_miss_rate = 0.1199
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 10, Miss = 7, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 27, Miss = 19, Miss_rate = 0.704, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 23, Miss = 11, Miss_rate = 0.478, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 31, Miss = 19, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 12, Miss = 6, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 10, Miss = 7, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 10, Miss = 7, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 10, Miss = 7, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 10, Miss = 7, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 203
	L1D_total_cache_misses = 126
	L1D_total_cache_miss_rate = 0.6207
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 280
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.3821
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 114
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 173
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 51
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 734
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 100
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
49, 
gpgpu_n_tot_thrd_icount = 43968
gpgpu_n_tot_w_icount = 1374
gpgpu_n_stall_shd_mem = 360
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 114
gpgpu_n_mem_write_global = 63
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 823
gpgpu_n_store_insn = 284
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6409
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 117
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:306	W0_Idle:36885	W0_Scoreboard:8413	W1:0	W2:0	W3:14	W4:46	W5:0	W6:0	W7:0	W8:0	W9:1	W10:0	W11:0	W12:134	W13:0	W14:25	W15:25	W16:649	W17:1	W18:1	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:478
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 912 {8:114,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5432 {40:32,72:1,136:30,}
traffic_breakdown_coretomem[INST_ACC_R] = 544 {8:68,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 15504 {136:114,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 504 {8:63,}
traffic_breakdown_memtocore[INST_ACC_R] = 9248 {136:68,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 162 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 4489 
mrq_lat_table:18 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	174 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	221 	30 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	55 	66 	8 	0 	0 	0 	0 	8 	48 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       349         0         0         0      1524         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1238         0         0         0      1534         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       618         0         0         0      1529      1926         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1238         0         0         0      1526      1915         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1241      1903         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1891         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749    none      none      none        2269    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none        2217    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none        2052       492    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none        2102       733    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        1274       696    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none         651    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       278         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       293       305         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       301       298         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272       288         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5925 n_nop=5909 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.003376
n_activity=184 dram_eff=0.1087
bk0: 6a 5853i bk1: 0a 5923i bk2: 0a 5926i bk3: 0a 5926i bk4: 4a 5905i bk5: 0a 5924i bk6: 0a 5924i bk7: 0a 5924i bk8: 0a 5925i bk9: 0a 5925i bk10: 0a 5925i bk11: 0a 5925i bk12: 0a 5925i bk13: 0a 5925i bk14: 0a 5925i bk15: 0a 5925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5925 n_nop=5915 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0027
n_activity=95 dram_eff=0.1684
bk0: 4a 5905i bk1: 0a 5925i bk2: 0a 5926i bk3: 0a 5926i bk4: 4a 5903i bk5: 0a 5924i bk6: 0a 5924i bk7: 0a 5924i bk8: 0a 5925i bk9: 0a 5925i bk10: 0a 5925i bk11: 0a 5925i bk12: 0a 5925i bk13: 0a 5925i bk14: 0a 5925i bk15: 0a 5925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00236287
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5925 n_nop=5907 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.005063
n_activity=157 dram_eff=0.1911
bk0: 4a 5905i bk1: 0a 5925i bk2: 0a 5925i bk3: 0a 5925i bk4: 4a 5902i bk5: 4a 5872i bk6: 0a 5922i bk7: 0a 5923i bk8: 0a 5924i bk9: 0a 5925i bk10: 0a 5926i bk11: 0a 5926i bk12: 0a 5926i bk13: 0a 5926i bk14: 0a 5926i bk15: 0a 5926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0124895
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5925 n_nop=5908 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.004726
n_activity=145 dram_eff=0.1931
bk0: 2a 5909i bk1: 0a 5925i bk2: 0a 5925i bk3: 0a 5925i bk4: 4a 5902i bk5: 4a 5869i bk6: 0a 5922i bk7: 0a 5923i bk8: 0a 5924i bk9: 0a 5925i bk10: 0a 5926i bk11: 0a 5926i bk12: 0a 5926i bk13: 0a 5926i bk14: 0a 5926i bk15: 0a 5926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0119831
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5925 n_nop=5913 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.003376
n_activity=105 dram_eff=0.1905
bk0: 0a 5926i bk1: 0a 5927i bk2: 0a 5927i bk3: 0a 5927i bk4: 2a 5910i bk5: 4a 5870i bk6: 0a 5923i bk7: 0a 5923i bk8: 0a 5923i bk9: 0a 5923i bk10: 0a 5924i bk11: 0a 5925i bk12: 0a 5925i bk13: 0a 5925i bk14: 0a 5925i bk15: 0a 5925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00978903
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5925 n_nop=5916 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0027
n_activity=65 dram_eff=0.2462
bk0: 0a 5925i bk1: 0a 5926i bk2: 0a 5926i bk3: 0a 5926i bk4: 0a 5926i bk5: 4a 5871i bk6: 0a 5924i bk7: 0a 5924i bk8: 0a 5924i bk9: 0a 5924i bk10: 0a 5924i bk11: 0a 5925i bk12: 0a 5925i bk13: 0a 5925i bk14: 0a 5925i bk15: 0a 5925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00978903

========= L2 cache stats =========
L2_cache_bank[0]: Access = 48, Miss = 5, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 58, Miss = 4, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 11, Miss = 2, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 31, Miss = 3, Miss_rate = 0.097, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 8, Miss = 1, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 260
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0962
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 58
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=1018
icnt_total_pkts_simt_to_mem=414
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.5
	minimum = 6
	maximum = 34
Network latency average = 11.625
	minimum = 6
	maximum = 33
Slowest packet = 505
Flit latency average = 10.8542
	minimum = 6
	maximum = 29
Slowest flit = 1385
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00128685
	minimum = 0 (at node 0)
	maximum = 0.0173724 (at node 3)
Accepted packet rate average = 0.00128685
	minimum = 0 (at node 0)
	maximum = 0.0173724 (at node 3)
Injected flit rate average = 0.00386054
	minimum = 0 (at node 0)
	maximum = 0.0477742 (at node 3)
Accepted flit rate average= 0.00386054
	minimum = 0 (at node 0)
	maximum = 0.0564604 (at node 3)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.0065 (3 samples)
	minimum = 6 (3 samples)
	maximum = 37.3333 (3 samples)
Network latency average = 11.1269 (3 samples)
	minimum = 6 (3 samples)
	maximum = 34.6667 (3 samples)
Flit latency average = 10.3942 (3 samples)
	minimum = 6 (3 samples)
	maximum = 32 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00413248 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0202079 (3 samples)
Accepted packet rate average = 0.00413248 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0202079 (3 samples)
Injected flit rate average = 0.0114182 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0693803 (3 samples)
Accepted flit rate average = 0.0114182 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0485232 (3 samples)
Injected packet size average = 2.76303 (3 samples)
Accepted packet size average = 2.76303 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 26583 (inst/sec)
gpgpu_simulation_rate = 4490 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4021c8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan2PfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (4,4,1) 
kernel '_Z4Fan2PfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,4490)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,4490)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,4490)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,4490)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,4490)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,4490)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,4490)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,4490)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,4490)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,4490)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,4490)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,4490)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,4490)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,4490)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,4490)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,4490)
Branch Status: 1
Branch- 0: 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 3 finished CTA #0 (548,4490), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=4, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.250000        0.125000            1
         2b8    extrinsic          2c8         12     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 8 finished CTA #0 (553,4490), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=4, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 0 finished CTA #0 (554,4490), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=4, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.500000        0.250000            1
         200    extrinsic          2c0          8     0.000000        0.000000            1
         2b8    extrinsic          2c8          8     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 1 finished CTA #0 (559,4490), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=4, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.250000        0.125000            1
         2b8    extrinsic          2c8         12     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 10 finished CTA #0 (560,4490), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=4, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 9 finished CTA #0 (565,4490), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=4, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 12 finished CTA #0 (565,4490), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=4, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 11 finished CTA #0 (566,4490), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=4, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.500000        0.250000            1
         200    extrinsic          2c0          8     0.000000        0.000000            1
         2b8    extrinsic          2c8          8     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 13 finished CTA #0 (572,4490), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=4, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 2 finished CTA #0 (578,4490), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=4, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.250000        0.125000            1
         2b8    extrinsic          2c8         12     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 4 finished CTA #1 (578,4490), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (578,4490), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=4, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 5 finished CTA #0 (738,4490), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=4, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.250000        0.125000            1


GPGPU-Sim uArch: Shader 4 finished CTA #0 (743,4490), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=4, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         32     0.250000        0.125000            2
         200    extrinsic          2c0         24     0.083333        0.031250            2
         2b8    extrinsic          2c8         22     0.181818        0.062500            2


GPGPU-Sim uArch: Shader 6 finished CTA #0 (763,4490), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=4, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.250000        0.125000            1


GPGPU-Sim uArch: Shader 7 finished CTA #0 (773,4490), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=4, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.500000        0.250000            1
         200    extrinsic          2c0          8     0.000000        0.000000            1
         2b8    extrinsic          2c8          8     0.250000        0.062500            1


GPGPU-Sim uArch: GPU detected kernel '_Z4Fan2PfS_S_iii' finished on shader 7.


BRANCH_STATS_PRINT: For Kernel(uid=4, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0        256     0.125000        0.062500           16
         200    extrinsic          2c0        224     0.062500        0.027344           16
         2b8    extrinsic          2c8        210     0.066667        0.027344           16


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

       15476,        11660,            0

kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 4 
gpu_sim_cycle = 774
gpu_sim_insn = 10750
gpu_ipc =      13.8889
gpu_tot_sim_cycle = 5264
gpu_tot_sim_insn = 37333
gpu_tot_ipc =       7.0921
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 223
gpu_total_sim_rate=37333

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1292
	L1I_total_cache_misses = 102
	L1I_total_cache_miss_rate = 0.0789
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 34, Miss = 21, Miss_rate = 0.618, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 30, Miss = 16, Miss_rate = 0.533, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 38, Miss = 21, Miss_rate = 0.553, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 24, Miss = 11, Miss_rate = 0.458, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[6]: Access = 22, Miss = 12, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 18, Miss = 10, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 322
	L1D_total_cache_misses = 186
	L1D_total_cache_miss_rate = 0.5776
	L1D_total_cache_pending_hits = 5
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 428
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.2500
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 174
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 321
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 83
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1190
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 102
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
99, 
gpgpu_n_tot_thrd_icount = 71104
gpgpu_n_tot_w_icount = 2222
gpgpu_n_stall_shd_mem = 399
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 174
gpgpu_n_mem_write_global = 95
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1495
gpgpu_n_store_insn = 508
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8571
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 156
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:309	W0_Idle:48677	W0_Scoreboard:14230	W1:0	W2:15	W3:14	W4:91	W5:0	W6:25	W7:0	W8:111	W9:1	W10:0	W11:0	W12:209	W13:0	W14:25	W15:25	W16:1226	W17:1	W18:1	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:478
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1392 {8:174,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9432 {40:35,72:2,136:58,}
traffic_breakdown_coretomem[INST_ACC_R] = 560 {8:70,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23664 {136:174,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 760 {8:95,}
traffic_breakdown_memtocore[INST_ACC_R] = 9520 {136:70,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 161 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 5263 
mrq_lat_table:18 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	266 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	281 	64 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	69 	112 	8 	0 	0 	0 	0 	8 	48 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       349         0         0         0      1524         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1238         0         0         0      1534         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       618         0         0         0      1529      1926         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1238         0         0         0      1526      1915         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1241      1903         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1891         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749    none      none      none        3103    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none        3383    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none        3206       648    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none        3245      1066    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        2429      1020    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none         979    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       278         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       293       305         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       301       298         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272       288         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6946 n_nop=6930 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.002879
n_activity=184 dram_eff=0.1087
bk0: 6a 6874i bk1: 0a 6944i bk2: 0a 6947i bk3: 0a 6947i bk4: 4a 6926i bk5: 0a 6945i bk6: 0a 6945i bk7: 0a 6945i bk8: 0a 6946i bk9: 0a 6946i bk10: 0a 6946i bk11: 0a 6946i bk12: 0a 6946i bk13: 0a 6946i bk14: 0a 6946i bk15: 0a 6946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6946 n_nop=6936 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.002303
n_activity=95 dram_eff=0.1684
bk0: 4a 6926i bk1: 0a 6946i bk2: 0a 6947i bk3: 0a 6947i bk4: 4a 6924i bk5: 0a 6945i bk6: 0a 6945i bk7: 0a 6945i bk8: 0a 6946i bk9: 0a 6946i bk10: 0a 6946i bk11: 0a 6946i bk12: 0a 6946i bk13: 0a 6946i bk14: 0a 6946i bk15: 0a 6946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00201555
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6946 n_nop=6928 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.004319
n_activity=157 dram_eff=0.1911
bk0: 4a 6926i bk1: 0a 6946i bk2: 0a 6946i bk3: 0a 6946i bk4: 4a 6923i bk5: 4a 6893i bk6: 0a 6943i bk7: 0a 6944i bk8: 0a 6945i bk9: 0a 6946i bk10: 0a 6947i bk11: 0a 6947i bk12: 0a 6947i bk13: 0a 6947i bk14: 0a 6947i bk15: 0a 6947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0106536
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6946 n_nop=6929 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.004031
n_activity=145 dram_eff=0.1931
bk0: 2a 6930i bk1: 0a 6946i bk2: 0a 6946i bk3: 0a 6946i bk4: 4a 6923i bk5: 4a 6890i bk6: 0a 6943i bk7: 0a 6944i bk8: 0a 6945i bk9: 0a 6946i bk10: 0a 6947i bk11: 0a 6947i bk12: 0a 6947i bk13: 0a 6947i bk14: 0a 6947i bk15: 0a 6947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0102217
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6946 n_nop=6934 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.002879
n_activity=105 dram_eff=0.1905
bk0: 0a 6947i bk1: 0a 6948i bk2: 0a 6948i bk3: 0a 6948i bk4: 2a 6931i bk5: 4a 6891i bk6: 0a 6944i bk7: 0a 6944i bk8: 0a 6944i bk9: 0a 6944i bk10: 0a 6945i bk11: 0a 6946i bk12: 0a 6946i bk13: 0a 6946i bk14: 0a 6946i bk15: 0a 6946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00835013
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6946 n_nop=6937 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.002303
n_activity=65 dram_eff=0.2462
bk0: 0a 6946i bk1: 0a 6947i bk2: 0a 6947i bk3: 0a 6947i bk4: 0a 6947i bk5: 4a 6892i bk6: 0a 6945i bk7: 0a 6945i bk8: 0a 6945i bk9: 0a 6945i bk10: 0a 6945i bk11: 0a 6946i bk12: 0a 6946i bk13: 0a 6946i bk14: 0a 6946i bk15: 0a 6946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00835013

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59, Miss = 5, Miss_rate = 0.085, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 73, Miss = 4, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 71, Miss = 4, Miss_rate = 0.056, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 15, Miss = 2, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 48, Miss = 3, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 16, Miss = 1, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 354
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0706
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 165
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 87
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 60
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=1360
icnt_total_pkts_simt_to_mem=625
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.1915
	minimum = 6
	maximum = 28
Network latency average = 11.0426
	minimum = 6
	maximum = 24
Slowest packet = 538
Flit latency average = 9.2821
	minimum = 6
	maximum = 20
Slowest flit = 1878
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00899608
	minimum = 0 (at node 16)
	maximum = 0.0219638 (at node 21)
Accepted packet rate average = 0.00899608
	minimum = 0 (at node 16)
	maximum = 0.0219638 (at node 21)
Injected flit rate average = 0.0264619
	minimum = 0 (at node 16)
	maximum = 0.0684755 (at node 21)
Accepted flit rate average= 0.0264619
	minimum = 0 (at node 16)
	maximum = 0.0633075 (at node 21)
Injected packet length average = 2.94149
Accepted packet length average = 2.94149
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.0528 (4 samples)
	minimum = 6 (4 samples)
	maximum = 35 (4 samples)
Network latency average = 11.1058 (4 samples)
	minimum = 6 (4 samples)
	maximum = 32 (4 samples)
Flit latency average = 10.1162 (4 samples)
	minimum = 6 (4 samples)
	maximum = 29 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.00534838 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0206469 (4 samples)
Accepted packet rate average = 0.00534838 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0206469 (4 samples)
Injected flit rate average = 0.0151791 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0691541 (4 samples)
Accepted flit rate average = 0.0151791 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0522193 (4 samples)
Injected packet size average = 2.83807 (4 samples)
Accepted packet size average = 2.83807 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 37333 (inst/sec)
gpgpu_simulation_rate = 5264 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402083 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan1PfS_ii' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z4Fan1PfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5264)
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch- 1: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 5 finished CTA #0 (915,5264), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z4Fan1PfS_ii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=5, name: '_Z4Fan1PfS_ii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           78        512     0.025391        0.025391           16


GPGPU-Sim uArch: GPU detected kernel '_Z4Fan1PfS_ii' finished on shader 5.


BRANCH_STATS_PRINT: For Kernel(uid=5, name: '_Z4Fan1PfS_ii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           78        512     0.025391        0.025391           16


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

        7992,          488,            0

kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 916
gpu_sim_insn = 7493
gpu_ipc =       8.1801
gpu_tot_sim_cycle = 6180
gpu_tot_sim_insn = 44826
gpu_tot_ipc =       7.2534
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 223
gpu_total_sim_rate=44826

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1452
	L1I_total_cache_misses = 119
	L1I_total_cache_miss_rate = 0.0820
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 34, Miss = 21, Miss_rate = 0.618, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 30, Miss = 16, Miss_rate = 0.533, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 38, Miss = 21, Miss_rate = 0.553, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 39, Miss = 21, Miss_rate = 0.538, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 22, Miss = 12, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 18, Miss = 10, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 337
	L1D_total_cache_misses = 196
	L1D_total_cache_miss_rate = 0.5816
	L1D_total_cache_pending_hits = 6
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 494
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.2166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 181
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 387
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 87
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1333
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 119
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
99, 
gpgpu_n_tot_thrd_icount = 79584
gpgpu_n_tot_w_icount = 2487
gpgpu_n_stall_shd_mem = 411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 181
gpgpu_n_mem_write_global = 102
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1521
gpgpu_n_store_insn = 521
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10645
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 168
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:336	W0_Idle:49874	W0_Scoreboard:14601	W1:0	W2:15	W3:14	W4:91	W5:0	W6:25	W7:0	W8:111	W9:1	W10:0	W11:0	W12:209	W13:25	W14:25	W15:25	W16:1226	W17:1	W18:1	W19:1	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:717
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1448 {8:181,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10288 {40:36,72:2,136:64,}
traffic_breakdown_coretomem[INST_ACC_R] = 576 {8:72,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24616 {136:181,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 816 {8:102,}
traffic_breakdown_memtocore[INST_ACC_R] = 9792 {136:72,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 159 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 6179 
mrq_lat_table:18 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	280 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	291 	67 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	71 	115 	10 	0 	0 	0 	0 	8 	48 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       349         0         0         0      1524         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1238         0         0         0      1534         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       618         0         0         0      1529      1926         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1238         0         0         0      1526      1915         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1241      1903         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1891         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749    none      none      none        3175    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none        3547    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none        3359       690    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none        3407      1149    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        2429      1098    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        1052    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       278         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       293       305         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       301       298         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272       288         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8154 n_nop=8138 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.002453
n_activity=184 dram_eff=0.1087
bk0: 6a 8082i bk1: 0a 8152i bk2: 0a 8155i bk3: 0a 8155i bk4: 4a 8134i bk5: 0a 8153i bk6: 0a 8153i bk7: 0a 8153i bk8: 0a 8154i bk9: 0a 8154i bk10: 0a 8154i bk11: 0a 8154i bk12: 0a 8154i bk13: 0a 8154i bk14: 0a 8154i bk15: 0a 8154i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8154 n_nop=8144 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.001962
n_activity=95 dram_eff=0.1684
bk0: 4a 8134i bk1: 0a 8154i bk2: 0a 8155i bk3: 0a 8155i bk4: 4a 8132i bk5: 0a 8153i bk6: 0a 8153i bk7: 0a 8153i bk8: 0a 8154i bk9: 0a 8154i bk10: 0a 8154i bk11: 0a 8154i bk12: 0a 8154i bk13: 0a 8154i bk14: 0a 8154i bk15: 0a 8154i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00171695
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8154 n_nop=8136 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.003679
n_activity=157 dram_eff=0.1911
bk0: 4a 8134i bk1: 0a 8154i bk2: 0a 8154i bk3: 0a 8154i bk4: 4a 8131i bk5: 4a 8101i bk6: 0a 8151i bk7: 0a 8152i bk8: 0a 8153i bk9: 0a 8154i bk10: 0a 8155i bk11: 0a 8155i bk12: 0a 8155i bk13: 0a 8155i bk14: 0a 8155i bk15: 0a 8155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0090753
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8154 n_nop=8137 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.003434
n_activity=145 dram_eff=0.1931
bk0: 2a 8138i bk1: 0a 8154i bk2: 0a 8154i bk3: 0a 8154i bk4: 4a 8131i bk5: 4a 8098i bk6: 0a 8151i bk7: 0a 8152i bk8: 0a 8153i bk9: 0a 8154i bk10: 0a 8155i bk11: 0a 8155i bk12: 0a 8155i bk13: 0a 8155i bk14: 0a 8155i bk15: 0a 8155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00870738
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8154 n_nop=8142 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.002453
n_activity=105 dram_eff=0.1905
bk0: 0a 8155i bk1: 0a 8156i bk2: 0a 8156i bk3: 0a 8156i bk4: 2a 8139i bk5: 4a 8099i bk6: 0a 8152i bk7: 0a 8152i bk8: 0a 8152i bk9: 0a 8152i bk10: 0a 8153i bk11: 0a 8154i bk12: 0a 8154i bk13: 0a 8154i bk14: 0a 8154i bk15: 0a 8154i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00711307
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8154 n_nop=8145 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.001962
n_activity=65 dram_eff=0.2462
bk0: 0a 8154i bk1: 0a 8155i bk2: 0a 8155i bk3: 0a 8155i bk4: 0a 8155i bk5: 4a 8100i bk6: 0a 8153i bk7: 0a 8153i bk8: 0a 8153i bk9: 0a 8153i bk10: 0a 8153i bk11: 0a 8154i bk12: 0a 8154i bk13: 0a 8154i bk14: 0a 8154i bk15: 0a 8154i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00711307

========= L2 cache stats =========
L2_cache_bank[0]: Access = 62, Miss = 5, Miss_rate = 0.081, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 75, Miss = 4, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 73, Miss = 4, Miss_rate = 0.055, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 50, Miss = 3, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 26, Miss = 2, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 16, Miss = 1, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 26, Miss = 2, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 26, Miss = 2, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 370
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0676
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 172
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 94
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1412
icnt_total_pkts_simt_to_mem=666
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.3125
	minimum = 6
	maximum = 34
Network latency average = 11.3438
	minimum = 6
	maximum = 33
Slowest packet = 722
Flit latency average = 10.828
	minimum = 6
	maximum = 29
Slowest flit = 2019
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00129387
	minimum = 0 (at node 0)
	maximum = 0.0174672 (at node 5)
Accepted packet rate average = 0.00129387
	minimum = 0 (at node 0)
	maximum = 0.0174672 (at node 5)
Injected flit rate average = 0.00376031
	minimum = 0 (at node 0)
	maximum = 0.0447598 (at node 5)
Accepted flit rate average= 0.00376031
	minimum = 0 (at node 0)
	maximum = 0.0567686 (at node 5)
Injected packet length average = 2.90625
Accepted packet length average = 2.90625
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.1047 (5 samples)
	minimum = 6 (5 samples)
	maximum = 34.8 (5 samples)
Network latency average = 11.1534 (5 samples)
	minimum = 6 (5 samples)
	maximum = 32.2 (5 samples)
Flit latency average = 10.2585 (5 samples)
	minimum = 6 (5 samples)
	maximum = 29 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.00453748 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.020011 (5 samples)
Accepted packet rate average = 0.00453748 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.020011 (5 samples)
Injected flit rate average = 0.0128953 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0642752 (5 samples)
Accepted flit rate average = 0.0128953 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0531291 (5 samples)
Injected packet size average = 2.84196 (5 samples)
Accepted packet size average = 2.84196 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 44826 (inst/sec)
gpgpu_simulation_rate = 6180 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4021c8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan2PfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (4,4,1) 
kernel '_Z4Fan2PfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,6180)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,6180)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,6180)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,6180)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,6180)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,6180)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,6180)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,6180)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,6180)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,6180)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,6180)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,6180)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,6180)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,6180)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,6180)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,6180)
Branch Status: 1
Branch- 0: 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 3 finished CTA #0 (528,6180), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=6, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.500000        0.250000            1
         2b8    extrinsic          2c8          8     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 5 finished CTA #0 (529,6180), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=6, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.500000        0.250000            1
         2b8    extrinsic          2c8          8     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 1 finished CTA #0 (562,6180), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=6, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 2 finished CTA #0 (563,6180), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=6, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.750000        0.375000            1
         200    extrinsic          2c0          4     0.000000        0.000000            1
         2b8    extrinsic          2c8          4     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 13 finished CTA #0 (572,6180), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=6, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.750000        0.375000            1
         200    extrinsic          2c0          4     0.000000        0.000000            1
         2b8    extrinsic          2c8          4     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 10 finished CTA #0 (576,6180), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=6, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 14 finished CTA #0 (581,6180), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=6, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 6 finished CTA #1 (585,6180), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (594,6180), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=6, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 12 finished CTA #0 (600,6180), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=6, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 0 finished CTA #0 (609,6180), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=6, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 4 finished CTA #0 (615,6180), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=6, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.500000        0.250000            1
         2b8    extrinsic          2c8          8     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 6 finished CTA #0 (759,6180), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=6, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         32     0.375000        0.187500            2
         200    extrinsic          2c0         20     0.100000        0.031250            2
         2b8    extrinsic          2c8         18     0.222222        0.062500            2


GPGPU-Sim uArch: Shader 7 finished CTA #0 (781,6180), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=6, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.250000        0.125000            1


GPGPU-Sim uArch: Shader 9 finished CTA #0 (784,6180), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=6, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.750000        0.375000            1
         200    extrinsic          2c0          4     0.000000        0.000000            1
         2b8    extrinsic          2c8          4     0.250000        0.031250            1


GPGPU-Sim uArch: Shader 8 finished CTA #0 (788,6180), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=6, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.250000        0.125000            1


GPGPU-Sim uArch: GPU detected kernel '_Z4Fan2PfS_S_iii' finished on shader 8.


BRANCH_STATS_PRINT: For Kernel(uid=6, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0        256     0.187500        0.093750           16
         200    extrinsic          2c0        208     0.125000        0.050781           16
         2b8    extrinsic          2c8        182     0.071429        0.025391           16


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

       14675,        12461,            0

kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 789
gpu_sim_insn = 10020
gpu_ipc =      12.6996
gpu_tot_sim_cycle = 6969
gpu_tot_sim_insn = 54846
gpu_tot_ipc =       7.8700
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 359
gpu_total_sim_rate=54846

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1910
	L1I_total_cache_misses = 121
	L1I_total_cache_miss_rate = 0.0634
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 44, Miss = 25, Miss_rate = 0.568, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 34, Miss = 18, Miss_rate = 0.529, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 48, Miss = 24, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 42, Miss = 20, Miss_rate = 0.476, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 49, Miss = 24, Miss_rate = 0.490, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 42, Miss = 19, Miss_rate = 0.452, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[7]: Access = 34, Miss = 16, Miss_rate = 0.471, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[8]: Access = 33, Miss = 17, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 22, Miss = 12, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 27, Miss = 15, Miss_rate = 0.556, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 27, Miss = 16, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 18, Miss = 11, Miss_rate = 0.611, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 27, Miss = 15, Miss_rate = 0.556, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 495
	L1D_total_cache_misses = 260
	L1D_total_cache_miss_rate = 0.5253
	L1D_total_cache_pending_hits = 12
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 642
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.1667
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 92
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 245
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 535
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1789
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 121
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
148, 
gpgpu_n_tot_thrd_icount = 106720
gpgpu_n_tot_w_icount = 3335
gpgpu_n_stall_shd_mem = 489
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 245
gpgpu_n_mem_write_global = 146
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2106
gpgpu_n_store_insn = 716
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12718
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 246
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:339	W0_Idle:61876	W0_Scoreboard:20660	W1:14	W2:40	W3:15	W4:240	W5:0	W6:25	W7:0	W8:186	W9:1	W10:0	W11:0	W12:216	W13:25	W14:25	W15:25	W16:1803	W17:1	W18:1	W19:1	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:717
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1960 {8:245,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13456 {40:60,72:10,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 592 {8:74,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 33320 {136:245,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1168 {8:146,}
traffic_breakdown_memtocore[INST_ACC_R] = 10064 {136:74,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 161 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 6968 
mrq_lat_table:18 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	388 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	349 	119 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	82 	168 	10 	0 	0 	0 	0 	8 	48 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       349         0         0         0      1524         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1238         0         0         0      1534         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       618         0         0         0      1529      1926         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1238         0         0         0      1526      1915         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1241      1903         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1891         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749    none      none      none        4652    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none        5320    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none        5215       727    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none        5023      1398    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        3576      1252    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        1295    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       278         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       293       305         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       301       298         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272       288         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9195 n_nop=9179 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.002175
n_activity=184 dram_eff=0.1087
bk0: 6a 9123i bk1: 0a 9193i bk2: 0a 9196i bk3: 0a 9196i bk4: 4a 9175i bk5: 0a 9194i bk6: 0a 9194i bk7: 0a 9194i bk8: 0a 9195i bk9: 0a 9195i bk10: 0a 9195i bk11: 0a 9195i bk12: 0a 9195i bk13: 0a 9195i bk14: 0a 9195i bk15: 0a 9195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9195 n_nop=9185 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.00174
n_activity=95 dram_eff=0.1684
bk0: 4a 9175i bk1: 0a 9195i bk2: 0a 9196i bk3: 0a 9196i bk4: 4a 9173i bk5: 0a 9194i bk6: 0a 9194i bk7: 0a 9194i bk8: 0a 9195i bk9: 0a 9195i bk10: 0a 9195i bk11: 0a 9195i bk12: 0a 9195i bk13: 0a 9195i bk14: 0a 9195i bk15: 0a 9195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00152257
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9195 n_nop=9177 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.003263
n_activity=157 dram_eff=0.1911
bk0: 4a 9175i bk1: 0a 9195i bk2: 0a 9195i bk3: 0a 9195i bk4: 4a 9172i bk5: 4a 9142i bk6: 0a 9192i bk7: 0a 9193i bk8: 0a 9194i bk9: 0a 9195i bk10: 0a 9196i bk11: 0a 9196i bk12: 0a 9196i bk13: 0a 9196i bk14: 0a 9196i bk15: 0a 9196i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00804785
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9195 n_nop=9178 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.003045
n_activity=145 dram_eff=0.1931
bk0: 2a 9179i bk1: 0a 9195i bk2: 0a 9195i bk3: 0a 9195i bk4: 4a 9172i bk5: 4a 9139i bk6: 0a 9192i bk7: 0a 9193i bk8: 0a 9194i bk9: 0a 9195i bk10: 0a 9196i bk11: 0a 9196i bk12: 0a 9196i bk13: 0a 9196i bk14: 0a 9196i bk15: 0a 9196i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00772159
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9195 n_nop=9183 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.002175
n_activity=105 dram_eff=0.1905
bk0: 0a 9196i bk1: 0a 9197i bk2: 0a 9197i bk3: 0a 9197i bk4: 2a 9180i bk5: 4a 9140i bk6: 0a 9193i bk7: 0a 9193i bk8: 0a 9193i bk9: 0a 9193i bk10: 0a 9194i bk11: 0a 9195i bk12: 0a 9195i bk13: 0a 9195i bk14: 0a 9195i bk15: 0a 9195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00630778
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9195 n_nop=9186 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.00174
n_activity=65 dram_eff=0.2462
bk0: 0a 9195i bk1: 0a 9196i bk2: 0a 9196i bk3: 0a 9196i bk4: 0a 9196i bk5: 4a 9141i bk6: 0a 9194i bk7: 0a 9194i bk8: 0a 9194i bk9: 0a 9194i bk10: 0a 9194i bk11: 0a 9195i bk12: 0a 9195i bk13: 0a 9195i bk14: 0a 9195i bk15: 0a 9195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00630778

========= L2 cache stats =========
L2_cache_bank[0]: Access = 79, Miss = 5, Miss_rate = 0.063, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 97, Miss = 4, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 96, Miss = 4, Miss_rate = 0.042, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 73, Miss = 3, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 1, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 30, Miss = 2, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 480
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0521
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 236
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1786
icnt_total_pkts_simt_to_mem=864
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.3909
	minimum = 6
	maximum = 29
Network latency average = 12.0318
	minimum = 6
	maximum = 27
Slowest packet = 750
Flit latency average = 10.3741
	minimum = 6
	maximum = 27
Slowest flit = 2088
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0103272
	minimum = 0 (at node 16)
	maximum = 0.0291508 (at node 19)
Accepted packet rate average = 0.0103272
	minimum = 0 (at node 16)
	maximum = 0.0291508 (at node 19)
Injected flit rate average = 0.0268507
	minimum = 0 (at node 16)
	maximum = 0.0874525 (at node 15)
Accepted flit rate average= 0.0268507
	minimum = 0 (at node 16)
	maximum = 0.0621039 (at node 19)
Injected packet length average = 2.6
Accepted packet length average = 2.6
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.3191 (6 samples)
	minimum = 6 (6 samples)
	maximum = 33.8333 (6 samples)
Network latency average = 11.2998 (6 samples)
	minimum = 6 (6 samples)
	maximum = 31.3333 (6 samples)
Flit latency average = 10.2778 (6 samples)
	minimum = 6 (6 samples)
	maximum = 28.6667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.00550243 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0215343 (6 samples)
Accepted packet rate average = 0.00550243 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0215343 (6 samples)
Injected flit rate average = 0.0152212 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0681381 (6 samples)
Accepted flit rate average = 0.0152212 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0546249 (6 samples)
Injected packet size average = 2.76627 (6 samples)
Accepted packet size average = 2.76627 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 54846 (inst/sec)
gpgpu_simulation_rate = 6969 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402083 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan1PfS_ii' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z4Fan1PfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,6969)
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch- 1: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 7 finished CTA #0 (908,6969), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z4Fan1PfS_ii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=7, name: '_Z4Fan1PfS_ii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           78        512     0.023438        0.023438           16


GPGPU-Sim uArch: GPU detected kernel '_Z4Fan1PfS_ii' finished on shader 7.


BRANCH_STATS_PRINT: For Kernel(uid=7, name: '_Z4Fan1PfS_ii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           78        512     0.023438        0.023438           16


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

        7968,          512,            0

kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 909
gpu_sim_insn = 7468
gpu_ipc =       8.2156
gpu_tot_sim_cycle = 7878
gpu_tot_sim_insn = 62314
gpu_tot_ipc =       7.9099
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 359
gpu_total_sim_rate=62314

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2070
	L1I_total_cache_misses = 138
	L1I_total_cache_miss_rate = 0.0667
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 44, Miss = 25, Miss_rate = 0.568, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 34, Miss = 18, Miss_rate = 0.529, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 48, Miss = 24, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 42, Miss = 20, Miss_rate = 0.476, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 49, Miss = 24, Miss_rate = 0.490, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 42, Miss = 19, Miss_rate = 0.452, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[7]: Access = 47, Miss = 23, Miss_rate = 0.489, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[8]: Access = 33, Miss = 17, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 22, Miss = 12, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 27, Miss = 15, Miss_rate = 0.556, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 27, Miss = 16, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 18, Miss = 11, Miss_rate = 0.611, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 27, Miss = 15, Miss_rate = 0.556, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 508
	L1D_total_cache_misses = 267
	L1D_total_cache_miss_rate = 0.5256
	L1D_total_cache_pending_hits = 12
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 708
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.1511
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 93
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 251
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 601
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1932
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 138
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
148, 
gpgpu_n_tot_thrd_icount = 115200
gpgpu_n_tot_w_icount = 3600
gpgpu_n_stall_shd_mem = 499
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 251
gpgpu_n_mem_write_global = 152
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2130
gpgpu_n_store_insn = 728
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14790
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 256
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:366	W0_Idle:63061	W0_Scoreboard:21029	W1:14	W2:40	W3:15	W4:240	W5:0	W6:25	W7:0	W8:186	W9:1	W10:0	W11:0	W12:241	W13:25	W14:25	W15:25	W16:1803	W17:1	W18:1	W19:1	W20:1	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:956
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2008 {8:251,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14272 {40:60,72:10,136:82,}
traffic_breakdown_coretomem[INST_ACC_R] = 608 {8:76,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34136 {136:251,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1216 {8:152,}
traffic_breakdown_memtocore[INST_ACC_R] = 10336 {136:76,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 159 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 7877 
mrq_lat_table:18 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	400 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	358 	122 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	84 	172 	10 	0 	0 	0 	0 	8 	48 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       349         0         0         0      1524         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1238         0         0         0      1534         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       618         0         0         0      1529      1926         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1238         0         0         0      1526      1915         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1241      1903         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1891         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749    none      none      none        4652    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none        5482    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none        5371       727    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none        5172      1481    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        3576      1330    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        1367    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       278         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       293       305         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       301       298         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272       288         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10394 n_nop=10378 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.001924
n_activity=184 dram_eff=0.1087
bk0: 6a 10322i bk1: 0a 10392i bk2: 0a 10395i bk3: 0a 10395i bk4: 4a 10374i bk5: 0a 10393i bk6: 0a 10393i bk7: 0a 10393i bk8: 0a 10394i bk9: 0a 10394i bk10: 0a 10394i bk11: 0a 10394i bk12: 0a 10394i bk13: 0a 10394i bk14: 0a 10394i bk15: 0a 10394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10394 n_nop=10384 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.001539
n_activity=95 dram_eff=0.1684
bk0: 4a 10374i bk1: 0a 10394i bk2: 0a 10395i bk3: 0a 10395i bk4: 4a 10372i bk5: 0a 10393i bk6: 0a 10393i bk7: 0a 10393i bk8: 0a 10394i bk9: 0a 10394i bk10: 0a 10394i bk11: 0a 10394i bk12: 0a 10394i bk13: 0a 10394i bk14: 0a 10394i bk15: 0a 10394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00134693
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10394 n_nop=10376 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.002886
n_activity=157 dram_eff=0.1911
bk0: 4a 10374i bk1: 0a 10394i bk2: 0a 10394i bk3: 0a 10394i bk4: 4a 10371i bk5: 4a 10341i bk6: 0a 10391i bk7: 0a 10392i bk8: 0a 10393i bk9: 0a 10394i bk10: 0a 10395i bk11: 0a 10395i bk12: 0a 10395i bk13: 0a 10395i bk14: 0a 10395i bk15: 0a 10395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00711949
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10394 n_nop=10377 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.002694
n_activity=145 dram_eff=0.1931
bk0: 2a 10378i bk1: 0a 10394i bk2: 0a 10394i bk3: 0a 10394i bk4: 4a 10371i bk5: 4a 10338i bk6: 0a 10391i bk7: 0a 10392i bk8: 0a 10393i bk9: 0a 10394i bk10: 0a 10395i bk11: 0a 10395i bk12: 0a 10395i bk13: 0a 10395i bk14: 0a 10395i bk15: 0a 10395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00683086
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10394 n_nop=10382 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.001924
n_activity=105 dram_eff=0.1905
bk0: 0a 10395i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 2a 10379i bk5: 4a 10339i bk6: 0a 10392i bk7: 0a 10392i bk8: 0a 10392i bk9: 0a 10392i bk10: 0a 10393i bk11: 0a 10394i bk12: 0a 10394i bk13: 0a 10394i bk14: 0a 10394i bk15: 0a 10394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00558014
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10394 n_nop=10385 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.001539
n_activity=65 dram_eff=0.2462
bk0: 0a 10394i bk1: 0a 10395i bk2: 0a 10395i bk3: 0a 10395i bk4: 0a 10395i bk5: 4a 10340i bk6: 0a 10393i bk7: 0a 10393i bk8: 0a 10393i bk9: 0a 10393i bk10: 0a 10393i bk11: 0a 10394i bk12: 0a 10394i bk13: 0a 10394i bk14: 0a 10394i bk15: 0a 10394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00558014

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81, Miss = 5, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 99, Miss = 4, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 98, Miss = 4, Miss_rate = 0.041, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 75, Miss = 3, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 34, Miss = 2, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 1, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 34, Miss = 2, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 494
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0506
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 242
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1832
icnt_total_pkts_simt_to_mem=902
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.7143
	minimum = 6
	maximum = 28
Network latency average = 10.8929
	minimum = 6
	maximum = 27
Slowest packet = 975
Flit latency average = 9.91667
	minimum = 6
	maximum = 23
Slowest flit = 2693
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00114085
	minimum = 0 (at node 0)
	maximum = 0.0154015 (at node 7)
Accepted packet rate average = 0.00114085
	minimum = 0 (at node 0)
	maximum = 0.0154015 (at node 7)
Injected flit rate average = 0.00342256
	minimum = 0 (at node 0)
	maximum = 0.0418042 (at node 7)
Accepted flit rate average= 0.00342256
	minimum = 0 (at node 0)
	maximum = 0.0506051 (at node 7)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.2327 (7 samples)
	minimum = 6 (7 samples)
	maximum = 33 (7 samples)
Network latency average = 11.2417 (7 samples)
	minimum = 6 (7 samples)
	maximum = 30.7143 (7 samples)
Flit latency average = 10.2262 (7 samples)
	minimum = 6 (7 samples)
	maximum = 27.8571 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.00487935 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0206582 (7 samples)
Accepted packet rate average = 0.00487935 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0206582 (7 samples)
Injected flit rate average = 0.0135357 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0643761 (7 samples)
Accepted flit rate average = 0.0135357 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0540507 (7 samples)
Injected packet size average = 2.77408 (7 samples)
Accepted packet size average = 2.77408 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 62314 (inst/sec)
gpgpu_simulation_rate = 7878 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4021c8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan2PfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (4,4,1) 
kernel '_Z4Fan2PfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,7878)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,7878)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,7878)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,7878)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,7878)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,7878)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,7878)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,7878)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,7878)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,7878)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,7878)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,7878)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,7878)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,7878)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,7878)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,7878)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (65,7878), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=8, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 4 finished CTA #0 (65,7878), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=8, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 11 finished CTA #0 (65,7878), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=8, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 8 finished CTA #1 (69,7878), 1 CTAs running
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 8378  inst.: 71542 (ipc=18.5) sim_rate=35771 (inst/sec) elapsed = 0:0:00:02 / Tue Dec  8 20:58:34 2015
GPGPU-Sim uArch: Shader 5 finished CTA #0 (530,7878), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=8, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.750000        0.375000            1
         2b8    extrinsic          2c8          4     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 7 finished CTA #0 (535,7878), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=8, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.750000        0.375000            1
         2b8    extrinsic          2c8          4     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 1 finished CTA #0 (559,7878), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=8, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 3 finished CTA #0 (559,7878), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=8, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 12 finished CTA #0 (571,7878), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=8, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 14 finished CTA #0 (571,7878), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=8, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 13 finished CTA #0 (583,7878), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=8, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 2 finished CTA #0 (589,7878), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=8, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 6 finished CTA #0 (595,7878), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=8, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.750000        0.375000            1
         2b8    extrinsic          2c8          4     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 8 finished CTA #0 (759,7878), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=8, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         32     0.500000        0.250000            2
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.250000        0.125000            1


GPGPU-Sim uArch: Shader 9 finished CTA #0 (765,7878), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=8, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.250000        0.125000            1


GPGPU-Sim uArch: Shader 10 finished CTA #0 (768,7878), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=8, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.250000        0.125000            1


GPGPU-Sim uArch: GPU detected kernel '_Z4Fan2PfS_S_iii' finished on shader 10.


BRANCH_STATS_PRINT: For Kernel(uid=8, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0        256     0.250000        0.125000           16
         200    extrinsic          2c0        192     0.187500        0.093750           12
         2b8    extrinsic          2c8        156     0.076923        0.031250           12


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

       13920,         8512,            0

kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 8 
gpu_sim_cycle = 769
gpu_sim_insn = 9332
gpu_ipc =      12.1352
gpu_tot_sim_cycle = 8647
gpu_tot_sim_insn = 71646
gpu_tot_ipc =       8.2856
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 368
gpu_total_sim_rate=35823

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2444
	L1I_total_cache_misses = 139
	L1I_total_cache_miss_rate = 0.0569
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 51, Miss = 27, Miss_rate = 0.529, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 41, Miss = 21, Miss_rate = 0.512, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 55, Miss = 27, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 42, Miss = 20, Miss_rate = 0.476, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 56, Miss = 26, Miss_rate = 0.464, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 49, Miss = 23, Miss_rate = 0.469, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[7]: Access = 54, Miss = 25, Miss_rate = 0.463, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[8]: Access = 45, Miss = 21, Miss_rate = 0.467, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[9]: Access = 34, Miss = 16, Miss_rate = 0.471, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[10]: Access = 39, Miss = 20, Miss_rate = 0.513, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 34, Miss = 19, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 34, Miss = 19, Miss_rate = 0.559, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 607
	L1D_total_cache_misses = 306
	L1D_total_cache_miss_rate = 0.5041
	L1D_total_cache_pending_hits = 14
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 839
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.1275
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 290
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 732
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2305
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 139
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
165, 
gpgpu_n_tot_thrd_icount = 137632
gpgpu_n_tot_w_icount = 4301
gpgpu_n_stall_shd_mem = 538
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 290
gpgpu_n_mem_write_global = 179
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2634
gpgpu_n_store_insn = 896
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 16778
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 295
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:369	W0_Idle:72990	W0_Scoreboard:25584	W1:14	W2:40	W3:15	W4:354	W5:0	W6:25	W7:0	W8:186	W9:1	W10:0	W11:0	W12:247	W13:25	W14:25	W15:25	W16:2384	W17:1	W18:1	W19:1	W20:1	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:956
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2320 {8:290,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17656 {40:63,72:10,136:106,}
traffic_breakdown_coretomem[INST_ACC_R] = 616 {8:77,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 39440 {136:290,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1432 {8:179,}
traffic_breakdown_memtocore[INST_ACC_R] = 10472 {136:77,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 159 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 8646 
mrq_lat_table:18 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	466 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	407 	136 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	96 	199 	10 	0 	0 	0 	0 	8 	48 	96 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       349         0         0         0      1524         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1238         0         0         0      1534         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       618         0         0         0      1529      1926         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1238         0         0         0      1526      1915         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1241      1903         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1891         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749    none      none      none        4954    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none        6468    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none        6639       727    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none        6158      1671    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        4450      1482    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        1564    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       278         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       293       305         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       301       298         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272       288         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11408 n_nop=11392 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.001753
n_activity=184 dram_eff=0.1087
bk0: 6a 11336i bk1: 0a 11406i bk2: 0a 11409i bk3: 0a 11409i bk4: 4a 11388i bk5: 0a 11407i bk6: 0a 11407i bk7: 0a 11407i bk8: 0a 11408i bk9: 0a 11408i bk10: 0a 11408i bk11: 0a 11408i bk12: 0a 11408i bk13: 0a 11408i bk14: 0a 11408i bk15: 0a 11408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11408 n_nop=11398 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.001403
n_activity=95 dram_eff=0.1684
bk0: 4a 11388i bk1: 0a 11408i bk2: 0a 11409i bk3: 0a 11409i bk4: 4a 11386i bk5: 0a 11407i bk6: 0a 11407i bk7: 0a 11407i bk8: 0a 11408i bk9: 0a 11408i bk10: 0a 11408i bk11: 0a 11408i bk12: 0a 11408i bk13: 0a 11408i bk14: 0a 11408i bk15: 0a 11408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00122721
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11408 n_nop=11390 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.00263
n_activity=157 dram_eff=0.1911
bk0: 4a 11388i bk1: 0a 11408i bk2: 0a 11408i bk3: 0a 11408i bk4: 4a 11385i bk5: 4a 11355i bk6: 0a 11405i bk7: 0a 11406i bk8: 0a 11407i bk9: 0a 11408i bk10: 0a 11409i bk11: 0a 11409i bk12: 0a 11409i bk13: 0a 11409i bk14: 0a 11409i bk15: 0a 11409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00648668
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11408 n_nop=11391 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.002454
n_activity=145 dram_eff=0.1931
bk0: 2a 11392i bk1: 0a 11408i bk2: 0a 11408i bk3: 0a 11408i bk4: 4a 11385i bk5: 4a 11352i bk6: 0a 11405i bk7: 0a 11406i bk8: 0a 11407i bk9: 0a 11408i bk10: 0a 11409i bk11: 0a 11409i bk12: 0a 11409i bk13: 0a 11409i bk14: 0a 11409i bk15: 0a 11409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0062237
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11408 n_nop=11396 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.001753
n_activity=105 dram_eff=0.1905
bk0: 0a 11409i bk1: 0a 11410i bk2: 0a 11410i bk3: 0a 11410i bk4: 2a 11393i bk5: 4a 11353i bk6: 0a 11406i bk7: 0a 11406i bk8: 0a 11406i bk9: 0a 11406i bk10: 0a 11407i bk11: 0a 11408i bk12: 0a 11408i bk13: 0a 11408i bk14: 0a 11408i bk15: 0a 11408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00508415
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11408 n_nop=11399 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.001403
n_activity=65 dram_eff=0.2462
bk0: 0a 11408i bk1: 0a 11409i bk2: 0a 11409i bk3: 0a 11409i bk4: 0a 11409i bk5: 4a 11354i bk6: 0a 11407i bk7: 0a 11407i bk8: 0a 11407i bk9: 0a 11407i bk10: 0a 11407i bk11: 0a 11408i bk12: 0a 11408i bk13: 0a 11408i bk14: 0a 11408i bk15: 0a 11408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00508415

========= L2 cache stats =========
L2_cache_bank[0]: Access = 85, Miss = 5, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 112, Miss = 4, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 114, Miss = 4, Miss_rate = 0.035, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 89, Miss = 3, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 39, Miss = 2, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 30, Miss = 1, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 36, Miss = 2, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 39, Miss = 2, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 561
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0446
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2059
icnt_total_pkts_simt_to_mem=1068
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.7463
	minimum = 6
	maximum = 33
Network latency average = 10.7612
	minimum = 6
	maximum = 29
Slowest packet = 1075
Flit latency average = 9.6285
	minimum = 6
	maximum = 25
Slowest flit = 3025
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00645379
	minimum = 0 (at node 0)
	maximum = 0.0208062 (at node 19)
Accepted packet rate average = 0.00645379
	minimum = 0 (at node 0)
	maximum = 0.0208062 (at node 19)
Injected flit rate average = 0.0189279
	minimum = 0 (at node 0)
	maximum = 0.0624187 (at node 19)
Accepted flit rate average= 0.0189279
	minimum = 0 (at node 0)
	maximum = 0.0624187 (at node 19)
Injected packet length average = 2.93284
Accepted packet length average = 2.93284
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.1719 (8 samples)
	minimum = 6 (8 samples)
	maximum = 33 (8 samples)
Network latency average = 11.1816 (8 samples)
	minimum = 6 (8 samples)
	maximum = 30.5 (8 samples)
Flit latency average = 10.1515 (8 samples)
	minimum = 6 (8 samples)
	maximum = 27.5 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.00507615 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0206767 (8 samples)
Accepted packet rate average = 0.00507615 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0206767 (8 samples)
Injected flit rate average = 0.0142097 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0641314 (8 samples)
Accepted flit rate average = 0.0142097 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0550967 (8 samples)
Injected packet size average = 2.79931 (8 samples)
Accepted packet size average = 2.79931 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 35823 (inst/sec)
gpgpu_simulation_rate = 4323 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402083 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan1PfS_ii' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z4Fan1PfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8647)
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch- 1: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 9 finished CTA #0 (904,8647), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z4Fan1PfS_ii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=9, name: '_Z4Fan1PfS_ii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           78        512     0.021484        0.021484           16


GPGPU-Sim uArch: GPU detected kernel '_Z4Fan1PfS_ii' finished on shader 9.


BRANCH_STATS_PRINT: For Kernel(uid=9, name: '_Z4Fan1PfS_ii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           78        512     0.021484        0.021484           16


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

        7944,          536,            0

kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 905
gpu_sim_insn = 7443
gpu_ipc =       8.2243
gpu_tot_sim_cycle = 9552
gpu_tot_sim_insn = 79089
gpu_tot_ipc =       8.2798
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 368
gpu_total_sim_rate=39544

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2604
	L1I_total_cache_misses = 156
	L1I_total_cache_miss_rate = 0.0599
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 51, Miss = 27, Miss_rate = 0.529, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 41, Miss = 21, Miss_rate = 0.512, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 55, Miss = 27, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 42, Miss = 20, Miss_rate = 0.476, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 56, Miss = 26, Miss_rate = 0.464, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 49, Miss = 23, Miss_rate = 0.469, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[7]: Access = 54, Miss = 25, Miss_rate = 0.463, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[8]: Access = 45, Miss = 21, Miss_rate = 0.467, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[9]: Access = 47, Miss = 23, Miss_rate = 0.489, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 39, Miss = 20, Miss_rate = 0.513, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 34, Miss = 19, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 34, Miss = 19, Miss_rate = 0.559, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 620
	L1D_total_cache_misses = 313
	L1D_total_cache_miss_rate = 0.5048
	L1D_total_cache_pending_hits = 15
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 905
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.1182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 296
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 798
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2448
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 156
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
165, 
gpgpu_n_tot_thrd_icount = 146112
gpgpu_n_tot_w_icount = 4566
gpgpu_n_stall_shd_mem = 548
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 296
gpgpu_n_mem_write_global = 185
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2656
gpgpu_n_store_insn = 907
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 305
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:396	W0_Idle:74169	W0_Scoreboard:25951	W1:14	W2:40	W3:15	W4:354	W5:0	W6:25	W7:0	W8:186	W9:1	W10:0	W11:25	W12:247	W13:25	W14:25	W15:25	W16:2384	W17:1	W18:1	W19:1	W20:1	W21:1	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1195
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2368 {8:296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18376 {40:64,72:10,136:111,}
traffic_breakdown_coretomem[INST_ACC_R] = 632 {8:79,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 40256 {136:296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1480 {8:185,}
traffic_breakdown_memtocore[INST_ACC_R] = 10744 {136:79,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 158 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 9551 
mrq_lat_table:18 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	478 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	416 	139 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	98 	202 	11 	0 	0 	0 	0 	8 	48 	96 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       349         0         0         0      1524         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1238         0         0         0      1534         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       618         0         0         0      1529      1926         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1238         0         0         0      1526      1915         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1241      1903         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1891         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749    none      none      none        4954    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none        6617    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none        6792       727    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none        6319      1754    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        4450      1559    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        1637    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       278         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       293       305         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       301       298         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272       288         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12602 n_nop=12586 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.001587
n_activity=184 dram_eff=0.1087
bk0: 6a 12530i bk1: 0a 12600i bk2: 0a 12603i bk3: 0a 12603i bk4: 4a 12582i bk5: 0a 12601i bk6: 0a 12601i bk7: 0a 12601i bk8: 0a 12602i bk9: 0a 12602i bk10: 0a 12602i bk11: 0a 12602i bk12: 0a 12602i bk13: 0a 12602i bk14: 0a 12602i bk15: 0a 12602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12602 n_nop=12592 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.00127
n_activity=95 dram_eff=0.1684
bk0: 4a 12582i bk1: 0a 12602i bk2: 0a 12603i bk3: 0a 12603i bk4: 4a 12580i bk5: 0a 12601i bk6: 0a 12601i bk7: 0a 12601i bk8: 0a 12602i bk9: 0a 12602i bk10: 0a 12602i bk11: 0a 12602i bk12: 0a 12602i bk13: 0a 12602i bk14: 0a 12602i bk15: 0a 12602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00111093
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12602 n_nop=12584 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.002381
n_activity=157 dram_eff=0.1911
bk0: 4a 12582i bk1: 0a 12602i bk2: 0a 12602i bk3: 0a 12602i bk4: 4a 12579i bk5: 4a 12549i bk6: 0a 12599i bk7: 0a 12600i bk8: 0a 12601i bk9: 0a 12602i bk10: 0a 12603i bk11: 0a 12603i bk12: 0a 12603i bk13: 0a 12603i bk14: 0a 12603i bk15: 0a 12603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00587208
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12602 n_nop=12585 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.002222
n_activity=145 dram_eff=0.1931
bk0: 2a 12586i bk1: 0a 12602i bk2: 0a 12602i bk3: 0a 12602i bk4: 4a 12579i bk5: 4a 12546i bk6: 0a 12599i bk7: 0a 12600i bk8: 0a 12601i bk9: 0a 12602i bk10: 0a 12603i bk11: 0a 12603i bk12: 0a 12603i bk13: 0a 12603i bk14: 0a 12603i bk15: 0a 12603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00563403
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12602 n_nop=12590 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.001587
n_activity=105 dram_eff=0.1905
bk0: 0a 12603i bk1: 0a 12604i bk2: 0a 12604i bk3: 0a 12604i bk4: 2a 12587i bk5: 4a 12547i bk6: 0a 12600i bk7: 0a 12600i bk8: 0a 12600i bk9: 0a 12600i bk10: 0a 12601i bk11: 0a 12602i bk12: 0a 12602i bk13: 0a 12602i bk14: 0a 12602i bk15: 0a 12602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00460244
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12602 n_nop=12593 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.00127
n_activity=65 dram_eff=0.2462
bk0: 0a 12602i bk1: 0a 12603i bk2: 0a 12603i bk3: 0a 12603i bk4: 0a 12603i bk5: 4a 12548i bk6: 0a 12601i bk7: 0a 12601i bk8: 0a 12601i bk9: 0a 12601i bk10: 0a 12601i bk11: 0a 12602i bk12: 0a 12602i bk13: 0a 12602i bk14: 0a 12602i bk15: 0a 12602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00460244

========= L2 cache stats =========
L2_cache_bank[0]: Access = 87, Miss = 5, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 114, Miss = 4, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 116, Miss = 4, Miss_rate = 0.034, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 91, Miss = 3, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 41, Miss = 2, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 30, Miss = 1, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 38, Miss = 2, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 41, Miss = 2, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 575
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0435
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 287
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 177
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 69
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2105
icnt_total_pkts_simt_to_mem=1103
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.6071
	minimum = 6
	maximum = 34
Network latency average = 10.7143
	minimum = 6
	maximum = 33
Slowest packet = 1135
Flit latency average = 10.0247
	minimum = 6
	maximum = 29
Slowest flit = 3160
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0011459
	minimum = 0 (at node 0)
	maximum = 0.0154696 (at node 9)
Accepted packet rate average = 0.0011459
	minimum = 0 (at node 0)
	maximum = 0.0154696 (at node 9)
Injected flit rate average = 0.00331492
	minimum = 0 (at node 0)
	maximum = 0.038674 (at node 9)
Accepted flit rate average= 0.00331492
	minimum = 0 (at node 0)
	maximum = 0.0508287 (at node 9)
Injected packet length average = 2.89286
Accepted packet length average = 2.89286
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.1091 (9 samples)
	minimum = 6 (9 samples)
	maximum = 33.1111 (9 samples)
Network latency average = 11.1297 (9 samples)
	minimum = 6 (9 samples)
	maximum = 30.7778 (9 samples)
Flit latency average = 10.1374 (9 samples)
	minimum = 6 (9 samples)
	maximum = 27.6667 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.00463946 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0200981 (9 samples)
Accepted packet rate average = 0.00463946 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0200981 (9 samples)
Injected flit rate average = 0.0129992 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0613028 (9 samples)
Accepted flit rate average = 0.0129992 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0546225 (9 samples)
Injected packet size average = 2.80188 (9 samples)
Accepted packet size average = 2.80188 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 39544 (inst/sec)
gpgpu_simulation_rate = 4776 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4021c8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan2PfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (4,4,1) 
kernel '_Z4Fan2PfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,9552)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,9552)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,9552)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,9552)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,9552)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,9552)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,9552)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,9552)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,9552)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,9552)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,9552)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,9552)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,9552)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,9552)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,9552)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,9552)
Branch Status: 1
Branch- 0: 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 2 finished CTA #0 (65,9552), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=10, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 6 finished CTA #0 (65,9552), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=10, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 13 finished CTA #0 (65,9552), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=10, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 10 finished CTA #1 (69,9552), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (100,9552), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=10, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 8 finished CTA #0 (100,9552), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=10, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 9 finished CTA #0 (106,9552), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=10, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.250000        0.125000            1
         200    extrinsic          2c0         12     1.000000        0.375000            1


Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 3 finished CTA #0 (565,9552), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=10, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 0 finished CTA #0 (577,9552), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=10, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 14 finished CTA #0 (577,9552), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=10, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 5 finished CTA #0 (586,9552), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=10, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.250000        0.125000            1
         200    extrinsic          2c0         12     0.000000        0.000000            1
         2b8    extrinsic          2c8         12     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 1 finished CTA #0 (592,9552), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=10, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.250000        0.125000            1
         200    extrinsic          2c0         12     0.000000        0.000000            1
         2b8    extrinsic          2c8         12     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 4 finished CTA #0 (593,9552), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=10, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 10 finished CTA #0 (761,9552), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=10, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         32     0.500000        0.250000            2
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.250000        0.125000            1


GPGPU-Sim uArch: Shader 11 finished CTA #0 (779,9552), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=10, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.250000        0.125000            1


GPGPU-Sim uArch: Shader 12 finished CTA #0 (791,9552), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=10, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.250000        0.125000            1
         200    extrinsic          2c0         12     0.000000        0.000000            1
         2b8    extrinsic          2c8         12     0.250000        0.093750            1


GPGPU-Sim uArch: GPU detected kernel '_Z4Fan2PfS_S_iii' finished on shader 12.


BRANCH_STATS_PRINT: For Kernel(uid=10, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0        256     0.312500        0.156250           16
         200    extrinsic          2c0        176     0.250000        0.114583           12
         2b8    extrinsic          2c8        132     0.083333        0.038194            9


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

       13211,         7045,            0

kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 792
gpu_sim_insn = 8686
gpu_ipc =      10.9672
gpu_tot_sim_cycle = 10344
gpu_tot_sim_insn = 87775
gpu_tot_ipc =       8.4856
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 425
gpu_total_sim_rate=43887

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2952
	L1I_total_cache_misses = 158
	L1I_total_cache_miss_rate = 0.0535
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 34, Miss = 19, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 58, Miss = 30, Miss_rate = 0.517, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 41, Miss = 21, Miss_rate = 0.512, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 65, Miss = 30, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[4]: Access = 52, Miss = 24, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 63, Miss = 29, Miss_rate = 0.460, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 49, Miss = 23, Miss_rate = 0.469, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[7]: Access = 54, Miss = 25, Miss_rate = 0.463, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[8]: Access = 45, Miss = 21, Miss_rate = 0.467, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[9]: Access = 47, Miss = 23, Miss_rate = 0.489, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 55, Miss = 25, Miss_rate = 0.455, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[11]: Access = 40, Miss = 20, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 46, Miss = 23, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 44, Miss = 23, Miss_rate = 0.523, Pending_hits = 2, Reservation_fails = 0
	L1D_total_cache_accesses = 718
	L1D_total_cache_misses = 350
	L1D_total_cache_miss_rate = 0.4875
	L1D_total_cache_pending_hits = 19
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 1030
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.1039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 333
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 923
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2794
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 158
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
214, 
gpgpu_n_tot_thrd_icount = 166368
gpgpu_n_tot_w_icount = 5199
gpgpu_n_stall_shd_mem = 598
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 333
gpgpu_n_mem_write_global = 212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3085
gpgpu_n_store_insn = 1050
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20755
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 355
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:399	W0_Idle:82503	W0_Scoreboard:29655	W1:14	W2:40	W3:29	W4:386	W5:0	W6:25	W7:0	W8:186	W9:2	W10:0	W11:25	W12:357	W13:25	W14:25	W15:25	W16:2860	W17:1	W18:1	W19:1	W20:1	W21:1	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1195
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2664 {8:333,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20352 {40:81,72:11,136:120,}
traffic_breakdown_coretomem[INST_ACC_R] = 648 {8:81,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45288 {136:333,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1696 {8:212,}
traffic_breakdown_memtocore[INST_ACC_R] = 11016 {136:81,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 159 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 10343 
mrq_lat_table:18 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	542 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	454 	165 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	107 	230 	11 	0 	0 	0 	0 	8 	48 	96 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       349         0         0         0      1524         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1238         0         0         0      1534         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       618         0         0         0      1529      1926         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1238         0         0         0      1526      1915         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1241      1903         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1891         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749    none      none      none        4954    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none        8089    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none        8119       727    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none        7728      1754    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        5309      1675    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        1711    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       278         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       293       305         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       301       298         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272       288         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13647 n_nop=13631 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.001466
n_activity=184 dram_eff=0.1087
bk0: 6a 13575i bk1: 0a 13645i bk2: 0a 13648i bk3: 0a 13648i bk4: 4a 13627i bk5: 0a 13646i bk6: 0a 13646i bk7: 0a 13646i bk8: 0a 13647i bk9: 0a 13647i bk10: 0a 13647i bk11: 0a 13647i bk12: 0a 13647i bk13: 0a 13647i bk14: 0a 13647i bk15: 0a 13647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13647 n_nop=13637 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.001172
n_activity=95 dram_eff=0.1684
bk0: 4a 13627i bk1: 0a 13647i bk2: 0a 13648i bk3: 0a 13648i bk4: 4a 13625i bk5: 0a 13646i bk6: 0a 13646i bk7: 0a 13646i bk8: 0a 13647i bk9: 0a 13647i bk10: 0a 13647i bk11: 0a 13647i bk12: 0a 13647i bk13: 0a 13647i bk14: 0a 13647i bk15: 0a 13647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00102587
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13647 n_nop=13629 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.002198
n_activity=157 dram_eff=0.1911
bk0: 4a 13627i bk1: 0a 13647i bk2: 0a 13647i bk3: 0a 13647i bk4: 4a 13624i bk5: 4a 13594i bk6: 0a 13644i bk7: 0a 13645i bk8: 0a 13646i bk9: 0a 13647i bk10: 0a 13648i bk11: 0a 13648i bk12: 0a 13648i bk13: 0a 13648i bk14: 0a 13648i bk15: 0a 13648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00542244
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13647 n_nop=13630 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.002052
n_activity=145 dram_eff=0.1931
bk0: 2a 13631i bk1: 0a 13647i bk2: 0a 13647i bk3: 0a 13647i bk4: 4a 13624i bk5: 4a 13591i bk6: 0a 13644i bk7: 0a 13645i bk8: 0a 13646i bk9: 0a 13647i bk10: 0a 13648i bk11: 0a 13648i bk12: 0a 13648i bk13: 0a 13648i bk14: 0a 13648i bk15: 0a 13648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00520261
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13647 n_nop=13635 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.001466
n_activity=105 dram_eff=0.1905
bk0: 0a 13648i bk1: 0a 13649i bk2: 0a 13649i bk3: 0a 13649i bk4: 2a 13632i bk5: 4a 13592i bk6: 0a 13645i bk7: 0a 13645i bk8: 0a 13645i bk9: 0a 13645i bk10: 0a 13646i bk11: 0a 13647i bk12: 0a 13647i bk13: 0a 13647i bk14: 0a 13647i bk15: 0a 13647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00425002
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13647 n_nop=13638 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.001172
n_activity=65 dram_eff=0.2462
bk0: 0a 13647i bk1: 0a 13648i bk2: 0a 13648i bk3: 0a 13648i bk4: 0a 13648i bk5: 4a 13593i bk6: 0a 13646i bk7: 0a 13646i bk8: 0a 13646i bk9: 0a 13646i bk10: 0a 13646i bk11: 0a 13647i bk12: 0a 13647i bk13: 0a 13647i bk14: 0a 13647i bk15: 0a 13647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00425002

========= L2 cache stats =========
L2_cache_bank[0]: Access = 87, Miss = 5, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 132, Miss = 4, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 133, Miss = 4, Miss_rate = 0.030, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 111, Miss = 3, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 41, Miss = 2, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 36, Miss = 1, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 41, Miss = 2, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 43, Miss = 2, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 641
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0390
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 324
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 204
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 71
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2327
icnt_total_pkts_simt_to_mem=1224
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.3106
	minimum = 6
	maximum = 30
Network latency average = 11.1364
	minimum = 6
	maximum = 26
Slowest packet = 1232
Flit latency average = 9.58601
	minimum = 6
	maximum = 25
Slowest flit = 3458
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00617284
	minimum = 0 (at node 2)
	maximum = 0.0252525 (at node 21)
Accepted packet rate average = 0.00617284
	minimum = 0 (at node 2)
	maximum = 0.0252525 (at node 21)
Injected flit rate average = 0.01604
	minimum = 0 (at node 2)
	maximum = 0.0833333 (at node 17)
Accepted flit rate average= 0.01604
	minimum = 0 (at node 2)
	maximum = 0.0492424 (at node 11)
Injected packet length average = 2.59848
Accepted packet length average = 2.59848
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.1293 (10 samples)
	minimum = 6 (10 samples)
	maximum = 32.8 (10 samples)
Network latency average = 11.1304 (10 samples)
	minimum = 6 (10 samples)
	maximum = 30.3 (10 samples)
Flit latency average = 10.0823 (10 samples)
	minimum = 6 (10 samples)
	maximum = 27.4 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.00479279 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0206136 (10 samples)
Accepted packet rate average = 0.00479279 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0206136 (10 samples)
Injected flit rate average = 0.0133033 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0635059 (10 samples)
Accepted flit rate average = 0.0133033 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0540844 (10 samples)
Injected packet size average = 2.77568 (10 samples)
Accepted packet size average = 2.77568 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 43887 (inst/sec)
gpgpu_simulation_rate = 5172 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402083 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan1PfS_ii' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z4Fan1PfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,10344)
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch- 1: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,0,0) tid=(430,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (896,10344), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z4Fan1PfS_ii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=11, name: '_Z4Fan1PfS_ii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           78        512     0.019531        0.019531           16


GPGPU-Sim uArch: GPU detected kernel '_Z4Fan1PfS_ii' finished on shader 11.


BRANCH_STATS_PRINT: For Kernel(uid=11, name: '_Z4Fan1PfS_ii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           78        512     0.019531        0.019531           16


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

        7920,          560,            0

kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 897
gpu_sim_insn = 7418
gpu_ipc =       8.2698
gpu_tot_sim_cycle = 11241
gpu_tot_sim_insn = 95193
gpu_tot_ipc =       8.4684
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 425
gpu_total_sim_rate=47596

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3112
	L1I_total_cache_misses = 175
	L1I_total_cache_miss_rate = 0.0562
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 34, Miss = 19, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 58, Miss = 30, Miss_rate = 0.517, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 41, Miss = 21, Miss_rate = 0.512, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 65, Miss = 30, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[4]: Access = 52, Miss = 24, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 63, Miss = 29, Miss_rate = 0.460, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 49, Miss = 23, Miss_rate = 0.469, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[7]: Access = 54, Miss = 25, Miss_rate = 0.463, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[8]: Access = 45, Miss = 21, Miss_rate = 0.467, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[9]: Access = 47, Miss = 23, Miss_rate = 0.489, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 55, Miss = 25, Miss_rate = 0.455, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[11]: Access = 51, Miss = 25, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 46, Miss = 23, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 44, Miss = 23, Miss_rate = 0.523, Pending_hits = 2, Reservation_fails = 0
	L1D_total_cache_accesses = 729
	L1D_total_cache_misses = 355
	L1D_total_cache_miss_rate = 0.4870
	L1D_total_cache_pending_hits = 19
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 1096
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0976
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 338
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 989
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2937
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 175
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
214, 
gpgpu_n_tot_thrd_icount = 174848
gpgpu_n_tot_w_icount = 5464
gpgpu_n_stall_shd_mem = 606
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 338
gpgpu_n_mem_write_global = 217
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3105
gpgpu_n_store_insn = 1060
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 22823
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 363
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:426	W0_Idle:83672	W0_Scoreboard:30016	W1:14	W2:40	W3:29	W4:386	W5:0	W6:25	W7:0	W8:186	W9:2	W10:25	W11:25	W12:357	W13:25	W14:25	W15:25	W16:2860	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1434
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2704 {8:338,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21032 {40:81,72:11,136:125,}
traffic_breakdown_coretomem[INST_ACC_R] = 664 {8:83,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45968 {136:338,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1736 {8:217,}
traffic_breakdown_memtocore[INST_ACC_R] = 11288 {136:83,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 158 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 11240 
mrq_lat_table:18 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	552 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	462 	168 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	109 	233 	11 	0 	0 	0 	0 	8 	48 	96 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       349         0         0         0      1524         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1238         0         0         0      1534         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       618         0         0         0      1529      1926         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1238         0         0         0      1526      1915         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1241      1903         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1891         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749    none      none      none        4954    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none        8167    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none        8275       727    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none        7877      1794    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        5309      1753    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        1784    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       278         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       293       305         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       301       298         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272       288         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14830 n_nop=14814 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.001349
n_activity=184 dram_eff=0.1087
bk0: 6a 14758i bk1: 0a 14828i bk2: 0a 14831i bk3: 0a 14831i bk4: 4a 14810i bk5: 0a 14829i bk6: 0a 14829i bk7: 0a 14829i bk8: 0a 14830i bk9: 0a 14830i bk10: 0a 14830i bk11: 0a 14830i bk12: 0a 14830i bk13: 0a 14830i bk14: 0a 14830i bk15: 0a 14830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14830 n_nop=14820 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.001079
n_activity=95 dram_eff=0.1684
bk0: 4a 14810i bk1: 0a 14830i bk2: 0a 14831i bk3: 0a 14831i bk4: 4a 14808i bk5: 0a 14829i bk6: 0a 14829i bk7: 0a 14829i bk8: 0a 14830i bk9: 0a 14830i bk10: 0a 14830i bk11: 0a 14830i bk12: 0a 14830i bk13: 0a 14830i bk14: 0a 14830i bk15: 0a 14830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000944032
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14830 n_nop=14812 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.002023
n_activity=157 dram_eff=0.1911
bk0: 4a 14810i bk1: 0a 14830i bk2: 0a 14830i bk3: 0a 14830i bk4: 4a 14807i bk5: 4a 14777i bk6: 0a 14827i bk7: 0a 14828i bk8: 0a 14829i bk9: 0a 14830i bk10: 0a 14831i bk11: 0a 14831i bk12: 0a 14831i bk13: 0a 14831i bk14: 0a 14831i bk15: 0a 14831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00498989
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14830 n_nop=14813 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.001888
n_activity=145 dram_eff=0.1931
bk0: 2a 14814i bk1: 0a 14830i bk2: 0a 14830i bk3: 0a 14830i bk4: 4a 14807i bk5: 4a 14774i bk6: 0a 14827i bk7: 0a 14828i bk8: 0a 14829i bk9: 0a 14830i bk10: 0a 14831i bk11: 0a 14831i bk12: 0a 14831i bk13: 0a 14831i bk14: 0a 14831i bk15: 0a 14831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00478759
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14830 n_nop=14818 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.001349
n_activity=105 dram_eff=0.1905
bk0: 0a 14831i bk1: 0a 14832i bk2: 0a 14832i bk3: 0a 14832i bk4: 2a 14815i bk5: 4a 14775i bk6: 0a 14828i bk7: 0a 14828i bk8: 0a 14828i bk9: 0a 14828i bk10: 0a 14829i bk11: 0a 14830i bk12: 0a 14830i bk13: 0a 14830i bk14: 0a 14830i bk15: 0a 14830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00391099
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14830 n_nop=14821 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.001079
n_activity=65 dram_eff=0.2462
bk0: 0a 14830i bk1: 0a 14831i bk2: 0a 14831i bk3: 0a 14831i bk4: 0a 14831i bk5: 4a 14776i bk6: 0a 14829i bk7: 0a 14829i bk8: 0a 14829i bk9: 0a 14829i bk10: 0a 14829i bk11: 0a 14830i bk12: 0a 14830i bk13: 0a 14830i bk14: 0a 14830i bk15: 0a 14830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00391099

========= L2 cache stats =========
L2_cache_bank[0]: Access = 89, Miss = 5, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 133, Miss = 4, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 135, Miss = 4, Miss_rate = 0.030, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 113, Miss = 3, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 42, Miss = 2, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 36, Miss = 1, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 43, Miss = 2, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 45, Miss = 2, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 653
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0383
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 329
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 209
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 73
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2367
icnt_total_pkts_simt_to_mem=1256
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11
	minimum = 6
	maximum = 26
Network latency average = 10.25
	minimum = 6
	maximum = 25
Slowest packet = 1295
Flit latency average = 9.19444
	minimum = 6
	maximum = 21
Slowest flit = 3588
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000990958
	minimum = 0 (at node 0)
	maximum = 0.0133779 (at node 11)
Accepted packet rate average = 0.000990958
	minimum = 0 (at node 0)
	maximum = 0.0133779 (at node 11)
Injected flit rate average = 0.00297287
	minimum = 0 (at node 0)
	maximum = 0.0356745 (at node 11)
Accepted flit rate average= 0.00297287
	minimum = 0 (at node 0)
	maximum = 0.0445931 (at node 11)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.0266 (11 samples)
	minimum = 6 (11 samples)
	maximum = 32.1818 (11 samples)
Network latency average = 11.0503 (11 samples)
	minimum = 6 (11 samples)
	maximum = 29.8182 (11 samples)
Flit latency average = 10.0015 (11 samples)
	minimum = 6 (11 samples)
	maximum = 26.8182 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.00444717 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0199558 (11 samples)
Accepted packet rate average = 0.00444717 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0199558 (11 samples)
Injected flit rate average = 0.0123641 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0609758 (11 samples)
Accepted flit rate average = 0.0123641 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0532216 (11 samples)
Injected packet size average = 2.78023 (11 samples)
Accepted packet size average = 2.78023 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 47596 (inst/sec)
gpgpu_simulation_rate = 5620 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4021c8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan2PfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (4,4,1) 
kernel '_Z4Fan2PfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11241)
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11241)
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11241)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11241)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11241)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11241)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11241)
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11241)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11241)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11241)
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11241)
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11241)
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11241)
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11241)
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11241)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11241)
Branch Status: 1
Branch- 0: 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 0 finished CTA #0 (65,11241), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 12 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=12, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 4 finished CTA #0 (65,11241), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 12 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=12, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 8 finished CTA #0 (65,11241), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 12 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=12, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 12 finished CTA #1 (69,11241), 1 CTAs running
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 9 finished CTA #0 (100,11241), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 12 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=12, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 10 finished CTA #0 (100,11241), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 12 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=12, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 11 finished CTA #0 (106,11241), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 12 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=12, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.500000        0.250000            1
         200    extrinsic          2c0          8     1.000000        0.250000            1


Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 1 finished CTA #0 (553,11241), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 12 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=12, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 2 finished CTA #0 (559,11241), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 12 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=12, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 3 finished CTA #0 (559,11241), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 12 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=12, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.500000        0.250000            1
         200    extrinsic          2c0          8     0.000000        0.000000            1
         2b8    extrinsic          2c8          8     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 5 finished CTA #0 (559,11241), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 12 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=12, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.250000        0.125000            1
         2b8    extrinsic          2c8         12     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 6 finished CTA #0 (571,11241), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 12 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=12, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.250000        0.125000            1
         2b8    extrinsic          2c8         12     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 7 finished CTA #0 (571,11241), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 12 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=12, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.500000        0.250000            1
         200    extrinsic          2c0          8     0.250000        0.062500            1
         2b8    extrinsic          2c8          6     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 12 finished CTA #0 (749,11241), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 12 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=12, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         32     0.500000        0.250000            2
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.250000        0.125000            1


GPGPU-Sim uArch: Shader 13 finished CTA #0 (756,11241), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 12 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=12, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.250000        0.125000            1


GPGPU-Sim uArch: Shader 14 finished CTA #0 (767,11241), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 12 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=12, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.500000        0.250000            1
         200    extrinsic          2c0          8     0.000000        0.000000            1
         2b8    extrinsic          2c8          8     0.250000        0.062500            1


GPGPU-Sim uArch: GPU detected kernel '_Z4Fan2PfS_S_iii' finished on shader 14.


BRANCH_STATS_PRINT: For Kernel(uid=12, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0        256     0.375000        0.187500           16
         200    extrinsic          2c0        160     0.312500        0.130208           12
         2b8    extrinsic          2c8        110     0.090909        0.034722            9


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

       12548,         7804,            0

kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 768
gpu_sim_insn = 8082
gpu_ipc =      10.5234
gpu_tot_sim_cycle = 12009
gpu_tot_sim_insn = 103275
gpu_tot_ipc =       8.5998
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 426
gpu_total_sim_rate=51637

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3466
	L1I_total_cache_misses = 177
	L1I_total_cache_miss_rate = 0.0511
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 34, Miss = 19, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 65, Miss = 32, Miss_rate = 0.492, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 48, Miss = 24, Miss_rate = 0.500, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[4]: Access = 52, Miss = 24, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 70, Miss = 31, Miss_rate = 0.443, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 56, Miss = 26, Miss_rate = 0.464, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[7]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[8]: Access = 45, Miss = 21, Miss_rate = 0.467, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[9]: Access = 47, Miss = 23, Miss_rate = 0.489, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 55, Miss = 25, Miss_rate = 0.455, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[11]: Access = 51, Miss = 25, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 37, Miss = 18, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 52, Miss = 26, Miss_rate = 0.500, Pending_hits = 2, Reservation_fails = 0
	L1D_total_cache_accesses = 797
	L1D_total_cache_misses = 378
	L1D_total_cache_miss_rate = 0.4743
	L1D_total_cache_pending_hits = 20
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1221
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0876
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 361
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1114
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3289
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 177
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
231, 
gpgpu_n_tot_thrd_icount = 195200
gpgpu_n_tot_w_icount = 6100
gpgpu_n_stall_shd_mem = 626
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 361
gpgpu_n_mem_write_global = 235
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3465
gpgpu_n_store_insn = 1180
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24653
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 383
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:429	W0_Idle:91824	W0_Scoreboard:33545	W1:14	W2:55	W3:29	W4:416	W5:0	W6:50	W7:0	W8:274	W9:2	W10:25	W11:25	W12:407	W13:25	W14:25	W15:25	W16:3288	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1434
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2888 {8:361,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23224 {40:83,72:12,136:140,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49096 {136:361,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1880 {8:235,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 158 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 12008 
mrq_lat_table:18 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	593 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	494 	179 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	116 	249 	11 	0 	0 	0 	0 	8 	48 	96 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       349         0         0         0      1524         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1238         0         0         0      1534         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       618         0         0         0      1529      1926         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1238         0         0         0      1526      1915         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1241      1903         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1891         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749    none      none      none        4954    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none        9003    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none        9110       727    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none        8785      1794    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        6180      1788    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        1784    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       278         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       293       305         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       301       298         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272       288         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15843 n_nop=15827 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.001262
n_activity=184 dram_eff=0.1087
bk0: 6a 15771i bk1: 0a 15841i bk2: 0a 15844i bk3: 0a 15844i bk4: 4a 15823i bk5: 0a 15842i bk6: 0a 15842i bk7: 0a 15842i bk8: 0a 15843i bk9: 0a 15843i bk10: 0a 15843i bk11: 0a 15843i bk12: 0a 15843i bk13: 0a 15843i bk14: 0a 15843i bk15: 0a 15843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15843 n_nop=15833 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.00101
n_activity=95 dram_eff=0.1684
bk0: 4a 15823i bk1: 0a 15843i bk2: 0a 15844i bk3: 0a 15844i bk4: 4a 15821i bk5: 0a 15842i bk6: 0a 15842i bk7: 0a 15842i bk8: 0a 15843i bk9: 0a 15843i bk10: 0a 15843i bk11: 0a 15843i bk12: 0a 15843i bk13: 0a 15843i bk14: 0a 15843i bk15: 0a 15843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000883671
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15843 n_nop=15825 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.001894
n_activity=157 dram_eff=0.1911
bk0: 4a 15823i bk1: 0a 15843i bk2: 0a 15843i bk3: 0a 15843i bk4: 4a 15820i bk5: 4a 15790i bk6: 0a 15840i bk7: 0a 15841i bk8: 0a 15842i bk9: 0a 15843i bk10: 0a 15844i bk11: 0a 15844i bk12: 0a 15844i bk13: 0a 15844i bk14: 0a 15844i bk15: 0a 15844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00467083
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15843 n_nop=15826 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.001767
n_activity=145 dram_eff=0.1931
bk0: 2a 15827i bk1: 0a 15843i bk2: 0a 15843i bk3: 0a 15843i bk4: 4a 15820i bk5: 4a 15787i bk6: 0a 15840i bk7: 0a 15841i bk8: 0a 15842i bk9: 0a 15843i bk10: 0a 15844i bk11: 0a 15844i bk12: 0a 15844i bk13: 0a 15844i bk14: 0a 15844i bk15: 0a 15844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00448147
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15843 n_nop=15831 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.001262
n_activity=105 dram_eff=0.1905
bk0: 0a 15844i bk1: 0a 15845i bk2: 0a 15845i bk3: 0a 15845i bk4: 2a 15828i bk5: 4a 15788i bk6: 0a 15841i bk7: 0a 15841i bk8: 0a 15841i bk9: 0a 15841i bk10: 0a 15842i bk11: 0a 15843i bk12: 0a 15843i bk13: 0a 15843i bk14: 0a 15843i bk15: 0a 15843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00366092
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15843 n_nop=15834 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.00101
n_activity=65 dram_eff=0.2462
bk0: 0a 15843i bk1: 0a 15844i bk2: 0a 15844i bk3: 0a 15844i bk4: 0a 15844i bk5: 4a 15789i bk6: 0a 15842i bk7: 0a 15842i bk8: 0a 15842i bk9: 0a 15842i bk10: 0a 15842i bk11: 0a 15843i bk12: 0a 15843i bk13: 0a 15843i bk14: 0a 15843i bk15: 0a 15843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00366092

========= L2 cache stats =========
L2_cache_bank[0]: Access = 89, Miss = 5, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 144, Miss = 4, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 146, Miss = 4, Miss_rate = 0.027, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 127, Miss = 3, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 42, Miss = 2, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 42, Miss = 1, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 45, Miss = 2, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 696
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0359
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 227
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 75
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2510
icnt_total_pkts_simt_to_mem=1363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7442
	minimum = 6
	maximum = 27
Network latency average = 10.0116
	minimum = 6
	maximum = 23
Slowest packet = 1351
Flit latency average = 8.892
	minimum = 6
	maximum = 19
Slowest flit = 3768
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00414738
	minimum = 0 (at node 0)
	maximum = 0.0182292 (at node 21)
Accepted packet rate average = 0.00414738
	minimum = 0 (at node 0)
	maximum = 0.0182292 (at node 21)
Injected flit rate average = 0.0120563
	minimum = 0 (at node 0)
	maximum = 0.0598958 (at node 21)
Accepted flit rate average= 0.0120563
	minimum = 0 (at node 0)
	maximum = 0.0494792 (at node 21)
Injected packet length average = 2.90698
Accepted packet length average = 2.90698
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.9198 (12 samples)
	minimum = 6 (12 samples)
	maximum = 31.75 (12 samples)
Network latency average = 10.9638 (12 samples)
	minimum = 6 (12 samples)
	maximum = 29.25 (12 samples)
Flit latency average = 9.90908 (12 samples)
	minimum = 6 (12 samples)
	maximum = 26.1667 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.00442219 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0198119 (12 samples)
Accepted packet rate average = 0.00442219 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0198119 (12 samples)
Injected flit rate average = 0.0123385 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0608858 (12 samples)
Accepted flit rate average = 0.0123385 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0529097 (12 samples)
Injected packet size average = 2.79013 (12 samples)
Accepted packet size average = 2.79013 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 51637 (inst/sec)
gpgpu_simulation_rate = 6004 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402083 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan1PfS_ii' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z4Fan1PfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,12009)
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch- 1: 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 13 finished CTA #0 (891,12009), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 13 '_Z4Fan1PfS_ii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=13, name: '_Z4Fan1PfS_ii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           78        512     0.017578        0.017578           16


GPGPU-Sim uArch: GPU detected kernel '_Z4Fan1PfS_ii' finished on shader 13.


BRANCH_STATS_PRINT: For Kernel(uid=13, name: '_Z4Fan1PfS_ii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           78        512     0.017578        0.017578           16


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

        7896,          584,            0

kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 13 
gpu_sim_cycle = 892
gpu_sim_insn = 7393
gpu_ipc =       8.2881
gpu_tot_sim_cycle = 12901
gpu_tot_sim_insn = 110668
gpu_tot_ipc =       8.5782
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 426
gpu_total_sim_rate=55334

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3626
	L1I_total_cache_misses = 194
	L1I_total_cache_miss_rate = 0.0535
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 34, Miss = 19, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 65, Miss = 32, Miss_rate = 0.492, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 48, Miss = 24, Miss_rate = 0.500, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[4]: Access = 52, Miss = 24, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 70, Miss = 31, Miss_rate = 0.443, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 56, Miss = 26, Miss_rate = 0.464, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[7]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[8]: Access = 45, Miss = 21, Miss_rate = 0.467, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[9]: Access = 47, Miss = 23, Miss_rate = 0.489, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 55, Miss = 25, Miss_rate = 0.455, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[11]: Access = 51, Miss = 25, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 23, Miss_rate = 0.479, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 52, Miss = 26, Miss_rate = 0.500, Pending_hits = 2, Reservation_fails = 0
	L1D_total_cache_accesses = 808
	L1D_total_cache_misses = 383
	L1D_total_cache_miss_rate = 0.4740
	L1D_total_cache_pending_hits = 21
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1287
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0831
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 366
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1180
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3432
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 194
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
231, 
gpgpu_n_tot_thrd_icount = 203680
gpgpu_n_tot_w_icount = 6365
gpgpu_n_stall_shd_mem = 634
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 366
gpgpu_n_mem_write_global = 240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3483
gpgpu_n_store_insn = 1189
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26719
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 391
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:456	W0_Idle:92985	W0_Scoreboard:33904	W1:14	W2:55	W3:29	W4:416	W5:0	W6:50	W7:0	W8:274	W9:27	W10:25	W11:25	W12:407	W13:25	W14:25	W15:25	W16:3288	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1673
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2928 {8:366,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23808 {40:84,72:12,136:144,}
traffic_breakdown_coretomem[INST_ACC_R] = 696 {8:87,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49776 {136:366,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1920 {8:240,}
traffic_breakdown_memtocore[INST_ACC_R] = 11832 {136:87,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 157 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 12900 
mrq_lat_table:18 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	603 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	502 	183 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	118 	252 	11 	0 	0 	0 	0 	8 	48 	96 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       349         0         0         0      1524         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1238         0         0         0      1534         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       618         0         0         0      1529      1926         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1238         0         0         0      1526      1915         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1241      1903         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1891         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749    none      none      none        4954    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none        9075    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none        9261       727    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none        8943      1834    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        6180      1866    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        1857    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       278         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       293       305         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       301       298         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272       288         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17020 n_nop=17004 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.001175
n_activity=184 dram_eff=0.1087
bk0: 6a 16948i bk1: 0a 17018i bk2: 0a 17021i bk3: 0a 17021i bk4: 4a 17000i bk5: 0a 17019i bk6: 0a 17019i bk7: 0a 17019i bk8: 0a 17020i bk9: 0a 17020i bk10: 0a 17020i bk11: 0a 17020i bk12: 0a 17020i bk13: 0a 17020i bk14: 0a 17020i bk15: 0a 17020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17020 n_nop=17010 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0009401
n_activity=95 dram_eff=0.1684
bk0: 4a 17000i bk1: 0a 17020i bk2: 0a 17021i bk3: 0a 17021i bk4: 4a 16998i bk5: 0a 17019i bk6: 0a 17019i bk7: 0a 17019i bk8: 0a 17020i bk9: 0a 17020i bk10: 0a 17020i bk11: 0a 17020i bk12: 0a 17020i bk13: 0a 17020i bk14: 0a 17020i bk15: 0a 17020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000822562
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17020 n_nop=17002 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.001763
n_activity=157 dram_eff=0.1911
bk0: 4a 17000i bk1: 0a 17020i bk2: 0a 17020i bk3: 0a 17020i bk4: 4a 16997i bk5: 4a 16967i bk6: 0a 17017i bk7: 0a 17018i bk8: 0a 17019i bk9: 0a 17020i bk10: 0a 17021i bk11: 0a 17021i bk12: 0a 17021i bk13: 0a 17021i bk14: 0a 17021i bk15: 0a 17021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00434783
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17020 n_nop=17003 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.001645
n_activity=145 dram_eff=0.1931
bk0: 2a 17004i bk1: 0a 17020i bk2: 0a 17020i bk3: 0a 17020i bk4: 4a 16997i bk5: 4a 16964i bk6: 0a 17017i bk7: 0a 17018i bk8: 0a 17019i bk9: 0a 17020i bk10: 0a 17021i bk11: 0a 17021i bk12: 0a 17021i bk13: 0a 17021i bk14: 0a 17021i bk15: 0a 17021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00417156
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17020 n_nop=17008 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.001175
n_activity=105 dram_eff=0.1905
bk0: 0a 17021i bk1: 0a 17022i bk2: 0a 17022i bk3: 0a 17022i bk4: 2a 17005i bk5: 4a 16965i bk6: 0a 17018i bk7: 0a 17018i bk8: 0a 17018i bk9: 0a 17018i bk10: 0a 17019i bk11: 0a 17020i bk12: 0a 17020i bk13: 0a 17020i bk14: 0a 17020i bk15: 0a 17020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00340776
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17020 n_nop=17011 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0009401
n_activity=65 dram_eff=0.2462
bk0: 0a 17020i bk1: 0a 17021i bk2: 0a 17021i bk3: 0a 17021i bk4: 0a 17021i bk5: 4a 16966i bk6: 0a 17019i bk7: 0a 17019i bk8: 0a 17019i bk9: 0a 17019i bk10: 0a 17019i bk11: 0a 17020i bk12: 0a 17020i bk13: 0a 17020i bk14: 0a 17020i bk15: 0a 17020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00340776

========= L2 cache stats =========
L2_cache_bank[0]: Access = 91, Miss = 5, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 145, Miss = 4, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 148, Miss = 4, Miss_rate = 0.027, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 129, Miss = 3, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 43, Miss = 2, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 42, Miss = 1, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 46, Miss = 2, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 47, Miss = 2, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 708
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0353
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 357
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 232
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 77
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2550
icnt_total_pkts_simt_to_mem=1392
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.8333
	minimum = 6
	maximum = 28
Network latency average = 9.95833
	minimum = 6
	maximum = 27
Slowest packet = 1404
Flit latency average = 8.89855
	minimum = 6
	maximum = 23
Slowest flit = 3905
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000996512
	minimum = 0 (at node 0)
	maximum = 0.0134529 (at node 13)
Accepted packet rate average = 0.000996512
	minimum = 0 (at node 0)
	maximum = 0.0134529 (at node 13)
Injected flit rate average = 0.00286497
	minimum = 0 (at node 0)
	maximum = 0.0325112 (at node 13)
Accepted flit rate average= 0.00286497
	minimum = 0 (at node 0)
	maximum = 0.044843 (at node 13)
Injected packet length average = 2.875
Accepted packet length average = 2.875
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.8362 (13 samples)
	minimum = 6 (13 samples)
	maximum = 31.4615 (13 samples)
Network latency average = 10.8864 (13 samples)
	minimum = 6 (13 samples)
	maximum = 29.0769 (13 samples)
Flit latency average = 9.83135 (13 samples)
	minimum = 6 (13 samples)
	maximum = 25.9231 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.00415868 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0193227 (13 samples)
Accepted packet rate average = 0.00415868 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0193227 (13 samples)
Injected flit rate average = 0.0116098 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0587031 (13 samples)
Accepted flit rate average = 0.0116098 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0522892 (13 samples)
Injected packet size average = 2.7917 (13 samples)
Accepted packet size average = 2.7917 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 55334 (inst/sec)
gpgpu_simulation_rate = 6450 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4021c8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan2PfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (4,4,1) 
kernel '_Z4Fan2PfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,12901)
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,12901)
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,12901)
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,12901)
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,12901)
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,12901)
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,12901)
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,12901)
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,12901)
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,12901)
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,12901)
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,12901)
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,12901)
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,12901)
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,12901)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,12901)
Branch Status: 1
Branch- 0: 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 2 finished CTA #0 (65,12901), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 14 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=14, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 6 finished CTA #0 (65,12901), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 14 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=14, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 10 finished CTA #0 (65,12901), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 14 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=14, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 14 finished CTA #1 (69,12901), 1 CTAs running
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 11 finished CTA #0 (100,12901), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 14 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=14, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 12 finished CTA #0 (100,12901), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 14 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=14, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 13 finished CTA #0 (106,12901), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 14 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=14, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.750000        0.375000            1
         200    extrinsic          2c0          4     1.000000        0.125000            1


Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 9 finished CTA #0 (509,12901), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 14 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=14, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.750000        0.375000            1
         200    extrinsic          2c0          4     0.500000        0.062500            1
         2b8    extrinsic          2c8          2     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 7 finished CTA #0 (524,12901), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 14 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=14, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.500000        0.250000            1
         2b8    extrinsic          2c8          8     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 3 finished CTA #0 (557,12901), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 14 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=14, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 4 finished CTA #0 (573,12901), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 14 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=14, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 5 finished CTA #0 (574,12901), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 14 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=14, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.750000        0.375000            1
         200    extrinsic          2c0          4     0.000000        0.000000            1
         2b8    extrinsic          2c8          4     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 8 finished CTA #0 (585,12901), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 14 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=14, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.500000        0.250000            1
         2b8    extrinsic          2c8          8     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 14 finished CTA #0 (744,12901), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 14 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=14, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         32     0.500000        0.250000            2
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.250000        0.125000            1


GPGPU-Sim uArch: Shader 0 finished CTA #0 (773,12901), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 14 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=14, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.250000        0.125000            1


GPGPU-Sim uArch: Shader 1 finished CTA #0 (779,12901), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 14 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=14, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.750000        0.375000            1
         200    extrinsic          2c0          4     0.000000        0.000000            1
         2b8    extrinsic          2c8          4     0.250000        0.031250            1


GPGPU-Sim uArch: GPU detected kernel '_Z4Fan2PfS_S_iii' finished on shader 1.


BRANCH_STATS_PRINT: For Kernel(uid=14, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0        256     0.437500        0.218750           16
         200    extrinsic          2c0        144     0.375000        0.140625           12
         2b8    extrinsic          2c8         90     0.100000        0.031250            9


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

       11931,         8421,            0

kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 14 
gpu_sim_cycle = 780
gpu_sim_insn = 7520
gpu_ipc =       9.6410
gpu_tot_sim_cycle = 13681
gpu_tot_sim_insn = 118188
gpu_tot_ipc =       8.6388
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 439
gpu_total_sim_rate=59094

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3980
	L1I_total_cache_misses = 196
	L1I_total_cache_miss_rate = 0.0492
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 50, Miss = 24, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 73, Miss = 35, Miss_rate = 0.479, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 48, Miss = 24, Miss_rate = 0.500, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 79, Miss = 35, Miss_rate = 0.443, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[4]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 74, Miss = 33, Miss_rate = 0.446, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 56, Miss = 26, Miss_rate = 0.464, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68, Miss = 29, Miss_rate = 0.426, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[8]: Access = 55, Miss = 25, Miss_rate = 0.455, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[9]: Access = 51, Miss = 24, Miss_rate = 0.471, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 55, Miss = 25, Miss_rate = 0.455, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[11]: Access = 51, Miss = 25, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 23, Miss_rate = 0.479, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 30, Miss_rate = 0.441, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 896
	L1D_total_cache_misses = 412
	L1D_total_cache_miss_rate = 0.4598
	L1D_total_cache_pending_hits = 24
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1412
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0758
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 395
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1305
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 247
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3784
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 196
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
294, 
gpgpu_n_tot_thrd_icount = 224032
gpgpu_n_tot_w_icount = 7001
gpgpu_n_stall_shd_mem = 674
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 395
gpgpu_n_mem_write_global = 264
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3780
gpgpu_n_store_insn = 1288
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28476
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 431
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:459	W0_Idle:101076	W0_Scoreboard:37442	W1:28	W2:80	W3:30	W4:528	W5:0	W6:50	W7:0	W8:324	W9:27	W10:25	W11:25	W12:413	W13:25	W14:25	W15:25	W16:3716	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1673
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3160 {8:395,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25536 {40:96,72:18,136:150,}
traffic_breakdown_coretomem[INST_ACC_R] = 712 {8:89,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 53720 {136:395,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2112 {8:264,}
traffic_breakdown_memtocore[INST_ACC_R] = 12104 {136:89,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 157 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 13680 
mrq_lat_table:18 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	656 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	542 	198 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	128 	271 	11 	0 	0 	0 	0 	8 	48 	96 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       349         0         0         0      1524         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1238         0         0         0      1534         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       618         0         0         0      1529      1926         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1238         0         0         0      1526      1915         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1241      1903         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1891         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749    none      none      none        4954    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none        9853    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       10477       727    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       10247      1871    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        7044      1940    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        1893    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       278         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       293       305         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       301       298         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272       288         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18049 n_nop=18033 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.001108
n_activity=184 dram_eff=0.1087
bk0: 6a 17977i bk1: 0a 18047i bk2: 0a 18050i bk3: 0a 18050i bk4: 4a 18029i bk5: 0a 18048i bk6: 0a 18048i bk7: 0a 18048i bk8: 0a 18049i bk9: 0a 18049i bk10: 0a 18049i bk11: 0a 18049i bk12: 0a 18049i bk13: 0a 18049i bk14: 0a 18049i bk15: 0a 18049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18049 n_nop=18039 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0008865
n_activity=95 dram_eff=0.1684
bk0: 4a 18029i bk1: 0a 18049i bk2: 0a 18050i bk3: 0a 18050i bk4: 4a 18027i bk5: 0a 18048i bk6: 0a 18048i bk7: 0a 18048i bk8: 0a 18049i bk9: 0a 18049i bk10: 0a 18049i bk11: 0a 18049i bk12: 0a 18049i bk13: 0a 18049i bk14: 0a 18049i bk15: 0a 18049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000775666
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18049 n_nop=18031 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.001662
n_activity=157 dram_eff=0.1911
bk0: 4a 18029i bk1: 0a 18049i bk2: 0a 18049i bk3: 0a 18049i bk4: 4a 18026i bk5: 4a 17996i bk6: 0a 18046i bk7: 0a 18047i bk8: 0a 18048i bk9: 0a 18049i bk10: 0a 18050i bk11: 0a 18050i bk12: 0a 18050i bk13: 0a 18050i bk14: 0a 18050i bk15: 0a 18050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00409995
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18049 n_nop=18032 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.001551
n_activity=145 dram_eff=0.1931
bk0: 2a 18033i bk1: 0a 18049i bk2: 0a 18049i bk3: 0a 18049i bk4: 4a 18026i bk5: 4a 17993i bk6: 0a 18046i bk7: 0a 18047i bk8: 0a 18048i bk9: 0a 18049i bk10: 0a 18050i bk11: 0a 18050i bk12: 0a 18050i bk13: 0a 18050i bk14: 0a 18050i bk15: 0a 18050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00393374
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18049 n_nop=18037 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.001108
n_activity=105 dram_eff=0.1905
bk0: 0a 18050i bk1: 0a 18051i bk2: 0a 18051i bk3: 0a 18051i bk4: 2a 18034i bk5: 4a 17994i bk6: 0a 18047i bk7: 0a 18047i bk8: 0a 18047i bk9: 0a 18047i bk10: 0a 18048i bk11: 0a 18049i bk12: 0a 18049i bk13: 0a 18049i bk14: 0a 18049i bk15: 0a 18049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00321347
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18049 n_nop=18040 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0008865
n_activity=65 dram_eff=0.2462
bk0: 0a 18049i bk1: 0a 18050i bk2: 0a 18050i bk3: 0a 18050i bk4: 0a 18050i bk5: 4a 17995i bk6: 0a 18048i bk7: 0a 18048i bk8: 0a 18048i bk9: 0a 18048i bk10: 0a 18048i bk11: 0a 18049i bk12: 0a 18049i bk13: 0a 18049i bk14: 0a 18049i bk15: 0a 18049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00321347

========= L2 cache stats =========
L2_cache_bank[0]: Access = 91, Miss = 5, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 155, Miss = 4, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 164, Miss = 4, Miss_rate = 0.024, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 148, Miss = 3, Miss_rate = 0.020, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 48, Miss = 1, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 48, Miss = 2, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 48, Miss = 2, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 763
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0328
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 386
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 79
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2729
icnt_total_pkts_simt_to_mem=1495
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.9
	minimum = 6
	maximum = 26
Network latency average = 9.89091
	minimum = 6
	maximum = 21
Slowest packet = 1468
Flit latency average = 8.60993
	minimum = 6
	maximum = 17
Slowest flit = 4089
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00522317
	minimum = 0 (at node 2)
	maximum = 0.024359 (at node 21)
Accepted packet rate average = 0.00522317
	minimum = 0 (at node 2)
	maximum = 0.024359 (at node 21)
Injected flit rate average = 0.0133903
	minimum = 0 (at node 2)
	maximum = 0.075641 (at node 21)
Accepted flit rate average= 0.0133903
	minimum = 0 (at node 2)
	maximum = 0.05 (at node 21)
Injected packet length average = 2.56364
Accepted packet length average = 2.56364
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.7693 (14 samples)
	minimum = 6 (14 samples)
	maximum = 31.0714 (14 samples)
Network latency average = 10.8153 (14 samples)
	minimum = 6 (14 samples)
	maximum = 28.5 (14 samples)
Flit latency average = 9.74411 (14 samples)
	minimum = 6 (14 samples)
	maximum = 25.2857 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.00423471 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0196825 (14 samples)
Accepted packet rate average = 0.00423471 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0196825 (14 samples)
Injected flit rate average = 0.0117369 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.059913 (14 samples)
Accepted flit rate average = 0.0117369 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0521257 (14 samples)
Injected packet size average = 2.7716 (14 samples)
Accepted packet size average = 2.7716 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 59094 (inst/sec)
gpgpu_simulation_rate = 6840 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402083 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan1PfS_ii' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z4Fan1PfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,13681)
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch- 1: 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 14181  inst.: 125476 (ipc=14.6) sim_rate=41825 (inst/sec) elapsed = 0:0:00:03 / Tue Dec  8 20:58:35 2015
GPGPU-Sim uArch: Shader 0 finished CTA #0 (884,13681), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 15 '_Z4Fan1PfS_ii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=15, name: '_Z4Fan1PfS_ii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           78        512     0.015625        0.015625           16


GPGPU-Sim uArch: GPU detected kernel '_Z4Fan1PfS_ii' finished on shader 0.


BRANCH_STATS_PRINT: For Kernel(uid=15, name: '_Z4Fan1PfS_ii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           78        512     0.015625        0.015625           16


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

        7872,          608,            0

kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 15 
gpu_sim_cycle = 885
gpu_sim_insn = 7368
gpu_ipc =       8.3254
gpu_tot_sim_cycle = 14566
gpu_tot_sim_insn = 125556
gpu_tot_ipc =       8.6198
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 439
gpu_total_sim_rate=41852

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4140
	L1I_total_cache_misses = 213
	L1I_total_cache_miss_rate = 0.0514
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 59, Miss = 28, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 73, Miss = 35, Miss_rate = 0.479, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 48, Miss = 24, Miss_rate = 0.500, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 79, Miss = 35, Miss_rate = 0.443, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[4]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 74, Miss = 33, Miss_rate = 0.446, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 56, Miss = 26, Miss_rate = 0.464, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68, Miss = 29, Miss_rate = 0.426, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[8]: Access = 55, Miss = 25, Miss_rate = 0.455, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[9]: Access = 51, Miss = 24, Miss_rate = 0.471, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 55, Miss = 25, Miss_rate = 0.455, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[11]: Access = 51, Miss = 25, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 23, Miss_rate = 0.479, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 30, Miss_rate = 0.441, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 905
	L1D_total_cache_misses = 416
	L1D_total_cache_miss_rate = 0.4597
	L1D_total_cache_pending_hits = 24
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1478
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0724
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 399
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1371
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3927
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 213
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
334, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 232512
gpgpu_n_tot_w_icount = 7266
gpgpu_n_stall_shd_mem = 680
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 399
gpgpu_n_mem_write_global = 268
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3796
gpgpu_n_store_insn = 1296
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30540
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 437
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:486	W0_Idle:102226	W0_Scoreboard:37798	W1:28	W2:80	W3:30	W4:528	W5:0	W6:50	W7:0	W8:349	W9:27	W10:25	W11:25	W12:413	W13:25	W14:25	W15:25	W16:3716	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1912
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3192 {8:399,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26080 {40:96,72:18,136:154,}
traffic_breakdown_coretomem[INST_ACC_R] = 728 {8:91,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54264 {136:399,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2144 {8:268,}
traffic_breakdown_memtocore[INST_ACC_R] = 12376 {136:91,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 157 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 14565 
mrq_lat_table:18 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	664 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	549 	201 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	130 	273 	11 	0 	0 	0 	0 	8 	48 	96 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       349         0         0         0      1524         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1238         0         0         0      1534         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       618         0         0         0      1529      1926         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1238         0         0         0      1526      1915         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1241      1903         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1891         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749    none      none      none        4954    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none        9853    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       10629       727    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       10396      1871    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        7044      2018    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        1965    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       278         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       293       305         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       301       298         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272       288         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19216 n_nop=19200 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.001041
n_activity=184 dram_eff=0.1087
bk0: 6a 19144i bk1: 0a 19214i bk2: 0a 19217i bk3: 0a 19217i bk4: 4a 19196i bk5: 0a 19215i bk6: 0a 19215i bk7: 0a 19215i bk8: 0a 19216i bk9: 0a 19216i bk10: 0a 19216i bk11: 0a 19216i bk12: 0a 19216i bk13: 0a 19216i bk14: 0a 19216i bk15: 0a 19216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19216 n_nop=19206 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0008326
n_activity=95 dram_eff=0.1684
bk0: 4a 19196i bk1: 0a 19216i bk2: 0a 19217i bk3: 0a 19217i bk4: 4a 19194i bk5: 0a 19215i bk6: 0a 19215i bk7: 0a 19215i bk8: 0a 19216i bk9: 0a 19216i bk10: 0a 19216i bk11: 0a 19216i bk12: 0a 19216i bk13: 0a 19216i bk14: 0a 19216i bk15: 0a 19216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00072856
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19216 n_nop=19198 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.001561
n_activity=157 dram_eff=0.1911
bk0: 4a 19196i bk1: 0a 19216i bk2: 0a 19216i bk3: 0a 19216i bk4: 4a 19193i bk5: 4a 19163i bk6: 0a 19213i bk7: 0a 19214i bk8: 0a 19215i bk9: 0a 19216i bk10: 0a 19217i bk11: 0a 19217i bk12: 0a 19217i bk13: 0a 19217i bk14: 0a 19217i bk15: 0a 19217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00385096
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19216 n_nop=19199 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.001457
n_activity=145 dram_eff=0.1931
bk0: 2a 19200i bk1: 0a 19216i bk2: 0a 19216i bk3: 0a 19216i bk4: 4a 19193i bk5: 4a 19160i bk6: 0a 19213i bk7: 0a 19214i bk8: 0a 19215i bk9: 0a 19216i bk10: 0a 19217i bk11: 0a 19217i bk12: 0a 19217i bk13: 0a 19217i bk14: 0a 19217i bk15: 0a 19217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00369484
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19216 n_nop=19204 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.001041
n_activity=105 dram_eff=0.1905
bk0: 0a 19217i bk1: 0a 19218i bk2: 0a 19218i bk3: 0a 19218i bk4: 2a 19201i bk5: 4a 19161i bk6: 0a 19214i bk7: 0a 19214i bk8: 0a 19214i bk9: 0a 19214i bk10: 0a 19215i bk11: 0a 19216i bk12: 0a 19216i bk13: 0a 19216i bk14: 0a 19216i bk15: 0a 19216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00301832
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19216 n_nop=19207 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0008326
n_activity=65 dram_eff=0.2462
bk0: 0a 19216i bk1: 0a 19217i bk2: 0a 19217i bk3: 0a 19217i bk4: 0a 19217i bk5: 4a 19162i bk6: 0a 19215i bk7: 0a 19215i bk8: 0a 19215i bk9: 0a 19215i bk10: 0a 19215i bk11: 0a 19216i bk12: 0a 19216i bk13: 0a 19216i bk14: 0a 19216i bk15: 0a 19216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00301832

========= L2 cache stats =========
L2_cache_bank[0]: Access = 93, Miss = 5, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 155, Miss = 4, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 166, Miss = 4, Miss_rate = 0.024, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 150, Miss = 3, Miss_rate = 0.020, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 48, Miss = 1, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 50, Miss = 2, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 50, Miss = 2, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 773
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0323
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 390
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 260
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 81
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2763
icnt_total_pkts_simt_to_mem=1521
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.2
	minimum = 6
	maximum = 20
Network latency average = 9.5
	minimum = 6
	maximum = 19
Slowest packet = 1537
Flit latency average = 8.1
	minimum = 6
	maximum = 15
Slowest flit = 4255
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000836995
	minimum = 0 (at node 1)
	maximum = 0.0112994 (at node 0)
Accepted packet rate average = 0.000836995
	minimum = 0 (at node 1)
	maximum = 0.0112994 (at node 0)
Injected flit rate average = 0.00251099
	minimum = 0 (at node 1)
	maximum = 0.0293785 (at node 0)
Accepted flit rate average= 0.00251099
	minimum = 0 (at node 1)
	maximum = 0.0384181 (at node 0)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.6647 (15 samples)
	minimum = 6 (15 samples)
	maximum = 30.3333 (15 samples)
Network latency average = 10.7276 (15 samples)
	minimum = 6 (15 samples)
	maximum = 27.8667 (15 samples)
Flit latency average = 9.6345 (15 samples)
	minimum = 6 (15 samples)
	maximum = 24.6 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.0040082 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0191236 (15 samples)
Accepted packet rate average = 0.0040082 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0191236 (15 samples)
Injected flit rate average = 0.0111219 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0578773 (15 samples)
Accepted flit rate average = 0.0111219 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0512119 (15 samples)
Injected packet size average = 2.77478 (15 samples)
Accepted packet size average = 2.77478 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 41852 (inst/sec)
gpgpu_simulation_rate = 4855 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4021c8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan2PfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (4,4,1) 
kernel '_Z4Fan2PfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,14566)
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,14566)
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,14566)
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,14566)
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,14566)
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,14566)
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,14566)
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,14566)
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,14566)
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,14566)
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,14566)
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,14566)
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,14566)
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,14566)
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,14566)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,14566)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (65,14566), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 16 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=16, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 3 finished CTA #0 (65,14566), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 16 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=16, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 4 finished CTA #0 (65,14566), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 16 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=16, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 7 finished CTA #0 (65,14566), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 16 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=16, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 8 finished CTA #0 (65,14566), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 16 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=16, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 11 finished CTA #0 (65,14566), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 16 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=16, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 12 finished CTA #0 (65,14566), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 16 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=16, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 1 finished CTA #1 (69,14566), 1 CTAs running
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 13 finished CTA #0 (100,14566), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 16 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=16, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 14 finished CTA #0 (100,14566), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 16 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=16, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     1.000000        0.500000            1


Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 9 finished CTA #0 (518,14566), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 16 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=16, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.750000        0.375000            1
         2b8    extrinsic          2c8          4     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 5 finished CTA #0 (559,14566), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 16 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=16, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 6 finished CTA #0 (571,14566), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 16 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=16, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 10 finished CTA #0 (577,14566), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 16 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=16, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.750000        0.375000            1
         2b8    extrinsic          2c8          4     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 1 finished CTA #0 (743,14566), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 16 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=16, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         32     0.500000        0.250000            2
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.250000        0.125000            1


GPGPU-Sim uArch: Shader 2 finished CTA #0 (749,14566), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 16 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=16, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.250000        0.125000            1


GPGPU-Sim uArch: GPU detected kernel '_Z4Fan2PfS_S_iii' finished on shader 2.


BRANCH_STATS_PRINT: For Kernel(uid=16, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0        256     0.500000        0.250000           16
         200    extrinsic          2c0        128     0.437500        0.218750            8
         2b8    extrinsic          2c8         72     0.111111        0.041667            6


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

       11360,         5024,            0

kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 16 
gpu_sim_cycle = 750
gpu_sim_insn = 7000
gpu_ipc =       9.3333
gpu_tot_sim_cycle = 15316
gpu_tot_sim_insn = 132556
gpu_tot_ipc =       8.6547
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 440
gpu_total_sim_rate=44185

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4420
	L1I_total_cache_misses = 213
	L1I_total_cache_miss_rate = 0.0482
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 59, Miss = 28, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 60, Miss = 28, Miss_rate = 0.467, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[3]: Access = 79, Miss = 35, Miss_rate = 0.443, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[4]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 63, Miss = 29, Miss_rate = 0.460, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68, Miss = 29, Miss_rate = 0.426, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[8]: Access = 55, Miss = 25, Miss_rate = 0.455, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[9]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[11]: Access = 51, Miss = 25, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 23, Miss_rate = 0.479, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 30, Miss_rate = 0.441, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 957
	L1D_total_cache_misses = 433
	L1D_total_cache_miss_rate = 0.4525
	L1D_total_cache_pending_hits = 26
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1588
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0674
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 416
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1481
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 265
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4207
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 213
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
351, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 248896
gpgpu_n_tot_w_icount = 7778
gpgpu_n_stall_shd_mem = 700
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 416
gpgpu_n_mem_write_global = 282
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4036
gpgpu_n_store_insn = 1376
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 32228
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 457
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:489	W0_Idle:107820	W0_Scoreboard:40463	W1:28	W2:80	W3:30	W4:604	W5:0	W6:50	W7:0	W8:349	W9:27	W10:25	W11:25	W12:417	W13:25	W14:25	W15:25	W16:4148	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1912
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3328 {8:416,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27792 {40:98,72:18,136:166,}
traffic_breakdown_coretomem[INST_ACC_R] = 728 {8:91,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56576 {136:416,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2256 {8:282,}
traffic_breakdown_memtocore[INST_ACC_R] = 12376 {136:91,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 157 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 15315 
mrq_lat_table:18 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	695 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	573 	208 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	140 	280 	11 	0 	0 	0 	0 	8 	48 	96 	130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       349         0         0         0      1524         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1238         0         0         0      1534         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       618         0         0         0      1529      1926         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1238         0         0         0      1526      1915         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1241      1903         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1891         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749    none      none      none        4954    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none       10074    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       11375       727    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       11319      1871    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        7610      2091    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        1965    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       278         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       293       305         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       301       298         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272       288         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20205 n_nop=20189 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.0009899
n_activity=184 dram_eff=0.1087
bk0: 6a 20133i bk1: 0a 20203i bk2: 0a 20206i bk3: 0a 20206i bk4: 4a 20185i bk5: 0a 20204i bk6: 0a 20204i bk7: 0a 20204i bk8: 0a 20205i bk9: 0a 20205i bk10: 0a 20205i bk11: 0a 20205i bk12: 0a 20205i bk13: 0a 20205i bk14: 0a 20205i bk15: 0a 20205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20205 n_nop=20195 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0007919
n_activity=95 dram_eff=0.1684
bk0: 4a 20185i bk1: 0a 20205i bk2: 0a 20206i bk3: 0a 20206i bk4: 4a 20183i bk5: 0a 20204i bk6: 0a 20204i bk7: 0a 20204i bk8: 0a 20205i bk9: 0a 20205i bk10: 0a 20205i bk11: 0a 20205i bk12: 0a 20205i bk13: 0a 20205i bk14: 0a 20205i bk15: 0a 20205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000692898
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20205 n_nop=20187 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.001485
n_activity=157 dram_eff=0.1911
bk0: 4a 20185i bk1: 0a 20205i bk2: 0a 20205i bk3: 0a 20205i bk4: 4a 20182i bk5: 4a 20152i bk6: 0a 20202i bk7: 0a 20203i bk8: 0a 20204i bk9: 0a 20205i bk10: 0a 20206i bk11: 0a 20206i bk12: 0a 20206i bk13: 0a 20206i bk14: 0a 20206i bk15: 0a 20206i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00366246
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20205 n_nop=20188 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.001386
n_activity=145 dram_eff=0.1931
bk0: 2a 20189i bk1: 0a 20205i bk2: 0a 20205i bk3: 0a 20205i bk4: 4a 20182i bk5: 4a 20149i bk6: 0a 20202i bk7: 0a 20203i bk8: 0a 20204i bk9: 0a 20205i bk10: 0a 20206i bk11: 0a 20206i bk12: 0a 20206i bk13: 0a 20206i bk14: 0a 20206i bk15: 0a 20206i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00351398
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20205 n_nop=20193 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.0009899
n_activity=105 dram_eff=0.1905
bk0: 0a 20206i bk1: 0a 20207i bk2: 0a 20207i bk3: 0a 20207i bk4: 2a 20190i bk5: 4a 20150i bk6: 0a 20203i bk7: 0a 20203i bk8: 0a 20203i bk9: 0a 20203i bk10: 0a 20204i bk11: 0a 20205i bk12: 0a 20205i bk13: 0a 20205i bk14: 0a 20205i bk15: 0a 20205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00287058
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20205 n_nop=20196 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0007919
n_activity=65 dram_eff=0.2462
bk0: 0a 20205i bk1: 0a 20206i bk2: 0a 20206i bk3: 0a 20206i bk4: 0a 20206i bk5: 4a 20151i bk6: 0a 20204i bk7: 0a 20204i bk8: 0a 20204i bk9: 0a 20204i bk10: 0a 20204i bk11: 0a 20205i bk12: 0a 20205i bk13: 0a 20205i bk14: 0a 20205i bk15: 0a 20205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00287058

========= L2 cache stats =========
L2_cache_bank[0]: Access = 93, Miss = 5, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 158, Miss = 4, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 162, Miss = 3, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 52, Miss = 1, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 52, Miss = 2, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 50, Miss = 2, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 804
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0311
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 407
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 274
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 81
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2862
icnt_total_pkts_simt_to_mem=1602
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.4677
	minimum = 6
	maximum = 27
Network latency average = 9.69355
	minimum = 6
	maximum = 23
Slowest packet = 1582
Flit latency average = 8.36111
	minimum = 6
	maximum = 19
Slowest flit = 4404
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00306173
	minimum = 0 (at node 0)
	maximum = 0.016 (at node 21)
Accepted packet rate average = 0.00306173
	minimum = 0 (at node 0)
	maximum = 0.016 (at node 21)
Injected flit rate average = 0.00888889
	minimum = 0 (at node 0)
	maximum = 0.048 (at node 21)
Accepted flit rate average= 0.00888889
	minimum = 0 (at node 0)
	maximum = 0.048 (at node 21)
Injected packet length average = 2.90323
Accepted packet length average = 2.90323
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5899 (16 samples)
	minimum = 6 (16 samples)
	maximum = 30.125 (16 samples)
Network latency average = 10.663 (16 samples)
	minimum = 6 (16 samples)
	maximum = 27.5625 (16 samples)
Flit latency average = 9.55491 (16 samples)
	minimum = 6 (16 samples)
	maximum = 24.25 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.00394904 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0189284 (16 samples)
Accepted packet rate average = 0.00394904 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0189284 (16 samples)
Injected flit rate average = 0.0109823 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.05726 (16 samples)
Accepted flit rate average = 0.0109823 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0510111 (16 samples)
Injected packet size average = 2.78101 (16 samples)
Accepted packet size average = 2.78101 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 44185 (inst/sec)
gpgpu_simulation_rate = 5105 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402083 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan1PfS_ii' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z4Fan1PfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,15316)
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch- 1: 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 2 finished CTA #0 (880,15316), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 17 '_Z4Fan1PfS_ii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=17, name: '_Z4Fan1PfS_ii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           78        512     0.013672        0.013672           16


GPGPU-Sim uArch: GPU detected kernel '_Z4Fan1PfS_ii' finished on shader 2.


BRANCH_STATS_PRINT: For Kernel(uid=17, name: '_Z4Fan1PfS_ii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           78        512     0.013672        0.013672           16


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

        7848,          632,            0

kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 17 
gpu_sim_cycle = 881
gpu_sim_insn = 7343
gpu_ipc =       8.3348
gpu_tot_sim_cycle = 16197
gpu_tot_sim_insn = 139899
gpu_tot_ipc =       8.6373
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 440
gpu_total_sim_rate=46633

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4580
	L1I_total_cache_misses = 230
	L1I_total_cache_miss_rate = 0.0502
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 59, Miss = 28, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 79, Miss = 35, Miss_rate = 0.443, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[4]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 63, Miss = 29, Miss_rate = 0.460, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68, Miss = 29, Miss_rate = 0.426, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[8]: Access = 55, Miss = 25, Miss_rate = 0.455, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[9]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[11]: Access = 51, Miss = 25, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 23, Miss_rate = 0.479, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 30, Miss_rate = 0.441, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 966
	L1D_total_cache_misses = 437
	L1D_total_cache_miss_rate = 0.4524
	L1D_total_cache_pending_hits = 27
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1654
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0647
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1547
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4350
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 230
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
351, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 257376
gpgpu_n_tot_w_icount = 8043
gpgpu_n_stall_shd_mem = 706
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420
gpgpu_n_mem_write_global = 286
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4050
gpgpu_n_store_insn = 1383
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34290
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 463
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:516	W0_Idle:108963	W0_Scoreboard:40818	W1:28	W2:80	W3:30	W4:604	W5:0	W6:50	W7:25	W8:349	W9:27	W10:25	W11:25	W12:417	W13:25	W14:25	W15:25	W16:4148	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:1	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2151
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3360 {8:420,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28240 {40:99,72:18,136:169,}
traffic_breakdown_coretomem[INST_ACC_R] = 744 {8:93,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57120 {136:420,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2288 {8:286,}
traffic_breakdown_memtocore[INST_ACC_R] = 12648 {136:93,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 156 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 16196 
mrq_lat_table:18 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	703 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	580 	211 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	141 	283 	11 	0 	0 	0 	0 	8 	48 	96 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       349         0         0         0      1524         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1238         0         0         0      1534         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       618         0         0         0      1529      1926         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1238         0         0         0      1526      1915         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1241      1903         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1891         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749    none      none      none        4954    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none       10074    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       11522       727    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       11471      1871    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        7610      2168    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        2038    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       278         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       293       305         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       301       298         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272       288         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21367 n_nop=21351 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.000936
n_activity=184 dram_eff=0.1087
bk0: 6a 21295i bk1: 0a 21365i bk2: 0a 21368i bk3: 0a 21368i bk4: 4a 21347i bk5: 0a 21366i bk6: 0a 21366i bk7: 0a 21366i bk8: 0a 21367i bk9: 0a 21367i bk10: 0a 21367i bk11: 0a 21367i bk12: 0a 21367i bk13: 0a 21367i bk14: 0a 21367i bk15: 0a 21367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21367 n_nop=21357 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0007488
n_activity=95 dram_eff=0.1684
bk0: 4a 21347i bk1: 0a 21367i bk2: 0a 21368i bk3: 0a 21368i bk4: 4a 21345i bk5: 0a 21366i bk6: 0a 21366i bk7: 0a 21366i bk8: 0a 21367i bk9: 0a 21367i bk10: 0a 21367i bk11: 0a 21367i bk12: 0a 21367i bk13: 0a 21367i bk14: 0a 21367i bk15: 0a 21367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000655216
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21367 n_nop=21349 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.001404
n_activity=157 dram_eff=0.1911
bk0: 4a 21347i bk1: 0a 21367i bk2: 0a 21367i bk3: 0a 21367i bk4: 4a 21344i bk5: 4a 21314i bk6: 0a 21364i bk7: 0a 21365i bk8: 0a 21366i bk9: 0a 21367i bk10: 0a 21368i bk11: 0a 21368i bk12: 0a 21368i bk13: 0a 21368i bk14: 0a 21368i bk15: 0a 21368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00346328
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21367 n_nop=21350 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.00131
n_activity=145 dram_eff=0.1931
bk0: 2a 21351i bk1: 0a 21367i bk2: 0a 21367i bk3: 0a 21367i bk4: 4a 21344i bk5: 4a 21311i bk6: 0a 21364i bk7: 0a 21365i bk8: 0a 21366i bk9: 0a 21367i bk10: 0a 21368i bk11: 0a 21368i bk12: 0a 21368i bk13: 0a 21368i bk14: 0a 21368i bk15: 0a 21368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00332288
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21367 n_nop=21355 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.000936
n_activity=105 dram_eff=0.1905
bk0: 0a 21368i bk1: 0a 21369i bk2: 0a 21369i bk3: 0a 21369i bk4: 2a 21352i bk5: 4a 21312i bk6: 0a 21365i bk7: 0a 21365i bk8: 0a 21365i bk9: 0a 21365i bk10: 0a 21366i bk11: 0a 21367i bk12: 0a 21367i bk13: 0a 21367i bk14: 0a 21367i bk15: 0a 21367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00271447
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21367 n_nop=21358 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0007488
n_activity=65 dram_eff=0.2462
bk0: 0a 21367i bk1: 0a 21368i bk2: 0a 21368i bk3: 0a 21368i bk4: 0a 21368i bk5: 4a 21313i bk6: 0a 21366i bk7: 0a 21366i bk8: 0a 21366i bk9: 0a 21366i bk10: 0a 21366i bk11: 0a 21367i bk12: 0a 21367i bk13: 0a 21367i bk14: 0a 21367i bk15: 0a 21367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00271447

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95, Miss = 5, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 158, Miss = 4, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 178, Miss = 4, Miss_rate = 0.022, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 164, Miss = 3, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 52, Miss = 1, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 54, Miss = 2, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 52, Miss = 2, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 814
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0307
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 411
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 278
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 83
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2896
icnt_total_pkts_simt_to_mem=1625
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.15
	minimum = 6
	maximum = 22
Network latency average = 9.35
	minimum = 6
	maximum = 21
Slowest packet = 1619
Flit latency average = 8.22807
	minimum = 6
	maximum = 17
Slowest flit = 4495
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000840795
	minimum = 0 (at node 0)
	maximum = 0.0113507 (at node 2)
Accepted packet rate average = 0.000840795
	minimum = 0 (at node 0)
	maximum = 0.0113507 (at node 2)
Injected flit rate average = 0.00239627
	minimum = 0 (at node 0)
	maximum = 0.0261067 (at node 2)
Accepted flit rate average= 0.00239627
	minimum = 0 (at node 0)
	maximum = 0.0385925 (at node 2)
Injected packet length average = 2.85
Accepted packet length average = 2.85
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5052 (17 samples)
	minimum = 6 (17 samples)
	maximum = 29.6471 (17 samples)
Network latency average = 10.5858 (17 samples)
	minimum = 6 (17 samples)
	maximum = 27.1765 (17 samples)
Flit latency average = 9.47686 (17 samples)
	minimum = 6 (17 samples)
	maximum = 23.8235 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.0037662 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.0184826 (17 samples)
Accepted packet rate average = 0.0037662 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.0184826 (17 samples)
Injected flit rate average = 0.0104773 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.0554275 (17 samples)
Accepted flit rate average = 0.0104773 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.0502806 (17 samples)
Injected packet size average = 2.78191 (17 samples)
Accepted packet size average = 2.78191 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 46633 (inst/sec)
gpgpu_simulation_rate = 5399 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4021c8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan2PfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (4,4,1) 
kernel '_Z4Fan2PfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,16197)
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,16197)
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,16197)
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,16197)
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,16197)
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,16197)
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,16197)
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,16197)
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,16197)
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,16197)
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,16197)
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,16197)
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,16197)
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,16197)
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,16197)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,16197)
Branch Status: 1
Branch- 0: 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 2 finished CTA #0 (65,16197), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=18, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 5 finished CTA #0 (65,16197), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=18, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 6 finished CTA #0 (65,16197), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=18, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 9 finished CTA #0 (65,16197), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=18, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 10 finished CTA #0 (65,16197), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=18, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 13 finished CTA #0 (65,16197), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=18, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 14 finished CTA #0 (65,16197), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=18, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 3 finished CTA #1 (69,16197), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (100,16197), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=18, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 11 finished CTA #0 (100,16197), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=18, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 1 finished CTA #0 (106,16197), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=18, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.250000        0.125000            1
         200    extrinsic          2c0         12     1.000000        0.375000            1


GPGPU-Sim uArch: Shader 12 finished CTA #0 (106,16197), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=18, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.250000        0.125000            1
         200    extrinsic          2c0         12     1.000000        0.375000            1


Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 7 finished CTA #0 (550,16197), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=18, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 8 finished CTA #0 (563,16197), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=18, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.250000        0.125000            1
         200    extrinsic          2c0         12     0.000000        0.000000            1
         2b8    extrinsic          2c8         12     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 3 finished CTA #0 (737,16197), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=18, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         32     0.500000        0.250000            2
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.250000        0.125000            1


GPGPU-Sim uArch: Shader 4 finished CTA #0 (761,16197), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=18, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.250000        0.125000            1
         200    extrinsic          2c0         12     0.000000        0.000000            1
         2b8    extrinsic          2c8         12     0.250000        0.093750            1


GPGPU-Sim uArch: GPU detected kernel '_Z4Fan2PfS_S_iii' finished on shader 4.


BRANCH_STATS_PRINT: For Kernel(uid=18, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0        256     0.562500        0.281250           16
         200    extrinsic          2c0        112     0.500000        0.218750            8
         2b8    extrinsic          2c8         56     0.125000        0.054688            4


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

       10835,         4141,            0

kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 18 
gpu_sim_cycle = 762
gpu_sim_insn = 6522
gpu_ipc =       8.5591
gpu_tot_sim_cycle = 16959
gpu_tot_sim_insn = 146421
gpu_tot_ipc =       8.6338
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 441
gpu_total_sim_rate=48807

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4846
	L1I_total_cache_misses = 230
	L1I_total_cache_miss_rate = 0.0475
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 59, Miss = 28, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 95, Miss = 39, Miss_rate = 0.411, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[4]: Access = 74, Miss = 32, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 63, Miss = 29, Miss_rate = 0.460, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[7]: Access = 78, Miss = 32, Miss_rate = 0.410, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[8]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[9]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[11]: Access = 51, Miss = 25, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 23, Miss_rate = 0.479, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 30, Miss_rate = 0.441, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 1011
	L1D_total_cache_misses = 451
	L1D_total_cache_miss_rate = 0.4461
	L1D_total_cache_pending_hits = 31
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1760
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0608
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 434
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1653
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 281
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4616
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 230
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
377, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 272352
gpgpu_n_tot_w_icount = 8511
gpgpu_n_stall_shd_mem = 727
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 434
gpgpu_n_mem_write_global = 298
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4239
gpgpu_n_store_insn = 1446
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 35913
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 484
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:519	W0_Idle:113354	W0_Scoreboard:42942	W1:28	W2:80	W3:44	W4:622	W5:0	W6:50	W7:25	W8:349	W9:28	W10:25	W11:25	W12:503	W13:25	W14:25	W15:25	W16:4497	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:1	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2151
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3472 {8:434,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 29104 {40:107,72:18,136:173,}
traffic_breakdown_coretomem[INST_ACC_R] = 744 {8:93,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59024 {136:434,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2384 {8:298,}
traffic_breakdown_memtocore[INST_ACC_R] = 12648 {136:93,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 156 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 16958 
mrq_lat_table:18 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	729 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	602 	215 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	147 	291 	11 	0 	0 	0 	0 	8 	48 	96 	134 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       349         0         0         0      1524         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1238         0         0         0      1534         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       618         0         0         0      1529      1926         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1238         0         0         0      1526      1915         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1241      1903         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1891         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749    none      none      none        4954    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none       10074    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       12268       727    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       12365      1871    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        8176      2168    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        2038    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       278         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       293       305         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       301       298         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272       288         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22372 n_nop=22356 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.000894
n_activity=184 dram_eff=0.1087
bk0: 6a 22300i bk1: 0a 22370i bk2: 0a 22373i bk3: 0a 22373i bk4: 4a 22352i bk5: 0a 22371i bk6: 0a 22371i bk7: 0a 22371i bk8: 0a 22372i bk9: 0a 22372i bk10: 0a 22372i bk11: 0a 22372i bk12: 0a 22372i bk13: 0a 22372i bk14: 0a 22372i bk15: 0a 22372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22372 n_nop=22362 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0007152
n_activity=95 dram_eff=0.1684
bk0: 4a 22352i bk1: 0a 22372i bk2: 0a 22373i bk3: 0a 22373i bk4: 4a 22350i bk5: 0a 22371i bk6: 0a 22371i bk7: 0a 22371i bk8: 0a 22372i bk9: 0a 22372i bk10: 0a 22372i bk11: 0a 22372i bk12: 0a 22372i bk13: 0a 22372i bk14: 0a 22372i bk15: 0a 22372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000625782
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22372 n_nop=22354 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.001341
n_activity=157 dram_eff=0.1911
bk0: 4a 22352i bk1: 0a 22372i bk2: 0a 22372i bk3: 0a 22372i bk4: 4a 22349i bk5: 4a 22319i bk6: 0a 22369i bk7: 0a 22370i bk8: 0a 22371i bk9: 0a 22372i bk10: 0a 22373i bk11: 0a 22373i bk12: 0a 22373i bk13: 0a 22373i bk14: 0a 22373i bk15: 0a 22373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00330771
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22372 n_nop=22355 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.001252
n_activity=145 dram_eff=0.1931
bk0: 2a 22356i bk1: 0a 22372i bk2: 0a 22372i bk3: 0a 22372i bk4: 4a 22349i bk5: 4a 22316i bk6: 0a 22369i bk7: 0a 22370i bk8: 0a 22371i bk9: 0a 22372i bk10: 0a 22373i bk11: 0a 22373i bk12: 0a 22373i bk13: 0a 22373i bk14: 0a 22373i bk15: 0a 22373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00317361
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22372 n_nop=22360 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.000894
n_activity=105 dram_eff=0.1905
bk0: 0a 22373i bk1: 0a 22374i bk2: 0a 22374i bk3: 0a 22374i bk4: 2a 22357i bk5: 4a 22317i bk6: 0a 22370i bk7: 0a 22370i bk8: 0a 22370i bk9: 0a 22370i bk10: 0a 22371i bk11: 0a 22372i bk12: 0a 22372i bk13: 0a 22372i bk14: 0a 22372i bk15: 0a 22372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00259253
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22372 n_nop=22363 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0007152
n_activity=65 dram_eff=0.2462
bk0: 0a 22372i bk1: 0a 22373i bk2: 0a 22373i bk3: 0a 22373i bk4: 0a 22373i bk5: 4a 22318i bk6: 0a 22371i bk7: 0a 22371i bk8: 0a 22371i bk9: 0a 22371i bk10: 0a 22371i bk11: 0a 22372i bk12: 0a 22372i bk13: 0a 22372i bk14: 0a 22372i bk15: 0a 22372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00259253

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95, Miss = 5, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 158, Miss = 4, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 188, Miss = 4, Miss_rate = 0.021, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 176, Miss = 3, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 1, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 54, Miss = 2, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 52, Miss = 2, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 840
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0298
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 290
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 83
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2978
icnt_total_pkts_simt_to_mem=1675
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.78846
	minimum = 6
	maximum = 20
Network latency average = 9
	minimum = 6
	maximum = 15
Slowest packet = 1638
Flit latency average = 7.69697
	minimum = 6
	maximum = 14
Slowest flit = 4600
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00252746
	minimum = 0 (at node 0)
	maximum = 0.015748 (at node 21)
Accepted packet rate average = 0.00252746
	minimum = 0 (at node 0)
	maximum = 0.015748 (at node 21)
Injected flit rate average = 0.00641586
	minimum = 0 (at node 0)
	maximum = 0.0472441 (at node 21)
Accepted flit rate average= 0.00641586
	minimum = 0 (at node 0)
	maximum = 0.0314961 (at node 3)
Injected packet length average = 2.53846
Accepted packet length average = 2.53846
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.4098 (18 samples)
	minimum = 6 (18 samples)
	maximum = 29.1111 (18 samples)
Network latency average = 10.4977 (18 samples)
	minimum = 6 (18 samples)
	maximum = 26.5 (18 samples)
Flit latency average = 9.37798 (18 samples)
	minimum = 6 (18 samples)
	maximum = 23.2778 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.00369739 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.0183307 (18 samples)
Accepted packet rate average = 0.00369739 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.0183307 (18 samples)
Injected flit rate average = 0.0102516 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.0549728 (18 samples)
Accepted flit rate average = 0.0102516 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.049237 (18 samples)
Injected packet size average = 2.77267 (18 samples)
Accepted packet size average = 2.77267 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 48807 (inst/sec)
gpgpu_simulation_rate = 5653 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402083 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan1PfS_ii' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z4Fan1PfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,16959)
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch- 1: 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 4 finished CTA #0 (872,16959), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 19 '_Z4Fan1PfS_ii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=19, name: '_Z4Fan1PfS_ii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           78        512     0.011719        0.011719           16


GPGPU-Sim uArch: GPU detected kernel '_Z4Fan1PfS_ii' finished on shader 4.


BRANCH_STATS_PRINT: For Kernel(uid=19, name: '_Z4Fan1PfS_ii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           78        512     0.011719        0.011719           16


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

        7824,          656,            0

kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 19 
gpu_sim_cycle = 873
gpu_sim_insn = 7318
gpu_ipc =       8.3826
gpu_tot_sim_cycle = 17832
gpu_tot_sim_insn = 153739
gpu_tot_ipc =       8.6215
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 441
gpu_total_sim_rate=51246

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5006
	L1I_total_cache_misses = 247
	L1I_total_cache_miss_rate = 0.0493
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 59, Miss = 28, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 95, Miss = 39, Miss_rate = 0.411, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[4]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 63, Miss = 29, Miss_rate = 0.460, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[7]: Access = 78, Miss = 32, Miss_rate = 0.410, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[8]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[9]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[11]: Access = 51, Miss = 25, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 23, Miss_rate = 0.479, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 30, Miss_rate = 0.441, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 1018
	L1D_total_cache_misses = 454
	L1D_total_cache_miss_rate = 0.4460
	L1D_total_cache_pending_hits = 31
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1826
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0586
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 437
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1719
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4759
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 247
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
377, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 280832
gpgpu_n_tot_w_icount = 8776
gpgpu_n_stall_shd_mem = 731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 437
gpgpu_n_mem_write_global = 301
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4251
gpgpu_n_store_insn = 1452
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 37973
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 488
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:546	W0_Idle:114486	W0_Scoreboard:43292	W1:28	W2:80	W3:44	W4:622	W5:0	W6:75	W7:25	W8:349	W9:28	W10:25	W11:25	W12:503	W13:25	W14:25	W15:25	W16:4497	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:1	W26:1	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2390
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3496 {8:437,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 29512 {40:107,72:18,136:176,}
traffic_breakdown_coretomem[INST_ACC_R] = 760 {8:95,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59432 {136:437,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2408 {8:301,}
traffic_breakdown_memtocore[INST_ACC_R] = 12920 {136:95,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 156 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 17831 
mrq_lat_table:18 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	735 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	608 	217 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	149 	292 	11 	0 	0 	0 	0 	8 	48 	96 	134 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	28 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       349         0         0         0      1524         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1238         0         0         0      1534         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       618         0         0         0      1529      1926         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1238         0         0         0      1526      1915         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1241      1903         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1891         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749    none      none      none        4954    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none       10074    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       12341       727    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       12514      1871    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        8176      2206    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        2111    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       278         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       293       305         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       301       298         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272       288         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23524 n_nop=23508 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.0008502
n_activity=184 dram_eff=0.1087
bk0: 6a 23452i bk1: 0a 23522i bk2: 0a 23525i bk3: 0a 23525i bk4: 4a 23504i bk5: 0a 23523i bk6: 0a 23523i bk7: 0a 23523i bk8: 0a 23524i bk9: 0a 23524i bk10: 0a 23524i bk11: 0a 23524i bk12: 0a 23524i bk13: 0a 23524i bk14: 0a 23524i bk15: 0a 23524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23524 n_nop=23514 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0006802
n_activity=95 dram_eff=0.1684
bk0: 4a 23504i bk1: 0a 23524i bk2: 0a 23525i bk3: 0a 23525i bk4: 4a 23502i bk5: 0a 23523i bk6: 0a 23523i bk7: 0a 23523i bk8: 0a 23524i bk9: 0a 23524i bk10: 0a 23524i bk11: 0a 23524i bk12: 0a 23524i bk13: 0a 23524i bk14: 0a 23524i bk15: 0a 23524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000595137
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23524 n_nop=23506 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.001275
n_activity=157 dram_eff=0.1911
bk0: 4a 23504i bk1: 0a 23524i bk2: 0a 23524i bk3: 0a 23524i bk4: 4a 23501i bk5: 4a 23471i bk6: 0a 23521i bk7: 0a 23522i bk8: 0a 23523i bk9: 0a 23524i bk10: 0a 23525i bk11: 0a 23525i bk12: 0a 23525i bk13: 0a 23525i bk14: 0a 23525i bk15: 0a 23525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00314572
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23524 n_nop=23507 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.00119
n_activity=145 dram_eff=0.1931
bk0: 2a 23508i bk1: 0a 23524i bk2: 0a 23524i bk3: 0a 23524i bk4: 4a 23501i bk5: 4a 23468i bk6: 0a 23521i bk7: 0a 23522i bk8: 0a 23523i bk9: 0a 23524i bk10: 0a 23525i bk11: 0a 23525i bk12: 0a 23525i bk13: 0a 23525i bk14: 0a 23525i bk15: 0a 23525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00301819
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23524 n_nop=23512 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.0008502
n_activity=105 dram_eff=0.1905
bk0: 0a 23525i bk1: 0a 23526i bk2: 0a 23526i bk3: 0a 23526i bk4: 2a 23509i bk5: 4a 23469i bk6: 0a 23522i bk7: 0a 23522i bk8: 0a 23522i bk9: 0a 23522i bk10: 0a 23523i bk11: 0a 23524i bk12: 0a 23524i bk13: 0a 23524i bk14: 0a 23524i bk15: 0a 23524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00246557
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23524 n_nop=23515 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0006802
n_activity=65 dram_eff=0.2462
bk0: 0a 23524i bk1: 0a 23525i bk2: 0a 23525i bk3: 0a 23525i bk4: 0a 23525i bk5: 4a 23470i bk6: 0a 23523i bk7: 0a 23523i bk8: 0a 23523i bk9: 0a 23523i bk10: 0a 23523i bk11: 0a 23524i bk12: 0a 23524i bk13: 0a 23524i bk14: 0a 23524i bk15: 0a 23524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00246557

========= L2 cache stats =========
L2_cache_bank[0]: Access = 97, Miss = 5, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 158, Miss = 4, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 189, Miss = 4, Miss_rate = 0.021, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 178, Miss = 3, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 1, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 55, Miss = 2, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 54, Miss = 2, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 848
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0295
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 428
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 85
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3006
icnt_total_pkts_simt_to_mem=1695
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.5
	minimum = 6
	maximum = 18
Network latency average = 8.9375
	minimum = 6
	maximum = 17
Slowest packet = 1689
Flit latency average = 7.3125
	minimum = 6
	maximum = 13
Slowest flit = 4678
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0006788
	minimum = 0 (at node 0)
	maximum = 0.0091638 (at node 4)
Accepted packet rate average = 0.0006788
	minimum = 0 (at node 0)
	maximum = 0.0091638 (at node 4)
Injected flit rate average = 0.0020364
	minimum = 0 (at node 0)
	maximum = 0.0229095 (at node 4)
Accepted flit rate average= 0.0020364
	minimum = 0 (at node 0)
	maximum = 0.0320733 (at node 4)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.3093 (19 samples)
	minimum = 6 (19 samples)
	maximum = 28.5263 (19 samples)
Network latency average = 10.4156 (19 samples)
	minimum = 6 (19 samples)
	maximum = 26 (19 samples)
Flit latency average = 9.26927 (19 samples)
	minimum = 6 (19 samples)
	maximum = 22.7368 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.00353851 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.0178482 (19 samples)
Accepted packet rate average = 0.00353851 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.0178482 (19 samples)
Injected flit rate average = 0.00981924 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.0532853 (19 samples)
Accepted flit rate average = 0.00981924 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.0483337 (19 samples)
Injected packet size average = 2.77496 (19 samples)
Accepted packet size average = 2.77496 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 51246 (inst/sec)
gpgpu_simulation_rate = 5944 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4021c8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan2PfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (4,4,1) 
kernel '_Z4Fan2PfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,17832)
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,17832)
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,17832)
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,17832)
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,17832)
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,17832)
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,17832)
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,17832)
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,17832)
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,17832)
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,17832)
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,17832)
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,17832)
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,17832)
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,17832)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,17832)
Branch Status: 1
Branch- 0: 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 0 finished CTA #0 (65,17832), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 20 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=20, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 1 finished CTA #0 (65,17832), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 20 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=20, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 4 finished CTA #0 (65,17832), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 20 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=20, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 7 finished CTA #0 (65,17832), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 20 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=20, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 8 finished CTA #0 (65,17832), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 20 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=20, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 11 finished CTA #0 (65,17832), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 20 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=20, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 12 finished CTA #0 (65,17832), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 20 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=20, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 5 finished CTA #1 (69,17832), 1 CTAs running
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 2 finished CTA #0 (100,17832), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 20 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=20, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 13 finished CTA #0 (100,17832), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 20 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=20, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 3 finished CTA #0 (106,17832), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 20 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=20, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.500000        0.250000            1
         200    extrinsic          2c0          8     1.000000        0.250000            1


GPGPU-Sim uArch: Shader 14 finished CTA #0 (106,17832), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 20 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=20, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.500000        0.250000            1
         200    extrinsic          2c0          8     1.000000        0.250000            1


Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 9 finished CTA #0 (553,17832), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 20 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=20, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.250000        0.125000            1
         2b8    extrinsic          2c8         12     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 10 finished CTA #0 (553,17832), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 20 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=20, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.500000        0.250000            1
         200    extrinsic          2c0          8     0.250000        0.062500            1
         2b8    extrinsic          2c8          6     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 5 finished CTA #0 (737,17832), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 20 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=20, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         32     0.500000        0.250000            2
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.250000        0.125000            1


GPGPU-Sim uArch: Shader 6 finished CTA #0 (743,17832), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 20 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=20, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.500000        0.250000            1
         200    extrinsic          2c0          8     0.000000        0.000000            1
         2b8    extrinsic          2c8          8     0.250000        0.062500            1


GPGPU-Sim uArch: GPU detected kernel '_Z4Fan2PfS_S_iii' finished on shader 6.


BRANCH_STATS_PRINT: For Kernel(uid=20, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0        256     0.625000        0.312500           16
         200    extrinsic          2c0         96     0.562500        0.210938            8
         2b8    extrinsic          2c8         42     0.142857        0.046875            4


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

       10356,         4684,            0

kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 20 
gpu_sim_cycle = 744
gpu_sim_insn = 6086
gpu_ipc =       8.1801
gpu_tot_sim_cycle = 18576
gpu_tot_sim_insn = 159825
gpu_tot_ipc =       8.6038
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 441
gpu_total_sim_rate=53275

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5276
	L1I_total_cache_misses = 247
	L1I_total_cache_miss_rate = 0.0468
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 59, Miss = 28, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 95, Miss = 39, Miss_rate = 0.411, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[4]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 93, Miss = 39, Miss_rate = 0.419, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[6]: Access = 71, Miss = 32, Miss_rate = 0.451, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[7]: Access = 78, Miss = 32, Miss_rate = 0.410, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[8]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[9]: Access = 65, Miss = 29, Miss_rate = 0.446, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 66, Miss = 30, Miss_rate = 0.455, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[11]: Access = 51, Miss = 25, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 23, Miss_rate = 0.479, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 30, Miss_rate = 0.441, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 1049
	L1D_total_cache_misses = 466
	L1D_total_cache_miss_rate = 0.4442
	L1D_total_cache_pending_hits = 33
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1932
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0554
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 449
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1825
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5029
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 247
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
394, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 295872
gpgpu_n_tot_w_icount = 9246
gpgpu_n_stall_shd_mem = 738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 449
gpgpu_n_mem_write_global = 309
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4395
gpgpu_n_store_insn = 1500
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 39535
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 495
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:549	W0_Idle:118869	W0_Scoreboard:45372	W1:28	W2:95	W3:44	W4:637	W5:0	W6:100	W7:25	W8:414	W9:28	W10:25	W11:25	W12:528	W13:25	W14:25	W15:25	W16:4822	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:1	W26:1	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2390
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3592 {8:449,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30408 {40:109,72:18,136:182,}
traffic_breakdown_coretomem[INST_ACC_R] = 760 {8:95,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 61064 {136:449,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2472 {8:309,}
traffic_breakdown_memtocore[INST_ACC_R] = 12920 {136:95,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 156 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 18575 
mrq_lat_table:18 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	755 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	623 	222 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	157 	296 	11 	0 	0 	0 	0 	8 	48 	96 	134 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       349         0         0         0      1524         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1238         0         0         0      1534         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       618         0         0         0      1529      1926         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1238         0         0         0      1526      1915         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1241      1903         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1891         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749    none      none      none        4954    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none       10074    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       12934       727    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       13027      1871    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        8748      2206    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        2148    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       278         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       293       305         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       301       298         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272       288         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24505 n_nop=24489 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.0008162
n_activity=184 dram_eff=0.1087
bk0: 6a 24433i bk1: 0a 24503i bk2: 0a 24506i bk3: 0a 24506i bk4: 4a 24485i bk5: 0a 24504i bk6: 0a 24504i bk7: 0a 24504i bk8: 0a 24505i bk9: 0a 24505i bk10: 0a 24505i bk11: 0a 24505i bk12: 0a 24505i bk13: 0a 24505i bk14: 0a 24505i bk15: 0a 24505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24505 n_nop=24495 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0006529
n_activity=95 dram_eff=0.1684
bk0: 4a 24485i bk1: 0a 24505i bk2: 0a 24506i bk3: 0a 24506i bk4: 4a 24483i bk5: 0a 24504i bk6: 0a 24504i bk7: 0a 24504i bk8: 0a 24505i bk9: 0a 24505i bk10: 0a 24505i bk11: 0a 24505i bk12: 0a 24505i bk13: 0a 24505i bk14: 0a 24505i bk15: 0a 24505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000571312
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24505 n_nop=24487 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.001224
n_activity=157 dram_eff=0.1911
bk0: 4a 24485i bk1: 0a 24505i bk2: 0a 24505i bk3: 0a 24505i bk4: 4a 24482i bk5: 4a 24452i bk6: 0a 24502i bk7: 0a 24503i bk8: 0a 24504i bk9: 0a 24505i bk10: 0a 24506i bk11: 0a 24506i bk12: 0a 24506i bk13: 0a 24506i bk14: 0a 24506i bk15: 0a 24506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00301979
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24505 n_nop=24488 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.001143
n_activity=145 dram_eff=0.1931
bk0: 2a 24489i bk1: 0a 24505i bk2: 0a 24505i bk3: 0a 24505i bk4: 4a 24482i bk5: 4a 24449i bk6: 0a 24502i bk7: 0a 24503i bk8: 0a 24504i bk9: 0a 24505i bk10: 0a 24506i bk11: 0a 24506i bk12: 0a 24506i bk13: 0a 24506i bk14: 0a 24506i bk15: 0a 24506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00289737
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24505 n_nop=24493 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.0008162
n_activity=105 dram_eff=0.1905
bk0: 0a 24506i bk1: 0a 24507i bk2: 0a 24507i bk3: 0a 24507i bk4: 2a 24490i bk5: 4a 24450i bk6: 0a 24503i bk7: 0a 24503i bk8: 0a 24503i bk9: 0a 24503i bk10: 0a 24504i bk11: 0a 24505i bk12: 0a 24505i bk13: 0a 24505i bk14: 0a 24505i bk15: 0a 24505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00236686
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24505 n_nop=24496 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0006529
n_activity=65 dram_eff=0.2462
bk0: 0a 24505i bk1: 0a 24506i bk2: 0a 24506i bk3: 0a 24506i bk4: 0a 24506i bk5: 4a 24451i bk6: 0a 24504i bk7: 0a 24504i bk8: 0a 24504i bk9: 0a 24504i bk10: 0a 24504i bk11: 0a 24505i bk12: 0a 24505i bk13: 0a 24505i bk14: 0a 24505i bk15: 0a 24505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00236686

========= L2 cache stats =========
L2_cache_bank[0]: Access = 97, Miss = 5, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 158, Miss = 4, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 197, Miss = 4, Miss_rate = 0.020, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 185, Miss = 3, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 60, Miss = 1, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 55, Miss = 2, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 55, Miss = 2, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 868
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0288
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 440
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 301
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 85
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3074
icnt_total_pkts_simt_to_mem=1741
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.65
	minimum = 6
	maximum = 22
Network latency average = 9.3
	minimum = 6
	maximum = 22
Slowest packet = 1720
Flit latency average = 8.33333
	minimum = 6
	maximum = 18
Slowest flit = 4781
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00199124
	minimum = 0 (at node 0)
	maximum = 0.0107527 (at node 19)
Accepted packet rate average = 0.00199124
	minimum = 0 (at node 0)
	maximum = 0.0107527 (at node 19)
Injected flit rate average = 0.00567503
	minimum = 0 (at node 0)
	maximum = 0.0430108 (at node 19)
Accepted flit rate average= 0.00567503
	minimum = 0 (at node 0)
	maximum = 0.030914 (at node 5)
Injected packet length average = 2.85
Accepted packet length average = 2.85
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.2263 (20 samples)
	minimum = 6 (20 samples)
	maximum = 28.2 (20 samples)
Network latency average = 10.3598 (20 samples)
	minimum = 6 (20 samples)
	maximum = 25.8 (20 samples)
Flit latency average = 9.22247 (20 samples)
	minimum = 6 (20 samples)
	maximum = 22.5 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.00346115 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.0174935 (20 samples)
Accepted packet rate average = 0.00346115 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.0174935 (20 samples)
Injected flit rate average = 0.00961203 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.0527716 (20 samples)
Accepted flit rate average = 0.00961203 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.0474627 (20 samples)
Injected packet size average = 2.77712 (20 samples)
Accepted packet size average = 2.77712 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 53275 (inst/sec)
gpgpu_simulation_rate = 6192 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402083 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan1PfS_ii' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z4Fan1PfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18576)
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch- 1: 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 6 finished CTA #0 (867,18576), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 21 '_Z4Fan1PfS_ii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=21, name: '_Z4Fan1PfS_ii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           78        512     0.009766        0.009766           16


GPGPU-Sim uArch: GPU detected kernel '_Z4Fan1PfS_ii' finished on shader 6.


BRANCH_STATS_PRINT: For Kernel(uid=21, name: '_Z4Fan1PfS_ii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           78        512     0.009766        0.009766           16


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

        7800,          680,            0

kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 21 
gpu_sim_cycle = 868
gpu_sim_insn = 7293
gpu_ipc =       8.4021
gpu_tot_sim_cycle = 19444
gpu_tot_sim_insn = 167118
gpu_tot_ipc =       8.5948
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 441
gpu_total_sim_rate=55706

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5436
	L1I_total_cache_misses = 264
	L1I_total_cache_miss_rate = 0.0486
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 59, Miss = 28, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 95, Miss = 39, Miss_rate = 0.411, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[4]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 93, Miss = 39, Miss_rate = 0.419, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[6]: Access = 78, Miss = 35, Miss_rate = 0.449, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[7]: Access = 78, Miss = 32, Miss_rate = 0.410, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[8]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[9]: Access = 65, Miss = 29, Miss_rate = 0.446, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 66, Miss = 30, Miss_rate = 0.455, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[11]: Access = 51, Miss = 25, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 23, Miss_rate = 0.479, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 30, Miss_rate = 0.441, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 1056
	L1D_total_cache_misses = 469
	L1D_total_cache_miss_rate = 0.4441
	L1D_total_cache_pending_hits = 34
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1998
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0536
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 452
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1891
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 295
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5172
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 264
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
394, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 304352
gpgpu_n_tot_w_icount = 9511
gpgpu_n_stall_shd_mem = 742
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 452
gpgpu_n_mem_write_global = 312
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4405
gpgpu_n_store_insn = 1505
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 41593
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 499
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:576	W0_Idle:119993	W0_Scoreboard:45720	W1:28	W2:95	W3:44	W4:637	W5:25	W6:100	W7:25	W8:414	W9:28	W10:25	W11:25	W12:528	W13:25	W14:25	W15:25	W16:4822	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:1	W26:1	W27:1	W28:0	W29:0	W30:0	W31:0	W32:2629
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3616 {8:452,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30720 {40:110,72:18,136:184,}
traffic_breakdown_coretomem[INST_ACC_R] = 776 {8:97,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 61472 {136:452,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2496 {8:312,}
traffic_breakdown_memtocore[INST_ACC_R] = 13192 {136:97,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 156 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 19443 
mrq_lat_table:18 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	761 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	629 	224 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	158 	298 	11 	0 	0 	0 	0 	8 	48 	96 	134 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       349         0         0         0      1524         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1238         0         0         0      1534         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       618         0         0         0      1529      1926         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1238         0         0         0      1526      1915         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1241      1903         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1891         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749    none      none      none        4954    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none       10074    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       13006       727    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       13177      1871    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        8748      2244    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        2221    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       278         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       293       305         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       301       298         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272       288         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25650 n_nop=25634 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.0007797
n_activity=184 dram_eff=0.1087
bk0: 6a 25578i bk1: 0a 25648i bk2: 0a 25651i bk3: 0a 25651i bk4: 4a 25630i bk5: 0a 25649i bk6: 0a 25649i bk7: 0a 25649i bk8: 0a 25650i bk9: 0a 25650i bk10: 0a 25650i bk11: 0a 25650i bk12: 0a 25650i bk13: 0a 25650i bk14: 0a 25650i bk15: 0a 25650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25650 n_nop=25640 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0006238
n_activity=95 dram_eff=0.1684
bk0: 4a 25630i bk1: 0a 25650i bk2: 0a 25651i bk3: 0a 25651i bk4: 4a 25628i bk5: 0a 25649i bk6: 0a 25649i bk7: 0a 25649i bk8: 0a 25650i bk9: 0a 25650i bk10: 0a 25650i bk11: 0a 25650i bk12: 0a 25650i bk13: 0a 25650i bk14: 0a 25650i bk15: 0a 25650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000545809
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25650 n_nop=25632 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.00117
n_activity=157 dram_eff=0.1911
bk0: 4a 25630i bk1: 0a 25650i bk2: 0a 25650i bk3: 0a 25650i bk4: 4a 25627i bk5: 4a 25597i bk6: 0a 25647i bk7: 0a 25648i bk8: 0a 25649i bk9: 0a 25650i bk10: 0a 25651i bk11: 0a 25651i bk12: 0a 25651i bk13: 0a 25651i bk14: 0a 25651i bk15: 0a 25651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00288499
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25650 n_nop=25633 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.001092
n_activity=145 dram_eff=0.1931
bk0: 2a 25634i bk1: 0a 25650i bk2: 0a 25650i bk3: 0a 25650i bk4: 4a 25627i bk5: 4a 25594i bk6: 0a 25647i bk7: 0a 25648i bk8: 0a 25649i bk9: 0a 25650i bk10: 0a 25651i bk11: 0a 25651i bk12: 0a 25651i bk13: 0a 25651i bk14: 0a 25651i bk15: 0a 25651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00276803
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25650 n_nop=25638 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.0007797
n_activity=105 dram_eff=0.1905
bk0: 0a 25651i bk1: 0a 25652i bk2: 0a 25652i bk3: 0a 25652i bk4: 2a 25635i bk5: 4a 25595i bk6: 0a 25648i bk7: 0a 25648i bk8: 0a 25648i bk9: 0a 25648i bk10: 0a 25649i bk11: 0a 25650i bk12: 0a 25650i bk13: 0a 25650i bk14: 0a 25650i bk15: 0a 25650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00226121
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25650 n_nop=25641 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0006238
n_activity=65 dram_eff=0.2462
bk0: 0a 25650i bk1: 0a 25651i bk2: 0a 25651i bk3: 0a 25651i bk4: 0a 25651i bk5: 4a 25596i bk6: 0a 25649i bk7: 0a 25649i bk8: 0a 25649i bk9: 0a 25649i bk10: 0a 25649i bk11: 0a 25650i bk12: 0a 25650i bk13: 0a 25650i bk14: 0a 25650i bk15: 0a 25650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00226121

========= L2 cache stats =========
L2_cache_bank[0]: Access = 99, Miss = 5, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 158, Miss = 4, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 198, Miss = 4, Miss_rate = 0.020, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 187, Miss = 3, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 60, Miss = 1, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 56, Miss = 2, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 57, Miss = 2, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 876
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0285
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 443
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 87
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3102
icnt_total_pkts_simt_to_mem=1758
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.375
	minimum = 6
	maximum = 16
Network latency average = 8.625
	minimum = 6
	maximum = 15
Slowest packet = 1745
Flit latency average = 7.17778
	minimum = 6
	maximum = 11
Slowest flit = 4840
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00068271
	minimum = 0 (at node 0)
	maximum = 0.00921659 (at node 6)
Accepted packet rate average = 0.00068271
	minimum = 0 (at node 0)
	maximum = 0.00921659 (at node 6)
Injected flit rate average = 0.00192012
	minimum = 0 (at node 0)
	maximum = 0.0195853 (at node 6)
Accepted flit rate average= 0.00192012
	minimum = 0 (at node 0)
	maximum = 0.0322581 (at node 6)
Injected packet length average = 2.8125
Accepted packet length average = 2.8125
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.1382 (21 samples)
	minimum = 6 (21 samples)
	maximum = 27.619 (21 samples)
Network latency average = 10.2772 (21 samples)
	minimum = 6 (21 samples)
	maximum = 25.2857 (21 samples)
Flit latency average = 9.12511 (21 samples)
	minimum = 6 (21 samples)
	maximum = 21.9524 (21 samples)
Fragmentation average = 0 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0 (21 samples)
Injected packet rate average = 0.00332884 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.0170993 (21 samples)
Accepted packet rate average = 0.00332884 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.0170993 (21 samples)
Injected flit rate average = 0.00924575 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.0511913 (21 samples)
Accepted flit rate average = 0.00924575 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.0467387 (21 samples)
Injected packet size average = 2.77747 (21 samples)
Accepted packet size average = 2.77747 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 55706 (inst/sec)
gpgpu_simulation_rate = 6481 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4021c8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan2PfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (4,4,1) 
kernel '_Z4Fan2PfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,19444)
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,19444)
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,19444)
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,19444)
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,19444)
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,19444)
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,19444)
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,19444)
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,19444)
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,19444)
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,19444)
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,19444)
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,19444)
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,19444)
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,19444)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,19444)
Branch Status: 1
Branch- 0: 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 2 finished CTA #0 (65,19444), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 22 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=22, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 3 finished CTA #0 (65,19444), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 22 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=22, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 6 finished CTA #0 (65,19444), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 22 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=22, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 9 finished CTA #0 (65,19444), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 22 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=22, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 10 finished CTA #0 (65,19444), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 22 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=22, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 13 finished CTA #0 (65,19444), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 22 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=22, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 14 finished CTA #0 (65,19444), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 22 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=22, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 7 finished CTA #1 (69,19444), 1 CTAs running
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 0 finished CTA #0 (100,19444), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 22 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=22, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 4 finished CTA #0 (100,19444), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 22 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=22, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 1 finished CTA #0 (106,19444), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 22 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=22, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.750000        0.375000            1
         200    extrinsic          2c0          4     1.000000        0.125000            1


GPGPU-Sim uArch: Shader 5 finished CTA #0 (106,19444), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 22 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=22, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.750000        0.375000            1
         200    extrinsic          2c0          4     1.000000        0.125000            1


Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 11 finished CTA #0 (524,19444), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 22 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=22, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.500000        0.250000            1
         2b8    extrinsic          2c8          8     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 12 finished CTA #0 (544,19444), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 22 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=22, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.750000        0.375000            1
         200    extrinsic          2c0          4     0.500000        0.062500            1
         2b8    extrinsic          2c8          2     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 7 finished CTA #0 (737,19444), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 22 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=22, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         32     0.500000        0.250000            2
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.250000        0.125000            1


GPGPU-Sim uArch: Shader 8 finished CTA #0 (743,19444), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 22 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=22, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.750000        0.375000            1
         200    extrinsic          2c0          4     0.000000        0.000000            1
         2b8    extrinsic          2c8          4     0.250000        0.031250            1


GPGPU-Sim uArch: GPU detected kernel '_Z4Fan2PfS_S_iii' finished on shader 8.


BRANCH_STATS_PRINT: For Kernel(uid=22, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0        256     0.687500        0.343750           16
         200    extrinsic          2c0         80     0.625000        0.195312            8
         2b8    extrinsic          2c8         30     0.166667        0.039062            4


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

        9923,         5117,            0

kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 22 
gpu_sim_cycle = 744
gpu_sim_insn = 5692
gpu_ipc =       7.6505
gpu_tot_sim_cycle = 20188
gpu_tot_sim_insn = 172810
gpu_tot_ipc =       8.5600
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 441
gpu_total_sim_rate=57603

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5706
	L1I_total_cache_misses = 264
	L1I_total_cache_miss_rate = 0.0463
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 59, Miss = 28, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 95, Miss = 39, Miss_rate = 0.411, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[4]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 93, Miss = 39, Miss_rate = 0.419, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[6]: Access = 78, Miss = 35, Miss_rate = 0.449, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[7]: Access = 94, Miss = 36, Miss_rate = 0.383, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[8]: Access = 70, Miss = 31, Miss_rate = 0.443, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[9]: Access = 65, Miss = 29, Miss_rate = 0.446, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 66, Miss = 30, Miss_rate = 0.455, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[11]: Access = 61, Miss = 28, Miss_rate = 0.459, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 23, Miss_rate = 0.479, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 30, Miss_rate = 0.441, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 1094
	L1D_total_cache_misses = 481
	L1D_total_cache_miss_rate = 0.4397
	L1D_total_cache_pending_hits = 37
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 2104
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0509
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 271
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 464
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1997
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 305
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5442
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 264
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
420, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 319392
gpgpu_n_tot_w_icount = 9981
gpgpu_n_stall_shd_mem = 756
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 464
gpgpu_n_mem_write_global = 322
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4510
gpgpu_n_store_insn = 1540
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 43098
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 513
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:579	W0_Idle:124317	W0_Scoreboard:47783	W1:42	W2:120	W3:45	W4:712	W5:25	W6:100	W7:25	W8:439	W9:28	W10:25	W11:25	W12:533	W13:25	W14:25	W15:25	W16:5147	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:1	W26:1	W27:1	W28:0	W29:0	W30:0	W31:0	W32:2629
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3712 {8:464,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 31312 {40:118,72:18,136:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 776 {8:97,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63104 {136:464,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2576 {8:322,}
traffic_breakdown_memtocore[INST_ACC_R] = 13192 {136:97,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 156 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 20187 
mrq_lat_table:18 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	783 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	649 	226 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	167 	301 	11 	0 	0 	0 	0 	8 	48 	96 	134 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       349         0         0         0      1524         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1238         0         0         0      1534         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       618         0         0         0      1529      1926         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1238         0         0         0      1526      1915         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1241      1903         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1891         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749    none      none      none        4954    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none       10074    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       13368       727    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       13899      1871    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        9314      2281    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        2295    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       278         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       293       305         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       301       298         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272       288         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26631 n_nop=26615 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.000751
n_activity=184 dram_eff=0.1087
bk0: 6a 26559i bk1: 0a 26629i bk2: 0a 26632i bk3: 0a 26632i bk4: 4a 26611i bk5: 0a 26630i bk6: 0a 26630i bk7: 0a 26630i bk8: 0a 26631i bk9: 0a 26631i bk10: 0a 26631i bk11: 0a 26631i bk12: 0a 26631i bk13: 0a 26631i bk14: 0a 26631i bk15: 0a 26631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26631 n_nop=26621 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0006008
n_activity=95 dram_eff=0.1684
bk0: 4a 26611i bk1: 0a 26631i bk2: 0a 26632i bk3: 0a 26632i bk4: 4a 26609i bk5: 0a 26630i bk6: 0a 26630i bk7: 0a 26630i bk8: 0a 26631i bk9: 0a 26631i bk10: 0a 26631i bk11: 0a 26631i bk12: 0a 26631i bk13: 0a 26631i bk14: 0a 26631i bk15: 0a 26631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000525703
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26631 n_nop=26613 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.001127
n_activity=157 dram_eff=0.1911
bk0: 4a 26611i bk1: 0a 26631i bk2: 0a 26631i bk3: 0a 26631i bk4: 4a 26608i bk5: 4a 26578i bk6: 0a 26628i bk7: 0a 26629i bk8: 0a 26630i bk9: 0a 26631i bk10: 0a 26632i bk11: 0a 26632i bk12: 0a 26632i bk13: 0a 26632i bk14: 0a 26632i bk15: 0a 26632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00277872
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26631 n_nop=26614 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.001051
n_activity=145 dram_eff=0.1931
bk0: 2a 26615i bk1: 0a 26631i bk2: 0a 26631i bk3: 0a 26631i bk4: 4a 26608i bk5: 4a 26575i bk6: 0a 26628i bk7: 0a 26629i bk8: 0a 26630i bk9: 0a 26631i bk10: 0a 26632i bk11: 0a 26632i bk12: 0a 26632i bk13: 0a 26632i bk14: 0a 26632i bk15: 0a 26632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00266607
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26631 n_nop=26619 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.000751
n_activity=105 dram_eff=0.1905
bk0: 0a 26632i bk1: 0a 26633i bk2: 0a 26633i bk3: 0a 26633i bk4: 2a 26616i bk5: 4a 26576i bk6: 0a 26629i bk7: 0a 26629i bk8: 0a 26629i bk9: 0a 26629i bk10: 0a 26630i bk11: 0a 26631i bk12: 0a 26631i bk13: 0a 26631i bk14: 0a 26631i bk15: 0a 26631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00217791
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26631 n_nop=26622 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0006008
n_activity=65 dram_eff=0.2462
bk0: 0a 26631i bk1: 0a 26632i bk2: 0a 26632i bk3: 0a 26632i bk4: 0a 26632i bk5: 4a 26577i bk6: 0a 26630i bk7: 0a 26630i bk8: 0a 26630i bk9: 0a 26630i bk10: 0a 26630i bk11: 0a 26631i bk12: 0a 26631i bk13: 0a 26631i bk14: 0a 26631i bk15: 0a 26631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00217791

========= L2 cache stats =========
L2_cache_bank[0]: Access = 99, Miss = 5, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 158, Miss = 4, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 203, Miss = 4, Miss_rate = 0.020, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 197, Miss = 3, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 64, Miss = 1, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 57, Miss = 2, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 59, Miss = 2, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 898
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0278
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 455
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 314
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 87
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3172
icnt_total_pkts_simt_to_mem=1796
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54545
	minimum = 6
	maximum = 18
Network latency average = 8.11364
	minimum = 6
	maximum = 17
Slowest packet = 1767
Flit latency average = 7
	minimum = 6
	maximum = 13
Slowest flit = 4895
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00219036
	minimum = 0 (at node 0)
	maximum = 0.0134409 (at node 21)
Accepted packet rate average = 0.00219036
	minimum = 0 (at node 0)
	maximum = 0.0134409 (at node 21)
Injected flit rate average = 0.00537634
	minimum = 0 (at node 0)
	maximum = 0.0349462 (at node 21)
Accepted flit rate average= 0.00537634
	minimum = 0 (at node 0)
	maximum = 0.0322581 (at node 7)
Injected packet length average = 2.45455
Accepted packet length average = 2.45455
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0203 (22 samples)
	minimum = 6 (22 samples)
	maximum = 27.1818 (22 samples)
Network latency average = 10.1788 (22 samples)
	minimum = 6 (22 samples)
	maximum = 24.9091 (22 samples)
Flit latency average = 9.02851 (22 samples)
	minimum = 6 (22 samples)
	maximum = 21.5455 (22 samples)
Fragmentation average = 0 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0 (22 samples)
Injected packet rate average = 0.00327709 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.016933 (22 samples)
Accepted packet rate average = 0.00327709 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.016933 (22 samples)
Injected flit rate average = 0.00906987 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.0504528 (22 samples)
Accepted flit rate average = 0.00906987 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.0460804 (22 samples)
Injected packet size average = 2.76766 (22 samples)
Accepted packet size average = 2.76766 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 57603 (inst/sec)
gpgpu_simulation_rate = 6729 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402083 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan1PfS_ii' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z4Fan1PfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,20188)
Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch- 1: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 8 finished CTA #0 (860,20188), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 23 '_Z4Fan1PfS_ii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=23, name: '_Z4Fan1PfS_ii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           78        512     0.007812        0.007812           16


GPGPU-Sim uArch: GPU detected kernel '_Z4Fan1PfS_ii' finished on shader 8.


BRANCH_STATS_PRINT: For Kernel(uid=23, name: '_Z4Fan1PfS_ii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           78        512     0.007812        0.007812           16


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

        7776,          704,            0

kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 23 
gpu_sim_cycle = 861
gpu_sim_insn = 7268
gpu_ipc =       8.4413
gpu_tot_sim_cycle = 21049
gpu_tot_sim_insn = 180078
gpu_tot_ipc =       8.5552
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 441
gpu_total_sim_rate=60026

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5866
	L1I_total_cache_misses = 281
	L1I_total_cache_miss_rate = 0.0479
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 59, Miss = 28, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 95, Miss = 39, Miss_rate = 0.411, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[4]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 93, Miss = 39, Miss_rate = 0.419, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[6]: Access = 78, Miss = 35, Miss_rate = 0.449, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[7]: Access = 94, Miss = 36, Miss_rate = 0.383, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[8]: Access = 75, Miss = 33, Miss_rate = 0.440, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[9]: Access = 65, Miss = 29, Miss_rate = 0.446, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 66, Miss = 30, Miss_rate = 0.455, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[11]: Access = 61, Miss = 28, Miss_rate = 0.459, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 23, Miss_rate = 0.479, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 30, Miss_rate = 0.441, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 1099
	L1D_total_cache_misses = 483
	L1D_total_cache_miss_rate = 0.4395
	L1D_total_cache_pending_hits = 37
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 2170
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0493
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 466
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2063
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 307
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5585
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 281
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
420, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 327872
gpgpu_n_tot_w_icount = 10246
gpgpu_n_stall_shd_mem = 758
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 466
gpgpu_n_mem_write_global = 324
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4518
gpgpu_n_store_insn = 1544
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 45154
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 515
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:606	W0_Idle:125432	W0_Scoreboard:48126	W1:42	W2:120	W3:45	W4:737	W5:25	W6:100	W7:25	W8:439	W9:28	W10:25	W11:25	W12:533	W13:25	W14:25	W15:25	W16:5147	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:1	W26:1	W27:1	W28:1	W29:0	W30:0	W31:0	W32:2868
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3728 {8:466,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 31584 {40:118,72:18,136:188,}
traffic_breakdown_coretomem[INST_ACC_R] = 792 {8:99,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63376 {136:466,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2592 {8:324,}
traffic_breakdown_memtocore[INST_ACC_R] = 13464 {136:99,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 155 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 21048 
mrq_lat_table:18 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	787 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	654 	227 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	169 	301 	11 	0 	0 	0 	0 	8 	48 	96 	134 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       349         0         0         0      1524         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1238         0         0         0      1534         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       618         0         0         0      1529      1926         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1238         0         0         0      1526      1915         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1241      1903         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1891         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749    none      none      none        4954    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none       10074    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       13368       727    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       14045      1871    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        9314      2281    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        2368    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       278         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       293       305         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       301       298         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272       288         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27767 n_nop=27751 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.0007203
n_activity=184 dram_eff=0.1087
bk0: 6a 27695i bk1: 0a 27765i bk2: 0a 27768i bk3: 0a 27768i bk4: 4a 27747i bk5: 0a 27766i bk6: 0a 27766i bk7: 0a 27766i bk8: 0a 27767i bk9: 0a 27767i bk10: 0a 27767i bk11: 0a 27767i bk12: 0a 27767i bk13: 0a 27767i bk14: 0a 27767i bk15: 0a 27767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27767 n_nop=27757 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0005762
n_activity=95 dram_eff=0.1684
bk0: 4a 27747i bk1: 0a 27767i bk2: 0a 27768i bk3: 0a 27768i bk4: 4a 27745i bk5: 0a 27766i bk6: 0a 27766i bk7: 0a 27766i bk8: 0a 27767i bk9: 0a 27767i bk10: 0a 27767i bk11: 0a 27767i bk12: 0a 27767i bk13: 0a 27767i bk14: 0a 27767i bk15: 0a 27767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000504196
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27767 n_nop=27749 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.00108
n_activity=157 dram_eff=0.1911
bk0: 4a 27747i bk1: 0a 27767i bk2: 0a 27767i bk3: 0a 27767i bk4: 4a 27744i bk5: 4a 27714i bk6: 0a 27764i bk7: 0a 27765i bk8: 0a 27766i bk9: 0a 27767i bk10: 0a 27768i bk11: 0a 27768i bk12: 0a 27768i bk13: 0a 27768i bk14: 0a 27768i bk15: 0a 27768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00266503
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27767 n_nop=27750 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.001008
n_activity=145 dram_eff=0.1931
bk0: 2a 27751i bk1: 0a 27767i bk2: 0a 27767i bk3: 0a 27767i bk4: 4a 27744i bk5: 4a 27711i bk6: 0a 27764i bk7: 0a 27765i bk8: 0a 27766i bk9: 0a 27767i bk10: 0a 27768i bk11: 0a 27768i bk12: 0a 27768i bk13: 0a 27768i bk14: 0a 27768i bk15: 0a 27768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00255699
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27767 n_nop=27755 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.0007203
n_activity=105 dram_eff=0.1905
bk0: 0a 27768i bk1: 0a 27769i bk2: 0a 27769i bk3: 0a 27769i bk4: 2a 27752i bk5: 4a 27712i bk6: 0a 27765i bk7: 0a 27765i bk8: 0a 27765i bk9: 0a 27765i bk10: 0a 27766i bk11: 0a 27767i bk12: 0a 27767i bk13: 0a 27767i bk14: 0a 27767i bk15: 0a 27767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00208881
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27767 n_nop=27758 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0005762
n_activity=65 dram_eff=0.2462
bk0: 0a 27767i bk1: 0a 27768i bk2: 0a 27768i bk3: 0a 27768i bk4: 0a 27768i bk5: 4a 27713i bk6: 0a 27766i bk7: 0a 27766i bk8: 0a 27766i bk9: 0a 27766i bk10: 0a 27766i bk11: 0a 27767i bk12: 0a 27767i bk13: 0a 27767i bk14: 0a 27767i bk15: 0a 27767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00208881

========= L2 cache stats =========
L2_cache_bank[0]: Access = 101, Miss = 5, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 158, Miss = 4, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 203, Miss = 4, Miss_rate = 0.020, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 199, Miss = 3, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 64, Miss = 1, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 57, Miss = 2, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 61, Miss = 2, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 904
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0277
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 457
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 316
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 89
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3194
icnt_total_pkts_simt_to_mem=1810
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.66667
	minimum = 6
	maximum = 15
Network latency average = 8.25
	minimum = 6
	maximum = 11
Slowest packet = 1803
Flit latency average = 6.30556
	minimum = 6
	maximum = 7
Slowest flit = 4981
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000516196
	minimum = 0 (at node 0)
	maximum = 0.00696864 (at node 8)
Accepted packet rate average = 0.000516196
	minimum = 0 (at node 0)
	maximum = 0.00696864 (at node 8)
Injected flit rate average = 0.00154859
	minimum = 0 (at node 0)
	maximum = 0.0162602 (at node 8)
Accepted flit rate average= 0.00154859
	minimum = 0 (at node 0)
	maximum = 0.0255517 (at node 8)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.918 (23 samples)
	minimum = 6 (23 samples)
	maximum = 26.6522 (23 samples)
Network latency average = 10.095 (23 samples)
	minimum = 6 (23 samples)
	maximum = 24.3043 (23 samples)
Flit latency average = 8.91012 (23 samples)
	minimum = 6 (23 samples)
	maximum = 20.913 (23 samples)
Fragmentation average = 0 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0 (23 samples)
Injected packet rate average = 0.00315705 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.0164998 (23 samples)
Accepted packet rate average = 0.00315705 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.0164998 (23 samples)
Injected flit rate average = 0.00874286 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.0489662 (23 samples)
Accepted flit rate average = 0.00874286 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.0451879 (23 samples)
Injected packet size average = 2.76931 (23 samples)
Accepted packet size average = 2.76931 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 60026 (inst/sec)
gpgpu_simulation_rate = 7016 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4021c8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan2PfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (4,4,1) 
kernel '_Z4Fan2PfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,21049)
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,21049)
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,21049)
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,21049)
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,21049)
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,21049)
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,21049)
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,21049)
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,21049)
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,21049)
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,21049)
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,21049)
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,21049)
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,21049)
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,21049)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,21049)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (65,21049), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 24 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=24, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 1 finished CTA #0 (65,21049), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 24 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=24, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 3 finished CTA #0 (65,21049), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 24 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=24, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 4 finished CTA #0 (65,21049), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 24 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=24, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 5 finished CTA #0 (65,21049), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 24 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=24, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 7 finished CTA #0 (65,21049), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 24 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=24, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 8 finished CTA #0 (65,21049), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 24 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=24, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 10 finished CTA #0 (65,21049), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 24 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=24, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 11 finished CTA #0 (65,21049), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 24 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=24, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 12 finished CTA #0 (65,21049), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 24 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=24, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 14 finished CTA #0 (65,21049), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 24 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=24, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 9 finished CTA #1 (69,21049), 1 CTAs running
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 2 finished CTA #0 (100,21049), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 24 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=24, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 6 finished CTA #0 (100,21049), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 24 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=24, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     1.000000        0.500000            1


Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 21549  inst.: 185386 (ipc=10.6) sim_rate=46346 (inst/sec) elapsed = 0:0:00:04 / Tue Dec  8 20:58:36 2015
GPGPU-Sim uArch: Shader 13 finished CTA #0 (518,21049), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 24 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=24, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.000000        0.000000            1
         200    extrinsic          2c0         16     0.750000        0.375000            1
         2b8    extrinsic          2c8          4     0.000000        0.000000            1


GPGPU-Sim uArch: Shader 9 finished CTA #0 (737,21049), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 24 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=24, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         32     0.500000        0.250000            2
         200    extrinsic          2c0         16     0.000000        0.000000            1
         2b8    extrinsic          2c8         16     0.250000        0.125000            1


GPGPU-Sim uArch: GPU detected kernel '_Z4Fan2PfS_S_iii' finished on shader 9.


BRANCH_STATS_PRINT: For Kernel(uid=24, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0        256     0.750000        0.375000           16
         200    extrinsic          2c0         64     0.687500        0.343750            4
         2b8    extrinsic          2c8         20     0.200000        0.062500            2


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

        9536,         2272,            0

kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 24 
gpu_sim_cycle = 738
gpu_sim_insn = 5340
gpu_ipc =       7.2358
gpu_tot_sim_cycle = 21787
gpu_tot_sim_insn = 185418
gpu_tot_ipc =       8.5105
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 441
gpu_total_sim_rate=46354

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6075
	L1I_total_cache_misses = 281
	L1I_total_cache_miss_rate = 0.0463
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 59, Miss = 28, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 95, Miss = 39, Miss_rate = 0.411, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[4]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 93, Miss = 39, Miss_rate = 0.419, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[6]: Access = 78, Miss = 35, Miss_rate = 0.449, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[7]: Access = 94, Miss = 36, Miss_rate = 0.383, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[8]: Access = 75, Miss = 33, Miss_rate = 0.440, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[9]: Access = 77, Miss = 33, Miss_rate = 0.429, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[10]: Access = 66, Miss = 30, Miss_rate = 0.455, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[11]: Access = 61, Miss = 28, Miss_rate = 0.459, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 55, Miss = 25, Miss_rate = 0.455, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 30, Miss_rate = 0.441, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 1118
	L1D_total_cache_misses = 489
	L1D_total_cache_miss_rate = 0.4374
	L1D_total_cache_pending_hits = 38
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 2263
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0473
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 472
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2156
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5794
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 281
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
437, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 339680
gpgpu_n_tot_w_icount = 10615
gpgpu_n_stall_shd_mem = 765
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 472
gpgpu_n_mem_write_global = 329
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4590
gpgpu_n_store_insn = 1568
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 46606
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 522
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:609	W0_Idle:128176	W0_Scoreboard:49380	W1:42	W2:120	W3:45	W4:775	W5:25	W6:100	W7:25	W8:439	W9:28	W10:25	W11:25	W12:535	W13:25	W14:25	W15:25	W16:5476	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:1	W26:1	W27:1	W28:1	W29:0	W30:0	W31:0	W32:2868
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3776 {8:472,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32168 {40:119,72:18,136:192,}
traffic_breakdown_coretomem[INST_ACC_R] = 792 {8:99,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64192 {136:472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2632 {8:329,}
traffic_breakdown_memtocore[INST_ACC_R] = 13464 {136:99,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 155 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 21786 
mrq_lat_table:18 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	798 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	663 	229 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	175 	301 	11 	0 	0 	0 	0 	8 	48 	96 	134 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       349         0         0         0      1524         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1238         0         0         0      1534         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       618         0         0         0      1529      1926         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1238         0         0         0      1526      1915         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1241      1903         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1891         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749    none      none      none        4954    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none       10074    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       13439       727    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       14481      1871    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        9597      2281    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        2440    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       278         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       293       305         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       301       298         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272       288         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28740 n_nop=28724 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.0006959
n_activity=184 dram_eff=0.1087
bk0: 6a 28668i bk1: 0a 28738i bk2: 0a 28741i bk3: 0a 28741i bk4: 4a 28720i bk5: 0a 28739i bk6: 0a 28739i bk7: 0a 28739i bk8: 0a 28740i bk9: 0a 28740i bk10: 0a 28740i bk11: 0a 28740i bk12: 0a 28740i bk13: 0a 28740i bk14: 0a 28740i bk15: 0a 28740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28740 n_nop=28730 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0005567
n_activity=95 dram_eff=0.1684
bk0: 4a 28720i bk1: 0a 28740i bk2: 0a 28741i bk3: 0a 28741i bk4: 4a 28718i bk5: 0a 28739i bk6: 0a 28739i bk7: 0a 28739i bk8: 0a 28740i bk9: 0a 28740i bk10: 0a 28740i bk11: 0a 28740i bk12: 0a 28740i bk13: 0a 28740i bk14: 0a 28740i bk15: 0a 28740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000487126
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28740 n_nop=28722 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.001044
n_activity=157 dram_eff=0.1911
bk0: 4a 28720i bk1: 0a 28740i bk2: 0a 28740i bk3: 0a 28740i bk4: 4a 28717i bk5: 4a 28687i bk6: 0a 28737i bk7: 0a 28738i bk8: 0a 28739i bk9: 0a 28740i bk10: 0a 28741i bk11: 0a 28741i bk12: 0a 28741i bk13: 0a 28741i bk14: 0a 28741i bk15: 0a 28741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00257481
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28740 n_nop=28723 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.0009743
n_activity=145 dram_eff=0.1931
bk0: 2a 28724i bk1: 0a 28740i bk2: 0a 28740i bk3: 0a 28740i bk4: 4a 28717i bk5: 4a 28684i bk6: 0a 28737i bk7: 0a 28738i bk8: 0a 28739i bk9: 0a 28740i bk10: 0a 28741i bk11: 0a 28741i bk12: 0a 28741i bk13: 0a 28741i bk14: 0a 28741i bk15: 0a 28741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00247042
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28740 n_nop=28728 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.0006959
n_activity=105 dram_eff=0.1905
bk0: 0a 28741i bk1: 0a 28742i bk2: 0a 28742i bk3: 0a 28742i bk4: 2a 28725i bk5: 4a 28685i bk6: 0a 28738i bk7: 0a 28738i bk8: 0a 28738i bk9: 0a 28738i bk10: 0a 28739i bk11: 0a 28740i bk12: 0a 28740i bk13: 0a 28740i bk14: 0a 28740i bk15: 0a 28740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00201809
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28740 n_nop=28731 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0005567
n_activity=65 dram_eff=0.2462
bk0: 0a 28740i bk1: 0a 28741i bk2: 0a 28741i bk3: 0a 28741i bk4: 0a 28741i bk5: 4a 28686i bk6: 0a 28739i bk7: 0a 28739i bk8: 0a 28739i bk9: 0a 28739i bk10: 0a 28739i bk11: 0a 28740i bk12: 0a 28740i bk13: 0a 28740i bk14: 0a 28740i bk15: 0a 28740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00201809

========= L2 cache stats =========
L2_cache_bank[0]: Access = 101, Miss = 5, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 158, Miss = 4, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 204, Miss = 4, Miss_rate = 0.020, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 205, Miss = 3, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 66, Miss = 1, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 57, Miss = 2, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 63, Miss = 2, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 915
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0273
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 463
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 321
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 89
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3229
icnt_total_pkts_simt_to_mem=1838
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59091
	minimum = 6
	maximum = 15
Network latency average = 8.13636
	minimum = 6
	maximum = 11
Slowest packet = 1815
Flit latency average = 6.34921
	minimum = 6
	maximum = 7
Slowest flit = 5006
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00110409
	minimum = 0 (at node 0)
	maximum = 0.00948509 (at node 9)
Accepted packet rate average = 0.00110409
	minimum = 0 (at node 0)
	maximum = 0.00948509 (at node 9)
Injected flit rate average = 0.0031617
	minimum = 0 (at node 0)
	maximum = 0.0216802 (at node 9)
Accepted flit rate average= 0.0031617
	minimum = 0 (at node 0)
	maximum = 0.0311653 (at node 9)
Injected packet length average = 2.86364
Accepted packet length average = 2.86364
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.821 (24 samples)
	minimum = 6 (24 samples)
	maximum = 26.1667 (24 samples)
Network latency average = 10.0134 (24 samples)
	minimum = 6 (24 samples)
	maximum = 23.75 (24 samples)
Flit latency average = 8.80342 (24 samples)
	minimum = 6 (24 samples)
	maximum = 20.3333 (24 samples)
Fragmentation average = 0 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0 (24 samples)
Injected packet rate average = 0.00307151 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.0162075 (24 samples)
Accepted packet rate average = 0.00307151 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.0162075 (24 samples)
Injected flit rate average = 0.00851031 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.0478293 (24 samples)
Accepted flit rate average = 0.00851031 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.0446036 (24 samples)
Injected packet size average = 2.77072 (24 samples)
Accepted packet size average = 2.77072 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 46354 (inst/sec)
gpgpu_simulation_rate = 5446 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402083 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan1PfS_ii' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z4Fan1PfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,21787)
Branch Status: 1
Branch- 0: 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch- 1: 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,0,0) tid=(289,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (856,21787), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 25 '_Z4Fan1PfS_ii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=25, name: '_Z4Fan1PfS_ii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           78        512     0.005859        0.005859           16


GPGPU-Sim uArch: GPU detected kernel '_Z4Fan1PfS_ii' finished on shader 10.


BRANCH_STATS_PRINT: For Kernel(uid=25, name: '_Z4Fan1PfS_ii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           78        512     0.005859        0.005859           16


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

        7752,          728,            0

kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 25 
gpu_sim_cycle = 857
gpu_sim_insn = 7243
gpu_ipc =       8.4516
gpu_tot_sim_cycle = 22644
gpu_tot_sim_insn = 192661
gpu_tot_ipc =       8.5083
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 441
gpu_total_sim_rate=48165

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6235
	L1I_total_cache_misses = 298
	L1I_total_cache_miss_rate = 0.0478
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 59, Miss = 28, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 95, Miss = 39, Miss_rate = 0.411, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[4]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 93, Miss = 39, Miss_rate = 0.419, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[6]: Access = 78, Miss = 35, Miss_rate = 0.449, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[7]: Access = 94, Miss = 36, Miss_rate = 0.383, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[8]: Access = 75, Miss = 33, Miss_rate = 0.440, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[9]: Access = 77, Miss = 33, Miss_rate = 0.429, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[10]: Access = 71, Miss = 32, Miss_rate = 0.451, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[11]: Access = 61, Miss = 28, Miss_rate = 0.459, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 55, Miss = 25, Miss_rate = 0.455, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 30, Miss_rate = 0.441, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 1123
	L1D_total_cache_misses = 491
	L1D_total_cache_miss_rate = 0.4372
	L1D_total_cache_pending_hits = 39
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 2329
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0459
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 474
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2222
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 314
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5937
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 298
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
437, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 348160
gpgpu_n_tot_w_icount = 10880
gpgpu_n_stall_shd_mem = 767
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 474
gpgpu_n_mem_write_global = 331
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4596
gpgpu_n_store_insn = 1571
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 48660
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 524
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:636	W0_Idle:129284	W0_Scoreboard:49722	W1:42	W2:120	W3:70	W4:775	W5:25	W6:100	W7:25	W8:439	W9:28	W10:25	W11:25	W12:535	W13:25	W14:25	W15:25	W16:5476	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:1	W26:1	W27:1	W28:1	W29:1	W30:0	W31:0	W32:3107
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3792 {8:474,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32344 {40:120,72:18,136:193,}
traffic_breakdown_coretomem[INST_ACC_R] = 808 {8:101,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64464 {136:474,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2648 {8:331,}
traffic_breakdown_memtocore[INST_ACC_R] = 13736 {136:101,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 155 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 22643 
mrq_lat_table:18 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	802 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	669 	229 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	177 	301 	11 	0 	0 	0 	0 	8 	48 	96 	134 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	37 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       349         0         0         0      1524         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1238         0         0         0      1534         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       618         0         0         0      1529      1926         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1238         0         0         0      1526      1915         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1241      1903         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1891         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749    none      none      none        4954    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none       10074    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       13439       727    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       14626      1871    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        9597      2281    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        2513    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       278         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       293       305         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       301       298         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272       288         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29870 n_nop=29854 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.0006696
n_activity=184 dram_eff=0.1087
bk0: 6a 29798i bk1: 0a 29868i bk2: 0a 29871i bk3: 0a 29871i bk4: 4a 29850i bk5: 0a 29869i bk6: 0a 29869i bk7: 0a 29869i bk8: 0a 29870i bk9: 0a 29870i bk10: 0a 29870i bk11: 0a 29870i bk12: 0a 29870i bk13: 0a 29870i bk14: 0a 29870i bk15: 0a 29870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29870 n_nop=29860 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0005357
n_activity=95 dram_eff=0.1684
bk0: 4a 29850i bk1: 0a 29870i bk2: 0a 29871i bk3: 0a 29871i bk4: 4a 29848i bk5: 0a 29869i bk6: 0a 29869i bk7: 0a 29869i bk8: 0a 29870i bk9: 0a 29870i bk10: 0a 29870i bk11: 0a 29870i bk12: 0a 29870i bk13: 0a 29870i bk14: 0a 29870i bk15: 0a 29870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000468698
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29870 n_nop=29852 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.001004
n_activity=157 dram_eff=0.1911
bk0: 4a 29850i bk1: 0a 29870i bk2: 0a 29870i bk3: 0a 29870i bk4: 4a 29847i bk5: 4a 29817i bk6: 0a 29867i bk7: 0a 29868i bk8: 0a 29869i bk9: 0a 29870i bk10: 0a 29871i bk11: 0a 29871i bk12: 0a 29871i bk13: 0a 29871i bk14: 0a 29871i bk15: 0a 29871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0024774
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29870 n_nop=29853 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.0009374
n_activity=145 dram_eff=0.1931
bk0: 2a 29854i bk1: 0a 29870i bk2: 0a 29870i bk3: 0a 29870i bk4: 4a 29847i bk5: 4a 29814i bk6: 0a 29867i bk7: 0a 29868i bk8: 0a 29869i bk9: 0a 29870i bk10: 0a 29871i bk11: 0a 29871i bk12: 0a 29871i bk13: 0a 29871i bk14: 0a 29871i bk15: 0a 29871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00237697
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29870 n_nop=29858 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.0006696
n_activity=105 dram_eff=0.1905
bk0: 0a 29871i bk1: 0a 29872i bk2: 0a 29872i bk3: 0a 29872i bk4: 2a 29855i bk5: 4a 29815i bk6: 0a 29868i bk7: 0a 29868i bk8: 0a 29868i bk9: 0a 29868i bk10: 0a 29869i bk11: 0a 29870i bk12: 0a 29870i bk13: 0a 29870i bk14: 0a 29870i bk15: 0a 29870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00194175
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29870 n_nop=29861 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0005357
n_activity=65 dram_eff=0.2462
bk0: 0a 29870i bk1: 0a 29871i bk2: 0a 29871i bk3: 0a 29871i bk4: 0a 29871i bk5: 4a 29816i bk6: 0a 29869i bk7: 0a 29869i bk8: 0a 29869i bk9: 0a 29869i bk10: 0a 29869i bk11: 0a 29870i bk12: 0a 29870i bk13: 0a 29870i bk14: 0a 29870i bk15: 0a 29870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00194175

========= L2 cache stats =========
L2_cache_bank[0]: Access = 103, Miss = 5, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 158, Miss = 4, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 204, Miss = 4, Miss_rate = 0.020, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 207, Miss = 3, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 66, Miss = 1, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 57, Miss = 2, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 65, Miss = 2, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 921
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0271
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 465
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 323
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 91
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3251
icnt_total_pkts_simt_to_mem=1849
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.33333
	minimum = 6
	maximum = 12
Network latency average = 7.91667
	minimum = 6
	maximum = 11
Slowest packet = 1837
Flit latency average = 6.21212
	minimum = 6
	maximum = 7
Slowest flit = 5086
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000518605
	minimum = 0 (at node 0)
	maximum = 0.00700117 (at node 10)
Accepted packet rate average = 0.000518605
	minimum = 0 (at node 0)
	maximum = 0.00700117 (at node 10)
Injected flit rate average = 0.00142616
	minimum = 0 (at node 0)
	maximum = 0.0128355 (at node 10)
Accepted flit rate average= 0.00142616
	minimum = 0 (at node 0)
	maximum = 0.0256709 (at node 10)
Injected packet length average = 2.75
Accepted packet length average = 2.75
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7215 (25 samples)
	minimum = 6 (25 samples)
	maximum = 25.6 (25 samples)
Network latency average = 9.92949 (25 samples)
	minimum = 6 (25 samples)
	maximum = 23.24 (25 samples)
Flit latency average = 8.69977 (25 samples)
	minimum = 6 (25 samples)
	maximum = 19.8 (25 samples)
Fragmentation average = 0 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0 (25 samples)
Injected packet rate average = 0.0029694 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.0158393 (25 samples)
Accepted packet rate average = 0.0029694 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.0158393 (25 samples)
Injected flit rate average = 0.00822694 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.0464295 (25 samples)
Accepted flit rate average = 0.00822694 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.0438463 (25 samples)
Injected packet size average = 2.77058 (25 samples)
Accepted packet size average = 2.77058 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 48165 (inst/sec)
gpgpu_simulation_rate = 5661 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4021c8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan2PfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (4,4,1) 
kernel '_Z4Fan2PfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,22644)
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,22644)
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,22644)
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,22644)
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,22644)
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,22644)
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,22644)
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,22644)
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,22644)
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,22644)
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,22644)
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,22644)
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,22644)
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,22644)
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,22644)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,22644)
Branch Status: 1
Branch- 0: 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 1 finished CTA #0 (65,22644), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 26 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=26, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 2 finished CTA #0 (65,22644), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 26 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=26, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 3 finished CTA #0 (65,22644), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 26 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=26, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 5 finished CTA #0 (65,22644), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 26 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=26, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 6 finished CTA #0 (65,22644), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 26 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=26, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 7 finished CTA #0 (65,22644), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 26 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=26, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 9 finished CTA #0 (65,22644), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 26 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=26, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 10 finished CTA #0 (65,22644), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 26 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=26, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 12 finished CTA #0 (65,22644), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 26 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=26, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 13 finished CTA #0 (65,22644), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 26 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=26, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 14 finished CTA #0 (65,22644), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 26 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=26, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 11 finished CTA #1 (69,22644), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (106,22644), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 26 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=26, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.250000        0.125000            1
         200    extrinsic          2c0         12     1.000000        0.375000            1


GPGPU-Sim uArch: Shader 4 finished CTA #0 (106,22644), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 26 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=26, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.250000        0.125000            1
         200    extrinsic          2c0         12     1.000000        0.375000            1


GPGPU-Sim uArch: Shader 8 finished CTA #0 (106,22644), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 26 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=26, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.250000        0.125000            1
         200    extrinsic          2c0         12     1.000000        0.375000            1


Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 11 finished CTA #0 (738,22644), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 26 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=26, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         32     0.625000        0.312500            2
         200    extrinsic          2c0         12     0.000000        0.000000            1
         2b8    extrinsic          2c8         12     0.250000        0.093750            1


GPGPU-Sim uArch: GPU detected kernel '_Z4Fan2PfS_S_iii' finished on shader 11.


BRANCH_STATS_PRINT: For Kernel(uid=26, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0        256     0.812500        0.406250           16
         200    extrinsic          2c0         48     0.750000        0.281250            4
         2b8    extrinsic          2c8         12     0.250000        0.093750            1


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

        9195,         1973,            0

kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 26 
gpu_sim_cycle = 739
gpu_sim_insn = 5030
gpu_ipc =       6.8065
gpu_tot_sim_cycle = 23383
gpu_tot_sim_insn = 197691
gpu_tot_ipc =       8.4545
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 441
gpu_total_sim_rate=49422

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6443
	L1I_total_cache_misses = 298
	L1I_total_cache_miss_rate = 0.0463
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 59, Miss = 28, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 95, Miss = 39, Miss_rate = 0.411, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[4]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 93, Miss = 39, Miss_rate = 0.419, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[6]: Access = 78, Miss = 35, Miss_rate = 0.449, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[7]: Access = 94, Miss = 36, Miss_rate = 0.383, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[8]: Access = 75, Miss = 33, Miss_rate = 0.440, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[9]: Access = 77, Miss = 33, Miss_rate = 0.429, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[10]: Access = 71, Miss = 32, Miss_rate = 0.451, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[11]: Access = 73, Miss = 31, Miss_rate = 0.425, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[12]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 55, Miss = 25, Miss_rate = 0.455, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 30, Miss_rate = 0.441, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 1135
	L1D_total_cache_misses = 494
	L1D_total_cache_miss_rate = 0.4352
	L1D_total_cache_pending_hits = 41
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 2420
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0442
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 477
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2313
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6145
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 298
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
464, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 359328
gpgpu_n_tot_w_icount = 11229
gpgpu_n_stall_shd_mem = 771
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 477
gpgpu_n_mem_write_global = 334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4641
gpgpu_n_store_insn = 1586
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 50063
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 528
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:639	W0_Idle:131497	W0_Scoreboard:50729	W1:42	W2:120	W3:84	W4:779	W5:25	W6:100	W7:25	W8:439	W9:29	W10:25	W11:25	W12:597	W13:25	W14:25	W15:25	W16:5744	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:1	W26:1	W27:1	W28:1	W29:1	W30:0	W31:0	W32:3107
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3816 {8:477,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32560 {40:122,72:18,136:194,}
traffic_breakdown_coretomem[INST_ACC_R] = 808 {8:101,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64872 {136:477,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2672 {8:334,}
traffic_breakdown_memtocore[INST_ACC_R] = 13736 {136:101,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 155 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 23382 
mrq_lat_table:18 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	808 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	675 	229 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	180 	301 	11 	0 	0 	0 	0 	8 	48 	96 	134 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	39 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       349         0         0         0      1524         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1238         0         0         0      1534         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       618         0         0         0      1529      1926         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1238         0         0         0      1526      1915         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1241      1903         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1891         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749    none      none      none        4954    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none       10074    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       13439       727    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       14914      1871    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        9880      2281    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        2513    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       278         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       293       305         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       301       298         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272       288         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30845 n_nop=30829 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.0006484
n_activity=184 dram_eff=0.1087
bk0: 6a 30773i bk1: 0a 30843i bk2: 0a 30846i bk3: 0a 30846i bk4: 4a 30825i bk5: 0a 30844i bk6: 0a 30844i bk7: 0a 30844i bk8: 0a 30845i bk9: 0a 30845i bk10: 0a 30845i bk11: 0a 30845i bk12: 0a 30845i bk13: 0a 30845i bk14: 0a 30845i bk15: 0a 30845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30845 n_nop=30835 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0005187
n_activity=95 dram_eff=0.1684
bk0: 4a 30825i bk1: 0a 30845i bk2: 0a 30846i bk3: 0a 30846i bk4: 4a 30823i bk5: 0a 30844i bk6: 0a 30844i bk7: 0a 30844i bk8: 0a 30845i bk9: 0a 30845i bk10: 0a 30845i bk11: 0a 30845i bk12: 0a 30845i bk13: 0a 30845i bk14: 0a 30845i bk15: 0a 30845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000453882
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30845 n_nop=30827 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.0009726
n_activity=157 dram_eff=0.1911
bk0: 4a 30825i bk1: 0a 30845i bk2: 0a 30845i bk3: 0a 30845i bk4: 4a 30822i bk5: 4a 30792i bk6: 0a 30842i bk7: 0a 30843i bk8: 0a 30844i bk9: 0a 30845i bk10: 0a 30846i bk11: 0a 30846i bk12: 0a 30846i bk13: 0a 30846i bk14: 0a 30846i bk15: 0a 30846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00239909
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30845 n_nop=30828 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.0009078
n_activity=145 dram_eff=0.1931
bk0: 2a 30829i bk1: 0a 30845i bk2: 0a 30845i bk3: 0a 30845i bk4: 4a 30822i bk5: 4a 30789i bk6: 0a 30842i bk7: 0a 30843i bk8: 0a 30844i bk9: 0a 30845i bk10: 0a 30846i bk11: 0a 30846i bk12: 0a 30846i bk13: 0a 30846i bk14: 0a 30846i bk15: 0a 30846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00230183
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30845 n_nop=30833 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.0006484
n_activity=105 dram_eff=0.1905
bk0: 0a 30846i bk1: 0a 30847i bk2: 0a 30847i bk3: 0a 30847i bk4: 2a 30830i bk5: 4a 30790i bk6: 0a 30843i bk7: 0a 30843i bk8: 0a 30843i bk9: 0a 30843i bk10: 0a 30844i bk11: 0a 30845i bk12: 0a 30845i bk13: 0a 30845i bk14: 0a 30845i bk15: 0a 30845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00188037
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30845 n_nop=30836 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0005187
n_activity=65 dram_eff=0.2462
bk0: 0a 30845i bk1: 0a 30846i bk2: 0a 30846i bk3: 0a 30846i bk4: 0a 30846i bk5: 4a 30791i bk6: 0a 30844i bk7: 0a 30844i bk8: 0a 30844i bk9: 0a 30844i bk10: 0a 30844i bk11: 0a 30845i bk12: 0a 30845i bk13: 0a 30845i bk14: 0a 30845i bk15: 0a 30845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00188037

========= L2 cache stats =========
L2_cache_bank[0]: Access = 103, Miss = 5, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 158, Miss = 4, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 204, Miss = 4, Miss_rate = 0.020, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 211, Miss = 3, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 68, Miss = 1, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 57, Miss = 2, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 65, Miss = 2, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 927
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0270
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 468
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 326
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 91
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3269
icnt_total_pkts_simt_to_mem=1861
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.91667
	minimum = 6
	maximum = 12
Network latency average = 7.58333
	minimum = 6
	maximum = 10
Slowest packet = 1844
Flit latency average = 6.06667
	minimum = 6
	maximum = 7
Slowest flit = 5117
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000601413
	minimum = 0 (at node 0)
	maximum = 0.00811908 (at node 11)
Accepted packet rate average = 0.000601413
	minimum = 0 (at node 0)
	maximum = 0.00811908 (at node 11)
Injected flit rate average = 0.00150353
	minimum = 0 (at node 0)
	maximum = 0.0162382 (at node 11)
Accepted flit rate average= 0.00150353
	minimum = 0 (at node 0)
	maximum = 0.0243572 (at node 11)
Injected packet length average = 2.5
Accepted packet length average = 2.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6136 (26 samples)
	minimum = 6 (26 samples)
	maximum = 25.0769 (26 samples)
Network latency average = 9.83925 (26 samples)
	minimum = 6 (26 samples)
	maximum = 22.7308 (26 samples)
Flit latency average = 8.59849 (26 samples)
	minimum = 6 (26 samples)
	maximum = 19.3077 (26 samples)
Fragmentation average = 0 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0 (26 samples)
Injected packet rate average = 0.00287832 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.0155423 (26 samples)
Accepted packet rate average = 0.00287832 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.0155423 (26 samples)
Injected flit rate average = 0.00796835 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.0452683 (26 samples)
Accepted flit rate average = 0.00796835 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.0430967 (26 samples)
Injected packet size average = 2.7684 (26 samples)
Accepted packet size average = 2.7684 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 49422 (inst/sec)
gpgpu_simulation_rate = 5845 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402083 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan1PfS_ii' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z4Fan1PfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,23383)
Branch Status: 1
Branch- 0: 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch- 1: 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 12 finished CTA #0 (852,23383), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 27 '_Z4Fan1PfS_ii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=27, name: '_Z4Fan1PfS_ii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           78        512     0.003906        0.003906           16


GPGPU-Sim uArch: GPU detected kernel '_Z4Fan1PfS_ii' finished on shader 12.


BRANCH_STATS_PRINT: For Kernel(uid=27, name: '_Z4Fan1PfS_ii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           78        512     0.003906        0.003906           16


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

        7728,          752,            0

kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 27 
gpu_sim_cycle = 853
gpu_sim_insn = 7218
gpu_ipc =       8.4619
gpu_tot_sim_cycle = 24236
gpu_tot_sim_insn = 204909
gpu_tot_ipc =       8.4547
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 441
gpu_total_sim_rate=51227

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6603
	L1I_total_cache_misses = 315
	L1I_total_cache_miss_rate = 0.0477
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 59, Miss = 28, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 95, Miss = 39, Miss_rate = 0.411, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[4]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 93, Miss = 39, Miss_rate = 0.419, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[6]: Access = 78, Miss = 35, Miss_rate = 0.449, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[7]: Access = 94, Miss = 36, Miss_rate = 0.383, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[8]: Access = 75, Miss = 33, Miss_rate = 0.440, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[9]: Access = 77, Miss = 33, Miss_rate = 0.429, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[10]: Access = 71, Miss = 32, Miss_rate = 0.451, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[11]: Access = 73, Miss = 31, Miss_rate = 0.425, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[12]: Access = 65, Miss = 30, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 55, Miss = 25, Miss_rate = 0.455, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 30, Miss_rate = 0.441, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 1138
	L1D_total_cache_misses = 496
	L1D_total_cache_miss_rate = 0.4359
	L1D_total_cache_pending_hits = 41
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 2486
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0430
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 479
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2379
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 318
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6288
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 315
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
464, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 367808
gpgpu_n_tot_w_icount = 11494
gpgpu_n_stall_shd_mem = 771
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 479
gpgpu_n_mem_write_global = 335
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4645
gpgpu_n_store_insn = 1588
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 52115
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 528
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:666	W0_Idle:132598	W0_Scoreboard:51070	W1:42	W2:145	W3:84	W4:779	W5:25	W6:100	W7:25	W8:439	W9:29	W10:25	W11:25	W12:597	W13:25	W14:25	W15:25	W16:5744	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:1	W26:1	W27:1	W28:1	W29:1	W30:1	W31:0	W32:3346
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3832 {8:479,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32696 {40:122,72:18,136:195,}
traffic_breakdown_coretomem[INST_ACC_R] = 824 {8:103,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65144 {136:479,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2680 {8:335,}
traffic_breakdown_memtocore[INST_ACC_R] = 14008 {136:103,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 155 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 24235 
mrq_lat_table:18 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	811 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	680 	229 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	182 	301 	11 	0 	0 	0 	0 	8 	48 	96 	134 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       349         0         0         0      1524         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1238         0         0         0      1534         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       618         0         0         0      1529      1926         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1238         0         0         0      1526      1915         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1241      1903         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1891         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749    none      none      none        4954    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none       10074    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       13439       727    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       15059      1871    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        9880      2281    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        2548    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       278         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       293       305         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       301       298         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272       288         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31970 n_nop=31954 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.0006256
n_activity=184 dram_eff=0.1087
bk0: 6a 31898i bk1: 0a 31968i bk2: 0a 31971i bk3: 0a 31971i bk4: 4a 31950i bk5: 0a 31969i bk6: 0a 31969i bk7: 0a 31969i bk8: 0a 31970i bk9: 0a 31970i bk10: 0a 31970i bk11: 0a 31970i bk12: 0a 31970i bk13: 0a 31970i bk14: 0a 31970i bk15: 0a 31970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31970 n_nop=31960 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0005005
n_activity=95 dram_eff=0.1684
bk0: 4a 31950i bk1: 0a 31970i bk2: 0a 31971i bk3: 0a 31971i bk4: 4a 31948i bk5: 0a 31969i bk6: 0a 31969i bk7: 0a 31969i bk8: 0a 31970i bk9: 0a 31970i bk10: 0a 31970i bk11: 0a 31970i bk12: 0a 31970i bk13: 0a 31970i bk14: 0a 31970i bk15: 0a 31970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000437911
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31970 n_nop=31952 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.0009384
n_activity=157 dram_eff=0.1911
bk0: 4a 31950i bk1: 0a 31970i bk2: 0a 31970i bk3: 0a 31970i bk4: 4a 31947i bk5: 4a 31917i bk6: 0a 31967i bk7: 0a 31968i bk8: 0a 31969i bk9: 0a 31970i bk10: 0a 31971i bk11: 0a 31971i bk12: 0a 31971i bk13: 0a 31971i bk14: 0a 31971i bk15: 0a 31971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00231467
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31970 n_nop=31953 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.0008758
n_activity=145 dram_eff=0.1931
bk0: 2a 31954i bk1: 0a 31970i bk2: 0a 31970i bk3: 0a 31970i bk4: 4a 31947i bk5: 4a 31914i bk6: 0a 31967i bk7: 0a 31968i bk8: 0a 31969i bk9: 0a 31970i bk10: 0a 31971i bk11: 0a 31971i bk12: 0a 31971i bk13: 0a 31971i bk14: 0a 31971i bk15: 0a 31971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00222083
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31970 n_nop=31958 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.0006256
n_activity=105 dram_eff=0.1905
bk0: 0a 31971i bk1: 0a 31972i bk2: 0a 31972i bk3: 0a 31972i bk4: 2a 31955i bk5: 4a 31915i bk6: 0a 31968i bk7: 0a 31968i bk8: 0a 31968i bk9: 0a 31968i bk10: 0a 31969i bk11: 0a 31970i bk12: 0a 31970i bk13: 0a 31970i bk14: 0a 31970i bk15: 0a 31970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0018142
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31970 n_nop=31961 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0005005
n_activity=65 dram_eff=0.2462
bk0: 0a 31970i bk1: 0a 31971i bk2: 0a 31971i bk3: 0a 31971i bk4: 0a 31971i bk5: 4a 31916i bk6: 0a 31969i bk7: 0a 31969i bk8: 0a 31969i bk9: 0a 31969i bk10: 0a 31969i bk11: 0a 31970i bk12: 0a 31970i bk13: 0a 31970i bk14: 0a 31970i bk15: 0a 31970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0018142

========= L2 cache stats =========
L2_cache_bank[0]: Access = 105, Miss = 5, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 158, Miss = 4, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 204, Miss = 4, Miss_rate = 0.020, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 213, Miss = 3, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 68, Miss = 1, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 57, Miss = 2, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 66, Miss = 2, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 932
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0268
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 470
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 327
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3290
icnt_total_pkts_simt_to_mem=1870
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.2
	minimum = 6
	maximum = 12
Network latency average = 8.1
	minimum = 6
	maximum = 11
Slowest packet = 1861
Flit latency average = 6.16667
	minimum = 6
	maximum = 7
Slowest flit = 5149
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000434197
	minimum = 0 (at node 0)
	maximum = 0.00586166 (at node 12)
Accepted packet rate average = 0.000434197
	minimum = 0 (at node 0)
	maximum = 0.00586166 (at node 12)
Injected flit rate average = 0.00130259
	minimum = 0 (at node 0)
	maximum = 0.0117233 (at node 15)
Accepted flit rate average= 0.00130259
	minimum = 0 (at node 0)
	maximum = 0.024619 (at node 12)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5242 (27 samples)
	minimum = 6 (27 samples)
	maximum = 24.5926 (27 samples)
Network latency average = 9.77483 (27 samples)
	minimum = 6 (27 samples)
	maximum = 22.2963 (27 samples)
Flit latency average = 8.50842 (27 samples)
	minimum = 6 (27 samples)
	maximum = 18.8519 (27 samples)
Fragmentation average = 0 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0 (27 samples)
Injected packet rate average = 0.0027878 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.0151838 (27 samples)
Accepted packet rate average = 0.0027878 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.0151838 (27 samples)
Injected flit rate average = 0.00772147 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.0440259 (27 samples)
Accepted flit rate average = 0.00772147 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.0424124 (27 samples)
Injected packet size average = 2.76974 (27 samples)
Accepted packet size average = 2.76974 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 51227 (inst/sec)
gpgpu_simulation_rate = 6059 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4021c8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan2PfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (4,4,1) 
kernel '_Z4Fan2PfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,24236)
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,24236)
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,24236)
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,24236)
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,24236)
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,24236)
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,24236)
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,24236)
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,24236)
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,24236)
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,24236)
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,24236)
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,24236)
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,24236)
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,24236)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,24236)
Branch Status: 1
Branch- 0: 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 0 finished CTA #0 (65,24236), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 28 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=28, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 1 finished CTA #0 (65,24236), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 28 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=28, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 3 finished CTA #0 (65,24236), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 28 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=28, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 4 finished CTA #0 (65,24236), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 28 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=28, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 5 finished CTA #0 (65,24236), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 28 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=28, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 7 finished CTA #0 (65,24236), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 28 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=28, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 8 finished CTA #0 (65,24236), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 28 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=28, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 9 finished CTA #0 (65,24236), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 28 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=28, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 11 finished CTA #0 (65,24236), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 28 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=28, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 12 finished CTA #0 (65,24236), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 28 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=28, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 14 finished CTA #0 (65,24236), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 28 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=28, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 13 finished CTA #1 (69,24236), 1 CTAs running
Branch Status: 1
Branch- 0: 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 2 finished CTA #0 (106,24236), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 28 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=28, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.500000        0.250000            1
         200    extrinsic          2c0          8     1.000000        0.250000            1


GPGPU-Sim uArch: Shader 6 finished CTA #0 (106,24236), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 28 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=28, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.500000        0.250000            1
         200    extrinsic          2c0          8     1.000000        0.250000            1


GPGPU-Sim uArch: Shader 10 finished CTA #0 (106,24236), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 28 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=28, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.500000        0.250000            1
         200    extrinsic          2c0          8     1.000000        0.250000            1


Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 13 finished CTA #0 (740,24236), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 28 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=28, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         32     0.750000        0.375000            2
         200    extrinsic          2c0          8     0.250000        0.062500            1
         2b8    extrinsic          2c8          6     0.333333        0.062500            1


GPGPU-Sim uArch: GPU detected kernel '_Z4Fan2PfS_S_iii' finished on shader 13.


BRANCH_STATS_PRINT: For Kernel(uid=28, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0        256     0.875000        0.437500           16
         200    extrinsic          2c0         32     0.812500        0.203125            4
         2b8    extrinsic          2c8          6     0.333333        0.062500            1


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

        8900,         2300,            0

kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 28 
gpu_sim_cycle = 741
gpu_sim_insn = 4762
gpu_ipc =       6.4265
gpu_tot_sim_cycle = 24977
gpu_tot_sim_insn = 209671
gpu_tot_ipc =       8.3946
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 441
gpu_total_sim_rate=52417

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6813
	L1I_total_cache_misses = 315
	L1I_total_cache_miss_rate = 0.0462
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 59, Miss = 28, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 95, Miss = 39, Miss_rate = 0.411, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[4]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 93, Miss = 39, Miss_rate = 0.419, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[6]: Access = 78, Miss = 35, Miss_rate = 0.449, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[7]: Access = 94, Miss = 36, Miss_rate = 0.383, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[8]: Access = 75, Miss = 33, Miss_rate = 0.440, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[9]: Access = 77, Miss = 33, Miss_rate = 0.429, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[10]: Access = 71, Miss = 32, Miss_rate = 0.451, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[11]: Access = 73, Miss = 31, Miss_rate = 0.425, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[12]: Access = 65, Miss = 30, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 63, Miss = 28, Miss_rate = 0.444, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 30, Miss_rate = 0.441, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 1146
	L1D_total_cache_misses = 499
	L1D_total_cache_miss_rate = 0.4354
	L1D_total_cache_pending_hits = 42
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 2577
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0415
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 482
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2470
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6498
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 315
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
481, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 379008
gpgpu_n_tot_w_icount = 11844
gpgpu_n_stall_shd_mem = 771
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 482
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4669
gpgpu_n_store_insn = 1596
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 53473
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 528
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:669	W0_Idle:134817	W0_Scoreboard:52074	W1:42	W2:160	W3:84	W4:780	W5:25	W6:123	W7:25	W8:482	W9:29	W10:25	W11:25	W12:597	W13:25	W14:25	W15:25	W16:6012	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:1	W26:1	W27:1	W28:1	W29:1	W30:1	W31:0	W32:3346
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3856 {8:482,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32872 {40:123,72:18,136:196,}
traffic_breakdown_coretomem[INST_ACC_R] = 824 {8:103,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65552 {136:482,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 14008 {136:103,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 155 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 24976 
mrq_lat_table:18 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	816 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	685 	229 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	185 	301 	11 	0 	0 	0 	0 	8 	48 	96 	134 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       349         0         0         0      1524         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1238         0         0         0      1534         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       618         0         0         0      1529      1926         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1238         0         0         0      1526      1915         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1241      1903         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1891         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749    none      none      none        4954    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none       10074    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       13439       727    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       15273      1871    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none       10163      2281    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        2548    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       278         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       293       305         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       301       298         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272       288         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32947 n_nop=32931 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.000607
n_activity=184 dram_eff=0.1087
bk0: 6a 32875i bk1: 0a 32945i bk2: 0a 32948i bk3: 0a 32948i bk4: 4a 32927i bk5: 0a 32946i bk6: 0a 32946i bk7: 0a 32946i bk8: 0a 32947i bk9: 0a 32947i bk10: 0a 32947i bk11: 0a 32947i bk12: 0a 32947i bk13: 0a 32947i bk14: 0a 32947i bk15: 0a 32947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32947 n_nop=32937 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0004856
n_activity=95 dram_eff=0.1684
bk0: 4a 32927i bk1: 0a 32947i bk2: 0a 32948i bk3: 0a 32948i bk4: 4a 32925i bk5: 0a 32946i bk6: 0a 32946i bk7: 0a 32946i bk8: 0a 32947i bk9: 0a 32947i bk10: 0a 32947i bk11: 0a 32947i bk12: 0a 32947i bk13: 0a 32947i bk14: 0a 32947i bk15: 0a 32947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000424925
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32947 n_nop=32929 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.0009106
n_activity=157 dram_eff=0.1911
bk0: 4a 32927i bk1: 0a 32947i bk2: 0a 32947i bk3: 0a 32947i bk4: 4a 32924i bk5: 4a 32894i bk6: 0a 32944i bk7: 0a 32945i bk8: 0a 32946i bk9: 0a 32947i bk10: 0a 32948i bk11: 0a 32948i bk12: 0a 32948i bk13: 0a 32948i bk14: 0a 32948i bk15: 0a 32948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00224603
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32947 n_nop=32930 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.0008498
n_activity=145 dram_eff=0.1931
bk0: 2a 32931i bk1: 0a 32947i bk2: 0a 32947i bk3: 0a 32947i bk4: 4a 32924i bk5: 4a 32891i bk6: 0a 32944i bk7: 0a 32945i bk8: 0a 32946i bk9: 0a 32947i bk10: 0a 32948i bk11: 0a 32948i bk12: 0a 32948i bk13: 0a 32948i bk14: 0a 32948i bk15: 0a 32948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00215498
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32947 n_nop=32935 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.000607
n_activity=105 dram_eff=0.1905
bk0: 0a 32948i bk1: 0a 32949i bk2: 0a 32949i bk3: 0a 32949i bk4: 2a 32932i bk5: 4a 32892i bk6: 0a 32945i bk7: 0a 32945i bk8: 0a 32945i bk9: 0a 32945i bk10: 0a 32946i bk11: 0a 32947i bk12: 0a 32947i bk13: 0a 32947i bk14: 0a 32947i bk15: 0a 32947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0017604
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32947 n_nop=32938 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0004856
n_activity=65 dram_eff=0.2462
bk0: 0a 32947i bk1: 0a 32948i bk2: 0a 32948i bk3: 0a 32948i bk4: 0a 32948i bk5: 4a 32893i bk6: 0a 32946i bk7: 0a 32946i bk8: 0a 32946i bk9: 0a 32946i bk10: 0a 32946i bk11: 0a 32947i bk12: 0a 32947i bk13: 0a 32947i bk14: 0a 32947i bk15: 0a 32947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0017604

========= L2 cache stats =========
L2_cache_bank[0]: Access = 105, Miss = 5, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 158, Miss = 4, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 204, Miss = 4, Miss_rate = 0.020, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 216, Miss = 3, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 70, Miss = 1, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 57, Miss = 2, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 66, Miss = 2, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 937
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0267
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 473
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 329
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3307
icnt_total_pkts_simt_to_mem=1880
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.7
	minimum = 6
	maximum = 10
Network latency average = 7.7
	minimum = 6
	maximum = 10
Slowest packet = 1866
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 5160
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000499825
	minimum = 0 (at node 0)
	maximum = 0.00674764 (at node 13)
Accepted packet rate average = 0.000499825
	minimum = 0 (at node 0)
	maximum = 0.00674764 (at node 13)
Injected flit rate average = 0.00134953
	minimum = 0 (at node 0)
	maximum = 0.0148448 (at node 21)
Accepted flit rate average= 0.00134953
	minimum = 0 (at node 0)
	maximum = 0.022942 (at node 13)
Injected packet length average = 2.7
Accepted packet length average = 2.7
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4234 (28 samples)
	minimum = 6 (28 samples)
	maximum = 24.0714 (28 samples)
Network latency average = 9.70073 (28 samples)
	minimum = 6 (28 samples)
	maximum = 21.8571 (28 samples)
Flit latency average = 8.41884 (28 samples)
	minimum = 6 (28 samples)
	maximum = 18.3929 (28 samples)
Fragmentation average = 0 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0 (28 samples)
Injected packet rate average = 0.00270608 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.0148825 (28 samples)
Accepted packet rate average = 0.00270608 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.0148825 (28 samples)
Injected flit rate average = 0.0074939 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.0429837 (28 samples)
Accepted flit rate average = 0.0074939 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.041717 (28 samples)
Injected packet size average = 2.76928 (28 samples)
Accepted packet size average = 2.76928 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 52417 (inst/sec)
gpgpu_simulation_rate = 6244 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402083 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan1PfS_ii' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z4Fan1PfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,24977)
Branch Status: 1
Branch- 0: 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch- 1: 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 14 finished CTA #0 (844,24977), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 29 '_Z4Fan1PfS_ii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=29, name: '_Z4Fan1PfS_ii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           78        512     0.001953        0.001953           16


GPGPU-Sim uArch: GPU detected kernel '_Z4Fan1PfS_ii' finished on shader 14.


BRANCH_STATS_PRINT: For Kernel(uid=29, name: '_Z4Fan1PfS_ii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           78        512     0.001953        0.001953           16


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

        7704,          776,            0

kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 29 
gpu_sim_cycle = 845
gpu_sim_insn = 7193
gpu_ipc =       8.5124
gpu_tot_sim_cycle = 25822
gpu_tot_sim_insn = 216864
gpu_tot_ipc =       8.3984
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 441
gpu_total_sim_rate=54216

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6973
	L1I_total_cache_misses = 332
	L1I_total_cache_miss_rate = 0.0476
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 59, Miss = 28, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 95, Miss = 39, Miss_rate = 0.411, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[4]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 93, Miss = 39, Miss_rate = 0.419, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[6]: Access = 78, Miss = 35, Miss_rate = 0.449, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[7]: Access = 94, Miss = 36, Miss_rate = 0.383, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[8]: Access = 75, Miss = 33, Miss_rate = 0.440, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[9]: Access = 77, Miss = 33, Miss_rate = 0.429, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[10]: Access = 71, Miss = 32, Miss_rate = 0.451, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[11]: Access = 73, Miss = 31, Miss_rate = 0.425, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[12]: Access = 65, Miss = 30, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 63, Miss = 28, Miss_rate = 0.444, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[14]: Access = 71, Miss = 31, Miss_rate = 0.437, Pending_hits = 5, Reservation_fails = 0
	L1D_total_cache_accesses = 1149
	L1D_total_cache_misses = 500
	L1D_total_cache_miss_rate = 0.4352
	L1D_total_cache_pending_hits = 43
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 2643
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0405
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 483
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2536
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 321
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6641
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 332
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
481, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 387488
gpgpu_n_tot_w_icount = 12109
gpgpu_n_stall_shd_mem = 771
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 483
gpgpu_n_mem_write_global = 338
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4671
gpgpu_n_store_insn = 1597
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 55523
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 528
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:696	W0_Idle:135905	W0_Scoreboard:52412	W1:67	W2:160	W3:84	W4:780	W5:25	W6:123	W7:25	W8:482	W9:29	W10:25	W11:25	W12:597	W13:25	W14:25	W15:25	W16:6012	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:1	W26:1	W27:1	W28:1	W29:1	W30:1	W31:1	W32:3585
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3864 {8:483,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32912 {40:124,72:18,136:196,}
traffic_breakdown_coretomem[INST_ACC_R] = 840 {8:105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65688 {136:483,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2704 {8:338,}
traffic_breakdown_memtocore[INST_ACC_R] = 14280 {136:105,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 155 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 25821 
mrq_lat_table:18 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	818 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	689 	229 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	186 	301 	11 	0 	0 	0 	0 	8 	48 	96 	134 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       349         0         0         0      1524         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1238         0         0         0      1534         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       618         0         0         0      1529      1926         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1238         0         0         0      1526      1915         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1241      1903         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1891         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749    none      none      none        4954    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none       10074    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       13439       727    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       15345      1871    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none       10163      2281    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        2583    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       278         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       293       305         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       301       298         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272       288         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34062 n_nop=34046 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.0005872
n_activity=184 dram_eff=0.1087
bk0: 6a 33990i bk1: 0a 34060i bk2: 0a 34063i bk3: 0a 34063i bk4: 4a 34042i bk5: 0a 34061i bk6: 0a 34061i bk7: 0a 34061i bk8: 0a 34062i bk9: 0a 34062i bk10: 0a 34062i bk11: 0a 34062i bk12: 0a 34062i bk13: 0a 34062i bk14: 0a 34062i bk15: 0a 34062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34062 n_nop=34052 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0004697
n_activity=95 dram_eff=0.1684
bk0: 4a 34042i bk1: 0a 34062i bk2: 0a 34063i bk3: 0a 34063i bk4: 4a 34040i bk5: 0a 34061i bk6: 0a 34061i bk7: 0a 34061i bk8: 0a 34062i bk9: 0a 34062i bk10: 0a 34062i bk11: 0a 34062i bk12: 0a 34062i bk13: 0a 34062i bk14: 0a 34062i bk15: 0a 34062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000411015
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34062 n_nop=34044 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.0008807
n_activity=157 dram_eff=0.1911
bk0: 4a 34042i bk1: 0a 34062i bk2: 0a 34062i bk3: 0a 34062i bk4: 4a 34039i bk5: 4a 34009i bk6: 0a 34059i bk7: 0a 34060i bk8: 0a 34061i bk9: 0a 34062i bk10: 0a 34063i bk11: 0a 34063i bk12: 0a 34063i bk13: 0a 34063i bk14: 0a 34063i bk15: 0a 34063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00217251
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34062 n_nop=34045 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.000822
n_activity=145 dram_eff=0.1931
bk0: 2a 34046i bk1: 0a 34062i bk2: 0a 34062i bk3: 0a 34062i bk4: 4a 34039i bk5: 4a 34006i bk6: 0a 34059i bk7: 0a 34060i bk8: 0a 34061i bk9: 0a 34062i bk10: 0a 34063i bk11: 0a 34063i bk12: 0a 34063i bk13: 0a 34063i bk14: 0a 34063i bk15: 0a 34063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00208443
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34062 n_nop=34050 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.0005872
n_activity=105 dram_eff=0.1905
bk0: 0a 34063i bk1: 0a 34064i bk2: 0a 34064i bk3: 0a 34064i bk4: 2a 34047i bk5: 4a 34007i bk6: 0a 34060i bk7: 0a 34060i bk8: 0a 34060i bk9: 0a 34060i bk10: 0a 34061i bk11: 0a 34062i bk12: 0a 34062i bk13: 0a 34062i bk14: 0a 34062i bk15: 0a 34062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00170278
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34062 n_nop=34053 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0004697
n_activity=65 dram_eff=0.2462
bk0: 0a 34062i bk1: 0a 34063i bk2: 0a 34063i bk3: 0a 34063i bk4: 0a 34063i bk5: 4a 34008i bk6: 0a 34061i bk7: 0a 34061i bk8: 0a 34061i bk9: 0a 34061i bk10: 0a 34061i bk11: 0a 34062i bk12: 0a 34062i bk13: 0a 34062i bk14: 0a 34062i bk15: 0a 34062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00170278

========= L2 cache stats =========
L2_cache_bank[0]: Access = 107, Miss = 5, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 158, Miss = 4, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 204, Miss = 4, Miss_rate = 0.020, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 217, Miss = 3, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 70, Miss = 1, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 57, Miss = 2, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 67, Miss = 2, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 941
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0266
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 330
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 95
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3323
icnt_total_pkts_simt_to_mem=1885
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.625
	minimum = 6
	maximum = 10
Network latency average = 7.625
	minimum = 6
	maximum = 10
Slowest packet = 1875
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 5187
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000350647
	minimum = 0 (at node 0)
	maximum = 0.00473373 (at node 14)
Accepted packet rate average = 0.000350647
	minimum = 0 (at node 0)
	maximum = 0.00473373 (at node 14)
Injected flit rate average = 0.000920447
	minimum = 0 (at node 0)
	maximum = 0.0118343 (at node 15)
Accepted flit rate average= 0.000920447
	minimum = 0 (at node 0)
	maximum = 0.0189349 (at node 14)
Injected packet length average = 2.625
Accepted packet length average = 2.625
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3269 (29 samples)
	minimum = 6 (29 samples)
	maximum = 23.5862 (29 samples)
Network latency average = 9.62916 (29 samples)
	minimum = 6 (29 samples)
	maximum = 21.4483 (29 samples)
Flit latency average = 8.33543 (29 samples)
	minimum = 6 (29 samples)
	maximum = 17.9655 (29 samples)
Fragmentation average = 0 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0 (29 samples)
Injected packet rate average = 0.00262486 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.0145325 (29 samples)
Accepted packet rate average = 0.00262486 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.0145325 (29 samples)
Injected flit rate average = 0.00726723 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.0419096 (29 samples)
Accepted flit rate average = 0.00726723 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.0409314 (29 samples)
Injected packet size average = 2.76861 (29 samples)
Accepted packet size average = 2.76861 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 54216 (inst/sec)
gpgpu_simulation_rate = 6455 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4021c8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan2PfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (4,4,1) 
kernel '_Z4Fan2PfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,25822)
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,25822)
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,25822)
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,25822)
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,25822)
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,25822)
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,25822)
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,25822)
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,25822)
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,25822)
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,25822)
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,25822)
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,25822)
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,25822)
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,25822)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,25822)
Branch Status: 1
Branch- 0: 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 1
Branch- 0: 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 1 finished CTA #0 (65,25822), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 30 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=30, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 2 finished CTA #0 (65,25822), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 30 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=30, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 3 finished CTA #0 (65,25822), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 30 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=30, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 5 finished CTA #0 (65,25822), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 30 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=30, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 6 finished CTA #0 (65,25822), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 30 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=30, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 7 finished CTA #0 (65,25822), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 30 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=30, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 9 finished CTA #0 (65,25822), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 30 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=30, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 10 finished CTA #0 (65,25822), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 30 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=30, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 11 finished CTA #0 (65,25822), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 30 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=30, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 13 finished CTA #0 (65,25822), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 30 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=30, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 14 finished CTA #0 (65,25822), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 30 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=30, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 0 finished CTA #1 (69,25822), 1 CTAs running
Branch Status: 1
Branch- 0: 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 4 finished CTA #0 (106,25822), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 30 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=30, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.750000        0.375000            1
         200    extrinsic          2c0          4     1.000000        0.125000            1


GPGPU-Sim uArch: Shader 8 finished CTA #0 (106,25822), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 30 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=30, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.750000        0.375000            1
         200    extrinsic          2c0          4     1.000000        0.125000            1


GPGPU-Sim uArch: Shader 12 finished CTA #0 (106,25822), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 30 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=30, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         16     0.750000        0.375000            1
         200    extrinsic          2c0          4     1.000000        0.125000            1


Branch Status: 1
Branch- 0: 1, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 0 finished CTA #0 (713,25822), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 30 '_Z4Fan2PfS_S_iii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=30, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0         32     0.875000        0.437500            2
         200    extrinsic          2c0          4     0.500000        0.062500            1
         2b8    extrinsic          2c8          2     0.500000        0.031250            1


GPGPU-Sim uArch: GPU detected kernel '_Z4Fan2PfS_S_iii' finished on shader 0.


BRANCH_STATS_PRINT: For Kernel(uid=30, name: '_Z4Fan2PfS_S_iii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         1b8    extrinsic          2c0        256     0.937500        0.468750           16
         200    extrinsic          2c0         16     0.875000        0.109375            4
         2b8    extrinsic          2c8          2     0.500000        0.031250            1


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

        8651,         2549,            0

kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 30 
gpu_sim_cycle = 714
gpu_sim_insn = 4536
gpu_ipc =       6.3529
gpu_tot_sim_cycle = 26536
gpu_tot_sim_insn = 221400
gpu_tot_ipc =       8.3434
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 441
gpu_total_sim_rate=55350

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7183
	L1I_total_cache_misses = 332
	L1I_total_cache_miss_rate = 0.0462
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 67, Miss = 30, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[1]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 95, Miss = 39, Miss_rate = 0.411, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[4]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 93, Miss = 39, Miss_rate = 0.419, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[6]: Access = 78, Miss = 35, Miss_rate = 0.449, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[7]: Access = 94, Miss = 36, Miss_rate = 0.383, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[8]: Access = 75, Miss = 33, Miss_rate = 0.440, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[9]: Access = 77, Miss = 33, Miss_rate = 0.429, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[10]: Access = 71, Miss = 32, Miss_rate = 0.451, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[11]: Access = 73, Miss = 31, Miss_rate = 0.425, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[12]: Access = 65, Miss = 30, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 63, Miss = 28, Miss_rate = 0.444, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[14]: Access = 71, Miss = 31, Miss_rate = 0.437, Pending_hits = 5, Reservation_fails = 0
	L1D_total_cache_accesses = 1157
	L1D_total_cache_misses = 502
	L1D_total_cache_miss_rate = 0.4339
	L1D_total_cache_pending_hits = 44
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 2734
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0391
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 485
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2627
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 323
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6851
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 332
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
546, 32, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 398688
gpgpu_n_tot_w_icount = 12459
gpgpu_n_stall_shd_mem = 771
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 485
gpgpu_n_mem_write_global = 340
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4680
gpgpu_n_store_insn = 1600
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 56840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 528
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:699	W0_Idle:138097	W0_Scoreboard:53389	W1:82	W2:184	W3:84	W4:819	W5:25	W6:123	W7:25	W8:482	W9:29	W10:25	W11:25	W12:601	W13:25	W14:25	W15:25	W16:6280	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:1	W26:1	W27:1	W28:1	W29:1	W30:1	W31:1	W32:3585
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3880 {8:485,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32992 {40:126,72:18,136:196,}
traffic_breakdown_coretomem[INST_ACC_R] = 840 {8:105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65960 {136:485,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2720 {8:340,}
traffic_breakdown_memtocore[INST_ACC_R] = 14280 {136:105,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 155 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 26535 
mrq_lat_table:18 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	822 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	693 	229 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	188 	301 	11 	0 	0 	0 	0 	8 	48 	96 	134 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       349         0         0         0      1524         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1238         0         0         0      1534         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       618         0         0         0      1529      1926         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1238         0         0         0      1526      1915         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1241      1903         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1891         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749    none      none      none        4954    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none       10074    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       13439       727    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       15415      1871    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none       10446      2281    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        2619    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       278         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       293       305         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       301       298         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272       288         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35004 n_nop=34988 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.0005714
n_activity=184 dram_eff=0.1087
bk0: 6a 34932i bk1: 0a 35002i bk2: 0a 35005i bk3: 0a 35005i bk4: 4a 34984i bk5: 0a 35003i bk6: 0a 35003i bk7: 0a 35003i bk8: 0a 35004i bk9: 0a 35004i bk10: 0a 35004i bk11: 0a 35004i bk12: 0a 35004i bk13: 0a 35004i bk14: 0a 35004i bk15: 0a 35004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35004 n_nop=34994 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0004571
n_activity=95 dram_eff=0.1684
bk0: 4a 34984i bk1: 0a 35004i bk2: 0a 35005i bk3: 0a 35005i bk4: 4a 34982i bk5: 0a 35003i bk6: 0a 35003i bk7: 0a 35003i bk8: 0a 35004i bk9: 0a 35004i bk10: 0a 35004i bk11: 0a 35004i bk12: 0a 35004i bk13: 0a 35004i bk14: 0a 35004i bk15: 0a 35004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000399954
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35004 n_nop=34986 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.000857
n_activity=157 dram_eff=0.1911
bk0: 4a 34984i bk1: 0a 35004i bk2: 0a 35004i bk3: 0a 35004i bk4: 4a 34981i bk5: 4a 34951i bk6: 0a 35001i bk7: 0a 35002i bk8: 0a 35003i bk9: 0a 35004i bk10: 0a 35005i bk11: 0a 35005i bk12: 0a 35005i bk13: 0a 35005i bk14: 0a 35005i bk15: 0a 35005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00211404
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35004 n_nop=34987 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.0007999
n_activity=145 dram_eff=0.1931
bk0: 2a 34988i bk1: 0a 35004i bk2: 0a 35004i bk3: 0a 35004i bk4: 4a 34981i bk5: 4a 34948i bk6: 0a 35001i bk7: 0a 35002i bk8: 0a 35003i bk9: 0a 35004i bk10: 0a 35005i bk11: 0a 35005i bk12: 0a 35005i bk13: 0a 35005i bk14: 0a 35005i bk15: 0a 35005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00202834
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35004 n_nop=34992 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.0005714
n_activity=105 dram_eff=0.1905
bk0: 0a 35005i bk1: 0a 35006i bk2: 0a 35006i bk3: 0a 35006i bk4: 2a 34989i bk5: 4a 34949i bk6: 0a 35002i bk7: 0a 35002i bk8: 0a 35002i bk9: 0a 35002i bk10: 0a 35003i bk11: 0a 35004i bk12: 0a 35004i bk13: 0a 35004i bk14: 0a 35004i bk15: 0a 35004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00165695
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35004 n_nop=34995 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0004571
n_activity=65 dram_eff=0.2462
bk0: 0a 35004i bk1: 0a 35005i bk2: 0a 35005i bk3: 0a 35005i bk4: 0a 35005i bk5: 4a 34950i bk6: 0a 35003i bk7: 0a 35003i bk8: 0a 35003i bk9: 0a 35003i bk10: 0a 35003i bk11: 0a 35004i bk12: 0a 35004i bk13: 0a 35004i bk14: 0a 35004i bk15: 0a 35004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00165695

========= L2 cache stats =========
L2_cache_bank[0]: Access = 107, Miss = 5, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 158, Miss = 4, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 204, Miss = 4, Miss_rate = 0.020, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 218, Miss = 3, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 72, Miss = 1, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 57, Miss = 2, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 68, Miss = 2, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 945
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0265
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 476
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 332
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 95
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3335
icnt_total_pkts_simt_to_mem=1891
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.25
	minimum = 6
	maximum = 10
Network latency average = 7.25
	minimum = 6
	maximum = 10
Slowest packet = 1883
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 5208
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000414981
	minimum = 0 (at node 1)
	maximum = 0.00560224 (at node 0)
Accepted packet rate average = 0.000414981
	minimum = 0 (at node 1)
	maximum = 0.00560224 (at node 0)
Injected flit rate average = 0.000933707
	minimum = 0 (at node 1)
	maximum = 0.00840336 (at node 0)
Accepted flit rate average= 0.000933707
	minimum = 0 (at node 1)
	maximum = 0.0168067 (at node 0)
Injected packet length average = 2.25
Accepted packet length average = 2.25
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.2243 (30 samples)
	minimum = 6 (30 samples)
	maximum = 23.1333 (30 samples)
Network latency average = 9.54985 (30 samples)
	minimum = 6 (30 samples)
	maximum = 21.0667 (30 samples)
Flit latency average = 8.25758 (30 samples)
	minimum = 6 (30 samples)
	maximum = 17.5667 (30 samples)
Fragmentation average = 0 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0 (30 samples)
Injected packet rate average = 0.0025512 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.0142349 (30 samples)
Accepted packet rate average = 0.0025512 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.0142349 (30 samples)
Injected flit rate average = 0.00705611 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.0407927 (30 samples)
Accepted flit rate average = 0.00705611 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.0401273 (30 samples)
Injected packet size average = 2.7658 (30 samples)
Accepted packet size average = 2.7658 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 55350 (inst/sec)
gpgpu_simulation_rate = 6634 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Matrix m is: 
    0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00 
    0.99     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00 
    0.98     0.99     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00 
    0.97     0.98     0.99     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00 
    0.96     0.97     0.98     0.99     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00 
    0.95     0.96     0.97     0.98     0.99     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00 
    0.94     0.95     0.96     0.97     0.98     0.99     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00 
    0.93     0.94     0.95     0.96     0.97     0.98     0.99     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00 
    0.92     0.93     0.94     0.95     0.96     0.97     0.98     0.99     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00 
    0.91     0.92     0.93     0.94     0.95     0.96     0.97     0.98     0.99     0.00     0.00     0.00     0.00     0.00     0.00     0.00 
    0.90     0.91     0.92     0.93     0.94     0.95     0.96     0.97     0.98     0.99     0.00     0.00     0.00     0.00     0.00     0.00 
    0.90     0.90     0.91     0.92     0.93     0.94     0.95     0.96     0.97     0.98     0.99     0.00     0.00     0.00     0.00     0.00 
    0.89     0.90     0.90     0.91     0.92     0.93     0.94     0.95     0.96     0.97     0.98     0.99     0.00     0.00     0.00     0.00 
    0.88     0.89     0.90     0.90     0.91     0.92     0.93     0.94     0.95     0.96     0.97     0.98     0.99     0.00     0.00     0.00 
    0.87     0.88     0.89     0.90     0.90     0.91     0.92     0.93     0.94     0.95     0.96     0.97     0.98     0.99     0.00     0.00 
    0.86     0.87     0.88     0.89     0.90     0.90     0.91     0.92     0.93     0.94     0.95     0.96     0.97     0.98     0.99     0.00 

Matrix a is: 
   10.00     9.90     9.80     9.70     9.61     9.51     9.42     9.32     9.23     9.14     9.05     8.96     8.87     8.78     8.69     8.61 
    0.00     0.20     0.20     0.19     0.19     0.19     0.19     0.19     0.18     0.18     0.18     0.18     0.18     0.18     0.17     0.17 
    0.00     0.00     0.20     0.20     0.19     0.19     0.19     0.19     0.19     0.18     0.18     0.18     0.18     0.18     0.18     0.17 
    0.00     0.00     0.00     0.20     0.20     0.19     0.19     0.19     0.19     0.19     0.18     0.18     0.18     0.18     0.18     0.18 
    0.00     0.00     0.00     0.00     0.20     0.20     0.19     0.19     0.19     0.19     0.19     0.18     0.18     0.18     0.18     0.18 
    0.00     0.00     0.00     0.00     0.00     0.20     0.20     0.19     0.19     0.19     0.19     0.19     0.18     0.18     0.18     0.18 
    0.00     0.00     0.00     0.00     0.00     0.00     0.20     0.20     0.19     0.19     0.19     0.19     0.19     0.18     0.18     0.18 
    0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.20     0.20     0.19     0.19     0.19     0.19     0.19     0.18     0.18 
    0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.20     0.20     0.19     0.19     0.19     0.19     0.19     0.18 
    0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.20     0.20     0.19     0.19     0.19     0.19     0.19 
    0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.20     0.20     0.19     0.19     0.19     0.19 
    0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.20     0.20     0.19     0.19     0.19 
    0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.20     0.20     0.19     0.19 
    0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.20     0.20     0.19 
    0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.20     0.20 
    0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.20 

Array b is: 
1.00 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 

The final solution is: 
0.05 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.05 


Time total (including memory transfers)	3.999055 sec
Time for CUDA kernels:	3.996054 sec
