
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036341                       # Number of seconds simulated
sim_ticks                                 36341136336                       # Number of ticks simulated
final_tick                               565905516273                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 257751                       # Simulator instruction rate (inst/s)
host_op_rate                                   325221                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2826833                       # Simulator tick rate (ticks/s)
host_mem_usage                               16909308                       # Number of bytes of host memory used
host_seconds                                 12855.78                       # Real time elapsed on the host
sim_insts                                  3313584582                       # Number of instructions simulated
sim_ops                                    4180966102                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2171264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       525312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2227584                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4929280                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1308928                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1308928                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16963                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4104                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        17403                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 38510                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10226                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10226                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35222                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     59746728                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        59877                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14455024                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        45788                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     61296487                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               135639127                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35222                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        59877                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        45788                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             140887                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          36017806                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               36017806                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          36017806                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35222                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     59746728                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        59877                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14455024                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        45788                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     61296487                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              171656933                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87149009                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30998253                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25431637                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2012266                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12988739                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12090267                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3161964                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87378                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31991545                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170072075                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30998253                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15252231                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36568889                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10793955                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7483136                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15653187                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       805159                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84793622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.465595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.326710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48224733     56.87%     56.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3649856      4.30%     61.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3199256      3.77%     64.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3432305      4.05%     69.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3027994      3.57%     72.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1573268      1.86%     74.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1024289      1.21%     75.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2697995      3.18%     78.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17963926     21.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84793622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355693                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.951509                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33665548                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7055750                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34777818                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       550898                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8743599                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5074545                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6659                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201768820                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51057                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8743599                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35325272                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3437113                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       894316                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33634179                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2759135                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194963242                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        10332                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1737861                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       747242                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           11                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270701726                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909098725                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909098725                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102442462                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33550                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17517                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7283070                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19257203                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10028437                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       239757                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3063670                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183894744                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33523                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147731959                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       285232                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61017927                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186510124                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1479                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84793622                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.742253                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908391                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30598245     36.09%     36.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17895471     21.10%     57.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11906865     14.04%     71.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7607996      8.97%     80.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7568696      8.93%     89.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4434996      5.23%     94.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3376475      3.98%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       748868      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       656010      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84793622                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084153     70.07%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202570     13.09%     83.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260435     16.83%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121536522     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012543      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15719807     10.64%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8447065      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147731959                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.695165                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1547200                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010473                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382089968                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244947214                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143583861                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149279159                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262111                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7045074                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          538                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1033                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2286764                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          573                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8743599                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2671017                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       161865                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183928267                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       301285                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19257203                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10028437                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17501                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        115558                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6658                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1033                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1227223                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1130614                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2357837                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145148450                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14782488                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2583505                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22984179                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20577961                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8201691                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.665520                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143728302                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143583861                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93679106                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261690049                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.647567                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357977                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61510074                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2036732                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76050023                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.609755                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.167451                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30738600     40.42%     40.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20457791     26.90%     67.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8379878     11.02%     78.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4293618      5.65%     83.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3678039      4.84%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1807056      2.38%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1988335      2.61%     93.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007575      1.32%     95.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3699131      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76050023                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3699131                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256282886                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376615793                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41468                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2355387                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.871490                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.871490                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.147460                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.147460                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655322118                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196928354                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189189011                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87149009                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32652200                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26641151                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2179626                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13838632                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12864877                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3378445                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95815                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33844490                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             177402504                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32652200                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16243322                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38454399                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11372227                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5385268                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16478631                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       842443                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     86858763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.525754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.335486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48404364     55.73%     55.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3158695      3.64%     59.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4710006      5.42%     64.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3278820      3.77%     68.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2287988      2.63%     71.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2236376      2.57%     73.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1363325      1.57%     75.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2898628      3.34%     78.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18520561     21.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     86858763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.374671                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.035623                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34800677                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5624267                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36723791                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       535709                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9174313                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5498471                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          324                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     212505136                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1651                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9174313                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36749323                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         506380                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2303643                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35271178                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2853921                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     206192789                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1190017                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       971174                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    289244284                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    959832240                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    959832240                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    178085363                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       111158921                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37213                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17748                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8470140                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18907714                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9677977                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       115092                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3143228                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         192167079                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35438                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        153524539                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       304205                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64047022                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196016778                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     86858763                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.767519                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.915061                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     31261299     35.99%     35.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17218575     19.82%     55.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12660703     14.58%     70.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8314653      9.57%     79.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8327593      9.59%     89.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4021556      4.63%     94.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3571862      4.11%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       668901      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       813621      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     86858763                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         837403     71.24%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        165701     14.10%     85.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       172374     14.66%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    128423916     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1938343      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17690      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15091713      9.83%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8052877      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     153524539                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.761633                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1175478                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007657                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    395387524                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    256249941                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    149278340                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     154700017                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       479915                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7335969                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6472                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          403                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2319497                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9174313                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         261360                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50173                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    192202519                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       663520                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18907714                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9677977                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17748                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         42645                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          403                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1329691                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1184362                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2514053                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    150703636                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14100863                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2820903                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21959923                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21415787                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7859060                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.729264                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             149342828                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            149278340                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         96725956                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        274830204                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.712909                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351948                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103543518                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    127631982                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64570746                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35380                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2197092                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77684450                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.642954                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.172555                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29914503     38.51%     38.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22152409     28.52%     67.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8368926     10.77%     77.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4685281      6.03%     83.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3978583      5.12%     88.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1779273      2.29%     91.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1703921      2.19%     93.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1160777      1.49%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3940777      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77684450                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103543518                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     127631982                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18930225                       # Number of memory references committed
system.switch_cpus1.commit.loads             11571745                       # Number of loads committed
system.switch_cpus1.commit.membars              17690                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18518042                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114901606                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2639773                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3940777                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           265946401                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          393585585                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17492                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 290246                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103543518                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            127631982                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103543518                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841666                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841666                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.188120                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.188120                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       676841872                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      207678656                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      195290590                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35380                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                87149009                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30655720                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24912978                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2089103                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12853208                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11978289                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3235106                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88476                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30754202                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             169972915                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30655720                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15213395                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37393201                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11225976                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7028408                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15064928                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       900214                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84265990                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.492225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.299291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46872789     55.62%     55.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3278963      3.89%     59.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2660812      3.16%     62.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6458276      7.66%     70.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1756605      2.08%     72.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2249130      2.67%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1622784      1.93%     77.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          907391      1.08%     78.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18459240     21.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84265990                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.351762                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.950371                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32174875                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6841883                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35956041                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       244621                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9048561                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5237845                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41940                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     203229132                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        80932                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9048561                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34533981                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1454196                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1906677                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33785591                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3536976                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     196048597                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        31928                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1465748                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1097866                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1947                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    274436477                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    915232261                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    915232261                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    168349146                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106087296                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40506                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22909                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9701617                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18275796                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9311759                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       145082                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2594906                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         185420134                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        39008                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147329712                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       290226                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64005255                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    195473348                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6392                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84265990                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.748389                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.887894                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29692183     35.24%     35.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18121837     21.51%     56.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11583267     13.75%     70.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8735084     10.37%     80.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7564992      8.98%     89.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3889545      4.62%     94.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3339632      3.96%     98.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       624996      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       714454      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84265990                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         861590     71.05%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             8      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        174630     14.40%     85.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176441     14.55%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122732139     83.30%     83.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2096678      1.42%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16307      0.01%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14619830      9.92%     94.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7864758      5.34%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147329712                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.690549                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1212669                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008231                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    380428307                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    249465019                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    143582958                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     148542381                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       549692                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7196252                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2776                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          627                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2382576                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9048561                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         611387                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        80982                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    185459144                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       403523                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18275796                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9311759                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22700                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72558                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          627                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1248876                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1175110                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2423986                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    144990928                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13721986                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2338782                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21370142                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20454091                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7648156                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.663713                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             143678207                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            143582958                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93562794                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        264145304                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.647557                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354210                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98625010                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121120957                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64339088                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32616                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2093825                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75217429                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.610278                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.137153                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29621827     39.38%     39.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20681283     27.50%     66.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8422470     11.20%     78.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4731344      6.29%     84.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3849814      5.12%     89.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1555006      2.07%     91.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1842418      2.45%     94.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       934228      1.24%     95.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3579039      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75217429                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98625010                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121120957                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18008727                       # Number of memory references committed
system.switch_cpus2.commit.loads             11079544                       # Number of loads committed
system.switch_cpus2.commit.membars              16308                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17402748                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109134375                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2465819                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3579039                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257098435                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          379974422                       # The number of ROB writes
system.switch_cpus2.timesIdled                  44105                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2883019                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98625010                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121120957                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98625010                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.883640                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.883640                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.131683                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.131683                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       652279957                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      198403067                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      187540039                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32616                       # number of misc regfile writes
system.l20.replacements                         16973                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          677073                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27213                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.880498                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.761638                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.757686                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5831.356638                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4391.124038                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001344                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000367                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.569468                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.428821                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        79180                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  79180                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17740                       # number of Writeback hits
system.l20.Writeback_hits::total                17740                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        79180                       # number of demand (read+write) hits
system.l20.demand_hits::total                   79180                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        79180                       # number of overall hits
system.l20.overall_hits::total                  79180                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16963                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16973                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16963                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16973                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16963                       # number of overall misses
system.l20.overall_misses::total                16973                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1205195                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2214820417                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2216025612                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1205195                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2214820417                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2216025612                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1205195                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2214820417                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2216025612                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96143                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96153                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17740                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17740                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96143                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96153                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96143                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96153                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.176435                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.176521                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.176435                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.176521                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.176435                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.176521                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 130567.730767                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 130561.810640                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 130567.730767                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 130561.810640                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 130567.730767                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 130561.810640                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4207                       # number of writebacks
system.l20.writebacks::total                     4207                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16963                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16973                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16963                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16973                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16963                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16973                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2055133812                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2056245103                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2055133812                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2056245103                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2055133812                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2056245103                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.176435                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.176521                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.176435                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.176521                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.176435                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.176521                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 121153.912162                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 121148.005833                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 121153.912162                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 121148.005833                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 121153.912162                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 121148.005833                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4121                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          318823                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14361                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.200613                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          478.836704                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.716700                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1909.898371                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             2.749809                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7832.798416                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046761                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001535                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.186514                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000269                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.764922                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        30045                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  30045                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9822                       # number of Writeback hits
system.l21.Writeback_hits::total                 9822                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        30045                       # number of demand (read+write) hits
system.l21.demand_hits::total                   30045                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        30045                       # number of overall hits
system.l21.overall_hits::total                  30045                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4104                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4121                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4104                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4121                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4104                       # number of overall misses
system.l21.overall_misses::total                 4121                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2550768                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    526175213                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      528725981                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2550768                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    526175213                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       528725981                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2550768                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    526175213                       # number of overall miss cycles
system.l21.overall_miss_latency::total      528725981                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           17                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        34149                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              34166                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9822                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9822                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           17                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        34149                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               34166                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           17                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        34149                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              34166                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.120179                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.120617                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.120179                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.120617                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.120179                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.120617                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 150045.176471                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 128210.334552                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 128300.407911                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 150045.176471                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 128210.334552                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 128300.407911                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 150045.176471                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 128210.334552                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 128300.407911                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2681                       # number of writebacks
system.l21.writebacks::total                     2681                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4104                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4121                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4104                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4121                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4104                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4121                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2392005                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    487499019                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    489891024                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2392005                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    487499019                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    489891024                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2392005                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    487499019                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    489891024                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.120179                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.120617                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.120179                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.120617                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.120179                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.120617                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 140706.176471                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 118786.310673                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 118876.734773                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 140706.176471                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 118786.310673                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 118876.734773                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 140706.176471                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 118786.310673                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 118876.734773                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         17416                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          765302                       # Total number of references to valid blocks.
system.l22.sampled_refs                         29704                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.764274                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          403.429139                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.424518                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3821.675283                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.202852                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          8053.268207                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.032831                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000767                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.311009                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000017                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.655377                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        54431                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  54431                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           20364                       # number of Writeback hits
system.l22.Writeback_hits::total                20364                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        54431                       # number of demand (read+write) hits
system.l22.demand_hits::total                   54431                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        54431                       # number of overall hits
system.l22.overall_hits::total                  54431                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        17403                       # number of ReadReq misses
system.l22.ReadReq_misses::total                17416                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        17403                       # number of demand (read+write) misses
system.l22.demand_misses::total                 17416                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        17403                       # number of overall misses
system.l22.overall_misses::total                17416                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1511674                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2309212424                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2310724098                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1511674                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2309212424                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2310724098                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1511674                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2309212424                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2310724098                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        71834                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              71847                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        20364                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            20364                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        71834                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               71847                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        71834                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              71847                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.242267                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.242404                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.242267                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.242404                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.242267                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.242404                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 116282.615385                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 132690.480032                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 132678.232545                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 116282.615385                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 132690.480032                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 132678.232545                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 116282.615385                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 132690.480032                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 132678.232545                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3338                       # number of writebacks
system.l22.writebacks::total                     3338                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        17403                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           17416                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        17403                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            17416                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        17403                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           17416                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1388498                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2145236323                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2146624821                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1388498                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2145236323                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2146624821                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1388498                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2145236323                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2146624821                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.242267                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.242404                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.242267                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.242404                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.242267                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.242404                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 106807.538462                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 123268.190714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 123255.903824                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 106807.538462                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 123268.190714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 123255.903824                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 106807.538462                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 123268.190714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 123255.903824                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997701                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015660837                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846656.067273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997701                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881407                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15653176                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15653176                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15653176                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15653176                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15653176                       # number of overall hits
system.cpu0.icache.overall_hits::total       15653176                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1340555                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1340555                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15653187                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15653187                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15653187                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15653187                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15653187                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15653187                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96143                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191881344                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96399                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1990.491022                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.490469                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.509531                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915978                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084022                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11617245                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11617245                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709455                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709455                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16800                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16800                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19326700                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19326700                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19326700                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19326700                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       359072                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       359072                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           70                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       359142                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        359142                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       359142                       # number of overall misses
system.cpu0.dcache.overall_misses::total       359142                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14826706742                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14826706742                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7045432                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7045432                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14833752174                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14833752174                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14833752174                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14833752174                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11976317                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11976317                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16800                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16800                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19685842                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19685842                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19685842                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19685842                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029982                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029982                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018244                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018244                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018244                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018244                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41291.737429                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41291.737429                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 100649.028571                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 100649.028571                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41303.306698                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41303.306698                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41303.306698                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41303.306698                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17740                       # number of writebacks
system.cpu0.dcache.writebacks::total            17740                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       262929                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       262929                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       262999                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       262999                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       262999                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       262999                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96143                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96143                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96143                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96143                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96143                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96143                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2903614603                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2903614603                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2903614603                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2903614603                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2903614603                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2903614603                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008028                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008028                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004884                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004884                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004884                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004884                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30200.998544                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30200.998544                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30200.998544                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30200.998544                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30200.998544                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30200.998544                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.029456                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1022829177                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2209134.291577                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    16.029456                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025688                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740432                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16478612                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16478612                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16478612                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16478612                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16478612                       # number of overall hits
system.cpu1.icache.overall_hits::total       16478612                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2943602                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2943602                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2943602                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2943602                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2943602                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2943602                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16478631                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16478631                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16478631                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16478631                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16478631                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16478631                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 154926.421053                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 154926.421053                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 154926.421053                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 154926.421053                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 154926.421053                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 154926.421053                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2568089                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2568089                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2568089                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2568089                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2568089                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2568089                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 151064.058824                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 151064.058824                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 151064.058824                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 151064.058824                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 151064.058824                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 151064.058824                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34149                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165234228                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34405                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4802.622526                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.042233                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.957767                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902509                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097491                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10735018                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10735018                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7323100                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7323100                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17718                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17718                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17690                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17690                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18058118                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18058118                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18058118                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18058118                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        68721                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        68721                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        68721                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         68721                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        68721                       # number of overall misses
system.cpu1.dcache.overall_misses::total        68721                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2326693182                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2326693182                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2326693182                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2326693182                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2326693182                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2326693182                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10803739                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10803739                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7323100                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7323100                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17690                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17690                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18126839                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18126839                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18126839                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18126839                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006361                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006361                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003791                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003791                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003791                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003791                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33857.091457                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33857.091457                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33857.091457                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33857.091457                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33857.091457                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33857.091457                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9822                       # number of writebacks
system.cpu1.dcache.writebacks::total             9822                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        34572                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        34572                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        34572                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        34572                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        34572                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        34572                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34149                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34149                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34149                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34149                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34149                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34149                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    761787100                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    761787100                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    761787100                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    761787100                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    761787100                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    761787100                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003161                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003161                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001884                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001884                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001884                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001884                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22307.742540                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22307.742540                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22307.742540                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22307.742540                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22307.742540                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22307.742540                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996749                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020145666                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056745.294355                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996749                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15064911                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15064911                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15064911                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15064911                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15064911                       # number of overall hits
system.cpu2.icache.overall_hits::total       15064911                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2033227                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2033227                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2033227                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2033227                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2033227                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2033227                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15064928                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15064928                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15064928                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15064928                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15064928                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15064928                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 119601.588235                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 119601.588235                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 119601.588235                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 119601.588235                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 119601.588235                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 119601.588235                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1554684                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1554684                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1554684                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1554684                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1554684                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1554684                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 119591.076923                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 119591.076923                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 119591.076923                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 119591.076923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 119591.076923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 119591.076923                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71834                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181093004                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 72090                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2512.040560                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.707507                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.292493                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901201                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098799                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10424215                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10424215                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6896568                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6896568                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22353                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22353                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16308                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16308                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17320783                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17320783                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17320783                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17320783                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       154390                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       154390                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       154390                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        154390                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       154390                       # number of overall misses
system.cpu2.dcache.overall_misses::total       154390                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8351122186                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8351122186                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8351122186                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8351122186                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8351122186                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8351122186                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10578605                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10578605                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6896568                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6896568                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22353                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22353                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16308                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16308                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17475173                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17475173                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17475173                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17475173                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014595                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014595                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008835                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008835                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008835                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008835                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 54091.082233                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 54091.082233                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 54091.082233                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 54091.082233                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 54091.082233                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 54091.082233                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20364                       # number of writebacks
system.cpu2.dcache.writebacks::total            20364                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82556                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82556                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82556                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82556                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82556                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82556                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71834                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71834                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71834                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71834                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71834                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71834                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2742921418                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2742921418                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2742921418                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2742921418                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2742921418                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2742921418                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006790                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006790                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004111                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004111                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004111                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004111                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 38184.166523                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 38184.166523                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 38184.166523                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 38184.166523                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 38184.166523                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 38184.166523                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
