[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/CarryTrans/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 542
LIB: work
FILE: ${SURELOG_DIR}/tests/CarryTrans/dut.sv
n<> u<541> t<Top_level_rule> c<1> l<1:1> el<40:1>
  n<> u<1> t<Null_rule> p<541> s<540> l<1:1>
  n<> u<540> t<Source_text> p<541> c<79> l<1:1> el<37:10>
    n<> u<79> t<Description> p<540> c<78> s<208> l<1:1> el<5:10>
      n<> u<78> t<Module_declaration> p<79> c<28> l<1:1> el<5:10>
        n<> u<28> t<Module_ansi_header> p<78> c<2> s<76> l<1:1> el<2:17>
          n<module> u<2> t<Module_keyword> p<28> s<3> l<1:1> el<1:7>
          n<carry_rtl> u<3> t<STRING_CONST> p<28> s<4> l<1:8> el<1:17>
          n<> u<4> t<Package_import_declaration_list> p<28> s<27> l<1:17> el<1:17>
          n<> u<27> t<Port_declaration_list> p<28> c<10> l<1:17> el<2:16>
            n<> u<10> t<Ansi_port_declaration> p<27> c<8> s<15> l<1:18> el<1:25>
              n<> u<8> t<Net_port_header> p<10> c<5> s<9> l<1:18> el<1:23>
                n<> u<5> t<PortDir_Inp> p<8> s<7> l<1:18> el<1:23>
                n<> u<7> t<Net_port_type> p<8> c<6> l<1:24> el<1:24>
                  n<> u<6> t<Data_type_or_implicit> p<7> l<1:24> el<1:24>
              n<a> u<9> t<STRING_CONST> p<10> l<1:24> el<1:25>
            n<> u<15> t<Ansi_port_declaration> p<27> c<13> s<20> l<1:27> el<1:28>
              n<> u<13> t<Net_port_header> p<15> c<12> s<14> l<1:27> el<1:27>
                n<> u<12> t<Net_port_type> p<13> c<11> l<1:27> el<1:27>
                  n<> u<11> t<Data_type_or_implicit> p<12> l<1:27> el<1:27>
              n<b> u<14> t<STRING_CONST> p<15> l<1:27> el<1:28>
            n<> u<20> t<Ansi_port_declaration> p<27> c<18> s<26> l<1:30> el<1:31>
              n<> u<18> t<Net_port_header> p<20> c<17> s<19> l<1:30> el<1:30>
                n<> u<17> t<Net_port_type> p<18> c<16> l<1:30> el<1:30>
                  n<> u<16> t<Data_type_or_implicit> p<17> l<1:30> el<1:30>
              n<c> u<19> t<STRING_CONST> p<20> l<1:30> el<1:31>
            n<> u<26> t<Ansi_port_declaration> p<27> c<24> l<2:4> el<2:15>
              n<> u<24> t<Net_port_header> p<26> c<21> s<25> l<2:4> el<2:10>
                n<> u<21> t<PortDir_Out> p<24> s<23> l<2:4> el<2:10>
                n<> u<23> t<Net_port_type> p<24> c<22> l<2:11> el<2:11>
                  n<> u<22> t<Data_type_or_implicit> p<23> l<2:11> el<2:11>
              n<cout> u<25> t<STRING_CONST> p<26> l<2:11> el<2:15>
        n<> u<76> t<Non_port_module_item> p<78> c<75> s<77> l<3:4> el<3:40>
          n<> u<75> t<Module_or_generate_item> p<76> c<74> l<3:4> el<3:40>
            n<> u<74> t<Module_common_item> p<75> c<73> l<3:4> el<3:40>
              n<> u<73> t<Continuous_assign> p<74> c<72> l<3:4> el<3:40>
                n<> u<72> t<Net_assignment_list> p<73> c<71> l<3:11> el<3:39>
                  n<> u<71> t<Net_assignment> p<72> c<33> l<3:11> el<3:39>
                    n<> u<33> t<Net_lvalue> p<71> c<30> s<70> l<3:11> el<3:15>
                      n<> u<30> t<Ps_or_hierarchical_identifier> p<33> c<29> s<32> l<3:11> el<3:15>
                        n<cout> u<29> t<STRING_CONST> p<30> l<3:11> el<3:15>
                      n<> u<32> t<Constant_select> p<33> c<31> l<3:16> el<3:16>
                        n<> u<31> t<Constant_bit_select> p<32> l<3:16> el<3:16>
                    n<> u<70> t<Expression> p<71> c<57> l<3:18> el<3:39>
                      n<> u<57> t<Expression> p<70> c<44> s<69> l<3:18> el<3:31>
                        n<> u<44> t<Expression> p<57> c<43> s<56> l<3:18> el<3:23>
                          n<> u<43> t<Expression> p<44> c<37> l<3:19> el<3:22>
                            n<> u<37> t<Expression> p<43> c<36> s<42> l<3:19> el<3:20>
                              n<> u<36> t<Primary> p<37> c<35> l<3:19> el<3:20>
                                n<> u<35> t<Primary_literal> p<36> c<34> l<3:19> el<3:20>
                                  n<a> u<34> t<STRING_CONST> p<35> l<3:19> el<3:20>
                            n<> u<42> t<BinOp_BitwAnd> p<43> s<41> l<3:20> el<3:21>
                            n<> u<41> t<Expression> p<43> c<40> l<3:21> el<3:22>
                              n<> u<40> t<Primary> p<41> c<39> l<3:21> el<3:22>
                                n<> u<39> t<Primary_literal> p<40> c<38> l<3:21> el<3:22>
                                  n<b> u<38> t<STRING_CONST> p<39> l<3:21> el<3:22>
                        n<> u<56> t<BinOp_BitwOr> p<57> s<55> l<3:24> el<3:25>
                        n<> u<55> t<Expression> p<57> c<54> l<3:26> el<3:31>
                          n<> u<54> t<Expression> p<55> c<48> l<3:27> el<3:30>
                            n<> u<48> t<Expression> p<54> c<47> s<53> l<3:27> el<3:28>
                              n<> u<47> t<Primary> p<48> c<46> l<3:27> el<3:28>
                                n<> u<46> t<Primary_literal> p<47> c<45> l<3:27> el<3:28>
                                  n<a> u<45> t<STRING_CONST> p<46> l<3:27> el<3:28>
                            n<> u<53> t<BinOp_BitwAnd> p<54> s<52> l<3:28> el<3:29>
                            n<> u<52> t<Expression> p<54> c<51> l<3:29> el<3:30>
                              n<> u<51> t<Primary> p<52> c<50> l<3:29> el<3:30>
                                n<> u<50> t<Primary_literal> p<51> c<49> l<3:29> el<3:30>
                                  n<c> u<49> t<STRING_CONST> p<50> l<3:29> el<3:30>
                      n<> u<69> t<BinOp_BitwOr> p<70> s<68> l<3:32> el<3:33>
                      n<> u<68> t<Expression> p<70> c<67> l<3:34> el<3:39>
                        n<> u<67> t<Expression> p<68> c<61> l<3:35> el<3:38>
                          n<> u<61> t<Expression> p<67> c<60> s<66> l<3:35> el<3:36>
                            n<> u<60> t<Primary> p<61> c<59> l<3:35> el<3:36>
                              n<> u<59> t<Primary_literal> p<60> c<58> l<3:35> el<3:36>
                                n<b> u<58> t<STRING_CONST> p<59> l<3:35> el<3:36>
                          n<> u<66> t<BinOp_BitwAnd> p<67> s<65> l<3:36> el<3:37>
                          n<> u<65> t<Expression> p<67> c<64> l<3:37> el<3:38>
                            n<> u<64> t<Primary> p<65> c<63> l<3:37> el<3:38>
                              n<> u<63> t<Primary_literal> p<64> c<62> l<3:37> el<3:38>
                                n<c> u<62> t<STRING_CONST> p<63> l<3:37> el<3:38>
        n<> u<77> t<ENDMODULE> p<78> l<5:1> el<5:10>
    n<> u<208> t<Description> p<540> c<207> s<539> l<8:1> el<16:10>
      n<> u<207> t<Module_declaration> p<208> c<106> l<8:1> el<16:10>
        n<> u<106> t<Module_ansi_header> p<207> c<80> s<121> l<8:1> el<9:18>
          n<module> u<80> t<Module_keyword> p<106> s<81> l<8:1> el<8:7>
          n<carry_gate> u<81> t<STRING_CONST> p<106> s<82> l<8:8> el<8:18>
          n<> u<82> t<Package_import_declaration_list> p<106> s<105> l<8:18> el<8:18>
          n<> u<105> t<Port_declaration_list> p<106> c<88> l<8:18> el<9:17>
            n<> u<88> t<Ansi_port_declaration> p<105> c<86> s<93> l<8:19> el<8:26>
              n<> u<86> t<Net_port_header> p<88> c<83> s<87> l<8:19> el<8:24>
                n<> u<83> t<PortDir_Inp> p<86> s<85> l<8:19> el<8:24>
                n<> u<85> t<Net_port_type> p<86> c<84> l<8:25> el<8:25>
                  n<> u<84> t<Data_type_or_implicit> p<85> l<8:25> el<8:25>
              n<a> u<87> t<STRING_CONST> p<88> l<8:25> el<8:26>
            n<> u<93> t<Ansi_port_declaration> p<105> c<91> s<98> l<8:28> el<8:29>
              n<> u<91> t<Net_port_header> p<93> c<90> s<92> l<8:28> el<8:28>
                n<> u<90> t<Net_port_type> p<91> c<89> l<8:28> el<8:28>
                  n<> u<89> t<Data_type_or_implicit> p<90> l<8:28> el<8:28>
              n<b> u<92> t<STRING_CONST> p<93> l<8:28> el<8:29>
            n<> u<98> t<Ansi_port_declaration> p<105> c<96> s<104> l<8:31> el<8:32>
              n<> u<96> t<Net_port_header> p<98> c<95> s<97> l<8:31> el<8:31>
                n<> u<95> t<Net_port_type> p<96> c<94> l<8:31> el<8:31>
                  n<> u<94> t<Data_type_or_implicit> p<95> l<8:31> el<8:31>
              n<c> u<97> t<STRING_CONST> p<98> l<8:31> el<8:32>
            n<> u<104> t<Ansi_port_declaration> p<105> c<102> l<9:5> el<9:16>
              n<> u<102> t<Net_port_header> p<104> c<99> s<103> l<9:5> el<9:11>
                n<> u<99> t<PortDir_Out> p<102> s<101> l<9:5> el<9:11>
                n<> u<101> t<Net_port_type> p<102> c<100> l<9:12> el<9:12>
                  n<> u<100> t<Data_type_or_implicit> p<101> l<9:12> el<9:12>
              n<cout> u<103> t<STRING_CONST> p<104> l<9:12> el<9:16>
        n<> u<121> t<Non_port_module_item> p<207> c<120> s<141> l<11:1> el<11:14>
          n<> u<120> t<Module_or_generate_item> p<121> c<119> l<11:1> el<11:14>
            n<> u<119> t<Module_common_item> p<120> c<118> l<11:1> el<11:14>
              n<> u<118> t<Module_or_generate_item_declaration> p<119> c<117> l<11:1> el<11:14>
                n<> u<117> t<Package_or_generate_item_declaration> p<118> c<116> l<11:1> el<11:14>
                  n<> u<116> t<Net_declaration> p<117> c<107> l<11:1> el<11:14>
                    n<> u<107> t<NetType_Wire> p<116> s<108> l<11:1> el<11:5>
                    n<> u<108> t<Data_type_or_implicit> p<116> s<115> l<11:6> el<11:6>
                    n<> u<115> t<Net_decl_assignment_list> p<116> c<110> l<11:6> el<11:13>
                      n<> u<110> t<Net_decl_assignment> p<115> c<109> s<112> l<11:6> el<11:7>
                        n<x> u<109> t<STRING_CONST> p<110> l<11:6> el<11:7>
                      n<> u<112> t<Net_decl_assignment> p<115> c<111> s<114> l<11:9> el<11:10>
                        n<y> u<111> t<STRING_CONST> p<112> l<11:9> el<11:10>
                      n<> u<114> t<Net_decl_assignment> p<115> c<113> l<11:12> el<11:13>
                        n<z> u<113> t<STRING_CONST> p<114> l<11:12> el<11:13>
        n<> u<141> t<Non_port_module_item> p<207> c<140> s<161> l<12:1> el<12:17>
          n<> u<140> t<Module_or_generate_item> p<141> c<139> l<12:1> el<12:17>
            n<> u<139> t<Gate_instantiation> p<140> c<122> l<12:1> el<12:17>
              n<> u<122> t<NInpGate_And> p<139> s<138> l<12:1> el<12:4>
              n<> u<138> t<N_input_gate_instance> p<139> c<124> l<12:5> el<12:16>
                n<> u<124> t<Name_of_instance> p<138> c<123> s<129> l<12:5> el<12:7>
                  n<g1> u<123> t<STRING_CONST> p<124> l<12:5> el<12:7>
                n<> u<129> t<Net_lvalue> p<138> c<126> s<133> l<12:8> el<12:9>
                  n<> u<126> t<Ps_or_hierarchical_identifier> p<129> c<125> s<128> l<12:8> el<12:9>
                    n<x> u<125> t<STRING_CONST> p<126> l<12:8> el<12:9>
                  n<> u<128> t<Constant_select> p<129> c<127> l<12:9> el<12:9>
                    n<> u<127> t<Constant_bit_select> p<128> l<12:9> el<12:9>
                n<> u<133> t<Expression> p<138> c<132> s<137> l<12:11> el<12:12>
                  n<> u<132> t<Primary> p<133> c<131> l<12:11> el<12:12>
                    n<> u<131> t<Primary_literal> p<132> c<130> l<12:11> el<12:12>
                      n<a> u<130> t<STRING_CONST> p<131> l<12:11> el<12:12>
                n<> u<137> t<Expression> p<138> c<136> l<12:14> el<12:15>
                  n<> u<136> t<Primary> p<137> c<135> l<12:14> el<12:15>
                    n<> u<135> t<Primary_literal> p<136> c<134> l<12:14> el<12:15>
                      n<b> u<134> t<STRING_CONST> p<135> l<12:14> el<12:15>
        n<> u<161> t<Non_port_module_item> p<207> c<160> s<181> l<13:1> el<13:17>
          n<> u<160> t<Module_or_generate_item> p<161> c<159> l<13:1> el<13:17>
            n<> u<159> t<Gate_instantiation> p<160> c<142> l<13:1> el<13:17>
              n<> u<142> t<NInpGate_And> p<159> s<158> l<13:1> el<13:4>
              n<> u<158> t<N_input_gate_instance> p<159> c<144> l<13:5> el<13:16>
                n<> u<144> t<Name_of_instance> p<158> c<143> s<149> l<13:5> el<13:7>
                  n<g2> u<143> t<STRING_CONST> p<144> l<13:5> el<13:7>
                n<> u<149> t<Net_lvalue> p<158> c<146> s<153> l<13:8> el<13:9>
                  n<> u<146> t<Ps_or_hierarchical_identifier> p<149> c<145> s<148> l<13:8> el<13:9>
                    n<y> u<145> t<STRING_CONST> p<146> l<13:8> el<13:9>
                  n<> u<148> t<Constant_select> p<149> c<147> l<13:9> el<13:9>
                    n<> u<147> t<Constant_bit_select> p<148> l<13:9> el<13:9>
                n<> u<153> t<Expression> p<158> c<152> s<157> l<13:11> el<13:12>
                  n<> u<152> t<Primary> p<153> c<151> l<13:11> el<13:12>
                    n<> u<151> t<Primary_literal> p<152> c<150> l<13:11> el<13:12>
                      n<a> u<150> t<STRING_CONST> p<151> l<13:11> el<13:12>
                n<> u<157> t<Expression> p<158> c<156> l<13:14> el<13:15>
                  n<> u<156> t<Primary> p<157> c<155> l<13:14> el<13:15>
                    n<> u<155> t<Primary_literal> p<156> c<154> l<13:14> el<13:15>
                      n<c> u<154> t<STRING_CONST> p<155> l<13:14> el<13:15>
        n<> u<181> t<Non_port_module_item> p<207> c<180> s<205> l<14:1> el<14:17>
          n<> u<180> t<Module_or_generate_item> p<181> c<179> l<14:1> el<14:17>
            n<> u<179> t<Gate_instantiation> p<180> c<162> l<14:1> el<14:17>
              n<> u<162> t<NInpGate_And> p<179> s<178> l<14:1> el<14:4>
              n<> u<178> t<N_input_gate_instance> p<179> c<164> l<14:5> el<14:16>
                n<> u<164> t<Name_of_instance> p<178> c<163> s<169> l<14:5> el<14:7>
                  n<g3> u<163> t<STRING_CONST> p<164> l<14:5> el<14:7>
                n<> u<169> t<Net_lvalue> p<178> c<166> s<173> l<14:8> el<14:9>
                  n<> u<166> t<Ps_or_hierarchical_identifier> p<169> c<165> s<168> l<14:8> el<14:9>
                    n<z> u<165> t<STRING_CONST> p<166> l<14:8> el<14:9>
                  n<> u<168> t<Constant_select> p<169> c<167> l<14:9> el<14:9>
                    n<> u<167> t<Constant_bit_select> p<168> l<14:9> el<14:9>
                n<> u<173> t<Expression> p<178> c<172> s<177> l<14:11> el<14:12>
                  n<> u<172> t<Primary> p<173> c<171> l<14:11> el<14:12>
                    n<> u<171> t<Primary_literal> p<172> c<170> l<14:11> el<14:12>
                      n<b> u<170> t<STRING_CONST> p<171> l<14:11> el<14:12>
                n<> u<177> t<Expression> p<178> c<176> l<14:14> el<14:15>
                  n<> u<176> t<Primary> p<177> c<175> l<14:14> el<14:15>
                    n<> u<175> t<Primary_literal> p<176> c<174> l<14:14> el<14:15>
                      n<c> u<174> t<STRING_CONST> p<175> l<14:14> el<14:15>
        n<> u<205> t<Non_port_module_item> p<207> c<204> s<206> l<15:1> el<15:22>
          n<> u<204> t<Module_or_generate_item> p<205> c<203> l<15:1> el<15:22>
            n<> u<203> t<Gate_instantiation> p<204> c<182> l<15:1> el<15:22>
              n<> u<182> t<NInpGate_Or> p<203> s<202> l<15:1> el<15:3>
              n<> u<202> t<N_input_gate_instance> p<203> c<184> l<15:4> el<15:21>
                n<> u<184> t<Name_of_instance> p<202> c<183> s<189> l<15:4> el<15:6>
                  n<g4> u<183> t<STRING_CONST> p<184> l<15:4> el<15:6>
                n<> u<189> t<Net_lvalue> p<202> c<186> s<193> l<15:7> el<15:11>
                  n<> u<186> t<Ps_or_hierarchical_identifier> p<189> c<185> s<188> l<15:7> el<15:11>
                    n<cout> u<185> t<STRING_CONST> p<186> l<15:7> el<15:11>
                  n<> u<188> t<Constant_select> p<189> c<187> l<15:11> el<15:11>
                    n<> u<187> t<Constant_bit_select> p<188> l<15:11> el<15:11>
                n<> u<193> t<Expression> p<202> c<192> s<197> l<15:13> el<15:14>
                  n<> u<192> t<Primary> p<193> c<191> l<15:13> el<15:14>
                    n<> u<191> t<Primary_literal> p<192> c<190> l<15:13> el<15:14>
                      n<x> u<190> t<STRING_CONST> p<191> l<15:13> el<15:14>
                n<> u<197> t<Expression> p<202> c<196> s<201> l<15:16> el<15:17>
                  n<> u<196> t<Primary> p<197> c<195> l<15:16> el<15:17>
                    n<> u<195> t<Primary_literal> p<196> c<194> l<15:16> el<15:17>
                      n<y> u<194> t<STRING_CONST> p<195> l<15:16> el<15:17>
                n<> u<201> t<Expression> p<202> c<200> l<15:19> el<15:20>
                  n<> u<200> t<Primary> p<201> c<199> l<15:19> el<15:20>
                    n<> u<199> t<Primary_literal> p<200> c<198> l<15:19> el<15:20>
                      n<z> u<198> t<STRING_CONST> p<199> l<15:19> el<15:20>
        n<> u<206> t<ENDMODULE> p<207> l<16:1> el<16:10>
    n<> u<539> t<Description> p<540> c<538> l<18:1> el<37:10>
      n<> u<538> t<Module_declaration> p<539> c<235> l<18:1> el<37:10>
        n<> u<235> t<Module_ansi_header> p<538> c<209> s<254> l<18:1> el<18:48>
          n<module> u<209> t<Module_keyword> p<235> s<210> l<18:1> el<18:7>
          n<carry_trans> u<210> t<STRING_CONST> p<235> s<211> l<18:8> el<18:19>
          n<> u<211> t<Package_import_declaration_list> p<235> s<234> l<18:19> el<18:19>
          n<> u<234> t<Port_declaration_list> p<235> c<217> l<18:19> el<18:47>
            n<> u<217> t<Ansi_port_declaration> p<234> c<215> s<222> l<18:20> el<18:27>
              n<> u<215> t<Net_port_header> p<217> c<212> s<216> l<18:20> el<18:25>
                n<> u<212> t<PortDir_Inp> p<215> s<214> l<18:20> el<18:25>
                n<> u<214> t<Net_port_type> p<215> c<213> l<18:26> el<18:26>
                  n<> u<213> t<Data_type_or_implicit> p<214> l<18:26> el<18:26>
              n<a> u<216> t<STRING_CONST> p<217> l<18:26> el<18:27>
            n<> u<222> t<Ansi_port_declaration> p<234> c<220> s<227> l<18:29> el<18:30>
              n<> u<220> t<Net_port_header> p<222> c<219> s<221> l<18:29> el<18:29>
                n<> u<219> t<Net_port_type> p<220> c<218> l<18:29> el<18:29>
                  n<> u<218> t<Data_type_or_implicit> p<219> l<18:29> el<18:29>
              n<b> u<221> t<STRING_CONST> p<222> l<18:29> el<18:30>
            n<> u<227> t<Ansi_port_declaration> p<234> c<225> s<233> l<18:32> el<18:33>
              n<> u<225> t<Net_port_header> p<227> c<224> s<226> l<18:32> el<18:32>
                n<> u<224> t<Net_port_type> p<225> c<223> l<18:32> el<18:32>
                  n<> u<223> t<Data_type_or_implicit> p<224> l<18:32> el<18:32>
              n<c> u<226> t<STRING_CONST> p<227> l<18:32> el<18:33>
            n<> u<233> t<Ansi_port_declaration> p<234> c<231> l<18:35> el<18:46>
              n<> u<231> t<Net_port_header> p<233> c<228> s<232> l<18:35> el<18:41>
                n<> u<228> t<PortDir_Out> p<231> s<230> l<18:35> el<18:41>
                n<> u<230> t<Net_port_type> p<231> c<229> l<18:42> el<18:42>
                  n<> u<229> t<Data_type_or_implicit> p<230> l<18:42> el<18:42>
              n<cout> u<232> t<STRING_CONST> p<233> l<18:42> el<18:46>
        n<> u<254> t<Non_port_module_item> p<538> c<253> s<269> l<20:1> el<20:25>
          n<> u<253> t<Module_or_generate_item> p<254> c<252> l<20:1> el<20:25>
            n<> u<252> t<Module_common_item> p<253> c<251> l<20:1> el<20:25>
              n<> u<251> t<Module_or_generate_item_declaration> p<252> c<250> l<20:1> el<20:25>
                n<> u<250> t<Package_or_generate_item_declaration> p<251> c<249> l<20:1> el<20:25>
                  n<> u<249> t<Net_declaration> p<250> c<236> l<20:1> el<20:25>
                    n<> u<236> t<NetType_Wire> p<249> s<237> l<20:1> el<20:5>
                    n<> u<237> t<Data_type_or_implicit> p<249> s<248> l<20:6> el<20:6>
                    n<> u<248> t<Net_decl_assignment_list> p<249> c<239> l<20:6> el<20:24>
                      n<> u<239> t<Net_decl_assignment> p<248> c<238> s<241> l<20:6> el<20:8>
                        n<i1> u<238> t<STRING_CONST> p<239> l<20:6> el<20:8>
                      n<> u<241> t<Net_decl_assignment> p<248> c<240> s<243> l<20:10> el<20:12>
                        n<i2> u<240> t<STRING_CONST> p<241> l<20:10> el<20:12>
                      n<> u<243> t<Net_decl_assignment> p<248> c<242> s<245> l<20:14> el<20:16>
                        n<i3> u<242> t<STRING_CONST> p<243> l<20:14> el<20:16>
                      n<> u<245> t<Net_decl_assignment> p<248> c<244> s<247> l<20:18> el<20:20>
                        n<i4> u<244> t<STRING_CONST> p<245> l<20:18> el<20:20>
                      n<> u<247> t<Net_decl_assignment> p<248> c<246> l<20:22> el<20:24>
                        n<cn> u<246> t<STRING_CONST> p<247> l<20:22> el<20:24>
        n<> u<269> t<Non_port_module_item> p<538> c<268> s<284> l<22:1> el<22:18>
          n<> u<268> t<Module_or_generate_item> p<269> c<267> l<22:1> el<22:18>
            n<> u<267> t<Module_common_item> p<268> c<266> l<22:1> el<22:18>
              n<> u<266> t<Module_or_generate_item_declaration> p<267> c<265> l<22:1> el<22:18>
                n<> u<265> t<Package_or_generate_item_declaration> p<266> c<264> l<22:1> el<22:18>
                  n<> u<264> t<Net_declaration> p<265> c<255> l<22:1> el<22:18>
                    n<> u<255> t<NetType_Wire> p<264> s<256> l<22:1> el<22:5>
                    n<> u<256> t<Data_type_or_implicit> p<264> s<263> l<22:6> el<22:6>
                    n<> u<263> t<Net_decl_assignment_list> p<264> c<262> l<22:6> el<22:17>
                      n<> u<262> t<Net_decl_assignment> p<263> c<257> l<22:6> el<22:17>
                        n<zero> u<257> t<STRING_CONST> p<262> s<261> l<22:6> el<22:10>
                        n<> u<261> t<Expression> p<262> c<260> l<22:13> el<22:17>
                          n<> u<260> t<Primary> p<261> c<259> l<22:13> el<22:17>
                            n<> u<259> t<Primary_literal> p<260> c<258> l<22:13> el<22:17>
                              n<> u<258> t<Number_1Tickb0> p<259> l<22:13> el<22:17>
        n<> u<284> t<Non_port_module_item> p<538> c<283> s<305> l<23:1> el<23:17>
          n<> u<283> t<Module_or_generate_item> p<284> c<282> l<23:1> el<23:17>
            n<> u<282> t<Module_common_item> p<283> c<281> l<23:1> el<23:17>
              n<> u<281> t<Module_or_generate_item_declaration> p<282> c<280> l<23:1> el<23:17>
                n<> u<280> t<Package_or_generate_item_declaration> p<281> c<279> l<23:1> el<23:17>
                  n<> u<279> t<Net_declaration> p<280> c<270> l<23:1> el<23:17>
                    n<> u<270> t<NetType_Wire> p<279> s<271> l<23:1> el<23:5>
                    n<> u<271> t<Data_type_or_implicit> p<279> s<278> l<23:6> el<23:6>
                    n<> u<278> t<Net_decl_assignment_list> p<279> c<277> l<23:6> el<23:16>
                      n<> u<277> t<Net_decl_assignment> p<278> c<272> l<23:6> el<23:16>
                        n<one> u<272> t<STRING_CONST> p<277> s<276> l<23:6> el<23:9>
                        n<> u<276> t<Expression> p<277> c<275> l<23:12> el<23:16>
                          n<> u<275> t<Primary> p<276> c<274> l<23:12> el<23:16>
                            n<> u<274> t<Primary_literal> p<275> c<273> l<23:12> el<23:16>
                              n<> u<273> t<Number_1Tickb1> p<274> l<23:12> el<23:16>
        n<> u<305> t<Non_port_module_item> p<538> c<304> s<326> l<25:1> el<25:24>
          n<> u<304> t<Module_or_generate_item> p<305> c<303> l<25:1> el<25:24>
            n<> u<303> t<Gate_instantiation> p<304> c<285> l<25:1> el<25:24>
              n<> u<285> t<PassEnSwitch_Tranif1> p<303> s<302> l<25:1> el<25:8>
              n<> u<302> t<Pass_enable_switch_instance> p<303> c<287> l<25:9> el<25:23>
                n<> u<287> t<Name_of_instance> p<302> c<286> s<292> l<25:9> el<25:11>
                  n<n1> u<286> t<STRING_CONST> p<287> l<25:9> el<25:11>
                n<> u<292> t<Net_lvalue> p<302> c<289> s<297> l<25:12> el<25:14>
                  n<> u<289> t<Ps_or_hierarchical_identifier> p<292> c<288> s<291> l<25:12> el<25:14>
                    n<i1> u<288> t<STRING_CONST> p<289> l<25:12> el<25:14>
                  n<> u<291> t<Constant_select> p<292> c<290> l<25:14> el<25:14>
                    n<> u<290> t<Constant_bit_select> p<291> l<25:14> el<25:14>
                n<> u<297> t<Net_lvalue> p<302> c<294> s<301> l<25:15> el<25:19>
                  n<> u<294> t<Ps_or_hierarchical_identifier> p<297> c<293> s<296> l<25:15> el<25:19>
                    n<zero> u<293> t<STRING_CONST> p<294> l<25:15> el<25:19>
                  n<> u<296> t<Constant_select> p<297> c<295> l<25:19> el<25:19>
                    n<> u<295> t<Constant_bit_select> p<296> l<25:19> el<25:19>
                n<> u<301> t<Expression> p<302> c<300> l<25:21> el<25:22>
                  n<> u<300> t<Primary> p<301> c<299> l<25:21> el<25:22>
                    n<> u<299> t<Primary_literal> p<300> c<298> l<25:21> el<25:22>
                      n<a> u<298> t<STRING_CONST> p<299> l<25:21> el<25:22>
        n<> u<326> t<Non_port_module_item> p<538> c<325> s<347> l<26:1> el<26:25>
          n<> u<325> t<Module_or_generate_item> p<326> c<324> l<26:1> el<26:25>
            n<> u<324> t<Gate_instantiation> p<325> c<306> l<26:1> el<26:25>
              n<> u<306> t<PassEnSwitch_Tranif1> p<324> s<323> l<26:1> el<26:8>
              n<> u<323> t<Pass_enable_switch_instance> p<324> c<308> l<26:9> el<26:24>
                n<> u<308> t<Name_of_instance> p<323> c<307> s<313> l<26:9> el<26:11>
                  n<n2> u<307> t<STRING_CONST> p<308> l<26:9> el<26:11>
                n<> u<313> t<Net_lvalue> p<323> c<310> s<318> l<26:12> el<26:14>
                  n<> u<310> t<Ps_or_hierarchical_identifier> p<313> c<309> s<312> l<26:12> el<26:14>
                    n<i1> u<309> t<STRING_CONST> p<310> l<26:12> el<26:14>
                  n<> u<312> t<Constant_select> p<313> c<311> l<26:14> el<26:14>
                    n<> u<311> t<Constant_bit_select> p<312> l<26:14> el<26:14>
                n<> u<318> t<Net_lvalue> p<323> c<315> s<322> l<26:16> el<26:20>
                  n<> u<315> t<Ps_or_hierarchical_identifier> p<318> c<314> s<317> l<26:16> el<26:20>
                    n<zero> u<314> t<STRING_CONST> p<315> l<26:16> el<26:20>
                  n<> u<317> t<Constant_select> p<318> c<316> l<26:20> el<26:20>
                    n<> u<316> t<Constant_bit_select> p<317> l<26:20> el<26:20>
                n<> u<322> t<Expression> p<323> c<321> l<26:22> el<26:23>
                  n<> u<321> t<Primary> p<322> c<320> l<26:22> el<26:23>
                    n<> u<320> t<Primary_literal> p<321> c<319> l<26:22> el<26:23>
                      n<b> u<319> t<STRING_CONST> p<320> l<26:22> el<26:23>
        n<> u<347> t<Non_port_module_item> p<538> c<346> s<368> l<27:1> el<27:23>
          n<> u<346> t<Module_or_generate_item> p<347> c<345> l<27:1> el<27:23>
            n<> u<345> t<Gate_instantiation> p<346> c<327> l<27:1> el<27:23>
              n<> u<327> t<PassEnSwitch_Tranif1> p<345> s<344> l<27:1> el<27:8>
              n<> u<344> t<Pass_enable_switch_instance> p<345> c<329> l<27:9> el<27:22>
                n<> u<329> t<Name_of_instance> p<344> c<328> s<334> l<27:9> el<27:11>
                  n<n3> u<328> t<STRING_CONST> p<329> l<27:9> el<27:11>
                n<> u<334> t<Net_lvalue> p<344> c<331> s<339> l<27:12> el<27:14>
                  n<> u<331> t<Ps_or_hierarchical_identifier> p<334> c<330> s<333> l<27:12> el<27:14>
                    n<cn> u<330> t<STRING_CONST> p<331> l<27:12> el<27:14>
                  n<> u<333> t<Constant_select> p<334> c<332> l<27:14> el<27:14>
                    n<> u<332> t<Constant_bit_select> p<333> l<27:14> el<27:14>
                n<> u<339> t<Net_lvalue> p<344> c<336> s<343> l<27:16> el<27:18>
                  n<> u<336> t<Ps_or_hierarchical_identifier> p<339> c<335> s<338> l<27:16> el<27:18>
                    n<i1> u<335> t<STRING_CONST> p<336> l<27:16> el<27:18>
                  n<> u<338> t<Constant_select> p<339> c<337> l<27:18> el<27:18>
                    n<> u<337> t<Constant_bit_select> p<338> l<27:18> el<27:18>
                n<> u<343> t<Expression> p<344> c<342> l<27:20> el<27:21>
                  n<> u<342> t<Primary> p<343> c<341> l<27:20> el<27:21>
                    n<> u<341> t<Primary_literal> p<342> c<340> l<27:20> el<27:21>
                      n<c> u<340> t<STRING_CONST> p<341> l<27:20> el<27:21>
        n<> u<368> t<Non_port_module_item> p<538> c<367> s<389> l<28:1> el<28:25>
          n<> u<367> t<Module_or_generate_item> p<368> c<366> l<28:1> el<28:25>
            n<> u<366> t<Gate_instantiation> p<367> c<348> l<28:1> el<28:25>
              n<> u<348> t<PassEnSwitch_Tranif1> p<366> s<365> l<28:1> el<28:8>
              n<> u<365> t<Pass_enable_switch_instance> p<366> c<350> l<28:9> el<28:24>
                n<> u<350> t<Name_of_instance> p<365> c<349> s<355> l<28:9> el<28:11>
                  n<n4> u<349> t<STRING_CONST> p<350> l<28:9> el<28:11>
                n<> u<355> t<Net_lvalue> p<365> c<352> s<360> l<28:12> el<28:14>
                  n<> u<352> t<Ps_or_hierarchical_identifier> p<355> c<351> s<354> l<28:12> el<28:14>
                    n<i2> u<351> t<STRING_CONST> p<352> l<28:12> el<28:14>
                  n<> u<354> t<Constant_select> p<355> c<353> l<28:14> el<28:14>
                    n<> u<353> t<Constant_bit_select> p<354> l<28:14> el<28:14>
                n<> u<360> t<Net_lvalue> p<365> c<357> s<364> l<28:16> el<28:20>
                  n<> u<357> t<Ps_or_hierarchical_identifier> p<360> c<356> s<359> l<28:16> el<28:20>
                    n<zero> u<356> t<STRING_CONST> p<357> l<28:16> el<28:20>
                  n<> u<359> t<Constant_select> p<360> c<358> l<28:20> el<28:20>
                    n<> u<358> t<Constant_bit_select> p<359> l<28:20> el<28:20>
                n<> u<364> t<Expression> p<365> c<363> l<28:22> el<28:23>
                  n<> u<363> t<Primary> p<364> c<362> l<28:22> el<28:23>
                    n<> u<362> t<Primary_literal> p<363> c<361> l<28:22> el<28:23>
                      n<b> u<361> t<STRING_CONST> p<362> l<28:22> el<28:23>
        n<> u<389> t<Non_port_module_item> p<538> c<388> s<410> l<29:1> el<29:23>
          n<> u<388> t<Module_or_generate_item> p<389> c<387> l<29:1> el<29:23>
            n<> u<387> t<Gate_instantiation> p<388> c<369> l<29:1> el<29:23>
              n<> u<369> t<PassEnSwitch_Tranif1> p<387> s<386> l<29:1> el<29:8>
              n<> u<386> t<Pass_enable_switch_instance> p<387> c<371> l<29:9> el<29:22>
                n<> u<371> t<Name_of_instance> p<386> c<370> s<376> l<29:9> el<29:11>
                  n<n5> u<370> t<STRING_CONST> p<371> l<29:9> el<29:11>
                n<> u<376> t<Net_lvalue> p<386> c<373> s<381> l<29:12> el<29:14>
                  n<> u<373> t<Ps_or_hierarchical_identifier> p<376> c<372> s<375> l<29:12> el<29:14>
                    n<cn> u<372> t<STRING_CONST> p<373> l<29:12> el<29:14>
                  n<> u<375> t<Constant_select> p<376> c<374> l<29:14> el<29:14>
                    n<> u<374> t<Constant_bit_select> p<375> l<29:14> el<29:14>
                n<> u<381> t<Net_lvalue> p<386> c<378> s<385> l<29:16> el<29:18>
                  n<> u<378> t<Ps_or_hierarchical_identifier> p<381> c<377> s<380> l<29:16> el<29:18>
                    n<i2> u<377> t<STRING_CONST> p<378> l<29:16> el<29:18>
                  n<> u<380> t<Constant_select> p<381> c<379> l<29:18> el<29:18>
                    n<> u<379> t<Constant_bit_select> p<380> l<29:18> el<29:18>
                n<> u<385> t<Expression> p<386> c<384> l<29:20> el<29:21>
                  n<> u<384> t<Primary> p<385> c<383> l<29:20> el<29:21>
                    n<> u<383> t<Primary_literal> p<384> c<382> l<29:20> el<29:21>
                      n<a> u<382> t<STRING_CONST> p<383> l<29:20> el<29:21>
        n<> u<410> t<Non_port_module_item> p<538> c<409> s<431> l<30:1> el<30:24>
          n<> u<409> t<Module_or_generate_item> p<410> c<408> l<30:1> el<30:24>
            n<> u<408> t<Gate_instantiation> p<409> c<390> l<30:1> el<30:24>
              n<> u<390> t<PassEnSwitch_Tranif0> p<408> s<407> l<30:1> el<30:8>
              n<> u<407> t<Pass_enable_switch_instance> p<408> c<392> l<30:9> el<30:23>
                n<> u<392> t<Name_of_instance> p<407> c<391> s<397> l<30:9> el<30:11>
                  n<p1> u<391> t<STRING_CONST> p<392> l<30:9> el<30:11>
                n<> u<397> t<Net_lvalue> p<407> c<394> s<402> l<30:12> el<30:14>
                  n<> u<394> t<Ps_or_hierarchical_identifier> p<397> c<393> s<396> l<30:12> el<30:14>
                    n<i3> u<393> t<STRING_CONST> p<394> l<30:12> el<30:14>
                  n<> u<396> t<Constant_select> p<397> c<395> l<30:14> el<30:14>
                    n<> u<395> t<Constant_bit_select> p<396> l<30:14> el<30:14>
                n<> u<402> t<Net_lvalue> p<407> c<399> s<406> l<30:16> el<30:19>
                  n<> u<399> t<Ps_or_hierarchical_identifier> p<402> c<398> s<401> l<30:16> el<30:19>
                    n<one> u<398> t<STRING_CONST> p<399> l<30:16> el<30:19>
                  n<> u<401> t<Constant_select> p<402> c<400> l<30:19> el<30:19>
                    n<> u<400> t<Constant_bit_select> p<401> l<30:19> el<30:19>
                n<> u<406> t<Expression> p<407> c<405> l<30:21> el<30:22>
                  n<> u<405> t<Primary> p<406> c<404> l<30:21> el<30:22>
                    n<> u<404> t<Primary_literal> p<405> c<403> l<30:21> el<30:22>
                      n<a> u<403> t<STRING_CONST> p<404> l<30:21> el<30:22>
        n<> u<431> t<Non_port_module_item> p<538> c<430> s<452> l<31:1> el<31:24>
          n<> u<430> t<Module_or_generate_item> p<431> c<429> l<31:1> el<31:24>
            n<> u<429> t<Gate_instantiation> p<430> c<411> l<31:1> el<31:24>
              n<> u<411> t<PassEnSwitch_Tranif0> p<429> s<428> l<31:1> el<31:8>
              n<> u<428> t<Pass_enable_switch_instance> p<429> c<413> l<31:9> el<31:23>
                n<> u<413> t<Name_of_instance> p<428> c<412> s<418> l<31:9> el<31:11>
                  n<p2> u<412> t<STRING_CONST> p<413> l<31:9> el<31:11>
                n<> u<418> t<Net_lvalue> p<428> c<415> s<423> l<31:12> el<31:14>
                  n<> u<415> t<Ps_or_hierarchical_identifier> p<418> c<414> s<417> l<31:12> el<31:14>
                    n<i3> u<414> t<STRING_CONST> p<415> l<31:12> el<31:14>
                  n<> u<417> t<Constant_select> p<418> c<416> l<31:14> el<31:14>
                    n<> u<416> t<Constant_bit_select> p<417> l<31:14> el<31:14>
                n<> u<423> t<Net_lvalue> p<428> c<420> s<427> l<31:16> el<31:19>
                  n<> u<420> t<Ps_or_hierarchical_identifier> p<423> c<419> s<422> l<31:16> el<31:19>
                    n<one> u<419> t<STRING_CONST> p<420> l<31:16> el<31:19>
                  n<> u<422> t<Constant_select> p<423> c<421> l<31:19> el<31:19>
                    n<> u<421> t<Constant_bit_select> p<422> l<31:19> el<31:19>
                n<> u<427> t<Expression> p<428> c<426> l<31:21> el<31:22>
                  n<> u<426> t<Primary> p<427> c<425> l<31:21> el<31:22>
                    n<> u<425> t<Primary_literal> p<426> c<424> l<31:21> el<31:22>
                      n<b> u<424> t<STRING_CONST> p<425> l<31:21> el<31:22>
        n<> u<452> t<Non_port_module_item> p<538> c<451> s<473> l<32:1> el<32:23>
          n<> u<451> t<Module_or_generate_item> p<452> c<450> l<32:1> el<32:23>
            n<> u<450> t<Gate_instantiation> p<451> c<432> l<32:1> el<32:23>
              n<> u<432> t<PassEnSwitch_Tranif0> p<450> s<449> l<32:1> el<32:8>
              n<> u<449> t<Pass_enable_switch_instance> p<450> c<434> l<32:9> el<32:22>
                n<> u<434> t<Name_of_instance> p<449> c<433> s<439> l<32:9> el<32:11>
                  n<p3> u<433> t<STRING_CONST> p<434> l<32:9> el<32:11>
                n<> u<439> t<Net_lvalue> p<449> c<436> s<444> l<32:12> el<32:14>
                  n<> u<436> t<Ps_or_hierarchical_identifier> p<439> c<435> s<438> l<32:12> el<32:14>
                    n<cn> u<435> t<STRING_CONST> p<436> l<32:12> el<32:14>
                  n<> u<438> t<Constant_select> p<439> c<437> l<32:14> el<32:14>
                    n<> u<437> t<Constant_bit_select> p<438> l<32:14> el<32:14>
                n<> u<444> t<Net_lvalue> p<449> c<441> s<448> l<32:16> el<32:18>
                  n<> u<441> t<Ps_or_hierarchical_identifier> p<444> c<440> s<443> l<32:16> el<32:18>
                    n<i3> u<440> t<STRING_CONST> p<441> l<32:16> el<32:18>
                  n<> u<443> t<Constant_select> p<444> c<442> l<32:18> el<32:18>
                    n<> u<442> t<Constant_bit_select> p<443> l<32:18> el<32:18>
                n<> u<448> t<Expression> p<449> c<447> l<32:20> el<32:21>
                  n<> u<447> t<Primary> p<448> c<446> l<32:20> el<32:21>
                    n<> u<446> t<Primary_literal> p<447> c<445> l<32:20> el<32:21>
                      n<c> u<445> t<STRING_CONST> p<446> l<32:20> el<32:21>
        n<> u<473> t<Non_port_module_item> p<538> c<472> s<494> l<33:1> el<33:24>
          n<> u<472> t<Module_or_generate_item> p<473> c<471> l<33:1> el<33:24>
            n<> u<471> t<Gate_instantiation> p<472> c<453> l<33:1> el<33:24>
              n<> u<453> t<PassEnSwitch_Tranif0> p<471> s<470> l<33:1> el<33:8>
              n<> u<470> t<Pass_enable_switch_instance> p<471> c<455> l<33:9> el<33:23>
                n<> u<455> t<Name_of_instance> p<470> c<454> s<460> l<33:9> el<33:11>
                  n<p4> u<454> t<STRING_CONST> p<455> l<33:9> el<33:11>
                n<> u<460> t<Net_lvalue> p<470> c<457> s<465> l<33:12> el<33:14>
                  n<> u<457> t<Ps_or_hierarchical_identifier> p<460> c<456> s<459> l<33:12> el<33:14>
                    n<i4> u<456> t<STRING_CONST> p<457> l<33:12> el<33:14>
                  n<> u<459> t<Constant_select> p<460> c<458> l<33:14> el<33:14>
                    n<> u<458> t<Constant_bit_select> p<459> l<33:14> el<33:14>
                n<> u<465> t<Net_lvalue> p<470> c<462> s<469> l<33:16> el<33:19>
                  n<> u<462> t<Ps_or_hierarchical_identifier> p<465> c<461> s<464> l<33:16> el<33:19>
                    n<one> u<461> t<STRING_CONST> p<462> l<33:16> el<33:19>
                  n<> u<464> t<Constant_select> p<465> c<463> l<33:19> el<33:19>
                    n<> u<463> t<Constant_bit_select> p<464> l<33:19> el<33:19>
                n<> u<469> t<Expression> p<470> c<468> l<33:21> el<33:22>
                  n<> u<468> t<Primary> p<469> c<467> l<33:21> el<33:22>
                    n<> u<467> t<Primary_literal> p<468> c<466> l<33:21> el<33:22>
                      n<b> u<466> t<STRING_CONST> p<467> l<33:21> el<33:22>
        n<> u<494> t<Non_port_module_item> p<538> c<493> s<515> l<34:1> el<34:23>
          n<> u<493> t<Module_or_generate_item> p<494> c<492> l<34:1> el<34:23>
            n<> u<492> t<Gate_instantiation> p<493> c<474> l<34:1> el<34:23>
              n<> u<474> t<PassEnSwitch_Tranif0> p<492> s<491> l<34:1> el<34:8>
              n<> u<491> t<Pass_enable_switch_instance> p<492> c<476> l<34:9> el<34:22>
                n<> u<476> t<Name_of_instance> p<491> c<475> s<481> l<34:9> el<34:11>
                  n<p5> u<475> t<STRING_CONST> p<476> l<34:9> el<34:11>
                n<> u<481> t<Net_lvalue> p<491> c<478> s<486> l<34:12> el<34:14>
                  n<> u<478> t<Ps_or_hierarchical_identifier> p<481> c<477> s<480> l<34:12> el<34:14>
                    n<cn> u<477> t<STRING_CONST> p<478> l<34:12> el<34:14>
                  n<> u<480> t<Constant_select> p<481> c<479> l<34:14> el<34:14>
                    n<> u<479> t<Constant_bit_select> p<480> l<34:14> el<34:14>
                n<> u<486> t<Net_lvalue> p<491> c<483> s<490> l<34:16> el<34:18>
                  n<> u<483> t<Ps_or_hierarchical_identifier> p<486> c<482> s<485> l<34:16> el<34:18>
                    n<i4> u<482> t<STRING_CONST> p<483> l<34:16> el<34:18>
                  n<> u<485> t<Constant_select> p<486> c<484> l<34:18> el<34:18>
                    n<> u<484> t<Constant_bit_select> p<485> l<34:18> el<34:18>
                n<> u<490> t<Expression> p<491> c<489> l<34:20> el<34:21>
                  n<> u<489> t<Primary> p<490> c<488> l<34:20> el<34:21>
                    n<> u<488> t<Primary_literal> p<489> c<487> l<34:20> el<34:21>
                      n<a> u<487> t<STRING_CONST> p<488> l<34:20> el<34:21>
        n<> u<515> t<Non_port_module_item> p<538> c<514> s<536> l<35:1> el<35:28>
          n<> u<514> t<Module_or_generate_item> p<515> c<513> l<35:1> el<35:28>
            n<> u<513> t<Gate_instantiation> p<514> c<495> l<35:1> el<35:28>
              n<> u<495> t<PassEnSwitch_Tranif1> p<513> s<512> l<35:1> el<35:8>
              n<> u<512> t<Pass_enable_switch_instance> p<513> c<497> l<35:9> el<35:27>
                n<> u<497> t<Name_of_instance> p<512> c<496> s<502> l<35:9> el<35:11>
                  n<n6> u<496> t<STRING_CONST> p<497> l<35:9> el<35:11>
                n<> u<502> t<Net_lvalue> p<512> c<499> s<507> l<35:12> el<35:16>
                  n<> u<499> t<Ps_or_hierarchical_identifier> p<502> c<498> s<501> l<35:12> el<35:16>
                    n<cout> u<498> t<STRING_CONST> p<499> l<35:12> el<35:16>
                  n<> u<501> t<Constant_select> p<502> c<500> l<35:16> el<35:16>
                    n<> u<500> t<Constant_bit_select> p<501> l<35:16> el<35:16>
                n<> u<507> t<Net_lvalue> p<512> c<504> s<511> l<35:18> el<35:22>
                  n<> u<504> t<Ps_or_hierarchical_identifier> p<507> c<503> s<506> l<35:18> el<35:22>
                    n<zero> u<503> t<STRING_CONST> p<504> l<35:18> el<35:22>
                  n<> u<506> t<Constant_select> p<507> c<505> l<35:22> el<35:22>
                    n<> u<505> t<Constant_bit_select> p<506> l<35:22> el<35:22>
                n<> u<511> t<Expression> p<512> c<510> l<35:24> el<35:26>
                  n<> u<510> t<Primary> p<511> c<509> l<35:24> el<35:26>
                    n<> u<509> t<Primary_literal> p<510> c<508> l<35:24> el<35:26>
                      n<cn> u<508> t<STRING_CONST> p<509> l<35:24> el<35:26>
        n<> u<536> t<Non_port_module_item> p<538> c<535> s<537> l<36:1> el<36:27>
          n<> u<535> t<Module_or_generate_item> p<536> c<534> l<36:1> el<36:27>
            n<> u<534> t<Gate_instantiation> p<535> c<516> l<36:1> el<36:27>
              n<> u<516> t<PassEnSwitch_Tranif0> p<534> s<533> l<36:1> el<36:8>
              n<> u<533> t<Pass_enable_switch_instance> p<534> c<518> l<36:9> el<36:26>
                n<> u<518> t<Name_of_instance> p<533> c<517> s<523> l<36:9> el<36:11>
                  n<p6> u<517> t<STRING_CONST> p<518> l<36:9> el<36:11>
                n<> u<523> t<Net_lvalue> p<533> c<520> s<528> l<36:12> el<36:16>
                  n<> u<520> t<Ps_or_hierarchical_identifier> p<523> c<519> s<522> l<36:12> el<36:16>
                    n<cout> u<519> t<STRING_CONST> p<520> l<36:12> el<36:16>
                  n<> u<522> t<Constant_select> p<523> c<521> l<36:16> el<36:16>
                    n<> u<521> t<Constant_bit_select> p<522> l<36:16> el<36:16>
                n<> u<528> t<Net_lvalue> p<533> c<525> s<532> l<36:18> el<36:21>
                  n<> u<525> t<Ps_or_hierarchical_identifier> p<528> c<524> s<527> l<36:18> el<36:21>
                    n<one> u<524> t<STRING_CONST> p<525> l<36:18> el<36:21>
                  n<> u<527> t<Constant_select> p<528> c<526> l<36:21> el<36:21>
                    n<> u<526> t<Constant_bit_select> p<527> l<36:21> el<36:21>
                n<> u<532> t<Expression> p<533> c<531> l<36:23> el<36:25>
                  n<> u<531> t<Primary> p<532> c<530> l<36:23> el<36:25>
                    n<> u<530> t<Primary_literal> p<531> c<529> l<36:23> el<36:25>
                      n<cn> u<529> t<STRING_CONST> p<530> l<36:23> el<36:25>
        n<> u<537> t<ENDMODULE> p<538> l<37:1> el<37:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/CarryTrans/dut.sv:1:1: No timescale set for "carry_rtl".
[WRN:PA0205] ${SURELOG_DIR}/tests/CarryTrans/dut.sv:8:1: No timescale set for "carry_gate".
[WRN:PA0205] ${SURELOG_DIR}/tests/CarryTrans/dut.sv:18:1: No timescale set for "carry_trans".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/CarryTrans/dut.sv:8:1: Compile module "work@carry_gate".
[INF:CP0303] ${SURELOG_DIR}/tests/CarryTrans/dut.sv:1:1: Compile module "work@carry_rtl".
[INF:CP0303] ${SURELOG_DIR}/tests/CarryTrans/dut.sv:18:1: Compile module "work@carry_trans".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[NTE:CP0309] ${SURELOG_DIR}/tests/CarryTrans/dut.sv:9:12: Implicit port type (wire) for "cout".
[NTE:CP0309] ${SURELOG_DIR}/tests/CarryTrans/dut.sv:2:11: Implicit port type (wire) for "cout".
[NTE:CP0309] ${SURELOG_DIR}/tests/CarryTrans/dut.sv:18:42: Implicit port type (wire) for "cout".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ClassDefn                                              8
ClassTypespec                                          8
Constant                                               5
ContAssign                                             1
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
Function                                               9
Gate                                                   4
IODecl                                                11
Identifier                                            31
IntTypespec                                            9
LogicNet                                              22
LogicTypespec                                         11
Module                                                 3
ModuleTypespec                                         3
Operation                                              5
Package                                                1
Port                                                  12
PrimTerm                                              13
RefObj                                                20
RefTypespec                                           23
SourceFile                                             1
Task                                                   9
TypedefTypespec                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/CarryTrans/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (builtin)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (array)
      |vpiParent:
      \_ClassDefn: (builtin::array)
      |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (queue)
      |vpiParent:
      \_ClassDefn: (builtin::queue)
      |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (string)
      |vpiParent:
      \_ClassDefn: (builtin::string)
      |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (system)
      |vpiParent:
      \_ClassDefn: (builtin::system)
      |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (any_sverilog_class)
      |vpiParent:
      \_ClassDefn: (builtin::any_sverilog_class)
      |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (mailbox)
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:1:3, endln:27:11
      |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (new)
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiName:new
      |vpiFullName:builtin::mailbox::new
      |vpiTypedef:
      \_IntTypespec: , line:3:19, endln:3:22
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:3:19, endln:3:22
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (bound), line:3:23, endln:3:28
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiDirection:1
        |vpiName:bound
        |vpiExpr:
        \_Constant: , line:3:31, endln:3:32
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::mailbox::new::bound), line:3:19, endln:3:22
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiFullName:builtin::mailbox::new::bound
          |vpiActual:
          \_IntTypespec: , line:3:19, endln:3:22
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (num)
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypedef:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: , line:6:14, endln:6:17
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (put)
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (get)
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_get)
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypedef:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: , line:18:14, endln:18:17
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (peek)
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_peek)
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypedef:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: , line:24:14, endln:24:17
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (process)
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:30:3, endln:52:11
      |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (self)
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process)
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (status)
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (kill)
        |vpiParent:
        \_Task: (builtin::process::kill), line:40:5, endln:41:12
        |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (await)
        |vpiParent:
        \_Task: (builtin::process::await), line:43:5, endln:44:12
        |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (suspend)
        |vpiParent:
        \_Task: (builtin::process::suspend), line:46:5, endln:47:12
        |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (resume)
        |vpiParent:
        \_Task: (builtin::process::resume), line:49:5, endln:50:12
        |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: , line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:30:3, endln:52:11
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiTypedef:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (state)
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiName:state
      |vpiTypedefAlias:
      \_RefTypespec: (builtin::process::state), line:32:13, endln:32:67
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiFullName:builtin::process::state
        |vpiActual:
        \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (semaphore)
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:55:3, endln:69:11
      |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (new)
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiName:new
      |vpiFullName:builtin::semaphore::new
      |vpiTypedef:
      \_IntTypespec: , line:57:18, endln:57:21
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:57:18, endln:57:21
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:57:22, endln:57:30
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:57:33, endln:57:34
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::new::keyCount), line:57:18, endln:57:21
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiFullName:builtin::semaphore::new::keyCount
          |vpiActual:
          \_IntTypespec: , line:57:18, endln:57:21
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (put)
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (get)
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (try_get)
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypedef:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: , line:66:14, endln:66:17
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:14, endln:66:17
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiTypedef:
  \_ClassTypespec: (array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiClassDefn:
    \_ClassDefn: (builtin::array)
  |vpiTypedef:
  \_ClassTypespec: (queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiClassDefn:
    \_ClassDefn: (builtin::queue)
  |vpiTypedef:
  \_ClassTypespec: (string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiClassDefn:
    \_ClassDefn: (builtin::string)
  |vpiTypedef:
  \_ClassTypespec: (system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiClassDefn:
    \_ClassDefn: (builtin::system)
  |vpiTypedef:
  \_ClassTypespec: (any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiClassDefn:
    \_ClassDefn: (builtin::any_sverilog_class)
  |vpiTypedef:
  \_ClassTypespec: (mailbox)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiClassDefn:
    \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:1:3, endln:27:11
  |vpiTypedef:
  \_ClassTypespec: (process)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiClassDefn:
    \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:30:3, endln:52:11
  |vpiTypedef:
  \_ClassTypespec: (semaphore)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiClassDefn:
    \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:55:3, endln:69:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassTypespec: (array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassTypespec: (queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassTypespec: (string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassTypespec: (system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassTypespec: (any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassTypespec: (mailbox)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassTypespec: (process)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:55:3, endln:69:11
  |vpiImportTypespec:
  \_ClassTypespec: (semaphore)
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@carry_gate)
    |vpiParent:
    \_Module: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiName:work@carry_gate
  |vpiTypedef:
  \_LogicTypespec: , line:11:1, endln:11:5
    |vpiParent:
    \_Module: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
  |vpiImportTypespec:
  \_LogicNet: (work@carry_gate.a), line:8:25, endln:8:26
    |vpiParent:
    \_Module: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiName:a
    |vpiFullName:work@carry_gate.a
  |vpiImportTypespec:
  \_LogicNet: (work@carry_gate.b), line:8:28, endln:8:29
    |vpiParent:
    \_Module: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiName:b
    |vpiFullName:work@carry_gate.b
  |vpiImportTypespec:
  \_LogicNet: (work@carry_gate.c), line:8:31, endln:8:32
    |vpiParent:
    \_Module: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiName:c
    |vpiFullName:work@carry_gate.c
  |vpiImportTypespec:
  \_LogicNet: (work@carry_gate.cout), line:9:12, endln:9:16
    |vpiParent:
    \_Module: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiName:cout
    |vpiFullName:work@carry_gate.cout
  |vpiImportTypespec:
  \_LogicTypespec: , line:11:1, endln:11:5
  |vpiImportTypespec:
  \_LogicNet: (work@carry_gate.x), line:11:6, endln:11:7
    |vpiParent:
    \_Module: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiTypespec:
    \_RefTypespec: (work@carry_gate.x), line:11:1, endln:11:5
      |vpiParent:
      \_LogicNet: (work@carry_gate.x), line:11:6, endln:11:7
      |vpiFullName:work@carry_gate.x
      |vpiActual:
      \_LogicTypespec: , line:11:1, endln:11:5
    |vpiName:x
    |vpiFullName:work@carry_gate.x
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@carry_gate.y), line:11:9, endln:11:10
    |vpiParent:
    \_Module: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiTypespec:
    \_RefTypespec: (work@carry_gate.y), line:11:1, endln:11:5
      |vpiParent:
      \_LogicNet: (work@carry_gate.y), line:11:9, endln:11:10
      |vpiFullName:work@carry_gate.y
      |vpiActual:
      \_LogicTypespec: , line:11:1, endln:11:5
    |vpiName:y
    |vpiFullName:work@carry_gate.y
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@carry_gate.z), line:11:12, endln:11:13
    |vpiParent:
    \_Module: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiTypespec:
    \_RefTypespec: (work@carry_gate.z), line:11:1, endln:11:5
      |vpiParent:
      \_LogicNet: (work@carry_gate.z), line:11:12, endln:11:13
      |vpiFullName:work@carry_gate.z
      |vpiActual:
      \_LogicTypespec: , line:11:1, endln:11:5
    |vpiName:z
    |vpiFullName:work@carry_gate.z
    |vpiNetType:1
  |vpiDefName:work@carry_gate
  |vpiNet:
  \_LogicNet: (work@carry_gate.a), line:8:25, endln:8:26
  |vpiNet:
  \_LogicNet: (work@carry_gate.b), line:8:28, endln:8:29
  |vpiNet:
  \_LogicNet: (work@carry_gate.c), line:8:31, endln:8:32
  |vpiNet:
  \_LogicNet: (work@carry_gate.cout), line:9:12, endln:9:16
  |vpiNet:
  \_LogicNet: (work@carry_gate.x), line:11:6, endln:11:7
  |vpiNet:
  \_LogicNet: (work@carry_gate.y), line:11:9, endln:11:10
  |vpiNet:
  \_LogicNet: (work@carry_gate.z), line:11:12, endln:11:13
  |vpiPort:
  \_Port: (a), line:8:25, endln:8:26
    |vpiParent:
    \_Module: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiName:a
    |vpiDirection:1
  |vpiPort:
  \_Port: (b), line:8:28, endln:8:29
    |vpiParent:
    \_Module: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiName:b
    |vpiDirection:1
  |vpiPort:
  \_Port: (c), line:8:31, endln:8:32
    |vpiParent:
    \_Module: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiName:c
    |vpiDirection:1
  |vpiPort:
  \_Port: (cout), line:9:12, endln:9:16
    |vpiParent:
    \_Module: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiName:cout
    |vpiDirection:2
  |vpiPrimitive:
  \_Gate: work@and (work@carry_gate.g1), line:12:5, endln:12:16
    |vpiParent:
    \_Module: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiDefName:work@and
    |vpiName:g1
    |vpiFullName:work@carry_gate.g1
    |vpiPrimType:1
    |vpiPrimTerm:
    \_PrimTerm: , line:12:8, endln:12:9
      |vpiParent:
      \_Gate: work@and (work@carry_gate.g1), line:12:5, endln:12:16
      |vpiDirection:2
      |vpiExpr:
      \_RefObj: (work@carry_gate.g1.x), line:12:8, endln:12:9
        |vpiParent:
        \_PrimTerm: , line:12:8, endln:12:9
        |vpiName:x
        |vpiFullName:work@carry_gate.g1.x
        |vpiActual:
        \_LogicNet: (work@carry_gate.x), line:11:6, endln:11:7
    |vpiPrimTerm:
    \_PrimTerm: , line:12:11, endln:12:12
      |vpiParent:
      \_Gate: work@and (work@carry_gate.g1), line:12:5, endln:12:16
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_RefObj: (work@carry_gate.g1.a), line:12:11, endln:12:12
        |vpiParent:
        \_PrimTerm: , line:12:11, endln:12:12
        |vpiName:a
        |vpiFullName:work@carry_gate.g1.a
        |vpiActual:
        \_LogicNet: (work@carry_gate.a), line:8:25, endln:8:26
    |vpiPrimTerm:
    \_PrimTerm: , line:12:14, endln:12:15
      |vpiParent:
      \_Gate: work@and (work@carry_gate.g1), line:12:5, endln:12:16
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_RefObj: (work@carry_gate.g1.b), line:12:14, endln:12:15
        |vpiParent:
        \_PrimTerm: , line:12:14, endln:12:15
        |vpiName:b
        |vpiFullName:work@carry_gate.g1.b
        |vpiActual:
        \_LogicNet: (work@carry_gate.b), line:8:28, endln:8:29
  |vpiPrimitive:
  \_Gate: work@and (work@carry_gate.g2), line:13:5, endln:13:16
    |vpiParent:
    \_Module: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiDefName:work@and
    |vpiName:g2
    |vpiFullName:work@carry_gate.g2
    |vpiPrimType:1
    |vpiPrimTerm:
    \_PrimTerm: , line:13:8, endln:13:9
      |vpiParent:
      \_Gate: work@and (work@carry_gate.g2), line:13:5, endln:13:16
      |vpiDirection:2
      |vpiExpr:
      \_RefObj: (work@carry_gate.g2.y), line:13:8, endln:13:9
        |vpiParent:
        \_PrimTerm: , line:13:8, endln:13:9
        |vpiName:y
        |vpiFullName:work@carry_gate.g2.y
        |vpiActual:
        \_LogicNet: (work@carry_gate.y), line:11:9, endln:11:10
    |vpiPrimTerm:
    \_PrimTerm: , line:13:11, endln:13:12
      |vpiParent:
      \_Gate: work@and (work@carry_gate.g2), line:13:5, endln:13:16
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_RefObj: (work@carry_gate.g2.a), line:13:11, endln:13:12
        |vpiParent:
        \_PrimTerm: , line:13:11, endln:13:12
        |vpiName:a
        |vpiFullName:work@carry_gate.g2.a
        |vpiActual:
        \_LogicNet: (work@carry_gate.a), line:8:25, endln:8:26
    |vpiPrimTerm:
    \_PrimTerm: , line:13:14, endln:13:15
      |vpiParent:
      \_Gate: work@and (work@carry_gate.g2), line:13:5, endln:13:16
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_RefObj: (work@carry_gate.g2.c), line:13:14, endln:13:15
        |vpiParent:
        \_PrimTerm: , line:13:14, endln:13:15
        |vpiName:c
        |vpiFullName:work@carry_gate.g2.c
        |vpiActual:
        \_LogicNet: (work@carry_gate.c), line:8:31, endln:8:32
  |vpiPrimitive:
  \_Gate: work@and (work@carry_gate.g3), line:14:5, endln:14:16
    |vpiParent:
    \_Module: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiDefName:work@and
    |vpiName:g3
    |vpiFullName:work@carry_gate.g3
    |vpiPrimType:1
    |vpiPrimTerm:
    \_PrimTerm: , line:14:8, endln:14:9
      |vpiParent:
      \_Gate: work@and (work@carry_gate.g3), line:14:5, endln:14:16
      |vpiDirection:2
      |vpiExpr:
      \_RefObj: (work@carry_gate.g3.z), line:14:8, endln:14:9
        |vpiParent:
        \_PrimTerm: , line:14:8, endln:14:9
        |vpiName:z
        |vpiFullName:work@carry_gate.g3.z
        |vpiActual:
        \_LogicNet: (work@carry_gate.z), line:11:12, endln:11:13
    |vpiPrimTerm:
    \_PrimTerm: , line:14:11, endln:14:12
      |vpiParent:
      \_Gate: work@and (work@carry_gate.g3), line:14:5, endln:14:16
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_RefObj: (work@carry_gate.g3.b), line:14:11, endln:14:12
        |vpiParent:
        \_PrimTerm: , line:14:11, endln:14:12
        |vpiName:b
        |vpiFullName:work@carry_gate.g3.b
        |vpiActual:
        \_LogicNet: (work@carry_gate.b), line:8:28, endln:8:29
    |vpiPrimTerm:
    \_PrimTerm: , line:14:14, endln:14:15
      |vpiParent:
      \_Gate: work@and (work@carry_gate.g3), line:14:5, endln:14:16
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_RefObj: (work@carry_gate.g3.c), line:14:14, endln:14:15
        |vpiParent:
        \_PrimTerm: , line:14:14, endln:14:15
        |vpiName:c
        |vpiFullName:work@carry_gate.g3.c
        |vpiActual:
        \_LogicNet: (work@carry_gate.c), line:8:31, endln:8:32
  |vpiPrimitive:
  \_Gate: work@or (work@carry_gate.g4), line:15:4, endln:15:21
    |vpiParent:
    \_Module: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiDefName:work@or
    |vpiName:g4
    |vpiFullName:work@carry_gate.g4
    |vpiPrimType:4
    |vpiPrimTerm:
    \_PrimTerm: , line:15:7, endln:15:11
      |vpiParent:
      \_Gate: work@or (work@carry_gate.g4), line:15:4, endln:15:21
      |vpiDirection:2
      |vpiExpr:
      \_RefObj: (work@carry_gate.g4.cout), line:15:7, endln:15:11
        |vpiParent:
        \_PrimTerm: , line:15:7, endln:15:11
        |vpiName:cout
        |vpiFullName:work@carry_gate.g4.cout
        |vpiActual:
        \_LogicNet: (work@carry_gate.cout), line:9:12, endln:9:16
    |vpiPrimTerm:
    \_PrimTerm: , line:15:13, endln:15:14
      |vpiParent:
      \_Gate: work@or (work@carry_gate.g4), line:15:4, endln:15:21
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_RefObj: (work@carry_gate.g4.x), line:15:13, endln:15:14
        |vpiParent:
        \_PrimTerm: , line:15:13, endln:15:14
        |vpiName:x
        |vpiFullName:work@carry_gate.g4.x
        |vpiActual:
        \_LogicNet: (work@carry_gate.x), line:11:6, endln:11:7
    |vpiPrimTerm:
    \_PrimTerm: , line:15:16, endln:15:17
      |vpiParent:
      \_Gate: work@or (work@carry_gate.g4), line:15:4, endln:15:21
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_RefObj: (work@carry_gate.g4.y), line:15:16, endln:15:17
        |vpiParent:
        \_PrimTerm: , line:15:16, endln:15:17
        |vpiName:y
        |vpiFullName:work@carry_gate.g4.y
        |vpiActual:
        \_LogicNet: (work@carry_gate.y), line:11:9, endln:11:10
    |vpiPrimTerm:
    \_PrimTerm: , line:15:19, endln:15:20
      |vpiParent:
      \_Gate: work@or (work@carry_gate.g4), line:15:4, endln:15:21
      |vpiDirection:1
      |vpiTermIndex:3
      |vpiExpr:
      \_RefObj: (work@carry_gate.g4.z), line:15:19, endln:15:20
        |vpiParent:
        \_PrimTerm: , line:15:19, endln:15:20
        |vpiName:z
        |vpiFullName:work@carry_gate.g4.z
        |vpiActual:
        \_LogicNet: (work@carry_gate.z), line:11:12, endln:11:13
|vpiAllModules:
\_Module: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@carry_rtl)
    |vpiParent:
    \_Module: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
    |vpiName:work@carry_rtl
  |vpiImportTypespec:
  \_LogicNet: (work@carry_rtl.a), line:1:24, endln:1:25
    |vpiParent:
    \_Module: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
    |vpiName:a
    |vpiFullName:work@carry_rtl.a
  |vpiImportTypespec:
  \_LogicNet: (work@carry_rtl.b), line:1:27, endln:1:28
    |vpiParent:
    \_Module: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
    |vpiName:b
    |vpiFullName:work@carry_rtl.b
  |vpiImportTypespec:
  \_LogicNet: (work@carry_rtl.c), line:1:30, endln:1:31
    |vpiParent:
    \_Module: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
    |vpiName:c
    |vpiFullName:work@carry_rtl.c
  |vpiImportTypespec:
  \_LogicNet: (work@carry_rtl.cout), line:2:11, endln:2:15
    |vpiParent:
    \_Module: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
    |vpiName:cout
    |vpiFullName:work@carry_rtl.cout
  |vpiDefName:work@carry_rtl
  |vpiNet:
  \_LogicNet: (work@carry_rtl.a), line:1:24, endln:1:25
  |vpiNet:
  \_LogicNet: (work@carry_rtl.b), line:1:27, endln:1:28
  |vpiNet:
  \_LogicNet: (work@carry_rtl.c), line:1:30, endln:1:31
  |vpiNet:
  \_LogicNet: (work@carry_rtl.cout), line:2:11, endln:2:15
  |vpiPort:
  \_Port: (a), line:1:24, endln:1:25
    |vpiParent:
    \_Module: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
    |vpiName:a
    |vpiDirection:1
  |vpiPort:
  \_Port: (b), line:1:27, endln:1:28
    |vpiParent:
    \_Module: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
    |vpiName:b
    |vpiDirection:1
  |vpiPort:
  \_Port: (c), line:1:30, endln:1:31
    |vpiParent:
    \_Module: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
    |vpiName:c
    |vpiDirection:1
  |vpiPort:
  \_Port: (cout), line:2:11, endln:2:15
    |vpiParent:
    \_Module: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
    |vpiName:cout
    |vpiDirection:2
  |vpiContAssign:
  \_ContAssign: , line:3:11, endln:3:39
    |vpiParent:
    \_Module: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_Operation: , line:3:18, endln:3:39
      |vpiParent:
      \_ContAssign: , line:3:11, endln:3:39
      |vpiOpType:29
      |vpiOperand:
      \_Operation: , line:3:18, endln:3:31
        |vpiParent:
        \_Operation: , line:3:18, endln:3:39
        |vpiOpType:29
        |vpiOperand:
        \_Operation: , line:3:19, endln:3:22
          |vpiParent:
          \_Operation: , line:3:18, endln:3:31
          |vpiOpType:28
          |vpiOperand:
          \_RefObj: (work@carry_rtl.a), line:3:19, endln:3:20
            |vpiParent:
            \_Operation: , line:3:19, endln:3:22
            |vpiName:a
            |vpiFullName:work@carry_rtl.a
            |vpiActual:
            \_LogicNet: (work@carry_rtl.a), line:1:24, endln:1:25
          |vpiOperand:
          \_RefObj: (work@carry_rtl.b), line:3:21, endln:3:22
            |vpiParent:
            \_Operation: , line:3:19, endln:3:22
            |vpiName:b
            |vpiFullName:work@carry_rtl.b
            |vpiActual:
            \_LogicNet: (work@carry_rtl.b), line:1:27, endln:1:28
        |vpiOperand:
        \_Operation: , line:3:27, endln:3:30
          |vpiParent:
          \_Operation: , line:3:18, endln:3:31
          |vpiOpType:28
          |vpiOperand:
          \_RefObj: (work@carry_rtl.a), line:3:27, endln:3:28
            |vpiParent:
            \_Operation: , line:3:27, endln:3:30
            |vpiName:a
            |vpiFullName:work@carry_rtl.a
            |vpiActual:
            \_LogicNet: (work@carry_rtl.a), line:1:24, endln:1:25
          |vpiOperand:
          \_RefObj: (work@carry_rtl.c), line:3:29, endln:3:30
            |vpiParent:
            \_Operation: , line:3:27, endln:3:30
            |vpiName:c
            |vpiFullName:work@carry_rtl.c
            |vpiActual:
            \_LogicNet: (work@carry_rtl.c), line:1:30, endln:1:31
      |vpiOperand:
      \_Operation: , line:3:35, endln:3:38
        |vpiParent:
        \_Operation: , line:3:18, endln:3:39
        |vpiOpType:28
        |vpiOperand:
        \_RefObj: (work@carry_rtl.b), line:3:35, endln:3:36
          |vpiParent:
          \_Operation: , line:3:35, endln:3:38
          |vpiName:b
          |vpiFullName:work@carry_rtl.b
          |vpiActual:
          \_LogicNet: (work@carry_rtl.b), line:1:27, endln:1:28
        |vpiOperand:
        \_RefObj: (work@carry_rtl.c), line:3:37, endln:3:38
          |vpiParent:
          \_Operation: , line:3:35, endln:3:38
          |vpiName:c
          |vpiFullName:work@carry_rtl.c
          |vpiActual:
          \_LogicNet: (work@carry_rtl.c), line:1:30, endln:1:31
    |vpiLhs:
    \_RefObj: (work@carry_rtl.cout), line:3:11, endln:3:15
      |vpiParent:
      \_ContAssign: , line:3:11, endln:3:39
      |vpiName:cout
      |vpiFullName:work@carry_rtl.cout
      |vpiActual:
      \_LogicNet: (work@carry_rtl.cout), line:2:11, endln:2:15
|vpiAllModules:
\_Module: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@carry_trans)
    |vpiParent:
    \_Module: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiName:work@carry_trans
  |vpiTypedef:
  \_LogicTypespec: , line:20:1, endln:20:5
    |vpiParent:
    \_Module: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
  |vpiImportTypespec:
  \_LogicNet: (work@carry_trans.a), line:18:26, endln:18:27
    |vpiParent:
    \_Module: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiName:a
    |vpiFullName:work@carry_trans.a
  |vpiImportTypespec:
  \_LogicNet: (work@carry_trans.b), line:18:29, endln:18:30
    |vpiParent:
    \_Module: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiName:b
    |vpiFullName:work@carry_trans.b
  |vpiImportTypespec:
  \_LogicNet: (work@carry_trans.c), line:18:32, endln:18:33
    |vpiParent:
    \_Module: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiName:c
    |vpiFullName:work@carry_trans.c
  |vpiImportTypespec:
  \_LogicNet: (work@carry_trans.cout), line:18:42, endln:18:46
    |vpiParent:
    \_Module: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiName:cout
    |vpiFullName:work@carry_trans.cout
  |vpiImportTypespec:
  \_LogicTypespec: , line:20:1, endln:20:5
  |vpiImportTypespec:
  \_LogicNet: (work@carry_trans.i1), line:20:6, endln:20:8
    |vpiParent:
    \_Module: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiTypespec:
    \_RefTypespec: (work@carry_trans.i1), line:20:1, endln:20:5
      |vpiParent:
      \_LogicNet: (work@carry_trans.i1), line:20:6, endln:20:8
      |vpiFullName:work@carry_trans.i1
      |vpiActual:
      \_LogicTypespec: , line:20:1, endln:20:5
    |vpiName:i1
    |vpiFullName:work@carry_trans.i1
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@carry_trans.i2), line:20:10, endln:20:12
    |vpiParent:
    \_Module: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiTypespec:
    \_RefTypespec: (work@carry_trans.i2), line:20:1, endln:20:5
      |vpiParent:
      \_LogicNet: (work@carry_trans.i2), line:20:10, endln:20:12
      |vpiFullName:work@carry_trans.i2
      |vpiActual:
      \_LogicTypespec: , line:20:1, endln:20:5
    |vpiName:i2
    |vpiFullName:work@carry_trans.i2
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@carry_trans.i3), line:20:14, endln:20:16
    |vpiParent:
    \_Module: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiTypespec:
    \_RefTypespec: (work@carry_trans.i3), line:20:1, endln:20:5
      |vpiParent:
      \_LogicNet: (work@carry_trans.i3), line:20:14, endln:20:16
      |vpiFullName:work@carry_trans.i3
      |vpiActual:
      \_LogicTypespec: , line:20:1, endln:20:5
    |vpiName:i3
    |vpiFullName:work@carry_trans.i3
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@carry_trans.i4), line:20:18, endln:20:20
    |vpiParent:
    \_Module: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiTypespec:
    \_RefTypespec: (work@carry_trans.i4), line:20:1, endln:20:5
      |vpiParent:
      \_LogicNet: (work@carry_trans.i4), line:20:18, endln:20:20
      |vpiFullName:work@carry_trans.i4
      |vpiActual:
      \_LogicTypespec: , line:20:1, endln:20:5
    |vpiName:i4
    |vpiFullName:work@carry_trans.i4
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@carry_trans.cn), line:20:22, endln:20:24
    |vpiParent:
    \_Module: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiTypespec:
    \_RefTypespec: (work@carry_trans.cn), line:20:1, endln:20:5
      |vpiParent:
      \_LogicNet: (work@carry_trans.cn), line:20:22, endln:20:24
      |vpiFullName:work@carry_trans.cn
      |vpiActual:
      \_LogicTypespec: , line:20:1, endln:20:5
    |vpiName:cn
    |vpiFullName:work@carry_trans.cn
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@carry_trans.zero), line:22:6, endln:22:10
    |vpiParent:
    \_Module: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiTypespec:
    \_RefTypespec: (work@carry_trans.zero), line:22:1, endln:22:5
      |vpiParent:
      \_LogicNet: (work@carry_trans.zero), line:22:6, endln:22:10
      |vpiFullName:work@carry_trans.zero
      |vpiActual:
      \_LogicTypespec: , line:20:1, endln:20:5
    |vpiName:zero
    |vpiFullName:work@carry_trans.zero
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@carry_trans.one), line:23:6, endln:23:9
    |vpiParent:
    \_Module: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiTypespec:
    \_RefTypespec: (work@carry_trans.one), line:23:1, endln:23:5
      |vpiParent:
      \_LogicNet: (work@carry_trans.one), line:23:6, endln:23:9
      |vpiFullName:work@carry_trans.one
      |vpiActual:
      \_LogicTypespec: , line:20:1, endln:20:5
    |vpiName:one
    |vpiFullName:work@carry_trans.one
    |vpiNetType:1
  |vpiDefName:work@carry_trans
  |vpiNet:
  \_LogicNet: (work@carry_trans.a), line:18:26, endln:18:27
  |vpiNet:
  \_LogicNet: (work@carry_trans.b), line:18:29, endln:18:30
  |vpiNet:
  \_LogicNet: (work@carry_trans.c), line:18:32, endln:18:33
  |vpiNet:
  \_LogicNet: (work@carry_trans.cout), line:18:42, endln:18:46
  |vpiNet:
  \_LogicNet: (work@carry_trans.i1), line:20:6, endln:20:8
  |vpiNet:
  \_LogicNet: (work@carry_trans.i2), line:20:10, endln:20:12
  |vpiNet:
  \_LogicNet: (work@carry_trans.i3), line:20:14, endln:20:16
  |vpiNet:
  \_LogicNet: (work@carry_trans.i4), line:20:18, endln:20:20
  |vpiNet:
  \_LogicNet: (work@carry_trans.cn), line:20:22, endln:20:24
  |vpiNet:
  \_LogicNet: (work@carry_trans.zero), line:22:6, endln:22:10
  |vpiNet:
  \_LogicNet: (work@carry_trans.one), line:23:6, endln:23:9
  |vpiPort:
  \_Port: (a), line:18:26, endln:18:27
    |vpiParent:
    \_Module: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiName:a
    |vpiDirection:1
  |vpiPort:
  \_Port: (b), line:18:29, endln:18:30
    |vpiParent:
    \_Module: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiName:b
    |vpiDirection:1
  |vpiPort:
  \_Port: (c), line:18:32, endln:18:33
    |vpiParent:
    \_Module: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiName:c
    |vpiDirection:1
  |vpiPort:
  \_Port: (cout), line:18:42, endln:18:46
    |vpiParent:
    \_Module: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiName:cout
    |vpiDirection:2
|vpiTypedef:
\_ModuleTypespec: (carry_gate)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:carry_gate
  |vpiModule:
  \_Module: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
|vpiTypedef:
\_ModuleTypespec: (carry_rtl)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:carry_rtl
  |vpiModule:
  \_Module: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
|vpiTypedef:
\_ModuleTypespec: (carry_trans)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:carry_trans
  |vpiModule:
  \_Module: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 3
