strict digraph "compose( ,  )" {
	node [label="\N"];
	"11:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f48eab66690>",
		fillcolor=turquoise,
		label="11:BL
pos = 2'd3;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f48eab66b10>]",
		style=filled,
		typ=Block];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"11:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"9:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f48eab713d0>",
		fillcolor=springgreen,
		label="9:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"11:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f48eab66190>",
		fillcolor=springgreen,
		label="11:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"9:IF" -> "11:IF"	[cond="['in']",
		label="!((in[1] == 1'b1))",
		lineno=9];
	"9:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f48eab0ed10>",
		fillcolor=turquoise,
		label="9:BL
pos = 2'd2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f48eab71490>]",
		style=filled,
		typ=Block];
	"9:IF" -> "9:BL"	[cond="['in']",
		label="(in[1] == 1'b1)",
		lineno=9];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f48eab66990>",
		fillcolor=turquoise,
		label="13:BL
pos = 2'd0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f48eab662d0>]",
		style=filled,
		typ=Block];
	"13:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f48eaf81650>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="['in', 'pos']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"6:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f48eab77210>",
		fillcolor=turquoise,
		label="6:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"6:AL" -> "6:BL"	[cond="[]",
		lineno=None];
	"11:IF" -> "11:BL"	[cond="['in']",
		label="(in[0] == 1'b1)",
		lineno=11];
	"11:IF" -> "13:BL"	[cond="['in']",
		label="!((in[0] == 1'b1))",
		lineno=11];
	"7:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f48eab16790>",
		fillcolor=turquoise,
		label="7:BL
pos = 2'd1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f48eab63410>]",
		style=filled,
		typ=Block];
	"7:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"7:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f48eab63510>",
		fillcolor=springgreen,
		label="7:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"6:BL" -> "7:IF"	[cond="[]",
		lineno=None];
	"9:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"7:IF" -> "9:IF"	[cond="['in']",
		label="!((in[2] == 1'b1))",
		lineno=7];
	"7:IF" -> "7:BL"	[cond="['in']",
		label="(in[2] == 1'b1)",
		lineno=7];
}
