// Seed: 3125149947
program module_0 (
    input supply0 id_0
    , id_9,
    input tri0 id_1,
    output uwire id_2,
    output wand id_3,
    output wire id_4,
    output supply0 id_5,
    output uwire id_6,
    input wire id_7
);
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign module_1.id_3  = 0;
endprogram
module module_1 (
    input  tri1 id_0
    , id_5,
    input  wire id_1,
    input  tri  id_2[-1 : 1],
    output tri  id_3
);
  reg id_6;
  assign id_3 = -1;
  always id_6 <= -1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_0
  );
endmodule
module module_2;
  integer id_1 = 1;
  logic id_2, id_3;
endmodule
