{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "5c9ee66f",
   "metadata": {},
   "outputs": [],
   "source": [
    "import IO_map\n",
    "import random\n",
    "import re\n",
    "import generate_verilog as gv\n",
    "\n",
    "\"\"\"\n",
    "Wire can be in many groups: A wire can be on many linear paths\n",
    "    - Every wire is initally in a group with it's parent and child modules\n",
    "Wire can be in many loops: A wire can be on many looped paths\n",
    "Groups contains {group_id : [modules in that group]}\n",
    "    - Initially one group for every input and output pair \n",
    "    - Group id is initially the wire id, since each wire is in it's own group\n",
    "Loops contains {loop_id : [modules in that loop]}\n",
    "\n",
    "\"\"\"\n",
    "class Fuzz_Run:\n",
    "    def __init__(self, flattened_lib_path):\n",
    "        random.seed(0)\n",
    "        self.flattened_lib_path = flattened_lib_path\n",
    "        io_map = IO_map.create_IO_map(flattened_lib_path)\n",
    "\n",
    "        self.all_wires = io_map['bit_input']\n",
    "        self.all_wires.update(io_map['bit_output']) # Single source of truth\n",
    "        \n",
    "        self.mod_IO = io_map['mod_IO']\n",
    "        self.all_modules = io_map['mod_list']\n",
    "\n",
    "        self.external_inputs = list(io_map['bit_input'].keys())\n",
    "        self.external_outputs = list(io_map['bit_output'].keys()) # Unchanged will always output all outputs\n",
    "\n",
    "        self.module_tree = {}\n",
    "        for i in range(len(io_map['mod_list'])):\n",
    "            module = io_map['mod_list'][i]\n",
    "            self.module_tree[module] = {\"depth\" : 0, \"tree\":i, \"children\" : [], \"parents\":[]}\n",
    "    \n",
    "    def linear_rewire(self):\n",
    "        \"\"\"\n",
    "        Rule: \n",
    "        1. The output of a wire cannot connect to it's predecessor in the same tree. Can pick from one of its successors, or another tree.\n",
    "        \"\"\"\n",
    "        # We use external_outputs because all module outputs will be a external output\n",
    "        potential_outputs = self.external_outputs.copy()\n",
    "        random.shuffle(potential_outputs)\n",
    "\n",
    "        for output_wire_id in potential_outputs:\n",
    "            output_wire = self.all_wires[output_wire_id]\n",
    "            output_wire_module = output_wire.input #The module that the wire is attatched to\n",
    "            output_tree = self.module_tree[output_wire_module][\"tree\"]\n",
    "            output_depth = self.module_tree[output_wire_module][\"depth\"]\n",
    "\n",
    "            # Pick a module that is not from the tree, or at a higher depth than current. Sample without replacement.\n",
    "            potential_inputs = self.all_modules.copy()\n",
    "            random.shuffle(potential_inputs)\n",
    "            chosen_module = None\n",
    "            chosen_module_tree = None\n",
    "            chosen_module_depth = None\n",
    "\n",
    "            for input_mod in potential_inputs:\n",
    "                input_tree = module_tree[input_mod][\"tree\"]\n",
    "                input_depth = module_tree[input_mod][\"depth\"]\n",
    "                if input_tree != output_tree or input_depth >= output_depth:\n",
    "                    chosen_module = input_mod\n",
    "                    chosen_module_tree = input_tree\n",
    "                    chosen_module_depth = input_depth\n",
    "                    break\n",
    "\n",
    "            if chosen_module == None:\n",
    "                print(\"No available module to form linear connection\")\n",
    "                break\n",
    "\n",
    "            # Pick a random input to chosen_module\n",
    "            chosen_wire_id = random.sample(self.mod_IO[chosen_module]['input'], 1)\n",
    "            chosen_wire = self.all_wires[chosen_wire_id]\n",
    "\n",
    "            # Add new wire connection \n",
    "            output_wire.output.append(chosen_wire.output)\n",
    "\n",
    "            # Disconnect the wire's output\n",
    "            chosen_wire.output.remove(chosen_input_wire_port)\n",
    "            # If this wire recieves its data from ext input, then we need to remove it\n",
    "            # if its not outputting to any ports. Otherwise its receiving it's data from\n",
    "            # a module, and will always be connected to the ext output.\n",
    "            if chosen_input_wire.type == IO_map.Wire.Wire_Type.ITM and len(chosen_input_wire.output) == 0:\n",
    "                self.all_wires.pop(chosen_input_wire.id)\n",
    "                self.external_inputs.remove(chosen_input_wire.id)\n",
    "\n",
    "            # Modify tree\n",
    "            if (chosen_module_tree != output_tree):\n",
    "                self.module_tree[chosen_module]['tree'] = self.module_tree[output_tree]['tree'] # Merge trees\n",
    "\n",
    "            if(chosen_module_depth == output_depth):\n",
    "                self.module_tree[chosen_module]['depth'] = self.module_tree[output_tree]['depth'] + 1 # Adjust depth\n",
    "\n",
    "            # Add to wire to internal_connections\n",
    "\n",
    "            # If this wire recieves its data from ext input, then we need to remove it\n",
    "            # if its not outputting to any ports. Otherwise its receiving it's data from\n",
    "            # a module, and will always be connected to the ext output.\n",
    "            if chosen_input_wire.type == IO_map.Wire.Wire_Type.ITM and len(chosen_input_wire.output) == 0:\n",
    "                self.all_wires.pop(chosen_input_wire.id)\n",
    "                self.external_inputs.remove(chosen_input_wire.id)\n",
    "            \n",
    "            print(\"Found linear rewiring combination and successfully rewired\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "id": "626a6213",
   "metadata": {},
   "outputs": [
    {
     "ename": "KeyError",
     "evalue": "'multiplier_wrapper'",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mKeyError\u001b[0m                                  Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[16], line 2\u001b[0m\n\u001b[1;32m      1\u001b[0m test_fuzz \u001b[38;5;241m=\u001b[39m Fuzz_Run(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m/module-fuzz/test_library/flattened_IO\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[0;32m----> 2\u001b[0m \u001b[43mtest_fuzz\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mlinear_rewire\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n",
      "Cell \u001b[0;32mIn[13], line 48\u001b[0m, in \u001b[0;36mFuzz_Run.linear_rewire\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m     46\u001b[0m output_wire \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mall_wires[output_wire_id]\n\u001b[1;32m     47\u001b[0m output_wire_module \u001b[38;5;241m=\u001b[39m output_wire\u001b[38;5;241m.\u001b[39minput \u001b[38;5;66;03m#The module that the wire is attatched to\u001b[39;00m\n\u001b[0;32m---> 48\u001b[0m output_tree \u001b[38;5;241m=\u001b[39m \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mmodule_tree\u001b[49m\u001b[43m[\u001b[49m\u001b[43moutput_wire_module\u001b[49m\u001b[43m]\u001b[49m[\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mtree\u001b[39m\u001b[38;5;124m\"\u001b[39m]\n\u001b[1;32m     49\u001b[0m output_depth \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mmodule_tree[output_wire_module][\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mdepth\u001b[39m\u001b[38;5;124m\"\u001b[39m]\n\u001b[1;32m     51\u001b[0m \u001b[38;5;66;03m# Pick a module that is not from the tree, or at a higher depth than current. Sample without replacement.\u001b[39;00m\n",
      "\u001b[0;31mKeyError\u001b[0m: 'multiplier_wrapper'"
     ]
    }
   ],
   "source": [
    "test_fuzz = Fuzz_Run(\"/module-fuzz/test_library/flattened_IO\")\n",
    "test_fuzz.linear_rewire()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "2537b0fd",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
