m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Dayalan Nair/OneDrive - University of Cape Town/LATTICE/Simulation
XStructures
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
!s110 1651586594
!i10b 1
!s100 ZGORJA[L[h;LEkSWG0QOh0
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
Iaaz42`jVz?fYMWbJX34]>3
S1
Z2 dC:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Simulation
w1651298146
8C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Structures.v
FC:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Structures.v
!i122 33
Z3 L0 1 0
Vaaz42`jVz?fYMWbJX34]>3
Z4 OT;L;2020.3;71
r1
!s85 0
31
!s108 1651586593.000000
!s107 C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Structures.v|
!s90 -reportprogress|300|-work|work|-O0|C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Structures.v|
!s101 -O0
!i113 1
Z5 o-work work -O0
Z6 tSvlog 1 CvgOpt 0
n@structures
vUART
R0
!s110 1651587290
!i10b 1
!s100 zY6`A5R0F;2E3U4P2F[_P1
R1
In`eW0X`PMe13kGAZHYW9a0
S1
R2
w1651587286
8C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART.v
FC:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART.v
!i122 41
L0 19 163
Z7 VDg1SIo80bB@j0V0VzS_@n1
R4
r1
!s85 0
31
!s108 1651587290.000000
!s107 C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART.v|
!s90 -reportprogress|300|-work|work|-O0|C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART.v|
!s101 -O0
!i113 1
R5
R6
n@u@a@r@t
vUART_packetiser_TB
R0
Z8 DXx4 work 10 Structures 0 22 aaz42`jVz?fYMWbJX34]>3
DXx4 work 25 UART_packetiser_TB_v_unit 0 22 lblmMOzj6`1nc7TC>H0U[1
Z9 !s110 1651591854
R7
r1
!s85 0
!i10b 1
!s100 Qj9HNaJ[K;TVEO4S;N]JB0
IgUJJAMEV>:T^m>n`:aZTi2
!s105 UART_packetiser_TB_v_unit
S1
R2
Z10 w1651591831
Z11 8C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_packetiser_TB.v
Z12 FC:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_packetiser_TB.v
!i122 49
L0 2 111
R4
31
Z13 !s108 1651591854.000000
!s107 C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_packetiser_TB.v|
Z14 !s90 -reportprogress|300|-work|work|-O0|C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_packetiser_TB.v|
!s101 -O0
!i113 1
R5
R6
n@u@a@r@t_packetiser_@t@b
XUART_packetiser_TB_v_unit
R0
R8
R9
VlblmMOzj6`1nc7TC>H0U[1
r1
!s85 0
!i10b 1
!s100 RmM^=`P2DXTo@]_<eTiGl0
IlblmMOzj6`1nc7TC>H0U[1
!i103 1
S1
R2
R10
R11
R12
!i122 49
R3
R4
31
R13
Z15 !s107 C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_packetiser_TB.v|
R14
!s101 -O0
!i113 1
R5
R6
n@u@a@r@t_packetiser_@t@b_v_unit
vUART_Packets
R0
R8
DXx4 work 19 UART_Packets_v_unit 0 22 48Gbi9>2oWmgJUD;dzjM;0
Z16 !s110 1651591166
R7
r1
!s85 0
!i10b 1
!s100 k=^aneI>6Z<_]SkXWYR?a1
I=fgT`F@ZFB@g1elXNE6ZL0
!s105 UART_Packets_v_unit
S1
R2
Z17 w1651591151
Z18 8C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_Packets.v
Z19 FC:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_Packets.v
!i122 48
L0 19 219
R4
31
Z20 !s108 1651591166.000000
Z21 !s107 C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_Packets.v|
Z22 !s90 -reportprogress|300|-work|work|-O0|C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_Packets.v|
!s101 -O0
!i113 1
R5
R6
n@u@a@r@t_@packets
XUART_Packets_v_unit
R0
R8
R16
V48Gbi9>2oWmgJUD;dzjM;0
r1
!s85 0
!i10b 1
!s100 V9P^WAn:XCYPDQo9kK?XJ3
I48Gbi9>2oWmgJUD;dzjM;0
!i103 1
S1
R2
R17
R18
R19
!i122 48
R3
R4
31
R20
R21
R22
!s101 -O0
!i113 1
R5
R6
n@u@a@r@t_@packets_v_unit
