0.7
2020.2
Oct 14 2022
05:07:14
/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,1691945277,verilog,,,,design_1_wrapper,,,,,,,,
/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.ip_user_files/bd/design_1/ip/design_1_AXI_Stream_Generator_0_0/sim/design_1_AXI_Stream_Generator_0_0.v,1691945957,verilog,,/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.ip_user_files/bd/design_1/ip/design_1_axis2c_splitter_0_0/sim/design_1_axis2c_splitter_0_0.v,,design_1_AXI_Stream_Generator_0_0,,,,,,,,
/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.ip_user_files/bd/design_1/ip/design_1_ValidControl_0_0/sim/design_1_ValidControl_0_0.v,1691945751,verilog,,/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.ip_user_files/bd/design_1/sim/design_1.v,,design_1_ValidControl_0_0,,,,,,,,
/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.ip_user_files/bd/design_1/ip/design_1_axis2c_combine_0_0/sim/design_1_axis2c_combine_0_0.v,1691937866,verilog,,/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.ip_user_files/bd/design_1/ip/design_1_sim_rst_gen_0_0/sim/design_1_sim_rst_gen_0_0.v,,design_1_axis2c_combine_0_0,,,,,,,,
/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.ip_user_files/bd/design_1/ip/design_1_axis2c_splitter_0_0/sim/design_1_axis2c_splitter_0_0.v,1691940482,verilog,,/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v,,design_1_axis2c_splitter_0_0,,,,,,,,
/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.ip_user_files/bd/design_1/ip/design_1_axis2c_splitter_CIC_0/sim/design_1_axis2c_splitter_CIC_0.v,1691944724,verilog,,/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.ip_user_files/bd/design_1/ip/design_1_ValidControl_0_0/sim/design_1_ValidControl_0_0.v,,design_1_axis2c_splitter_CIC_0,,,,,,,,
/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.ip_user_files/bd/design_1/ip/design_1_cic_compiler_0_0/sim/design_1_cic_compiler_0_0.vhd,1691940482,vhdl,,,,design_1_cic_compiler_0_0,,,,,,,,
/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.ip_user_files/bd/design_1/ip/design_1_dds_compiler_0_0/sim/design_1_dds_compiler_0_0.vhd,1691938900,vhdl,,,,design_1_dds_compiler_0_0,,,,,,,,
/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.ip_user_files/bd/design_1/ip/design_1_dds_compiler_0_1/sim/design_1_dds_compiler_0_1.vhd,1691938900,vhdl,,,,design_1_dds_compiler_0_1,,,,,,,,
/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.ip_user_files/bd/design_1/ip/design_1_fir_compiler_0_0/sim/design_1_fir_compiler_0_0.vhd,1691941407,vhdl,,,,design_1_fir_compiler_0_0,,,,,,,,
/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.ip_user_files/bd/design_1/ip/design_1_myclkgen_0_0/sim/design_1_myclkgen_0_0.v,1691924254,verilog,,/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.ip_user_files/bd/design_1/ip/design_1_axis2c_combine_0_0/sim/design_1_axis2c_combine_0_0.v,,design_1_myclkgen_0_0,,,,,,,,
/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.ip_user_files/bd/design_1/ip/design_1_sim_rst_gen_0_0/sim/design_1_sim_rst_gen_0_0.v,1691937866,verilog,,/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.ip_user_files/bd/design_1/ip/design_1_AXI_Stream_Generator_0_0/sim/design_1_AXI_Stream_Generator_0_0.v,,design_1_sim_rst_gen_0_0,,,,,,,,
/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v,1691941408,verilog,,/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.ip_user_files/bd/design_1/ip/design_1_axis2c_splitter_CIC_0/sim/design_1_axis2c_splitter_CIC_0.v,,design_1_xlslice_0_0,,,,,,,,
/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.ip_user_files/bd/design_1/sim/design_1.v,1691945466,verilog,,/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.srcs/sources_1/new/ValidControl.vhd,1691945697,vhdl,,,,validcontrol,,,,,,,,
/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.srcs/sources_1/new/axis-streamer.vhd,1691939175,vhdl,,,,axi_stream_generator,,,,,,,,
/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.srcs/sources_1/new/axis2C_splitter.vhd,1691938394,vhdl,,,,axis2c_splitter,,,,,,,,
/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.srcs/sources_1/new/axis2c_combine.vhd,1691937634,vhdl,,,,axis2c_combine,,,,,,,,
/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.srcs/sources_1/new/myclockgen.vhd,1691924201,vhdl,,,,myclkgen,,,,,,,,
