@article{DBLP:journals/tcad/NawinneJRRP15,
  author    = {Isuru Nawinne and
               Haris Javaid and
               Roshan G. Ragel and
               Swarnalatha Radhakrishnan and
               Sri Parameswaran},
  title     = {Exploring Multilevel Cache Hierarchies in Application Specific MPSoCs},
  journal   = {{IEEE} Trans. Comput. Aided Des. Integr. Circuits Syst.},
  volume    = {34},
  number    = {12},
  pages     = {1991--2003},
  year      = {2015},
  url       = {https://doi.org/10.1109/TCAD.2015.2445736},
  doi       = {10.1109/TCAD.2015.2445736},
  timestamp = {Mon, 26 Oct 2020 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/journals/tcad/NawinneJRRP15.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/corr/BambarasingheHRR14,
  author    = {B. A. N. M. Bambarasinghe and
               H. M. S. Huruggamuwa and
               Roshan G. Ragel and
               Swarnalatha Radhakrishnan},
  title     = {Axis2UNO: Web Services Enabled Openoffice.org},
  journal   = {CoRR},
  volume    = {abs/1402.0670},
  year      = {2014},
  url       = {http://arxiv.org/abs/1402.0670},
  eprinttype = {arXiv},
  eprint    = {1402.0670},
  timestamp = {Mon, 13 Aug 2018 01:00:00 +0200},
  biburl    = {https://dblp.org/rec/journals/corr/BambarasingheHRR14.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/corr/NavarathnaRR14,
  author    = {Rajitha Navarathna and
               Swarnalatha Radhakrishnan and
               Roshan G. Ragel},
  title     = {Loop Unrolling in Multi-pipeline {ASIP} Design},
  journal   = {CoRR},
  volume    = {abs/1402.0671},
  year      = {2014},
  url       = {http://arxiv.org/abs/1402.0671},
  eprinttype = {arXiv},
  eprint    = {1402.0671},
  timestamp = {Mon, 13 Aug 2018 01:00:00 +0200},
  biburl    = {https://dblp.org/rec/journals/corr/NavarathnaRR14.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/corr/RagelRA14,
  author    = {Roshan G. Ragel and
               Swarnalatha Radhakrishnan and
               Jude Angelo Ambrose},
  title     = {Instruction-set Selection for Multi-application based {ASIP} Design:
               An Instruction-level Study},
  journal   = {CoRR},
  volume    = {abs/1403.7291},
  year      = {2014},
  url       = {http://arxiv.org/abs/1403.7291},
  eprinttype = {arXiv},
  eprint    = {1403.7291},
  timestamp = {Mon, 13 Aug 2018 01:00:00 +0200},
  biburl    = {https://dblp.org/rec/journals/corr/RagelRA14.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/date/LiSRRRAHP13,
  author    = {Tuo Li and
               Muhammad Shafique and
               Semeen Rehman and
               Swarnalatha Radhakrishnan and
               Roshan G. Ragel and
               Jude Angelo Ambrose and
               J{\"{o}}rg Henkel and
               Sri Parameswaran},
  editor    = {Enrico Macii},
  title     = {{CSER:} {HW/SW} configurable soft-error resiliency for application
               specific instruction-set processors},
  booktitle = {Design, Automation and Test in Europe, {DATE} 13, Grenoble, France,
               March 18-22, 2013},
  pages     = {707--712},
  publisher = {{EDA} Consortium San Jose, CA, {USA} / {ACM} {DL}},
  year      = {2013},
  url       = {https://doi.org/10.7873/DATE.2013.152},
  doi       = {10.7873/DATE.2013.152},
  timestamp = {Tue, 29 Dec 2020 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/conf/date/LiSRRRAHP13.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/glvlsi/ZhangAPPRRS13,
  author    = {Lawrance Zhang and
               Jude Angelo Ambrose and
               Jorgen Peddersen and
               Sri Parameswaran and
               Roshan G. Ragel and
               Swarnalatha Radhakrishnan and
               Kewal K. Saluja},
  editor    = {Jos{\'{e}} Luis Ayala and
               Alex K. Jones and
               Patrick H. Madden and
               Ayse K. Coskun},
  title     = {{DRMA:} dynamically reconfigurable MPSoC architecture},
  booktitle = {Great Lakes Symposium on {VLSI} 2013 (part of ECRC), GLSVLSI'13, Paris,
               France, May 2-4, 2013},
  pages     = {239--244},
  publisher = {{ACM}},
  year      = {2013},
  url       = {https://doi.org/10.1145/2483028.2483101},
  doi       = {10.1145/2483028.2483101},
  timestamp = {Sun, 25 Oct 2020 01:00:00 +0200},
  biburl    = {https://dblp.org/rec/conf/glvlsi/ZhangAPPRRS13.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/vlsid/RagelRAP13,
  author    = {Roshan G. Ragel and
               Swarnalatha Radhakrishnan and
               Jude Angelo Ambrose and
               Sri Parameswaran},
  title     = {A Study on Instruction-set Selection Using Multi-application Based
               Application Specific Instruction-set Processors},
  booktitle = {26th International Conference on {VLSI} Design and 12th International
               Conference on Embedded Systems, Pune, India, January 5-10, 2013},
  pages     = {7--12},
  publisher = {{IEEE} Computer Society},
  year      = {2013},
  url       = {https://doi.org/10.1109/VLSID.2013.154},
  doi       = {10.1109/VLSID.2013.154},
  timestamp = {Sun, 25 Oct 2020 01:00:00 +0200},
  biburl    = {https://dblp.org/rec/conf/vlsid/RagelRAP13.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/codes/HaqueRARP12,
  author    = {Mohammad Shihabul Haque and
               Roshan G. Ragel and
               Jude Angelo Ambrose and
               Swarnalatha Radhakrishnan and
               Sri Parameswaran},
  editor    = {Ahmed Jerraya and
               Luca P. Carloni and
               Naehyuck Chang and
               Franco Fummi},
  title     = {DIMSim: a rapid two-level cache simulation approach for deadline-based
               MPSoCs},
  booktitle = {Proceedings of the 10th International Conference on Hardware/Software
               Codesign and System Synthesis, {CODES+ISSS} 2012, part of ESWeek '12
               Eighth Embedded Systems Week, Tampere, Finland, October 7-12, 2012},
  pages     = {151--160},
  publisher = {{ACM}},
  year      = {2012},
  url       = {https://doi.org/10.1145/2380445.2380473},
  doi       = {10.1145/2380445.2380473},
  timestamp = {Sun, 25 Oct 2020 01:00:00 +0200},
  biburl    = {https://dblp.org/rec/conf/codes/HaqueRARP12.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/iet-cdt/RadhakrishnanGPI09,
  author    = {Swarnalatha Radhakrishnan and
               Hui Guo and
               Sri Parameswaran and
               Aleksandar Ignjatovic},
  title     = {HMP-ASIPs: heterogeneous multi-pipeline application-specific instruction-set
               processors},
  journal   = {{IET} Comput. Digit. Tech.},
  volume    = {3},
  number    = {1},
  pages     = {94--108},
  year      = {2009},
  url       = {https://doi.org/10.1049/iet-cdt:20080005},
  doi       = {10.1049/iet-cdt:20080005},
  timestamp = {Mon, 26 Oct 2020 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/journals/iet-cdt/RadhakrishnanGPI09.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@phdthesis{DBLP:phd/basesearch/Radhakrishnan06,
  author    = {Swarnalatha Radhakrishnan},
  title     = {Heterogeneous multi-pipeline application specific instruction-set
               processor design and implementation},
  school    = {University of New South Wales, Sydney, Australia},
  year      = {2006},
  url       = {http://handle.unsw.edu.au/1959.4/29161},
  timestamp = {Thu, 15 Nov 2018 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/phd/basesearch/Radhakrishnan06.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/codes/RadhakrishnanGPI06,
  author    = {Swarnalatha Radhakrishnan and
               Hui Guo and
               Sri Parameswaran and
               Aleksandar Ignjatovic},
  editor    = {Reinaldo A. Bergamaschi and
               Kiyoung Choi},
  title     = {Application specific forwarding network and instruction encoding for
               multi-pipe ASIPs},
  booktitle = {Proceedings of the 4th International Conference on Hardware/Software
               Codesign and System Synthesis, {CODES+ISSS} 2006, Seoul, Korea, October
               22-25, 2006},
  pages     = {241--246},
  publisher = {{ACM}},
  year      = {2006},
  url       = {https://doi.org/10.1145/1176254.1176313},
  doi       = {10.1145/1176254.1176313},
  timestamp = {Sun, 25 Oct 2020 01:00:00 +0200},
  biburl    = {https://dblp.org/rec/conf/codes/RadhakrishnanGPI06.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/date/RadhakrishnanGP06,
  author    = {Swarnalatha Radhakrishnan and
               Hui Guo and
               Sri Parameswaran},
  editor    = {Georges G. E. Gielen},
  title     = {Customization of application specific heterogeneous multi-pipeline
               processors},
  booktitle = {Proceedings of the Conference on Design, Automation and Test in Europe,
               {DATE} 2006, Munich, Germany, March 6-10, 2006},
  pages     = {746--751},
  publisher = {European Design and Automation Association, Leuven, Belgium},
  year      = {2006},
  url       = {https://doi.org/10.1109/DATE.2006.244094},
  doi       = {10.1109/DATE.2006.244094},
  timestamp = {Thu, 30 Jan 2020 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/conf/date/RadhakrishnanGP06.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/codes/RadhakrishnanGP04,
  author    = {Swarnalatha Radhakrishnan and
               Hui Guo and
               Sri Parameswaran},
  editor    = {Alex Orailoglu and
               Pai H. Chou and
               Petru Eles and
               Axel Jantsch},
  title     = {Dual-pipeline heterogeneous {ASIP} design},
  booktitle = {Proceedings of the 2nd {IEEE/ACM/IFIP} International Conference on
               Hardware/Software Codesign and System Synthesis, {CODES+ISSS} 2004,
               Stockholm, Sweden, September 8-10, 2004},
  pages     = {12--17},
  publisher = {{ACM}},
  year      = {2004},
  url       = {https://doi.org/10.1145/1016720.1016727},
  doi       = {10.1145/1016720.1016727},
  timestamp = {Wed, 04 Aug 2021 01:00:00 +0200},
  biburl    = {https://dblp.org/rec/conf/codes/RadhakrishnanGP04.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

