(window.webpackJsonp=window.webpackJsonp||[]).push([[7],{208:function(e,r,t){"use strict";var n=t(72);t.n(n).a},223:function(e,r,t){"use strict";t.r(r);t(208);var n=t(0),a=Object(n.a)({},(function(){var e=this,r=e.$createElement,t=e._self._c||r;return t("ContentSlotsDistributor",{attrs:{"slot-key":e.$parent.slotKey}},[t("ProfileSection",{attrs:{frontmatter:e.$page.frontmatter}}),e._v(" "),t("h2",{attrs:{id:"about-me"}},[e._v("About Me")]),e._v(" "),t("p",[e._v("I am an associate professor in State Key Laboratory of Computer Architecture, Institute of Computing Technology (ICT), and work in IC design group led by Prof. Xiaowei Li and Prof. Huawei Li. I got my B.Eng degree and M.Eng degree from Harbin Institute of Technology in 2007 and 2009 respectively. I got my Ph.D degree from The University of Hong Kong advised by Prof. Hayden So in 2016. I also worked as a research fellow in Xtra group led by Prof. Bingsheng He in National University of Singapore from 2016 to 2018. My research interest includes FPGA-based reconfigurable computing, fault-tolerant computing, and customized computing particularly for deep learning and large graph processing.")]),e._v(" "),t("h2",{attrs:{id:"vancancies"}},[e._v("Vancancies")]),e._v(" "),t("p",[e._v("I am looking for one self-motivated master student and two intern students this year. Students with EE and CS background are preferred. For intern students, it is possible to work remotely. If you are interested in my research, contact me with email.")]),e._v(" "),t("h2",{attrs:{id:"news"}},[e._v("News")]),e._v(" "),t("ul",[t("li",[e._v('[May 2020] Our paper "Persistent Fault Analysis of Neural Networks on FPGA-based Acceleration System" is accepted by ASAP\'2020')]),e._v(" "),t("li",[e._v('[June 2020] Our paper "Accelerating Generative Neural Networks on Unmodified Deep Learning Processors - A Software Approach" is accepted by Special Issue on Domain-Specific Architectures for Emerging Applications and will appear on Transactions on Computers.')]),e._v(" "),t("li",[e._v("[June 2020] Shengwen Liang and Rick Lee won the Third Prize (FPGA Track) of the 2020 IEEE Low-Power Computer Vision Challenge ("),t("a",{attrs:{href:"https://lpcv.ai/",target:"_blank",rel:"noopener noreferrer"}},[e._v("LPCVC"),t("OutboundLink")],1),e._v(").")]),e._v(" "),t("li",[e._v('[July 2020] Our paper "DeepBurning-GL: An Automated Framework for GeneratingÂ  Graph Neural Network Accelerators" is accepted by ICCAD\'20')]),e._v(" "),t("li",[e._v('[August 2020] Our paper "EnGN: A High-Throughput and Energy-Efficient Accelerator for Large Graph Neural Networks" is accepted by IEEE Transactions on Computers.')]),e._v(" "),t("li",[e._v('[August 2020] Our paper "A Hybrid Computing Architecture for Fault-tolerant Deep Learning Accelerators" is accepted by ICCD 2020.')]),e._v(" "),t("li",[e._v('[December 2020] Our paper "Reliability Evaluation and Analysis of FPGA-based Neural Network Acceleration System" is accepted by TVLSI\'21.')]),e._v(" "),t("li",[e._v('[Jan 2021] Our paper "Network-Aware Locality Scheduling for Distributed Data Operators in Data Centers" is accepted by TPDS\'21.')]),e._v(" "),t("li",[e._v('[Feb 2021] We have three papers "TARe: Task-Adaptive in-situ ReRAM Computing for Graph Learning", "GCiM: A Near-Data Processing Accelerator for Graph Construction", and "Network-on-Interposer Design for Agile Neural-Network Processor Chip Customization" accepted by DAC\'21.')])]),e._v(" "),t("h2",{attrs:{id:"projects"}},[e._v("Projects")]),e._v(" "),t("ul",[t("li",[e._v("DeepBurning: automatic generation of FPGA-based learning accelerators for the neural network family (2018-2020)")]),e._v(" "),t("li",[e._v("QuickDough: a rapid loop acceleration on closely coupled CPU-FPGA architectures (2011-2016)")]),e._v(" "),t("li",[e._v("HeteroGP: Large-scale graph processing on heterogeneous CPU-FPGA architectures (Ongoing)")]),e._v(" "),t("li",[e._v("RobustDL: Robust deep learning on silicon (Ongoing)")])]),e._v(" "),t("h2",{attrs:{id:"services"}},[e._v("Services")]),e._v(" "),t("ul",[t("li",[e._v("Review for:\n"),t("ul",[t("li",[e._v("IEEE Transactions on Very Large Scale Integration (TVLSI)")]),e._v(" "),t("li",[e._v("IEEE Transactions on Emerging Topics in Computing (TETC)")]),e._v(" "),t("li",[e._v("IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)\n")])])])])],1)}),[],!1,null,null,null);r.default=a.exports},72:function(e,r,t){}}]);