;buildInfoPackage: chisel3, version: 3.1.8, scalaVersion: 2.11.12, sbtVersion: 1.1.1, builtAtString: 2019-07-08 17:44:42.884, builtAtMillis: 1562607882884
circuit Test : 
  module CountLeadingZerosTree : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip left : UInt<1>, flip right : UInt<1>, out : UInt<2>}
    
    wire lCount : UInt<1> @[PositDef.scala 285:20]
    wire rCount : UInt<1> @[PositDef.scala 286:20]
    wire rCountExtend : UInt<1> @[PositDef.scala 288:26]
    wire rCountExtendVec : UInt<1>[1] @[PositDef.scala 289:29]
    node _T_20 = bits(rCount, 0, 0) @[PositDef.scala 294:33]
    rCountExtendVec[0] <= _T_20 @[PositDef.scala 294:24]
    rCountExtend <= rCountExtendVec[0] @[PositDef.scala 301:16]
    node _T_21 = bits(io.left, 0, 0) @[PositDef.scala 309:23]
    node _T_22 = not(_T_21) @[PositDef.scala 309:15]
    lCount <= _T_22 @[PositDef.scala 309:12]
    node _T_23 = bits(io.right, 0, 0) @[PositDef.scala 318:24]
    node _T_24 = not(_T_23) @[PositDef.scala 318:15]
    rCount <= _T_24 @[PositDef.scala 318:12]
    node _T_25 = bits(lCount, 0, 0) @[PositDef.scala 333:16]
    node _T_26 = bits(rCountExtend, 0, 0) @[PositDef.scala 333:55]
    node _T_27 = and(_T_25, _T_26) @[PositDef.scala 333:40]
    when _T_27 : @[PositDef.scala 333:80]
      node _T_30 = cat(UInt<1>("h01"), UInt<1>("h00")) @[Cat.scala 30:58]
      io.out <= _T_30 @[PositDef.scala 334:14]
      skip @[PositDef.scala 333:80]
    else : @[PositDef.scala 335:51]
      node _T_31 = bits(lCount, 0, 0) @[PositDef.scala 335:24]
      node _T_33 = eq(_T_31, UInt<1>("h00")) @[PositDef.scala 335:17]
      when _T_33 : @[PositDef.scala 335:51]
        node _T_35 = cat(UInt<1>("h00"), lCount) @[Cat.scala 30:58]
        io.out <= _T_35 @[PositDef.scala 336:14]
        skip @[PositDef.scala 335:51]
      else : @[PositDef.scala 337:18]
        io.out <= UInt<2>("h01") @[PositDef.scala 338:14]
        skip @[PositDef.scala 337:18]
    
  module CountLeadingZerosTree_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip left : UInt<1>, flip right : UInt<1>, out : UInt<2>}
    
    wire lCount : UInt<1> @[PositDef.scala 285:20]
    wire rCount : UInt<1> @[PositDef.scala 286:20]
    wire rCountExtend : UInt<1> @[PositDef.scala 288:26]
    wire rCountExtendVec : UInt<1>[1] @[PositDef.scala 289:29]
    node _T_20 = bits(rCount, 0, 0) @[PositDef.scala 294:33]
    rCountExtendVec[0] <= _T_20 @[PositDef.scala 294:24]
    rCountExtend <= rCountExtendVec[0] @[PositDef.scala 301:16]
    node _T_21 = bits(io.left, 0, 0) @[PositDef.scala 309:23]
    node _T_22 = not(_T_21) @[PositDef.scala 309:15]
    lCount <= _T_22 @[PositDef.scala 309:12]
    node _T_23 = bits(io.right, 0, 0) @[PositDef.scala 318:24]
    node _T_24 = not(_T_23) @[PositDef.scala 318:15]
    rCount <= _T_24 @[PositDef.scala 318:12]
    node _T_25 = bits(lCount, 0, 0) @[PositDef.scala 333:16]
    node _T_26 = bits(rCountExtend, 0, 0) @[PositDef.scala 333:55]
    node _T_27 = and(_T_25, _T_26) @[PositDef.scala 333:40]
    when _T_27 : @[PositDef.scala 333:80]
      node _T_30 = cat(UInt<1>("h01"), UInt<1>("h00")) @[Cat.scala 30:58]
      io.out <= _T_30 @[PositDef.scala 334:14]
      skip @[PositDef.scala 333:80]
    else : @[PositDef.scala 335:51]
      node _T_31 = bits(lCount, 0, 0) @[PositDef.scala 335:24]
      node _T_33 = eq(_T_31, UInt<1>("h00")) @[PositDef.scala 335:17]
      when _T_33 : @[PositDef.scala 335:51]
        node _T_35 = cat(UInt<1>("h00"), lCount) @[Cat.scala 30:58]
        io.out <= _T_35 @[PositDef.scala 336:14]
        skip @[PositDef.scala 335:51]
      else : @[PositDef.scala 337:18]
        io.out <= UInt<2>("h01") @[PositDef.scala 338:14]
        skip @[PositDef.scala 337:18]
    
  module CountLeadingZerosTree_2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip left : UInt<4>, flip right : UInt<2>, out : UInt<3>}
    
    wire lCount : UInt<3> @[PositDef.scala 285:20]
    wire rCount : UInt<2> @[PositDef.scala 286:20]
    wire rCountExtend : UInt<3> @[PositDef.scala 288:26]
    wire rCountExtendVec : UInt<1>[3] @[PositDef.scala 289:29]
    node _T_22 = bits(rCount, 1, 1) @[PositDef.scala 294:33]
    rCountExtendVec[1] <= _T_22 @[PositDef.scala 294:24]
    node _T_23 = bits(rCount, 0, 0) @[PositDef.scala 294:33]
    rCountExtendVec[0] <= _T_23 @[PositDef.scala 294:24]
    rCountExtendVec[2] <= UInt<1>("h00") @[PositDef.scala 298:24]
    node _T_25 = cat(rCountExtendVec[2], rCountExtendVec[1]) @[PositDef.scala 301:35]
    node _T_26 = cat(_T_25, rCountExtendVec[0]) @[PositDef.scala 301:35]
    rCountExtend <= _T_26 @[PositDef.scala 301:16]
    inst CountLeadingZerosTree of CountLeadingZerosTree @[PositDef.scala 304:27]
    CountLeadingZerosTree.clock <= clock
    CountLeadingZerosTree.reset <= reset
    node _T_27 = bits(io.left, 3, 2) @[PositDef.scala 305:33]
    CountLeadingZerosTree.io.left <= _T_27 @[PositDef.scala 305:23]
    node _T_28 = bits(io.left, 0, 0) @[PositDef.scala 306:34]
    CountLeadingZerosTree.io.right <= _T_28 @[PositDef.scala 306:24]
    lCount <= CountLeadingZerosTree.io.out @[PositDef.scala 307:12]
    inst CountLeadingZerosTree_1 of CountLeadingZerosTree_1 @[PositDef.scala 313:27]
    CountLeadingZerosTree_1.clock <= clock
    CountLeadingZerosTree_1.reset <= reset
    node _T_29 = bits(io.left, 1, 0) @[PositDef.scala 314:33]
    CountLeadingZerosTree_1.io.left <= _T_29 @[PositDef.scala 314:23]
    node _T_30 = bits(io.left, 0, 0) @[PositDef.scala 315:34]
    CountLeadingZerosTree_1.io.right <= _T_30 @[PositDef.scala 315:24]
    rCount <= CountLeadingZerosTree_1.io.out @[PositDef.scala 316:12]
    node _T_31 = bits(lCount, 2, 2) @[PositDef.scala 322:16]
    node _T_32 = bits(rCountExtend, 2, 2) @[PositDef.scala 322:55]
    node _T_33 = and(_T_31, _T_32) @[PositDef.scala 322:40]
    when _T_33 : @[PositDef.scala 322:80]
      node _T_36 = cat(UInt<1>("h01"), UInt<2>("h00")) @[Cat.scala 30:58]
      io.out <= _T_36 @[PositDef.scala 323:14]
      skip @[PositDef.scala 322:80]
    else : @[PositDef.scala 324:51]
      node _T_37 = bits(lCount, 2, 2) @[PositDef.scala 324:24]
      node _T_39 = eq(_T_37, UInt<1>("h00")) @[PositDef.scala 324:17]
      when _T_39 : @[PositDef.scala 324:51]
        node _T_41 = cat(UInt<1>("h00"), lCount) @[Cat.scala 30:58]
        io.out <= _T_41 @[PositDef.scala 325:14]
        skip @[PositDef.scala 324:51]
      else : @[PositDef.scala 326:18]
        node _T_43 = bits(rCountExtend, 1, 0) @[PositDef.scala 327:43]
        node _T_44 = cat(UInt<2>("h01"), _T_43) @[Cat.scala 30:58]
        io.out <= _T_44 @[PositDef.scala 327:14]
        skip @[PositDef.scala 326:18]
    
  module CountLeadingZeros : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : UInt<6>, out : UInt<3>}
    
    wire inPad : UInt<6> @[PositDef.scala 359:19]
    wire inPadVec : UInt<1>[6] @[PositDef.scala 360:22]
    node _T_21 = bits(io.in, 5, 5) @[PositDef.scala 368:25]
    inPadVec[5] <= _T_21 @[PositDef.scala 368:17]
    node _T_22 = bits(io.in, 4, 4) @[PositDef.scala 368:25]
    inPadVec[4] <= _T_22 @[PositDef.scala 368:17]
    node _T_23 = bits(io.in, 3, 3) @[PositDef.scala 368:25]
    inPadVec[3] <= _T_23 @[PositDef.scala 368:17]
    node _T_24 = bits(io.in, 2, 2) @[PositDef.scala 368:25]
    inPadVec[2] <= _T_24 @[PositDef.scala 368:17]
    node _T_25 = bits(io.in, 1, 1) @[PositDef.scala 368:25]
    inPadVec[1] <= _T_25 @[PositDef.scala 368:17]
    node _T_26 = bits(io.in, 0, 0) @[PositDef.scala 368:25]
    inPadVec[0] <= _T_26 @[PositDef.scala 368:17]
    node _T_27 = cat(inPadVec[2], inPadVec[1]) @[PositDef.scala 370:21]
    node _T_28 = cat(_T_27, inPadVec[0]) @[PositDef.scala 370:21]
    node _T_29 = cat(inPadVec[5], inPadVec[4]) @[PositDef.scala 370:21]
    node _T_30 = cat(_T_29, inPadVec[3]) @[PositDef.scala 370:21]
    node _T_31 = cat(_T_30, _T_28) @[PositDef.scala 370:21]
    inPad <= _T_31 @[PositDef.scala 370:9]
    inst tree of CountLeadingZerosTree_2 @[PositDef.scala 371:20]
    tree.clock <= clock
    tree.reset <= reset
    node _T_32 = bits(inPad, 5, 2) @[PositDef.scala 372:24]
    tree.io.left <= _T_32 @[PositDef.scala 372:16]
    node _T_33 = bits(io.in, 1, 0) @[PositDef.scala 373:25]
    tree.io.right <= _T_33 @[PositDef.scala 373:17]
    io.out <= tree.io.out @[PositDef.scala 374:10]
    
  module PositDecode : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {bits : UInt<8>}, out : {isZero : UInt<1>, isInf : UInt<1>, sign : UInt<1>, exponent : UInt<5>, fraction : UInt<4>}}
    
    wire remainderBits : UInt<7> @[PositDecode.scala 22:27]
    wire remainderXor : UInt<6> @[PositDecode.scala 27:26]
    wire remainderXorVec : UInt<1>[6] @[PositDecode.scala 28:29]
    wire cl0 : UInt<3> @[PositDecode.scala 31:17]
    wire regimePosOrZero : UInt<1> @[PositDecode.scala 35:29]
    wire isSpecial : UInt<1> @[PositDecode.scala 38:23]
    wire unsignedRegime : UInt<4> @[PositDecode.scala 41:28]
    wire regimeShiftMinus2 : UInt<3> @[PositDecode.scala 44:31]
    wire esAndFractionBits : UInt<5> @[PositDecode.scala 48:31]
    node _T_28 = bits(remainderBits, 6, 6) @[PositDecode.scala 54:44]
    node _T_29 = bits(remainderBits, 5, 5) @[PositDecode.scala 54:63]
    node _T_30 = xor(_T_28, _T_29) @[PositDecode.scala 54:48]
    remainderXorVec[5] <= _T_30 @[PositDecode.scala 54:28]
    node _T_31 = bits(remainderBits, 5, 5) @[PositDecode.scala 54:44]
    node _T_32 = bits(remainderBits, 4, 4) @[PositDecode.scala 54:63]
    node _T_33 = xor(_T_31, _T_32) @[PositDecode.scala 54:48]
    remainderXorVec[4] <= _T_33 @[PositDecode.scala 54:28]
    node _T_34 = bits(remainderBits, 4, 4) @[PositDecode.scala 54:44]
    node _T_35 = bits(remainderBits, 3, 3) @[PositDecode.scala 54:63]
    node _T_36 = xor(_T_34, _T_35) @[PositDecode.scala 54:48]
    remainderXorVec[3] <= _T_36 @[PositDecode.scala 54:28]
    node _T_37 = bits(remainderBits, 3, 3) @[PositDecode.scala 54:44]
    node _T_38 = bits(remainderBits, 2, 2) @[PositDecode.scala 54:63]
    node _T_39 = xor(_T_37, _T_38) @[PositDecode.scala 54:48]
    remainderXorVec[2] <= _T_39 @[PositDecode.scala 54:28]
    node _T_40 = bits(remainderBits, 2, 2) @[PositDecode.scala 54:44]
    node _T_41 = bits(remainderBits, 1, 1) @[PositDecode.scala 54:63]
    node _T_42 = xor(_T_40, _T_41) @[PositDecode.scala 54:48]
    remainderXorVec[1] <= _T_42 @[PositDecode.scala 54:28]
    node _T_43 = bits(remainderBits, 1, 1) @[PositDecode.scala 54:44]
    node _T_44 = bits(remainderBits, 0, 0) @[PositDecode.scala 54:63]
    node _T_45 = xor(_T_43, _T_44) @[PositDecode.scala 54:48]
    remainderXorVec[0] <= _T_45 @[PositDecode.scala 54:28]
    node _T_46 = cat(remainderXorVec[2], remainderXorVec[1]) @[PositDecode.scala 59:35]
    node _T_47 = cat(_T_46, remainderXorVec[0]) @[PositDecode.scala 59:35]
    node _T_48 = cat(remainderXorVec[5], remainderXorVec[4]) @[PositDecode.scala 59:35]
    node _T_49 = cat(_T_48, remainderXorVec[3]) @[PositDecode.scala 59:35]
    node _T_50 = cat(_T_49, _T_47) @[PositDecode.scala 59:35]
    remainderXor <= _T_50 @[PositDecode.scala 59:16]
    inst countingLeadingZeros of CountLeadingZeros @[PositDecode.scala 64:36]
    countingLeadingZeros.clock <= clock
    countingLeadingZeros.reset <= reset
    countingLeadingZeros.io.in <= remainderXor @[PositDecode.scala 65:30]
    cl0 <= countingLeadingZeros.io.out @[PositDecode.scala 66:7]
    node _T_51 = bits(remainderBits, 4, 0) @[PositDecode.scala 69:37]
    node _T_52 = dshl(_T_51, regimeShiftMinus2) @[PositDecode.scala 69:72]
    esAndFractionBits <= _T_52 @[PositDecode.scala 69:21]
    node _T_53 = bits(io.in.bits, 6, 0) @[PositDecode.scala 72:30]
    remainderBits <= _T_53 @[PositDecode.scala 72:17]
    node _T_54 = bits(remainderBits, 6, 6) @[PositDecode.scala 74:35]
    regimePosOrZero <= _T_54 @[PositDecode.scala 74:19]
    node _T_56 = neq(remainderBits, UInt<1>("h00")) @[PositDecode.scala 76:31]
    node _T_58 = eq(_T_56, UInt<1>("h00")) @[PositDecode.scala 76:16]
    isSpecial <= _T_58 @[PositDecode.scala 76:13]
    wire cl0extended : UInt<4> @[PositDecode.scala 79:25]
    cl0extended <= cl0 @[PositDecode.scala 80:15]
    node _T_61 = eq(isSpecial, UInt<1>("h01")) @[PositDecode.scala 82:19]
    when _T_61 : @[PositDecode.scala 82:28]
      unsignedRegime <= UInt<4>("h00") @[PositDecode.scala 83:20]
      skip @[PositDecode.scala 82:28]
    else : @[PositDecode.scala 84:16]
      node _T_64 = eq(regimePosOrZero, UInt<1>("h01")) @[PositDecode.scala 85:28]
      node _T_65 = bits(_T_64, 0, 0) @[PositDecode.scala 85:43]
      when _T_65 : @[PositDecode.scala 85:47]
        unsignedRegime <= cl0extended @[PositDecode.scala 86:22]
        skip @[PositDecode.scala 85:47]
      else : @[PositDecode.scala 87:18]
        node _T_67 = not(cl0extended) @[PositDecode.scala 89:83]
        node _T_68 = add(UInt<4>("h06"), _T_67) @[PositDecode.scala 89:81]
        node _T_69 = tail(_T_68, 1) @[PositDecode.scala 89:81]
        unsignedRegime <= _T_69 @[PositDecode.scala 89:22]
        skip @[PositDecode.scala 87:18]
      skip @[PositDecode.scala 84:16]
    regimeShiftMinus2 <= cl0 @[PositDecode.scala 120:21]
    node _T_70 = bits(io.in.bits, 7, 7) @[PositDecode.scala 122:29]
    node _T_71 = bits(isSpecial, 0, 0) @[PositDecode.scala 122:60]
    node _T_72 = and(_T_70, _T_71) @[PositDecode.scala 122:41]
    io.out.isInf <= _T_72 @[PositDecode.scala 122:16]
    node _T_73 = bits(io.in.bits, 7, 7) @[PositDecode.scala 123:31]
    node _T_75 = eq(_T_73, UInt<1>("h00")) @[PositDecode.scala 123:20]
    node _T_76 = bits(isSpecial, 0, 0) @[PositDecode.scala 123:62]
    node _T_77 = and(_T_75, _T_76) @[PositDecode.scala 123:43]
    io.out.isZero <= _T_77 @[PositDecode.scala 123:17]
    node _T_79 = eq(isSpecial, UInt<1>("h00")) @[PositDecode.scala 124:18]
    node _T_80 = bits(io.in.bits, 7, 7) @[PositDecode.scala 124:42]
    node _T_81 = and(_T_79, _T_80) @[PositDecode.scala 124:29]
    io.out.sign <= _T_81 @[PositDecode.scala 124:15]
    wire _T_83 : UInt<1> @[PositDecode.scala 128:22]
    node _T_84 = bits(esAndFractionBits, 4, 4) @[PositDecode.scala 132:32]
    _T_83 <= _T_84 @[PositDecode.scala 132:12]
    node _T_85 = bits(esAndFractionBits, 3, 0) @[PositDecode.scala 134:41]
    io.out.fraction <= _T_85 @[PositDecode.scala 134:21]
    node _T_86 = cat(unsignedRegime, _T_83) @[Cat.scala 30:58]
    io.out.exponent <= _T_86 @[PositDecode.scala 135:21]
    
  module CountLeadingZerosTree_3 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip left : UInt<1>, flip right : UInt<1>, out : UInt<2>}
    
    wire lCount : UInt<1> @[PositDef.scala 285:20]
    wire rCount : UInt<1> @[PositDef.scala 286:20]
    wire rCountExtend : UInt<1> @[PositDef.scala 288:26]
    wire rCountExtendVec : UInt<1>[1] @[PositDef.scala 289:29]
    node _T_20 = bits(rCount, 0, 0) @[PositDef.scala 294:33]
    rCountExtendVec[0] <= _T_20 @[PositDef.scala 294:24]
    rCountExtend <= rCountExtendVec[0] @[PositDef.scala 301:16]
    node _T_21 = bits(io.left, 0, 0) @[PositDef.scala 309:23]
    node _T_22 = not(_T_21) @[PositDef.scala 309:15]
    lCount <= _T_22 @[PositDef.scala 309:12]
    node _T_23 = bits(io.right, 0, 0) @[PositDef.scala 318:24]
    node _T_24 = not(_T_23) @[PositDef.scala 318:15]
    rCount <= _T_24 @[PositDef.scala 318:12]
    node _T_25 = bits(lCount, 0, 0) @[PositDef.scala 333:16]
    node _T_26 = bits(rCountExtend, 0, 0) @[PositDef.scala 333:55]
    node _T_27 = and(_T_25, _T_26) @[PositDef.scala 333:40]
    when _T_27 : @[PositDef.scala 333:80]
      node _T_30 = cat(UInt<1>("h01"), UInt<1>("h00")) @[Cat.scala 30:58]
      io.out <= _T_30 @[PositDef.scala 334:14]
      skip @[PositDef.scala 333:80]
    else : @[PositDef.scala 335:51]
      node _T_31 = bits(lCount, 0, 0) @[PositDef.scala 335:24]
      node _T_33 = eq(_T_31, UInt<1>("h00")) @[PositDef.scala 335:17]
      when _T_33 : @[PositDef.scala 335:51]
        node _T_35 = cat(UInt<1>("h00"), lCount) @[Cat.scala 30:58]
        io.out <= _T_35 @[PositDef.scala 336:14]
        skip @[PositDef.scala 335:51]
      else : @[PositDef.scala 337:18]
        io.out <= UInt<2>("h01") @[PositDef.scala 338:14]
        skip @[PositDef.scala 337:18]
    
  module CountLeadingZerosTree_4 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip left : UInt<1>, flip right : UInt<1>, out : UInt<2>}
    
    wire lCount : UInt<1> @[PositDef.scala 285:20]
    wire rCount : UInt<1> @[PositDef.scala 286:20]
    wire rCountExtend : UInt<1> @[PositDef.scala 288:26]
    wire rCountExtendVec : UInt<1>[1] @[PositDef.scala 289:29]
    node _T_20 = bits(rCount, 0, 0) @[PositDef.scala 294:33]
    rCountExtendVec[0] <= _T_20 @[PositDef.scala 294:24]
    rCountExtend <= rCountExtendVec[0] @[PositDef.scala 301:16]
    node _T_21 = bits(io.left, 0, 0) @[PositDef.scala 309:23]
    node _T_22 = not(_T_21) @[PositDef.scala 309:15]
    lCount <= _T_22 @[PositDef.scala 309:12]
    node _T_23 = bits(io.right, 0, 0) @[PositDef.scala 318:24]
    node _T_24 = not(_T_23) @[PositDef.scala 318:15]
    rCount <= _T_24 @[PositDef.scala 318:12]
    node _T_25 = bits(lCount, 0, 0) @[PositDef.scala 333:16]
    node _T_26 = bits(rCountExtend, 0, 0) @[PositDef.scala 333:55]
    node _T_27 = and(_T_25, _T_26) @[PositDef.scala 333:40]
    when _T_27 : @[PositDef.scala 333:80]
      node _T_30 = cat(UInt<1>("h01"), UInt<1>("h00")) @[Cat.scala 30:58]
      io.out <= _T_30 @[PositDef.scala 334:14]
      skip @[PositDef.scala 333:80]
    else : @[PositDef.scala 335:51]
      node _T_31 = bits(lCount, 0, 0) @[PositDef.scala 335:24]
      node _T_33 = eq(_T_31, UInt<1>("h00")) @[PositDef.scala 335:17]
      when _T_33 : @[PositDef.scala 335:51]
        node _T_35 = cat(UInt<1>("h00"), lCount) @[Cat.scala 30:58]
        io.out <= _T_35 @[PositDef.scala 336:14]
        skip @[PositDef.scala 335:51]
      else : @[PositDef.scala 337:18]
        io.out <= UInt<2>("h01") @[PositDef.scala 338:14]
        skip @[PositDef.scala 337:18]
    
  module CountLeadingZerosTree_5 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip left : UInt<4>, flip right : UInt<2>, out : UInt<3>}
    
    wire lCount : UInt<3> @[PositDef.scala 285:20]
    wire rCount : UInt<2> @[PositDef.scala 286:20]
    wire rCountExtend : UInt<3> @[PositDef.scala 288:26]
    wire rCountExtendVec : UInt<1>[3] @[PositDef.scala 289:29]
    node _T_22 = bits(rCount, 1, 1) @[PositDef.scala 294:33]
    rCountExtendVec[1] <= _T_22 @[PositDef.scala 294:24]
    node _T_23 = bits(rCount, 0, 0) @[PositDef.scala 294:33]
    rCountExtendVec[0] <= _T_23 @[PositDef.scala 294:24]
    rCountExtendVec[2] <= UInt<1>("h00") @[PositDef.scala 298:24]
    node _T_25 = cat(rCountExtendVec[2], rCountExtendVec[1]) @[PositDef.scala 301:35]
    node _T_26 = cat(_T_25, rCountExtendVec[0]) @[PositDef.scala 301:35]
    rCountExtend <= _T_26 @[PositDef.scala 301:16]
    inst CountLeadingZerosTree of CountLeadingZerosTree_3 @[PositDef.scala 304:27]
    CountLeadingZerosTree.clock <= clock
    CountLeadingZerosTree.reset <= reset
    node _T_27 = bits(io.left, 3, 2) @[PositDef.scala 305:33]
    CountLeadingZerosTree.io.left <= _T_27 @[PositDef.scala 305:23]
    node _T_28 = bits(io.left, 0, 0) @[PositDef.scala 306:34]
    CountLeadingZerosTree.io.right <= _T_28 @[PositDef.scala 306:24]
    lCount <= CountLeadingZerosTree.io.out @[PositDef.scala 307:12]
    inst CountLeadingZerosTree_1 of CountLeadingZerosTree_4 @[PositDef.scala 313:27]
    CountLeadingZerosTree_1.clock <= clock
    CountLeadingZerosTree_1.reset <= reset
    node _T_29 = bits(io.left, 1, 0) @[PositDef.scala 314:33]
    CountLeadingZerosTree_1.io.left <= _T_29 @[PositDef.scala 314:23]
    node _T_30 = bits(io.left, 0, 0) @[PositDef.scala 315:34]
    CountLeadingZerosTree_1.io.right <= _T_30 @[PositDef.scala 315:24]
    rCount <= CountLeadingZerosTree_1.io.out @[PositDef.scala 316:12]
    node _T_31 = bits(lCount, 2, 2) @[PositDef.scala 322:16]
    node _T_32 = bits(rCountExtend, 2, 2) @[PositDef.scala 322:55]
    node _T_33 = and(_T_31, _T_32) @[PositDef.scala 322:40]
    when _T_33 : @[PositDef.scala 322:80]
      node _T_36 = cat(UInt<1>("h01"), UInt<2>("h00")) @[Cat.scala 30:58]
      io.out <= _T_36 @[PositDef.scala 323:14]
      skip @[PositDef.scala 322:80]
    else : @[PositDef.scala 324:51]
      node _T_37 = bits(lCount, 2, 2) @[PositDef.scala 324:24]
      node _T_39 = eq(_T_37, UInt<1>("h00")) @[PositDef.scala 324:17]
      when _T_39 : @[PositDef.scala 324:51]
        node _T_41 = cat(UInt<1>("h00"), lCount) @[Cat.scala 30:58]
        io.out <= _T_41 @[PositDef.scala 325:14]
        skip @[PositDef.scala 324:51]
      else : @[PositDef.scala 326:18]
        node _T_43 = bits(rCountExtend, 1, 0) @[PositDef.scala 327:43]
        node _T_44 = cat(UInt<2>("h01"), _T_43) @[Cat.scala 30:58]
        io.out <= _T_44 @[PositDef.scala 327:14]
        skip @[PositDef.scala 326:18]
    
  module CountLeadingZeros_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : UInt<6>, out : UInt<3>}
    
    wire inPad : UInt<6> @[PositDef.scala 359:19]
    wire inPadVec : UInt<1>[6] @[PositDef.scala 360:22]
    node _T_21 = bits(io.in, 5, 5) @[PositDef.scala 368:25]
    inPadVec[5] <= _T_21 @[PositDef.scala 368:17]
    node _T_22 = bits(io.in, 4, 4) @[PositDef.scala 368:25]
    inPadVec[4] <= _T_22 @[PositDef.scala 368:17]
    node _T_23 = bits(io.in, 3, 3) @[PositDef.scala 368:25]
    inPadVec[3] <= _T_23 @[PositDef.scala 368:17]
    node _T_24 = bits(io.in, 2, 2) @[PositDef.scala 368:25]
    inPadVec[2] <= _T_24 @[PositDef.scala 368:17]
    node _T_25 = bits(io.in, 1, 1) @[PositDef.scala 368:25]
    inPadVec[1] <= _T_25 @[PositDef.scala 368:17]
    node _T_26 = bits(io.in, 0, 0) @[PositDef.scala 368:25]
    inPadVec[0] <= _T_26 @[PositDef.scala 368:17]
    node _T_27 = cat(inPadVec[2], inPadVec[1]) @[PositDef.scala 370:21]
    node _T_28 = cat(_T_27, inPadVec[0]) @[PositDef.scala 370:21]
    node _T_29 = cat(inPadVec[5], inPadVec[4]) @[PositDef.scala 370:21]
    node _T_30 = cat(_T_29, inPadVec[3]) @[PositDef.scala 370:21]
    node _T_31 = cat(_T_30, _T_28) @[PositDef.scala 370:21]
    inPad <= _T_31 @[PositDef.scala 370:9]
    inst tree of CountLeadingZerosTree_5 @[PositDef.scala 371:20]
    tree.clock <= clock
    tree.reset <= reset
    node _T_32 = bits(inPad, 5, 2) @[PositDef.scala 372:24]
    tree.io.left <= _T_32 @[PositDef.scala 372:16]
    node _T_33 = bits(io.in, 1, 0) @[PositDef.scala 373:25]
    tree.io.right <= _T_33 @[PositDef.scala 373:17]
    io.out <= tree.io.out @[PositDef.scala 374:10]
    
  module PositDecode_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {bits : UInt<8>}, out : {isZero : UInt<1>, isInf : UInt<1>, sign : UInt<1>, exponent : UInt<5>, fraction : UInt<4>}}
    
    wire remainderBits : UInt<7> @[PositDecode.scala 22:27]
    wire remainderXor : UInt<6> @[PositDecode.scala 27:26]
    wire remainderXorVec : UInt<1>[6] @[PositDecode.scala 28:29]
    wire cl0 : UInt<3> @[PositDecode.scala 31:17]
    wire regimePosOrZero : UInt<1> @[PositDecode.scala 35:29]
    wire isSpecial : UInt<1> @[PositDecode.scala 38:23]
    wire unsignedRegime : UInt<4> @[PositDecode.scala 41:28]
    wire regimeShiftMinus2 : UInt<3> @[PositDecode.scala 44:31]
    wire esAndFractionBits : UInt<5> @[PositDecode.scala 48:31]
    node _T_28 = bits(remainderBits, 6, 6) @[PositDecode.scala 54:44]
    node _T_29 = bits(remainderBits, 5, 5) @[PositDecode.scala 54:63]
    node _T_30 = xor(_T_28, _T_29) @[PositDecode.scala 54:48]
    remainderXorVec[5] <= _T_30 @[PositDecode.scala 54:28]
    node _T_31 = bits(remainderBits, 5, 5) @[PositDecode.scala 54:44]
    node _T_32 = bits(remainderBits, 4, 4) @[PositDecode.scala 54:63]
    node _T_33 = xor(_T_31, _T_32) @[PositDecode.scala 54:48]
    remainderXorVec[4] <= _T_33 @[PositDecode.scala 54:28]
    node _T_34 = bits(remainderBits, 4, 4) @[PositDecode.scala 54:44]
    node _T_35 = bits(remainderBits, 3, 3) @[PositDecode.scala 54:63]
    node _T_36 = xor(_T_34, _T_35) @[PositDecode.scala 54:48]
    remainderXorVec[3] <= _T_36 @[PositDecode.scala 54:28]
    node _T_37 = bits(remainderBits, 3, 3) @[PositDecode.scala 54:44]
    node _T_38 = bits(remainderBits, 2, 2) @[PositDecode.scala 54:63]
    node _T_39 = xor(_T_37, _T_38) @[PositDecode.scala 54:48]
    remainderXorVec[2] <= _T_39 @[PositDecode.scala 54:28]
    node _T_40 = bits(remainderBits, 2, 2) @[PositDecode.scala 54:44]
    node _T_41 = bits(remainderBits, 1, 1) @[PositDecode.scala 54:63]
    node _T_42 = xor(_T_40, _T_41) @[PositDecode.scala 54:48]
    remainderXorVec[1] <= _T_42 @[PositDecode.scala 54:28]
    node _T_43 = bits(remainderBits, 1, 1) @[PositDecode.scala 54:44]
    node _T_44 = bits(remainderBits, 0, 0) @[PositDecode.scala 54:63]
    node _T_45 = xor(_T_43, _T_44) @[PositDecode.scala 54:48]
    remainderXorVec[0] <= _T_45 @[PositDecode.scala 54:28]
    node _T_46 = cat(remainderXorVec[2], remainderXorVec[1]) @[PositDecode.scala 59:35]
    node _T_47 = cat(_T_46, remainderXorVec[0]) @[PositDecode.scala 59:35]
    node _T_48 = cat(remainderXorVec[5], remainderXorVec[4]) @[PositDecode.scala 59:35]
    node _T_49 = cat(_T_48, remainderXorVec[3]) @[PositDecode.scala 59:35]
    node _T_50 = cat(_T_49, _T_47) @[PositDecode.scala 59:35]
    remainderXor <= _T_50 @[PositDecode.scala 59:16]
    inst countingLeadingZeros of CountLeadingZeros_1 @[PositDecode.scala 64:36]
    countingLeadingZeros.clock <= clock
    countingLeadingZeros.reset <= reset
    countingLeadingZeros.io.in <= remainderXor @[PositDecode.scala 65:30]
    cl0 <= countingLeadingZeros.io.out @[PositDecode.scala 66:7]
    node _T_51 = bits(remainderBits, 4, 0) @[PositDecode.scala 69:37]
    node _T_52 = dshl(_T_51, regimeShiftMinus2) @[PositDecode.scala 69:72]
    esAndFractionBits <= _T_52 @[PositDecode.scala 69:21]
    node _T_53 = bits(io.in.bits, 6, 0) @[PositDecode.scala 72:30]
    remainderBits <= _T_53 @[PositDecode.scala 72:17]
    node _T_54 = bits(remainderBits, 6, 6) @[PositDecode.scala 74:35]
    regimePosOrZero <= _T_54 @[PositDecode.scala 74:19]
    node _T_56 = neq(remainderBits, UInt<1>("h00")) @[PositDecode.scala 76:31]
    node _T_58 = eq(_T_56, UInt<1>("h00")) @[PositDecode.scala 76:16]
    isSpecial <= _T_58 @[PositDecode.scala 76:13]
    wire cl0extended : UInt<4> @[PositDecode.scala 79:25]
    cl0extended <= cl0 @[PositDecode.scala 80:15]
    node _T_61 = eq(isSpecial, UInt<1>("h01")) @[PositDecode.scala 82:19]
    when _T_61 : @[PositDecode.scala 82:28]
      unsignedRegime <= UInt<4>("h00") @[PositDecode.scala 83:20]
      skip @[PositDecode.scala 82:28]
    else : @[PositDecode.scala 84:16]
      node _T_64 = eq(regimePosOrZero, UInt<1>("h01")) @[PositDecode.scala 85:28]
      node _T_65 = bits(_T_64, 0, 0) @[PositDecode.scala 85:43]
      when _T_65 : @[PositDecode.scala 85:47]
        unsignedRegime <= cl0extended @[PositDecode.scala 86:22]
        skip @[PositDecode.scala 85:47]
      else : @[PositDecode.scala 87:18]
        node _T_67 = not(cl0extended) @[PositDecode.scala 89:83]
        node _T_68 = add(UInt<4>("h06"), _T_67) @[PositDecode.scala 89:81]
        node _T_69 = tail(_T_68, 1) @[PositDecode.scala 89:81]
        unsignedRegime <= _T_69 @[PositDecode.scala 89:22]
        skip @[PositDecode.scala 87:18]
      skip @[PositDecode.scala 84:16]
    regimeShiftMinus2 <= cl0 @[PositDecode.scala 120:21]
    node _T_70 = bits(io.in.bits, 7, 7) @[PositDecode.scala 122:29]
    node _T_71 = bits(isSpecial, 0, 0) @[PositDecode.scala 122:60]
    node _T_72 = and(_T_70, _T_71) @[PositDecode.scala 122:41]
    io.out.isInf <= _T_72 @[PositDecode.scala 122:16]
    node _T_73 = bits(io.in.bits, 7, 7) @[PositDecode.scala 123:31]
    node _T_75 = eq(_T_73, UInt<1>("h00")) @[PositDecode.scala 123:20]
    node _T_76 = bits(isSpecial, 0, 0) @[PositDecode.scala 123:62]
    node _T_77 = and(_T_75, _T_76) @[PositDecode.scala 123:43]
    io.out.isZero <= _T_77 @[PositDecode.scala 123:17]
    node _T_79 = eq(isSpecial, UInt<1>("h00")) @[PositDecode.scala 124:18]
    node _T_80 = bits(io.in.bits, 7, 7) @[PositDecode.scala 124:42]
    node _T_81 = and(_T_79, _T_80) @[PositDecode.scala 124:29]
    io.out.sign <= _T_81 @[PositDecode.scala 124:15]
    wire _T_83 : UInt<1> @[PositDecode.scala 128:22]
    node _T_84 = bits(esAndFractionBits, 4, 4) @[PositDecode.scala 132:32]
    _T_83 <= _T_84 @[PositDecode.scala 132:12]
    node _T_85 = bits(esAndFractionBits, 3, 0) @[PositDecode.scala 134:41]
    io.out.fraction <= _T_85 @[PositDecode.scala 134:21]
    node _T_86 = cat(unsignedRegime, _T_83) @[Cat.scala 30:58]
    io.out.exponent <= _T_86 @[PositDecode.scala 135:21]
    
  module DataGen : 
    input clock : Clock
    input reset : UInt<1>
    output io : {a : {isZero : UInt<1>, isInf : UInt<1>, sign : UInt<1>, exponent : UInt<5>, fraction : UInt<4>}, b : {isZero : UInt<1>, isInf : UInt<1>, sign : UInt<1>, exponent : UInt<5>, fraction : UInt<4>}}
    
    wire aPacked : {bits : UInt<8>} @[Test.scala 19:21]
    aPacked.bits <= UInt<8>("h062") @[Test.scala 22:16]
    wire bPacked : {bits : UInt<8>} @[Test.scala 24:21]
    bPacked.bits <= UInt<8>("h068") @[Test.scala 27:16]
    inst decoding of PositDecode @[Test.scala 29:24]
    decoding.clock <= clock
    decoding.reset <= reset
    decoding.io.in.bits <= aPacked.bits @[Test.scala 30:18]
    io.a.fraction <= decoding.io.out.fraction @[Test.scala 31:8]
    io.a.exponent <= decoding.io.out.exponent @[Test.scala 31:8]
    io.a.sign <= decoding.io.out.sign @[Test.scala 31:8]
    io.a.isInf <= decoding.io.out.isInf @[Test.scala 31:8]
    io.a.isZero <= decoding.io.out.isZero @[Test.scala 31:8]
    inst decodingB of PositDecode_1 @[Test.scala 33:25]
    decodingB.clock <= clock
    decodingB.reset <= reset
    decodingB.io.in.bits <= bPacked.bits @[Test.scala 34:19]
    io.b.fraction <= decodingB.io.out.fraction @[Test.scala 35:8]
    io.b.exponent <= decodingB.io.out.exponent @[Test.scala 35:8]
    io.b.sign <= decodingB.io.out.sign @[Test.scala 35:8]
    io.b.isInf <= decodingB.io.out.isInf @[Test.scala 35:8]
    io.b.isZero <= decodingB.io.out.isZero @[Test.scala 35:8]
    node _T_13 = bits(reset, 0, 0) @[Test.scala 37:9]
    node _T_15 = eq(_T_13, UInt<1>("h00")) @[Test.scala 37:9]
    when _T_15 : @[Test.scala 37:9]
      printf(clock, UInt<1>(1), "a before decoding is %b \n", aPacked.bits) @[Test.scala 37:9]
      skip @[Test.scala 37:9]
    node _T_16 = bits(reset, 0, 0) @[Test.scala 38:9]
    node _T_18 = eq(_T_16, UInt<1>("h00")) @[Test.scala 38:9]
    when _T_18 : @[Test.scala 38:9]
      printf(clock, UInt<1>(1), "b before decoding is %b \n", bPacked.bits) @[Test.scala 38:9]
      skip @[Test.scala 38:9]
    
  module ZeroPadRight : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : UInt<10>, out : UInt<3>}
    
    node _T_9 = bits(io.in, 9, 7) @[PositDef.scala 139:20]
    io.out <= _T_9 @[PositDef.scala 139:12]
    
  module ShiftRightSticky : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : UInt<10>, flip shift : UInt<4>, out : UInt<3>, sticky : UInt<1>, stickyAnd : UInt<1>}
    
    wire valVector : UInt<3>[3] @[PositDef.scala 168:23]
    wire valVectorOfVecs : UInt<1>[3][3] @[PositDef.scala 169:29]
    node _T_109 = cat(valVectorOfVecs[2][2], valVectorOfVecs[2][1]) @[PositDef.scala 171:40]
    node _T_110 = cat(_T_109, valVectorOfVecs[2][0]) @[PositDef.scala 171:40]
    valVector[2] <= _T_110 @[PositDef.scala 171:18]
    node _T_111 = cat(valVectorOfVecs[1][2], valVectorOfVecs[1][1]) @[PositDef.scala 171:40]
    node _T_112 = cat(_T_111, valVectorOfVecs[1][0]) @[PositDef.scala 171:40]
    valVector[1] <= _T_112 @[PositDef.scala 171:18]
    node _T_113 = cat(valVectorOfVecs[0][2], valVectorOfVecs[0][1]) @[PositDef.scala 171:40]
    node _T_114 = cat(_T_113, valVectorOfVecs[0][0]) @[PositDef.scala 171:40]
    valVector[0] <= _T_114 @[PositDef.scala 171:18]
    wire valSticky : UInt<3> @[PositDef.scala 175:23]
    wire valStickyVec : UInt<1>[3] @[PositDef.scala 176:26]
    node _T_124 = cat(valStickyVec[2], valStickyVec[1]) @[PositDef.scala 177:29]
    node _T_125 = cat(_T_124, valStickyVec[0]) @[PositDef.scala 177:29]
    valSticky <= _T_125 @[PositDef.scala 177:13]
    wire valStickyAnd : UInt<3> @[PositDef.scala 179:26]
    wire valStickyAndVec : UInt<1>[3] @[PositDef.scala 180:29]
    node _T_135 = cat(valStickyAndVec[2], valStickyAndVec[1]) @[PositDef.scala 181:35]
    node _T_136 = cat(_T_135, valStickyAndVec[0]) @[PositDef.scala 181:35]
    valStickyAnd <= _T_136 @[PositDef.scala 181:16]
    wire maxShift : UInt<1> @[PositDef.scala 183:22]
    inst padding of ZeroPadRight @[PositDef.scala 185:23]
    padding.clock <= clock
    padding.reset <= reset
    padding.io.in <= io.in @[PositDef.scala 186:17]
    node _T_138 = bits(padding.io.out, 0, 0) @[PositDef.scala 189:44]
    valVectorOfVecs[0][0] <= _T_138 @[PositDef.scala 189:27]
    node _T_139 = bits(padding.io.out, 1, 1) @[PositDef.scala 189:44]
    valVectorOfVecs[0][1] <= _T_139 @[PositDef.scala 189:27]
    node _T_140 = bits(padding.io.out, 2, 2) @[PositDef.scala 189:44]
    valVectorOfVecs[0][2] <= _T_140 @[PositDef.scala 189:27]
    node _T_141 = bits(io.in, 6, 0) @[PositDef.scala 196:29]
    node _T_143 = neq(_T_141, UInt<1>("h00")) @[PositDef.scala 196:59]
    valStickyVec[0] <= _T_143 @[PositDef.scala 196:21]
    node _T_144 = bits(io.in, 6, 0) @[PositDef.scala 197:32]
    node _T_145 = not(_T_144) @[PositDef.scala 197:62]
    node _T_147 = eq(_T_145, UInt<1>("h00")) @[PositDef.scala 197:62]
    valStickyAndVec[0] <= _T_147 @[PositDef.scala 197:24]
    node _T_148 = bits(io.shift, 0, 0) @[PositDef.scala 209:20]
    node _T_150 = bits(valVector[0], 0, 0) @[PositDef.scala 212:52]
    valVectorOfVecs[1][0] <= _T_150 @[PositDef.scala 212:33]
    node _T_151 = bits(io.shift, 0, 0) @[PositDef.scala 209:20]
    node _T_153 = bits(valVector[0], 1, 1) @[PositDef.scala 212:52]
    valVectorOfVecs[1][1] <= _T_153 @[PositDef.scala 212:33]
    node _T_154 = bits(io.shift, 0, 0) @[PositDef.scala 203:20]
    node _T_156 = bits(valVector[0], 2, 2) @[PositDef.scala 206:52]
    valVectorOfVecs[1][2] <= _T_156 @[PositDef.scala 206:33]
    wire _T_158 : UInt<1> @[PositDef.scala 216:28]
    wire _T_160 : UInt<1> @[PositDef.scala 217:31]
    node _T_161 = bits(io.shift, 0, 0) @[PositDef.scala 218:16]
    _T_158 <= UInt<1>("h00") @[PositDef.scala 223:20]
    _T_160 <= UInt<1>("h01") @[PositDef.scala 224:23]
    node _T_165 = or(valStickyVec[0], _T_158) @[PositDef.scala 226:44]
    valStickyVec[1] <= _T_165 @[PositDef.scala 226:21]
    node _T_166 = and(valStickyAndVec[0], _T_160) @[PositDef.scala 227:48]
    valStickyAndVec[1] <= _T_166 @[PositDef.scala 227:24]
    node _T_167 = bits(io.shift, 1, 1) @[PositDef.scala 209:20]
    node _T_169 = bits(valVector[1], 0, 0) @[PositDef.scala 212:52]
    valVectorOfVecs[2][0] <= _T_169 @[PositDef.scala 212:33]
    node _T_170 = bits(io.shift, 1, 1) @[PositDef.scala 203:20]
    node _T_172 = bits(valVector[1], 1, 1) @[PositDef.scala 206:52]
    valVectorOfVecs[2][1] <= _T_172 @[PositDef.scala 206:33]
    node _T_173 = bits(io.shift, 1, 1) @[PositDef.scala 203:20]
    node _T_175 = bits(valVector[1], 2, 2) @[PositDef.scala 206:52]
    valVectorOfVecs[2][2] <= _T_175 @[PositDef.scala 206:33]
    wire _T_177 : UInt<1> @[PositDef.scala 216:28]
    wire _T_179 : UInt<1> @[PositDef.scala 217:31]
    node _T_180 = bits(io.shift, 1, 1) @[PositDef.scala 218:16]
    _T_177 <= UInt<1>("h00") @[PositDef.scala 223:20]
    _T_179 <= UInt<1>("h01") @[PositDef.scala 224:23]
    node _T_184 = or(valStickyVec[1], _T_177) @[PositDef.scala 226:44]
    valStickyVec[2] <= _T_184 @[PositDef.scala 226:21]
    node _T_185 = and(valStickyAndVec[1], _T_179) @[PositDef.scala 227:48]
    valStickyAndVec[2] <= _T_185 @[PositDef.scala 227:24]
    node _T_187 = geq(io.shift, UInt<2>("h03")) @[PositDef.scala 249:27]
    maxShift <= _T_187 @[PositDef.scala 249:14]
    io.out <= valVector[2] @[PositDef.scala 255:14]
    node _T_189 = bits(valSticky, 2, 2) @[PositDef.scala 256:29]
    io.sticky <= _T_189 @[PositDef.scala 256:17]
    node _T_190 = bits(valStickyAnd, 2, 2) @[PositDef.scala 257:35]
    io.stickyAnd <= _T_190 @[PositDef.scala 257:20]
    
  module ZeroPadRight_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : UInt<4>, out : UInt<2>}
    
    node _T_9 = bits(io.in, 3, 2) @[PositDef.scala 139:20]
    io.out <= _T_9 @[PositDef.scala 139:12]
    
  module PositMultiply : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : {isZero : UInt<1>, isInf : UInt<1>, sign : UInt<1>, exponent : UInt<5>, fraction : UInt<4>}, flip b : {isZero : UInt<1>, isInf : UInt<1>, sign : UInt<1>, exponent : UInt<5>, fraction : UInt<4>}, out : {isZero : UInt<1>, isInf : UInt<1>, sign : UInt<1>, exponent : UInt<5>, fraction : UInt<4>}, trailingBits : UInt<2>, stickyBit : UInt<1>}
    
    wire abSign : UInt<1> @[PositMultiply.scala 31:20]
    wire abExp : UInt<6> @[PositMultiply.scala 32:19]
    wire abExpTooSmall : UInt<1> @[PositMultiply.scala 33:27]
    wire abExpTooLarge : UInt<1> @[PositMultiply.scala 34:27]
    wire abExpShift : UInt<1> @[PositMultiply.scala 35:24]
    wire finalExpExtended : UInt<6> @[PositMultiply.scala 37:30]
    wire finalExp : UInt<5> @[PositMultiply.scala 38:22]
    wire abUnshiftedProduct : UInt<10> @[PositMultiply.scala 39:32]
    wire abShiftedProduct : UInt<10> @[PositMultiply.scala 40:30]
    wire underflowShift : UInt<4> @[PositMultiply.scala 41:28]
    wire underflowProduct : UInt<3> @[PositMultiply.scala 42:30]
    wire underflowSticky : UInt<1> @[PositMultiply.scala 44:29]
    wire normalTrailingBits : UInt<2> @[PositMultiply.scala 45:32]
    wire normalStickyBit : UInt<1> @[PositMultiply.scala 46:29]
    inst shiftRightWithSticky of ShiftRightSticky @[PositMultiply.scala 49:36]
    shiftRightWithSticky.clock <= clock
    shiftRightWithSticky.reset <= reset
    shiftRightWithSticky.io.in <= abShiftedProduct @[PositMultiply.scala 52:30]
    shiftRightWithSticky.io.shift <= underflowShift @[PositMultiply.scala 53:33]
    underflowProduct <= shiftRightWithSticky.io.out @[PositMultiply.scala 54:19]
    underflowSticky <= shiftRightWithSticky.io.sticky @[PositMultiply.scala 55:19]
    wire unusedStickyAnd : UInt<1> @[PositMultiply.scala 57:29]
    unusedStickyAnd <= shiftRightWithSticky.io.stickyAnd @[PositMultiply.scala 58:19]
    inst zeroPadRight of ZeroPadRight_1 @[PositMultiply.scala 64:28]
    zeroPadRight.clock <= clock
    zeroPadRight.reset <= reset
    node _T_30 = bits(abShiftedProduct, 3, 0) @[PositMultiply.scala 66:41]
    zeroPadRight.io.in <= _T_30 @[PositMultiply.scala 66:22]
    normalTrailingBits <= zeroPadRight.io.out @[PositMultiply.scala 67:24]
    node _T_31 = xor(io.a.sign, io.b.sign) @[PositMultiply.scala 70:23]
    abSign <= _T_31 @[PositMultiply.scala 70:10]
    node _T_33 = cat(UInt<1>("h01"), io.a.fraction) @[Cat.scala 30:58]
    node _T_35 = cat(UInt<1>("h01"), io.b.fraction) @[Cat.scala 30:58]
    node _T_36 = mul(_T_33, _T_35) @[PositMultiply.scala 74:54]
    abUnshiftedProduct <= _T_36 @[PositMultiply.scala 74:22]
    node _T_37 = bits(abUnshiftedProduct, 9, 9) @[PositMultiply.scala 78:35]
    abExpShift <= _T_37 @[PositMultiply.scala 78:14]
    node _T_38 = add(io.a.exponent, io.b.exponent) @[PositMultiply.scala 83:26]
    node _T_39 = tail(_T_38, 1) @[PositMultiply.scala 83:26]
    node _T_40 = add(_T_39, abExpShift) @[PositMultiply.scala 83:42]
    node _T_41 = tail(_T_40, 1) @[PositMultiply.scala 83:42]
    abExp <= _T_41 @[PositMultiply.scala 83:9]
    node _T_42 = bits(abExpShift, 0, 0) @[PositMultiply.scala 88:26]
    when _T_42 : @[PositMultiply.scala 88:30]
      abShiftedProduct <= abUnshiftedProduct @[PositMultiply.scala 89:22]
      skip @[PositMultiply.scala 88:30]
    else : @[PositMultiply.scala 90:16]
      node _T_43 = bits(abUnshiftedProduct, 8, 0) @[PositMultiply.scala 91:47]
      node _T_45 = cat(_T_43, UInt<1>("h00")) @[Cat.scala 30:58]
      abShiftedProduct <= _T_45 @[PositMultiply.scala 91:22]
      skip @[PositMultiply.scala 90:16]
    node _T_47 = lt(abExp, UInt<4>("h0c")) @[PositMultiply.scala 96:27]
    abExpTooSmall <= _T_47 @[PositMultiply.scala 96:17]
    node _T_49 = gt(abExp, UInt<6>("h024")) @[PositMultiply.scala 99:27]
    abExpTooLarge <= _T_49 @[PositMultiply.scala 99:17]
    node _T_51 = sub(abExp, UInt<4>("h0c")) @[PositMultiply.scala 101:29]
    node _T_52 = asUInt(_T_51) @[PositMultiply.scala 101:29]
    node _T_53 = tail(_T_52, 1) @[PositMultiply.scala 101:29]
    finalExpExtended <= _T_53 @[PositMultiply.scala 101:20]
    node _T_54 = bits(finalExpExtended, 4, 0) @[PositMultiply.scala 103:31]
    finalExp <= _T_54 @[PositMultiply.scala 103:12]
    node _T_56 = bits(abExp, 3, 0) @[PositMultiply.scala 108:50]
    node _T_57 = sub(UInt<4>("h0c"), _T_56) @[PositMultiply.scala 108:43]
    node _T_58 = asUInt(_T_57) @[PositMultiply.scala 108:43]
    node _T_59 = tail(_T_58, 1) @[PositMultiply.scala 108:43]
    underflowShift <= _T_59 @[PositMultiply.scala 108:18]
    node _T_60 = or(io.a.isInf, io.b.isInf) @[PositMultiply.scala 110:30]
    io.out.isInf <= _T_60 @[PositMultiply.scala 110:16]
    node _T_62 = eq(io.out.isInf, UInt<1>("h00")) @[PositMultiply.scala 112:21]
    node _T_63 = or(io.a.isZero, io.b.isZero) @[PositMultiply.scala 112:52]
    node _T_64 = and(_T_62, _T_63) @[PositMultiply.scala 112:36]
    io.out.isZero <= _T_64 @[PositMultiply.scala 112:17]
    node _T_66 = eq(io.out.isInf, UInt<1>("h00")) @[PositMultiply.scala 114:19]
    node _T_67 = bits(abSign, 0, 0) @[PositMultiply.scala 114:50]
    node _T_68 = and(_T_66, _T_67) @[PositMultiply.scala 114:34]
    io.out.sign <= _T_68 @[PositMultiply.scala 114:15]
    node _T_69 = or(io.out.isZero, io.out.isInf) @[PositMultiply.scala 116:22]
    when _T_69 : @[PositMultiply.scala 116:39]
      io.out.exponent <= UInt<1>("h00") @[PositMultiply.scala 117:21]
      skip @[PositMultiply.scala 116:39]
    else : @[PositMultiply.scala 118:39]
      node _T_71 = bits(abExpTooLarge, 0, 0) @[PositMultiply.scala 118:35]
      when _T_71 : @[PositMultiply.scala 118:39]
        io.out.exponent <= UInt<5>("h018") @[PositMultiply.scala 119:21]
        skip @[PositMultiply.scala 118:39]
      else : @[PositMultiply.scala 120:16]
        io.out.exponent <= finalExp @[PositMultiply.scala 121:21]
        skip @[PositMultiply.scala 120:16]
    node _T_73 = or(io.out.isInf, io.out.isZero) @[PositMultiply.scala 124:21]
    node _T_74 = bits(abExpTooLarge, 0, 0) @[PositMultiply.scala 124:61]
    node _T_75 = or(_T_73, _T_74) @[PositMultiply.scala 124:38]
    when _T_75 : @[PositMultiply.scala 124:65]
      io.out.fraction <= UInt<1>("h00") @[PositMultiply.scala 125:21]
      skip @[PositMultiply.scala 124:65]
    else : @[PositMultiply.scala 126:16]
      node _T_77 = bits(abShiftedProduct, 8, 5) @[PositMultiply.scala 127:40]
      io.out.fraction <= _T_77 @[PositMultiply.scala 127:21]
      skip @[PositMultiply.scala 126:16]
    node _T_78 = or(io.out.isInf, io.a.isZero) @[PositMultiply.scala 130:21]
    node _T_79 = or(_T_78, io.b.isZero) @[PositMultiply.scala 130:36]
    node _T_80 = bits(abExpTooLarge, 0, 0) @[PositMultiply.scala 130:74]
    node _T_81 = or(_T_79, _T_80) @[PositMultiply.scala 130:51]
    when _T_81 : @[PositMultiply.scala 130:78]
      io.trailingBits <= UInt<1>("h00") @[PositMultiply.scala 131:21]
      skip @[PositMultiply.scala 130:78]
    else : @[PositMultiply.scala 132:39]
      node _T_83 = bits(abExpTooSmall, 0, 0) @[PositMultiply.scala 132:35]
      when _T_83 : @[PositMultiply.scala 132:39]
        node _T_84 = bits(underflowProduct, 1, 0) @[PositMultiply.scala 133:40]
        io.trailingBits <= _T_84 @[PositMultiply.scala 133:21]
        skip @[PositMultiply.scala 132:39]
      else : @[PositMultiply.scala 134:16]
        io.trailingBits <= normalTrailingBits @[PositMultiply.scala 135:21]
        skip @[PositMultiply.scala 134:16]
    node _T_85 = or(io.out.isInf, io.a.isZero) @[PositMultiply.scala 138:21]
    node _T_86 = or(_T_85, io.b.isZero) @[PositMultiply.scala 138:36]
    node _T_87 = bits(abExpTooLarge, 0, 0) @[PositMultiply.scala 138:74]
    node _T_88 = or(_T_86, _T_87) @[PositMultiply.scala 138:51]
    when _T_88 : @[PositMultiply.scala 138:78]
      io.stickyBit <= UInt<1>("h00") @[PositMultiply.scala 139:18]
      skip @[PositMultiply.scala 138:78]
    else : @[PositMultiply.scala 140:39]
      node _T_90 = bits(abExpTooSmall, 0, 0) @[PositMultiply.scala 140:35]
      when _T_90 : @[PositMultiply.scala 140:39]
        io.stickyBit <= underflowSticky @[PositMultiply.scala 141:18]
        skip @[PositMultiply.scala 140:39]
      else : @[PositMultiply.scala 142:16]
        io.stickyBit <= normalStickyBit @[PositMultiply.scala 143:18]
        skip @[PositMultiply.scala 142:16]
    node _T_91 = bits(abShiftedProduct, 1, 0) @[PositMultiply.scala 147:40]
    node _T_93 = neq(_T_91, UInt<1>("h00")) @[PositMultiply.scala 147:101]
    normalStickyBit <= _T_93 @[PositMultiply.scala 147:21]
    
  module PositEncode : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {isZero : UInt<1>, isInf : UInt<1>, sign : UInt<1>, exponent : UInt<5>, fraction : UInt<4>}, out : {bits : UInt<8>}}
    
    wire signedRegime : SInt<4> @[PositEncode.scala 22:26]
    wire shiftBits : UInt<3> @[PositEncode.scala 24:23]
    wire posRegime : UInt<1> @[PositEncode.scala 26:23]
    wire esAndFraction : SInt<7> @[PositEncode.scala 28:27]
    wire esAndFractionShifted : SInt<7> @[PositEncode.scala 30:34]
    node _T_14 = dshr(esAndFraction, shiftBits) @[PositEncode.scala 37:41]
    esAndFractionShifted <= _T_14 @[PositEncode.scala 37:24]
    wire firstBits : UInt<2> @[PositEncode.scala 39:23]
    node _T_17 = eq(posRegime, UInt<1>("h01")) @[PositEncode.scala 40:18]
    when _T_17 : @[PositEncode.scala 40:27]
      firstBits <= UInt<2>("h02") @[PositEncode.scala 41:15]
      skip @[PositEncode.scala 40:27]
    else : @[PositEncode.scala 42:16]
      firstBits <= UInt<1>("h01") @[PositEncode.scala 43:15]
      skip @[PositEncode.scala 42:16]
    node _T_20 = bits(io.in.exponent, 0, 0) @[PositEncode.scala 47:55]
    node _T_21 = cat(_T_20, io.in.fraction) @[Cat.scala 30:58]
    node _T_22 = cat(firstBits, _T_21) @[Cat.scala 30:58]
    node _T_23 = asSInt(_T_22) @[PositEncode.scala 47:83]
    esAndFraction <= _T_23 @[PositEncode.scala 47:19]
    wire _T_25 : SInt<4> @[UnpackedPosit.scala 25:22]
    node _T_26 = bits(io.in.exponent, 4, 1) @[UnpackedPosit.scala 26:38]
    node _T_28 = sub(_T_26, UInt<3>("h06")) @[UnpackedPosit.scala 26:92]
    node _T_29 = asUInt(_T_28) @[UnpackedPosit.scala 26:92]
    node _T_30 = tail(_T_29, 1) @[UnpackedPosit.scala 26:92]
    node _T_31 = asSInt(_T_30) @[UnpackedPosit.scala 27:56]
    _T_25 <= _T_31 @[UnpackedPosit.scala 26:12]
    signedRegime <= _T_25 @[PositEncode.scala 53:16]
    node _T_33 = geq(signedRegime, asSInt(UInt<1>("h00"))) @[PositEncode.scala 55:30]
    posRegime <= _T_33 @[PositEncode.scala 55:13]
    node _T_35 = eq(posRegime, UInt<1>("h01")) @[PositEncode.scala 65:18]
    when _T_35 : @[PositEncode.scala 65:27]
      node _T_36 = bits(signedRegime, 2, 0) @[PositEncode.scala 66:30]
      shiftBits <= _T_36 @[PositEncode.scala 66:15]
      skip @[PositEncode.scala 65:27]
    else : @[PositEncode.scala 68:16]
      node _T_37 = bits(signedRegime, 2, 0) @[PositEncode.scala 72:31]
      node _T_38 = not(_T_37) @[PositEncode.scala 72:18]
      shiftBits <= _T_38 @[PositEncode.scala 72:15]
      skip @[PositEncode.scala 68:16]
    wire outBitsVec : UInt<1>[8] @[PositEncode.scala 75:24]
    node _T_52 = cat(outBitsVec[1], outBitsVec[0]) @[PositEncode.scala 76:29]
    node _T_53 = cat(outBitsVec[3], outBitsVec[2]) @[PositEncode.scala 76:29]
    node _T_54 = cat(_T_53, _T_52) @[PositEncode.scala 76:29]
    node _T_55 = cat(outBitsVec[5], outBitsVec[4]) @[PositEncode.scala 76:29]
    node _T_56 = cat(outBitsVec[7], outBitsVec[6]) @[PositEncode.scala 76:29]
    node _T_57 = cat(_T_56, _T_55) @[PositEncode.scala 76:29]
    node _T_58 = cat(_T_57, _T_54) @[PositEncode.scala 76:29]
    io.out.bits <= _T_58 @[PositEncode.scala 76:15]
    when io.in.isZero : @[PositEncode.scala 77:22]
      outBitsVec[0] <= UInt<1>("h00") @[PositEncode.scala 80:16]
      outBitsVec[1] <= UInt<1>("h00") @[PositEncode.scala 80:16]
      outBitsVec[2] <= UInt<1>("h00") @[PositEncode.scala 80:16]
      outBitsVec[3] <= UInt<1>("h00") @[PositEncode.scala 80:16]
      outBitsVec[4] <= UInt<1>("h00") @[PositEncode.scala 80:16]
      outBitsVec[5] <= UInt<1>("h00") @[PositEncode.scala 80:16]
      outBitsVec[6] <= UInt<1>("h00") @[PositEncode.scala 80:16]
      outBitsVec[7] <= UInt<1>("h00") @[PositEncode.scala 80:16]
      skip @[PositEncode.scala 77:22]
    else : @[PositEncode.scala 81:28]
      when io.in.isInf : @[PositEncode.scala 81:28]
        node _T_70 = cat(UInt<1>("h01"), UInt<7>("h00")) @[Cat.scala 30:58]
        node _T_71 = bits(_T_70, 0, 0) @[PositEncode.scala 83:61]
        node _T_72 = bits(_T_70, 1, 1) @[PositEncode.scala 83:61]
        node _T_73 = bits(_T_70, 2, 2) @[PositEncode.scala 83:61]
        node _T_74 = bits(_T_70, 3, 3) @[PositEncode.scala 83:61]
        node _T_75 = bits(_T_70, 4, 4) @[PositEncode.scala 83:61]
        node _T_76 = bits(_T_70, 5, 5) @[PositEncode.scala 83:61]
        node _T_77 = bits(_T_70, 6, 6) @[PositEncode.scala 83:61]
        node _T_78 = bits(_T_70, 7, 7) @[PositEncode.scala 83:61]
        outBitsVec[0] <= _T_71 @[PositEncode.scala 83:16]
        outBitsVec[1] <= _T_72 @[PositEncode.scala 83:16]
        outBitsVec[2] <= _T_73 @[PositEncode.scala 83:16]
        outBitsVec[3] <= _T_74 @[PositEncode.scala 83:16]
        outBitsVec[4] <= _T_75 @[PositEncode.scala 83:16]
        outBitsVec[5] <= _T_76 @[PositEncode.scala 83:16]
        outBitsVec[6] <= _T_77 @[PositEncode.scala 83:16]
        outBitsVec[7] <= _T_78 @[PositEncode.scala 83:16]
        skip @[PositEncode.scala 81:28]
      else : @[PositEncode.scala 85:16]
        outBitsVec[7] <= io.in.sign @[PositEncode.scala 86:25]
        node _T_79 = bits(esAndFractionShifted, 6, 6) @[PositEncode.scala 88:44]
        outBitsVec[6] <= _T_79 @[PositEncode.scala 88:21]
        node _T_80 = bits(esAndFractionShifted, 5, 5) @[PositEncode.scala 88:44]
        outBitsVec[5] <= _T_80 @[PositEncode.scala 88:21]
        node _T_81 = bits(esAndFractionShifted, 4, 4) @[PositEncode.scala 88:44]
        outBitsVec[4] <= _T_81 @[PositEncode.scala 88:21]
        node _T_82 = bits(esAndFractionShifted, 3, 3) @[PositEncode.scala 88:44]
        outBitsVec[3] <= _T_82 @[PositEncode.scala 88:21]
        node _T_83 = bits(esAndFractionShifted, 2, 2) @[PositEncode.scala 88:44]
        outBitsVec[2] <= _T_83 @[PositEncode.scala 88:21]
        node _T_84 = bits(esAndFractionShifted, 1, 1) @[PositEncode.scala 88:44]
        outBitsVec[1] <= _T_84 @[PositEncode.scala 88:21]
        node _T_85 = bits(esAndFractionShifted, 0, 0) @[PositEncode.scala 88:44]
        outBitsVec[0] <= _T_85 @[PositEncode.scala 88:21]
        skip @[PositEncode.scala 85:16]
    
  module PositEncode_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {isZero : UInt<1>, isInf : UInt<1>, sign : UInt<1>, exponent : UInt<5>, fraction : UInt<4>}, out : {bits : UInt<8>}}
    
    wire signedRegime : SInt<4> @[PositEncode.scala 22:26]
    wire shiftBits : UInt<3> @[PositEncode.scala 24:23]
    wire posRegime : UInt<1> @[PositEncode.scala 26:23]
    wire esAndFraction : SInt<7> @[PositEncode.scala 28:27]
    wire esAndFractionShifted : SInt<7> @[PositEncode.scala 30:34]
    node _T_14 = dshr(esAndFraction, shiftBits) @[PositEncode.scala 37:41]
    esAndFractionShifted <= _T_14 @[PositEncode.scala 37:24]
    wire firstBits : UInt<2> @[PositEncode.scala 39:23]
    node _T_17 = eq(posRegime, UInt<1>("h01")) @[PositEncode.scala 40:18]
    when _T_17 : @[PositEncode.scala 40:27]
      firstBits <= UInt<2>("h02") @[PositEncode.scala 41:15]
      skip @[PositEncode.scala 40:27]
    else : @[PositEncode.scala 42:16]
      firstBits <= UInt<1>("h01") @[PositEncode.scala 43:15]
      skip @[PositEncode.scala 42:16]
    node _T_20 = bits(io.in.exponent, 0, 0) @[PositEncode.scala 47:55]
    node _T_21 = cat(_T_20, io.in.fraction) @[Cat.scala 30:58]
    node _T_22 = cat(firstBits, _T_21) @[Cat.scala 30:58]
    node _T_23 = asSInt(_T_22) @[PositEncode.scala 47:83]
    esAndFraction <= _T_23 @[PositEncode.scala 47:19]
    wire _T_25 : SInt<4> @[UnpackedPosit.scala 25:22]
    node _T_26 = bits(io.in.exponent, 4, 1) @[UnpackedPosit.scala 26:38]
    node _T_28 = sub(_T_26, UInt<3>("h06")) @[UnpackedPosit.scala 26:92]
    node _T_29 = asUInt(_T_28) @[UnpackedPosit.scala 26:92]
    node _T_30 = tail(_T_29, 1) @[UnpackedPosit.scala 26:92]
    node _T_31 = asSInt(_T_30) @[UnpackedPosit.scala 27:56]
    _T_25 <= _T_31 @[UnpackedPosit.scala 26:12]
    signedRegime <= _T_25 @[PositEncode.scala 53:16]
    node _T_33 = geq(signedRegime, asSInt(UInt<1>("h00"))) @[PositEncode.scala 55:30]
    posRegime <= _T_33 @[PositEncode.scala 55:13]
    node _T_35 = eq(posRegime, UInt<1>("h01")) @[PositEncode.scala 65:18]
    when _T_35 : @[PositEncode.scala 65:27]
      node _T_36 = bits(signedRegime, 2, 0) @[PositEncode.scala 66:30]
      shiftBits <= _T_36 @[PositEncode.scala 66:15]
      skip @[PositEncode.scala 65:27]
    else : @[PositEncode.scala 68:16]
      node _T_37 = bits(signedRegime, 2, 0) @[PositEncode.scala 72:31]
      node _T_38 = not(_T_37) @[PositEncode.scala 72:18]
      shiftBits <= _T_38 @[PositEncode.scala 72:15]
      skip @[PositEncode.scala 68:16]
    wire outBitsVec : UInt<1>[8] @[PositEncode.scala 75:24]
    node _T_52 = cat(outBitsVec[1], outBitsVec[0]) @[PositEncode.scala 76:29]
    node _T_53 = cat(outBitsVec[3], outBitsVec[2]) @[PositEncode.scala 76:29]
    node _T_54 = cat(_T_53, _T_52) @[PositEncode.scala 76:29]
    node _T_55 = cat(outBitsVec[5], outBitsVec[4]) @[PositEncode.scala 76:29]
    node _T_56 = cat(outBitsVec[7], outBitsVec[6]) @[PositEncode.scala 76:29]
    node _T_57 = cat(_T_56, _T_55) @[PositEncode.scala 76:29]
    node _T_58 = cat(_T_57, _T_54) @[PositEncode.scala 76:29]
    io.out.bits <= _T_58 @[PositEncode.scala 76:15]
    when io.in.isZero : @[PositEncode.scala 77:22]
      outBitsVec[0] <= UInt<1>("h00") @[PositEncode.scala 80:16]
      outBitsVec[1] <= UInt<1>("h00") @[PositEncode.scala 80:16]
      outBitsVec[2] <= UInt<1>("h00") @[PositEncode.scala 80:16]
      outBitsVec[3] <= UInt<1>("h00") @[PositEncode.scala 80:16]
      outBitsVec[4] <= UInt<1>("h00") @[PositEncode.scala 80:16]
      outBitsVec[5] <= UInt<1>("h00") @[PositEncode.scala 80:16]
      outBitsVec[6] <= UInt<1>("h00") @[PositEncode.scala 80:16]
      outBitsVec[7] <= UInt<1>("h00") @[PositEncode.scala 80:16]
      skip @[PositEncode.scala 77:22]
    else : @[PositEncode.scala 81:28]
      when io.in.isInf : @[PositEncode.scala 81:28]
        node _T_70 = cat(UInt<1>("h01"), UInt<7>("h00")) @[Cat.scala 30:58]
        node _T_71 = bits(_T_70, 0, 0) @[PositEncode.scala 83:61]
        node _T_72 = bits(_T_70, 1, 1) @[PositEncode.scala 83:61]
        node _T_73 = bits(_T_70, 2, 2) @[PositEncode.scala 83:61]
        node _T_74 = bits(_T_70, 3, 3) @[PositEncode.scala 83:61]
        node _T_75 = bits(_T_70, 4, 4) @[PositEncode.scala 83:61]
        node _T_76 = bits(_T_70, 5, 5) @[PositEncode.scala 83:61]
        node _T_77 = bits(_T_70, 6, 6) @[PositEncode.scala 83:61]
        node _T_78 = bits(_T_70, 7, 7) @[PositEncode.scala 83:61]
        outBitsVec[0] <= _T_71 @[PositEncode.scala 83:16]
        outBitsVec[1] <= _T_72 @[PositEncode.scala 83:16]
        outBitsVec[2] <= _T_73 @[PositEncode.scala 83:16]
        outBitsVec[3] <= _T_74 @[PositEncode.scala 83:16]
        outBitsVec[4] <= _T_75 @[PositEncode.scala 83:16]
        outBitsVec[5] <= _T_76 @[PositEncode.scala 83:16]
        outBitsVec[6] <= _T_77 @[PositEncode.scala 83:16]
        outBitsVec[7] <= _T_78 @[PositEncode.scala 83:16]
        skip @[PositEncode.scala 81:28]
      else : @[PositEncode.scala 85:16]
        outBitsVec[7] <= io.in.sign @[PositEncode.scala 86:25]
        node _T_79 = bits(esAndFractionShifted, 6, 6) @[PositEncode.scala 88:44]
        outBitsVec[6] <= _T_79 @[PositEncode.scala 88:21]
        node _T_80 = bits(esAndFractionShifted, 5, 5) @[PositEncode.scala 88:44]
        outBitsVec[5] <= _T_80 @[PositEncode.scala 88:21]
        node _T_81 = bits(esAndFractionShifted, 4, 4) @[PositEncode.scala 88:44]
        outBitsVec[4] <= _T_81 @[PositEncode.scala 88:21]
        node _T_82 = bits(esAndFractionShifted, 3, 3) @[PositEncode.scala 88:44]
        outBitsVec[3] <= _T_82 @[PositEncode.scala 88:21]
        node _T_83 = bits(esAndFractionShifted, 2, 2) @[PositEncode.scala 88:44]
        outBitsVec[2] <= _T_83 @[PositEncode.scala 88:21]
        node _T_84 = bits(esAndFractionShifted, 1, 1) @[PositEncode.scala 88:44]
        outBitsVec[1] <= _T_84 @[PositEncode.scala 88:21]
        node _T_85 = bits(esAndFractionShifted, 0, 0) @[PositEncode.scala 88:44]
        outBitsVec[0] <= _T_85 @[PositEncode.scala 88:21]
        skip @[PositEncode.scala 85:16]
    
  module PositEncode_2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {isZero : UInt<1>, isInf : UInt<1>, sign : UInt<1>, exponent : UInt<5>, fraction : UInt<4>}, out : {bits : UInt<8>}}
    
    wire signedRegime : SInt<4> @[PositEncode.scala 22:26]
    wire shiftBits : UInt<3> @[PositEncode.scala 24:23]
    wire posRegime : UInt<1> @[PositEncode.scala 26:23]
    wire esAndFraction : SInt<7> @[PositEncode.scala 28:27]
    wire esAndFractionShifted : SInt<7> @[PositEncode.scala 30:34]
    node _T_14 = dshr(esAndFraction, shiftBits) @[PositEncode.scala 37:41]
    esAndFractionShifted <= _T_14 @[PositEncode.scala 37:24]
    wire firstBits : UInt<2> @[PositEncode.scala 39:23]
    node _T_17 = eq(posRegime, UInt<1>("h01")) @[PositEncode.scala 40:18]
    when _T_17 : @[PositEncode.scala 40:27]
      firstBits <= UInt<2>("h02") @[PositEncode.scala 41:15]
      skip @[PositEncode.scala 40:27]
    else : @[PositEncode.scala 42:16]
      firstBits <= UInt<1>("h01") @[PositEncode.scala 43:15]
      skip @[PositEncode.scala 42:16]
    node _T_20 = bits(io.in.exponent, 0, 0) @[PositEncode.scala 47:55]
    node _T_21 = cat(_T_20, io.in.fraction) @[Cat.scala 30:58]
    node _T_22 = cat(firstBits, _T_21) @[Cat.scala 30:58]
    node _T_23 = asSInt(_T_22) @[PositEncode.scala 47:83]
    esAndFraction <= _T_23 @[PositEncode.scala 47:19]
    wire _T_25 : SInt<4> @[UnpackedPosit.scala 25:22]
    node _T_26 = bits(io.in.exponent, 4, 1) @[UnpackedPosit.scala 26:38]
    node _T_28 = sub(_T_26, UInt<3>("h06")) @[UnpackedPosit.scala 26:92]
    node _T_29 = asUInt(_T_28) @[UnpackedPosit.scala 26:92]
    node _T_30 = tail(_T_29, 1) @[UnpackedPosit.scala 26:92]
    node _T_31 = asSInt(_T_30) @[UnpackedPosit.scala 27:56]
    _T_25 <= _T_31 @[UnpackedPosit.scala 26:12]
    signedRegime <= _T_25 @[PositEncode.scala 53:16]
    node _T_33 = geq(signedRegime, asSInt(UInt<1>("h00"))) @[PositEncode.scala 55:30]
    posRegime <= _T_33 @[PositEncode.scala 55:13]
    node _T_35 = eq(posRegime, UInt<1>("h01")) @[PositEncode.scala 65:18]
    when _T_35 : @[PositEncode.scala 65:27]
      node _T_36 = bits(signedRegime, 2, 0) @[PositEncode.scala 66:30]
      shiftBits <= _T_36 @[PositEncode.scala 66:15]
      skip @[PositEncode.scala 65:27]
    else : @[PositEncode.scala 68:16]
      node _T_37 = bits(signedRegime, 2, 0) @[PositEncode.scala 72:31]
      node _T_38 = not(_T_37) @[PositEncode.scala 72:18]
      shiftBits <= _T_38 @[PositEncode.scala 72:15]
      skip @[PositEncode.scala 68:16]
    wire outBitsVec : UInt<1>[8] @[PositEncode.scala 75:24]
    node _T_52 = cat(outBitsVec[1], outBitsVec[0]) @[PositEncode.scala 76:29]
    node _T_53 = cat(outBitsVec[3], outBitsVec[2]) @[PositEncode.scala 76:29]
    node _T_54 = cat(_T_53, _T_52) @[PositEncode.scala 76:29]
    node _T_55 = cat(outBitsVec[5], outBitsVec[4]) @[PositEncode.scala 76:29]
    node _T_56 = cat(outBitsVec[7], outBitsVec[6]) @[PositEncode.scala 76:29]
    node _T_57 = cat(_T_56, _T_55) @[PositEncode.scala 76:29]
    node _T_58 = cat(_T_57, _T_54) @[PositEncode.scala 76:29]
    io.out.bits <= _T_58 @[PositEncode.scala 76:15]
    when io.in.isZero : @[PositEncode.scala 77:22]
      outBitsVec[0] <= UInt<1>("h00") @[PositEncode.scala 80:16]
      outBitsVec[1] <= UInt<1>("h00") @[PositEncode.scala 80:16]
      outBitsVec[2] <= UInt<1>("h00") @[PositEncode.scala 80:16]
      outBitsVec[3] <= UInt<1>("h00") @[PositEncode.scala 80:16]
      outBitsVec[4] <= UInt<1>("h00") @[PositEncode.scala 80:16]
      outBitsVec[5] <= UInt<1>("h00") @[PositEncode.scala 80:16]
      outBitsVec[6] <= UInt<1>("h00") @[PositEncode.scala 80:16]
      outBitsVec[7] <= UInt<1>("h00") @[PositEncode.scala 80:16]
      skip @[PositEncode.scala 77:22]
    else : @[PositEncode.scala 81:28]
      when io.in.isInf : @[PositEncode.scala 81:28]
        node _T_70 = cat(UInt<1>("h01"), UInt<7>("h00")) @[Cat.scala 30:58]
        node _T_71 = bits(_T_70, 0, 0) @[PositEncode.scala 83:61]
        node _T_72 = bits(_T_70, 1, 1) @[PositEncode.scala 83:61]
        node _T_73 = bits(_T_70, 2, 2) @[PositEncode.scala 83:61]
        node _T_74 = bits(_T_70, 3, 3) @[PositEncode.scala 83:61]
        node _T_75 = bits(_T_70, 4, 4) @[PositEncode.scala 83:61]
        node _T_76 = bits(_T_70, 5, 5) @[PositEncode.scala 83:61]
        node _T_77 = bits(_T_70, 6, 6) @[PositEncode.scala 83:61]
        node _T_78 = bits(_T_70, 7, 7) @[PositEncode.scala 83:61]
        outBitsVec[0] <= _T_71 @[PositEncode.scala 83:16]
        outBitsVec[1] <= _T_72 @[PositEncode.scala 83:16]
        outBitsVec[2] <= _T_73 @[PositEncode.scala 83:16]
        outBitsVec[3] <= _T_74 @[PositEncode.scala 83:16]
        outBitsVec[4] <= _T_75 @[PositEncode.scala 83:16]
        outBitsVec[5] <= _T_76 @[PositEncode.scala 83:16]
        outBitsVec[6] <= _T_77 @[PositEncode.scala 83:16]
        outBitsVec[7] <= _T_78 @[PositEncode.scala 83:16]
        skip @[PositEncode.scala 81:28]
      else : @[PositEncode.scala 85:16]
        outBitsVec[7] <= io.in.sign @[PositEncode.scala 86:25]
        node _T_79 = bits(esAndFractionShifted, 6, 6) @[PositEncode.scala 88:44]
        outBitsVec[6] <= _T_79 @[PositEncode.scala 88:21]
        node _T_80 = bits(esAndFractionShifted, 5, 5) @[PositEncode.scala 88:44]
        outBitsVec[5] <= _T_80 @[PositEncode.scala 88:21]
        node _T_81 = bits(esAndFractionShifted, 4, 4) @[PositEncode.scala 88:44]
        outBitsVec[4] <= _T_81 @[PositEncode.scala 88:21]
        node _T_82 = bits(esAndFractionShifted, 3, 3) @[PositEncode.scala 88:44]
        outBitsVec[3] <= _T_82 @[PositEncode.scala 88:21]
        node _T_83 = bits(esAndFractionShifted, 2, 2) @[PositEncode.scala 88:44]
        outBitsVec[2] <= _T_83 @[PositEncode.scala 88:21]
        node _T_84 = bits(esAndFractionShifted, 1, 1) @[PositEncode.scala 88:44]
        outBitsVec[1] <= _T_84 @[PositEncode.scala 88:21]
        node _T_85 = bits(esAndFractionShifted, 0, 0) @[PositEncode.scala 88:44]
        outBitsVec[0] <= _T_85 @[PositEncode.scala 88:21]
        skip @[PositEncode.scala 85:16]
    
  module Test : 
    input clock : Clock
    input reset : UInt<1>
    output io : {}
    
    inst gen of DataGen @[Test.scala 45:19]
    gen.clock <= clock
    gen.reset <= reset
    inst multiply of PositMultiply @[Test.scala 46:24]
    multiply.clock <= clock
    multiply.reset <= reset
    multiply.io.a.fraction <= gen.io.a.fraction @[Test.scala 47:17]
    multiply.io.a.exponent <= gen.io.a.exponent @[Test.scala 47:17]
    multiply.io.a.sign <= gen.io.a.sign @[Test.scala 47:17]
    multiply.io.a.isInf <= gen.io.a.isInf @[Test.scala 47:17]
    multiply.io.a.isZero <= gen.io.a.isZero @[Test.scala 47:17]
    multiply.io.b.fraction <= gen.io.b.fraction @[Test.scala 48:17]
    multiply.io.b.exponent <= gen.io.b.exponent @[Test.scala 48:17]
    multiply.io.b.sign <= gen.io.b.sign @[Test.scala 48:17]
    multiply.io.b.isInf <= gen.io.b.isInf @[Test.scala 48:17]
    multiply.io.b.isZero <= gen.io.b.isZero @[Test.scala 48:17]
    inst encodingInputA of PositEncode @[Test.scala 50:30]
    encodingInputA.clock <= clock
    encodingInputA.reset <= reset
    encodingInputA.io.in.fraction <= gen.io.a.fraction @[Test.scala 51:24]
    encodingInputA.io.in.exponent <= gen.io.a.exponent @[Test.scala 51:24]
    encodingInputA.io.in.sign <= gen.io.a.sign @[Test.scala 51:24]
    encodingInputA.io.in.isInf <= gen.io.a.isInf @[Test.scala 51:24]
    encodingInputA.io.in.isZero <= gen.io.a.isZero @[Test.scala 51:24]
    wire aValue : {bits : UInt<8>} @[Test.scala 52:20]
    aValue.bits <= encodingInputA.io.out.bits @[Test.scala 53:10]
    inst encodingInputB of PositEncode_1 @[Test.scala 55:30]
    encodingInputB.clock <= clock
    encodingInputB.reset <= reset
    encodingInputB.io.in.fraction <= gen.io.b.fraction @[Test.scala 56:24]
    encodingInputB.io.in.exponent <= gen.io.b.exponent @[Test.scala 56:24]
    encodingInputB.io.in.sign <= gen.io.b.sign @[Test.scala 56:24]
    encodingInputB.io.in.isInf <= gen.io.b.isInf @[Test.scala 56:24]
    encodingInputB.io.in.isZero <= gen.io.b.isZero @[Test.scala 56:24]
    wire bValue : {bits : UInt<8>} @[Test.scala 57:20]
    bValue.bits <= encodingInputB.io.out.bits @[Test.scala 58:10]
    inst encodingOutput of PositEncode_2 @[Test.scala 60:30]
    encodingOutput.clock <= clock
    encodingOutput.reset <= reset
    encodingOutput.io.in.fraction <= multiply.io.out.fraction @[Test.scala 61:24]
    encodingOutput.io.in.exponent <= multiply.io.out.exponent @[Test.scala 61:24]
    encodingOutput.io.in.sign <= multiply.io.out.sign @[Test.scala 61:24]
    encodingOutput.io.in.isInf <= multiply.io.out.isInf @[Test.scala 61:24]
    encodingOutput.io.in.isZero <= multiply.io.out.isZero @[Test.scala 61:24]
    wire outputValue : {bits : UInt<8>} @[Test.scala 62:25]
    outputValue.bits <= encodingOutput.io.out.bits @[Test.scala 63:15]
    wire trailingBits : UInt<8> @[Test.scala 65:26]
    wire stickyBit : UInt<1> @[Test.scala 66:23]
    trailingBits <= multiply.io.trailingBits @[Test.scala 68:16]
    stickyBit <= multiply.io.stickyBit @[Test.scala 69:13]
    wire output : {isZero : UInt<1>, isInf : UInt<1>, sign : UInt<1>, exponent : UInt<5>, fraction : UInt<4>} @[Test.scala 71:20]
    output.fraction <= multiply.io.out.fraction @[Test.scala 73:10]
    output.exponent <= multiply.io.out.exponent @[Test.scala 73:10]
    output.sign <= multiply.io.out.sign @[Test.scala 73:10]
    output.isInf <= multiply.io.out.isInf @[Test.scala 73:10]
    output.isZero <= multiply.io.out.isZero @[Test.scala 73:10]
    node _T_11 = bits(reset, 0, 0) @[Test.scala 76:11]
    node _T_13 = eq(_T_11, UInt<1>("h00")) @[Test.scala 76:11]
    when _T_13 : @[Test.scala 76:11]
      printf(clock, UInt<1>(1), "a.exponent is %b \n", gen.io.a.exponent) @[Test.scala 76:11]
      skip @[Test.scala 76:11]
    node _T_14 = bits(reset, 0, 0) @[Test.scala 77:11]
    node _T_16 = eq(_T_14, UInt<1>("h00")) @[Test.scala 77:11]
    when _T_16 : @[Test.scala 77:11]
      printf(clock, UInt<1>(1), "a.fraction is %b \n", gen.io.a.fraction) @[Test.scala 77:11]
      skip @[Test.scala 77:11]
    node _T_17 = bits(reset, 0, 0) @[Test.scala 78:11]
    node _T_19 = eq(_T_17, UInt<1>("h00")) @[Test.scala 78:11]
    when _T_19 : @[Test.scala 78:11]
      printf(clock, UInt<1>(1), "b.exponent is %b \n", gen.io.b.exponent) @[Test.scala 78:11]
      skip @[Test.scala 78:11]
    node _T_20 = bits(reset, 0, 0) @[Test.scala 79:11]
    node _T_22 = eq(_T_20, UInt<1>("h00")) @[Test.scala 79:11]
    when _T_22 : @[Test.scala 79:11]
      printf(clock, UInt<1>(1), "b.fraction is %b \n", gen.io.b.fraction) @[Test.scala 79:11]
      skip @[Test.scala 79:11]
    node _T_23 = bits(reset, 0, 0) @[Test.scala 81:11]
    node _T_25 = eq(_T_23, UInt<1>("h00")) @[Test.scala 81:11]
    when _T_25 : @[Test.scala 81:11]
      printf(clock, UInt<1>(1), "out.sign is %b \n", multiply.io.out.sign) @[Test.scala 81:11]
      skip @[Test.scala 81:11]
    node _T_26 = bits(reset, 0, 0) @[Test.scala 82:11]
    node _T_28 = eq(_T_26, UInt<1>("h00")) @[Test.scala 82:11]
    when _T_28 : @[Test.scala 82:11]
      printf(clock, UInt<1>(1), "out.isZero is %b \n", multiply.io.out.isZero) @[Test.scala 82:11]
      skip @[Test.scala 82:11]
    node _T_29 = bits(reset, 0, 0) @[Test.scala 83:11]
    node _T_31 = eq(_T_29, UInt<1>("h00")) @[Test.scala 83:11]
    when _T_31 : @[Test.scala 83:11]
      printf(clock, UInt<1>(1), "out.isInf is %b \n", multiply.io.out.isInf) @[Test.scala 83:11]
      skip @[Test.scala 83:11]
    node _T_32 = bits(reset, 0, 0) @[Test.scala 85:11]
    node _T_34 = eq(_T_32, UInt<1>("h00")) @[Test.scala 85:11]
    when _T_34 : @[Test.scala 85:11]
      printf(clock, UInt<1>(1), "out.trailingBits is %b \n", trailingBits) @[Test.scala 85:11]
      skip @[Test.scala 85:11]
    node _T_35 = bits(reset, 0, 0) @[Test.scala 86:11]
    node _T_37 = eq(_T_35, UInt<1>("h00")) @[Test.scala 86:11]
    when _T_37 : @[Test.scala 86:11]
      printf(clock, UInt<1>(1), "out.stickyBit is %b \n", stickyBit) @[Test.scala 86:11]
      skip @[Test.scala 86:11]
    node _T_38 = bits(reset, 0, 0) @[Test.scala 88:11]
    node _T_40 = eq(_T_38, UInt<1>("h00")) @[Test.scala 88:11]
    when _T_40 : @[Test.scala 88:11]
      printf(clock, UInt<1>(1), "out.exponent is %b \n", multiply.io.out.exponent) @[Test.scala 88:11]
      skip @[Test.scala 88:11]
    node _T_41 = bits(reset, 0, 0) @[Test.scala 89:11]
    node _T_43 = eq(_T_41, UInt<1>("h00")) @[Test.scala 89:11]
    when _T_43 : @[Test.scala 89:11]
      printf(clock, UInt<1>(1), "out.fraction is %b \n", multiply.io.out.fraction) @[Test.scala 89:11]
      skip @[Test.scala 89:11]
    node _T_44 = bits(reset, 0, 0) @[Test.scala 91:11]
    node _T_46 = eq(_T_44, UInt<1>("h00")) @[Test.scala 91:11]
    when _T_46 : @[Test.scala 91:11]
      printf(clock, UInt<1>(1), "a is %b \n", aValue.bits) @[Test.scala 91:11]
      skip @[Test.scala 91:11]
    node _T_47 = bits(reset, 0, 0) @[Test.scala 92:11]
    node _T_49 = eq(_T_47, UInt<1>("h00")) @[Test.scala 92:11]
    when _T_49 : @[Test.scala 92:11]
      printf(clock, UInt<1>(1), "b is %b \n", bValue.bits) @[Test.scala 92:11]
      skip @[Test.scala 92:11]
    node _T_50 = bits(reset, 0, 0) @[Test.scala 93:11]
    node _T_52 = eq(_T_50, UInt<1>("h00")) @[Test.scala 93:11]
    when _T_52 : @[Test.scala 93:11]
      printf(clock, UInt<1>(1), "out is %b \n", outputValue.bits) @[Test.scala 93:11]
      skip @[Test.scala 93:11]
    
