6302aead150e ("drm/amd/display: fix the return of the uninitialized value in ret")
bd0c064c161c ("drm/amd/display: Add return code instead of boolean for future use")
f9c8742c66e4 ("drm/amd/display: Write DSC enable to MST DPCD")
df2f10151d64 ("drm/amd/display: Enable SST DSC in DM")
39a4eb853f9a ("drm/amd/display: update DSC MST DP virtual DPCD peer device enumeration policy")
09104d151acf ("drm/amd/display: add dsc_passthrough_support bit in dpcd struct")
f446489adcbc ("drm/amd/display: Add support for extended DSC DPCD caps")
9c0ab2dd070d ("drm/amd/display: Consider DSC target bpp precision when calculating DSC target bpp")
c2209d154445 ("drm/amd/display: Implement DSC MST fair share algorithm")
23882a693fe1 ("drm/amd/display: Make sure DSC slice height is divisible by 2 for 4:2:0 color format")
96454cfb4fbe ("drm/amd/display: remove target_dpp hack for dsc")
390fdfbd2d65 ("drm/amd/display: remove legacy DSC functions")
c2bcd914a2a7 ("drm/amd/display: Calculate link bandwidth in a common function")
97bda0322b8a ("drm/amd/display: Add DSC support for Navi (v2)")
476e955dd679 ("drm/amd/display: Hook DCN2 into amdgpu_dm and expose as config (v2)")
6fbefb84a98e ("drm/amd/display: Add DC core changes for DCN2")
7ed4e6352c16 ("drm/amd/display: Add DCN2 HW Sequencer and Resource")
345429a67c48 ("drm/amd/display: Add DCN2 DWB")
2d78b3a177fe ("drm/amd/display: Add DCN2 OPTC")
ca4d9b3a5a3b ("drm/amd/display: Add DCN2 DIO")
48321c3dde79 ("drm/amd/display: Read soc_bounding_box from gpu_info (v2)")
35c2e91059cb ("drm/amdgpu: parse the new members added by gpu_info ucode v1_1")
109c80ddb40f ("drm/amdgpu: add gpu_info_firmware v1_1 structure for navi10")
c5c07cb5435e ("drm/amd/display: Refactor DIO stream encoder")
961ea20155d7 ("drm/amd/display: Fix type of pp_smu_wm_set_range struct")
e63e2491ad92 ("drm/amd/display: Ensure DRR triggers in BP")
313a9a21ff46 ("drm/amd/display: Add GSL source select registers")
dc88b4a684d2 ("drm/amd/display: make clk mgr soc specific")
78cc70b1e47d ("drm/amd/display: Engine-specific encoder allocation")
6476a7c8f031 ("drm/amd/display: Program VTG params after programming Global Sync")
