$date
	Sun Oct 23 02:06:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#736105
b1000 !
1"
#736106
b1000 &
b1000 %
1$
#736107
0"
#736110
b100 &
b100 %
#736114
b10 &
b10 %
#736118
b1 &
1#
b1 %
#736122
b0 &
b0 %
0#
0$
#1732015
b111 !
1"
#1732018
b111 &
b111 %
1$
#1732019
0"
#1732022
b10110 &
b10110 %
#1732026
b1011 &
b1011 %
#1732030
b100010 &
b100010 %
#1732034
b10001 &
b10001 %
#1732038
b110100 &
b110100 %
#1732042
b11010 &
b11010 %
#1732046
b1101 &
b1101 %
#1732050
b101000 &
b101000 %
#1732054
b10100 &
b10100 %
#1732058
b1010 &
b1010 %
#1732062
b101 &
b101 %
#1732066
b10000 &
b10000 %
#1732070
b1000 &
b1000 %
#1732074
b100 &
b100 %
#1732078
b10 &
b10 %
#1732082
b1 &
b1 %
1#
#1732086
b0 &
0#
b0 %
0$
#2772488
b101 !
1"
#2772490
b101 &
b101 %
1$
#2772491
0"
#2772494
b10000 &
b10000 %
#2772498
b1000 &
b1000 %
#2772502
b100 &
b100 %
#2772506
b10 &
b10 %
#2772510
b1 &
1#
b1 %
#2772514
b0 &
b0 %
0#
0$
#4500012
