TimeQuest Timing Analyzer report for sdram_ov5640_vga
Mon Sep 12 13:41:35 2016
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'reg_config:reg_config_inst2|clock_20k'
 12. Slow 1200mV 85C Model Setup: 'reg_config:reg_config_inst1|clock_20k'
 13. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'cmos1_pclk'
 15. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Setup: 'CLOCK'
 18. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Hold: 'cmos1_pclk'
 20. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Hold: 'reg_config:reg_config_inst1|clock_20k'
 23. Slow 1200mV 85C Model Hold: 'reg_config:reg_config_inst2|clock_20k'
 24. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Hold: 'CLOCK'
 26. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Recovery: 'reg_config:reg_config_inst1|clock_20k'
 29. Slow 1200mV 85C Model Recovery: 'reg_config:reg_config_inst2|clock_20k'
 30. Slow 1200mV 85C Model Recovery: 'cmos1_pclk'
 31. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 33. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 34. Slow 1200mV 85C Model Removal: 'reg_config:reg_config_inst2|clock_20k'
 35. Slow 1200mV 85C Model Removal: 'reg_config:reg_config_inst1|clock_20k'
 36. Slow 1200mV 85C Model Removal: 'cmos1_pclk'
 37. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 38. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 41. Slow 1200mV 85C Model Minimum Pulse Width: 'cmos1_pclk'
 42. Slow 1200mV 85C Model Minimum Pulse Width: 'reg_config:reg_config_inst1|clock_20k'
 43. Slow 1200mV 85C Model Minimum Pulse Width: 'reg_config:reg_config_inst2|clock_20k'
 44. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 45. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK'
 47. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Output Enable Times
 54. Minimum Output Enable Times
 55. Output Disable Times
 56. Minimum Output Disable Times
 57. Slow 1200mV 85C Model Metastability Report
 58. Slow 1200mV 0C Model Fmax Summary
 59. Slow 1200mV 0C Model Setup Summary
 60. Slow 1200mV 0C Model Hold Summary
 61. Slow 1200mV 0C Model Recovery Summary
 62. Slow 1200mV 0C Model Removal Summary
 63. Slow 1200mV 0C Model Minimum Pulse Width Summary
 64. Slow 1200mV 0C Model Setup: 'reg_config:reg_config_inst1|clock_20k'
 65. Slow 1200mV 0C Model Setup: 'reg_config:reg_config_inst2|clock_20k'
 66. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 67. Slow 1200mV 0C Model Setup: 'cmos1_pclk'
 68. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 69. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 70. Slow 1200mV 0C Model Setup: 'CLOCK'
 71. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 72. Slow 1200mV 0C Model Hold: 'cmos1_pclk'
 73. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 74. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 75. Slow 1200mV 0C Model Hold: 'reg_config:reg_config_inst1|clock_20k'
 76. Slow 1200mV 0C Model Hold: 'reg_config:reg_config_inst2|clock_20k'
 77. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 78. Slow 1200mV 0C Model Hold: 'CLOCK'
 79. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 80. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 81. Slow 1200mV 0C Model Recovery: 'reg_config:reg_config_inst1|clock_20k'
 82. Slow 1200mV 0C Model Recovery: 'reg_config:reg_config_inst2|clock_20k'
 83. Slow 1200mV 0C Model Recovery: 'cmos1_pclk'
 84. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 85. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 86. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 87. Slow 1200mV 0C Model Removal: 'reg_config:reg_config_inst2|clock_20k'
 88. Slow 1200mV 0C Model Removal: 'reg_config:reg_config_inst1|clock_20k'
 89. Slow 1200mV 0C Model Removal: 'cmos1_pclk'
 90. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 91. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 92. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 93. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 94. Slow 1200mV 0C Model Minimum Pulse Width: 'cmos1_pclk'
 95. Slow 1200mV 0C Model Minimum Pulse Width: 'reg_config:reg_config_inst1|clock_20k'
 96. Slow 1200mV 0C Model Minimum Pulse Width: 'reg_config:reg_config_inst2|clock_20k'
 97. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 98. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 99. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK'
100. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
101. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
102. Setup Times
103. Hold Times
104. Clock to Output Times
105. Minimum Clock to Output Times
106. Output Enable Times
107. Minimum Output Enable Times
108. Output Disable Times
109. Minimum Output Disable Times
110. Slow 1200mV 0C Model Metastability Report
111. Fast 1200mV 0C Model Setup Summary
112. Fast 1200mV 0C Model Hold Summary
113. Fast 1200mV 0C Model Recovery Summary
114. Fast 1200mV 0C Model Removal Summary
115. Fast 1200mV 0C Model Minimum Pulse Width Summary
116. Fast 1200mV 0C Model Setup: 'reg_config:reg_config_inst1|clock_20k'
117. Fast 1200mV 0C Model Setup: 'reg_config:reg_config_inst2|clock_20k'
118. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
119. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
120. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
121. Fast 1200mV 0C Model Setup: 'cmos1_pclk'
122. Fast 1200mV 0C Model Setup: 'CLOCK'
123. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
124. Fast 1200mV 0C Model Hold: 'cmos1_pclk'
125. Fast 1200mV 0C Model Hold: 'reg_config:reg_config_inst1|clock_20k'
126. Fast 1200mV 0C Model Hold: 'reg_config:reg_config_inst2|clock_20k'
127. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
128. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
129. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
130. Fast 1200mV 0C Model Hold: 'CLOCK'
131. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
132. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
133. Fast 1200mV 0C Model Recovery: 'reg_config:reg_config_inst1|clock_20k'
134. Fast 1200mV 0C Model Recovery: 'reg_config:reg_config_inst2|clock_20k'
135. Fast 1200mV 0C Model Recovery: 'cmos1_pclk'
136. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
137. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
138. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
139. Fast 1200mV 0C Model Removal: 'reg_config:reg_config_inst2|clock_20k'
140. Fast 1200mV 0C Model Removal: 'reg_config:reg_config_inst1|clock_20k'
141. Fast 1200mV 0C Model Removal: 'cmos1_pclk'
142. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
143. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
144. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
145. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
146. Fast 1200mV 0C Model Minimum Pulse Width: 'cmos1_pclk'
147. Fast 1200mV 0C Model Minimum Pulse Width: 'reg_config:reg_config_inst1|clock_20k'
148. Fast 1200mV 0C Model Minimum Pulse Width: 'reg_config:reg_config_inst2|clock_20k'
149. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
150. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
151. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK'
152. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
153. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
154. Setup Times
155. Hold Times
156. Clock to Output Times
157. Minimum Clock to Output Times
158. Output Enable Times
159. Minimum Output Enable Times
160. Output Disable Times
161. Minimum Output Disable Times
162. Fast 1200mV 0C Model Metastability Report
163. Multicorner Timing Analysis Summary
164. Setup Times
165. Hold Times
166. Clock to Output Times
167. Minimum Clock to Output Times
168. Board Trace Model Assignments
169. Input Transition Times
170. Signal Integrity Metrics (Slow 1200mv 0c Model)
171. Signal Integrity Metrics (Slow 1200mv 85c Model)
172. Signal Integrity Metrics (Fast 1200mv 0c Model)
173. Setup Transfers
174. Hold Transfers
175. Recovery Transfers
176. Removal Transfers
177. Report TCCS
178. Report RSKM
179. Unconstrained Paths
180. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name      ; sdram_ov5640_vga                                  ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE15F17C8                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Clock Name                                                            ; Type      ; Period  ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                ; Source                                                                  ; Targets                                                                   ;
+-----------------------------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+
; CLOCK                                                                 ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                       ;                                                                         ; { CLOCK }                                                                 ;
; cmos1_pclk                                                            ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                       ;                                                                         ; { cmos1_pclk }                                                            ;
; reg_config:reg_config_inst1|clock_20k                                 ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                       ;                                                                         ; { reg_config:reg_config_inst1|clock_20k }                                 ;
; reg_config:reg_config_inst2|clock_20k                                 ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                       ;                                                                         ; { reg_config:reg_config_inst2|clock_20k }                                 ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; Generated ; 15.384  ; 65.0 MHz   ; 0.000 ; 7.692   ; 50.00      ; 1         ; 13          ;       ;        ;           ;            ; false    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]    ; { u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] }    ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 41.666  ; 24.0 MHz   ; 0.000 ; 20.833  ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 200.000 ; 5.0 MHz    ; 0.000 ; 100.000 ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] } ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000   ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] } ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000   ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] } ;
+-----------------------------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                   ;
+------------+-----------------+-----------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note                                                          ;
+------------+-----------------+-----------------------------------------------------------------------+---------------------------------------------------------------+
; 106.8 MHz  ; 106.8 MHz       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;                                                               ;
; 133.51 MHz ; 133.51 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 172.44 MHz ; 172.44 MHz      ; reg_config:reg_config_inst2|clock_20k                                 ;                                                               ;
; 172.62 MHz ; 172.62 MHz      ; reg_config:reg_config_inst1|clock_20k                                 ;                                                               ;
; 176.58 MHz ; 176.58 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 205.13 MHz ; 205.13 MHz      ; CLOCK                                                                 ;                                                               ;
; 445.83 MHz ; 250.0 MHz       ; cmos1_pclk                                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 855.43 MHz ; 402.09 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-----------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                             ;
+-----------------------------------------------------------------------+---------+---------------+
; Clock                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------+---------+---------------+
; reg_config:reg_config_inst2|clock_20k                                 ; -4.799  ; -234.510      ;
; reg_config:reg_config_inst1|clock_20k                                 ; -4.793  ; -217.735      ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -2.989  ; -5.944        ;
; cmos1_pclk                                                            ; -1.243  ; -28.245       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -1.020  ; -2.955        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.694  ; -1.379        ;
; CLOCK                                                                 ; 15.125  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 198.831 ; 0.000         ;
+-----------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                             ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; cmos1_pclk                                                            ; -2.232 ; -50.038       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.615 ; -0.696        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.268 ; -0.526        ;
; reg_config:reg_config_inst1|clock_20k                                 ; -0.251 ; -3.832        ;
; reg_config:reg_config_inst2|clock_20k                                 ; -0.194 ; -3.017        ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 0.436  ; 0.000         ;
; CLOCK                                                                 ; 0.455  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.701  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                         ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -4.007 ; -163.097      ;
; reg_config:reg_config_inst1|clock_20k                                 ; -0.529 ; -10.136       ;
; reg_config:reg_config_inst2|clock_20k                                 ; -0.494 ; -7.519        ;
; cmos1_pclk                                                            ; 0.331  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.940  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.240  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 12.239 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                          ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; reg_config:reg_config_inst2|clock_20k                                 ; -1.106 ; -42.480       ;
; reg_config:reg_config_inst1|clock_20k                                 ; -1.025 ; -36.442       ;
; cmos1_pclk                                                            ; -0.790 ; -19.736       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 2.074  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.378  ; 0.000         ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 2.583  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 4.819  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; cmos1_pclk                                                            ; -3.000 ; -40.175       ;
; reg_config:reg_config_inst1|clock_20k                                 ; -1.487 ; -93.681       ;
; reg_config:reg_config_inst2|clock_20k                                 ; -1.487 ; -93.681       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.696  ; 0.000         ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 7.366  ; 0.000         ;
; CLOCK                                                                 ; 9.759  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.530 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 99.702 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'reg_config:reg_config_inst2|clock_20k'                                                                                                                                                  ;
+--------+------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -4.799 ; reg_config:reg_config_inst2|reg_index[1] ; reg_config:reg_config_inst2|i2c_data[2]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.110     ; 5.690      ;
; -4.799 ; reg_config:reg_config_inst2|reg_index[1] ; reg_config:reg_config_inst2|i2c_data[3]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.110     ; 5.690      ;
; -4.754 ; reg_config:reg_config_inst2|reg_index[6] ; reg_config:reg_config_inst2|i2c_data[2]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.110     ; 5.645      ;
; -4.754 ; reg_config:reg_config_inst2|reg_index[6] ; reg_config:reg_config_inst2|i2c_data[3]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.110     ; 5.645      ;
; -4.744 ; reg_config:reg_config_inst2|reg_index[1] ; reg_config:reg_config_inst2|i2c_data[19] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.114     ; 5.631      ;
; -4.737 ; reg_config:reg_config_inst2|reg_index[1] ; reg_config:reg_config_inst2|i2c_data[0]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.630      ;
; -4.737 ; reg_config:reg_config_inst2|reg_index[1] ; reg_config:reg_config_inst2|i2c_data[12] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.630      ;
; -4.732 ; reg_config:reg_config_inst2|reg_index[1] ; reg_config:reg_config_inst2|i2c_data[6]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.107     ; 5.626      ;
; -4.726 ; reg_config:reg_config_inst2|reg_index[3] ; reg_config:reg_config_inst2|i2c_data[2]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.110     ; 5.617      ;
; -4.726 ; reg_config:reg_config_inst2|reg_index[3] ; reg_config:reg_config_inst2|i2c_data[3]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.110     ; 5.617      ;
; -4.722 ; reg_config:reg_config_inst2|reg_index[1] ; reg_config:reg_config_inst2|i2c_data[9]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.107     ; 5.616      ;
; -4.721 ; reg_config:reg_config_inst2|reg_index[1] ; reg_config:reg_config_inst2|i2c_data[21] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.079     ; 5.643      ;
; -4.721 ; reg_config:reg_config_inst2|reg_index[1] ; reg_config:reg_config_inst2|i2c_data[22] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.079     ; 5.643      ;
; -4.721 ; reg_config:reg_config_inst2|reg_index[1] ; reg_config:reg_config_inst2|i2c_data[20] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.079     ; 5.643      ;
; -4.721 ; reg_config:reg_config_inst2|reg_index[1] ; reg_config:reg_config_inst2|i2c_data[15] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.079     ; 5.643      ;
; -4.721 ; reg_config:reg_config_inst2|reg_index[1] ; reg_config:reg_config_inst2|i2c_data[8]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.110     ; 5.612      ;
; -4.719 ; reg_config:reg_config_inst2|reg_index[1] ; reg_config:reg_config_inst2|i2c_data[4]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.612      ;
; -4.712 ; reg_config:reg_config_inst2|reg_index[1] ; reg_config:reg_config_inst2|i2c_data[17] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.605      ;
; -4.708 ; reg_config:reg_config_inst2|reg_index[1] ; reg_config:reg_config_inst2|i2c_data[1]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.111     ; 5.598      ;
; -4.699 ; reg_config:reg_config_inst2|reg_index[6] ; reg_config:reg_config_inst2|i2c_data[19] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.114     ; 5.586      ;
; -4.692 ; reg_config:reg_config_inst2|reg_index[6] ; reg_config:reg_config_inst2|i2c_data[0]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.585      ;
; -4.692 ; reg_config:reg_config_inst2|reg_index[6] ; reg_config:reg_config_inst2|i2c_data[12] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.585      ;
; -4.691 ; reg_config:reg_config_inst2|reg_index[1] ; reg_config:reg_config_inst2|i2c_data[11] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.080     ; 5.612      ;
; -4.687 ; reg_config:reg_config_inst2|reg_index[6] ; reg_config:reg_config_inst2|i2c_data[6]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.107     ; 5.581      ;
; -4.677 ; reg_config:reg_config_inst2|reg_index[6] ; reg_config:reg_config_inst2|i2c_data[9]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.107     ; 5.571      ;
; -4.676 ; reg_config:reg_config_inst2|reg_index[6] ; reg_config:reg_config_inst2|i2c_data[21] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.079     ; 5.598      ;
; -4.676 ; reg_config:reg_config_inst2|reg_index[6] ; reg_config:reg_config_inst2|i2c_data[22] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.079     ; 5.598      ;
; -4.676 ; reg_config:reg_config_inst2|reg_index[6] ; reg_config:reg_config_inst2|i2c_data[20] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.079     ; 5.598      ;
; -4.676 ; reg_config:reg_config_inst2|reg_index[6] ; reg_config:reg_config_inst2|i2c_data[15] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.079     ; 5.598      ;
; -4.676 ; reg_config:reg_config_inst2|reg_index[6] ; reg_config:reg_config_inst2|i2c_data[8]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.110     ; 5.567      ;
; -4.674 ; reg_config:reg_config_inst2|reg_index[6] ; reg_config:reg_config_inst2|i2c_data[4]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.567      ;
; -4.671 ; reg_config:reg_config_inst2|reg_index[3] ; reg_config:reg_config_inst2|i2c_data[19] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.114     ; 5.558      ;
; -4.667 ; reg_config:reg_config_inst2|reg_index[6] ; reg_config:reg_config_inst2|i2c_data[17] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.560      ;
; -4.664 ; reg_config:reg_config_inst2|reg_index[3] ; reg_config:reg_config_inst2|i2c_data[0]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.557      ;
; -4.664 ; reg_config:reg_config_inst2|reg_index[3] ; reg_config:reg_config_inst2|i2c_data[12] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.557      ;
; -4.663 ; reg_config:reg_config_inst2|reg_index[6] ; reg_config:reg_config_inst2|i2c_data[1]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.111     ; 5.553      ;
; -4.659 ; reg_config:reg_config_inst2|reg_index[3] ; reg_config:reg_config_inst2|i2c_data[6]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.107     ; 5.553      ;
; -4.656 ; reg_config:reg_config_inst2|reg_index[7] ; reg_config:reg_config_inst2|i2c_data[2]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.110     ; 5.547      ;
; -4.656 ; reg_config:reg_config_inst2|reg_index[7] ; reg_config:reg_config_inst2|i2c_data[3]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.110     ; 5.547      ;
; -4.649 ; reg_config:reg_config_inst2|reg_index[3] ; reg_config:reg_config_inst2|i2c_data[9]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.107     ; 5.543      ;
; -4.648 ; reg_config:reg_config_inst2|reg_index[3] ; reg_config:reg_config_inst2|i2c_data[21] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.079     ; 5.570      ;
; -4.648 ; reg_config:reg_config_inst2|reg_index[3] ; reg_config:reg_config_inst2|i2c_data[22] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.079     ; 5.570      ;
; -4.648 ; reg_config:reg_config_inst2|reg_index[3] ; reg_config:reg_config_inst2|i2c_data[20] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.079     ; 5.570      ;
; -4.648 ; reg_config:reg_config_inst2|reg_index[3] ; reg_config:reg_config_inst2|i2c_data[15] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.079     ; 5.570      ;
; -4.648 ; reg_config:reg_config_inst2|reg_index[3] ; reg_config:reg_config_inst2|i2c_data[8]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.110     ; 5.539      ;
; -4.647 ; reg_config:reg_config_inst2|reg_index[1] ; reg_config:reg_config_inst2|i2c_data[5]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.080     ; 5.568      ;
; -4.647 ; reg_config:reg_config_inst2|reg_index[1] ; reg_config:reg_config_inst2|i2c_data[18] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.540      ;
; -4.647 ; reg_config:reg_config_inst2|reg_index[1] ; reg_config:reg_config_inst2|i2c_data[16] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.540      ;
; -4.647 ; reg_config:reg_config_inst2|reg_index[1] ; reg_config:reg_config_inst2|i2c_data[10] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.540      ;
; -4.647 ; reg_config:reg_config_inst2|reg_index[1] ; reg_config:reg_config_inst2|i2c_data[13] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.540      ;
; -4.647 ; reg_config:reg_config_inst2|reg_index[1] ; reg_config:reg_config_inst2|i2c_data[7]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.540      ;
; -4.646 ; reg_config:reg_config_inst2|reg_index[6] ; reg_config:reg_config_inst2|i2c_data[11] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.080     ; 5.567      ;
; -4.646 ; reg_config:reg_config_inst2|reg_index[3] ; reg_config:reg_config_inst2|i2c_data[4]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.539      ;
; -4.639 ; reg_config:reg_config_inst2|reg_index[3] ; reg_config:reg_config_inst2|i2c_data[17] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.532      ;
; -4.635 ; reg_config:reg_config_inst2|reg_index[3] ; reg_config:reg_config_inst2|i2c_data[1]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.111     ; 5.525      ;
; -4.618 ; reg_config:reg_config_inst2|reg_index[3] ; reg_config:reg_config_inst2|i2c_data[11] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.080     ; 5.539      ;
; -4.602 ; reg_config:reg_config_inst2|reg_index[6] ; reg_config:reg_config_inst2|i2c_data[5]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.080     ; 5.523      ;
; -4.602 ; reg_config:reg_config_inst2|reg_index[6] ; reg_config:reg_config_inst2|i2c_data[18] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.495      ;
; -4.602 ; reg_config:reg_config_inst2|reg_index[6] ; reg_config:reg_config_inst2|i2c_data[16] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.495      ;
; -4.602 ; reg_config:reg_config_inst2|reg_index[6] ; reg_config:reg_config_inst2|i2c_data[10] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.495      ;
; -4.602 ; reg_config:reg_config_inst2|reg_index[6] ; reg_config:reg_config_inst2|i2c_data[13] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.495      ;
; -4.602 ; reg_config:reg_config_inst2|reg_index[6] ; reg_config:reg_config_inst2|i2c_data[7]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.495      ;
; -4.601 ; reg_config:reg_config_inst2|reg_index[7] ; reg_config:reg_config_inst2|i2c_data[19] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.114     ; 5.488      ;
; -4.594 ; reg_config:reg_config_inst2|reg_index[7] ; reg_config:reg_config_inst2|i2c_data[0]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.487      ;
; -4.594 ; reg_config:reg_config_inst2|reg_index[7] ; reg_config:reg_config_inst2|i2c_data[12] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.487      ;
; -4.589 ; reg_config:reg_config_inst2|reg_index[7] ; reg_config:reg_config_inst2|i2c_data[6]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.107     ; 5.483      ;
; -4.579 ; reg_config:reg_config_inst2|reg_index[7] ; reg_config:reg_config_inst2|i2c_data[9]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.107     ; 5.473      ;
; -4.578 ; reg_config:reg_config_inst2|reg_index[7] ; reg_config:reg_config_inst2|i2c_data[21] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.079     ; 5.500      ;
; -4.578 ; reg_config:reg_config_inst2|reg_index[7] ; reg_config:reg_config_inst2|i2c_data[22] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.079     ; 5.500      ;
; -4.578 ; reg_config:reg_config_inst2|reg_index[7] ; reg_config:reg_config_inst2|i2c_data[20] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.079     ; 5.500      ;
; -4.578 ; reg_config:reg_config_inst2|reg_index[7] ; reg_config:reg_config_inst2|i2c_data[15] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.079     ; 5.500      ;
; -4.578 ; reg_config:reg_config_inst2|reg_index[7] ; reg_config:reg_config_inst2|i2c_data[8]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.110     ; 5.469      ;
; -4.576 ; reg_config:reg_config_inst2|reg_index[7] ; reg_config:reg_config_inst2|i2c_data[4]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.469      ;
; -4.574 ; reg_config:reg_config_inst2|reg_index[3] ; reg_config:reg_config_inst2|i2c_data[5]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.080     ; 5.495      ;
; -4.574 ; reg_config:reg_config_inst2|reg_index[3] ; reg_config:reg_config_inst2|i2c_data[18] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.467      ;
; -4.574 ; reg_config:reg_config_inst2|reg_index[3] ; reg_config:reg_config_inst2|i2c_data[16] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.467      ;
; -4.574 ; reg_config:reg_config_inst2|reg_index[3] ; reg_config:reg_config_inst2|i2c_data[10] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.467      ;
; -4.574 ; reg_config:reg_config_inst2|reg_index[3] ; reg_config:reg_config_inst2|i2c_data[13] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.467      ;
; -4.574 ; reg_config:reg_config_inst2|reg_index[3] ; reg_config:reg_config_inst2|i2c_data[7]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.467      ;
; -4.569 ; reg_config:reg_config_inst2|reg_index[7] ; reg_config:reg_config_inst2|i2c_data[17] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.462      ;
; -4.565 ; reg_config:reg_config_inst2|reg_index[7] ; reg_config:reg_config_inst2|i2c_data[1]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.111     ; 5.455      ;
; -4.548 ; reg_config:reg_config_inst2|reg_index[7] ; reg_config:reg_config_inst2|i2c_data[11] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.080     ; 5.469      ;
; -4.504 ; reg_config:reg_config_inst2|reg_index[7] ; reg_config:reg_config_inst2|i2c_data[5]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.080     ; 5.425      ;
; -4.504 ; reg_config:reg_config_inst2|reg_index[7] ; reg_config:reg_config_inst2|i2c_data[18] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.397      ;
; -4.504 ; reg_config:reg_config_inst2|reg_index[7] ; reg_config:reg_config_inst2|i2c_data[16] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.397      ;
; -4.504 ; reg_config:reg_config_inst2|reg_index[7] ; reg_config:reg_config_inst2|i2c_data[10] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.397      ;
; -4.504 ; reg_config:reg_config_inst2|reg_index[7] ; reg_config:reg_config_inst2|i2c_data[13] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.397      ;
; -4.504 ; reg_config:reg_config_inst2|reg_index[7] ; reg_config:reg_config_inst2|i2c_data[7]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.108     ; 5.397      ;
; -4.482 ; reg_config:reg_config_inst2|reg_index[0] ; reg_config:reg_config_inst2|i2c_data[2]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.110     ; 5.373      ;
; -4.454 ; reg_config:reg_config_inst2|reg_index[2] ; reg_config:reg_config_inst2|i2c_data[2]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.110     ; 5.345      ;
; -4.454 ; reg_config:reg_config_inst2|reg_index[2] ; reg_config:reg_config_inst2|i2c_data[3]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.110     ; 5.345      ;
; -4.441 ; reg_config:reg_config_inst2|reg_index[1] ; reg_config:reg_config_inst2|reg_index[3] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.080     ; 5.362      ;
; -4.441 ; reg_config:reg_config_inst2|reg_index[1] ; reg_config:reg_config_inst2|reg_index[5] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.080     ; 5.362      ;
; -4.441 ; reg_config:reg_config_inst2|reg_index[1] ; reg_config:reg_config_inst2|reg_index[2] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.080     ; 5.362      ;
; -4.399 ; reg_config:reg_config_inst2|reg_index[2] ; reg_config:reg_config_inst2|i2c_data[19] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.114     ; 5.286      ;
; -4.396 ; reg_config:reg_config_inst2|reg_index[6] ; reg_config:reg_config_inst2|reg_index[3] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.080     ; 5.317      ;
; -4.396 ; reg_config:reg_config_inst2|reg_index[6] ; reg_config:reg_config_inst2|reg_index[5] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.080     ; 5.317      ;
; -4.396 ; reg_config:reg_config_inst2|reg_index[6] ; reg_config:reg_config_inst2|reg_index[2] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.080     ; 5.317      ;
; -4.395 ; reg_config:reg_config_inst2|reg_index[5] ; reg_config:reg_config_inst2|i2c_data[2]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.110     ; 5.286      ;
; -4.395 ; reg_config:reg_config_inst2|reg_index[5] ; reg_config:reg_config_inst2|i2c_data[3]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.110     ; 5.286      ;
+--------+------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'reg_config:reg_config_inst1|clock_20k'                                                                                                                                                  ;
+--------+------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -4.793 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[3]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.075     ; 5.719      ;
; -4.793 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[7]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.075     ; 5.719      ;
; -4.744 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[13] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.082     ; 5.663      ;
; -4.689 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[3]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.088     ; 5.602      ;
; -4.689 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[7]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.088     ; 5.602      ;
; -4.650 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[4]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.079     ; 5.572      ;
; -4.640 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[13] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.095     ; 5.546      ;
; -4.578 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[9]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.061     ; 5.518      ;
; -4.574 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[12] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.061     ; 5.514      ;
; -4.574 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[10] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.061     ; 5.514      ;
; -4.555 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[5]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.066     ; 5.490      ;
; -4.546 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[4]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.092     ; 5.455      ;
; -4.538 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[1]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.080     ; 5.459      ;
; -4.515 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[21] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.064     ; 5.452      ;
; -4.515 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[20] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.064     ; 5.452      ;
; -4.515 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[22] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.064     ; 5.452      ;
; -4.515 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[15] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.064     ; 5.452      ;
; -4.515 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[8]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.065     ; 5.451      ;
; -4.506 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[0]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.065     ; 5.442      ;
; -4.497 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[19] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.078     ; 5.420      ;
; -4.497 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[11] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.078     ; 5.420      ;
; -4.494 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[18] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.066     ; 5.429      ;
; -4.487 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|reg_index[5] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.079     ; 5.409      ;
; -4.484 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[6]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.083     ; 5.402      ;
; -4.482 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[16] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.080     ; 5.403      ;
; -4.478 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[2]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.068     ; 5.411      ;
; -4.474 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[9]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.074     ; 5.401      ;
; -4.470 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[12] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.074     ; 5.397      ;
; -4.470 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[10] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.074     ; 5.397      ;
; -4.464 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[17] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.080     ; 5.385      ;
; -4.457 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[3]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.075     ; 5.383      ;
; -4.457 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[7]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.075     ; 5.383      ;
; -4.451 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[5]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.079     ; 5.373      ;
; -4.434 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[1]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.093     ; 5.342      ;
; -4.411 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[21] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.077     ; 5.335      ;
; -4.411 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[20] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.077     ; 5.335      ;
; -4.411 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[22] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.077     ; 5.335      ;
; -4.411 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[15] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.077     ; 5.335      ;
; -4.411 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[8]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.078     ; 5.334      ;
; -4.408 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[13] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.082     ; 5.327      ;
; -4.402 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[0]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.078     ; 5.325      ;
; -4.393 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[19] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.091     ; 5.303      ;
; -4.393 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[11] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.091     ; 5.303      ;
; -4.390 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[18] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.079     ; 5.312      ;
; -4.387 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[3]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.074     ; 5.314      ;
; -4.387 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[7]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.074     ; 5.314      ;
; -4.383 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|reg_index[5] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.092     ; 5.292      ;
; -4.381 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[3]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.074     ; 5.308      ;
; -4.381 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[7]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.074     ; 5.308      ;
; -4.380 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[6]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.096     ; 5.285      ;
; -4.378 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[16] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.093     ; 5.286      ;
; -4.374 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[2]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.081     ; 5.294      ;
; -4.360 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[17] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.093     ; 5.268      ;
; -4.338 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[13] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.081     ; 5.258      ;
; -4.332 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[13] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.081     ; 5.252      ;
; -4.314 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[4]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.079     ; 5.236      ;
; -4.244 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[4]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.078     ; 5.167      ;
; -4.242 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[9]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.061     ; 5.182      ;
; -4.238 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[4]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.078     ; 5.161      ;
; -4.238 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[12] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.061     ; 5.178      ;
; -4.238 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[10] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.061     ; 5.178      ;
; -4.219 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[5]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.066     ; 5.154      ;
; -4.202 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[1]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.080     ; 5.123      ;
; -4.198 ; reg_config:reg_config_inst1|reg_index[6] ; reg_config:reg_config_inst1|i2c_data[3]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.074     ; 5.125      ;
; -4.198 ; reg_config:reg_config_inst1|reg_index[6] ; reg_config:reg_config_inst1|i2c_data[7]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.074     ; 5.125      ;
; -4.188 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[1]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.079     ; 5.110      ;
; -4.179 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[21] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.064     ; 5.116      ;
; -4.179 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[20] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.064     ; 5.116      ;
; -4.179 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[22] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.064     ; 5.116      ;
; -4.179 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[15] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.064     ; 5.116      ;
; -4.179 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[8]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.065     ; 5.115      ;
; -4.172 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[9]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.060     ; 5.113      ;
; -4.170 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[0]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.065     ; 5.106      ;
; -4.168 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[12] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.060     ; 5.109      ;
; -4.168 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[10] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.060     ; 5.109      ;
; -4.166 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[9]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.060     ; 5.107      ;
; -4.162 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[12] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.060     ; 5.103      ;
; -4.162 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[10] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.060     ; 5.103      ;
; -4.161 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[19] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.078     ; 5.084      ;
; -4.161 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[11] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.078     ; 5.084      ;
; -4.158 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[18] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.066     ; 5.093      ;
; -4.151 ; reg_config:reg_config_inst1|reg_index[5] ; reg_config:reg_config_inst1|i2c_data[3]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.074     ; 5.078      ;
; -4.151 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|reg_index[5] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.079     ; 5.073      ;
; -4.149 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[5]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.065     ; 5.085      ;
; -4.149 ; reg_config:reg_config_inst1|reg_index[6] ; reg_config:reg_config_inst1|i2c_data[13] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.081     ; 5.069      ;
; -4.148 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[6]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.083     ; 5.066      ;
; -4.146 ; reg_config:reg_config_inst1|reg_index[0] ; reg_config:reg_config_inst1|i2c_data[5]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.065     ; 5.082      ;
; -4.146 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[16] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.080     ; 5.067      ;
; -4.143 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[5]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.065     ; 5.079      ;
; -4.142 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[2]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.068     ; 5.075      ;
; -4.128 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[17] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.080     ; 5.049      ;
; -4.126 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[1]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.079     ; 5.048      ;
; -4.109 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[21] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.063     ; 5.047      ;
; -4.109 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[20] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.063     ; 5.047      ;
; -4.109 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[22] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.063     ; 5.047      ;
; -4.109 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[15] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.063     ; 5.047      ;
; -4.109 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[8]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.064     ; 5.046      ;
; -4.103 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[21] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.063     ; 5.041      ;
; -4.103 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[20] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.063     ; 5.041      ;
; -4.103 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[22] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.063     ; 5.041      ;
+--------+------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                             ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -2.989 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.253     ; 2.465      ;
; -2.955 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.254     ; 2.430      ;
; -2.930 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.254     ; 2.405      ;
; -2.884 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.254     ; 2.359      ;
; -2.811 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.254     ; 2.286      ;
; -2.731 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.254     ; 2.206      ;
; -2.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.253     ; 2.121      ;
; -2.636 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.254     ; 2.111      ;
; -2.549 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.254     ; 2.024      ;
; -2.408 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.254     ; 1.883      ;
; 6.021  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 9.284      ;
; 6.103  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 9.202      ;
; 6.103  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.354      ; 9.636      ;
; 6.105  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.354      ; 9.634      ;
; 6.188  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 9.118      ;
; 6.246  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 9.059      ;
; 6.270  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 9.036      ;
; 6.270  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.355      ; 9.470      ;
; 6.272  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.355      ; 9.468      ;
; 6.314  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 8.991      ;
; 6.314  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 8.992      ;
; 6.328  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 8.977      ;
; 6.328  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.354      ; 9.411      ;
; 6.330  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.354      ; 9.409      ;
; 6.361  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 8.944      ;
; 6.396  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 8.909      ;
; 6.396  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.354      ; 9.343      ;
; 6.396  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 8.910      ;
; 6.396  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.355      ; 9.344      ;
; 6.398  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.354      ; 9.341      ;
; 6.398  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.355      ; 9.342      ;
; 6.418  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 8.887      ;
; 6.443  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 8.862      ;
; 6.443  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.354      ; 9.296      ;
; 6.445  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.354      ; 9.294      ;
; 6.497  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 8.809      ;
; 6.500  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 8.805      ;
; 6.500  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.354      ; 9.239      ;
; 6.502  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.354      ; 9.237      ;
; 6.503  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 8.802      ;
; 6.579  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 8.727      ;
; 6.579  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.355      ; 9.161      ;
; 6.581  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.355      ; 9.159      ;
; 6.583  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 8.722      ;
; 6.585  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 8.720      ;
; 6.585  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.354      ; 9.154      ;
; 6.587  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.354      ; 9.152      ;
; 6.611  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 8.694      ;
; 6.665  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 8.640      ;
; 6.665  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.354      ; 9.074      ;
; 6.667  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.354      ; 9.072      ;
; 6.693  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 8.612      ;
; 6.693  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.354      ; 9.046      ;
; 6.695  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.354      ; 9.044      ;
; 6.695  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 8.610      ;
; 6.707  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 8.599      ;
; 6.763  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 8.542      ;
; 6.777  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 8.528      ;
; 6.777  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.354      ; 8.962      ;
; 6.779  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.354      ; 8.960      ;
; 6.789  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 8.517      ;
; 6.789  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.355      ; 8.951      ;
; 6.791  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.355      ; 8.949      ;
; 6.845  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 8.460      ;
; 6.845  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.354      ; 8.894      ;
; 6.847  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.354      ; 8.892      ;
; 6.980  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 8.326      ;
; 7.062  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 8.244      ;
; 7.062  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.355      ; 8.678      ;
; 7.064  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.355      ; 8.676      ;
; 7.101  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 8.205      ;
; 7.183  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 8.123      ;
; 7.183  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.355      ; 8.557      ;
; 7.185  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.355      ; 8.555      ;
; 7.234  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 8.072      ;
; 7.316  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 7.990      ;
; 7.316  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.355      ; 8.424      ;
; 7.318  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.355      ; 8.422      ;
; 7.340  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 7.966      ;
; 7.422  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 7.884      ;
; 7.422  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.355      ; 8.318      ;
; 7.424  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.355      ; 8.316      ;
; 7.480  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.825      ;
; 7.507  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 7.799      ;
; 7.562  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.743      ;
; 7.562  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.354      ; 8.177      ;
; 7.564  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.354      ; 8.175      ;
; 7.589  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 7.717      ;
; 7.589  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.355      ; 8.151      ;
; 7.591  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.355      ; 8.149      ;
; 7.943  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 7.360      ;
; 7.943  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 7.360      ;
; 7.943  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 7.360      ;
; 7.943  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 7.360      ;
; 7.943  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 7.360      ;
; 7.961  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 7.345      ;
; 8.043  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 7.263      ;
; 8.043  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.355      ; 7.697      ;
; 8.045  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.355      ; 7.695      ;
; 8.131  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.173      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cmos1_pclk'                                                                                                                                                                                             ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.243 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.078     ; 2.166      ;
; -1.243 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.078     ; 2.166      ;
; -1.243 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.078     ; 2.166      ;
; -1.228 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.078     ; 2.151      ;
; -1.228 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.078     ; 2.151      ;
; -1.228 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.078     ; 2.151      ;
; -1.228 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.078     ; 2.151      ;
; -1.228 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.078     ; 2.151      ;
; -1.162 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.078     ; 2.085      ;
; -1.162 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.078     ; 2.085      ;
; -1.162 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.078     ; 2.085      ;
; -1.162 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.078     ; 2.085      ;
; -1.162 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.078     ; 2.085      ;
; -1.162 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.078     ; 2.085      ;
; -1.162 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.078     ; 2.085      ;
; -1.138 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.078     ; 2.061      ;
; -1.138 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.078     ; 2.061      ;
; -1.138 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.078     ; 2.061      ;
; -1.138 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.078     ; 2.061      ;
; -1.138 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.078     ; 2.061      ;
; -1.138 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.078     ; 2.061      ;
; -1.138 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.078     ; 2.061      ;
; -1.138 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.078     ; 2.061      ;
; -1.138 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.078     ; 2.061      ;
; -0.166 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.077     ; 1.090      ;
; -0.142 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.078     ; 1.065      ;
; 0.040  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.078     ; 0.883      ;
; 0.041  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.077     ; 0.883      ;
; 0.042  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.077     ; 0.882      ;
; 0.042  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.078     ; 0.881      ;
; 0.043  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.077     ; 0.881      ;
; 0.044  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.077     ; 0.880      ;
; 0.065  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|byte_state        ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.078     ; 0.858      ;
; 0.284  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.620      ; 4.249      ;
; 0.313  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.620      ; 4.220      ;
; 0.386  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.620      ; 4.147      ;
; 0.391  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.620      ; 4.142      ;
; 0.503  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.620      ; 4.030      ;
; 0.514  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.620      ; 4.019      ;
; 0.514  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.620      ; 4.019      ;
; 0.517  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.620      ; 4.016      ;
; 0.529  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.620      ; 4.004      ;
; 0.529  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.620      ; 4.004      ;
; 0.529  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.620      ; 4.004      ;
; 0.546  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.620      ; 3.987      ;
; 0.575  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.620      ; 3.958      ;
; 0.584  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.620      ; 3.949      ;
; 0.584  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.620      ; 3.949      ;
; 0.584  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.620      ; 3.949      ;
; 0.584  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.620      ; 3.949      ;
; 0.609  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.620      ; 3.924      ;
; 0.609  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.620      ; 3.924      ;
; 0.609  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.620      ; 3.924      ;
; 0.609  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.620      ; 3.924      ;
; 0.609  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.620      ; 3.924      ;
; 0.609  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.620      ; 3.924      ;
; 0.609  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.620      ; 3.924      ;
; 0.611  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|byte_state        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.620      ; 3.922      ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -1.020 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.042      ; 2.769      ;
; -1.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.041      ; 2.754      ;
; -0.982 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.042      ; 2.731      ;
; -0.929 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.040      ; 2.676      ;
; -0.920 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.040      ; 2.667      ;
; -0.919 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.041      ; 2.667      ;
; -0.876 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.040      ; 2.623      ;
; -0.850 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.042      ; 2.599      ;
; -0.761 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.040      ; 2.508      ;
; -0.755 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.040      ; 2.502      ;
; -0.729 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.040      ; 2.476      ;
; -0.727 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.040      ; 2.474      ;
; -0.697 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.042      ; 2.446      ;
; -0.691 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.042      ; 2.440      ;
; -0.681 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.041      ; 2.429      ;
; -0.647 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.041      ; 2.395      ;
; -0.586 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.041      ; 2.334      ;
; -0.583 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.040      ; 2.330      ;
; -0.575 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.040      ; 2.322      ;
; -0.517 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.040      ; 2.264      ;
; 2.510  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.092     ; 7.399      ;
; 2.511  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.092     ; 7.398      ;
; 2.889  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 7.019      ;
; 2.895  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 7.013      ;
; 2.910  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 6.998      ;
; 2.911  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 6.997      ;
; 2.916  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 6.992      ;
; 2.917  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 6.991      ;
; 2.953  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 6.968      ;
; 2.953  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 6.968      ;
; 2.953  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 6.968      ;
; 2.953  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 6.968      ;
; 2.953  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 6.968      ;
; 3.058  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.864      ;
; 3.058  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.864      ;
; 3.058  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.864      ;
; 3.058  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.864      ;
; 3.058  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.864      ;
; 3.067  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 6.849      ;
; 3.068  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 6.848      ;
; 3.083  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.839      ;
; 3.083  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.839      ;
; 3.083  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.839      ;
; 3.083  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.839      ;
; 3.083  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.839      ;
; 3.105  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 6.803      ;
; 3.126  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 6.782      ;
; 3.127  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 6.781      ;
; 3.143  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.779      ;
; 3.143  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.779      ;
; 3.143  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.779      ;
; 3.143  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.779      ;
; 3.143  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.779      ;
; 3.143  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.779      ;
; 3.143  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.779      ;
; 3.143  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.779      ;
; 3.143  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.779      ;
; 3.149  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.773      ;
; 3.149  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.773      ;
; 3.149  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.773      ;
; 3.149  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.773      ;
; 3.149  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.773      ;
; 3.149  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.773      ;
; 3.149  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.773      ;
; 3.149  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.773      ;
; 3.149  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.773      ;
; 3.157  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 6.759      ;
; 3.158  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 6.758      ;
; 3.169  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 6.739      ;
; 3.175  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 6.733      ;
; 3.190  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.732      ;
; 3.190  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.732      ;
; 3.190  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.732      ;
; 3.190  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.732      ;
; 3.190  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.732      ;
; 3.190  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.732      ;
; 3.190  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.732      ;
; 3.190  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.732      ;
; 3.190  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.732      ;
; 3.195  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 6.713      ;
; 3.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 6.707      ;
; 3.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 6.715      ;
; 3.202  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 6.714      ;
; 3.211  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.711      ;
; 3.211  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.711      ;
; 3.211  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.711      ;
; 3.211  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.711      ;
; 3.211  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 6.711      ;
; 3.221  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 6.687      ;
; 3.239  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 6.669      ;
; 3.242  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 6.666      ;
; 3.243  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 6.665      ;
; 3.249  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 6.659      ;
; 3.258  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 6.652      ;
; 3.259  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 6.651      ;
; 3.260  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 6.648      ;
; 3.261  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 6.647      ;
; 3.270  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 6.638      ;
; 3.271  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 6.637      ;
; 3.283  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 6.627      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.694 ; reg_config:reg_config_inst2|clock_20k              ; reg_config:reg_config_inst2|clock_20k              ; reg_config:reg_config_inst2|clock_20k                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.050     ; 0.858      ;
; -0.685 ; reg_config:reg_config_inst1|clock_20k              ; reg_config:reg_config_inst1|clock_20k              ; reg_config:reg_config_inst1|clock_20k                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.041     ; 0.858      ;
; -0.651 ; reg_config:reg_config_inst2|clock_20k              ; reg_config:reg_config_inst2|clock_20k              ; reg_config:reg_config_inst2|clock_20k                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.050     ; 0.815      ;
; -0.642 ; reg_config:reg_config_inst1|clock_20k              ; reg_config:reg_config_inst1|clock_20k              ; reg_config:reg_config_inst1|clock_20k                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.041     ; 0.815      ;
; 5.016  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.193     ; 3.122      ;
; 36.003 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.097     ; 5.567      ;
; 36.047 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.097     ; 5.523      ;
; 36.162 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.087     ; 5.418      ;
; 36.194 ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.087     ; 5.386      ;
; 36.198 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 5.398      ;
; 36.242 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 5.354      ;
; 36.287 ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.097     ; 5.283      ;
; 36.320 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.086     ; 5.261      ;
; 36.346 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.087     ; 5.234      ;
; 36.400 ; reg_config:reg_config_inst1|clock_20k_cnt[1]       ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.097     ; 5.170      ;
; 36.424 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.087     ; 5.156      ;
; 36.428 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.087     ; 5.152      ;
; 36.459 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.087     ; 5.121      ;
; 36.471 ; power_on_delay:power_on_delay_inst|cnt2[7]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.087     ; 5.109      ;
; 36.482 ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 5.114      ;
; 36.483 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.087     ; 5.097      ;
; 36.484 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.087     ; 5.096      ;
; 36.545 ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.087     ; 5.035      ;
; 36.571 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.087     ; 5.009      ;
; 36.595 ; reg_config:reg_config_inst1|clock_20k_cnt[1]       ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 5.001      ;
; 36.642 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.087     ; 4.938      ;
; 36.701 ; power_on_delay:power_on_delay_inst|cnt2[14]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.087     ; 4.879      ;
; 36.709 ; reg_config:reg_config_inst1|clock_20k_cnt[14]      ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.097     ; 4.861      ;
; 36.731 ; power_on_delay:power_on_delay_inst|cnt2[9]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.087     ; 4.849      ;
; 36.738 ; reg_config:reg_config_inst1|clock_20k_cnt[6]       ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.097     ; 4.832      ;
; 36.744 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.087     ; 4.836      ;
; 36.802 ; reg_config:reg_config_inst1|clock_20k_cnt[5]       ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.097     ; 4.768      ;
; 36.904 ; reg_config:reg_config_inst1|clock_20k_cnt[14]      ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 4.692      ;
; 36.933 ; reg_config:reg_config_inst1|clock_20k_cnt[6]       ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 4.663      ;
; 36.956 ; reg_config:reg_config_inst1|clock_20k_cnt[12]      ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.097     ; 4.614      ;
; 36.997 ; power_on_delay:power_on_delay_inst|cnt2[15]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.087     ; 4.583      ;
; 36.997 ; reg_config:reg_config_inst1|clock_20k_cnt[5]       ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 4.599      ;
; 37.151 ; reg_config:reg_config_inst1|clock_20k_cnt[12]      ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 4.445      ;
; 37.183 ; reg_config:reg_config_inst1|clock_20k_cnt[4]       ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.097     ; 4.387      ;
; 37.195 ; reg_config:reg_config_inst1|clock_20k_cnt[13]      ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.097     ; 4.375      ;
; 37.230 ; cmos_select:cmos_select_inst|key_counter[7]        ; cmos_select:cmos_select_inst|key_sig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.088     ; 4.349      ;
; 37.261 ; reg_config:reg_config_inst1|clock_20k_cnt[9]       ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.097     ; 4.309      ;
; 37.312 ; reg_config:reg_config_inst1|clock_20k_cnt[7]       ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.097     ; 4.258      ;
; 37.330 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.257      ;
; 37.330 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[1]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.257      ;
; 37.330 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.257      ;
; 37.330 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.257      ;
; 37.330 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[4]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.257      ;
; 37.330 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[5]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.257      ;
; 37.330 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[6]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.257      ;
; 37.330 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[7]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.257      ;
; 37.330 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[8]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.257      ;
; 37.330 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[9]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.257      ;
; 37.330 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[10]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.257      ;
; 37.330 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[11]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.257      ;
; 37.330 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[12]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.257      ;
; 37.330 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[13]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.257      ;
; 37.330 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[14]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.257      ;
; 37.330 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[15]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.257      ;
; 37.374 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.213      ;
; 37.374 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[1]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.213      ;
; 37.374 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.213      ;
; 37.374 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.213      ;
; 37.374 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[4]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.213      ;
; 37.374 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[5]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.213      ;
; 37.374 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[6]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.213      ;
; 37.374 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[7]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.213      ;
; 37.374 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[8]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.213      ;
; 37.374 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[9]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.213      ;
; 37.374 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[10]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.213      ;
; 37.374 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[11]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.213      ;
; 37.374 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[12]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.213      ;
; 37.374 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[13]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.213      ;
; 37.374 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[14]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.213      ;
; 37.374 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[15]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 4.213      ;
; 37.378 ; reg_config:reg_config_inst1|clock_20k_cnt[4]       ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 4.218      ;
; 37.385 ; reg_config:reg_config_inst1|clock_20k_cnt[11]      ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.097     ; 4.185      ;
; 37.386 ; cmos_select:cmos_select_inst|key_counter[12]       ; cmos_select:cmos_select_inst|key_sig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.088     ; 4.193      ;
; 37.390 ; reg_config:reg_config_inst1|clock_20k_cnt[13]      ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 4.206      ;
; 37.432 ; reg_config:reg_config_inst1|clock_20k_cnt[8]       ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.097     ; 4.138      ;
; 37.454 ; cmos_select:cmos_select_inst|key_counter[6]        ; cmos_select:cmos_select_inst|key_sig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.088     ; 4.125      ;
; 37.456 ; reg_config:reg_config_inst1|clock_20k_cnt[9]       ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 4.140      ;
; 37.499 ; cmos_select:cmos_select_inst|key_counter[14]       ; cmos_select:cmos_select_inst|key_sig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.088     ; 4.080      ;
; 37.507 ; reg_config:reg_config_inst1|clock_20k_cnt[7]       ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 4.089      ;
; 37.550 ; cmos_select:cmos_select_inst|key_counter[3]        ; cmos_select:cmos_select_inst|key_sig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.088     ; 4.029      ;
; 37.562 ; cmos_select:cmos_select_inst|key_counter[13]       ; cmos_select:cmos_select_inst|key_sig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.088     ; 4.017      ;
; 37.577 ; cmos_select:cmos_select_inst|key_counter[15]       ; cmos_select:cmos_select_inst|key_sig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.088     ; 4.002      ;
; 37.579 ; cmos_select:cmos_select_inst|key_counter[11]       ; cmos_select:cmos_select_inst|key_sig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.088     ; 4.000      ;
; 37.580 ; reg_config:reg_config_inst1|clock_20k_cnt[11]      ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 4.016      ;
; 37.598 ; cmos_select:cmos_select_inst|key_counter[5]        ; cmos_select:cmos_select_inst|key_sig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.088     ; 3.981      ;
; 37.614 ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.973      ;
; 37.614 ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; reg_config:reg_config_inst1|clock_20k_cnt[1]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.973      ;
; 37.614 ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.973      ;
; 37.614 ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.973      ;
; 37.614 ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; reg_config:reg_config_inst1|clock_20k_cnt[4]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.973      ;
; 37.614 ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; reg_config:reg_config_inst1|clock_20k_cnt[5]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.973      ;
; 37.614 ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; reg_config:reg_config_inst1|clock_20k_cnt[6]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.973      ;
; 37.614 ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; reg_config:reg_config_inst1|clock_20k_cnt[7]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.973      ;
; 37.614 ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; reg_config:reg_config_inst1|clock_20k_cnt[8]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.973      ;
; 37.614 ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; reg_config:reg_config_inst1|clock_20k_cnt[9]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.080     ; 3.973      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK'                                                                                                                                                                         ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.797      ;
; 15.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.797      ;
; 15.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.797      ;
; 15.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.797      ;
; 15.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.797      ;
; 15.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.797      ;
; 15.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.797      ;
; 15.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.797      ;
; 15.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.797      ;
; 15.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.797      ;
; 15.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.797      ;
; 15.375 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.547      ;
; 15.375 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.547      ;
; 15.375 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.547      ;
; 15.375 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.547      ;
; 15.375 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.547      ;
; 15.375 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.547      ;
; 15.375 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.547      ;
; 15.375 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.547      ;
; 15.375 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.547      ;
; 15.375 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.547      ;
; 15.375 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.547      ;
; 15.462 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.460      ;
; 15.462 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.460      ;
; 15.462 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.460      ;
; 15.462 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.460      ;
; 15.462 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.460      ;
; 15.462 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.460      ;
; 15.462 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.460      ;
; 15.462 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.460      ;
; 15.462 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.460      ;
; 15.462 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.460      ;
; 15.462 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.460      ;
; 15.712 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.210      ;
; 15.712 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.210      ;
; 15.712 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.210      ;
; 15.712 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.210      ;
; 15.712 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.210      ;
; 15.712 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.210      ;
; 15.712 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.210      ;
; 15.712 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.210      ;
; 15.712 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.210      ;
; 15.712 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.210      ;
; 15.712 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.210      ;
; 15.746 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.176      ;
; 15.746 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.176      ;
; 15.746 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.176      ;
; 15.746 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.176      ;
; 15.746 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.176      ;
; 15.746 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.176      ;
; 15.746 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.176      ;
; 15.746 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.176      ;
; 15.746 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.176      ;
; 15.746 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.176      ;
; 15.746 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.176      ;
; 15.822 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.100      ;
; 15.822 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.100      ;
; 15.822 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.100      ;
; 15.822 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.100      ;
; 15.822 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.100      ;
; 15.822 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.100      ;
; 15.822 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.100      ;
; 15.822 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.100      ;
; 15.822 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.100      ;
; 15.822 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.100      ;
; 15.822 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.100      ;
; 15.828 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.094      ;
; 15.828 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.094      ;
; 15.828 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.094      ;
; 15.828 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.094      ;
; 15.828 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.094      ;
; 15.828 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.094      ;
; 15.828 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.094      ;
; 15.828 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.094      ;
; 15.828 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.094      ;
; 15.828 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.094      ;
; 15.828 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.094      ;
; 15.880 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.042      ;
; 15.880 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.042      ;
; 15.880 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.042      ;
; 15.880 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.042      ;
; 15.880 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.042      ;
; 15.880 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.042      ;
; 15.880 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.042      ;
; 15.880 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.042      ;
; 15.880 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.042      ;
; 15.880 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.042      ;
; 15.880 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 4.042      ;
; 15.954 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 3.968      ;
; 15.954 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 3.968      ;
; 15.954 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 3.968      ;
; 15.954 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 3.968      ;
; 15.954 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 3.968      ;
; 15.954 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 3.968      ;
; 15.954 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 3.968      ;
; 15.954 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 3.968      ;
; 15.954 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 3.968      ;
; 15.954 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 3.968      ;
; 15.954 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 3.968      ;
; 15.966 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 3.956      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                           ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                              ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 198.831 ; system_ctrl:u_system_ctrl|sysrst_nr1 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 200.000      ; -0.079     ; 1.091      ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cmos1_pclk'                                                                                                                                                                                              ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.232 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 5.327      ; 3.387      ;
; -2.215 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 5.326      ; 3.403      ;
; -2.214 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 5.327      ; 3.405      ;
; -2.202 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 5.327      ; 3.417      ;
; -2.201 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 5.326      ; 3.417      ;
; -2.177 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 5.326      ; 3.441      ;
; -2.165 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|byte_state        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 5.327      ; 3.454      ;
; -2.162 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 5.326      ; 3.456      ;
; -2.130 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 5.326      ; 3.488      ;
; -2.097 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 5.326      ; 3.521      ;
; -2.065 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 5.327      ; 3.554      ;
; -2.049 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 5.326      ; 3.569      ;
; -2.039 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 5.327      ; 3.580      ;
; -1.938 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 5.327      ; 3.681      ;
; -1.936 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 5.327      ; 3.683      ;
; -1.883 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 5.326      ; 3.735      ;
; -1.879 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 5.326      ; 3.739      ;
; -1.815 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 5.326      ; 3.803      ;
; -1.815 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 5.326      ; 3.803      ;
; -1.815 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 5.326      ; 3.803      ;
; -1.815 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 5.326      ; 3.803      ;
; -1.815 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 5.326      ; 3.803      ;
; -1.793 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 5.327      ; 3.826      ;
; -1.793 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 5.327      ; 3.826      ;
; -1.793 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 5.327      ; 3.826      ;
; 0.468  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|byte_state        ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.078      ; 0.758      ;
; 0.504  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.077      ; 0.793      ;
; 0.504  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.078      ; 0.794      ;
; 0.505  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.077      ; 0.794      ;
; 0.506  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.077      ; 0.795      ;
; 0.506  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.078      ; 0.796      ;
; 0.507  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.077      ; 0.796      ;
; 0.644  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.078      ; 0.934      ;
; 0.702  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.077      ; 0.991      ;
; 1.721  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.077      ; 2.010      ;
; 1.721  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.077      ; 2.010      ;
; 1.721  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.077      ; 2.010      ;
; 1.721  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.077      ; 2.010      ;
; 1.721  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.077      ; 2.010      ;
; 1.721  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.077      ; 2.010      ;
; 1.721  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.077      ; 2.010      ;
; 1.721  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.077      ; 2.010      ;
; 1.721  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.077      ; 2.010      ;
; 1.745  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.078      ; 2.035      ;
; 1.745  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.078      ; 2.035      ;
; 1.745  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.078      ; 2.035      ;
; 1.745  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.078      ; 2.035      ;
; 1.745  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.078      ; 2.035      ;
; 1.745  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.078      ; 2.035      ;
; 1.745  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.078      ; 2.035      ;
; 1.791  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.077      ; 2.080      ;
; 1.791  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.077      ; 2.080      ;
; 1.791  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.077      ; 2.080      ;
; 1.791  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.077      ; 2.080      ;
; 1.791  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.077      ; 2.080      ;
; 1.806  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.078      ; 2.096      ;
; 1.806  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.078      ; 2.096      ;
; 1.806  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.078      ; 2.096      ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.615 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.729      ; 1.394      ;
; -0.081 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.729      ; 1.928      ;
; -0.050 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.729      ; 1.959      ;
; 0.026  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.729      ; 2.035      ;
; 0.027  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.729      ; 2.036      ;
; 0.112  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.729      ; 2.121      ;
; 0.154  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.729      ; 2.163      ;
; 0.159  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.729      ; 2.168      ;
; 0.174  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.729      ; 2.183      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.729      ; 2.195      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.729      ; 2.196      ;
; 0.320  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.729      ; 2.329      ;
; 0.332  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.729      ; 2.341      ;
; 0.335  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.729      ; 2.344      ;
; 0.338  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.729      ; 2.347      ;
; 0.338  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.729      ; 2.347      ;
; 0.382  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.729      ; 2.391      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.457  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.192      ;
; 0.487  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.779      ;
; 0.487  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.778      ;
; 0.492  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[8]                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.466      ; 1.212      ;
; 0.496  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[12]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.466      ; 1.216      ;
; 0.500  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.729      ; 2.509      ;
; 0.501  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.729      ; 2.510      ;
; 0.505  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[11]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.466      ; 1.225      ;
; 0.509  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.801      ;
; 0.510  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.801      ;
; 0.513  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.804      ;
; 0.516  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.808      ;
; 0.519  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.811      ;
; 0.520  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.812      ;
; 0.526  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.818      ;
; 0.528  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.729      ; 2.537      ;
; 0.529  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[13]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.466      ; 1.249      ;
; 0.531  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 1.179      ;
; 0.532  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 1.180      ;
; 0.535  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.826      ;
; 0.536  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.827      ;
; 0.537  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.829      ;
; 0.538  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.473      ; 1.265      ;
; 0.541  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.833      ;
; 0.552  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.844      ;
; 0.553  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.845      ;
; 0.555  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 1.203      ;
; 0.557  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 1.205      ;
; 0.559  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 1.207      ;
; 0.559  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.851      ;
; 0.563  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 1.211      ;
; 0.576  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.868      ;
; 0.599  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 1.247      ;
; 0.627  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.918      ;
; 0.627  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.919      ;
; 0.628  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.919      ;
; 0.636  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.928      ;
; 0.640  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.932      ;
; 0.641  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.932      ;
; 0.641  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.932      ;
; 0.641  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.932      ;
; 0.644  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.935      ;
; 0.651  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.942      ;
; 0.661  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.953      ;
; 0.668  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.960      ;
; 0.672  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.964      ;
; 0.705  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.996      ;
; 0.707  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.998      ;
; 0.708  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.999      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.268 ; reg_config:reg_config_inst1|clock_20k         ; reg_config:reg_config_inst1|clock_20k         ; reg_config:reg_config_inst1|clock_20k                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 0.758      ;
; -0.258 ; reg_config:reg_config_inst2|clock_20k         ; reg_config:reg_config_inst2|clock_20k         ; reg_config:reg_config_inst2|clock_20k                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 0.758      ;
; -0.241 ; reg_config:reg_config_inst1|clock_20k         ; reg_config:reg_config_inst1|clock_20k         ; reg_config:reg_config_inst1|clock_20k                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 0.785      ;
; -0.231 ; reg_config:reg_config_inst2|clock_20k         ; reg_config:reg_config_inst2|clock_20k         ; reg_config:reg_config_inst2|clock_20k                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 0.785      ;
; 0.762  ; cmos_select:cmos_select_inst|key_counter[3]   ; cmos_select:cmos_select_inst|key_counter[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762  ; reg_config:reg_config_inst1|clock_20k_cnt[3]  ; reg_config:reg_config_inst1|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.763  ; cmos_select:cmos_select_inst|key_counter[1]   ; cmos_select:cmos_select_inst|key_counter[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763  ; cmos_select:cmos_select_inst|key_counter[5]   ; cmos_select:cmos_select_inst|key_counter[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763  ; cmos_select:cmos_select_inst|key_counter[11]  ; cmos_select:cmos_select_inst|key_counter[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763  ; cmos_select:cmos_select_inst|key_counter[13]  ; cmos_select:cmos_select_inst|key_counter[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763  ; power_on_delay:power_on_delay_inst|cnt2[3]    ; power_on_delay:power_on_delay_inst|cnt2[3]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.763  ; reg_config:reg_config_inst1|clock_20k_cnt[1]  ; reg_config:reg_config_inst1|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763  ; reg_config:reg_config_inst1|clock_20k_cnt[5]  ; reg_config:reg_config_inst1|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763  ; reg_config:reg_config_inst1|clock_20k_cnt[11] ; reg_config:reg_config_inst1|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763  ; reg_config:reg_config_inst1|clock_20k_cnt[13] ; reg_config:reg_config_inst1|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764  ; cmos_select:cmos_select_inst|key_counter[15]  ; cmos_select:cmos_select_inst|key_counter[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764  ; power_on_delay:power_on_delay_inst|cnt2[1]    ; power_on_delay:power_on_delay_inst|cnt2[1]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764  ; power_on_delay:power_on_delay_inst|cnt2[5]    ; power_on_delay:power_on_delay_inst|cnt2[5]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764  ; power_on_delay:power_on_delay_inst|cnt2[11]   ; power_on_delay:power_on_delay_inst|cnt2[11]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764  ; power_on_delay:power_on_delay_inst|cnt2[13]   ; power_on_delay:power_on_delay_inst|cnt2[13]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764  ; reg_config:reg_config_inst1|clock_20k_cnt[15] ; reg_config:reg_config_inst1|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765  ; cmos_select:cmos_select_inst|key_counter[2]   ; cmos_select:cmos_select_inst|key_counter[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765  ; cmos_select:cmos_select_inst|key_counter[6]   ; cmos_select:cmos_select_inst|key_counter[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765  ; cmos_select:cmos_select_inst|key_counter[7]   ; cmos_select:cmos_select_inst|key_counter[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765  ; cmos_select:cmos_select_inst|key_counter[9]   ; cmos_select:cmos_select_inst|key_counter[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765  ; power_on_delay:power_on_delay_inst|cnt2[15]   ; power_on_delay:power_on_delay_inst|cnt2[15]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765  ; reg_config:reg_config_inst1|clock_20k_cnt[2]  ; reg_config:reg_config_inst1|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765  ; reg_config:reg_config_inst1|clock_20k_cnt[6]  ; reg_config:reg_config_inst1|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765  ; reg_config:reg_config_inst1|clock_20k_cnt[7]  ; reg_config:reg_config_inst1|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765  ; reg_config:reg_config_inst1|clock_20k_cnt[9]  ; reg_config:reg_config_inst1|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766  ; cmos_select:cmos_select_inst|key_counter[4]   ; cmos_select:cmos_select_inst|key_counter[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766  ; cmos_select:cmos_select_inst|key_counter[14]  ; cmos_select:cmos_select_inst|key_counter[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766  ; power_on_delay:power_on_delay_inst|cnt2[2]    ; power_on_delay:power_on_delay_inst|cnt2[2]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766  ; power_on_delay:power_on_delay_inst|cnt2[6]    ; power_on_delay:power_on_delay_inst|cnt2[6]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766  ; power_on_delay:power_on_delay_inst|cnt2[7]    ; power_on_delay:power_on_delay_inst|cnt2[7]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766  ; power_on_delay:power_on_delay_inst|cnt2[9]    ; power_on_delay:power_on_delay_inst|cnt2[9]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766  ; reg_config:reg_config_inst1|clock_20k_cnt[4]  ; reg_config:reg_config_inst1|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766  ; reg_config:reg_config_inst1|clock_20k_cnt[14] ; reg_config:reg_config_inst1|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.767  ; cmos_select:cmos_select_inst|key_counter[8]   ; cmos_select:cmos_select_inst|key_counter[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767  ; cmos_select:cmos_select_inst|key_counter[10]  ; cmos_select:cmos_select_inst|key_counter[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767  ; cmos_select:cmos_select_inst|key_counter[12]  ; cmos_select:cmos_select_inst|key_counter[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767  ; power_on_delay:power_on_delay_inst|cnt2[4]    ; power_on_delay:power_on_delay_inst|cnt2[4]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.767  ; power_on_delay:power_on_delay_inst|cnt2[14]   ; power_on_delay:power_on_delay_inst|cnt2[14]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.767  ; reg_config:reg_config_inst1|clock_20k_cnt[8]  ; reg_config:reg_config_inst1|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767  ; reg_config:reg_config_inst1|clock_20k_cnt[10] ; reg_config:reg_config_inst1|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767  ; reg_config:reg_config_inst1|clock_20k_cnt[12] ; reg_config:reg_config_inst1|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.768  ; power_on_delay:power_on_delay_inst|cnt2[8]    ; power_on_delay:power_on_delay_inst|cnt2[8]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768  ; power_on_delay:power_on_delay_inst|cnt2[10]   ; power_on_delay:power_on_delay_inst|cnt2[10]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768  ; power_on_delay:power_on_delay_inst|cnt2[12]   ; power_on_delay:power_on_delay_inst|cnt2[12]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.787  ; cmos_select:cmos_select_inst|key_counter[0]   ; cmos_select:cmos_select_inst|key_counter[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.079      ;
; 0.787  ; reg_config:reg_config_inst1|clock_20k_cnt[0]  ; reg_config:reg_config_inst1|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.079      ;
; 0.788  ; power_on_delay:power_on_delay_inst|cnt2[0]    ; power_on_delay:power_on_delay_inst|cnt2[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.079      ;
; 1.117  ; cmos_select:cmos_select_inst|key_counter[1]   ; cmos_select:cmos_select_inst|key_counter[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117  ; cmos_select:cmos_select_inst|key_counter[3]   ; cmos_select:cmos_select_inst|key_counter[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117  ; reg_config:reg_config_inst1|clock_20k_cnt[1]  ; reg_config:reg_config_inst1|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117  ; reg_config:reg_config_inst1|clock_20k_cnt[3]  ; reg_config:reg_config_inst1|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.118  ; cmos_select:cmos_select_inst|key_counter[5]   ; cmos_select:cmos_select_inst|key_counter[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118  ; cmos_select:cmos_select_inst|key_counter[13]  ; cmos_select:cmos_select_inst|key_counter[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118  ; cmos_select:cmos_select_inst|key_counter[11]  ; cmos_select:cmos_select_inst|key_counter[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118  ; reg_config:reg_config_inst1|clock_20k_cnt[5]  ; reg_config:reg_config_inst1|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118  ; power_on_delay:power_on_delay_inst|cnt2[1]    ; power_on_delay:power_on_delay_inst|cnt2[2]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.409      ;
; 1.118  ; reg_config:reg_config_inst1|clock_20k_cnt[13] ; reg_config:reg_config_inst1|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118  ; power_on_delay:power_on_delay_inst|cnt2[3]    ; power_on_delay:power_on_delay_inst|cnt2[4]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.409      ;
; 1.118  ; reg_config:reg_config_inst1|clock_20k_cnt[11] ; reg_config:reg_config_inst1|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.119  ; cmos_select:cmos_select_inst|key_counter[7]   ; cmos_select:cmos_select_inst|key_counter[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.119  ; cmos_select:cmos_select_inst|key_counter[9]   ; cmos_select:cmos_select_inst|key_counter[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.119  ; power_on_delay:power_on_delay_inst|cnt2[5]    ; power_on_delay:power_on_delay_inst|cnt2[6]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.410      ;
; 1.119  ; power_on_delay:power_on_delay_inst|cnt2[13]   ; power_on_delay:power_on_delay_inst|cnt2[14]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.410      ;
; 1.119  ; reg_config:reg_config_inst1|clock_20k_cnt[7]  ; reg_config:reg_config_inst1|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.119  ; reg_config:reg_config_inst1|clock_20k_cnt[9]  ; reg_config:reg_config_inst1|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.119  ; power_on_delay:power_on_delay_inst|cnt2[11]   ; power_on_delay:power_on_delay_inst|cnt2[12]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.410      ;
; 1.120  ; power_on_delay:power_on_delay_inst|cnt2[7]    ; power_on_delay:power_on_delay_inst|cnt2[8]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.411      ;
; 1.120  ; power_on_delay:power_on_delay_inst|cnt2[9]    ; power_on_delay:power_on_delay_inst|cnt2[10]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.411      ;
; 1.125  ; cmos_select:cmos_select_inst|key_counter[0]   ; cmos_select:cmos_select_inst|key_counter[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.417      ;
; 1.125  ; reg_config:reg_config_inst1|clock_20k_cnt[0]  ; reg_config:reg_config_inst1|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.417      ;
; 1.126  ; cmos_select:cmos_select_inst|key_counter[2]   ; cmos_select:cmos_select_inst|key_counter[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126  ; cmos_select:cmos_select_inst|key_counter[6]   ; cmos_select:cmos_select_inst|key_counter[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126  ; reg_config:reg_config_inst1|clock_20k_cnt[2]  ; reg_config:reg_config_inst1|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126  ; power_on_delay:power_on_delay_inst|cnt2[0]    ; power_on_delay:power_on_delay_inst|cnt2[1]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.417      ;
; 1.126  ; reg_config:reg_config_inst1|clock_20k_cnt[6]  ; reg_config:reg_config_inst1|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.418      ;
; 1.127  ; cmos_select:cmos_select_inst|key_counter[4]   ; cmos_select:cmos_select_inst|key_counter[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.127  ; cmos_select:cmos_select_inst|key_counter[14]  ; cmos_select:cmos_select_inst|key_counter[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.127  ; power_on_delay:power_on_delay_inst|cnt2[2]    ; power_on_delay:power_on_delay_inst|cnt2[3]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.418      ;
; 1.127  ; reg_config:reg_config_inst1|clock_20k_cnt[4]  ; reg_config:reg_config_inst1|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.127  ; reg_config:reg_config_inst1|clock_20k_cnt[14] ; reg_config:reg_config_inst1|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.127  ; power_on_delay:power_on_delay_inst|cnt2[6]    ; power_on_delay:power_on_delay_inst|cnt2[7]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.418      ;
; 1.128  ; cmos_select:cmos_select_inst|key_counter[10]  ; cmos_select:cmos_select_inst|key_counter[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.128  ; cmos_select:cmos_select_inst|key_counter[12]  ; cmos_select:cmos_select_inst|key_counter[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.128  ; cmos_select:cmos_select_inst|key_counter[8]   ; cmos_select:cmos_select_inst|key_counter[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.128  ; reg_config:reg_config_inst1|clock_20k_cnt[10] ; reg_config:reg_config_inst1|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.128  ; reg_config:reg_config_inst1|clock_20k_cnt[12] ; reg_config:reg_config_inst1|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.128  ; power_on_delay:power_on_delay_inst|cnt2[4]    ; power_on_delay:power_on_delay_inst|cnt2[5]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.419      ;
; 1.128  ; power_on_delay:power_on_delay_inst|cnt2[14]   ; power_on_delay:power_on_delay_inst|cnt2[15]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.419      ;
; 1.128  ; reg_config:reg_config_inst1|clock_20k_cnt[8]  ; reg_config:reg_config_inst1|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.129  ; power_on_delay:power_on_delay_inst|cnt2[10]   ; power_on_delay:power_on_delay_inst|cnt2[11]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.420      ;
; 1.129  ; power_on_delay:power_on_delay_inst|cnt2[12]   ; power_on_delay:power_on_delay_inst|cnt2[13]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.420      ;
; 1.129  ; power_on_delay:power_on_delay_inst|cnt2[8]    ; power_on_delay:power_on_delay_inst|cnt2[9]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.420      ;
; 1.134  ; cmos_select:cmos_select_inst|key_counter[0]   ; cmos_select:cmos_select_inst|key_counter[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.426      ;
; 1.134  ; reg_config:reg_config_inst1|clock_20k_cnt[0]  ; reg_config:reg_config_inst1|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.426      ;
; 1.135  ; cmos_select:cmos_select_inst|key_counter[2]   ; cmos_select:cmos_select_inst|key_counter[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.427      ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'reg_config:reg_config_inst1|clock_20k'                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.251 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[17]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.723      ; 2.754      ;
; -0.242 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[2]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.735      ; 2.775      ;
; -0.236 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[6]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.720      ; 2.766      ;
; -0.234 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[19]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.725      ; 2.773      ;
; -0.234 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[11]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.725      ; 2.773      ;
; -0.230 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[16]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.722      ; 2.774      ;
; -0.229 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[18]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.738      ; 2.791      ;
; -0.208 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[0]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.738      ; 2.812      ;
; -0.198 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[8]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.738      ; 2.822      ;
; -0.191 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[21]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.740      ; 2.831      ;
; -0.191 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[20]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.740      ; 2.831      ;
; -0.191 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[22]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.740      ; 2.831      ;
; -0.191 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[15]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.740      ; 2.831      ;
; -0.181 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[1]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.723      ; 2.824      ;
; -0.160 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[5]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.737      ; 2.859      ;
; -0.159 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[12]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.742      ; 2.865      ;
; -0.159 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[10]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.742      ; 2.865      ;
; -0.148 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[9]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.743      ; 2.877      ;
; -0.142 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[4]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.723      ; 2.863      ;
; -0.057 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[13]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.721      ; 2.946      ;
; 0.019  ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[3]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.728      ; 3.029      ;
; 0.019  ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[7]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.728      ; 3.029      ;
; 0.454  ; reg_config:reg_config_inst1|config_step.10          ; reg_config:reg_config_inst1|config_step.10          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; reg_config:reg_config_inst1|start                   ; reg_config:reg_config_inst1|start                   ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.080      ; 0.746      ;
; 0.455  ; reg_config:reg_config_inst1|i2c_com:u1|tr_end       ; reg_config:reg_config_inst1|i2c_com:u1|tr_end       ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; reg_config:reg_config_inst1|on_counter[0]           ; reg_config:reg_config_inst1|on_counter[0]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; reg_config:reg_config_inst1|reg_index[1]            ; reg_config:reg_config_inst1|reg_index[1]            ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; reg_config:reg_config_inst1|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst1|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; reg_config:reg_config_inst1|i2c_com:u1|sclk         ; reg_config:reg_config_inst1|i2c_com:u1|sclk         ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 0.746      ;
; 0.544  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 0.835      ;
; 0.739  ; reg_config:reg_config_inst1|reg_conf_done_reg       ; reg_config:reg_config_inst1|config_step.00          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.030      ;
; 0.742  ; reg_config:reg_config_inst1|reg_conf_done_reg       ; reg_config:reg_config_inst1|reg_index[3]            ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.033      ;
; 0.742  ; reg_config:reg_config_inst1|reg_conf_done_reg       ; reg_config:reg_config_inst1|reg_index[8]            ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.033      ;
; 0.764  ; reg_config:reg_config_inst1|on_counter[2]           ; reg_config:reg_config_inst1|on_counter[2]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.055      ;
; 0.764  ; reg_config:reg_config_inst1|on_counter[6]           ; reg_config:reg_config_inst1|on_counter[6]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.055      ;
; 0.765  ; reg_config:reg_config_inst1|on_counter[3]           ; reg_config:reg_config_inst1|on_counter[3]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.056      ;
; 0.765  ; reg_config:reg_config_inst1|on_counter[4]           ; reg_config:reg_config_inst1|on_counter[4]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.056      ;
; 0.765  ; reg_config:reg_config_inst1|on_counter[14]          ; reg_config:reg_config_inst1|on_counter[14]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.056      ;
; 0.766  ; reg_config:reg_config_inst1|on_counter[5]           ; reg_config:reg_config_inst1|on_counter[5]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.057      ;
; 0.766  ; reg_config:reg_config_inst1|on_counter[8]           ; reg_config:reg_config_inst1|on_counter[8]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.057      ;
; 0.766  ; reg_config:reg_config_inst1|on_counter[10]          ; reg_config:reg_config_inst1|on_counter[10]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.057      ;
; 0.766  ; reg_config:reg_config_inst1|on_counter[11]          ; reg_config:reg_config_inst1|on_counter[11]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.057      ;
; 0.766  ; reg_config:reg_config_inst1|on_counter[12]          ; reg_config:reg_config_inst1|on_counter[12]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.057      ;
; 0.766  ; reg_config:reg_config_inst1|on_counter[13]          ; reg_config:reg_config_inst1|on_counter[13]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.057      ;
; 0.767  ; reg_config:reg_config_inst1|on_counter[15]          ; reg_config:reg_config_inst1|on_counter[15]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.058      ;
; 0.768  ; reg_config:reg_config_inst1|on_counter[7]           ; reg_config:reg_config_inst1|on_counter[7]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.059      ;
; 0.768  ; reg_config:reg_config_inst1|on_counter[9]           ; reg_config:reg_config_inst1|on_counter[9]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.059      ;
; 0.784  ; reg_config:reg_config_inst1|on_counter[0]           ; reg_config:reg_config_inst1|on_counter[1]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.075      ;
; 0.791  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.082      ;
; 0.796  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.087      ;
; 0.806  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.097      ;
; 0.806  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.097      ;
; 0.836  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.127      ;
; 0.843  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst1|i2c_com:u1|sclk         ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.134      ;
; 0.893  ; reg_config:reg_config_inst1|reg_conf_done_reg       ; reg_config:reg_config_inst1|reg_index[2]            ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.184      ;
; 0.895  ; reg_config:reg_config_inst1|config_step.00          ; reg_config:reg_config_inst1|config_step.01          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.186      ;
; 0.933  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst1|i2c_com:u1|sclk         ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.224      ;
; 0.969  ; reg_config:reg_config_inst1|config_step.00          ; reg_config:reg_config_inst1|config_step.00          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.260      ;
; 0.998  ; reg_config:reg_config_inst1|on_counter[1]           ; reg_config:reg_config_inst1|on_counter[1]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.289      ;
; 1.074  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst1|i2c_com:u1|sclk         ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.365      ;
; 1.098  ; reg_config:reg_config_inst1|reg_conf_done_reg       ; reg_config:reg_config_inst1|config_step.01          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.389      ;
; 1.118  ; reg_config:reg_config_inst1|on_counter[2]           ; reg_config:reg_config_inst1|on_counter[3]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.409      ;
; 1.119  ; reg_config:reg_config_inst1|on_counter[4]           ; reg_config:reg_config_inst1|on_counter[5]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.410      ;
; 1.119  ; reg_config:reg_config_inst1|on_counter[14]          ; reg_config:reg_config_inst1|on_counter[15]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.410      ;
; 1.119  ; reg_config:reg_config_inst1|on_counter[6]           ; reg_config:reg_config_inst1|on_counter[7]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.410      ;
; 1.120  ; reg_config:reg_config_inst1|on_counter[10]          ; reg_config:reg_config_inst1|on_counter[11]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.411      ;
; 1.120  ; reg_config:reg_config_inst1|on_counter[12]          ; reg_config:reg_config_inst1|on_counter[13]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.411      ;
; 1.120  ; reg_config:reg_config_inst1|on_counter[8]           ; reg_config:reg_config_inst1|on_counter[9]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.411      ;
; 1.126  ; reg_config:reg_config_inst1|on_counter[3]           ; reg_config:reg_config_inst1|on_counter[4]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.417      ;
; 1.127  ; reg_config:reg_config_inst1|on_counter[5]           ; reg_config:reg_config_inst1|on_counter[6]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.418      ;
; 1.127  ; reg_config:reg_config_inst1|on_counter[0]           ; reg_config:reg_config_inst1|on_counter[2]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.418      ;
; 1.127  ; reg_config:reg_config_inst1|on_counter[13]          ; reg_config:reg_config_inst1|on_counter[14]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.418      ;
; 1.127  ; reg_config:reg_config_inst1|on_counter[11]          ; reg_config:reg_config_inst1|on_counter[12]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.418      ;
; 1.129  ; reg_config:reg_config_inst1|on_counter[7]           ; reg_config:reg_config_inst1|on_counter[8]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.420      ;
; 1.129  ; reg_config:reg_config_inst1|on_counter[9]           ; reg_config:reg_config_inst1|on_counter[10]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.420      ;
; 1.135  ; reg_config:reg_config_inst1|on_counter[3]           ; reg_config:reg_config_inst1|on_counter[5]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.426      ;
; 1.136  ; reg_config:reg_config_inst1|on_counter[0]           ; reg_config:reg_config_inst1|on_counter[3]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.427      ;
; 1.136  ; reg_config:reg_config_inst1|on_counter[13]          ; reg_config:reg_config_inst1|on_counter[15]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.427      ;
; 1.136  ; reg_config:reg_config_inst1|on_counter[5]           ; reg_config:reg_config_inst1|on_counter[7]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.427      ;
; 1.136  ; reg_config:reg_config_inst1|on_counter[11]          ; reg_config:reg_config_inst1|on_counter[13]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.427      ;
; 1.138  ; reg_config:reg_config_inst1|on_counter[9]           ; reg_config:reg_config_inst1|on_counter[11]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.429      ;
; 1.138  ; reg_config:reg_config_inst1|on_counter[7]           ; reg_config:reg_config_inst1|on_counter[9]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.429      ;
; 1.144  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.435      ;
; 1.159  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.450      ;
; 1.159  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.450      ;
; 1.165  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.456      ;
; 1.168  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.459      ;
; 1.169  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.460      ;
; 1.178  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.469      ;
; 1.184  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst1|i2c_com:u1|sclk         ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.475      ;
; 1.189  ; reg_config:reg_config_inst1|key_on                  ; reg_config:reg_config_inst1|config_step.00          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.480      ;
; 1.209  ; reg_config:reg_config_inst1|config_step.01          ; reg_config:reg_config_inst1|config_step.01          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.500      ;
; 1.236  ; reg_config:reg_config_inst1|reg_index[8]            ; reg_config:reg_config_inst1|config_step.00          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.527      ;
; 1.249  ; reg_config:reg_config_inst1|on_counter[2]           ; reg_config:reg_config_inst1|on_counter[4]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.540      ;
; 1.250  ; reg_config:reg_config_inst1|on_counter[4]           ; reg_config:reg_config_inst1|on_counter[6]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.541      ;
; 1.250  ; reg_config:reg_config_inst1|on_counter[6]           ; reg_config:reg_config_inst1|on_counter[8]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.541      ;
; 1.251  ; reg_config:reg_config_inst1|on_counter[12]          ; reg_config:reg_config_inst1|on_counter[14]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.542      ;
; 1.251  ; reg_config:reg_config_inst1|on_counter[10]          ; reg_config:reg_config_inst1|on_counter[12]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.542      ;
; 1.251  ; reg_config:reg_config_inst1|on_counter[8]           ; reg_config:reg_config_inst1|on_counter[10]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.542      ;
; 1.258  ; reg_config:reg_config_inst1|on_counter[2]           ; reg_config:reg_config_inst1|on_counter[5]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.079      ; 1.549      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'reg_config:reg_config_inst2|clock_20k'                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.194 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[18]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.072      ; 3.160      ;
; -0.194 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[16]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.072      ; 3.160      ;
; -0.194 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[10]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.072      ; 3.160      ;
; -0.194 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[13]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.072      ; 3.160      ;
; -0.194 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[7]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.072      ; 3.160      ;
; -0.166 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[1]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.069      ; 3.185      ;
; -0.163 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[5]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.084      ; 3.203      ;
; -0.151 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[8]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.070      ; 3.201      ;
; -0.147 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[11]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.084      ; 3.219      ;
; -0.145 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[17]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.072      ; 3.209      ;
; -0.139 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[4]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.072      ; 3.215      ;
; -0.134 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[9]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.073      ; 3.221      ;
; -0.126 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[19]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.066      ; 3.222      ;
; -0.120 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[6]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.074      ; 3.236      ;
; -0.117 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[0]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.072      ; 3.237      ;
; -0.117 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[12]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.072      ; 3.237      ;
; -0.103 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[21]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.085      ; 3.264      ;
; -0.103 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[22]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.085      ; 3.264      ;
; -0.103 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[20]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.085      ; 3.264      ;
; -0.103 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[15]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.085      ; 3.264      ;
; -0.055 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[2]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.070      ; 3.297      ;
; -0.055 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[3]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.070      ; 3.297      ;
; 0.454  ; reg_config:reg_config_inst2|on_counter[0]           ; reg_config:reg_config_inst2|on_counter[0]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; reg_config:reg_config_inst2|reg_index[1]            ; reg_config:reg_config_inst2|reg_index[1]            ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.080      ; 0.746      ;
; 0.455  ; reg_config:reg_config_inst2|i2c_com:u1|tr_end       ; reg_config:reg_config_inst2|i2c_com:u1|tr_end       ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; reg_config:reg_config_inst2|config_step.10          ; reg_config:reg_config_inst2|config_step.10          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; reg_config:reg_config_inst2|reg_conf_done_reg       ; reg_config:reg_config_inst2|reg_conf_done_reg       ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; reg_config:reg_config_inst2|start                   ; reg_config:reg_config_inst2|start                   ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; reg_config:reg_config_inst2|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst2|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; reg_config:reg_config_inst2|i2c_com:u1|sclk         ; reg_config:reg_config_inst2|i2c_com:u1|sclk         ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 0.746      ;
; 0.519  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 0.810      ;
; 0.748  ; reg_config:reg_config_inst2|on_counter[11]          ; reg_config:reg_config_inst2|on_counter[11]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.039      ;
; 0.749  ; reg_config:reg_config_inst2|on_counter[8]           ; reg_config:reg_config_inst2|on_counter[8]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.040      ;
; 0.750  ; reg_config:reg_config_inst2|on_counter[9]           ; reg_config:reg_config_inst2|on_counter[9]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.041      ;
; 0.764  ; reg_config:reg_config_inst2|on_counter[2]           ; reg_config:reg_config_inst2|on_counter[2]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.055      ;
; 0.764  ; reg_config:reg_config_inst2|on_counter[6]           ; reg_config:reg_config_inst2|on_counter[6]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.055      ;
; 0.765  ; reg_config:reg_config_inst2|on_counter[3]           ; reg_config:reg_config_inst2|on_counter[3]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.056      ;
; 0.765  ; reg_config:reg_config_inst2|on_counter[4]           ; reg_config:reg_config_inst2|on_counter[4]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.056      ;
; 0.765  ; reg_config:reg_config_inst2|on_counter[14]          ; reg_config:reg_config_inst2|on_counter[14]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.056      ;
; 0.766  ; reg_config:reg_config_inst2|on_counter[5]           ; reg_config:reg_config_inst2|on_counter[5]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.057      ;
; 0.766  ; reg_config:reg_config_inst2|on_counter[10]          ; reg_config:reg_config_inst2|on_counter[10]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.057      ;
; 0.766  ; reg_config:reg_config_inst2|on_counter[12]          ; reg_config:reg_config_inst2|on_counter[12]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.057      ;
; 0.766  ; reg_config:reg_config_inst2|on_counter[13]          ; reg_config:reg_config_inst2|on_counter[13]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.057      ;
; 0.767  ; reg_config:reg_config_inst2|on_counter[15]          ; reg_config:reg_config_inst2|on_counter[15]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.058      ;
; 0.768  ; reg_config:reg_config_inst2|on_counter[7]           ; reg_config:reg_config_inst2|on_counter[7]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.059      ;
; 0.772  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.063      ;
; 0.776  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.067      ;
; 0.784  ; reg_config:reg_config_inst2|on_counter[1]           ; reg_config:reg_config_inst2|on_counter[1]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.075      ;
; 0.791  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.082      ;
; 0.799  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.090      ;
; 0.806  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.097      ;
; 0.806  ; reg_config:reg_config_inst2|config_step.10          ; reg_config:reg_config_inst2|config_step.11          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.097      ;
; 0.838  ; reg_config:reg_config_inst2|config_step.10          ; reg_config:reg_config_inst2|config_step.00          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.129      ;
; 0.868  ; reg_config:reg_config_inst2|reg_index[8]            ; reg_config:reg_config_inst2|i2c_data[11]            ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.080      ; 1.160      ;
; 0.915  ; reg_config:reg_config_inst2|config_step.00          ; reg_config:reg_config_inst2|config_step.01          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.206      ;
; 0.934  ; reg_config:reg_config_inst2|on_counter[0]           ; reg_config:reg_config_inst2|key_on                  ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.080      ; 1.226      ;
; 0.987  ; reg_config:reg_config_inst2|reg_conf_done_reg       ; reg_config:reg_config_inst2|config_step.01          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.278      ;
; 1.103  ; reg_config:reg_config_inst2|on_counter[8]           ; reg_config:reg_config_inst2|on_counter[9]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.394      ;
; 1.109  ; reg_config:reg_config_inst2|on_counter[11]          ; reg_config:reg_config_inst2|on_counter[12]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.400      ;
; 1.111  ; reg_config:reg_config_inst2|on_counter[9]           ; reg_config:reg_config_inst2|on_counter[10]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.402      ;
; 1.118  ; reg_config:reg_config_inst2|on_counter[2]           ; reg_config:reg_config_inst2|on_counter[3]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.409      ;
; 1.118  ; reg_config:reg_config_inst2|on_counter[11]          ; reg_config:reg_config_inst2|on_counter[13]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.409      ;
; 1.119  ; reg_config:reg_config_inst2|on_counter[4]           ; reg_config:reg_config_inst2|on_counter[5]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.410      ;
; 1.119  ; reg_config:reg_config_inst2|on_counter[14]          ; reg_config:reg_config_inst2|on_counter[15]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.410      ;
; 1.119  ; reg_config:reg_config_inst2|on_counter[6]           ; reg_config:reg_config_inst2|on_counter[7]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.410      ;
; 1.120  ; reg_config:reg_config_inst2|on_counter[10]          ; reg_config:reg_config_inst2|on_counter[11]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.411      ;
; 1.120  ; reg_config:reg_config_inst2|on_counter[12]          ; reg_config:reg_config_inst2|on_counter[13]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.411      ;
; 1.120  ; reg_config:reg_config_inst2|on_counter[9]           ; reg_config:reg_config_inst2|on_counter[11]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.411      ;
; 1.126  ; reg_config:reg_config_inst2|on_counter[3]           ; reg_config:reg_config_inst2|on_counter[4]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.417      ;
; 1.127  ; reg_config:reg_config_inst2|on_counter[5]           ; reg_config:reg_config_inst2|on_counter[6]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.418      ;
; 1.127  ; reg_config:reg_config_inst2|on_counter[1]           ; reg_config:reg_config_inst2|on_counter[2]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.418      ;
; 1.127  ; reg_config:reg_config_inst2|on_counter[13]          ; reg_config:reg_config_inst2|on_counter[14]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.418      ;
; 1.128  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.419      ;
; 1.129  ; reg_config:reg_config_inst2|on_counter[7]           ; reg_config:reg_config_inst2|on_counter[8]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.420      ;
; 1.135  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.426      ;
; 1.135  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.426      ;
; 1.135  ; reg_config:reg_config_inst2|on_counter[3]           ; reg_config:reg_config_inst2|on_counter[5]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.426      ;
; 1.136  ; reg_config:reg_config_inst2|on_counter[1]           ; reg_config:reg_config_inst2|on_counter[3]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.427      ;
; 1.136  ; reg_config:reg_config_inst2|on_counter[13]          ; reg_config:reg_config_inst2|on_counter[15]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.427      ;
; 1.136  ; reg_config:reg_config_inst2|on_counter[5]           ; reg_config:reg_config_inst2|on_counter[7]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.427      ;
; 1.138  ; reg_config:reg_config_inst2|on_counter[7]           ; reg_config:reg_config_inst2|on_counter[9]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.429      ;
; 1.141  ; reg_config:reg_config_inst2|config_step.11          ; reg_config:reg_config_inst2|config_step.00          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.432      ;
; 1.144  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.435      ;
; 1.152  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.443      ;
; 1.154  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.445      ;
; 1.163  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.454      ;
; 1.165  ; reg_config:reg_config_inst2|config_step.01          ; reg_config:reg_config_inst2|start                   ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.456      ;
; 1.185  ; reg_config:reg_config_inst2|reg_index[7]            ; reg_config:reg_config_inst2|reg_index[7]            ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.080      ; 1.477      ;
; 1.187  ; reg_config:reg_config_inst2|reg_index[6]            ; reg_config:reg_config_inst2|reg_index[6]            ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.080      ; 1.479      ;
; 1.190  ; reg_config:reg_config_inst2|reg_index[0]            ; reg_config:reg_config_inst2|reg_index[0]            ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.080      ; 1.482      ;
; 1.204  ; reg_config:reg_config_inst2|reg_conf_done_reg       ; reg_config:reg_config_inst2|config_step.00          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.495      ;
; 1.234  ; reg_config:reg_config_inst2|on_counter[8]           ; reg_config:reg_config_inst2|on_counter[10]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.525      ;
; 1.243  ; reg_config:reg_config_inst2|on_counter[8]           ; reg_config:reg_config_inst2|on_counter[11]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.534      ;
; 1.249  ; reg_config:reg_config_inst2|on_counter[2]           ; reg_config:reg_config_inst2|on_counter[4]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.540      ;
; 1.249  ; reg_config:reg_config_inst2|on_counter[11]          ; reg_config:reg_config_inst2|on_counter[14]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.540      ;
; 1.250  ; reg_config:reg_config_inst2|on_counter[4]           ; reg_config:reg_config_inst2|on_counter[6]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.541      ;
; 1.250  ; reg_config:reg_config_inst2|on_counter[6]           ; reg_config:reg_config_inst2|on_counter[8]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.541      ;
; 1.251  ; reg_config:reg_config_inst2|on_counter[10]          ; reg_config:reg_config_inst2|on_counter[12]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.542      ;
; 1.251  ; reg_config:reg_config_inst2|on_counter[12]          ; reg_config:reg_config_inst2|on_counter[14]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.542      ;
; 1.251  ; reg_config:reg_config_inst2|on_counter[9]           ; reg_config:reg_config_inst2|on_counter[12]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.079      ; 1.542      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.436 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.437 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.746      ;
; 0.437 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.746      ;
; 0.455 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.511 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.802      ;
; 0.565 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.217      ;
; 0.570 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 1.218      ;
; 0.609 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.261      ;
; 0.675 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.966      ;
; 0.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.568      ; 1.456      ;
; 0.692 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.983      ;
; 0.718 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.008      ;
; 0.747 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.749 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.763 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.053      ;
; 0.764 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.766 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.768 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.773 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.064      ;
; 0.782 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.073      ;
; 0.782 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.073      ;
; 0.785 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.076      ;
; 0.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.568      ; 1.613      ;
; 0.891 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.531      ; 1.634      ;
; 0.899 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.531      ; 1.642      ;
; 0.958 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.249      ;
; 0.961 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.252      ;
; 0.966 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.257      ;
; 0.974 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.265      ;
; 0.975 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.266      ;
; 0.979 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.270      ;
; 0.980 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.271      ;
; 0.980 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.271      ;
; 0.981 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.291      ;
; 0.988 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.278      ;
; 0.990 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.568      ; 1.770      ;
; 0.997 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.288      ;
; 0.999 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.571      ; 1.782      ;
; 1.012 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.076     ; 1.190      ;
; 1.019 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.329      ;
; 1.050 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.344      ;
; 1.068 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.076     ; 1.246      ;
; 1.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.076     ; 1.249      ;
; 1.078 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.366      ;
; 1.088 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.380      ;
; 1.102 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.110 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.401      ;
; 1.111 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.402      ;
; 1.119 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.410      ;
; 1.120 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.411      ;
; 1.126 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.417      ;
; 1.129 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.420      ;
; 1.129 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.420      ;
; 1.135 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.426      ;
; 1.136 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.427      ;
; 1.138 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.429      ;
; 1.138 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.429      ;
; 1.146 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.437      ;
; 1.150 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.573      ; 1.935      ;
; 1.155 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.446      ;
; 1.209 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.497      ;
; 1.210 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.568      ; 1.990      ;
; 1.215 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 1.863      ;
; 1.221 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.571      ; 2.004      ;
; 1.233 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.524      ;
; 1.241 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 1.062      ;
; 1.242 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.533      ;
; 1.250 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.541      ;
; 1.250 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.541      ;
; 1.250 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.541      ;
; 1.251 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.542      ;
; 1.251 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.542      ;
; 1.259 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.550      ;
; 1.259 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.551      ;
; 1.259 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.550      ;
; 1.259 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.550      ;
; 1.260 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.551      ;
; 1.260 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.551      ;
; 1.266 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 1.087      ;
; 1.266 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.557      ;
; 1.267 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.558      ;
; 1.269 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.560      ;
; 1.275 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.566      ;
; 1.276 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.567      ;
; 1.278 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.569      ;
; 1.280 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 2.066      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK'                                                                                                                                                                         ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.455 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 0.746      ;
; 0.511 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 0.802      ;
; 0.746 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.037      ;
; 0.747 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.038      ;
; 0.748 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.041      ;
; 0.751 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.042      ;
; 0.754 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.045      ;
; 0.755 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.046      ;
; 0.764 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.057      ;
; 0.768 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.059      ;
; 0.772 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.063      ;
; 0.773 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.064      ;
; 0.963 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.254      ;
; 1.100 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.391      ;
; 1.101 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.392      ;
; 1.102 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.393      ;
; 1.107 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.398      ;
; 1.108 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.399      ;
; 1.110 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.401      ;
; 1.111 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.402      ;
; 1.112 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.403      ;
; 1.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.407      ;
; 1.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.407      ;
; 1.118 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.409      ;
; 1.119 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.410      ;
; 1.120 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.411      ;
; 1.121 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.412      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.416      ;
; 1.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.418      ;
; 1.129 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.420      ;
; 1.133 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.424      ;
; 1.136 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.427      ;
; 1.142 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.433      ;
; 1.231 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.522      ;
; 1.232 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.523      ;
; 1.232 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.523      ;
; 1.233 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.524      ;
; 1.233 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.524      ;
; 1.239 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.530      ;
; 1.240 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.531      ;
; 1.241 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.532      ;
; 1.241 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.532      ;
; 1.242 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.533      ;
; 1.242 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.533      ;
; 1.247 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.538      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.539      ;
; 1.249 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.540      ;
; 1.250 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.541      ;
; 1.250 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.541      ;
; 1.250 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.541      ;
; 1.250 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.541      ;
; 1.251 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.542      ;
; 1.251 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.542      ;
; 1.252 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.543      ;
; 1.256 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.547      ;
; 1.256 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.547      ;
; 1.258 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.549      ;
; 1.258 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.549      ;
; 1.259 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.550      ;
; 1.259 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.550      ;
; 1.259 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.550      ;
; 1.259 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.550      ;
; 1.260 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.551      ;
; 1.265 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.556      ;
; 1.267 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.558      ;
; 1.267 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.558      ;
; 1.267 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.558      ;
; 1.273 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.564      ;
; 1.276 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.567      ;
; 1.276 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.567      ;
; 1.282 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.573      ;
; 1.290 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.581      ;
; 1.325 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.616      ;
; 1.371 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.662      ;
; 1.372 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.663      ;
; 1.372 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.663      ;
; 1.373 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.664      ;
; 1.373 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.079      ; 1.664      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                          ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.701 ; system_ctrl:u_system_ctrl|sysrst_nr1 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.992      ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -4.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.238      ;
; -4.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.238      ;
; -4.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.238      ;
; -4.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.238      ;
; -4.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.238      ;
; -4.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.238      ;
; -4.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.238      ;
; -4.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.238      ;
; -4.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.238      ;
; -4.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.238      ;
; -4.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.238      ;
; -4.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.238      ;
; -4.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.238      ;
; -4.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.238      ;
; -4.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.238      ;
; -4.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.238      ;
; -3.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.139      ;
; -3.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.139      ;
; -3.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.139      ;
; -3.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.139      ;
; -3.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.139      ;
; -3.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.139      ;
; -3.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.139      ;
; -3.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.139      ;
; -3.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.139      ;
; -3.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.139      ;
; -3.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.139      ;
; -3.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.139      ;
; -3.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.139      ;
; -3.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.139      ;
; -3.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.139      ;
; -3.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 3.139      ;
; -3.904 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.406     ; 3.274      ;
; -3.899 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.731     ; 2.897      ;
; -3.899 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.731     ; 2.897      ;
; -3.899 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.731     ; 2.897      ;
; -3.899 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.731     ; 2.897      ;
; -3.899 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.731     ; 2.897      ;
; -3.898 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.726     ; 2.901      ;
; -3.898 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.726     ; 2.901      ;
; -3.853 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.732     ; 2.850      ;
; -3.853 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.732     ; 2.850      ;
; -3.853 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.732     ; 2.850      ;
; -3.853 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.732     ; 2.850      ;
; -3.853 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.732     ; 2.850      ;
; -3.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.406     ; 3.203      ;
; -3.777 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.731     ; 2.775      ;
; -3.777 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.731     ; 2.775      ;
; -3.777 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.731     ; 2.775      ;
; -3.777 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.731     ; 2.775      ;
; -3.777 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.731     ; 2.775      ;
; -3.765 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.726     ; 2.768      ;
; -3.765 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.726     ; 2.768      ;
; -3.763 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 2.994      ;
; -3.763 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 2.994      ;
; -3.763 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 2.994      ;
; -3.763 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 2.994      ;
; -3.763 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 2.994      ;
; -3.763 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 2.994      ;
; -3.763 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 2.994      ;
; -3.763 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 2.994      ;
; -3.763 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 2.994      ;
; -3.763 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 2.994      ;
; -3.763 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 2.994      ;
; -3.763 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 2.994      ;
; -3.763 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 2.994      ;
; -3.763 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 2.994      ;
; -3.763 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 2.994      ;
; -3.763 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.413     ; 2.994      ;
; -3.742 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.732     ; 2.739      ;
; -3.742 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.732     ; 2.739      ;
; -3.742 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.732     ; 2.739      ;
; -3.742 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.732     ; 2.739      ;
; -3.742 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.732     ; 2.739      ;
; -3.688 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.406     ; 3.058      ;
; -3.632 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.731     ; 2.630      ;
; -3.632 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.731     ; 2.630      ;
; -3.632 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.731     ; 2.630      ;
; -3.632 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.731     ; 2.630      ;
; -3.632 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.731     ; 2.630      ;
; -3.620 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.726     ; 2.623      ;
; -3.620 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.726     ; 2.623      ;
; -3.597 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.732     ; 2.594      ;
; -3.597 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.732     ; 2.594      ;
; -3.597 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.732     ; 2.594      ;
; -3.597 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.732     ; 2.594      ;
; -3.597 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.732     ; 2.594      ;
; -3.567 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.729     ; 2.567      ;
; -3.567 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.729     ; 2.567      ;
; -3.567 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.729     ; 2.567      ;
; -3.515 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.730     ; 2.514      ;
; -3.515 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.730     ; 2.514      ;
; -3.485 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.296     ; 2.918      ;
; -3.485 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.296     ; 2.918      ;
; -3.469 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.256     ; 2.942      ;
; -3.469 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.256     ; 2.942      ;
; -3.428 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.256     ; 2.901      ;
; -3.428 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.256     ; 2.901      ;
; -3.428 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.256     ; 2.901      ;
; -3.413 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.729     ; 2.413      ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'reg_config:reg_config_inst1|clock_20k'                                                                                                                                                                                                    ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                             ; Launch Clock                                                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.529 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.116      ; 2.568      ;
; -0.529 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.116      ; 2.568      ;
; -0.529 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.116      ; 2.568      ;
; -0.529 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.116      ; 2.568      ;
; -0.529 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.116      ; 2.568      ;
; -0.529 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.116      ; 2.568      ;
; -0.529 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|sclk         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.116      ; 2.568      ;
; -0.400 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|config_step.11          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.102      ; 2.425      ;
; -0.227 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.107      ; 2.257      ;
; -0.227 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.107      ; 2.257      ;
; -0.227 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.107      ; 2.257      ;
; -0.227 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.107      ; 2.257      ;
; -0.227 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[4]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.107      ; 2.257      ;
; -0.227 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[5]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.107      ; 2.257      ;
; -0.227 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[6]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.107      ; 2.257      ;
; -0.227 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[7]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.107      ; 2.257      ;
; -0.227 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[8]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.107      ; 2.257      ;
; -0.227 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[9]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.107      ; 2.257      ;
; -0.227 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[10]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.107      ; 2.257      ;
; -0.227 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[11]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.107      ; 2.257      ;
; -0.227 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[12]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.107      ; 2.257      ;
; -0.227 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[13]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.107      ; 2.257      ;
; -0.227 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[14]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.107      ; 2.257      ;
; -0.227 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[15]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.107      ; 2.257      ;
; -0.174 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[4]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.101      ; 2.198      ;
; -0.150 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|key_on                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.102      ; 2.175      ;
; -0.150 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|config_step.00          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.102      ; 2.175      ;
; -0.150 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|config_step.01          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.102      ; 2.175      ;
; -0.150 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.102      ; 2.175      ;
; -0.150 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[8]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.102      ; 2.175      ;
; -0.150 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.102      ; 2.175      ;
; -0.150 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_conf_done_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.102      ; 2.175      ;
; -0.146 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.102      ; 2.171      ;
; -0.146 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.102      ; 2.171      ;
; -0.146 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.102      ; 2.171      ;
; -0.146 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.102      ; 2.171      ;
; -0.137 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.115      ; 2.175      ;
; -0.124 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|config_step.10          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.113      ; 2.160      ;
; -0.124 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|start                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.113      ; 2.160      ;
; -0.104 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|tr_end       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.102      ; 2.129      ;
; -0.104 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|reg_sdat     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 2.102      ; 2.129      ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'reg_config:reg_config_inst2|clock_20k'                                                                                                                                                                                                    ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                             ; Launch Clock                                                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.494 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|config_step.10          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.437      ; 2.854      ;
; -0.494 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|config_step.11          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.437      ; 2.854      ;
; -0.494 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|config_step.00          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.437      ; 2.854      ;
; -0.494 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|config_step.01          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.437      ; 2.854      ;
; -0.494 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_conf_done_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.437      ; 2.854      ;
; -0.494 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|start                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.437      ; 2.854      ;
; -0.174 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.447      ; 2.544      ;
; -0.141 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.437      ; 2.501      ;
; -0.141 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.437      ; 2.501      ;
; -0.141 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[4]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.437      ; 2.501      ;
; -0.141 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[5]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.437      ; 2.501      ;
; -0.141 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[6]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.437      ; 2.501      ;
; -0.141 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[7]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.437      ; 2.501      ;
; -0.141 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[8]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.437      ; 2.501      ;
; -0.141 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[9]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.437      ; 2.501      ;
; -0.141 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[10]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.437      ; 2.501      ;
; -0.141 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[11]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.437      ; 2.501      ;
; -0.141 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[12]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.437      ; 2.501      ;
; -0.141 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[13]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.437      ; 2.501      ;
; -0.141 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[14]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.437      ; 2.501      ;
; -0.141 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[15]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.437      ; 2.501      ;
; -0.141 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.437      ; 2.501      ;
; -0.133 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.436      ; 2.492      ;
; -0.133 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.436      ; 2.492      ;
; -0.133 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.436      ; 2.492      ;
; -0.133 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.436      ; 2.492      ;
; -0.133 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|tr_end       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.437      ; 2.493      ;
; -0.133 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.436      ; 2.492      ;
; -0.133 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.436      ; 2.492      ;
; -0.133 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|reg_sdat     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.437      ; 2.493      ;
; -0.133 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|sclk         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.437      ; 2.493      ;
; -0.131 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[8]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.447      ; 2.501      ;
; -0.117 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.447      ; 2.487      ;
; -0.117 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[4]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.447      ; 2.487      ;
; -0.117 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.447      ; 2.487      ;
; -0.117 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.447      ; 2.487      ;
; -0.094 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.447      ; 2.464      ;
; -0.094 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|key_on                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.447      ; 2.464      ;
; -0.094 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.447      ; 2.464      ;
; -0.094 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.447      ; 2.464      ;
; -0.094 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.447      ; 2.464      ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cmos1_pclk'                                                                                                                                                                                ;
+-------+--------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                       ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.331 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.628      ; 5.208      ;
; 0.331 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.628      ; 5.208      ;
; 0.331 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.628      ; 5.208      ;
; 0.331 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.628      ; 5.208      ;
; 0.331 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.628      ; 5.208      ;
; 0.331 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.628      ; 5.208      ;
; 0.331 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.628      ; 5.208      ;
; 0.331 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.628      ; 5.208      ;
; 0.331 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.628      ; 5.208      ;
; 0.331 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.628      ; 5.208      ;
; 0.331 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.628      ; 5.208      ;
; 0.332 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.628      ; 5.207      ;
; 0.332 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.628      ; 5.207      ;
; 0.332 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.628      ; 5.207      ;
; 0.332 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.628      ; 5.207      ;
; 0.332 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.628      ; 5.207      ;
; 0.332 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.628      ; 5.207      ;
; 0.332 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.628      ; 5.207      ;
; 0.332 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.628      ; 5.207      ;
; 0.332 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.628      ; 5.207      ;
; 0.332 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.628      ; 5.207      ;
; 0.332 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.628      ; 5.207      ;
; 0.332 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.628      ; 5.207      ;
; 0.332 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.628      ; 5.207      ;
; 0.332 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.628      ; 5.207      ;
+-------+--------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+--------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                       ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.940  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_sig          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.183     ; 5.208      ;
; 2.946  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.175     ; 5.210      ;
; 2.946  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.175     ; 5.210      ;
; 2.946  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.175     ; 5.210      ;
; 2.946  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.175     ; 5.210      ;
; 2.946  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.175     ; 5.210      ;
; 2.946  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.175     ; 5.210      ;
; 2.946  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.175     ; 5.210      ;
; 2.946  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.175     ; 5.210      ;
; 2.946  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.175     ; 5.210      ;
; 2.946  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.175     ; 5.210      ;
; 2.946  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.175     ; 5.210      ;
; 2.946  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.175     ; 5.210      ;
; 2.946  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.175     ; 5.210      ;
; 2.946  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.175     ; 5.210      ;
; 2.946  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.175     ; 5.210      ;
; 2.946  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.175     ; 5.210      ;
; 37.836 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 3.775      ;
; 38.186 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|clock_20k         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.082     ; 3.399      ;
; 38.669 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.065     ; 2.933      ;
; 38.669 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.065     ; 2.933      ;
; 38.669 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.065     ; 2.933      ;
; 38.669 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.065     ; 2.933      ;
; 38.669 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.065     ; 2.933      ;
; 38.669 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.065     ; 2.933      ;
; 38.669 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.065     ; 2.933      ;
; 38.669 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.065     ; 2.933      ;
; 38.669 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.065     ; 2.933      ;
; 38.669 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.065     ; 2.933      ;
; 38.669 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.065     ; 2.933      ;
; 38.669 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.065     ; 2.933      ;
; 38.669 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.065     ; 2.933      ;
; 38.669 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.065     ; 2.933      ;
; 38.669 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.065     ; 2.933      ;
; 38.669 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.065     ; 2.933      ;
+--------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 4.240 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 5.571      ;
; 4.240 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 5.571      ;
; 4.240 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 5.571      ;
; 4.240 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 5.571      ;
; 4.240 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 5.571      ;
; 4.240 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 5.571      ;
; 4.240 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 5.571      ;
; 4.240 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 5.571      ;
; 4.240 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 5.571      ;
; 4.240 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 5.571      ;
; 4.246 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 5.582      ;
; 4.248 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.577      ;
; 4.248 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.577      ;
; 4.248 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.577      ;
; 4.248 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.577      ;
; 4.248 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.577      ;
; 4.248 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.577      ;
; 4.248 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.577      ;
; 4.248 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.577      ;
; 4.248 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.577      ;
; 4.248 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.577      ;
; 4.248 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.577      ;
; 4.329 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.134      ; 5.721      ;
; 4.329 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.134      ; 5.721      ;
; 4.329 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.134      ; 5.721      ;
; 4.329 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.134      ; 5.721      ;
; 4.329 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.134      ; 5.721      ;
; 4.329 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.134      ; 5.721      ;
; 4.329 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.134      ; 5.721      ;
; 4.329 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.134      ; 5.721      ;
; 4.329 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.134      ; 5.721      ;
; 4.329 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.134      ; 5.721      ;
; 4.329 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.134      ; 5.721      ;
; 4.329 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.134      ; 5.721      ;
; 4.329 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.134      ; 5.721      ;
; 4.329 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.134      ; 5.721      ;
; 4.329 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.134      ; 5.721      ;
; 4.329 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.134      ; 5.721      ;
; 4.466 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.141      ; 5.723      ;
; 4.518 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 5.299      ;
; 4.518 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 5.299      ;
; 4.518 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 5.299      ;
; 4.518 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 5.299      ;
; 4.518 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 5.299      ;
; 4.518 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 5.299      ;
; 4.518 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 5.299      ;
; 4.518 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 5.299      ;
; 4.518 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 5.299      ;
; 4.518 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 5.299      ;
; 4.610 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 5.204      ;
; 4.610 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 5.204      ;
; 4.610 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 5.204      ;
; 4.611 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.205      ;
; 4.611 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[14]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.205      ;
; 4.611 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.205      ;
; 4.611 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.205      ;
; 4.611 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.205      ;
; 4.611 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.205      ;
; 4.611 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.205      ;
; 4.611 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.205      ;
; 4.611 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.205      ;
; 4.611 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.205      ;
; 4.611 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.205      ;
; 4.611 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.205      ;
; 4.611 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.205      ;
; 4.611 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.205      ;
; 4.611 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.205      ;
; 4.611 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr2                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.205      ;
; 4.611 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 5.205      ;
; 4.613 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.182     ; 5.206      ;
; 4.614 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.179     ; 5.208      ;
; 4.614 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[8]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.211      ;
; 4.614 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[9]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.211      ;
; 4.615 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[1]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.210      ;
; 4.615 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.210      ;
; 4.615 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.210      ;
; 4.615 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.210      ;
; 4.615 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[5]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.210      ;
; 4.615 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[6]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.210      ;
; 4.615 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.210      ;
; 4.615 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.210      ;
; 4.615 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[9]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.210      ;
; 4.615 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[10]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.210      ;
; 4.615 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[11]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.210      ;
; 4.615 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.210      ;
; 4.615 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[13]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.210      ;
; 4.615 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.210      ;
; 4.615 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 5.210      ;
; 4.615 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.179     ; 5.207      ;
; 4.615 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[6]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.179     ; 5.207      ;
; 4.615 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[7]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.179     ; 5.207      ;
; 4.616 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 5.208      ;
; 4.616 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 5.208      ;
; 4.616 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 5.208      ;
; 4.616 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 5.208      ;
; 4.616 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 5.208      ;
; 4.616 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 5.208      ;
; 4.616 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 5.208      ;
; 4.616 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 5.208      ;
; 4.616 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[11]                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 5.208      ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+--------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                              ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 12.239 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 4.893      ;
; 12.239 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 4.893      ;
; 12.357 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 4.775      ;
; 12.357 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 4.775      ;
; 12.483 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 4.649      ;
; 12.483 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 4.649      ;
; 12.498 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 4.634      ;
; 12.498 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 4.634      ;
; 12.538 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 4.594      ;
; 12.538 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 4.594      ;
; 12.610 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 4.522      ;
; 12.610 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 4.522      ;
; 12.637 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 4.495      ;
; 12.637 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 4.495      ;
; 12.793 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 4.339      ;
; 12.793 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 4.339      ;
; 12.956 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 4.176      ;
; 12.956 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 4.176      ;
; 12.986 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 4.146      ;
; 12.986 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 4.146      ;
; 13.090 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 4.042      ;
; 13.090 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 4.042      ;
; 13.109 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 4.023      ;
; 13.109 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 4.023      ;
; 13.223 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 3.909      ;
; 13.223 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 3.909      ;
; 13.276 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 3.856      ;
; 13.276 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 3.856      ;
; 13.338 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 3.794      ;
; 13.338 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 3.794      ;
; 13.435 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 3.697      ;
; 13.435 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 3.697      ;
; 13.467 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 3.665      ;
; 13.467 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 3.665      ;
; 13.495 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 3.637      ;
; 13.495 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 3.637      ;
; 13.496 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 3.636      ;
; 13.496 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 3.636      ;
; 13.682 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 3.450      ;
; 13.682 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 3.450      ;
; 13.831 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 3.301      ;
; 13.831 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 3.301      ;
; 13.908 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 3.224      ;
; 13.908 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 3.224      ;
; 14.012 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 3.120      ;
; 14.012 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.819     ; 3.120      ;
+--------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'reg_config:reg_config_inst2|clock_20k'                                                                                                                                                                                                     ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                             ; Launch Clock                                                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; -1.106 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.084      ; 2.260      ;
; -1.106 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|key_on                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.084      ; 2.260      ;
; -1.106 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.084      ; 2.260      ;
; -1.106 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.084      ; 2.260      ;
; -1.106 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.084      ; 2.260      ;
; -1.090 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.072      ; 2.264      ;
; -1.090 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.072      ; 2.264      ;
; -1.090 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.072      ; 2.264      ;
; -1.090 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.072      ; 2.264      ;
; -1.090 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.072      ; 2.264      ;
; -1.090 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.072      ; 2.264      ;
; -1.089 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.084      ; 2.277      ;
; -1.089 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[4]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.084      ; 2.277      ;
; -1.089 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.084      ; 2.277      ;
; -1.089 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.084      ; 2.277      ;
; -1.078 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[8]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.084      ; 2.288      ;
; -1.076 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.073      ; 2.279      ;
; -1.076 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.073      ; 2.279      ;
; -1.076 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[4]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.073      ; 2.279      ;
; -1.076 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[5]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.073      ; 2.279      ;
; -1.076 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[6]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.073      ; 2.279      ;
; -1.076 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[7]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.073      ; 2.279      ;
; -1.076 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[8]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.073      ; 2.279      ;
; -1.076 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[9]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.073      ; 2.279      ;
; -1.076 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[10]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.073      ; 2.279      ;
; -1.076 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[11]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.073      ; 2.279      ;
; -1.076 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[12]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.073      ; 2.279      ;
; -1.076 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[13]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.073      ; 2.279      ;
; -1.076 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[14]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.073      ; 2.279      ;
; -1.076 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[15]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.073      ; 2.279      ;
; -1.076 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.073      ; 2.279      ;
; -1.065 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|tr_end       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.073      ; 2.290      ;
; -1.065 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|reg_sdat     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.073      ; 2.290      ;
; -1.065 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|sclk         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.073      ; 2.290      ;
; -1.039 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.084      ; 2.327      ;
; -0.767 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|config_step.10          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.073      ; 2.588      ;
; -0.767 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|config_step.11          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.073      ; 2.588      ;
; -0.767 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|config_step.00          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.073      ; 2.588      ;
; -0.767 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|config_step.01          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.073      ; 2.588      ;
; -0.767 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_conf_done_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.073      ; 2.588      ;
; -0.767 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|start                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 3.073      ; 2.588      ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'reg_config:reg_config_inst1|clock_20k'                                                                                                                                                                                                     ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                             ; Launch Clock                                                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; -1.025 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|tr_end       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.724      ; 1.981      ;
; -1.025 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|reg_sdat     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.724      ; 1.981      ;
; -0.999 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|config_step.10          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.736      ; 2.019      ;
; -0.999 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|start                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.736      ; 2.019      ;
; -0.985 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.737      ; 2.034      ;
; -0.979 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.723      ; 2.026      ;
; -0.979 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.723      ; 2.026      ;
; -0.979 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.723      ; 2.026      ;
; -0.979 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.723      ; 2.026      ;
; -0.977 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|key_on                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.724      ; 2.029      ;
; -0.977 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|config_step.00          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.724      ; 2.029      ;
; -0.977 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|config_step.01          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.724      ; 2.029      ;
; -0.977 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.724      ; 2.029      ;
; -0.977 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[8]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.724      ; 2.029      ;
; -0.977 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.724      ; 2.029      ;
; -0.977 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_conf_done_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.724      ; 2.029      ;
; -0.946 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[4]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.723      ; 2.059      ;
; -0.893 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.729      ; 2.118      ;
; -0.893 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.729      ; 2.118      ;
; -0.893 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.729      ; 2.118      ;
; -0.893 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.729      ; 2.118      ;
; -0.893 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[4]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.729      ; 2.118      ;
; -0.893 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[5]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.729      ; 2.118      ;
; -0.893 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[6]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.729      ; 2.118      ;
; -0.893 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[7]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.729      ; 2.118      ;
; -0.893 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[8]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.729      ; 2.118      ;
; -0.893 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[9]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.729      ; 2.118      ;
; -0.893 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[10]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.729      ; 2.118      ;
; -0.893 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[11]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.729      ; 2.118      ;
; -0.893 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[12]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.729      ; 2.118      ;
; -0.893 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[13]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.729      ; 2.118      ;
; -0.893 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[14]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.729      ; 2.118      ;
; -0.893 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[15]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.729      ; 2.118      ;
; -0.786 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|config_step.11          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.724      ; 2.220      ;
; -0.662 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.738      ; 2.358      ;
; -0.662 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.738      ; 2.358      ;
; -0.662 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.738      ; 2.358      ;
; -0.662 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.738      ; 2.358      ;
; -0.662 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.738      ; 2.358      ;
; -0.662 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.738      ; 2.358      ;
; -0.662 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|sclk         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.738      ; 2.358      ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cmos1_pclk'                                                                                                                                                                                  ;
+--------+--------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                       ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.790 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 5.334      ; 4.836      ;
; -0.790 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 5.334      ; 4.836      ;
; -0.790 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 5.334      ; 4.836      ;
; -0.790 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 5.334      ; 4.836      ;
; -0.790 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 5.334      ; 4.836      ;
; -0.790 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 5.334      ; 4.836      ;
; -0.790 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 5.334      ; 4.836      ;
; -0.790 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 5.334      ; 4.836      ;
; -0.790 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 5.334      ; 4.836      ;
; -0.790 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 5.334      ; 4.836      ;
; -0.790 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 5.334      ; 4.836      ;
; -0.789 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 5.333      ; 4.836      ;
; -0.789 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 5.333      ; 4.836      ;
; -0.789 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 5.333      ; 4.836      ;
; -0.789 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 5.333      ; 4.836      ;
; -0.789 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 5.333      ; 4.836      ;
; -0.789 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 5.333      ; 4.836      ;
; -0.789 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 5.333      ; 4.836      ;
; -0.789 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 5.333      ; 4.836      ;
; -0.789 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 5.333      ; 4.836      ;
; -0.789 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 5.333      ; 4.836      ;
; -0.789 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 5.333      ; 4.836      ;
; -0.789 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 5.333      ; 4.836      ;
; -0.789 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 5.333      ; 4.836      ;
; -0.789 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 5.333      ; 4.836      ;
+--------+--------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.074 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.363      ;
; 2.074 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.363      ;
; 2.074 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.363      ;
; 2.074 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.363      ;
; 2.074 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.363      ;
; 2.074 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.363      ;
; 2.074 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.363      ;
; 2.083 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.387      ;
; 2.083 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.387      ;
; 2.083 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.387      ;
; 2.083 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.387      ;
; 2.083 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.387      ;
; 2.083 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.387      ;
; 2.083 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.387      ;
; 2.083 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.387      ;
; 2.083 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.387      ;
; 2.083 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.387      ;
; 2.083 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.387      ;
; 2.083 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.387      ;
; 2.117 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.407      ;
; 2.117 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.407      ;
; 2.117 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.407      ;
; 2.117 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.407      ;
; 2.117 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.407      ;
; 2.117 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.407      ;
; 2.117 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.407      ;
; 2.122 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.427      ;
; 2.161 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.451      ;
; 2.161 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.451      ;
; 2.161 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.451      ;
; 2.161 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.451      ;
; 2.161 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.451      ;
; 2.224 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.513      ;
; 2.224 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.513      ;
; 2.224 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.513      ;
; 2.224 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.513      ;
; 2.224 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.513      ;
; 2.224 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.513      ;
; 2.224 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.513      ;
; 2.233 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.537      ;
; 2.233 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.537      ;
; 2.233 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.537      ;
; 2.233 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.537      ;
; 2.233 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.537      ;
; 2.233 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.537      ;
; 2.233 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.537      ;
; 2.233 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.537      ;
; 2.233 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.537      ;
; 2.233 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.537      ;
; 2.233 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.537      ;
; 2.233 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.537      ;
; 2.267 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.557      ;
; 2.267 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.557      ;
; 2.267 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.557      ;
; 2.267 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.557      ;
; 2.267 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.557      ;
; 2.267 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.557      ;
; 2.267 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.557      ;
; 2.272 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.577      ;
; 2.311 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.601      ;
; 2.311 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.601      ;
; 2.311 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.601      ;
; 2.311 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.601      ;
; 2.311 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.601      ;
; 2.395 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.690      ;
; 2.395 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.690      ;
; 2.395 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.690      ;
; 2.395 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.690      ;
; 2.395 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.690      ;
; 2.395 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.690      ;
; 2.395 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.690      ;
; 2.395 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.690      ;
; 2.395 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.690      ;
; 2.395 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.690      ;
; 2.398 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.702      ;
; 2.398 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.702      ;
; 2.398 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.702      ;
; 2.398 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.702      ;
; 2.398 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.702      ;
; 2.398 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.702      ;
; 2.398 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.702      ;
; 2.398 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.702      ;
; 2.398 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.702      ;
; 2.398 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.702      ;
; 2.398 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.702      ;
; 2.398 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.702      ;
; 2.410 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.699      ;
; 2.410 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.699      ;
; 2.410 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.699      ;
; 2.410 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.699      ;
; 2.410 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.699      ;
; 2.410 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.699      ;
; 2.410 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.699      ;
; 2.444 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.734      ;
; 2.444 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.734      ;
; 2.444 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.734      ;
; 2.444 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.734      ;
; 2.444 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.734      ;
; 2.444 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.734      ;
; 2.444 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.734      ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+-------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                       ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.378 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.684      ;
; 2.378 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.684      ;
; 2.378 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.684      ;
; 2.378 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.684      ;
; 2.378 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.684      ;
; 2.378 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.684      ;
; 2.378 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.684      ;
; 2.378 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.684      ;
; 2.378 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.684      ;
; 2.378 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.684      ;
; 2.378 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.684      ;
; 2.378 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.684      ;
; 2.378 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.684      ;
; 2.378 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.684      ;
; 2.378 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.684      ;
; 2.378 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.684      ;
; 2.808 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|clock_20k         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 3.130      ;
; 3.085 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 3.400      ;
; 4.421 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.206      ; 4.843      ;
; 4.421 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.206      ; 4.843      ;
; 4.421 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.206      ; 4.843      ;
; 4.421 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.206      ; 4.843      ;
; 4.421 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.206      ; 4.843      ;
; 4.421 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.206      ; 4.843      ;
; 4.421 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.206      ; 4.843      ;
; 4.421 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.206      ; 4.843      ;
; 4.421 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.206      ; 4.843      ;
; 4.421 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.206      ; 4.843      ;
; 4.421 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.206      ; 4.843      ;
; 4.421 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.206      ; 4.843      ;
; 4.421 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.206      ; 4.843      ;
; 4.421 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.206      ; 4.843      ;
; 4.421 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.206      ; 4.843      ;
; 4.421 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.206      ; 4.843      ;
; 4.422 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_sig          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.198      ; 4.836      ;
+-------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 2.583 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.041     ; 1.836      ;
; 2.583 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.041     ; 1.836      ;
; 2.666 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.548     ; 2.412      ;
; 2.666 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.548     ; 2.412      ;
; 2.666 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.548     ; 2.412      ;
; 2.705 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.548     ; 2.451      ;
; 2.705 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.548     ; 2.451      ;
; 2.722 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.589     ; 2.427      ;
; 2.722 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.589     ; 2.427      ;
; 2.733 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.041     ; 1.986      ;
; 2.733 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.041     ; 1.986      ;
; 2.787 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.041     ; 2.040      ;
; 2.787 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.041     ; 2.040      ;
; 2.816 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.548     ; 2.562      ;
; 2.816 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.548     ; 2.562      ;
; 2.816 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.548     ; 2.562      ;
; 2.837 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.040     ; 2.091      ;
; 2.837 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.040     ; 2.091      ;
; 2.837 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.040     ; 2.091      ;
; 2.843 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.041     ; 2.096      ;
; 2.843 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.041     ; 2.096      ;
; 2.855 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.548     ; 2.601      ;
; 2.855 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.548     ; 2.601      ;
; 2.872 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.589     ; 2.577      ;
; 2.872 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.589     ; 2.577      ;
; 2.937 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.041     ; 2.190      ;
; 2.937 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.041     ; 2.190      ;
; 2.981 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.548     ; 2.727      ;
; 2.981 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.548     ; 2.727      ;
; 2.981 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.548     ; 2.727      ;
; 2.987 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.040     ; 2.241      ;
; 2.987 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.040     ; 2.241      ;
; 2.987 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.040     ; 2.241      ;
; 3.028 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.548     ; 2.774      ;
; 3.028 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.548     ; 2.774      ;
; 3.045 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.722     ; 2.659      ;
; 3.056 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.589     ; 2.761      ;
; 3.056 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.589     ; 2.761      ;
; 3.082 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.041     ; 2.335      ;
; 3.082 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.041     ; 2.335      ;
; 3.091 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.657      ;
; 3.091 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.657      ;
; 3.091 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.657      ;
; 3.091 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.657      ;
; 3.091 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.657      ;
; 3.091 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.657      ;
; 3.091 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.657      ;
; 3.091 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.657      ;
; 3.091 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.657      ;
; 3.091 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.657      ;
; 3.091 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.657      ;
; 3.091 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.657      ;
; 3.091 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.657      ;
; 3.091 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.657      ;
; 3.091 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.657      ;
; 3.091 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.657      ;
; 3.113 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.044     ; 2.363      ;
; 3.113 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.044     ; 2.363      ;
; 3.113 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.044     ; 2.363      ;
; 3.113 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.044     ; 2.363      ;
; 3.113 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.044     ; 2.363      ;
; 3.132 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.040     ; 2.386      ;
; 3.132 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.040     ; 2.386      ;
; 3.132 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.040     ; 2.386      ;
; 3.155 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.037     ; 2.412      ;
; 3.155 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.037     ; 2.412      ;
; 3.155 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.042     ; 2.407      ;
; 3.155 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.042     ; 2.407      ;
; 3.155 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.042     ; 2.407      ;
; 3.155 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.042     ; 2.407      ;
; 3.155 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.042     ; 2.407      ;
; 3.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.722     ; 2.809      ;
; 3.241 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.807      ;
; 3.241 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.807      ;
; 3.241 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.807      ;
; 3.241 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.807      ;
; 3.241 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.807      ;
; 3.241 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.807      ;
; 3.241 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.807      ;
; 3.241 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.807      ;
; 3.241 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.807      ;
; 3.241 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.807      ;
; 3.241 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.807      ;
; 3.241 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.807      ;
; 3.241 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.807      ;
; 3.241 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.807      ;
; 3.241 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.807      ;
; 3.241 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.727     ; 2.807      ;
; 3.263 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.044     ; 2.513      ;
; 3.263 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.044     ; 2.513      ;
; 3.263 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.044     ; 2.513      ;
; 3.263 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.044     ; 2.513      ;
; 3.263 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.044     ; 2.513      ;
; 3.305 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.037     ; 2.562      ;
; 3.305 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.037     ; 2.562      ;
; 3.305 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.042     ; 2.557      ;
; 3.305 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.042     ; 2.557      ;
; 3.305 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.042     ; 2.557      ;
; 3.305 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.042     ; 2.557      ;
; 3.305 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.042     ; 2.557      ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                              ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 4.819 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 2.909      ;
; 4.819 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 2.909      ;
; 4.913 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 3.003      ;
; 4.913 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 3.003      ;
; 4.928 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 3.018      ;
; 4.928 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 3.018      ;
; 5.088 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 3.178      ;
; 5.088 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 3.178      ;
; 5.258 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 3.348      ;
; 5.258 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 3.348      ;
; 5.268 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 3.358      ;
; 5.268 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 3.358      ;
; 5.297 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 3.387      ;
; 5.297 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 3.387      ;
; 5.340 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 3.430      ;
; 5.340 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 3.430      ;
; 5.466 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 3.556      ;
; 5.466 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 3.556      ;
; 5.488 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 3.578      ;
; 5.488 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 3.578      ;
; 5.621 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 3.711      ;
; 5.621 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 3.711      ;
; 5.678 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 3.768      ;
; 5.678 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 3.768      ;
; 5.683 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 3.773      ;
; 5.683 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 3.773      ;
; 5.714 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 3.804      ;
; 5.714 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 3.804      ;
; 5.824 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 3.914      ;
; 5.824 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 3.914      ;
; 5.976 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 4.066      ;
; 5.976 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 4.066      ;
; 6.068 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 4.158      ;
; 6.068 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 4.158      ;
; 6.115 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 4.205      ;
; 6.115 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 4.205      ;
; 6.194 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 4.284      ;
; 6.194 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 4.284      ;
; 6.215 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 4.305      ;
; 6.215 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 4.305      ;
; 6.217 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 4.307      ;
; 6.217 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 4.307      ;
; 6.288 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 4.378      ;
; 6.288 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 4.378      ;
; 6.434 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 4.524      ;
; 6.434 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.222     ; 4.524      ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cmos1_pclk'                                                                             ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; cmos1_pclk ; Rise       ; cmos1_pclk                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state        ;
; 0.161  ; 0.381        ; 0.220          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; 0.161  ; 0.381        ; 0.220          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; 0.161  ; 0.381        ; 0.220          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; 0.161  ; 0.381        ; 0.220          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; 0.161  ; 0.381        ; 0.220          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ;
; 0.161  ; 0.381        ; 0.220          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
; 0.161  ; 0.381        ; 0.220          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ;
; 0.161  ; 0.381        ; 0.220          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ;
; 0.161  ; 0.381        ; 0.220          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ;
; 0.161  ; 0.381        ; 0.220          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ;
; 0.161  ; 0.381        ; 0.220          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state        ;
; 0.162  ; 0.382        ; 0.220          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; 0.162  ; 0.382        ; 0.220          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; 0.162  ; 0.382        ; 0.220          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
; 0.162  ; 0.382        ; 0.220          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ;
; 0.162  ; 0.382        ; 0.220          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ;
; 0.162  ; 0.382        ; 0.220          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
; 0.162  ; 0.382        ; 0.220          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ;
; 0.162  ; 0.382        ; 0.220          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ;
; 0.162  ; 0.382        ; 0.220          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ;
; 0.162  ; 0.382        ; 0.220          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ;
; 0.162  ; 0.382        ; 0.220          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ;
; 0.162  ; 0.382        ; 0.220          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ;
; 0.162  ; 0.382        ; 0.220          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ;
; 0.162  ; 0.382        ; 0.220          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; cmos1_pclk~input|o                            ;
; 0.424  ; 0.612        ; 0.188          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; 0.424  ; 0.612        ; 0.188          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; 0.424  ; 0.612        ; 0.188          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; 0.424  ; 0.612        ; 0.188          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; 0.424  ; 0.612        ; 0.188          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
; 0.424  ; 0.612        ; 0.188          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ;
; 0.424  ; 0.612        ; 0.188          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ;
; 0.424  ; 0.612        ; 0.188          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
; 0.424  ; 0.612        ; 0.188          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; 0.424  ; 0.612        ; 0.188          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; 0.424  ; 0.612        ; 0.188          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ;
; 0.424  ; 0.612        ; 0.188          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ;
; 0.424  ; 0.612        ; 0.188          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ;
; 0.424  ; 0.612        ; 0.188          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ;
; 0.424  ; 0.612        ; 0.188          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
; 0.424  ; 0.612        ; 0.188          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ;
; 0.424  ; 0.612        ; 0.188          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ;
; 0.424  ; 0.612        ; 0.188          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ;
; 0.424  ; 0.612        ; 0.188          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ;
; 0.424  ; 0.612        ; 0.188          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ;
; 0.424  ; 0.612        ; 0.188          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ;
; 0.424  ; 0.612        ; 0.188          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ;
; 0.424  ; 0.612        ; 0.188          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ;
; 0.424  ; 0.612        ; 0.188          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ;
; 0.424  ; 0.612        ; 0.188          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state        ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[0]|clk              ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[11]|clk             ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[2]|clk              ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[3]|clk              ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[7]|clk              ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[8]|clk              ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[9]|clk              ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|Pre_CMOS_iDATA[0]|clk          ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|Pre_CMOS_iDATA[1]|clk          ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|Pre_CMOS_iDATA[3]|clk          ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|byte_state|clk                 ;
; 0.431  ; 0.431        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; cmos_select_inst|cmos_pclk~clkctrl|inclk[0]   ;
; 0.431  ; 0.431        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; cmos_select_inst|cmos_pclk~clkctrl|outclk     ;
; 0.431  ; 0.431        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[10]|clk             ;
; 0.431  ; 0.431        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[12]|clk             ;
; 0.431  ; 0.431        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[13]|clk             ;
; 0.431  ; 0.431        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[14]|clk             ;
; 0.431  ; 0.431        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[15]|clk             ;
; 0.431  ; 0.431        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[1]|clk              ;
; 0.431  ; 0.431        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[4]|clk              ;
; 0.431  ; 0.431        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[5]|clk              ;
; 0.431  ; 0.431        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[6]|clk              ;
; 0.431  ; 0.431        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|Pre_CMOS_iDATA[2]|clk          ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'reg_config:reg_config_inst1|clock_20k'                                                                                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|config_step.00          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|config_step.01          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|config_step.10          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|config_step.11          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|reg_sdat     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|sclk         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|tr_end       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[0]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[10]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[11]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[12]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[13]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[15]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[16]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[17]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[18]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[19]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[1]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[20]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[21]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[22]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[2]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[3]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[4]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[5]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[6]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[7]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[8]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[9]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|key_on                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[0]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[10]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[11]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[12]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[13]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[14]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[15]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[1]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[2]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[3]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[4]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[5]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[6]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[7]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[8]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[9]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_conf_done_reg       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[0]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[1]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[2]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[3]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[4]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[5]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[6]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[7]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[8]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|start                   ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[13]            ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[6]             ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[0]            ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[5]            ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[6]            ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[7]            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|config_step.11          ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|reg_sdat     ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|tr_end       ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[3]             ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[7]             ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[0]           ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[10]          ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[11]          ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[12]          ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[13]          ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[14]          ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[15]          ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[1]           ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[2]           ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[3]           ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[4]           ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[5]           ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[6]           ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[7]           ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[8]           ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[9]           ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[11]            ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[16]            ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[19]            ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[4]             ;
; 0.274  ; 0.494        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|config_step.00          ;
; 0.274  ; 0.494        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|config_step.01          ;
; 0.274  ; 0.494        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|config_step.10          ;
; 0.274  ; 0.494        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[15]            ;
; 0.274  ; 0.494        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[17]            ;
; 0.274  ; 0.494        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[1]             ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'reg_config:reg_config_inst2|clock_20k'                                                                                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|config_step.00          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|config_step.01          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|config_step.10          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|config_step.11          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|reg_sdat     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|sclk         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|tr_end       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[0]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[10]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[11]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[12]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[13]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[15]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[16]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[17]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[18]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[19]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[1]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[20]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[21]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[22]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[2]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[3]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[4]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[5]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[6]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[7]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[8]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[9]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|key_on                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[0]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[10]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[11]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[12]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[13]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[14]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[15]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[1]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[2]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[3]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[4]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[5]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[6]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[7]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[8]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[9]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_conf_done_reg       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[0]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[1]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[2]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[3]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[4]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[5]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[6]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[7]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[8]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|start                   ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[0] ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[1] ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[2] ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3] ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[4] ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[5] ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[2]             ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[3]             ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[8]             ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[0]             ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[11]            ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[12]            ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[1]             ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[4]             ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|key_on                  ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[0]           ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[0]            ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[1]            ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[2]            ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[3]            ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[4]            ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[5]            ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[6]            ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[7]            ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[8]            ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|reg_sdat     ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|sclk         ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|tr_end       ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[15]            ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[19]            ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[20]            ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[21]            ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[22]            ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[10]          ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[11]          ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[12]          ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[13]          ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                 ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                               ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                 ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0]                             ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[1]                             ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[2]                             ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[3]                             ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[4]                             ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[6]                             ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[8]                             ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                                ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                                ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                                ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                                ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                                ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]                                                                                               ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[0]                                                                                                 ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                 ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[2]                                                                                                 ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                 ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[4]                                                                                                 ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[5]                                                                                                 ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                 ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                 ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[8]                                                                                                 ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                                 ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                               ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                    ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                           ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                           ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                           ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                           ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                           ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                           ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                           ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                           ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                           ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                           ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                           ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[10]                                                                                              ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[11]                                                                                              ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[13]                                                                                              ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[14]                                                                                              ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[15]                                                                                              ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[2]                                                                                               ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[3]                                                                                               ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[4]                                                                                               ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[5]                                                                                               ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink                                                                                                ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]                                                                                             ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                    ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                             ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                             ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                             ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                             ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr2                                                                                                               ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                             ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                             ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                             ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                             ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                             ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                             ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                             ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                             ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                             ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                             ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                             ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                             ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                              ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                              ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                               ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                             ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                             ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                             ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                             ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                             ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                             ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                             ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                                             ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                             ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                                             ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                             ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.366 ; 7.586        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ;
; 7.366 ; 7.586        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ;
; 7.379 ; 7.599        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 7.379 ; 7.599        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ;
; 7.384 ; 7.604        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ;
; 7.384 ; 7.604        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ;
; 7.384 ; 7.604        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ;
; 7.393 ; 7.613        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ;
; 7.393 ; 7.613        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ;
; 7.393 ; 7.613        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ;
; 7.393 ; 7.613        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ;
; 7.393 ; 7.613        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ;
; 7.452 ; 7.687        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 7.454 ; 7.689        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ;
; 7.454 ; 7.689        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ;
; 7.454 ; 7.689        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ;
; 7.454 ; 7.689        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ;
; 7.454 ; 7.689        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ;
; 7.454 ; 7.689        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ;
; 7.454 ; 7.689        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ;
; 7.454 ; 7.689        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ;
; 7.454 ; 7.689        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ;
; 7.454 ; 7.689        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ;
; 7.454 ; 7.689        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ;
; 7.454 ; 7.689        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ;
; 7.454 ; 7.689        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ;
; 7.454 ; 7.689        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ;
; 7.454 ; 7.689        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ;
; 7.454 ; 7.689        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ;
; 7.459 ; 7.694        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ;
; 7.459 ; 7.694        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ;
; 7.459 ; 7.694        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ;
; 7.459 ; 7.694        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ;
; 7.459 ; 7.694        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ;
; 7.459 ; 7.694        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ;
; 7.459 ; 7.694        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ;
; 7.459 ; 7.694        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ;
; 7.459 ; 7.694        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ;
; 7.459 ; 7.694        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ;
; 7.459 ; 7.694        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ;
; 7.459 ; 7.694        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ;
; 7.459 ; 7.694        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ;
; 7.459 ; 7.694        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ;
; 7.459 ; 7.694        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ;
; 7.459 ; 7.694        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ;
; 7.460 ; 7.695        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 7.581 ; 7.769        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ;
; 7.581 ; 7.769        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ;
; 7.581 ; 7.769        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ;
; 7.581 ; 7.769        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ;
; 7.581 ; 7.769        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ;
; 7.581 ; 7.769        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ;
; 7.581 ; 7.769        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ;
; 7.581 ; 7.769        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ;
; 7.581 ; 7.769        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ;
; 7.581 ; 7.769        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ;
; 7.581 ; 7.769        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ;
; 7.581 ; 7.769        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ;
; 7.581 ; 7.769        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ;
; 7.581 ; 7.769        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ;
; 7.581 ; 7.769        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ;
; 7.581 ; 7.769        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ;
; 7.581 ; 7.769        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ;
; 7.581 ; 7.769        ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK'                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 9.832  ; 10.052       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 9.832  ; 10.052       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 9.832  ; 10.052       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 9.832  ; 10.052       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 9.832  ; 10.052       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 9.832  ; 10.052       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 9.832  ; 10.052       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 9.832  ; 10.052       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 9.832  ; 10.052       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 9.832  ; 10.052       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 9.832  ; 10.052       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 9.833  ; 10.053       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 9.833  ; 10.053       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 9.833  ; 10.053       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 9.833  ; 10.053       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 9.833  ; 10.053       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 9.833  ; 10.053       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 9.833  ; 10.053       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 9.833  ; 10.053       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 9.833  ; 10.053       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 9.833  ; 10.053       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 9.833  ; 10.053       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 9.833  ; 10.053       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 9.898  ; 9.898        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 9.898  ; 9.898        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 9.898  ; 9.898        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 9.898  ; 9.898        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 9.898  ; 9.898        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
; 9.898  ; 9.898        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                                         ;
; 9.898  ; 9.898        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                                         ;
; 9.898  ; 9.898        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                                         ;
; 9.898  ; 9.898        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[6]|clk                                         ;
; 9.898  ; 9.898        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[7]|clk                                         ;
; 9.898  ; 9.898        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[8]|clk                                         ;
; 9.898  ; 9.898        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[9]|clk                                         ;
; 9.899  ; 9.899        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 9.899  ; 9.899        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 9.899  ; 9.899        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 9.899  ; 9.899        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 9.899  ; 9.899        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 9.899  ; 9.899        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 9.899  ; 9.899        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 9.899  ; 9.899        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 9.899  ; 9.899        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 9.899  ; 9.899        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 9.899  ; 9.899        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                                        ;
; 9.902  ; 9.902        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 9.902  ; 9.902        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 9.932  ; 9.932        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.098 ; 10.098       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 10.098 ; 10.098       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 10.101 ; 10.101       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 10.101 ; 10.101       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 10.101 ; 10.101       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 10.101 ; 10.101       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 10.101 ; 10.101       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 10.101 ; 10.101       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 10.101 ; 10.101       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 10.101 ; 10.101       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 10.101 ; 10.101       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 10.101 ; 10.101       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 10.101 ; 10.101       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 10.101 ; 10.101       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 10.101 ; 10.101       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 10.101 ; 10.101       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 10.101 ; 10.101       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                                        ;
; 10.101 ; 10.101       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
; 10.101 ; 10.101       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                                         ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------+
; 20.530 ; 20.750       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ;
; 20.530 ; 20.750       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg ;
; 20.530 ; 20.750       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]         ;
; 20.530 ; 20.750       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]        ;
; 20.530 ; 20.750       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]        ;
; 20.530 ; 20.750       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]        ;
; 20.530 ; 20.750       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]        ;
; 20.530 ; 20.750       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]        ;
; 20.530 ; 20.750       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]        ;
; 20.530 ; 20.750       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]         ;
; 20.530 ; 20.750       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]         ;
; 20.530 ; 20.750       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]         ;
; 20.530 ; 20.750       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]         ;
; 20.530 ; 20.750       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]         ;
; 20.530 ; 20.750       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]         ;
; 20.530 ; 20.750       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]         ;
; 20.530 ; 20.750       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]         ;
; 20.530 ; 20.750       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]         ;
; 20.531 ; 20.751       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_sig               ;
; 20.531 ; 20.751       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst2|clock_20k              ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[0]        ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[10]       ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[11]       ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[12]       ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[13]       ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[14]       ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[15]       ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[1]        ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[2]        ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[3]        ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[4]        ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[5]        ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[6]        ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[7]        ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[8]        ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[9]        ;
; 20.538 ; 20.758       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k              ;
; 20.539 ; 20.759       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ;
; 20.539 ; 20.759       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[10]      ;
; 20.539 ; 20.759       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[11]      ;
; 20.539 ; 20.759       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[12]      ;
; 20.539 ; 20.759       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[13]      ;
; 20.539 ; 20.759       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[14]      ;
; 20.539 ; 20.759       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[15]      ;
; 20.539 ; 20.759       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[1]       ;
; 20.539 ; 20.759       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ;
; 20.539 ; 20.759       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ;
; 20.539 ; 20.759       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[4]       ;
; 20.539 ; 20.759       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[5]       ;
; 20.539 ; 20.759       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[6]       ;
; 20.539 ; 20.759       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[7]       ;
; 20.539 ; 20.759       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[8]       ;
; 20.539 ; 20.759       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[9]       ;
; 20.717 ; 20.905       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ;
; 20.717 ; 20.905       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[10]      ;
; 20.717 ; 20.905       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[11]      ;
; 20.717 ; 20.905       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[12]      ;
; 20.717 ; 20.905       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[13]      ;
; 20.717 ; 20.905       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[14]      ;
; 20.717 ; 20.905       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[15]      ;
; 20.717 ; 20.905       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[1]       ;
; 20.717 ; 20.905       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ;
; 20.717 ; 20.905       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ;
; 20.717 ; 20.905       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[4]       ;
; 20.717 ; 20.905       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[5]       ;
; 20.717 ; 20.905       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[6]       ;
; 20.717 ; 20.905       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[7]       ;
; 20.717 ; 20.905       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[8]       ;
; 20.717 ; 20.905       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[9]       ;
; 20.718 ; 20.906       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k              ;
; 20.724 ; 20.912       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[0]        ;
; 20.724 ; 20.912       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[10]       ;
; 20.724 ; 20.912       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[11]       ;
; 20.724 ; 20.912       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[12]       ;
; 20.724 ; 20.912       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[13]       ;
; 20.724 ; 20.912       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[14]       ;
; 20.724 ; 20.912       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[15]       ;
; 20.724 ; 20.912       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[1]        ;
; 20.724 ; 20.912       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[2]        ;
; 20.724 ; 20.912       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[3]        ;
; 20.724 ; 20.912       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[4]        ;
; 20.724 ; 20.912       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[5]        ;
; 20.724 ; 20.912       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[6]        ;
; 20.724 ; 20.912       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[7]        ;
; 20.724 ; 20.912       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[8]        ;
; 20.724 ; 20.912       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[9]        ;
; 20.724 ; 20.912       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_sig               ;
; 20.725 ; 20.913       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg ;
; 20.726 ; 20.914       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ;
; 20.726 ; 20.914       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]         ;
; 20.726 ; 20.914       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]        ;
; 20.726 ; 20.914       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]        ;
; 20.726 ; 20.914       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]        ;
; 20.726 ; 20.914       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]        ;
; 20.726 ; 20.914       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]        ;
; 20.726 ; 20.914       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]        ;
; 20.726 ; 20.914       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]         ;
; 20.726 ; 20.914       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]         ;
; 20.726 ; 20.914       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]         ;
; 20.726 ; 20.914       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                            ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                      ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 99.702  ; 99.922       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 99.702  ; 99.922       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
; 99.888  ; 100.076      ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 99.888  ; 100.076      ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
; 99.959  ; 99.959       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]                          ;
; 99.959  ; 99.959       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|observablevcoout                ;
; 99.968  ; 99.968       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 99.968  ; 99.968       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 99.971  ; 99.971       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr1|clk                                                                ;
; 99.971  ; 99.971       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr2|clk                                                                ;
; 99.979  ; 99.979       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]                        ;
; 100.020 ; 100.020      ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]                        ;
; 100.028 ; 100.028      ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr1|clk                                                                ;
; 100.028 ; 100.028      ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr2|clk                                                                ;
; 100.031 ; 100.031      ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 100.031 ; 100.031      ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 100.040 ; 100.040      ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]                          ;
; 100.040 ; 100.040      ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|observablevcoout                ;
; 197.513 ; 200.000      ; 2.487          ; Min Period       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 197.513 ; 200.000      ; 2.487          ; Min Period       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; cmos1_d[*]  ; cmos1_pclk ; 3.264  ; 3.412  ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[0] ; cmos1_pclk ; -0.518 ; -0.408 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[1] ; cmos1_pclk ; 3.264  ; 3.412  ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[2] ; cmos1_pclk ; 2.659  ; 2.755  ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[3] ; cmos1_pclk ; 2.191  ; 2.512  ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[4] ; cmos1_pclk ; 2.768  ; 2.933  ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[5] ; cmos1_pclk ; 2.296  ; 2.393  ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[6] ; cmos1_pclk ; 3.237  ; 3.386  ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[7] ; cmos1_pclk ; 1.959  ; 2.139  ; Rise       ; cmos1_pclk                                                            ;
; cmos1_href  ; cmos1_pclk ; 3.221  ; 3.248  ; Rise       ; cmos1_pclk                                                            ;
; cmos1_vsync ; cmos1_pclk ; 3.233  ; 3.706  ; Rise       ; cmos1_pclk                                                            ;
; cmos2_d[*]  ; cmos1_pclk ; 3.124  ; 3.232  ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[0] ; cmos1_pclk ; 1.287  ; 1.524  ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[1] ; cmos1_pclk ; 3.124  ; 3.232  ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[2] ; cmos1_pclk ; 2.149  ; 2.409  ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[3] ; cmos1_pclk ; 1.795  ; 1.979  ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[4] ; cmos1_pclk ; 2.340  ; 2.603  ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[5] ; cmos1_pclk ; 1.904  ; 2.045  ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[6] ; cmos1_pclk ; 2.112  ; 2.264  ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[7] ; cmos1_pclk ; 2.022  ; 2.149  ; Rise       ; cmos1_pclk                                                            ;
; cmos2_href  ; cmos1_pclk ; 3.325  ; 3.680  ; Rise       ; cmos1_pclk                                                            ;
; cmos2_vsync ; cmos1_pclk ; 3.669  ; 4.192  ; Rise       ; cmos1_pclk                                                            ;
; key1        ; CLOCK      ; 6.790  ; 6.993  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_DB[*]     ; CLOCK      ; 5.309  ; 5.653  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; 4.633  ; 4.936  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; 4.793  ; 5.107  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; 5.163  ; 5.436  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; 4.972  ; 5.237  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; 5.129  ; 5.485  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; 4.967  ; 5.258  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; 4.959  ; 5.262  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; 5.090  ; 5.422  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; 5.309  ; 5.653  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; 5.215  ; 5.506  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; 5.165  ; 5.467  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; 5.100  ; 5.405  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; 4.732  ; 5.026  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; 4.767  ; 5.063  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; 4.756  ; 5.053  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; 4.798  ; 5.085  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; cmos1_d[*]  ; cmos1_pclk ; 1.561  ; 1.537  ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[0] ; cmos1_pclk ; 1.561  ; 1.537  ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[1] ; cmos1_pclk ; -1.832 ; -2.003 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[2] ; cmos1_pclk ; -1.216 ; -1.352 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[3] ; cmos1_pclk ; -1.155 ; -1.394 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[4] ; cmos1_pclk ; -1.410 ; -1.568 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[5] ; cmos1_pclk ; -1.175 ; -1.261 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[6] ; cmos1_pclk ; -1.315 ; -1.432 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[7] ; cmos1_pclk ; -0.481 ; -0.665 ; Rise       ; cmos1_pclk                                                            ;
; cmos1_href  ; cmos1_pclk ; -1.964 ; -2.036 ; Rise       ; cmos1_pclk                                                            ;
; cmos1_vsync ; cmos1_pclk ; -2.013 ; -2.428 ; Rise       ; cmos1_pclk                                                            ;
; cmos2_d[*]  ; cmos1_pclk ; -0.261 ; -0.543 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[0] ; cmos1_pclk ; -0.261 ; -0.543 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[1] ; cmos1_pclk ; -0.445 ; -0.645 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[2] ; cmos1_pclk ; -1.132 ; -1.398 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[3] ; cmos1_pclk ; -0.893 ; -1.096 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[4] ; cmos1_pclk ; -0.961 ; -1.200 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[5] ; cmos1_pclk ; -0.332 ; -0.543 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[6] ; cmos1_pclk ; -0.850 ; -1.076 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[7] ; cmos1_pclk ; -0.740 ; -0.893 ; Rise       ; cmos1_pclk                                                            ;
; cmos2_href  ; cmos1_pclk ; -1.597 ; -1.899 ; Rise       ; cmos1_pclk                                                            ;
; cmos2_vsync ; cmos1_pclk ; -1.684 ; -2.174 ; Rise       ; cmos1_pclk                                                            ;
; key1        ; CLOCK      ; -4.575 ; -4.862 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_DB[*]     ; CLOCK      ; -3.767 ; -4.048 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; -3.767 ; -4.048 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; -3.936 ; -4.240 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; -4.292 ; -4.557 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; -4.091 ; -4.337 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; -4.243 ; -4.576 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; -4.087 ; -4.357 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; -4.080 ; -4.362 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; -4.206 ; -4.515 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; -4.432 ; -4.766 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; -4.331 ; -4.597 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; -4.282 ; -4.560 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; -4.236 ; -4.528 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; -3.865 ; -4.135 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; -3.900 ; -4.171 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; -3.889 ; -4.161 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; -3.929 ; -4.193 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                      ;
+-------------+---------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+---------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; cmos1_scl   ; reg_config:reg_config_inst1|clock_20k ; 9.032  ; 8.726  ; Rise       ; reg_config:reg_config_inst1|clock_20k                                 ;
; cmos1_sda   ; reg_config:reg_config_inst1|clock_20k ; 7.005  ; 7.218  ; Rise       ; reg_config:reg_config_inst1|clock_20k                                 ;
; cmos1_scl   ; reg_config:reg_config_inst1|clock_20k ; 7.679  ;        ; Fall       ; reg_config:reg_config_inst1|clock_20k                                 ;
; cmos2_scl   ; reg_config:reg_config_inst2|clock_20k ; 10.530 ; 10.242 ; Rise       ; reg_config:reg_config_inst2|clock_20k                                 ;
; cmos2_sda   ; reg_config:reg_config_inst2|clock_20k ; 7.922  ; 8.211  ; Rise       ; reg_config:reg_config_inst2|clock_20k                                 ;
; cmos2_scl   ; reg_config:reg_config_inst2|clock_20k ; 6.642  ;        ; Fall       ; reg_config:reg_config_inst2|clock_20k                                 ;
; VGAD[*]     ; CLOCK                                 ; 14.612 ; 13.943 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[0]    ; CLOCK                                 ; 11.887 ; 11.629 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[1]    ; CLOCK                                 ; 12.631 ; 12.249 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[2]    ; CLOCK                                 ; 12.082 ; 11.798 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[3]    ; CLOCK                                 ; 12.229 ; 11.988 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[4]    ; CLOCK                                 ; 12.240 ; 11.879 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[5]    ; CLOCK                                 ; 13.353 ; 12.881 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[6]    ; CLOCK                                 ; 14.612 ; 13.943 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[7]    ; CLOCK                                 ; 11.681 ; 11.427 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[8]    ; CLOCK                                 ; 12.556 ; 12.310 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[9]    ; CLOCK                                 ; 11.569 ; 11.367 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[10]   ; CLOCK                                 ; 12.954 ; 12.752 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[11]   ; CLOCK                                 ; 11.756 ; 11.588 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[12]   ; CLOCK                                 ; 12.527 ; 12.166 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[13]   ; CLOCK                                 ; 11.342 ; 11.204 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[14]   ; CLOCK                                 ; 11.913 ; 11.646 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[15]   ; CLOCK                                 ; 11.322 ; 11.151 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_HSYNC   ; CLOCK                                 ; 9.472  ; 9.144  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC   ; CLOCK                                 ; 7.414  ; 7.033  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; cmos1_reset ; CLOCK                                 ; 6.472  ; 6.111  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos2_reset ; CLOCK                                 ; 6.150  ; 5.801  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]      ; CLOCK                                 ; 5.983  ; 6.310  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]     ; CLOCK                                 ; 5.879  ; 6.228  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]     ; CLOCK                                 ; 5.846  ; 6.206  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]     ; CLOCK                                 ; 5.637  ; 5.931  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]     ; CLOCK                                 ; 5.983  ; 6.310  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]     ; CLOCK                                 ; 5.291  ; 5.579  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]     ; CLOCK                                 ; 5.416  ; 5.668  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]     ; CLOCK                                 ; 5.397  ; 5.680  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]     ; CLOCK                                 ; 5.553  ; 5.779  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]     ; CLOCK                                 ; 5.635  ; 5.958  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]     ; CLOCK                                 ; 5.706  ; 5.994  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]    ; CLOCK                                 ; 5.552  ; 5.886  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]    ; CLOCK                                 ; 5.342  ; 5.518  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]     ; CLOCK                                 ; 5.966  ; 6.310  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]    ; CLOCK                                 ; 5.788  ; 6.148  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]    ; CLOCK                                 ; 5.966  ; 6.310  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE       ; CLOCK                                 ; 4.582  ; 4.368  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]     ; CLOCK                                 ; 8.673  ; 8.102  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK                                 ; 4.629  ; 4.428  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK                                 ; 4.651  ; 4.471  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK                                 ; 4.952  ; 4.724  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK                                 ; 5.239  ; 4.967  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK                                 ; 4.931  ; 4.692  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK                                 ; 5.277  ; 5.002  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK                                 ; 7.256  ; 6.753  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK                                 ; 5.242  ; 4.990  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK                                 ; 7.843  ; 7.321  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK                                 ; 6.205  ; 5.864  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK                                 ; 5.709  ; 5.503  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK                                 ; 6.133  ; 5.790  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK                                 ; 6.156  ; 5.813  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK                                 ; 6.284  ; 5.992  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK                                 ; 6.539  ; 6.216  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK                                 ; 8.673  ; 8.102  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS      ; CLOCK                                 ; 5.359  ; 5.671  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS       ; CLOCK                                 ; 4.375  ; 4.561  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS      ; CLOCK                                 ; 6.753  ; 6.972  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE       ; CLOCK                                 ; 5.783  ; 6.093  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK       ; CLOCK                                 ; 3.347  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK       ; CLOCK                                 ;        ; 3.099  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+-------------+---------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                            ;
+-------------+---------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-------------+---------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; cmos1_scl   ; reg_config:reg_config_inst1|clock_20k ; 7.908 ; 7.072 ; Rise       ; reg_config:reg_config_inst1|clock_20k                                 ;
; cmos1_sda   ; reg_config:reg_config_inst1|clock_20k ; 6.727 ; 6.938 ; Rise       ; reg_config:reg_config_inst1|clock_20k                                 ;
; cmos1_scl   ; reg_config:reg_config_inst1|clock_20k ; 7.372 ;       ; Fall       ; reg_config:reg_config_inst1|clock_20k                                 ;
; cmos2_scl   ; reg_config:reg_config_inst2|clock_20k ; 8.166 ; 6.162 ; Rise       ; reg_config:reg_config_inst2|clock_20k                                 ;
; cmos2_sda   ; reg_config:reg_config_inst2|clock_20k ; 7.608 ; 7.892 ; Rise       ; reg_config:reg_config_inst2|clock_20k                                 ;
; cmos2_scl   ; reg_config:reg_config_inst2|clock_20k ; 6.397 ;       ; Fall       ; reg_config:reg_config_inst2|clock_20k                                 ;
; VGAD[*]     ; CLOCK                                 ; 5.582 ; 5.197 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[0]    ; CLOCK                                 ; 5.780 ; 5.339 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[1]    ; CLOCK                                 ; 6.571 ; 5.997 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[2]    ; CLOCK                                 ; 6.443 ; 6.016 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[3]    ; CLOCK                                 ; 6.200 ; 5.754 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[4]    ; CLOCK                                 ; 6.586 ; 6.082 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[5]    ; CLOCK                                 ; 8.008 ; 7.364 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[6]    ; CLOCK                                 ; 9.267 ; 8.426 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[7]    ; CLOCK                                 ; 6.300 ; 5.875 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[8]    ; CLOCK                                 ; 6.995 ; 6.577 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[9]    ; CLOCK                                 ; 5.940 ; 5.589 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[10]   ; CLOCK                                 ; 7.274 ; 6.933 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[11]   ; CLOCK                                 ; 6.041 ; 5.649 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[12]   ; CLOCK                                 ; 6.749 ; 6.168 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[13]   ; CLOCK                                 ; 5.691 ; 5.318 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[14]   ; CLOCK                                 ; 6.222 ; 5.730 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[15]   ; CLOCK                                 ; 5.582 ; 5.197 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_HSYNC   ; CLOCK                                 ; 5.594 ; 5.229 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC   ; CLOCK                                 ; 5.970 ; 5.533 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; cmos1_reset ; CLOCK                                 ; 5.776 ; 5.421 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos2_reset ; CLOCK                                 ; 5.467 ; 5.124 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]      ; CLOCK                                 ; 4.628 ; 4.853 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]     ; CLOCK                                 ; 5.199 ; 5.541 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]     ; CLOCK                                 ; 5.168 ; 5.521 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]     ; CLOCK                                 ; 4.967 ; 5.256 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]     ; CLOCK                                 ; 5.299 ; 5.620 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]     ; CLOCK                                 ; 4.628 ; 4.912 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]     ; CLOCK                                 ; 4.748 ; 4.997 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]     ; CLOCK                                 ; 4.730 ; 5.008 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]     ; CLOCK                                 ; 4.880 ; 5.103 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]     ; CLOCK                                 ; 4.959 ; 5.275 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]     ; CLOCK                                 ; 5.026 ; 5.310 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]    ; CLOCK                                 ; 4.885 ; 5.213 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]    ; CLOCK                                 ; 4.677 ; 4.853 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]     ; CLOCK                                 ; 5.112 ; 5.465 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]    ; CLOCK                                 ; 5.112 ; 5.465 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]    ; CLOCK                                 ; 5.282 ; 5.620 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE       ; CLOCK                                 ; 3.954 ; 3.742 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]     ; CLOCK                                 ; 3.999 ; 3.800 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK                                 ; 3.999 ; 3.800 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK                                 ; 4.020 ; 3.841 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK                                 ; 4.310 ; 4.084 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK                                 ; 4.585 ; 4.317 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK                                 ; 4.289 ; 4.054 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK                                 ; 4.620 ; 4.351 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK                                 ; 6.612 ; 6.111 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK                                 ; 4.587 ; 4.340 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK                                 ; 7.176 ; 6.657 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK                                 ; 5.521 ; 5.185 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK                                 ; 5.044 ; 4.838 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK                                 ; 5.450 ; 5.114 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK                                 ; 5.472 ; 5.135 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK                                 ; 5.596 ; 5.307 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK                                 ; 5.834 ; 5.518 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK                                 ; 7.971 ; 7.405 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS      ; CLOCK                                 ; 4.695 ; 5.001 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS       ; CLOCK                                 ; 3.756 ; 3.942 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS      ; CLOCK                                 ; 6.039 ; 6.257 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE       ; CLOCK                                 ; 5.101 ; 5.406 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK       ; CLOCK                                 ; 2.782 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK       ; CLOCK                                 ;       ; 2.536 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+-------------+---------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 5.056 ; 4.824 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 5.463 ; 5.231 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 5.463 ; 5.231 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 5.056 ; 4.824 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 5.056 ; 4.824 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 5.444 ; 5.212 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 5.444 ; 5.212 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 7.336 ; 6.827 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 5.974 ; 5.742 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 9.484 ; 8.975 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 7.492 ; 7.234 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 7.098 ; 6.840 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 7.506 ; 7.248 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 7.510 ; 7.252 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 7.510 ; 7.252 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 7.440 ; 7.198 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 9.616 ; 9.112 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                 ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 4.382 ; 4.150 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 4.773 ; 4.541 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 4.773 ; 4.541 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 4.382 ; 4.150 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 4.382 ; 4.150 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 4.755 ; 4.523 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 4.755 ; 4.523 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 6.661 ; 6.152 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 5.264 ; 5.032 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 8.723 ; 8.214 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 6.769 ; 6.511 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 6.391 ; 6.133 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 6.782 ; 6.524 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 6.786 ; 6.528 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 6.786 ; 6.528 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 6.714 ; 6.472 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 8.891 ; 8.387 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 4.758     ; 4.990     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 5.168     ; 5.400     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 5.168     ; 5.400     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 4.758     ; 4.990     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 4.758     ; 4.990     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 5.107     ; 5.339     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 5.107     ; 5.339     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 6.765     ; 7.274     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 5.552     ; 5.784     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 8.782     ; 9.291     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 7.037     ; 7.295     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 6.678     ; 6.936     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 7.055     ; 7.313     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 7.061     ; 7.319     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 7.061     ; 7.319     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 7.006     ; 7.248     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 8.921     ; 9.425     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                        ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 4.087     ; 4.319     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 4.481     ; 4.713     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 4.481     ; 4.713     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 4.087     ; 4.319     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 4.087     ; 4.319     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 4.422     ; 4.654     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 4.422     ; 4.654     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 6.092     ; 6.601     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 4.849     ; 5.081     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 8.029     ; 8.538     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 6.322     ; 6.580     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 5.977     ; 6.235     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 6.339     ; 6.597     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 6.345     ; 6.603     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 6.345     ; 6.603     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 6.288     ; 6.530     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 8.203     ; 8.707     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                    ;
+------------+-----------------+-----------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note                                                          ;
+------------+-----------------+-----------------------------------------------------------------------+---------------------------------------------------------------+
; 114.68 MHz ; 114.68 MHz      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;                                                               ;
; 141.72 MHz ; 141.72 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 185.29 MHz ; 185.29 MHz      ; reg_config:reg_config_inst1|clock_20k                                 ;                                                               ;
; 185.84 MHz ; 185.84 MHz      ; reg_config:reg_config_inst2|clock_20k                                 ;                                                               ;
; 187.44 MHz ; 187.44 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 219.88 MHz ; 219.88 MHz      ; CLOCK                                                                 ;                                                               ;
; 478.24 MHz ; 250.0 MHz       ; cmos1_pclk                                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 933.71 MHz ; 402.09 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-----------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                              ;
+-----------------------------------------------------------------------+---------+---------------+
; Clock                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------+---------+---------------+
; reg_config:reg_config_inst1|clock_20k                                 ; -4.397  ; -197.101      ;
; reg_config:reg_config_inst2|clock_20k                                 ; -4.381  ; -213.827      ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -2.631  ; -5.260        ;
; cmos1_pclk                                                            ; -1.091  ; -24.701       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.867  ; -2.563        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.493  ; -0.978        ;
; CLOCK                                                                 ; 15.452  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 198.929 ; 0.000         ;
+-----------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; cmos1_pclk                                                            ; -2.104 ; -46.596       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.531 ; -0.595        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.375 ; -0.742        ;
; reg_config:reg_config_inst1|clock_20k                                 ; -0.115 ; -1.141        ;
; reg_config:reg_config_inst2|clock_20k                                 ; -0.086 ; -0.785        ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 0.385  ; 0.000         ;
; CLOCK                                                                 ; 0.403  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.649  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                          ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -3.566 ; -144.261      ;
; reg_config:reg_config_inst1|clock_20k                                 ; -0.679 ; -16.904       ;
; reg_config:reg_config_inst2|clock_20k                                 ; -0.649 ; -14.163       ;
; cmos1_pclk                                                            ; 0.323  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.357  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.685  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 12.936 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                           ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; reg_config:reg_config_inst2|clock_20k                                 ; -0.921 ; -35.405       ;
; reg_config:reg_config_inst1|clock_20k                                 ; -0.828 ; -28.813       ;
; cmos1_pclk                                                            ; -0.785 ; -19.625       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.884  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.123  ; 0.000         ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 2.322  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 4.287  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; cmos1_pclk                                                            ; -3.000 ; -40.175       ;
; reg_config:reg_config_inst1|clock_20k                                 ; -1.487 ; -93.681       ;
; reg_config:reg_config_inst2|clock_20k                                 ; -1.487 ; -93.681       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.697  ; 0.000         ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 7.350  ; 0.000         ;
; CLOCK                                                                 ; 9.773  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.530 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 99.699 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'reg_config:reg_config_inst1|clock_20k'                                                                                                                                                   ;
+--------+------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -4.397 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[3]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.070     ; 5.329      ;
; -4.397 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[7]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.070     ; 5.329      ;
; -4.339 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[13] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.077     ; 5.264      ;
; -4.299 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[3]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.078     ; 5.223      ;
; -4.299 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[7]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.078     ; 5.223      ;
; -4.248 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[4]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.073     ; 5.177      ;
; -4.241 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[13] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.085     ; 5.158      ;
; -4.181 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[12] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.059     ; 5.124      ;
; -4.181 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[10] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.059     ; 5.124      ;
; -4.179 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[9]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.058     ; 5.123      ;
; -4.157 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[5]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.064     ; 5.095      ;
; -4.150 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[4]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.081     ; 5.071      ;
; -4.141 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[1]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.074     ; 5.069      ;
; -4.120 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|reg_index[5] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.075     ; 5.047      ;
; -4.115 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[21] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.061     ; 5.056      ;
; -4.115 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[20] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.061     ; 5.056      ;
; -4.115 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[22] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.061     ; 5.056      ;
; -4.115 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[15] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.061     ; 5.056      ;
; -4.115 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[8]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.063     ; 5.054      ;
; -4.105 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[0]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.062     ; 5.045      ;
; -4.098 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[19] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.071     ; 5.029      ;
; -4.098 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[11] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.071     ; 5.029      ;
; -4.094 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[18] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.063     ; 5.033      ;
; -4.089 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[3]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.070     ; 5.021      ;
; -4.089 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[7]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.070     ; 5.021      ;
; -4.083 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[12] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.067     ; 5.018      ;
; -4.083 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[10] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.067     ; 5.018      ;
; -4.081 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[6]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.078     ; 5.005      ;
; -4.081 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[16] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.074     ; 5.009      ;
; -4.081 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[9]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.066     ; 5.017      ;
; -4.077 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[2]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.065     ; 5.014      ;
; -4.061 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[17] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.073     ; 4.990      ;
; -4.059 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[5]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.072     ; 4.989      ;
; -4.047 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[3]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.066     ; 4.983      ;
; -4.047 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[7]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.066     ; 4.983      ;
; -4.043 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[1]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.082     ; 4.963      ;
; -4.031 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[13] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.077     ; 4.956      ;
; -4.026 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[3]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.067     ; 4.961      ;
; -4.026 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[7]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.067     ; 4.961      ;
; -4.022 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|reg_index[5] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.083     ; 4.941      ;
; -4.017 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[21] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.069     ; 4.950      ;
; -4.017 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[20] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.069     ; 4.950      ;
; -4.017 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[22] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.069     ; 4.950      ;
; -4.017 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[15] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.069     ; 4.950      ;
; -4.017 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[8]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.071     ; 4.948      ;
; -4.007 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[0]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.070     ; 4.939      ;
; -4.000 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[19] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.079     ; 4.923      ;
; -4.000 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[11] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.079     ; 4.923      ;
; -3.996 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[18] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.071     ; 4.927      ;
; -3.989 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[13] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.073     ; 4.918      ;
; -3.983 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[6]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.086     ; 4.899      ;
; -3.983 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[16] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.082     ; 4.903      ;
; -3.979 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[2]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.073     ; 4.908      ;
; -3.968 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[13] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.074     ; 4.896      ;
; -3.963 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[17] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.081     ; 4.884      ;
; -3.940 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[4]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.073     ; 4.869      ;
; -3.912 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[1]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.071     ; 4.843      ;
; -3.898 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[4]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.069     ; 4.831      ;
; -3.881 ; reg_config:reg_config_inst1|reg_index[6] ; reg_config:reg_config_inst1|i2c_data[3]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.066     ; 4.817      ;
; -3.881 ; reg_config:reg_config_inst1|reg_index[6] ; reg_config:reg_config_inst1|i2c_data[7]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.066     ; 4.817      ;
; -3.877 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[4]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.070     ; 4.809      ;
; -3.873 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[12] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.059     ; 4.816      ;
; -3.873 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[10] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.059     ; 4.816      ;
; -3.871 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[9]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.058     ; 4.815      ;
; -3.849 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[5]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.064     ; 4.787      ;
; -3.838 ; reg_config:reg_config_inst1|reg_index[5] ; reg_config:reg_config_inst1|i2c_data[3]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.066     ; 4.774      ;
; -3.837 ; reg_config:reg_config_inst1|reg_index[0] ; reg_config:reg_config_inst1|i2c_data[5]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.060     ; 4.779      ;
; -3.833 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[1]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.074     ; 4.761      ;
; -3.831 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[12] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.055     ; 4.778      ;
; -3.831 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[10] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.055     ; 4.778      ;
; -3.829 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[9]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.054     ; 4.777      ;
; -3.823 ; reg_config:reg_config_inst1|reg_index[6] ; reg_config:reg_config_inst1|i2c_data[13] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.073     ; 4.752      ;
; -3.812 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|reg_index[5] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.075     ; 4.739      ;
; -3.810 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[12] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.056     ; 4.756      ;
; -3.810 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[10] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.056     ; 4.756      ;
; -3.808 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[9]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.055     ; 4.755      ;
; -3.807 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[5]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.060     ; 4.749      ;
; -3.807 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[21] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.061     ; 4.748      ;
; -3.807 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[20] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.061     ; 4.748      ;
; -3.807 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[22] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.061     ; 4.748      ;
; -3.807 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[15] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.061     ; 4.748      ;
; -3.807 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[8]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.063     ; 4.746      ;
; -3.797 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[0]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.062     ; 4.737      ;
; -3.791 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[1]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.070     ; 4.723      ;
; -3.790 ; reg_config:reg_config_inst1|reg_index[0] ; reg_config:reg_config_inst1|i2c_data[17] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.069     ; 4.723      ;
; -3.790 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[19] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.071     ; 4.721      ;
; -3.790 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[11] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.071     ; 4.721      ;
; -3.786 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[5]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.061     ; 4.727      ;
; -3.786 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[18] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.063     ; 4.725      ;
; -3.773 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[6]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.078     ; 4.697      ;
; -3.773 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[16] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.074     ; 4.701      ;
; -3.770 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|reg_index[5] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.071     ; 4.701      ;
; -3.769 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[2]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.065     ; 4.706      ;
; -3.765 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[21] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.057     ; 4.710      ;
; -3.765 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[20] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.057     ; 4.710      ;
; -3.765 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[22] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.057     ; 4.710      ;
; -3.765 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[15] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.057     ; 4.710      ;
; -3.765 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[8]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.059     ; 4.708      ;
; -3.756 ; reg_config:reg_config_inst1|reg_index[8] ; reg_config:reg_config_inst1|i2c_data[11] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.071     ; 4.687      ;
; -3.755 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[0]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.058     ; 4.699      ;
+--------+------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'reg_config:reg_config_inst2|clock_20k'                                                                                                                                                        ;
+--------+-----------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -4.381 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[2]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.099     ; 5.284      ;
; -4.381 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[3]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.099     ; 5.284      ;
; -4.367 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[2]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.100     ; 5.269      ;
; -4.367 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[3]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.100     ; 5.269      ;
; -4.327 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[19] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.101     ; 5.228      ;
; -4.317 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[0]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.097     ; 5.222      ;
; -4.317 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[12] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.097     ; 5.222      ;
; -4.314 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[6]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.092     ; 5.224      ;
; -4.313 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[19] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.102     ; 5.213      ;
; -4.312 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[2]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.100     ; 5.214      ;
; -4.312 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[3]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.100     ; 5.214      ;
; -4.303 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[9]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.093     ; 5.212      ;
; -4.303 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[0]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.098     ; 5.207      ;
; -4.303 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[12] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.098     ; 5.207      ;
; -4.300 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[4]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.097     ; 5.205      ;
; -4.300 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[6]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.093     ; 5.209      ;
; -4.299 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[8]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.099     ; 5.202      ;
; -4.295 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[21] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.069     ; 5.228      ;
; -4.295 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[22] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.069     ; 5.228      ;
; -4.295 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[20] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.069     ; 5.228      ;
; -4.295 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[15] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.069     ; 5.228      ;
; -4.293 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[17] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.094     ; 5.201      ;
; -4.289 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[9]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.094     ; 5.197      ;
; -4.286 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[11] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.071     ; 5.217      ;
; -4.286 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[4]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.098     ; 5.190      ;
; -4.285 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[1]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.099     ; 5.188      ;
; -4.285 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[8]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.100     ; 5.187      ;
; -4.281 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[21] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.070     ; 5.213      ;
; -4.281 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[22] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.070     ; 5.213      ;
; -4.281 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[20] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.070     ; 5.213      ;
; -4.281 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[15] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.070     ; 5.213      ;
; -4.279 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[17] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.095     ; 5.186      ;
; -4.272 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[11] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.072     ; 5.202      ;
; -4.271 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[2]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.100     ; 5.173      ;
; -4.271 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[3]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.100     ; 5.173      ;
; -4.271 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[1]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.100     ; 5.173      ;
; -4.258 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[19] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.102     ; 5.158      ;
; -4.248 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[0]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.098     ; 5.152      ;
; -4.248 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[12] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.098     ; 5.152      ;
; -4.245 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[6]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.093     ; 5.154      ;
; -4.234 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[9]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.094     ; 5.142      ;
; -4.231 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[4]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.098     ; 5.135      ;
; -4.230 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[8]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.100     ; 5.132      ;
; -4.226 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[21] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.070     ; 5.158      ;
; -4.226 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[22] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.070     ; 5.158      ;
; -4.226 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[20] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.070     ; 5.158      ;
; -4.226 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[15] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.070     ; 5.158      ;
; -4.225 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[5]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.069     ; 5.158      ;
; -4.225 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[18] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.094     ; 5.133      ;
; -4.225 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[16] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.094     ; 5.133      ;
; -4.225 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[10] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.094     ; 5.133      ;
; -4.225 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[13] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.094     ; 5.133      ;
; -4.225 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[7]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.094     ; 5.133      ;
; -4.224 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[17] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.095     ; 5.131      ;
; -4.219 ; reg_config:reg_config_inst2|reg_index[0]      ; reg_config:reg_config_inst2|i2c_data[2]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.100     ; 5.121      ;
; -4.217 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[11] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.072     ; 5.147      ;
; -4.217 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[19] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.102     ; 5.117      ;
; -4.216 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[1]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.100     ; 5.118      ;
; -4.211 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[5]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.070     ; 5.143      ;
; -4.211 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[18] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.095     ; 5.118      ;
; -4.211 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[16] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.095     ; 5.118      ;
; -4.211 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[10] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.095     ; 5.118      ;
; -4.211 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[13] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.095     ; 5.118      ;
; -4.211 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[7]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.095     ; 5.118      ;
; -4.207 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[0]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.098     ; 5.111      ;
; -4.207 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[12] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.098     ; 5.111      ;
; -4.204 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[6]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.093     ; 5.113      ;
; -4.193 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[9]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.094     ; 5.101      ;
; -4.190 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[4]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.098     ; 5.094      ;
; -4.189 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[8]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.100     ; 5.091      ;
; -4.185 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[21] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.070     ; 5.117      ;
; -4.185 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[22] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.070     ; 5.117      ;
; -4.185 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[20] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.070     ; 5.117      ;
; -4.185 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[15] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.070     ; 5.117      ;
; -4.183 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[17] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.095     ; 5.090      ;
; -4.176 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[11] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.072     ; 5.106      ;
; -4.175 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[1]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.100     ; 5.077      ;
; -4.156 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[5]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.070     ; 5.088      ;
; -4.156 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[18] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.095     ; 5.063      ;
; -4.156 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[16] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.095     ; 5.063      ;
; -4.156 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[10] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.095     ; 5.063      ;
; -4.156 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[13] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.095     ; 5.063      ;
; -4.156 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[7]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.095     ; 5.063      ;
; -4.115 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[5]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.070     ; 5.047      ;
; -4.115 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[18] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.095     ; 5.022      ;
; -4.115 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[16] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.095     ; 5.022      ;
; -4.115 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[10] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.095     ; 5.022      ;
; -4.115 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[13] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.095     ; 5.022      ;
; -4.115 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[7]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.095     ; 5.022      ;
; -4.077 ; reg_config:reg_config_inst2|reg_index[5]      ; reg_config:reg_config_inst2|i2c_data[2]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.100     ; 4.979      ;
; -4.070 ; reg_config:reg_config_inst2|reg_index[2]      ; reg_config:reg_config_inst2|i2c_data[2]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.100     ; 4.972      ;
; -4.070 ; reg_config:reg_config_inst2|reg_index[2]      ; reg_config:reg_config_inst2|i2c_data[3]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.100     ; 4.972      ;
; -4.041 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|reg_index[3] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.071     ; 4.972      ;
; -4.041 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|reg_index[5] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.071     ; 4.972      ;
; -4.041 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|reg_index[2] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.071     ; 4.972      ;
; -4.029 ; reg_config:reg_config_inst2|reg_conf_done_reg ; reg_config:reg_config_inst2|i2c_data[2]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.078     ; 4.953      ;
; -4.029 ; reg_config:reg_config_inst2|reg_conf_done_reg ; reg_config:reg_config_inst2|i2c_data[3]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.078     ; 4.953      ;
; -4.027 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|reg_index[3] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.072     ; 4.957      ;
; -4.027 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|reg_index[5] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.072     ; 4.957      ;
; -4.027 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|reg_index[2] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.072     ; 4.957      ;
+--------+-----------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                             ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -2.631 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.076     ; 2.285      ;
; -2.629 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.078     ; 2.281      ;
; -2.561 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.078     ; 2.213      ;
; -2.533 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.077     ; 2.186      ;
; -2.503 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.078     ; 2.155      ;
; -2.426 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.078     ; 2.078      ;
; -2.329 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.076     ; 1.983      ;
; -2.307 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.077     ; 1.960      ;
; -2.217 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.077     ; 1.870      ;
; -2.096 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.077     ; 1.749      ;
; 6.664  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 8.651      ;
; 6.696  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.331      ; 9.021      ;
; 6.697  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.331      ; 9.020      ;
; 6.701  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 8.613      ;
; 6.733  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.330      ; 8.983      ;
; 6.734  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.330      ; 8.982      ;
; 6.736  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 8.579      ;
; 6.772  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 8.543      ;
; 6.773  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 8.541      ;
; 6.804  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.331      ; 8.913      ;
; 6.805  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.331      ; 8.912      ;
; 6.844  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 8.471      ;
; 6.892  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 8.422      ;
; 6.924  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.330      ; 8.792      ;
; 6.925  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.330      ; 8.791      ;
; 6.940  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 8.375      ;
; 6.964  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 8.350      ;
; 6.966  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 8.348      ;
; 6.972  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.331      ; 8.745      ;
; 6.973  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.331      ; 8.744      ;
; 6.998  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.330      ; 8.718      ;
; 6.999  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.330      ; 8.717      ;
; 7.003  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 8.311      ;
; 7.012  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 8.303      ;
; 7.035  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.330      ; 8.681      ;
; 7.036  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.330      ; 8.680      ;
; 7.038  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 8.276      ;
; 7.044  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 8.270      ;
; 7.075  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 8.239      ;
; 7.076  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.330      ; 8.640      ;
; 7.077  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.330      ; 8.639      ;
; 7.078  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 8.236      ;
; 7.110  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.330      ; 8.606      ;
; 7.111  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.330      ; 8.605      ;
; 7.116  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 8.198      ;
; 7.132  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 8.183      ;
; 7.150  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 8.164      ;
; 7.164  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.331      ; 8.553      ;
; 7.165  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.331      ; 8.552      ;
; 7.185  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 8.129      ;
; 7.203  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 8.111      ;
; 7.204  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 8.111      ;
; 7.217  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.330      ; 8.499      ;
; 7.218  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.330      ; 8.498      ;
; 7.235  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.330      ; 8.481      ;
; 7.236  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.330      ; 8.480      ;
; 7.249  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 8.065      ;
; 7.257  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 8.057      ;
; 7.275  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 8.039      ;
; 7.281  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.330      ; 8.435      ;
; 7.282  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.330      ; 8.434      ;
; 7.321  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 7.993      ;
; 7.346  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 7.968      ;
; 7.378  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.330      ; 8.338      ;
; 7.379  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.330      ; 8.337      ;
; 7.418  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 7.896      ;
; 7.421  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 7.894      ;
; 7.453  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.331      ; 8.264      ;
; 7.454  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.331      ; 8.263      ;
; 7.474  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 7.841      ;
; 7.493  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 7.822      ;
; 7.506  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.331      ; 8.211      ;
; 7.507  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.331      ; 8.210      ;
; 7.546  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 7.769      ;
; 7.598  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 7.717      ;
; 7.630  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.331      ; 8.087      ;
; 7.631  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.331      ; 8.086      ;
; 7.670  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 7.645      ;
; 7.740  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 7.575      ;
; 7.772  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.331      ; 7.945      ;
; 7.773  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.331      ; 7.944      ;
; 7.812  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 7.503      ;
; 7.916  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 7.399      ;
; 7.948  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.331      ; 7.769      ;
; 7.949  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.331      ; 7.768      ;
; 7.988  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 7.327      ;
; 8.040  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 7.274      ;
; 8.072  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.330      ; 7.644      ;
; 8.073  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.330      ; 7.643      ;
; 8.112  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 7.202      ;
; 8.369  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 6.946      ;
; 8.401  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.331      ; 7.316      ;
; 8.402  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.331      ; 7.315      ;
; 8.441  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 6.874      ;
; 8.455  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 6.857      ;
; 8.455  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 6.857      ;
; 8.455  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 6.857      ;
; 8.455  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 6.857      ;
; 8.455  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 6.857      ;
; 8.545  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 6.768      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cmos1_pclk'                                                                                                                                                                                              ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.091 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 2.023      ;
; -1.091 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 2.023      ;
; -1.091 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 2.023      ;
; -1.081 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 2.013      ;
; -1.081 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 2.013      ;
; -1.081 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 2.013      ;
; -1.081 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 2.013      ;
; -1.081 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 2.013      ;
; -1.011 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 1.943      ;
; -1.011 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 1.943      ;
; -1.011 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 1.943      ;
; -1.011 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 1.943      ;
; -1.011 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 1.943      ;
; -1.011 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 1.943      ;
; -1.011 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 1.943      ;
; -0.994 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 1.926      ;
; -0.994 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 1.926      ;
; -0.994 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 1.926      ;
; -0.994 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 1.926      ;
; -0.994 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 1.926      ;
; -0.994 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 1.926      ;
; -0.994 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 1.926      ;
; -0.994 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 1.926      ;
; -0.994 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 1.926      ;
; -0.070 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 1.002      ;
; -0.034 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 0.966      ;
; 0.062  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.219      ; 4.071      ;
; 0.086  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.219      ; 4.047      ;
; 0.135  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 0.797      ;
; 0.135  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 0.797      ;
; 0.136  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 0.796      ;
; 0.137  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 0.795      ;
; 0.138  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 0.794      ;
; 0.138  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 0.794      ;
; 0.162  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|byte_state        ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.070     ; 0.770      ;
; 0.168  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.219      ; 3.965      ;
; 0.174  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.219      ; 3.959      ;
; 0.313  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.219      ; 3.820      ;
; 0.322  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.219      ; 3.811      ;
; 0.331  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.219      ; 3.802      ;
; 0.349  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.219      ; 3.784      ;
; 0.357  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.219      ; 3.776      ;
; 0.368  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.219      ; 3.765      ;
; 0.377  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.219      ; 3.756      ;
; 0.391  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.219      ; 3.742      ;
; 0.392  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.219      ; 3.741      ;
; 0.403  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.219      ; 3.730      ;
; 0.408  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.219      ; 3.725      ;
; 0.409  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.219      ; 3.724      ;
; 0.415  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|byte_state        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.219      ; 3.718      ;
; 0.479  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.219      ; 3.654      ;
; 0.479  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.219      ; 3.654      ;
; 0.479  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.219      ; 3.654      ;
; 0.496  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.219      ; 3.637      ;
; 0.496  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.219      ; 3.637      ;
; 0.496  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.219      ; 3.637      ;
; 0.496  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.219      ; 3.637      ;
; 0.496  ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 4.219      ; 3.637      ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.867 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.921      ; 2.496      ;
; -0.864 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.921      ; 2.493      ;
; -0.861 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.920      ; 2.489      ;
; -0.853 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.920      ; 2.481      ;
; -0.835 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.920      ; 2.463      ;
; -0.823 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.920      ; 2.451      ;
; -0.818 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.920      ; 2.446      ;
; -0.785 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.921      ; 2.414      ;
; -0.749 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.920      ; 2.377      ;
; -0.682 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.920      ; 2.310      ;
; -0.664 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.920      ; 2.292      ;
; -0.661 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.920      ; 2.289      ;
; -0.658 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.920      ; 2.286      ;
; -0.651 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.921      ; 2.280      ;
; -0.650 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.921      ; 2.279      ;
; -0.628 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.920      ; 2.256      ;
; -0.595 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.920      ; 2.223      ;
; -0.577 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.920      ; 2.205      ;
; -0.521 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.920      ; 2.149      ;
; -0.500 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.920      ; 2.128      ;
; 2.944  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 6.977      ;
; 2.945  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 6.976      ;
; 3.241  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 6.679      ;
; 3.245  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 6.675      ;
; 3.275  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 6.645      ;
; 3.276  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 6.644      ;
; 3.279  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 6.641      ;
; 3.280  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 6.640      ;
; 3.423  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 6.497      ;
; 3.457  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 6.463      ;
; 3.458  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 6.462      ;
; 3.461  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.069     ; 6.472      ;
; 3.461  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.069     ; 6.472      ;
; 3.461  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.069     ; 6.472      ;
; 3.461  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.069     ; 6.472      ;
; 3.461  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.069     ; 6.472      ;
; 3.477  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.076     ; 6.449      ;
; 3.478  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.076     ; 6.448      ;
; 3.490  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.076     ; 6.436      ;
; 3.491  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.076     ; 6.435      ;
; 3.515  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.069     ; 6.418      ;
; 3.515  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.069     ; 6.418      ;
; 3.515  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.069     ; 6.418      ;
; 3.515  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.069     ; 6.418      ;
; 3.515  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.069     ; 6.418      ;
; 3.528  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 6.392      ;
; 3.532  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 6.388      ;
; 3.547  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 6.373      ;
; 3.548  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 6.372      ;
; 3.549  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.069     ; 6.384      ;
; 3.549  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.069     ; 6.384      ;
; 3.549  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.069     ; 6.384      ;
; 3.549  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.069     ; 6.384      ;
; 3.549  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.069     ; 6.384      ;
; 3.551  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 6.369      ;
; 3.565  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 6.355      ;
; 3.582  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 6.338      ;
; 3.583  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 6.337      ;
; 3.590  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 6.330      ;
; 3.599  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 6.321      ;
; 3.600  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 6.320      ;
; 3.624  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 6.296      ;
; 3.625  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 6.295      ;
; 3.634  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.076     ; 6.292      ;
; 3.635  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.071     ; 6.296      ;
; 3.635  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.071     ; 6.296      ;
; 3.635  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.071     ; 6.296      ;
; 3.635  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.071     ; 6.296      ;
; 3.635  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.071     ; 6.296      ;
; 3.635  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.071     ; 6.296      ;
; 3.635  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.071     ; 6.296      ;
; 3.635  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.071     ; 6.296      ;
; 3.635  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.071     ; 6.296      ;
; 3.635  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.076     ; 6.291      ;
; 3.647  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.069     ; 6.286      ;
; 3.647  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.069     ; 6.286      ;
; 3.647  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.069     ; 6.286      ;
; 3.647  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.069     ; 6.286      ;
; 3.647  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.069     ; 6.286      ;
; 3.675  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.071     ; 6.256      ;
; 3.675  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.071     ; 6.256      ;
; 3.675  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.071     ; 6.256      ;
; 3.675  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.071     ; 6.256      ;
; 3.675  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.071     ; 6.256      ;
; 3.675  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.071     ; 6.256      ;
; 3.675  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.071     ; 6.256      ;
; 3.675  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.071     ; 6.256      ;
; 3.675  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.071     ; 6.256      ;
; 3.679  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.071     ; 6.252      ;
; 3.679  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.071     ; 6.252      ;
; 3.679  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.071     ; 6.252      ;
; 3.679  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.071     ; 6.252      ;
; 3.679  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.071     ; 6.252      ;
; 3.679  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.071     ; 6.252      ;
; 3.679  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.071     ; 6.252      ;
; 3.679  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.071     ; 6.252      ;
; 3.679  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.071     ; 6.252      ;
; 3.710  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 6.210      ;
; 3.715  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 6.206      ;
; 3.716  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 6.205      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.493 ; reg_config:reg_config_inst2|clock_20k              ; reg_config:reg_config_inst2|clock_20k              ; reg_config:reg_config_inst2|clock_20k                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.083      ; 0.770      ;
; -0.485 ; reg_config:reg_config_inst1|clock_20k              ; reg_config:reg_config_inst1|clock_20k              ; reg_config:reg_config_inst1|clock_20k                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.091      ; 0.770      ;
; -0.459 ; reg_config:reg_config_inst2|clock_20k              ; reg_config:reg_config_inst2|clock_20k              ; reg_config:reg_config_inst2|clock_20k                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.083      ; 0.736      ;
; -0.451 ; reg_config:reg_config_inst1|clock_20k              ; reg_config:reg_config_inst1|clock_20k              ; reg_config:reg_config_inst1|clock_20k                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.091      ; 0.736      ;
; 5.175  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.172     ; 2.985      ;
; 36.331 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.086     ; 5.251      ;
; 36.382 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.086     ; 5.200      ;
; 36.459 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 5.130      ;
; 36.492 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 5.113      ;
; 36.500 ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 5.089      ;
; 36.543 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 5.062      ;
; 36.606 ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.086     ; 4.976      ;
; 36.642 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 4.947      ;
; 36.665 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 4.924      ;
; 36.707 ; reg_config:reg_config_inst1|clock_20k_cnt[1]       ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.086     ; 4.875      ;
; 36.714 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 4.875      ;
; 36.720 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 4.869      ;
; 36.740 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 4.849      ;
; 36.756 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 4.833      ;
; 36.767 ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 4.838      ;
; 36.767 ; power_on_delay:power_on_delay_inst|cnt2[7]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 4.822      ;
; 36.770 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 4.819      ;
; 36.828 ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 4.761      ;
; 36.860 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 4.729      ;
; 36.868 ; reg_config:reg_config_inst1|clock_20k_cnt[1]       ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 4.737      ;
; 36.910 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 4.679      ;
; 36.972 ; power_on_delay:power_on_delay_inst|cnt2[14]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 4.617      ;
; 36.995 ; reg_config:reg_config_inst1|clock_20k_cnt[6]       ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.086     ; 4.587      ;
; 37.002 ; power_on_delay:power_on_delay_inst|cnt2[9]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 4.587      ;
; 37.003 ; reg_config:reg_config_inst1|clock_20k_cnt[14]      ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.086     ; 4.579      ;
; 37.012 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 4.577      ;
; 37.051 ; reg_config:reg_config_inst1|clock_20k_cnt[5]       ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.086     ; 4.531      ;
; 37.156 ; reg_config:reg_config_inst1|clock_20k_cnt[6]       ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 4.449      ;
; 37.164 ; reg_config:reg_config_inst1|clock_20k_cnt[14]      ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 4.441      ;
; 37.212 ; reg_config:reg_config_inst1|clock_20k_cnt[5]       ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 4.393      ;
; 37.239 ; reg_config:reg_config_inst1|clock_20k_cnt[12]      ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.086     ; 4.343      ;
; 37.240 ; power_on_delay:power_on_delay_inst|cnt2[15]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 4.349      ;
; 37.400 ; reg_config:reg_config_inst1|clock_20k_cnt[12]      ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 4.205      ;
; 37.412 ; reg_config:reg_config_inst1|clock_20k_cnt[4]       ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.086     ; 4.170      ;
; 37.465 ; reg_config:reg_config_inst1|clock_20k_cnt[13]      ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.086     ; 4.117      ;
; 37.494 ; reg_config:reg_config_inst1|clock_20k_cnt[9]       ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.086     ; 4.088      ;
; 37.502 ; cmos_select:cmos_select_inst|key_counter[7]        ; cmos_select:cmos_select_inst|key_sig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 4.087      ;
; 37.544 ; reg_config:reg_config_inst1|clock_20k_cnt[7]       ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.086     ; 4.038      ;
; 37.573 ; reg_config:reg_config_inst1|clock_20k_cnt[4]       ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 4.032      ;
; 37.595 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 4.002      ;
; 37.595 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[1]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 4.002      ;
; 37.595 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 4.002      ;
; 37.595 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 4.002      ;
; 37.595 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[4]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 4.002      ;
; 37.595 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[5]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 4.002      ;
; 37.595 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[6]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 4.002      ;
; 37.595 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[7]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 4.002      ;
; 37.595 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[8]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 4.002      ;
; 37.595 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[9]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 4.002      ;
; 37.595 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[10]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 4.002      ;
; 37.595 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[11]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 4.002      ;
; 37.595 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[12]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 4.002      ;
; 37.595 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[13]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 4.002      ;
; 37.595 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[14]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 4.002      ;
; 37.595 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[15]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 4.002      ;
; 37.624 ; cmos_select:cmos_select_inst|key_counter[12]       ; cmos_select:cmos_select_inst|key_sig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 3.965      ;
; 37.626 ; reg_config:reg_config_inst1|clock_20k_cnt[13]      ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 3.979      ;
; 37.646 ; reg_config:reg_config_inst1|clock_20k_cnt[11]      ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.086     ; 3.936      ;
; 37.646 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 3.951      ;
; 37.646 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[1]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 3.951      ;
; 37.646 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 3.951      ;
; 37.646 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 3.951      ;
; 37.646 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[4]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 3.951      ;
; 37.646 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[5]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 3.951      ;
; 37.646 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[6]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 3.951      ;
; 37.646 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[7]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 3.951      ;
; 37.646 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[8]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 3.951      ;
; 37.646 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[9]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 3.951      ;
; 37.646 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[10]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 3.951      ;
; 37.646 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[11]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 3.951      ;
; 37.646 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[12]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 3.951      ;
; 37.646 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[13]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 3.951      ;
; 37.646 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[14]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 3.951      ;
; 37.646 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[15]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 3.951      ;
; 37.655 ; reg_config:reg_config_inst1|clock_20k_cnt[9]       ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 3.950      ;
; 37.659 ; reg_config:reg_config_inst1|clock_20k_cnt[8]       ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.086     ; 3.923      ;
; 37.705 ; reg_config:reg_config_inst1|clock_20k_cnt[7]       ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 3.900      ;
; 37.732 ; cmos_select:cmos_select_inst|key_counter[6]        ; cmos_select:cmos_select_inst|key_sig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 3.857      ;
; 37.752 ; cmos_select:cmos_select_inst|key_counter[3]        ; cmos_select:cmos_select_inst|key_sig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 3.837      ;
; 37.760 ; cmos_select:cmos_select_inst|key_counter[13]       ; cmos_select:cmos_select_inst|key_sig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 3.829      ;
; 37.762 ; cmos_select:cmos_select_inst|key_counter[14]       ; cmos_select:cmos_select_inst|key_sig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 3.827      ;
; 37.807 ; reg_config:reg_config_inst1|clock_20k_cnt[11]      ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 3.798      ;
; 37.820 ; reg_config:reg_config_inst1|clock_20k_cnt[8]       ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 3.785      ;
; 37.829 ; cmos_select:cmos_select_inst|key_counter[11]       ; cmos_select:cmos_select_inst|key_sig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 3.760      ;
; 37.836 ; cmos_select:cmos_select_inst|key_counter[15]       ; cmos_select:cmos_select_inst|key_sig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 3.753      ;
; 37.870 ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 3.727      ;
; 37.870 ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; reg_config:reg_config_inst1|clock_20k_cnt[1]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 3.727      ;
; 37.870 ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 3.727      ;
; 37.870 ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 3.727      ;
; 37.870 ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; reg_config:reg_config_inst1|clock_20k_cnt[4]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 3.727      ;
; 37.870 ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; reg_config:reg_config_inst1|clock_20k_cnt[5]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 3.727      ;
; 37.870 ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; reg_config:reg_config_inst1|clock_20k_cnt[6]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 3.727      ;
; 37.870 ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; reg_config:reg_config_inst1|clock_20k_cnt[7]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 3.727      ;
; 37.870 ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; reg_config:reg_config_inst1|clock_20k_cnt[8]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 3.727      ;
; 37.870 ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; reg_config:reg_config_inst1|clock_20k_cnt[9]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 3.727      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK'                                                                                                                                                                          ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.452 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.479      ;
; 15.452 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.479      ;
; 15.452 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.479      ;
; 15.452 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.479      ;
; 15.452 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.479      ;
; 15.452 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.479      ;
; 15.452 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.479      ;
; 15.452 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.479      ;
; 15.452 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.479      ;
; 15.452 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.479      ;
; 15.452 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.479      ;
; 15.670 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.261      ;
; 15.670 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.261      ;
; 15.670 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.261      ;
; 15.670 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.261      ;
; 15.670 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.261      ;
; 15.670 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.261      ;
; 15.670 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.261      ;
; 15.670 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.261      ;
; 15.670 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.261      ;
; 15.670 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.261      ;
; 15.670 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.261      ;
; 15.777 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.154      ;
; 15.777 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.154      ;
; 15.777 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.154      ;
; 15.777 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.154      ;
; 15.777 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.154      ;
; 15.777 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.154      ;
; 15.777 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.154      ;
; 15.777 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.154      ;
; 15.777 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.154      ;
; 15.777 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.154      ;
; 15.777 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 4.154      ;
; 15.987 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.944      ;
; 15.987 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.944      ;
; 15.987 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.944      ;
; 15.987 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.944      ;
; 15.987 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.944      ;
; 15.987 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.944      ;
; 15.987 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.944      ;
; 15.987 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.944      ;
; 15.987 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.944      ;
; 15.987 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.944      ;
; 15.987 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.944      ;
; 15.995 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.936      ;
; 15.995 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.936      ;
; 15.995 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.936      ;
; 15.995 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.936      ;
; 15.995 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.936      ;
; 15.995 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.936      ;
; 15.995 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.936      ;
; 15.995 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.936      ;
; 15.995 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.936      ;
; 15.995 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.936      ;
; 15.995 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.936      ;
; 16.079 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.852      ;
; 16.079 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.852      ;
; 16.079 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.852      ;
; 16.079 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.852      ;
; 16.079 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.852      ;
; 16.079 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.852      ;
; 16.079 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.852      ;
; 16.079 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.852      ;
; 16.079 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.852      ;
; 16.079 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.852      ;
; 16.079 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.852      ;
; 16.086 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.845      ;
; 16.086 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.845      ;
; 16.086 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.845      ;
; 16.086 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.845      ;
; 16.086 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.845      ;
; 16.086 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.845      ;
; 16.086 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.845      ;
; 16.086 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.845      ;
; 16.086 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.845      ;
; 16.086 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.845      ;
; 16.086 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.845      ;
; 16.115 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.816      ;
; 16.115 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.816      ;
; 16.115 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.816      ;
; 16.115 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.816      ;
; 16.115 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.816      ;
; 16.115 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.816      ;
; 16.115 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.816      ;
; 16.115 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.816      ;
; 16.115 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.816      ;
; 16.115 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.816      ;
; 16.115 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.816      ;
; 16.230 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.701      ;
; 16.230 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.701      ;
; 16.230 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.701      ;
; 16.230 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.701      ;
; 16.230 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.701      ;
; 16.230 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.701      ;
; 16.230 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.701      ;
; 16.230 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.701      ;
; 16.230 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.701      ;
; 16.230 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.701      ;
; 16.230 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.701      ;
; 16.240 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 3.691      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                              ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 198.929 ; system_ctrl:u_system_ctrl|sysrst_nr1 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 200.000      ; -0.070     ; 1.003      ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cmos1_pclk'                                                                                                                                                                                               ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.104 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 4.846      ; 3.017      ;
; -2.090 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 4.846      ; 3.031      ;
; -2.083 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 4.846      ; 3.038      ;
; -2.081 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 4.846      ; 3.040      ;
; -2.071 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 4.846      ; 3.050      ;
; -2.061 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 4.846      ; 3.060      ;
; -2.026 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 4.846      ; 3.095      ;
; -1.992 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 4.846      ; 3.129      ;
; -1.976 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 4.846      ; 3.145      ;
; -1.968 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|byte_state        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 4.846      ; 3.153      ;
; -1.949 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 4.846      ; 3.172      ;
; -1.948 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 4.846      ; 3.173      ;
; -1.922 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 4.846      ; 3.199      ;
; -1.846 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 4.846      ; 3.275      ;
; -1.841 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 4.846      ; 3.280      ;
; -1.798 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 4.846      ; 3.323      ;
; -1.776 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 4.846      ; 3.345      ;
; -1.639 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 4.846      ; 3.482      ;
; -1.639 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 4.846      ; 3.482      ;
; -1.639 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 4.846      ; 3.482      ;
; -1.639 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 4.846      ; 3.482      ;
; -1.639 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 4.846      ; 3.482      ;
; -1.623 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 4.846      ; 3.498      ;
; -1.623 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 4.846      ; 3.498      ;
; -1.623 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 4.846      ; 3.498      ;
; 0.419  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|byte_state        ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 0.684      ;
; 0.472  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 0.737      ;
; 0.473  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 0.738      ;
; 0.473  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 0.738      ;
; 0.474  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 0.739      ;
; 0.474  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 0.739      ;
; 0.474  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 0.739      ;
; 0.601  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 0.866      ;
; 0.648  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 0.913      ;
; 1.576  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 1.841      ;
; 1.576  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 1.841      ;
; 1.576  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 1.841      ;
; 1.576  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 1.841      ;
; 1.576  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 1.841      ;
; 1.576  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 1.841      ;
; 1.576  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 1.841      ;
; 1.576  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 1.841      ;
; 1.576  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 1.841      ;
; 1.601  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 1.866      ;
; 1.601  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 1.866      ;
; 1.601  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 1.866      ;
; 1.601  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 1.866      ;
; 1.601  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 1.866      ;
; 1.601  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 1.866      ;
; 1.601  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 1.866      ;
; 1.640  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 1.905      ;
; 1.640  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 1.905      ;
; 1.640  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 1.905      ;
; 1.640  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 1.905      ;
; 1.640  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 1.905      ;
; 1.662  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 1.927      ;
; 1.662  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 1.927      ;
; 1.662  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.070      ; 1.927      ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.531 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.524      ; 1.256      ;
; -0.064 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.525      ; 1.724      ;
; -0.038 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.525      ; 1.750      ;
; 0.040  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.524      ; 1.827      ;
; 0.070  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.525      ; 1.858      ;
; 0.134  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.524      ; 1.921      ;
; 0.166  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.525      ; 1.954      ;
; 0.180  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.524      ; 1.967      ;
; 0.181  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.525      ; 1.969      ;
; 0.196  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.525      ; 1.984      ;
; 0.230  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.525      ; 2.018      ;
; 0.305  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.525      ; 2.093      ;
; 0.365  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.525      ; 2.153      ;
; 0.368  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.525      ; 2.156      ;
; 0.374  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.525      ; 2.162      ;
; 0.377  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.525      ; 2.165      ;
; 0.391  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.524      ; 2.178      ;
; 0.403  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.669      ;
; 0.437  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.092      ;
; 0.451  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.717      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.718      ;
; 0.464  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[8]                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.411      ; 1.105      ;
; 0.468  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[12]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.411      ; 1.109      ;
; 0.469  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.735      ;
; 0.472  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.738      ;
; 0.475  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.741      ;
; 0.476  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[11]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.411      ; 1.117      ;
; 0.476  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.742      ;
; 0.479  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.745      ;
; 0.487  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.753      ;
; 0.492  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.758      ;
; 0.496  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.761      ;
; 0.497  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.763      ;
; 0.497  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.346      ; 1.073      ;
; 0.497  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.525      ; 2.285      ;
; 0.498  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[13]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.411      ; 1.139      ;
; 0.498  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.346      ; 1.074      ;
; 0.500  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.766      ;
; 0.500  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.525      ; 2.288      ;
; 0.505  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.418      ; 1.153      ;
; 0.509  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.774      ;
; 0.516  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.782      ;
; 0.518  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.783      ;
; 0.521  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.786      ;
; 0.522  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.346      ; 1.098      ;
; 0.522  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.346      ; 1.098      ;
; 0.522  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.346      ; 1.098      ;
; 0.527  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.346      ; 1.103      ;
; 0.538  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.804      ;
; 0.558  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.346      ; 1.134      ;
; 0.564  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.525      ; 2.352      ;
; 0.580  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.846      ;
; 0.581  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.847      ;
; 0.581  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.847      ;
; 0.591  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.857      ;
; 0.595  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.861      ;
; 0.595  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.861      ;
; 0.596  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.862      ;
; 0.596  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.862      ;
; 0.598  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.864      ;
; 0.601  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.867      ;
; 0.620  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.886      ;
; 0.625  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.891      ;
; 0.627  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.893      ;
; 0.628  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.894      ;
; 0.630  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.896      ;
; 0.633  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.899      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.375 ; reg_config:reg_config_inst1|clock_20k         ; reg_config:reg_config_inst1|clock_20k         ; reg_config:reg_config_inst1|clock_20k                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 0.684      ;
; -0.367 ; reg_config:reg_config_inst2|clock_20k         ; reg_config:reg_config_inst2|clock_20k         ; reg_config:reg_config_inst2|clock_20k                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 0.684      ;
; -0.354 ; reg_config:reg_config_inst1|clock_20k         ; reg_config:reg_config_inst1|clock_20k         ; reg_config:reg_config_inst1|clock_20k                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 0.705      ;
; -0.346 ; reg_config:reg_config_inst2|clock_20k         ; reg_config:reg_config_inst2|clock_20k         ; reg_config:reg_config_inst2|clock_20k                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 0.705      ;
; 0.707  ; cmos_select:cmos_select_inst|key_counter[3]   ; cmos_select:cmos_select_inst|key_counter[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.707  ; cmos_select:cmos_select_inst|key_counter[5]   ; cmos_select:cmos_select_inst|key_counter[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.707  ; cmos_select:cmos_select_inst|key_counter[13]  ; cmos_select:cmos_select_inst|key_counter[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.707  ; reg_config:reg_config_inst1|clock_20k_cnt[3]  ; reg_config:reg_config_inst1|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.707  ; reg_config:reg_config_inst1|clock_20k_cnt[5]  ; reg_config:reg_config_inst1|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.707  ; reg_config:reg_config_inst1|clock_20k_cnt[13] ; reg_config:reg_config_inst1|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.708  ; cmos_select:cmos_select_inst|key_counter[1]   ; cmos_select:cmos_select_inst|key_counter[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708  ; cmos_select:cmos_select_inst|key_counter[11]  ; cmos_select:cmos_select_inst|key_counter[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708  ; power_on_delay:power_on_delay_inst|cnt2[3]    ; power_on_delay:power_on_delay_inst|cnt2[3]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.973      ;
; 0.708  ; power_on_delay:power_on_delay_inst|cnt2[5]    ; power_on_delay:power_on_delay_inst|cnt2[5]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.973      ;
; 0.708  ; power_on_delay:power_on_delay_inst|cnt2[13]   ; power_on_delay:power_on_delay_inst|cnt2[13]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.973      ;
; 0.708  ; reg_config:reg_config_inst1|clock_20k_cnt[1]  ; reg_config:reg_config_inst1|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708  ; reg_config:reg_config_inst1|clock_20k_cnt[11] ; reg_config:reg_config_inst1|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.709  ; cmos_select:cmos_select_inst|key_counter[6]   ; cmos_select:cmos_select_inst|key_counter[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709  ; cmos_select:cmos_select_inst|key_counter[15]  ; cmos_select:cmos_select_inst|key_counter[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709  ; power_on_delay:power_on_delay_inst|cnt2[1]    ; power_on_delay:power_on_delay_inst|cnt2[1]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.974      ;
; 0.709  ; power_on_delay:power_on_delay_inst|cnt2[11]   ; power_on_delay:power_on_delay_inst|cnt2[11]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.974      ;
; 0.709  ; reg_config:reg_config_inst1|clock_20k_cnt[6]  ; reg_config:reg_config_inst1|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709  ; reg_config:reg_config_inst1|clock_20k_cnt[15] ; reg_config:reg_config_inst1|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.710  ; cmos_select:cmos_select_inst|key_counter[7]   ; cmos_select:cmos_select_inst|key_counter[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710  ; cmos_select:cmos_select_inst|key_counter[9]   ; cmos_select:cmos_select_inst|key_counter[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710  ; power_on_delay:power_on_delay_inst|cnt2[6]    ; power_on_delay:power_on_delay_inst|cnt2[6]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.975      ;
; 0.710  ; power_on_delay:power_on_delay_inst|cnt2[15]   ; power_on_delay:power_on_delay_inst|cnt2[15]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.975      ;
; 0.710  ; reg_config:reg_config_inst1|clock_20k_cnt[7]  ; reg_config:reg_config_inst1|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710  ; reg_config:reg_config_inst1|clock_20k_cnt[9]  ; reg_config:reg_config_inst1|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.711  ; power_on_delay:power_on_delay_inst|cnt2[7]    ; power_on_delay:power_on_delay_inst|cnt2[7]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.976      ;
; 0.711  ; power_on_delay:power_on_delay_inst|cnt2[9]    ; power_on_delay:power_on_delay_inst|cnt2[9]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.976      ;
; 0.712  ; cmos_select:cmos_select_inst|key_counter[2]   ; cmos_select:cmos_select_inst|key_counter[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.978      ;
; 0.712  ; reg_config:reg_config_inst1|clock_20k_cnt[2]  ; reg_config:reg_config_inst1|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.978      ;
; 0.713  ; cmos_select:cmos_select_inst|key_counter[4]   ; cmos_select:cmos_select_inst|key_counter[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713  ; cmos_select:cmos_select_inst|key_counter[10]  ; cmos_select:cmos_select_inst|key_counter[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713  ; cmos_select:cmos_select_inst|key_counter[12]  ; cmos_select:cmos_select_inst|key_counter[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713  ; cmos_select:cmos_select_inst|key_counter[14]  ; cmos_select:cmos_select_inst|key_counter[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713  ; power_on_delay:power_on_delay_inst|cnt2[2]    ; power_on_delay:power_on_delay_inst|cnt2[2]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.978      ;
; 0.713  ; reg_config:reg_config_inst1|clock_20k_cnt[4]  ; reg_config:reg_config_inst1|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713  ; reg_config:reg_config_inst1|clock_20k_cnt[10] ; reg_config:reg_config_inst1|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713  ; reg_config:reg_config_inst1|clock_20k_cnt[12] ; reg_config:reg_config_inst1|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713  ; reg_config:reg_config_inst1|clock_20k_cnt[14] ; reg_config:reg_config_inst1|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.714  ; cmos_select:cmos_select_inst|key_counter[8]   ; cmos_select:cmos_select_inst|key_counter[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.714  ; power_on_delay:power_on_delay_inst|cnt2[4]    ; power_on_delay:power_on_delay_inst|cnt2[4]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.979      ;
; 0.714  ; power_on_delay:power_on_delay_inst|cnt2[10]   ; power_on_delay:power_on_delay_inst|cnt2[10]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.979      ;
; 0.714  ; power_on_delay:power_on_delay_inst|cnt2[12]   ; power_on_delay:power_on_delay_inst|cnt2[12]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.979      ;
; 0.714  ; power_on_delay:power_on_delay_inst|cnt2[14]   ; power_on_delay:power_on_delay_inst|cnt2[14]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.979      ;
; 0.714  ; reg_config:reg_config_inst1|clock_20k_cnt[8]  ; reg_config:reg_config_inst1|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.715  ; power_on_delay:power_on_delay_inst|cnt2[8]    ; power_on_delay:power_on_delay_inst|cnt2[8]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.980      ;
; 0.735  ; cmos_select:cmos_select_inst|key_counter[0]   ; cmos_select:cmos_select_inst|key_counter[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.001      ;
; 0.735  ; reg_config:reg_config_inst1|clock_20k_cnt[0]  ; reg_config:reg_config_inst1|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.001      ;
; 0.736  ; power_on_delay:power_on_delay_inst|cnt2[0]    ; power_on_delay:power_on_delay_inst|cnt2[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.001      ;
; 1.028  ; cmos_select:cmos_select_inst|key_counter[6]   ; cmos_select:cmos_select_inst|key_counter[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.294      ;
; 1.028  ; reg_config:reg_config_inst1|clock_20k_cnt[6]  ; reg_config:reg_config_inst1|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.294      ;
; 1.029  ; cmos_select:cmos_select_inst|key_counter[0]   ; cmos_select:cmos_select_inst|key_counter[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.029  ; cmos_select:cmos_select_inst|key_counter[5]   ; cmos_select:cmos_select_inst|key_counter[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.029  ; cmos_select:cmos_select_inst|key_counter[3]   ; cmos_select:cmos_select_inst|key_counter[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.029  ; cmos_select:cmos_select_inst|key_counter[13]  ; cmos_select:cmos_select_inst|key_counter[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.029  ; reg_config:reg_config_inst1|clock_20k_cnt[0]  ; reg_config:reg_config_inst1|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.029  ; reg_config:reg_config_inst1|clock_20k_cnt[5]  ; reg_config:reg_config_inst1|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.029  ; reg_config:reg_config_inst1|clock_20k_cnt[3]  ; reg_config:reg_config_inst1|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.029  ; reg_config:reg_config_inst1|clock_20k_cnt[13] ; reg_config:reg_config_inst1|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.029  ; power_on_delay:power_on_delay_inst|cnt2[6]    ; power_on_delay:power_on_delay_inst|cnt2[7]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.294      ;
; 1.030  ; cmos_select:cmos_select_inst|key_counter[2]   ; cmos_select:cmos_select_inst|key_counter[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.296      ;
; 1.030  ; cmos_select:cmos_select_inst|key_counter[4]   ; cmos_select:cmos_select_inst|key_counter[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.296      ;
; 1.030  ; cmos_select:cmos_select_inst|key_counter[11]  ; cmos_select:cmos_select_inst|key_counter[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.296      ;
; 1.030  ; reg_config:reg_config_inst1|clock_20k_cnt[2]  ; reg_config:reg_config_inst1|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.296      ;
; 1.030  ; reg_config:reg_config_inst1|clock_20k_cnt[4]  ; reg_config:reg_config_inst1|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.296      ;
; 1.030  ; power_on_delay:power_on_delay_inst|cnt2[0]    ; power_on_delay:power_on_delay_inst|cnt2[1]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.295      ;
; 1.030  ; power_on_delay:power_on_delay_inst|cnt2[5]    ; power_on_delay:power_on_delay_inst|cnt2[6]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.295      ;
; 1.030  ; reg_config:reg_config_inst1|clock_20k_cnt[11] ; reg_config:reg_config_inst1|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.296      ;
; 1.030  ; power_on_delay:power_on_delay_inst|cnt2[3]    ; power_on_delay:power_on_delay_inst|cnt2[4]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.295      ;
; 1.030  ; power_on_delay:power_on_delay_inst|cnt2[13]   ; power_on_delay:power_on_delay_inst|cnt2[14]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.295      ;
; 1.031  ; cmos_select:cmos_select_inst|key_counter[12]  ; cmos_select:cmos_select_inst|key_counter[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.297      ;
; 1.031  ; cmos_select:cmos_select_inst|key_counter[10]  ; cmos_select:cmos_select_inst|key_counter[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.297      ;
; 1.031  ; cmos_select:cmos_select_inst|key_counter[14]  ; cmos_select:cmos_select_inst|key_counter[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.297      ;
; 1.031  ; reg_config:reg_config_inst1|clock_20k_cnt[12] ; reg_config:reg_config_inst1|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.297      ;
; 1.031  ; power_on_delay:power_on_delay_inst|cnt2[2]    ; power_on_delay:power_on_delay_inst|cnt2[3]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.296      ;
; 1.031  ; power_on_delay:power_on_delay_inst|cnt2[4]    ; power_on_delay:power_on_delay_inst|cnt2[5]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.296      ;
; 1.031  ; reg_config:reg_config_inst1|clock_20k_cnt[10] ; reg_config:reg_config_inst1|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.297      ;
; 1.031  ; reg_config:reg_config_inst1|clock_20k_cnt[14] ; reg_config:reg_config_inst1|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.297      ;
; 1.031  ; power_on_delay:power_on_delay_inst|cnt2[11]   ; power_on_delay:power_on_delay_inst|cnt2[12]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.296      ;
; 1.032  ; cmos_select:cmos_select_inst|key_counter[8]   ; cmos_select:cmos_select_inst|key_counter[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.298      ;
; 1.032  ; cmos_select:cmos_select_inst|key_counter[1]   ; cmos_select:cmos_select_inst|key_counter[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.298      ;
; 1.032  ; power_on_delay:power_on_delay_inst|cnt2[12]   ; power_on_delay:power_on_delay_inst|cnt2[13]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.297      ;
; 1.032  ; power_on_delay:power_on_delay_inst|cnt2[10]   ; power_on_delay:power_on_delay_inst|cnt2[11]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.297      ;
; 1.032  ; power_on_delay:power_on_delay_inst|cnt2[14]   ; power_on_delay:power_on_delay_inst|cnt2[15]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.297      ;
; 1.032  ; reg_config:reg_config_inst1|clock_20k_cnt[8]  ; reg_config:reg_config_inst1|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.298      ;
; 1.032  ; reg_config:reg_config_inst1|clock_20k_cnt[1]  ; reg_config:reg_config_inst1|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.298      ;
; 1.033  ; power_on_delay:power_on_delay_inst|cnt2[8]    ; power_on_delay:power_on_delay_inst|cnt2[9]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.298      ;
; 1.033  ; power_on_delay:power_on_delay_inst|cnt2[1]    ; power_on_delay:power_on_delay_inst|cnt2[2]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.298      ;
; 1.034  ; cmos_select:cmos_select_inst|key_counter[9]   ; cmos_select:cmos_select_inst|key_counter[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.300      ;
; 1.034  ; cmos_select:cmos_select_inst|key_counter[7]   ; cmos_select:cmos_select_inst|key_counter[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.300      ;
; 1.034  ; reg_config:reg_config_inst1|clock_20k_cnt[9]  ; reg_config:reg_config_inst1|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.300      ;
; 1.034  ; reg_config:reg_config_inst1|clock_20k_cnt[7]  ; reg_config:reg_config_inst1|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.300      ;
; 1.035  ; power_on_delay:power_on_delay_inst|cnt2[9]    ; power_on_delay:power_on_delay_inst|cnt2[10]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.300      ;
; 1.035  ; power_on_delay:power_on_delay_inst|cnt2[7]    ; power_on_delay:power_on_delay_inst|cnt2[8]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.300      ;
; 1.043  ; cmos_select:cmos_select_inst|key_counter[6]   ; cmos_select:cmos_select_inst|key_counter[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.309      ;
; 1.043  ; reg_config:reg_config_inst1|clock_20k_cnt[6]  ; reg_config:reg_config_inst1|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.309      ;
; 1.044  ; power_on_delay:power_on_delay_inst|cnt2[6]    ; power_on_delay:power_on_delay_inst|cnt2[8]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.309      ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'reg_config:reg_config_inst1|clock_20k'                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.115 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[17]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.339      ; 2.489      ;
; -0.100 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[2]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.347      ; 2.512      ;
; -0.094 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[19]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.341      ; 2.512      ;
; -0.094 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[11]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.341      ; 2.512      ;
; -0.093 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[16]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.338      ; 2.510      ;
; -0.089 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[6]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.334      ; 2.510      ;
; -0.087 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[18]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.350      ; 2.528      ;
; -0.068 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[0]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.350      ; 2.547      ;
; -0.056 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[8]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.349      ; 2.558      ;
; -0.052 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[21]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.351      ; 2.564      ;
; -0.052 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[20]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.351      ; 2.564      ;
; -0.052 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[22]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.351      ; 2.564      ;
; -0.052 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[15]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.351      ; 2.564      ;
; -0.050 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[1]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.338      ; 2.553      ;
; -0.025 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[5]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.349      ; 2.589      ;
; -0.019 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[12]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.354      ; 2.600      ;
; -0.019 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[10]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.354      ; 2.600      ;
; -0.015 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[4]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.339      ; 2.589      ;
; -0.009 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[9]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.354      ; 2.610      ;
; 0.069  ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[13]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.334      ; 2.668      ;
; 0.134  ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[3]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.342      ; 2.741      ;
; 0.134  ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[7]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.342      ; 2.741      ;
; 0.402  ; reg_config:reg_config_inst1|reg_index[1]            ; reg_config:reg_config_inst1|reg_index[1]            ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.072      ; 0.669      ;
; 0.403  ; reg_config:reg_config_inst1|i2c_com:u1|tr_end       ; reg_config:reg_config_inst1|i2c_com:u1|tr_end       ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; reg_config:reg_config_inst1|on_counter[0]           ; reg_config:reg_config_inst1|on_counter[0]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; reg_config:reg_config_inst1|config_step.10          ; reg_config:reg_config_inst1|config_step.10          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; reg_config:reg_config_inst1|start                   ; reg_config:reg_config_inst1|start                   ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; reg_config:reg_config_inst1|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst1|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; reg_config:reg_config_inst1|i2c_com:u1|sclk         ; reg_config:reg_config_inst1|i2c_com:u1|sclk         ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 0.669      ;
; 0.507  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 0.773      ;
; 0.695  ; reg_config:reg_config_inst1|reg_conf_done_reg       ; reg_config:reg_config_inst1|config_step.00          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 0.961      ;
; 0.697  ; reg_config:reg_config_inst1|reg_conf_done_reg       ; reg_config:reg_config_inst1|reg_index[3]            ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 0.963      ;
; 0.697  ; reg_config:reg_config_inst1|reg_conf_done_reg       ; reg_config:reg_config_inst1|reg_index[8]            ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 0.963      ;
; 0.707  ; reg_config:reg_config_inst1|on_counter[6]           ; reg_config:reg_config_inst1|on_counter[6]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 0.973      ;
; 0.709  ; reg_config:reg_config_inst1|on_counter[2]           ; reg_config:reg_config_inst1|on_counter[2]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 0.975      ;
; 0.709  ; reg_config:reg_config_inst1|on_counter[3]           ; reg_config:reg_config_inst1|on_counter[3]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 0.975      ;
; 0.709  ; reg_config:reg_config_inst1|on_counter[5]           ; reg_config:reg_config_inst1|on_counter[5]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 0.975      ;
; 0.709  ; reg_config:reg_config_inst1|on_counter[13]          ; reg_config:reg_config_inst1|on_counter[13]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 0.975      ;
; 0.710  ; reg_config:reg_config_inst1|on_counter[4]           ; reg_config:reg_config_inst1|on_counter[4]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 0.976      ;
; 0.710  ; reg_config:reg_config_inst1|on_counter[10]          ; reg_config:reg_config_inst1|on_counter[10]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 0.976      ;
; 0.710  ; reg_config:reg_config_inst1|on_counter[11]          ; reg_config:reg_config_inst1|on_counter[11]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 0.976      ;
; 0.710  ; reg_config:reg_config_inst1|on_counter[12]          ; reg_config:reg_config_inst1|on_counter[12]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 0.976      ;
; 0.710  ; reg_config:reg_config_inst1|on_counter[14]          ; reg_config:reg_config_inst1|on_counter[14]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 0.976      ;
; 0.711  ; reg_config:reg_config_inst1|on_counter[8]           ; reg_config:reg_config_inst1|on_counter[8]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 0.977      ;
; 0.711  ; reg_config:reg_config_inst1|on_counter[15]          ; reg_config:reg_config_inst1|on_counter[15]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 0.977      ;
; 0.713  ; reg_config:reg_config_inst1|on_counter[7]           ; reg_config:reg_config_inst1|on_counter[7]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 0.979      ;
; 0.713  ; reg_config:reg_config_inst1|on_counter[9]           ; reg_config:reg_config_inst1|on_counter[9]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 0.979      ;
; 0.730  ; reg_config:reg_config_inst1|on_counter[0]           ; reg_config:reg_config_inst1|on_counter[1]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 0.996      ;
; 0.735  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.001      ;
; 0.742  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.008      ;
; 0.744  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.010      ;
; 0.751  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.017      ;
; 0.780  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.046      ;
; 0.782  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst1|i2c_com:u1|sclk         ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.048      ;
; 0.835  ; reg_config:reg_config_inst1|config_step.00          ; reg_config:reg_config_inst1|config_step.01          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.101      ;
; 0.836  ; reg_config:reg_config_inst1|reg_conf_done_reg       ; reg_config:reg_config_inst1|reg_index[2]            ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.102      ;
; 0.850  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst1|i2c_com:u1|sclk         ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.116      ;
; 0.885  ; reg_config:reg_config_inst1|on_counter[1]           ; reg_config:reg_config_inst1|on_counter[1]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.151      ;
; 0.890  ; reg_config:reg_config_inst1|config_step.00          ; reg_config:reg_config_inst1|config_step.00          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.156      ;
; 0.987  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst1|i2c_com:u1|sclk         ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.253      ;
; 1.012  ; reg_config:reg_config_inst1|reg_conf_done_reg       ; reg_config:reg_config_inst1|config_step.01          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.278      ;
; 1.028  ; reg_config:reg_config_inst1|on_counter[5]           ; reg_config:reg_config_inst1|on_counter[6]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.294      ;
; 1.028  ; reg_config:reg_config_inst1|on_counter[3]           ; reg_config:reg_config_inst1|on_counter[4]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.294      ;
; 1.028  ; reg_config:reg_config_inst1|on_counter[13]          ; reg_config:reg_config_inst1|on_counter[14]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.294      ;
; 1.029  ; reg_config:reg_config_inst1|on_counter[0]           ; reg_config:reg_config_inst1|on_counter[2]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.295      ;
; 1.029  ; reg_config:reg_config_inst1|on_counter[6]           ; reg_config:reg_config_inst1|on_counter[7]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.295      ;
; 1.029  ; reg_config:reg_config_inst1|on_counter[11]          ; reg_config:reg_config_inst1|on_counter[12]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.295      ;
; 1.031  ; reg_config:reg_config_inst1|on_counter[9]           ; reg_config:reg_config_inst1|on_counter[10]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.297      ;
; 1.032  ; reg_config:reg_config_inst1|on_counter[7]           ; reg_config:reg_config_inst1|on_counter[8]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.298      ;
; 1.033  ; reg_config:reg_config_inst1|on_counter[2]           ; reg_config:reg_config_inst1|on_counter[3]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.299      ;
; 1.034  ; reg_config:reg_config_inst1|on_counter[4]           ; reg_config:reg_config_inst1|on_counter[5]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.300      ;
; 1.034  ; reg_config:reg_config_inst1|on_counter[12]          ; reg_config:reg_config_inst1|on_counter[13]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.300      ;
; 1.034  ; reg_config:reg_config_inst1|on_counter[10]          ; reg_config:reg_config_inst1|on_counter[11]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.300      ;
; 1.034  ; reg_config:reg_config_inst1|on_counter[14]          ; reg_config:reg_config_inst1|on_counter[15]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.300      ;
; 1.035  ; reg_config:reg_config_inst1|on_counter[8]           ; reg_config:reg_config_inst1|on_counter[9]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.301      ;
; 1.043  ; reg_config:reg_config_inst1|on_counter[5]           ; reg_config:reg_config_inst1|on_counter[7]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.309      ;
; 1.043  ; reg_config:reg_config_inst1|on_counter[3]           ; reg_config:reg_config_inst1|on_counter[5]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.309      ;
; 1.043  ; reg_config:reg_config_inst1|on_counter[13]          ; reg_config:reg_config_inst1|on_counter[15]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.309      ;
; 1.044  ; reg_config:reg_config_inst1|on_counter[11]          ; reg_config:reg_config_inst1|on_counter[13]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.310      ;
; 1.045  ; reg_config:reg_config_inst1|on_counter[0]           ; reg_config:reg_config_inst1|on_counter[3]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.311      ;
; 1.047  ; reg_config:reg_config_inst1|on_counter[9]           ; reg_config:reg_config_inst1|on_counter[11]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.313      ;
; 1.047  ; reg_config:reg_config_inst1|on_counter[7]           ; reg_config:reg_config_inst1|on_counter[9]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.313      ;
; 1.055  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.321      ;
; 1.064  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.330      ;
; 1.064  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.330      ;
; 1.073  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.339      ;
; 1.077  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.343      ;
; 1.079  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.345      ;
; 1.084  ; reg_config:reg_config_inst1|key_on                  ; reg_config:reg_config_inst1|config_step.00          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.350      ;
; 1.088  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.354      ;
; 1.104  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst1|i2c_com:u1|sclk         ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.370      ;
; 1.117  ; reg_config:reg_config_inst1|config_step.01          ; reg_config:reg_config_inst1|config_step.01          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.383      ;
; 1.123  ; reg_config:reg_config_inst1|on_counter[6]           ; reg_config:reg_config_inst1|on_counter[8]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.389      ;
; 1.128  ; reg_config:reg_config_inst1|on_counter[2]           ; reg_config:reg_config_inst1|on_counter[4]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.394      ;
; 1.128  ; reg_config:reg_config_inst1|on_counter[4]           ; reg_config:reg_config_inst1|on_counter[6]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.394      ;
; 1.129  ; reg_config:reg_config_inst1|on_counter[10]          ; reg_config:reg_config_inst1|on_counter[12]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.395      ;
; 1.129  ; reg_config:reg_config_inst1|on_counter[12]          ; reg_config:reg_config_inst1|on_counter[14]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.395      ;
; 1.130  ; reg_config:reg_config_inst1|on_counter[8]           ; reg_config:reg_config_inst1|on_counter[10]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.396      ;
; 1.136  ; reg_config:reg_config_inst1|reg_index[8]            ; reg_config:reg_config_inst1|config_step.00          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.402      ;
; 1.150  ; reg_config:reg_config_inst1|on_counter[5]           ; reg_config:reg_config_inst1|on_counter[8]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.071      ; 1.416      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'reg_config:reg_config_inst2|clock_20k'                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.086 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[18]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.678      ; 2.857      ;
; -0.086 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[16]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.678      ; 2.857      ;
; -0.086 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[10]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.678      ; 2.857      ;
; -0.086 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[13]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.678      ; 2.857      ;
; -0.086 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[7]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.678      ; 2.857      ;
; -0.054 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[1]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.672      ; 2.883      ;
; -0.053 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[5]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.689      ; 2.901      ;
; -0.049 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[11]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.687      ; 2.903      ;
; -0.040 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[17]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.677      ; 2.902      ;
; -0.039 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[8]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.673      ; 2.899      ;
; -0.032 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[4]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.675      ; 2.908      ;
; -0.030 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[9]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.679      ; 2.914      ;
; -0.019 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[19]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.670      ; 2.916      ;
; -0.015 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[6]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.679      ; 2.929      ;
; -0.012 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[0]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.675      ; 2.928      ;
; -0.012 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[12]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.675      ; 2.928      ;
; 0.002  ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[21]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.689      ; 2.956      ;
; 0.002  ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[22]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.689      ; 2.956      ;
; 0.002  ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[20]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.689      ; 2.956      ;
; 0.002  ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[15]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.689      ; 2.956      ;
; 0.043  ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[2]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.673      ; 2.981      ;
; 0.043  ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[3]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.673      ; 2.981      ;
; 0.402  ; reg_config:reg_config_inst2|config_step.10          ; reg_config:reg_config_inst2|config_step.10          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; reg_config:reg_config_inst2|reg_conf_done_reg       ; reg_config:reg_config_inst2|reg_conf_done_reg       ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; reg_config:reg_config_inst2|start                   ; reg_config:reg_config_inst2|start                   ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; reg_config:reg_config_inst2|on_counter[0]           ; reg_config:reg_config_inst2|on_counter[0]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.072      ; 0.669      ;
; 0.403  ; reg_config:reg_config_inst2|i2c_com:u1|tr_end       ; reg_config:reg_config_inst2|i2c_com:u1|tr_end       ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; reg_config:reg_config_inst2|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst2|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; reg_config:reg_config_inst2|i2c_com:u1|sclk         ; reg_config:reg_config_inst2|i2c_com:u1|sclk         ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; reg_config:reg_config_inst2|reg_index[1]            ; reg_config:reg_config_inst2|reg_index[1]            ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 0.669      ;
; 0.478  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.072      ; 0.745      ;
; 0.696  ; reg_config:reg_config_inst2|on_counter[8]           ; reg_config:reg_config_inst2|on_counter[8]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 0.962      ;
; 0.696  ; reg_config:reg_config_inst2|on_counter[11]          ; reg_config:reg_config_inst2|on_counter[11]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 0.962      ;
; 0.700  ; reg_config:reg_config_inst2|on_counter[9]           ; reg_config:reg_config_inst2|on_counter[9]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 0.966      ;
; 0.707  ; reg_config:reg_config_inst2|on_counter[6]           ; reg_config:reg_config_inst2|on_counter[6]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 0.973      ;
; 0.709  ; reg_config:reg_config_inst2|on_counter[2]           ; reg_config:reg_config_inst2|on_counter[2]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 0.975      ;
; 0.709  ; reg_config:reg_config_inst2|on_counter[3]           ; reg_config:reg_config_inst2|on_counter[3]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 0.975      ;
; 0.709  ; reg_config:reg_config_inst2|on_counter[5]           ; reg_config:reg_config_inst2|on_counter[5]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 0.975      ;
; 0.709  ; reg_config:reg_config_inst2|on_counter[13]          ; reg_config:reg_config_inst2|on_counter[13]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 0.975      ;
; 0.710  ; reg_config:reg_config_inst2|on_counter[4]           ; reg_config:reg_config_inst2|on_counter[4]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 0.976      ;
; 0.710  ; reg_config:reg_config_inst2|on_counter[10]          ; reg_config:reg_config_inst2|on_counter[10]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 0.976      ;
; 0.710  ; reg_config:reg_config_inst2|on_counter[12]          ; reg_config:reg_config_inst2|on_counter[12]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 0.976      ;
; 0.710  ; reg_config:reg_config_inst2|on_counter[14]          ; reg_config:reg_config_inst2|on_counter[14]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 0.976      ;
; 0.711  ; reg_config:reg_config_inst2|on_counter[15]          ; reg_config:reg_config_inst2|on_counter[15]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 0.977      ;
; 0.713  ; reg_config:reg_config_inst2|on_counter[7]           ; reg_config:reg_config_inst2|on_counter[7]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 0.979      ;
; 0.715  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.072      ; 0.982      ;
; 0.722  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.072      ; 0.989      ;
; 0.730  ; reg_config:reg_config_inst2|on_counter[1]           ; reg_config:reg_config_inst2|on_counter[1]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 0.996      ;
; 0.734  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.072      ; 1.001      ;
; 0.743  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.072      ; 1.010      ;
; 0.751  ; reg_config:reg_config_inst2|config_step.10          ; reg_config:reg_config_inst2|config_step.11          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.072      ; 1.018      ;
; 0.753  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.072      ; 1.020      ;
; 0.785  ; reg_config:reg_config_inst2|config_step.10          ; reg_config:reg_config_inst2|config_step.00          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.072      ; 1.052      ;
; 0.810  ; reg_config:reg_config_inst2|reg_index[8]            ; reg_config:reg_config_inst2|i2c_data[11]            ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.072      ; 1.077      ;
; 0.850  ; reg_config:reg_config_inst2|config_step.00          ; reg_config:reg_config_inst2|config_step.01          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.072      ; 1.117      ;
; 0.857  ; reg_config:reg_config_inst2|on_counter[0]           ; reg_config:reg_config_inst2|key_on                  ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.072      ; 1.124      ;
; 0.891  ; reg_config:reg_config_inst2|reg_conf_done_reg       ; reg_config:reg_config_inst2|config_step.01          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.072      ; 1.158      ;
; 1.015  ; reg_config:reg_config_inst2|on_counter[11]          ; reg_config:reg_config_inst2|on_counter[12]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 1.281      ;
; 1.019  ; reg_config:reg_config_inst2|on_counter[9]           ; reg_config:reg_config_inst2|on_counter[10]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 1.285      ;
; 1.020  ; reg_config:reg_config_inst2|on_counter[8]           ; reg_config:reg_config_inst2|on_counter[9]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 1.286      ;
; 1.028  ; reg_config:reg_config_inst2|on_counter[5]           ; reg_config:reg_config_inst2|on_counter[6]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 1.294      ;
; 1.028  ; reg_config:reg_config_inst2|on_counter[3]           ; reg_config:reg_config_inst2|on_counter[4]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 1.294      ;
; 1.028  ; reg_config:reg_config_inst2|on_counter[13]          ; reg_config:reg_config_inst2|on_counter[14]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 1.294      ;
; 1.029  ; reg_config:reg_config_inst2|on_counter[1]           ; reg_config:reg_config_inst2|on_counter[2]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 1.295      ;
; 1.029  ; reg_config:reg_config_inst2|on_counter[6]           ; reg_config:reg_config_inst2|on_counter[7]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 1.295      ;
; 1.030  ; reg_config:reg_config_inst2|on_counter[11]          ; reg_config:reg_config_inst2|on_counter[13]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 1.296      ;
; 1.032  ; reg_config:reg_config_inst2|on_counter[7]           ; reg_config:reg_config_inst2|on_counter[8]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 1.298      ;
; 1.033  ; reg_config:reg_config_inst2|on_counter[2]           ; reg_config:reg_config_inst2|on_counter[3]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 1.299      ;
; 1.034  ; reg_config:reg_config_inst2|on_counter[10]          ; reg_config:reg_config_inst2|on_counter[11]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 1.300      ;
; 1.034  ; reg_config:reg_config_inst2|on_counter[4]           ; reg_config:reg_config_inst2|on_counter[5]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 1.300      ;
; 1.034  ; reg_config:reg_config_inst2|on_counter[14]          ; reg_config:reg_config_inst2|on_counter[15]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 1.300      ;
; 1.034  ; reg_config:reg_config_inst2|on_counter[12]          ; reg_config:reg_config_inst2|on_counter[13]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 1.300      ;
; 1.034  ; reg_config:reg_config_inst2|on_counter[9]           ; reg_config:reg_config_inst2|on_counter[11]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 1.300      ;
; 1.036  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.072      ; 1.303      ;
; 1.039  ; reg_config:reg_config_inst2|config_step.11          ; reg_config:reg_config_inst2|config_step.00          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.072      ; 1.306      ;
; 1.043  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.072      ; 1.310      ;
; 1.043  ; reg_config:reg_config_inst2|on_counter[5]           ; reg_config:reg_config_inst2|on_counter[7]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 1.309      ;
; 1.043  ; reg_config:reg_config_inst2|on_counter[3]           ; reg_config:reg_config_inst2|on_counter[5]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 1.309      ;
; 1.043  ; reg_config:reg_config_inst2|on_counter[13]          ; reg_config:reg_config_inst2|on_counter[15]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 1.309      ;
; 1.045  ; reg_config:reg_config_inst2|on_counter[1]           ; reg_config:reg_config_inst2|on_counter[3]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 1.311      ;
; 1.047  ; reg_config:reg_config_inst2|on_counter[7]           ; reg_config:reg_config_inst2|on_counter[9]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 1.313      ;
; 1.050  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.072      ; 1.317      ;
; 1.051  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.072      ; 1.318      ;
; 1.056  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.072      ; 1.323      ;
; 1.058  ; reg_config:reg_config_inst2|config_step.01          ; reg_config:reg_config_inst2|start                   ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.072      ; 1.325      ;
; 1.063  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.072      ; 1.330      ;
; 1.071  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.072      ; 1.338      ;
; 1.080  ; reg_config:reg_config_inst2|reg_conf_done_reg       ; reg_config:reg_config_inst2|config_step.00          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.072      ; 1.347      ;
; 1.097  ; reg_config:reg_config_inst2|reg_index[0]            ; reg_config:reg_config_inst2|reg_index[0]            ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.072      ; 1.364      ;
; 1.098  ; reg_config:reg_config_inst2|reg_index[6]            ; reg_config:reg_config_inst2|reg_index[6]            ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.072      ; 1.365      ;
; 1.098  ; reg_config:reg_config_inst2|reg_index[7]            ; reg_config:reg_config_inst2|reg_index[7]            ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.072      ; 1.365      ;
; 1.117  ; reg_config:reg_config_inst2|on_counter[8]           ; reg_config:reg_config_inst2|on_counter[10]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 1.383      ;
; 1.123  ; reg_config:reg_config_inst2|on_counter[6]           ; reg_config:reg_config_inst2|on_counter[8]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 1.389      ;
; 1.128  ; reg_config:reg_config_inst2|on_counter[2]           ; reg_config:reg_config_inst2|on_counter[4]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 1.394      ;
; 1.128  ; reg_config:reg_config_inst2|on_counter[4]           ; reg_config:reg_config_inst2|on_counter[6]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 1.394      ;
; 1.129  ; reg_config:reg_config_inst2|on_counter[10]          ; reg_config:reg_config_inst2|on_counter[12]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 1.395      ;
; 1.129  ; reg_config:reg_config_inst2|on_counter[12]          ; reg_config:reg_config_inst2|on_counter[14]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 1.395      ;
; 1.137  ; reg_config:reg_config_inst2|on_counter[11]          ; reg_config:reg_config_inst2|on_counter[14]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 1.403      ;
; 1.137  ; reg_config:reg_config_inst2|on_counter[0]           ; reg_config:reg_config_inst2|on_counter[1]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.075      ; 1.407      ;
; 1.141  ; reg_config:reg_config_inst2|on_counter[9]           ; reg_config:reg_config_inst2|on_counter[12]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.071      ; 1.407      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.385 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.386 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.386 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.403 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.471 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.737      ;
; 0.530 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.109      ;
; 0.536 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.111      ;
; 0.570 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.149      ;
; 0.622 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 1.353      ;
; 0.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.889      ;
; 0.630 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.896      ;
; 0.635 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.900      ;
; 0.695 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.711 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.977      ;
; 0.713 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.714 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.979      ;
; 0.724 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.990      ;
; 0.726 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.992      ;
; 0.728 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.994      ;
; 0.730 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.996      ;
; 0.751 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 1.482      ;
; 0.778 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.463      ;
; 0.785 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.470      ;
; 0.865 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.131      ;
; 0.871 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.137      ;
; 0.874 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.139      ;
; 0.878 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.144      ;
; 0.880 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.146      ;
; 0.882 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.148      ;
; 0.883 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.149      ;
; 0.884 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.539      ; 1.618      ;
; 0.885 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.151      ;
; 0.887 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.153      ;
; 0.891 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.157      ;
; 0.897 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.181      ;
; 0.912 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 1.643      ;
; 0.930 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.199      ;
; 0.931 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.215      ;
; 0.955 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.102     ; 1.083      ;
; 0.960 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.223      ;
; 0.964 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.231      ;
; 1.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.102     ; 1.134      ;
; 1.008 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.102     ; 1.136      ;
; 1.014 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.280      ;
; 1.017 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 1.748      ;
; 1.017 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.283      ;
; 1.019 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.285      ;
; 1.028 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.294      ;
; 1.029 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.296      ;
; 1.031 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.297      ;
; 1.032 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.298      ;
; 1.034 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.300      ;
; 1.035 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.301      ;
; 1.043 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.309      ;
; 1.047 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.313      ;
; 1.047 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.313      ;
; 1.048 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.314      ;
; 1.050 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.316      ;
; 1.062 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.328      ;
; 1.085 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.539      ; 1.819      ;
; 1.089 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 1.820      ;
; 1.093 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.356      ;
; 1.108 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.683      ;
; 1.114 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.380      ;
; 1.119 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.386      ;
; 1.123 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.389      ;
; 1.123 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.389      ;
; 1.130 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.396      ;
; 1.136 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.402      ;
; 1.139 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.405      ;
; 1.141 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.407      ;
; 1.150 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.416      ;
; 1.150 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.416      ;
; 1.151 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.417      ;
; 1.152 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.418      ;
; 1.152 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.418      ;
; 1.154 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 1.886      ;
; 1.154 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.420      ;
; 1.156 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.422      ;
; 1.157 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.423      ;
; 1.160 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 1.891      ;
; 1.161 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 0.980      ;
; 1.165 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.431      ;
; 1.167 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.433      ;
; 1.169 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.435      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK'                                                                                                                                                                          ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 0.669      ;
; 0.471 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 0.737      ;
; 0.693 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 0.959      ;
; 0.693 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 0.959      ;
; 0.693 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 0.959      ;
; 0.694 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 0.963      ;
; 0.699 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 0.965      ;
; 0.699 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 0.965      ;
; 0.700 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 0.966      ;
; 0.703 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 0.969      ;
; 0.703 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 0.969      ;
; 0.709 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 0.975      ;
; 0.711 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 0.977      ;
; 0.712 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 0.978      ;
; 0.714 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 0.980      ;
; 0.715 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 0.981      ;
; 0.716 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 0.982      ;
; 0.718 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 0.984      ;
; 0.857 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.123      ;
; 1.012 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.278      ;
; 1.014 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.280      ;
; 1.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.281      ;
; 1.016 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.282      ;
; 1.016 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.282      ;
; 1.017 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.283      ;
; 1.018 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.284      ;
; 1.019 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.285      ;
; 1.020 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.286      ;
; 1.022 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.288      ;
; 1.027 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.293      ;
; 1.027 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.293      ;
; 1.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.294      ;
; 1.029 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.295      ;
; 1.031 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.297      ;
; 1.032 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.298      ;
; 1.033 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.299      ;
; 1.033 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.299      ;
; 1.033 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.299      ;
; 1.033 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.299      ;
; 1.034 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.300      ;
; 1.034 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.300      ;
; 1.035 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.301      ;
; 1.037 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.303      ;
; 1.040 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.306      ;
; 1.043 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.309      ;
; 1.046 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.312      ;
; 1.049 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.315      ;
; 1.111 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.377      ;
; 1.113 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.379      ;
; 1.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.380      ;
; 1.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.382      ;
; 1.117 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.383      ;
; 1.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.393      ;
; 1.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.393      ;
; 1.128 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.394      ;
; 1.130 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.396      ;
; 1.134 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.400      ;
; 1.136 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.402      ;
; 1.137 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.403      ;
; 1.138 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.404      ;
; 1.138 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.404      ;
; 1.138 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.404      ;
; 1.139 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.405      ;
; 1.140 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.406      ;
; 1.140 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.406      ;
; 1.141 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.407      ;
; 1.141 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.407      ;
; 1.142 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.408      ;
; 1.144 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.410      ;
; 1.149 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.415      ;
; 1.149 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.415      ;
; 1.150 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.416      ;
; 1.151 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.417      ;
; 1.151 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.417      ;
; 1.153 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.419      ;
; 1.153 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.419      ;
; 1.155 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.421      ;
; 1.155 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.421      ;
; 1.155 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.421      ;
; 1.155 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.421      ;
; 1.156 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.422      ;
; 1.159 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.425      ;
; 1.162 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.428      ;
; 1.165 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.431      ;
; 1.168 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.434      ;
; 1.171 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.437      ;
; 1.233 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.499      ;
; 1.235 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.501      ;
; 1.236 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.502      ;
; 1.238 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.504      ;
; 1.239 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.505      ;
; 1.240 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.506      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                           ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.649 ; system_ctrl:u_system_ctrl|sysrst_nr1 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.914      ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -3.566 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.972      ;
; -3.566 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.972      ;
; -3.566 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.972      ;
; -3.566 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.972      ;
; -3.566 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.972      ;
; -3.566 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.972      ;
; -3.566 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.972      ;
; -3.566 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.972      ;
; -3.566 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.972      ;
; -3.566 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.972      ;
; -3.566 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.972      ;
; -3.566 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.972      ;
; -3.566 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.972      ;
; -3.566 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.972      ;
; -3.566 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.972      ;
; -3.566 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.972      ;
; -3.506 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.240     ; 3.033      ;
; -3.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.890      ;
; -3.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.890      ;
; -3.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.890      ;
; -3.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.890      ;
; -3.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.890      ;
; -3.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.890      ;
; -3.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.890      ;
; -3.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.890      ;
; -3.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.890      ;
; -3.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.890      ;
; -3.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.890      ;
; -3.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.890      ;
; -3.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.890      ;
; -3.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.890      ;
; -3.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.890      ;
; -3.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.890      ;
; -3.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.527     ; 2.656      ;
; -3.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.527     ; 2.656      ;
; -3.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.527     ; 2.656      ;
; -3.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.527     ; 2.656      ;
; -3.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.527     ; 2.656      ;
; -3.449 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.522     ; 2.657      ;
; -3.449 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.522     ; 2.657      ;
; -3.424 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.240     ; 2.951      ;
; -3.419 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.528     ; 2.621      ;
; -3.419 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.528     ; 2.621      ;
; -3.419 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.528     ; 2.621      ;
; -3.419 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.528     ; 2.621      ;
; -3.419 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.528     ; 2.621      ;
; -3.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.527     ; 2.574      ;
; -3.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.527     ; 2.574      ;
; -3.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.527     ; 2.574      ;
; -3.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.527     ; 2.574      ;
; -3.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.527     ; 2.574      ;
; -3.367 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.522     ; 2.575      ;
; -3.367 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.522     ; 2.575      ;
; -3.351 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.757      ;
; -3.351 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.757      ;
; -3.351 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.757      ;
; -3.351 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.757      ;
; -3.351 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.757      ;
; -3.351 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.757      ;
; -3.351 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.757      ;
; -3.351 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.757      ;
; -3.351 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.757      ;
; -3.351 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.757      ;
; -3.351 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.757      ;
; -3.351 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.757      ;
; -3.351 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.757      ;
; -3.351 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.757      ;
; -3.351 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.757      ;
; -3.351 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.246     ; 2.757      ;
; -3.337 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.528     ; 2.539      ;
; -3.337 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.528     ; 2.539      ;
; -3.337 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.528     ; 2.539      ;
; -3.337 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.528     ; 2.539      ;
; -3.337 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.528     ; 2.539      ;
; -3.291 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.240     ; 2.818      ;
; -3.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.527     ; 2.441      ;
; -3.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.527     ; 2.441      ;
; -3.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.527     ; 2.441      ;
; -3.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.527     ; 2.441      ;
; -3.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.527     ; 2.441      ;
; -3.234 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.522     ; 2.442      ;
; -3.234 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.522     ; 2.442      ;
; -3.204 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.528     ; 2.406      ;
; -3.204 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.528     ; 2.406      ;
; -3.204 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.528     ; 2.406      ;
; -3.204 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.528     ; 2.406      ;
; -3.204 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.528     ; 2.406      ;
; -3.109 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.525     ; 2.314      ;
; -3.109 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.525     ; 2.314      ;
; -3.109 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.525     ; 2.314      ;
; -3.077 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.124     ; 2.683      ;
; -3.077 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.124     ; 2.683      ;
; -3.059 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.526     ; 2.263      ;
; -3.059 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.526     ; 2.263      ;
; -3.044 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.080     ; 2.694      ;
; -3.044 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.080     ; 2.694      ;
; -3.021 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.525     ; 2.226      ;
; -3.021 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.525     ; 2.226      ;
; -3.021 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.525     ; 2.226      ;
; -3.002 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.075     ; 2.657      ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'reg_config:reg_config_inst1|clock_20k'                                                                                                                                                                                                     ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                             ; Launch Clock                                                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.679 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.801      ; 2.404      ;
; -0.679 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.801      ; 2.404      ;
; -0.679 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.801      ; 2.404      ;
; -0.679 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.801      ; 2.404      ;
; -0.679 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.801      ; 2.404      ;
; -0.679 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.801      ; 2.404      ;
; -0.679 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|sclk         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.801      ; 2.404      ;
; -0.559 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|config_step.11          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.788      ; 2.271      ;
; -0.397 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.794      ; 2.115      ;
; -0.397 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.794      ; 2.115      ;
; -0.397 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.794      ; 2.115      ;
; -0.397 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.794      ; 2.115      ;
; -0.397 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[4]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.794      ; 2.115      ;
; -0.397 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[5]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.794      ; 2.115      ;
; -0.397 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[6]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.794      ; 2.115      ;
; -0.397 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[7]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.794      ; 2.115      ;
; -0.397 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[8]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.794      ; 2.115      ;
; -0.397 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[9]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.794      ; 2.115      ;
; -0.397 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[10]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.794      ; 2.115      ;
; -0.397 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[11]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.794      ; 2.115      ;
; -0.397 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[12]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.794      ; 2.115      ;
; -0.397 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[13]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.794      ; 2.115      ;
; -0.397 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[14]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.794      ; 2.115      ;
; -0.397 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[15]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.794      ; 2.115      ;
; -0.338 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[4]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.789      ; 2.051      ;
; -0.321 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.788      ; 2.033      ;
; -0.321 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.788      ; 2.033      ;
; -0.321 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.788      ; 2.033      ;
; -0.321 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.788      ; 2.033      ;
; -0.310 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|key_on                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.792      ; 2.026      ;
; -0.310 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|config_step.00          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.792      ; 2.026      ;
; -0.310 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|config_step.01          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.792      ; 2.026      ;
; -0.310 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.792      ; 2.026      ;
; -0.310 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[8]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.792      ; 2.026      ;
; -0.310 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.792      ; 2.026      ;
; -0.310 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_conf_done_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.792      ; 2.026      ;
; -0.304 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.799      ; 2.027      ;
; -0.298 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|config_step.10          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.798      ; 2.020      ;
; -0.298 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|start                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.798      ; 2.020      ;
; -0.274 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|tr_end       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.789      ; 1.987      ;
; -0.274 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|reg_sdat     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.789      ; 1.987      ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'reg_config:reg_config_inst2|clock_20k'                                                                                                                                                                                                     ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                             ; Launch Clock                                                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.649 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|config_step.10          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.116      ; 2.689      ;
; -0.649 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|config_step.11          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.116      ; 2.689      ;
; -0.649 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|config_step.00          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.116      ; 2.689      ;
; -0.649 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|config_step.01          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.116      ; 2.689      ;
; -0.649 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_conf_done_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.116      ; 2.689      ;
; -0.649 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|start                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.116      ; 2.689      ;
; -0.335 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.124      ; 2.383      ;
; -0.305 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.114      ; 2.343      ;
; -0.305 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.114      ; 2.343      ;
; -0.305 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[4]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.114      ; 2.343      ;
; -0.305 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[5]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.114      ; 2.343      ;
; -0.305 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[6]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.114      ; 2.343      ;
; -0.305 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[7]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.114      ; 2.343      ;
; -0.305 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[8]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.114      ; 2.343      ;
; -0.305 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[9]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.114      ; 2.343      ;
; -0.305 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[10]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.114      ; 2.343      ;
; -0.305 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[11]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.114      ; 2.343      ;
; -0.305 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[12]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.114      ; 2.343      ;
; -0.305 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[13]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.114      ; 2.343      ;
; -0.305 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[14]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.114      ; 2.343      ;
; -0.305 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[15]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.114      ; 2.343      ;
; -0.305 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.114      ; 2.343      ;
; -0.301 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[8]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.124      ; 2.349      ;
; -0.298 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|tr_end       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.114      ; 2.336      ;
; -0.298 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|reg_sdat     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.114      ; 2.336      ;
; -0.298 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|sclk         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.114      ; 2.336      ;
; -0.294 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.111      ; 2.329      ;
; -0.294 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.111      ; 2.329      ;
; -0.294 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.111      ; 2.329      ;
; -0.294 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.111      ; 2.329      ;
; -0.294 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.111      ; 2.329      ;
; -0.294 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.111      ; 2.329      ;
; -0.285 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.124      ; 2.333      ;
; -0.285 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[4]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.124      ; 2.333      ;
; -0.285 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.124      ; 2.333      ;
; -0.285 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.124      ; 2.333      ;
; -0.252 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.124      ; 2.300      ;
; -0.252 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|key_on                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.124      ; 2.300      ;
; -0.252 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.124      ; 2.300      ;
; -0.252 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.124      ; 2.300      ;
; -0.252 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 2.124      ; 2.300      ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cmos1_pclk'                                                                                                                                                                                 ;
+-------+--------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                       ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.224      ; 4.813      ;
; 0.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.224      ; 4.813      ;
; 0.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.224      ; 4.813      ;
; 0.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.224      ; 4.813      ;
; 0.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.224      ; 4.813      ;
; 0.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.224      ; 4.813      ;
; 0.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.224      ; 4.813      ;
; 0.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.224      ; 4.813      ;
; 0.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.224      ; 4.813      ;
; 0.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.224      ; 4.813      ;
; 0.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.224      ; 4.813      ;
; 0.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.224      ; 4.813      ;
; 0.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.224      ; 4.813      ;
; 0.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.224      ; 4.813      ;
; 0.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.224      ; 4.813      ;
; 0.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.224      ; 4.813      ;
; 0.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.224      ; 4.813      ;
; 0.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.224      ; 4.813      ;
; 0.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.224      ; 4.813      ;
; 0.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.224      ; 4.813      ;
; 0.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.224      ; 4.813      ;
; 0.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.224      ; 4.813      ;
; 0.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.224      ; 4.813      ;
; 0.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.224      ; 4.813      ;
; 0.323 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 4.224      ; 4.813      ;
+-------+--------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+--------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                       ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 3.357  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_sig          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.162     ; 4.813      ;
; 3.360  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.154     ; 4.818      ;
; 3.360  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.154     ; 4.818      ;
; 3.360  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.154     ; 4.818      ;
; 3.360  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.154     ; 4.818      ;
; 3.360  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.154     ; 4.818      ;
; 3.360  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.154     ; 4.818      ;
; 3.360  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.154     ; 4.818      ;
; 3.360  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.154     ; 4.818      ;
; 3.360  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.154     ; 4.818      ;
; 3.360  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.154     ; 4.818      ;
; 3.360  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.154     ; 4.818      ;
; 3.360  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.154     ; 4.818      ;
; 3.360  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.154     ; 4.818      ;
; 3.360  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.154     ; 4.818      ;
; 3.360  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.154     ; 4.818      ;
; 3.360  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.154     ; 4.818      ;
; 38.018 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.049     ; 3.601      ;
; 38.384 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|clock_20k         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.072     ; 3.212      ;
; 38.853 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.057     ; 2.758      ;
; 38.853 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.057     ; 2.758      ;
; 38.853 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.057     ; 2.758      ;
; 38.853 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.057     ; 2.758      ;
; 38.853 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.057     ; 2.758      ;
; 38.853 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.057     ; 2.758      ;
; 38.853 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.057     ; 2.758      ;
; 38.853 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.057     ; 2.758      ;
; 38.853 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.057     ; 2.758      ;
; 38.853 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.057     ; 2.758      ;
; 38.853 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.057     ; 2.758      ;
; 38.853 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.057     ; 2.758      ;
; 38.853 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.057     ; 2.758      ;
; 38.853 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.057     ; 2.758      ;
; 38.853 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.057     ; 2.758      ;
; 38.853 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.057     ; 2.758      ;
+--------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 4.685 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 5.161      ;
; 4.685 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 5.161      ;
; 4.685 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 5.161      ;
; 4.685 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 5.161      ;
; 4.685 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 5.161      ;
; 4.685 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 5.161      ;
; 4.685 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 5.161      ;
; 4.685 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 5.161      ;
; 4.685 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 5.161      ;
; 4.685 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 5.161      ;
; 4.685 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 5.161      ;
; 4.686 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 5.146      ;
; 4.686 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 5.146      ;
; 4.686 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 5.146      ;
; 4.686 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 5.146      ;
; 4.686 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 5.146      ;
; 4.686 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 5.146      ;
; 4.686 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 5.146      ;
; 4.686 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 5.146      ;
; 4.686 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 5.146      ;
; 4.686 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 5.146      ;
; 4.690 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.154     ; 5.158      ;
; 4.776 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.117      ; 5.265      ;
; 4.776 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.117      ; 5.265      ;
; 4.776 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.117      ; 5.265      ;
; 4.776 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.117      ; 5.265      ;
; 4.776 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.117      ; 5.265      ;
; 4.776 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.117      ; 5.265      ;
; 4.776 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.117      ; 5.265      ;
; 4.776 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.117      ; 5.265      ;
; 4.776 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.117      ; 5.265      ;
; 4.776 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.117      ; 5.265      ;
; 4.776 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.117      ; 5.265      ;
; 4.776 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.117      ; 5.265      ;
; 4.776 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.117      ; 5.265      ;
; 4.776 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.117      ; 5.265      ;
; 4.776 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.117      ; 5.265      ;
; 4.776 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.117      ; 5.265      ;
; 4.893 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.123      ; 5.269      ;
; 4.907 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 4.931      ;
; 4.907 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 4.931      ;
; 4.907 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 4.931      ;
; 4.907 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 4.931      ;
; 4.907 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 4.931      ;
; 4.907 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 4.931      ;
; 4.907 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 4.931      ;
; 4.907 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 4.931      ;
; 4.907 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 4.931      ;
; 4.907 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 4.931      ;
; 5.026 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.166     ; 4.810      ;
; 5.026 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.166     ; 4.810      ;
; 5.026 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.166     ; 4.810      ;
; 5.026 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 4.811      ;
; 5.026 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[14]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 4.811      ;
; 5.026 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 4.811      ;
; 5.026 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 4.811      ;
; 5.026 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 4.811      ;
; 5.026 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 4.811      ;
; 5.026 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 4.811      ;
; 5.026 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 4.811      ;
; 5.026 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 4.811      ;
; 5.026 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 4.811      ;
; 5.026 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 4.811      ;
; 5.026 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 4.811      ;
; 5.026 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 4.811      ;
; 5.026 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 4.811      ;
; 5.026 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 4.811      ;
; 5.026 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr2                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 4.811      ;
; 5.026 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 4.811      ;
; 5.028 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 4.811      ;
; 5.029 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 4.815      ;
; 5.029 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[8]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 4.818      ;
; 5.029 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[9]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 4.818      ;
; 5.030 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 4.816      ;
; 5.030 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.166     ; 4.806      ;
; 5.031 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 4.803      ;
; 5.031 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 4.803      ;
; 5.031 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 4.803      ;
; 5.031 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 4.803      ;
; 5.031 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 4.803      ;
; 5.031 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 4.803      ;
; 5.031 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 4.803      ;
; 5.031 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 4.803      ;
; 5.031 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[1]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 4.815      ;
; 5.031 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 4.815      ;
; 5.031 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 4.815      ;
; 5.031 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 4.815      ;
; 5.031 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[5]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 4.815      ;
; 5.031 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[6]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 4.815      ;
; 5.031 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 4.815      ;
; 5.031 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 4.815      ;
; 5.031 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[9]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 4.815      ;
; 5.031 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[10]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 4.815      ;
; 5.031 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[11]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 4.815      ;
; 5.031 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 4.815      ;
; 5.031 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[13]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 4.815      ;
; 5.031 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 4.815      ;
; 5.031 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 4.815      ;
; 5.031 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 4.811      ;
; 5.031 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0001                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 4.811      ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+--------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                              ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 12.936 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 4.571      ;
; 12.936 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 4.571      ;
; 12.980 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 4.527      ;
; 12.980 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 4.527      ;
; 13.229 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 4.278      ;
; 13.229 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 4.278      ;
; 13.241 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 4.266      ;
; 13.241 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 4.266      ;
; 13.253 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 4.254      ;
; 13.253 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 4.254      ;
; 13.255 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 4.252      ;
; 13.255 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 4.252      ;
; 13.350 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 4.157      ;
; 13.350 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 4.157      ;
; 13.517 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 3.990      ;
; 13.517 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 3.990      ;
; 13.585 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 3.922      ;
; 13.585 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 3.922      ;
; 13.670 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 3.837      ;
; 13.670 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 3.837      ;
; 13.712 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 3.795      ;
; 13.712 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 3.795      ;
; 13.806 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 3.701      ;
; 13.806 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 3.701      ;
; 13.864 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 3.643      ;
; 13.864 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 3.643      ;
; 13.874 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 3.633      ;
; 13.874 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 3.633      ;
; 13.972 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 3.535      ;
; 13.972 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 3.535      ;
; 14.011 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 3.496      ;
; 14.011 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 3.496      ;
; 14.037 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 3.470      ;
; 14.037 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 3.470      ;
; 14.072 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 3.435      ;
; 14.072 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 3.435      ;
; 14.073 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 3.434      ;
; 14.073 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 3.434      ;
; 14.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 3.259      ;
; 14.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 3.259      ;
; 14.384 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 3.123      ;
; 14.384 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 3.123      ;
; 14.508 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 2.999      ;
; 14.508 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 2.999      ;
; 14.608 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 2.899      ;
; 14.608 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.445     ; 2.899      ;
+--------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'reg_config:reg_config_inst2|clock_20k'                                                                                                                                                                                                      ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                             ; Launch Clock                                                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.921 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.687      ; 2.031      ;
; -0.921 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|key_on                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.687      ; 2.031      ;
; -0.921 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.687      ; 2.031      ;
; -0.921 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.687      ; 2.031      ;
; -0.921 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.687      ; 2.031      ;
; -0.911 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.687      ; 2.041      ;
; -0.911 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[4]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.687      ; 2.041      ;
; -0.911 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.687      ; 2.041      ;
; -0.911 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.687      ; 2.041      ;
; -0.909 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.674      ; 2.030      ;
; -0.909 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.674      ; 2.030      ;
; -0.909 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.674      ; 2.030      ;
; -0.909 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.674      ; 2.030      ;
; -0.909 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.674      ; 2.030      ;
; -0.909 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.674      ; 2.030      ;
; -0.905 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[8]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.687      ; 2.047      ;
; -0.900 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.676      ; 2.041      ;
; -0.900 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.676      ; 2.041      ;
; -0.900 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[4]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.676      ; 2.041      ;
; -0.900 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[5]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.676      ; 2.041      ;
; -0.900 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[6]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.676      ; 2.041      ;
; -0.900 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[7]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.676      ; 2.041      ;
; -0.900 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[8]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.676      ; 2.041      ;
; -0.900 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[9]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.676      ; 2.041      ;
; -0.900 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[10]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.676      ; 2.041      ;
; -0.900 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[11]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.676      ; 2.041      ;
; -0.900 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[12]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.676      ; 2.041      ;
; -0.900 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[13]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.676      ; 2.041      ;
; -0.900 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[14]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.676      ; 2.041      ;
; -0.900 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[15]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.676      ; 2.041      ;
; -0.900 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.676      ; 2.041      ;
; -0.892 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|tr_end       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.676      ; 2.049      ;
; -0.892 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|reg_sdat     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.676      ; 2.049      ;
; -0.892 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|sclk         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.676      ; 2.049      ;
; -0.865 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.686      ; 2.086      ;
; -0.626 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|config_step.10          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.679      ; 2.318      ;
; -0.626 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|config_step.11          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.679      ; 2.318      ;
; -0.626 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|config_step.00          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.679      ; 2.318      ;
; -0.626 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|config_step.01          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.679      ; 2.318      ;
; -0.626 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_conf_done_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.679      ; 2.318      ;
; -0.626 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|start                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 2.679      ; 2.318      ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'reg_config:reg_config_inst1|clock_20k'                                                                                                                                                                                                      ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                             ; Launch Clock                                                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.828 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|tr_end       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.338      ; 1.775      ;
; -0.828 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|reg_sdat     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.338      ; 1.775      ;
; -0.801 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|config_step.10          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.347      ; 1.811      ;
; -0.801 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|start                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.347      ; 1.811      ;
; -0.791 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.337      ; 1.811      ;
; -0.791 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.337      ; 1.811      ;
; -0.791 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.337      ; 1.811      ;
; -0.791 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.337      ; 1.811      ;
; -0.786 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.349      ; 1.828      ;
; -0.782 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|key_on                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.341      ; 1.824      ;
; -0.782 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|config_step.00          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.341      ; 1.824      ;
; -0.782 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|config_step.01          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.341      ; 1.824      ;
; -0.782 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.341      ; 1.824      ;
; -0.782 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[8]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.341      ; 1.824      ;
; -0.782 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.341      ; 1.824      ;
; -0.782 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_conf_done_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.341      ; 1.824      ;
; -0.755 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[4]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.338      ; 1.848      ;
; -0.704 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.343      ; 1.904      ;
; -0.704 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.343      ; 1.904      ;
; -0.704 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.343      ; 1.904      ;
; -0.704 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.343      ; 1.904      ;
; -0.704 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[4]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.343      ; 1.904      ;
; -0.704 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[5]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.343      ; 1.904      ;
; -0.704 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[6]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.343      ; 1.904      ;
; -0.704 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[7]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.343      ; 1.904      ;
; -0.704 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[8]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.343      ; 1.904      ;
; -0.704 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[9]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.343      ; 1.904      ;
; -0.704 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[10]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.343      ; 1.904      ;
; -0.704 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[11]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.343      ; 1.904      ;
; -0.704 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[12]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.343      ; 1.904      ;
; -0.704 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[13]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.343      ; 1.904      ;
; -0.704 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[14]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.343      ; 1.904      ;
; -0.704 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[15]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.343      ; 1.904      ;
; -0.619 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|config_step.11          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.337      ; 1.983      ;
; -0.499 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.350      ; 2.116      ;
; -0.499 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.350      ; 2.116      ;
; -0.499 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.350      ; 2.116      ;
; -0.499 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.350      ; 2.116      ;
; -0.499 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.350      ; 2.116      ;
; -0.499 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.350      ; 2.116      ;
; -0.499 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|sclk         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 2.350      ; 2.116      ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cmos1_pclk'                                                                                                                                                                                   ;
+--------+--------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                       ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 4.851      ; 4.341      ;
; -0.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 4.851      ; 4.341      ;
; -0.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 4.851      ; 4.341      ;
; -0.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 4.851      ; 4.341      ;
; -0.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 4.851      ; 4.341      ;
; -0.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 4.851      ; 4.341      ;
; -0.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 4.851      ; 4.341      ;
; -0.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 4.851      ; 4.341      ;
; -0.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 4.851      ; 4.341      ;
; -0.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 4.851      ; 4.341      ;
; -0.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 4.851      ; 4.341      ;
; -0.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 4.851      ; 4.341      ;
; -0.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 4.851      ; 4.341      ;
; -0.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 4.851      ; 4.341      ;
; -0.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 4.851      ; 4.341      ;
; -0.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 4.851      ; 4.341      ;
; -0.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 4.851      ; 4.341      ;
; -0.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 4.851      ; 4.341      ;
; -0.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 4.851      ; 4.341      ;
; -0.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 4.851      ; 4.341      ;
; -0.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 4.851      ; 4.341      ;
; -0.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 4.851      ; 4.341      ;
; -0.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 4.851      ; 4.341      ;
; -0.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 4.851      ; 4.341      ;
; -0.785 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 4.851      ; 4.341      ;
+--------+--------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.884 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.146      ;
; 1.884 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.146      ;
; 1.884 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.146      ;
; 1.884 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.146      ;
; 1.884 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.146      ;
; 1.884 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.146      ;
; 1.884 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.146      ;
; 1.889 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.166      ;
; 1.889 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.166      ;
; 1.889 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.166      ;
; 1.889 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.166      ;
; 1.889 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.166      ;
; 1.889 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.166      ;
; 1.889 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.166      ;
; 1.889 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.166      ;
; 1.889 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.166      ;
; 1.889 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.166      ;
; 1.889 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.166      ;
; 1.889 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.166      ;
; 1.921 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.185      ;
; 1.921 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.185      ;
; 1.921 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.185      ;
; 1.921 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.185      ;
; 1.921 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.185      ;
; 1.921 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.185      ;
; 1.921 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.185      ;
; 1.930 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.208      ;
; 1.956 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.219      ;
; 1.956 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.219      ;
; 1.956 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.219      ;
; 1.956 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.219      ;
; 1.956 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.219      ;
; 2.023 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.285      ;
; 2.023 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.285      ;
; 2.023 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.285      ;
; 2.023 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.285      ;
; 2.023 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.285      ;
; 2.023 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.285      ;
; 2.023 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.285      ;
; 2.028 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.305      ;
; 2.028 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.305      ;
; 2.028 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.305      ;
; 2.028 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.305      ;
; 2.028 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.305      ;
; 2.028 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.305      ;
; 2.028 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.305      ;
; 2.028 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.305      ;
; 2.028 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.305      ;
; 2.028 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.305      ;
; 2.028 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.305      ;
; 2.028 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.305      ;
; 2.060 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.324      ;
; 2.060 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.324      ;
; 2.060 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.324      ;
; 2.060 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.324      ;
; 2.060 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.324      ;
; 2.060 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.324      ;
; 2.060 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.324      ;
; 2.069 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.347      ;
; 2.095 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.358      ;
; 2.095 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.358      ;
; 2.095 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.358      ;
; 2.095 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.358      ;
; 2.095 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.358      ;
; 2.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.433      ;
; 2.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.433      ;
; 2.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.433      ;
; 2.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.433      ;
; 2.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.433      ;
; 2.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.433      ;
; 2.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.433      ;
; 2.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.433      ;
; 2.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.433      ;
; 2.166 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.433      ;
; 2.202 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.464      ;
; 2.202 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.464      ;
; 2.202 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.464      ;
; 2.202 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.464      ;
; 2.202 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.464      ;
; 2.202 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.464      ;
; 2.202 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.464      ;
; 2.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.484      ;
; 2.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.484      ;
; 2.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.484      ;
; 2.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.484      ;
; 2.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.484      ;
; 2.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.484      ;
; 2.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.484      ;
; 2.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.484      ;
; 2.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.484      ;
; 2.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.484      ;
; 2.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.484      ;
; 2.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.484      ;
; 2.239 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.503      ;
; 2.239 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.503      ;
; 2.239 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.503      ;
; 2.239 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.503      ;
; 2.239 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.503      ;
; 2.239 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.503      ;
; 2.239 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.503      ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+-------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                       ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.123 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.403      ;
; 2.123 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.403      ;
; 2.123 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.403      ;
; 2.123 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.403      ;
; 2.123 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.403      ;
; 2.123 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.403      ;
; 2.123 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.403      ;
; 2.123 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.403      ;
; 2.123 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.403      ;
; 2.123 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.403      ;
; 2.123 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.403      ;
; 2.123 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.403      ;
; 2.123 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.403      ;
; 2.123 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.403      ;
; 2.123 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.403      ;
; 2.123 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.403      ;
; 2.507 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|clock_20k         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.802      ;
; 2.746 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.034      ;
; 3.966 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.181      ; 4.346      ;
; 3.966 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.181      ; 4.346      ;
; 3.966 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.181      ; 4.346      ;
; 3.966 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.181      ; 4.346      ;
; 3.966 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.181      ; 4.346      ;
; 3.966 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.181      ; 4.346      ;
; 3.966 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.181      ; 4.346      ;
; 3.966 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.181      ; 4.346      ;
; 3.966 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.181      ; 4.346      ;
; 3.966 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.181      ; 4.346      ;
; 3.966 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.181      ; 4.346      ;
; 3.966 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.181      ; 4.346      ;
; 3.966 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.181      ; 4.346      ;
; 3.966 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.181      ; 4.346      ;
; 3.966 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.181      ; 4.346      ;
; 3.966 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.181      ; 4.346      ;
; 3.970 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_sig          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.172      ; 4.341      ;
+-------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 2.322 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.921     ; 1.678      ;
; 2.322 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.921     ; 1.678      ;
; 2.367 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.452     ; 2.192      ;
; 2.367 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.452     ; 2.192      ;
; 2.367 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.452     ; 2.192      ;
; 2.399 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.457     ; 2.219      ;
; 2.399 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.457     ; 2.219      ;
; 2.433 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.502     ; 2.208      ;
; 2.433 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.502     ; 2.208      ;
; 2.461 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.921     ; 1.817      ;
; 2.461 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.921     ; 1.817      ;
; 2.498 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.921     ; 1.854      ;
; 2.498 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.921     ; 1.854      ;
; 2.506 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.452     ; 2.331      ;
; 2.506 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.452     ; 2.331      ;
; 2.506 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.452     ; 2.331      ;
; 2.538 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.457     ; 2.358      ;
; 2.538 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.457     ; 2.358      ;
; 2.546 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.920     ; 1.903      ;
; 2.546 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.920     ; 1.903      ;
; 2.546 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.920     ; 1.903      ;
; 2.568 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.921     ; 1.924      ;
; 2.568 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.921     ; 1.924      ;
; 2.572 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.502     ; 2.347      ;
; 2.572 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.502     ; 2.347      ;
; 2.637 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.921     ; 1.993      ;
; 2.637 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.921     ; 1.993      ;
; 2.685 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.452     ; 2.510      ;
; 2.685 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.452     ; 2.510      ;
; 2.685 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.452     ; 2.510      ;
; 2.685 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.920     ; 2.042      ;
; 2.685 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.920     ; 2.042      ;
; 2.685 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.920     ; 2.042      ;
; 2.717 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.457     ; 2.537      ;
; 2.717 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.457     ; 2.537      ;
; 2.750 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.643     ; 2.419      ;
; 2.751 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.502     ; 2.526      ;
; 2.751 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.502     ; 2.526      ;
; 2.793 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.924     ; 2.146      ;
; 2.793 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.924     ; 2.146      ;
; 2.793 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.924     ; 2.146      ;
; 2.793 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.924     ; 2.146      ;
; 2.793 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.924     ; 2.146      ;
; 2.794 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.416      ;
; 2.794 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.416      ;
; 2.794 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.416      ;
; 2.794 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.416      ;
; 2.794 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.416      ;
; 2.794 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.416      ;
; 2.794 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.416      ;
; 2.794 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.416      ;
; 2.794 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.416      ;
; 2.794 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.416      ;
; 2.794 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.416      ;
; 2.794 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.416      ;
; 2.794 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.416      ;
; 2.794 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.416      ;
; 2.794 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.416      ;
; 2.794 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.416      ;
; 2.809 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.921     ; 2.165      ;
; 2.809 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.921     ; 2.165      ;
; 2.830 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.922     ; 2.185      ;
; 2.830 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.922     ; 2.185      ;
; 2.830 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.922     ; 2.185      ;
; 2.830 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.922     ; 2.185      ;
; 2.830 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.922     ; 2.185      ;
; 2.832 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.917     ; 2.192      ;
; 2.832 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.917     ; 2.192      ;
; 2.859 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.920     ; 2.216      ;
; 2.859 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.920     ; 2.216      ;
; 2.859 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.920     ; 2.216      ;
; 2.889 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.643     ; 2.558      ;
; 2.932 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.924     ; 2.285      ;
; 2.932 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.924     ; 2.285      ;
; 2.932 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.924     ; 2.285      ;
; 2.932 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.924     ; 2.285      ;
; 2.932 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.924     ; 2.285      ;
; 2.933 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.555      ;
; 2.933 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.555      ;
; 2.933 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.555      ;
; 2.933 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.555      ;
; 2.933 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.555      ;
; 2.933 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.555      ;
; 2.933 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.555      ;
; 2.933 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.555      ;
; 2.933 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.555      ;
; 2.933 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.555      ;
; 2.933 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.555      ;
; 2.933 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.555      ;
; 2.933 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.555      ;
; 2.933 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.555      ;
; 2.933 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.555      ;
; 2.933 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.650     ; 2.555      ;
; 2.969 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.922     ; 2.324      ;
; 2.969 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.922     ; 2.324      ;
; 2.969 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.922     ; 2.324      ;
; 2.969 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.922     ; 2.324      ;
; 2.969 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.922     ; 2.324      ;
; 2.971 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.917     ; 2.331      ;
; 2.971 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.917     ; 2.331      ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                              ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 4.287 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 2.662      ;
; 4.287 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 2.662      ;
; 4.317 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 2.692      ;
; 4.317 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 2.692      ;
; 4.386 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 2.761      ;
; 4.386 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 2.761      ;
; 4.478 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 2.853      ;
; 4.478 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 2.853      ;
; 4.630 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.005      ;
; 4.630 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.005      ;
; 4.637 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.012      ;
; 4.637 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.012      ;
; 4.662 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.037      ;
; 4.662 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.037      ;
; 4.703 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.078      ;
; 4.703 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.078      ;
; 4.834 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.209      ;
; 4.834 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.209      ;
; 4.839 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.214      ;
; 4.839 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.214      ;
; 5.004 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.379      ;
; 5.004 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.379      ;
; 5.039 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.414      ;
; 5.039 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.414      ;
; 5.041 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.416      ;
; 5.041 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.416      ;
; 5.093 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.468      ;
; 5.093 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.468      ;
; 5.216 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.591      ;
; 5.216 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.591      ;
; 5.360 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.735      ;
; 5.360 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.735      ;
; 5.380 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.755      ;
; 5.380 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.755      ;
; 5.507 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.882      ;
; 5.507 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.882      ;
; 5.519 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.894      ;
; 5.519 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.894      ;
; 5.549 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.924      ;
; 5.549 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.924      ;
; 5.598 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.973      ;
; 5.598 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.973      ;
; 5.602 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.977      ;
; 5.602 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 3.977      ;
; 5.729 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 4.104      ;
; 5.729 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.920     ; 4.104      ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cmos1_pclk'                                                                              ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; cmos1_pclk ; Rise       ; cmos1_pclk                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state        ;
; 0.014  ; 0.230        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; 0.014  ; 0.230        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; 0.014  ; 0.230        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; 0.014  ; 0.230        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; 0.014  ; 0.230        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
; 0.014  ; 0.230        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ;
; 0.014  ; 0.230        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ;
; 0.014  ; 0.230        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
; 0.014  ; 0.230        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; 0.014  ; 0.230        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; 0.014  ; 0.230        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ;
; 0.014  ; 0.230        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ;
; 0.014  ; 0.230        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ;
; 0.014  ; 0.230        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ;
; 0.014  ; 0.230        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
; 0.014  ; 0.230        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ;
; 0.014  ; 0.230        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ;
; 0.014  ; 0.230        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ;
; 0.014  ; 0.230        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ;
; 0.014  ; 0.230        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ;
; 0.014  ; 0.230        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ;
; 0.014  ; 0.230        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ;
; 0.014  ; 0.230        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ;
; 0.014  ; 0.230        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ;
; 0.014  ; 0.230        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state        ;
; 0.283  ; 0.283        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; cmos_select_inst|cmos_pclk~clkctrl|inclk[0]   ;
; 0.283  ; 0.283        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; cmos_select_inst|cmos_pclk~clkctrl|outclk     ;
; 0.284  ; 0.284        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[0]|clk              ;
; 0.284  ; 0.284        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[10]|clk             ;
; 0.284  ; 0.284        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[11]|clk             ;
; 0.284  ; 0.284        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[12]|clk             ;
; 0.284  ; 0.284        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[13]|clk             ;
; 0.284  ; 0.284        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[14]|clk             ;
; 0.284  ; 0.284        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[15]|clk             ;
; 0.284  ; 0.284        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[1]|clk              ;
; 0.284  ; 0.284        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[2]|clk              ;
; 0.284  ; 0.284        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[3]|clk              ;
; 0.284  ; 0.284        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[4]|clk              ;
; 0.284  ; 0.284        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[5]|clk              ;
; 0.284  ; 0.284        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[6]|clk              ;
; 0.284  ; 0.284        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[7]|clk              ;
; 0.284  ; 0.284        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[8]|clk              ;
; 0.284  ; 0.284        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[9]|clk              ;
; 0.284  ; 0.284        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|Pre_CMOS_iDATA[0]|clk          ;
; 0.284  ; 0.284        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|Pre_CMOS_iDATA[1]|clk          ;
; 0.284  ; 0.284        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|Pre_CMOS_iDATA[2]|clk          ;
; 0.284  ; 0.284        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|Pre_CMOS_iDATA[3]|clk          ;
; 0.284  ; 0.284        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|Pre_CMOS_iDATA[4]|clk          ;
; 0.284  ; 0.284        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|Pre_CMOS_iDATA[5]|clk          ;
; 0.284  ; 0.284        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|Pre_CMOS_iDATA[6]|clk          ;
; 0.284  ; 0.284        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|Pre_CMOS_iDATA[7]|clk          ;
; 0.284  ; 0.284        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; u_CMOS_Capture|byte_state|clk                 ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; cmos1_pclk~input|o                            ;
; 0.432  ; 0.432        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; cmos_select_inst|cmos_pclk|combout            ;
; 0.448  ; 0.448        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; cmos_select_inst|cmos_pclk|datac              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; cmos1_pclk~input|i                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; cmos1_pclk~input|i                            ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; cmos_select_inst|cmos_pclk|datac              ;
; 0.560  ; 0.560        ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; cmos_select_inst|cmos_pclk|combout            ;
; 0.569  ; 0.753        ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; 0.569  ; 0.753        ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; 0.569  ; 0.753        ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; 0.569  ; 0.753        ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; 0.569  ; 0.753        ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
; 0.569  ; 0.753        ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ;
; 0.569  ; 0.753        ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ;
; 0.569  ; 0.753        ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
; 0.569  ; 0.753        ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; 0.569  ; 0.753        ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; 0.569  ; 0.753        ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ;
; 0.569  ; 0.753        ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ;
; 0.569  ; 0.753        ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ;
; 0.569  ; 0.753        ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ;
; 0.569  ; 0.753        ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'reg_config:reg_config_inst1|clock_20k'                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|config_step.00          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|config_step.01          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|config_step.10          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|config_step.11          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|reg_sdat     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|sclk         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|tr_end       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[0]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[10]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[11]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[12]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[13]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[15]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[16]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[17]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[18]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[19]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[1]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[20]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[21]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[22]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[2]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[3]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[4]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[5]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[6]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[7]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[8]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[9]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|key_on                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[0]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[10]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[11]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[12]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[13]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[14]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[15]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[1]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[2]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[3]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[4]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[5]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[6]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[7]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[8]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[9]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_conf_done_reg       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[0]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[1]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[2]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[3]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[4]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[5]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[6]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[7]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[8]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|start                   ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[3]             ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[7]             ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[0]           ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[10]          ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[11]          ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[12]          ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[13]          ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[14]          ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[15]          ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[1]           ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[2]           ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[3]           ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[4]           ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[5]           ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[6]           ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[7]           ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[8]           ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[9]           ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|config_step.00          ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|config_step.01          ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|reg_sdat     ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|tr_end       ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[11]            ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[13]            ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[17]            ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[19]            ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[6]             ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|key_on                  ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_conf_done_reg       ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[2]            ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[3]            ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[8]            ;
; 0.256  ; 0.472        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|config_step.11          ;
; 0.256  ; 0.472        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[16]            ;
; 0.256  ; 0.472        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[1]             ;
; 0.256  ; 0.472        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[4]             ;
; 0.256  ; 0.472        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[0]            ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'reg_config:reg_config_inst2|clock_20k'                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|config_step.00          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|config_step.01          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|config_step.10          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|config_step.11          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|reg_sdat     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|sclk         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|tr_end       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[0]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[10]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[11]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[12]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[13]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[15]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[16]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[17]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[18]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[19]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[1]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[20]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[21]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[22]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[2]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[3]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[4]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[5]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[6]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[7]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[8]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[9]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|key_on                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[0]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[10]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[11]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[12]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[13]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[14]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[15]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[1]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[2]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[3]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[4]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[5]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[6]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[7]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[8]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[9]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_conf_done_reg       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[0]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[1]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[2]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[3]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[4]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[5]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[6]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[7]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[8]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|start                   ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|config_step.00          ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|config_step.01          ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|config_step.10          ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|config_step.11          ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[0]             ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[11]            ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[12]            ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[15]            ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[20]            ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[21]            ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[22]            ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[4]             ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[5]             ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[9]             ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|key_on                  ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[0]           ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_conf_done_reg       ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[0]            ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[2]            ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[3]            ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[4]            ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[5]            ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[6]            ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[7]            ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[8]            ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|start                   ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[0] ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[1] ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[2] ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3] ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[4] ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[5] ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|reg_sdat     ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|sclk         ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|tr_end       ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[10]            ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[13]            ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.697 ; 4.913        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ;
; 4.697 ; 4.913        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ;
; 4.697 ; 4.913        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ;
; 4.697 ; 4.913        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ;
; 4.697 ; 4.913        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ;
; 4.697 ; 4.913        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ;
; 4.697 ; 4.913        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ;
; 4.697 ; 4.913        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ;
; 4.697 ; 4.913        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ;
; 4.697 ; 4.913        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ;
; 4.697 ; 4.913        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]                                                                                               ;
; 4.697 ; 4.913        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                    ;
; 4.697 ; 4.913        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                           ;
; 4.697 ; 4.913        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[11]                                                                                              ;
; 4.697 ; 4.913        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[4]                                                                                               ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                    ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                             ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                             ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                             ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                             ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                               ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                    ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                    ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[5]                             ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7]                             ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                                ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                                ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                                ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                                ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                                ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]                                                                                               ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[10]                                                                                               ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[11]                                                                                               ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                               ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[13]                                                                                               ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                               ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[1]                                                                                                ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[5]                                                                                                ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[6]                                                                                                ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                                ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[9]                                                                                                ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                           ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                           ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                           ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                           ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                           ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                           ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                           ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                           ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[10]                                                                                              ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[13]                                                                                              ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[14]                                                                                              ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[15]                                                                                              ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[1]                                                                                               ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[2]                                                                                               ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[3]                                                                                               ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[5]                                                                                               ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[6]                                                                                               ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[7]                                                                                               ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink                                                                                                ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]                                                                                             ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                   ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                   ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.350 ; 7.566        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 7.350 ; 7.566        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ;
; 7.351 ; 7.567        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ;
; 7.351 ; 7.567        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ;
; 7.351 ; 7.567        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ;
; 7.351 ; 7.567        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ;
; 7.351 ; 7.567        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ;
; 7.391 ; 7.607        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ;
; 7.456 ; 7.686        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ;
; 7.456 ; 7.686        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ;
; 7.456 ; 7.686        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ;
; 7.456 ; 7.686        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ;
; 7.456 ; 7.686        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ;
; 7.456 ; 7.686        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ;
; 7.456 ; 7.686        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ;
; 7.456 ; 7.686        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ;
; 7.456 ; 7.686        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ;
; 7.456 ; 7.686        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ;
; 7.456 ; 7.686        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ;
; 7.456 ; 7.686        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ;
; 7.456 ; 7.686        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ;
; 7.456 ; 7.686        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ;
; 7.456 ; 7.686        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ;
; 7.456 ; 7.686        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ;
; 7.456 ; 7.686        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 7.466 ; 7.696        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ;
; 7.466 ; 7.696        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ;
; 7.466 ; 7.696        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ;
; 7.466 ; 7.696        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ;
; 7.466 ; 7.696        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ;
; 7.466 ; 7.696        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ;
; 7.466 ; 7.696        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ;
; 7.466 ; 7.696        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ;
; 7.466 ; 7.696        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ;
; 7.466 ; 7.696        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ;
; 7.466 ; 7.696        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ;
; 7.466 ; 7.696        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ;
; 7.466 ; 7.696        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ;
; 7.466 ; 7.696        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ;
; 7.466 ; 7.696        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ;
; 7.466 ; 7.696        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ;
; 7.467 ; 7.697        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 7.589 ; 7.773        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ;
; 7.589 ; 7.773        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ;
; 7.589 ; 7.773        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ;
; 7.589 ; 7.773        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ;
; 7.589 ; 7.773        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ;
; 7.589 ; 7.773        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ;
; 7.589 ; 7.773        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ;
; 7.589 ; 7.773        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ;
; 7.589 ; 7.773        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ;
; 7.589 ; 7.773        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ;
; 7.589 ; 7.773        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ;
; 7.589 ; 7.773        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ;
; 7.589 ; 7.773        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ;
; 7.589 ; 7.773        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ;
; 7.589 ; 7.773        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ;
; 7.589 ; 7.773        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ;
; 7.589 ; 7.773        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ;
; 7.589 ; 7.773        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK'                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; 9.773  ; 9.957        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 9.773  ; 9.957        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 9.773  ; 9.957        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 9.773  ; 9.957        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 9.773  ; 9.957        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 9.773  ; 9.957        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 9.773  ; 9.957        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 9.773  ; 9.957        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 9.773  ; 9.957        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 9.773  ; 9.957        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 9.773  ; 9.957        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 9.773  ; 9.957        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 9.774  ; 9.958        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 9.774  ; 9.958        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 9.774  ; 9.958        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 9.774  ; 9.958        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 9.774  ; 9.958        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 9.774  ; 9.958        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 9.774  ; 9.958        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 9.774  ; 9.958        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 9.774  ; 9.958        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 9.774  ; 9.958        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 9.774  ; 9.958        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 9.823  ; 10.039       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 9.823  ; 10.039       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 9.823  ; 10.039       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 9.823  ; 10.039       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 9.823  ; 10.039       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 9.823  ; 10.039       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 9.823  ; 10.039       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 9.823  ; 10.039       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 9.823  ; 10.039       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 9.823  ; 10.039       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 9.823  ; 10.039       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 9.823  ; 10.039       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 9.823  ; 10.039       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 9.823  ; 10.039       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 9.823  ; 10.039       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 9.823  ; 10.039       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 9.823  ; 10.039       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 9.823  ; 10.039       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 9.823  ; 10.039       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 9.823  ; 10.039       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 9.823  ; 10.039       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 9.823  ; 10.039       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 9.823  ; 10.039       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 9.854  ; 9.854        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.854  ; 9.854        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.854  ; 9.854        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.854  ; 9.854        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.854  ; 9.854        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 9.906  ; 9.906        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 9.906  ; 9.906        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 9.906  ; 9.906        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 9.906  ; 9.906        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 9.906  ; 9.906        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
; 9.906  ; 9.906        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                                         ;
; 9.906  ; 9.906        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                                         ;
; 9.906  ; 9.906        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                                         ;
; 9.906  ; 9.906        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[6]|clk                                         ;
; 9.906  ; 9.906        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[7]|clk                                         ;
; 9.906  ; 9.906        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[8]|clk                                         ;
; 9.906  ; 9.906        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[9]|clk                                         ;
; 9.907  ; 9.907        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 9.907  ; 9.907        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 9.907  ; 9.907        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 9.907  ; 9.907        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 9.907  ; 9.907        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 9.907  ; 9.907        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 9.907  ; 9.907        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 9.907  ; 9.907        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 9.907  ; 9.907        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 9.907  ; 9.907        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 9.907  ; 9.907        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 9.907  ; 9.907        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 9.907  ; 9.907        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                                        ;
; 9.936  ; 9.936        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.063 ; 10.063       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.093 ; 10.093       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 10.093 ; 10.093       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 10.093 ; 10.093       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 10.093 ; 10.093       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 10.093 ; 10.093       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 10.093 ; 10.093       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 10.093 ; 10.093       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 10.093 ; 10.093       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 10.093 ; 10.093       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 10.093 ; 10.093       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 10.093 ; 10.093       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 10.093 ; 10.093       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 10.093 ; 10.093       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 10.093 ; 10.093       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 10.093 ; 10.093       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 10.093 ; 10.093       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 10.093 ; 10.093       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                                        ;
; 10.093 ; 10.093       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
; 10.093 ; 10.093       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                                         ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------+
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]         ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]        ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]        ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]        ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]        ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]        ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]        ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]         ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]         ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]         ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]         ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]         ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]         ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]         ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]         ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]         ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst2|clock_20k              ;
; 20.532 ; 20.748       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[0]        ;
; 20.532 ; 20.748       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[10]       ;
; 20.532 ; 20.748       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[11]       ;
; 20.532 ; 20.748       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[12]       ;
; 20.532 ; 20.748       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[13]       ;
; 20.532 ; 20.748       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[14]       ;
; 20.532 ; 20.748       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[15]       ;
; 20.532 ; 20.748       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[1]        ;
; 20.532 ; 20.748       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[2]        ;
; 20.532 ; 20.748       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[3]        ;
; 20.532 ; 20.748       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[4]        ;
; 20.532 ; 20.748       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[5]        ;
; 20.532 ; 20.748       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[6]        ;
; 20.532 ; 20.748       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[7]        ;
; 20.532 ; 20.748       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[8]        ;
; 20.532 ; 20.748       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[9]        ;
; 20.532 ; 20.748       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_sig               ;
; 20.532 ; 20.748       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg ;
; 20.536 ; 20.752       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k              ;
; 20.536 ; 20.752       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ;
; 20.536 ; 20.752       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[10]      ;
; 20.536 ; 20.752       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[11]      ;
; 20.536 ; 20.752       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[12]      ;
; 20.536 ; 20.752       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[13]      ;
; 20.536 ; 20.752       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[14]      ;
; 20.536 ; 20.752       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[15]      ;
; 20.536 ; 20.752       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[1]       ;
; 20.536 ; 20.752       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ;
; 20.536 ; 20.752       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ;
; 20.536 ; 20.752       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[4]       ;
; 20.536 ; 20.752       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[5]       ;
; 20.536 ; 20.752       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[6]       ;
; 20.536 ; 20.752       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[7]       ;
; 20.536 ; 20.752       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[8]       ;
; 20.536 ; 20.752       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[9]       ;
; 20.726 ; 20.910       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ;
; 20.726 ; 20.910       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[10]      ;
; 20.726 ; 20.910       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[11]      ;
; 20.726 ; 20.910       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[12]      ;
; 20.726 ; 20.910       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[13]      ;
; 20.726 ; 20.910       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[14]      ;
; 20.726 ; 20.910       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[15]      ;
; 20.726 ; 20.910       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[1]       ;
; 20.726 ; 20.910       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ;
; 20.726 ; 20.910       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ;
; 20.726 ; 20.910       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[4]       ;
; 20.726 ; 20.910       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[5]       ;
; 20.726 ; 20.910       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[6]       ;
; 20.726 ; 20.910       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[7]       ;
; 20.726 ; 20.910       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[8]       ;
; 20.726 ; 20.910       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[9]       ;
; 20.727 ; 20.911       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k              ;
; 20.729 ; 20.913       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[0]        ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[10]       ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[11]       ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[12]       ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[13]       ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[14]       ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[15]       ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[1]        ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[2]        ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[3]        ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[4]        ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[5]        ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[6]        ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[7]        ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[8]        ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[9]        ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst2|clock_20k              ;
; 20.731 ; 20.915       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_sig               ;
; 20.731 ; 20.915       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ;
; 20.732 ; 20.916       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]         ;
; 20.732 ; 20.916       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]        ;
; 20.732 ; 20.916       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]        ;
; 20.732 ; 20.916       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]        ;
; 20.732 ; 20.916       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]        ;
; 20.732 ; 20.916       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]        ;
; 20.732 ; 20.916       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]        ;
; 20.732 ; 20.916       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]         ;
; 20.732 ; 20.916       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]         ;
; 20.732 ; 20.916       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                             ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                      ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 99.699  ; 99.915       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 99.699  ; 99.915       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
; 99.898  ; 100.082      ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 99.898  ; 100.082      ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
; 99.966  ; 99.966       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]                          ;
; 99.966  ; 99.966       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|observablevcoout                ;
; 99.968  ; 99.968       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 99.968  ; 99.968       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 99.969  ; 99.969       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr1|clk                                                                ;
; 99.969  ; 99.969       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr2|clk                                                                ;
; 99.977  ; 99.977       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]                        ;
; 100.022 ; 100.022      ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]                        ;
; 100.031 ; 100.031      ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr1|clk                                                                ;
; 100.031 ; 100.031      ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr2|clk                                                                ;
; 100.031 ; 100.031      ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 100.031 ; 100.031      ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 100.033 ; 100.033      ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]                          ;
; 100.033 ; 100.033      ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|observablevcoout                ;
; 197.513 ; 200.000      ; 2.487          ; Min Period       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 197.513 ; 200.000      ; 2.487          ; Min Period       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; cmos1_d[*]  ; cmos1_pclk ; 2.990  ; 2.782  ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[0] ; cmos1_pclk ; -0.467 ; -0.433 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[1] ; cmos1_pclk ; 2.990  ; 2.782  ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[2] ; cmos1_pclk ; 2.417  ; 2.192  ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[3] ; cmos1_pclk ; 1.948  ; 1.958  ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[4] ; cmos1_pclk ; 2.544  ; 2.325  ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[5] ; cmos1_pclk ; 2.084  ; 1.842  ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[6] ; cmos1_pclk ; 2.977  ; 2.722  ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[7] ; cmos1_pclk ; 1.749  ; 1.636  ; Rise       ; cmos1_pclk                                                            ;
; cmos1_href  ; cmos1_pclk ; 2.954  ; 2.619  ; Rise       ; cmos1_pclk                                                            ;
; cmos1_vsync ; cmos1_pclk ; 2.761  ; 3.244  ; Rise       ; cmos1_pclk                                                            ;
; cmos2_d[*]  ; cmos1_pclk ; 2.870  ; 2.616  ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[0] ; cmos1_pclk ; 1.102  ; 1.076  ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[1] ; cmos1_pclk ; 2.870  ; 2.616  ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[2] ; cmos1_pclk ; 1.930  ; 1.877  ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[3] ; cmos1_pclk ; 1.574  ; 1.485  ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[4] ; cmos1_pclk ; 2.103  ; 2.038  ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[5] ; cmos1_pclk ; 1.716  ; 1.532  ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[6] ; cmos1_pclk ; 1.915  ; 1.724  ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[7] ; cmos1_pclk ; 1.810  ; 1.643  ; Rise       ; cmos1_pclk                                                            ;
; cmos2_href  ; cmos1_pclk ; 3.002  ; 3.077  ; Rise       ; cmos1_pclk                                                            ;
; cmos2_vsync ; cmos1_pclk ; 3.228  ; 3.644  ; Rise       ; cmos1_pclk                                                            ;
; key1        ; CLOCK      ; 6.121  ; 6.057  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_DB[*]     ; CLOCK      ; 4.684  ; 4.875  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; 4.051  ; 4.205  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; 4.193  ; 4.374  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; 4.561  ; 4.670  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; 4.386  ; 4.469  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; 4.522  ; 4.693  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; 4.386  ; 4.495  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; 4.374  ; 4.490  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; 4.483  ; 4.645  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; 4.684  ; 4.875  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; 4.612  ; 4.726  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; 4.563  ; 4.687  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; 4.481  ; 4.660  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; 4.140  ; 4.290  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; 4.174  ; 4.328  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; 4.162  ; 4.315  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; 4.202  ; 4.342  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; cmos1_d[*]  ; cmos1_pclk ; 1.433  ; 1.454  ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[0] ; cmos1_pclk ; 1.433  ; 1.454  ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[1] ; cmos1_pclk ; -1.640 ; -1.492 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[2] ; cmos1_pclk ; -1.083 ; -0.929 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[3] ; cmos1_pclk ; -0.986 ; -0.950 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[4] ; cmos1_pclk ; -1.257 ; -1.100 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[5] ; cmos1_pclk ; -1.048 ; -0.832 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[6] ; cmos1_pclk ; -1.181 ; -0.976 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[7] ; cmos1_pclk ; -0.340 ; -0.305 ; Rise       ; cmos1_pclk                                                            ;
; cmos1_href  ; cmos1_pclk ; -1.773 ; -1.520 ; Rise       ; cmos1_pclk                                                            ;
; cmos1_vsync ; cmos1_pclk ; -1.645 ; -2.049 ; Rise       ; cmos1_pclk                                                            ;
; cmos2_d[*]  ; cmos1_pclk ; -0.135 ; -0.190 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[0] ; cmos1_pclk ; -0.135 ; -0.190 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[1] ; cmos1_pclk ; -0.330 ; -0.275 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[2] ; cmos1_pclk ; -0.960 ; -0.982 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[3] ; cmos1_pclk ; -0.737 ; -0.695 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[4] ; cmos1_pclk ; -0.824 ; -0.779 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[5] ; cmos1_pclk ; -0.222 ; -0.191 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[6] ; cmos1_pclk ; -0.703 ; -0.660 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[7] ; cmos1_pclk ; -0.586 ; -0.515 ; Rise       ; cmos1_pclk                                                            ;
; cmos2_href  ; cmos1_pclk ; -1.430 ; -1.404 ; Rise       ; cmos1_pclk                                                            ;
; cmos2_vsync ; cmos1_pclk ; -1.400 ; -1.779 ; Rise       ; cmos1_pclk                                                            ;
; key1        ; CLOCK      ; -4.053 ; -4.182 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_DB[*]     ; CLOCK      ; -3.283 ; -3.426 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; -3.283 ; -3.426 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; -3.435 ; -3.613 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; -3.789 ; -3.898 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; -3.605 ; -3.679 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; -3.736 ; -3.895 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; -3.604 ; -3.704 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; -3.595 ; -3.701 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; -3.699 ; -3.848 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; -3.907 ; -4.095 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; -3.825 ; -3.926 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; -3.778 ; -3.888 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; -3.715 ; -3.887 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; -3.371 ; -3.507 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; -3.404 ; -3.543 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; -3.394 ; -3.531 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; -3.432 ; -3.558 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                      ;
+-------------+---------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+---------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; cmos1_scl   ; reg_config:reg_config_inst1|clock_20k ; 8.307  ; 7.871  ; Rise       ; reg_config:reg_config_inst1|clock_20k                                 ;
; cmos1_sda   ; reg_config:reg_config_inst1|clock_20k ; 6.304  ; 6.603  ; Rise       ; reg_config:reg_config_inst1|clock_20k                                 ;
; cmos1_scl   ; reg_config:reg_config_inst1|clock_20k ; 7.001  ;        ; Fall       ; reg_config:reg_config_inst1|clock_20k                                 ;
; cmos2_scl   ; reg_config:reg_config_inst2|clock_20k ; 9.734  ; 9.397  ; Rise       ; reg_config:reg_config_inst2|clock_20k                                 ;
; cmos2_sda   ; reg_config:reg_config_inst2|clock_20k ; 7.157  ; 7.563  ; Rise       ; reg_config:reg_config_inst2|clock_20k                                 ;
; cmos2_scl   ; reg_config:reg_config_inst2|clock_20k ; 6.075  ;        ; Fall       ; reg_config:reg_config_inst2|clock_20k                                 ;
; VGAD[*]     ; CLOCK                                 ; 13.561 ; 12.701 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[0]    ; CLOCK                                 ; 11.129 ; 10.776 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[1]    ; CLOCK                                 ; 11.889 ; 11.343 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[2]    ; CLOCK                                 ; 11.331 ; 10.949 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[3]    ; CLOCK                                 ; 11.415 ; 11.062 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[4]    ; CLOCK                                 ; 11.464 ; 10.946 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[5]    ; CLOCK                                 ; 12.359 ; 11.792 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[6]    ; CLOCK                                 ; 13.561 ; 12.701 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[7]    ; CLOCK                                 ; 10.956 ; 10.604 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[8]    ; CLOCK                                 ; 11.805 ; 11.397 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[9]    ; CLOCK                                 ; 10.783 ; 10.501 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[10]   ; CLOCK                                 ; 12.169 ; 11.785 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[11]   ; CLOCK                                 ; 10.990 ; 10.750 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[12]   ; CLOCK                                 ; 11.769 ; 11.266 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[13]   ; CLOCK                                 ; 10.595 ; 10.404 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[14]   ; CLOCK                                 ; 11.148 ; 10.796 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[15]   ; CLOCK                                 ; 10.571 ; 10.362 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_HSYNC   ; CLOCK                                 ; 9.004  ; 8.420  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC   ; CLOCK                                 ; 7.105  ; 6.461  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; cmos1_reset ; CLOCK                                 ; 6.119  ; 5.587  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos2_reset ; CLOCK                                 ; 5.814  ; 5.308  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]      ; CLOCK                                 ; 5.481  ; 5.938  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]     ; CLOCK                                 ; 5.383  ; 5.880  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]     ; CLOCK                                 ; 5.358  ; 5.850  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]     ; CLOCK                                 ; 5.171  ; 5.580  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]     ; CLOCK                                 ; 5.481  ; 5.938  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]     ; CLOCK                                 ; 4.867  ; 5.277  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]     ; CLOCK                                 ; 4.974  ; 5.365  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]     ; CLOCK                                 ; 4.961  ; 5.382  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]     ; CLOCK                                 ; 5.107  ; 5.454  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]     ; CLOCK                                 ; 5.175  ; 5.641  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]     ; CLOCK                                 ; 5.235  ; 5.674  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]    ; CLOCK                                 ; 5.090  ; 5.547  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]    ; CLOCK                                 ; 4.919  ; 5.192  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]     ; CLOCK                                 ; 5.459  ; 5.947  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]    ; CLOCK                                 ; 5.307  ; 5.793  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]    ; CLOCK                                 ; 5.459  ; 5.947  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE       ; CLOCK                                 ; 4.309  ; 4.045  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]     ; CLOCK                                 ; 8.069  ; 7.261  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK                                 ; 4.348  ; 4.095  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK                                 ; 4.366  ; 4.136  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK                                 ; 4.660  ; 4.360  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK                                 ; 4.937  ; 4.581  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK                                 ; 4.638  ; 4.330  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK                                 ; 4.967  ; 4.608  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK                                 ; 6.626  ; 6.021  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK                                 ; 4.938  ; 4.596  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK                                 ; 7.215  ; 6.523  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK                                 ; 5.896  ; 5.375  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK                                 ; 5.368  ; 5.053  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK                                 ; 5.815  ; 5.302  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK                                 ; 5.835  ; 5.318  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK                                 ; 5.940  ; 5.484  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK                                 ; 6.145  ; 5.636  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK                                 ; 8.069  ; 7.261  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS      ; CLOCK                                 ; 4.931  ; 5.353  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS       ; CLOCK                                 ; 4.050  ; 4.261  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS      ; CLOCK                                 ; 6.170  ; 6.586  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE       ; CLOCK                                 ; 5.307  ; 5.753  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK       ; CLOCK                                 ; 3.159  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK       ; CLOCK                                 ;        ; 2.884  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+-------------+---------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                            ;
+-------------+---------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-------------+---------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; cmos1_scl   ; reg_config:reg_config_inst1|clock_20k ; 7.222 ; 6.508 ; Rise       ; reg_config:reg_config_inst1|clock_20k                                 ;
; cmos1_sda   ; reg_config:reg_config_inst1|clock_20k ; 6.034 ; 6.328 ; Rise       ; reg_config:reg_config_inst1|clock_20k                                 ;
; cmos1_scl   ; reg_config:reg_config_inst1|clock_20k ; 6.699 ;       ; Fall       ; reg_config:reg_config_inst1|clock_20k                                 ;
; cmos2_scl   ; reg_config:reg_config_inst2|clock_20k ; 7.471 ; 5.633 ; Rise       ; reg_config:reg_config_inst2|clock_20k                                 ;
; cmos2_sda   ; reg_config:reg_config_inst2|clock_20k ; 6.854 ; 7.249 ; Rise       ; reg_config:reg_config_inst2|clock_20k                                 ;
; cmos2_scl   ; reg_config:reg_config_inst2|clock_20k ; 5.830 ;       ; Fall       ; reg_config:reg_config_inst2|clock_20k                                 ;
; VGAD[*]     ; CLOCK                                 ; 5.373 ; 4.780 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[0]    ; CLOCK                                 ; 5.573 ; 4.893 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[1]    ; CLOCK                                 ; 6.376 ; 5.490 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[2]    ; CLOCK                                 ; 6.204 ; 5.524 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[3]    ; CLOCK                                 ; 5.939 ; 5.223 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[4]    ; CLOCK                                 ; 6.327 ; 5.505 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[5]    ; CLOCK                                 ; 7.527 ; 6.605 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[6]    ; CLOCK                                 ; 8.726 ; 7.513 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[7]    ; CLOCK                                 ; 6.088 ; 5.383 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[8]    ; CLOCK                                 ; 6.753 ; 6.003 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[9]    ; CLOCK                                 ; 5.673 ; 5.077 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[10]   ; CLOCK                                 ; 7.009 ; 6.324 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[11]   ; CLOCK                                 ; 5.818 ; 5.178 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[12]   ; CLOCK                                 ; 6.538 ; 5.642 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[13]   ; CLOCK                                 ; 5.482 ; 4.882 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[14]   ; CLOCK                                 ; 6.002 ; 5.245 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[15]   ; CLOCK                                 ; 5.373 ; 4.780 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_HSYNC   ; CLOCK                                 ; 5.437 ; 4.815 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC   ; CLOCK                                 ; 5.757 ; 5.078 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; cmos1_reset ; CLOCK                                 ; 5.478 ; 4.959 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos2_reset ; CLOCK                                 ; 5.185 ; 4.692 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]      ; CLOCK                                 ; 4.262 ; 4.580 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]     ; CLOCK                                 ; 4.765 ; 5.249 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]     ; CLOCK                                 ; 4.741 ; 5.221 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]     ; CLOCK                                 ; 4.562 ; 4.961 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]     ; CLOCK                                 ; 4.858 ; 5.305 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]     ; CLOCK                                 ; 4.262 ; 4.662 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]     ; CLOCK                                 ; 4.366 ; 4.747 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]     ; CLOCK                                 ; 4.352 ; 4.763 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]     ; CLOCK                                 ; 4.492 ; 4.832 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]     ; CLOCK                                 ; 4.558 ; 5.011 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]     ; CLOCK                                 ; 4.615 ; 5.043 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]    ; CLOCK                                 ; 4.484 ; 4.929 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]    ; CLOCK                                 ; 4.312 ; 4.580 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]     ; CLOCK                                 ; 4.692 ; 5.166 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]    ; CLOCK                                 ; 4.692 ; 5.166 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]    ; CLOCK                                 ; 4.838 ; 5.314 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE       ; CLOCK                                 ; 3.733 ; 3.473 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]     ; CLOCK                                 ; 3.770 ; 3.521 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK                                 ; 3.770 ; 3.521 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK                                 ; 3.787 ; 3.560 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK                                 ; 4.070 ; 3.775 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK                                 ; 4.335 ; 3.987 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK                                 ; 4.049 ; 3.747 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK                                 ; 4.364 ; 4.013 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK                                 ; 6.034 ; 5.435 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK                                 ; 4.337 ; 4.002 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK                                 ; 6.600 ; 5.917 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK                                 ; 5.266 ; 4.758 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK                                 ; 4.759 ; 4.448 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK                                 ; 5.187 ; 4.687 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK                                 ; 5.205 ; 4.702 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK                                 ; 5.306 ; 4.862 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK                                 ; 5.497 ; 5.002 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK                                 ; 7.422 ; 6.628 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS      ; CLOCK                                 ; 4.325 ; 4.736 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS       ; CLOCK                                 ; 3.486 ; 3.696 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS      ; CLOCK                                 ; 5.522 ; 5.929 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE       ; CLOCK                                 ; 4.685 ; 5.120 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK       ; CLOCK                                 ; 2.640 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK       ; CLOCK                                 ;       ; 2.369 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+-------------+---------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 4.730 ; 4.507 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 5.119 ; 4.896 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 5.119 ; 4.896 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 4.730 ; 4.507 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 4.730 ; 4.507 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 5.092 ; 4.869 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 5.092 ; 4.869 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 6.674 ; 6.136 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 5.608 ; 5.385 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 8.774 ; 8.236 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 7.083 ; 6.834 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 6.710 ; 6.461 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 7.095 ; 6.846 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 7.100 ; 6.851 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 7.100 ; 6.851 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 6.981 ; 6.753 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 8.956 ; 8.408 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                 ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 4.121 ; 3.898 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 4.494 ; 4.271 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 4.494 ; 4.271 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 4.121 ; 3.898 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 4.121 ; 3.898 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 4.468 ; 4.245 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 4.468 ; 4.245 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 6.063 ; 5.525 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 4.964 ; 4.741 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 8.079 ; 7.541 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 6.434 ; 6.185 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 6.076 ; 5.827 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 6.446 ; 6.197 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 6.450 ; 6.201 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 6.450 ; 6.201 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 6.329 ; 6.101 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 8.304 ; 7.756 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 4.365     ; 4.588     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 4.735     ; 4.958     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 4.735     ; 4.958     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 4.365     ; 4.588     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 4.365     ; 4.588     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 4.684     ; 4.907     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 4.684     ; 4.907     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 5.999     ; 6.537     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 5.077     ; 5.300     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 7.793     ; 8.331     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 6.386     ; 6.635     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 6.064     ; 6.313     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 6.402     ; 6.651     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 6.411     ; 6.660     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 6.411     ; 6.660     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 6.305     ; 6.533     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 7.960     ; 8.508     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                        ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 3.762     ; 3.985     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 4.117     ; 4.340     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 4.117     ; 4.340     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 3.762     ; 3.985     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 3.762     ; 3.985     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 4.068     ; 4.291     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 4.068     ; 4.291     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 5.394     ; 5.932     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 4.446     ; 4.669     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 7.116     ; 7.654     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 5.755     ; 6.004     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 5.446     ; 5.695     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 5.770     ; 6.019     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 5.778     ; 6.027     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 5.778     ; 6.027     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 5.672     ; 5.900     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 7.326     ; 7.874     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                              ;
+-----------------------------------------------------------------------+---------+---------------+
; Clock                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------+---------+---------------+
; reg_config:reg_config_inst1|clock_20k                                 ; -1.479  ; -57.305       ;
; reg_config:reg_config_inst2|clock_20k                                 ; -1.453  ; -64.090       ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -0.913  ; -1.808        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.549  ; -1.093        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.042  ; -0.076        ;
; cmos1_pclk                                                            ; 0.073   ; 0.000         ;
; CLOCK                                                                 ; 17.933  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 199.513 ; 0.000         ;
+-----------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; cmos1_pclk                                                            ; -1.230 ; -27.256       ;
; reg_config:reg_config_inst1|clock_20k                                 ; -0.478 ; -9.594        ;
; reg_config:reg_config_inst2|clock_20k                                 ; -0.440 ; -9.121        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.397 ; -0.680        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.015  ; 0.000         ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 0.179  ; 0.000         ;
; CLOCK                                                                 ; 0.187  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.269  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                          ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -1.421 ; -57.717       ;
; reg_config:reg_config_inst1|clock_20k                                 ; -0.085 ; -0.599        ;
; reg_config:reg_config_inst2|clock_20k                                 ; -0.078 ; -0.468        ;
; cmos1_pclk                                                            ; 0.512  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 5.755  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 7.349  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 16.440 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                           ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; reg_config:reg_config_inst2|clock_20k                                 ; -0.797 ; -31.744       ;
; reg_config:reg_config_inst1|clock_20k                                 ; -0.788 ; -29.659       ;
; cmos1_pclk                                                            ; -0.406 ; -10.150       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.931  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.015  ; 0.000         ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 1.098  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.179  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; cmos1_pclk                                                            ; -3.000 ; -40.210       ;
; reg_config:reg_config_inst1|clock_20k                                 ; -1.000 ; -63.000       ;
; reg_config:reg_config_inst2|clock_20k                                 ; -1.000 ; -63.000       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.750  ; 0.000         ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 7.441  ; 0.000         ;
; CLOCK                                                                 ; 9.275  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.617 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 99.783 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'reg_config:reg_config_inst1|clock_20k'                                                                                                                                                   ;
+--------+------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -1.479 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[3]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.037     ; 2.429      ;
; -1.479 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[7]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.037     ; 2.429      ;
; -1.440 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[13] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.042     ; 2.385      ;
; -1.434 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[3]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.042     ; 2.379      ;
; -1.434 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[7]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.042     ; 2.379      ;
; -1.402 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[9]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.029     ; 2.360      ;
; -1.401 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[12] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.030     ; 2.358      ;
; -1.401 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[10] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.030     ; 2.358      ;
; -1.396 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[4]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.037     ; 2.346      ;
; -1.384 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[13] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.047     ; 2.324      ;
; -1.375 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[5]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.031     ; 2.331      ;
; -1.374 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[21] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.033     ; 2.328      ;
; -1.374 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[20] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.033     ; 2.328      ;
; -1.374 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[22] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.033     ; 2.328      ;
; -1.374 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[15] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.033     ; 2.328      ;
; -1.364 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[1]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.037     ; 2.314      ;
; -1.362 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[9]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.034     ; 2.315      ;
; -1.361 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[8]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.030     ; 2.318      ;
; -1.356 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[6]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.043     ; 2.300      ;
; -1.356 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[12] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.035     ; 2.308      ;
; -1.356 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[10] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.035     ; 2.308      ;
; -1.354 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[16] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.038     ; 2.303      ;
; -1.352 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[0]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.029     ; 2.310      ;
; -1.349 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[3]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.037     ; 2.299      ;
; -1.349 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[7]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.037     ; 2.299      ;
; -1.347 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[18] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.031     ; 2.303      ;
; -1.345 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|reg_index[5] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.038     ; 2.294      ;
; -1.342 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[19] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.035     ; 2.294      ;
; -1.342 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[11] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.035     ; 2.294      ;
; -1.338 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[2]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.034     ; 2.291      ;
; -1.335 ; reg_config:reg_config_inst1|reg_index[3] ; reg_config:reg_config_inst1|i2c_data[17] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.037     ; 2.285      ;
; -1.333 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[4]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.042     ; 2.278      ;
; -1.330 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[5]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.036     ; 2.281      ;
; -1.329 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[21] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.038     ; 2.278      ;
; -1.329 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[20] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.038     ; 2.278      ;
; -1.329 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[22] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.038     ; 2.278      ;
; -1.329 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[15] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.038     ; 2.278      ;
; -1.327 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[3]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.035     ; 2.279      ;
; -1.327 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[7]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.035     ; 2.279      ;
; -1.321 ; reg_config:reg_config_inst1|reg_index[0] ; reg_config:reg_config_inst1|i2c_data[7]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.034     ; 2.274      ;
; -1.319 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[3]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.034     ; 2.272      ;
; -1.319 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[7]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.034     ; 2.272      ;
; -1.315 ; reg_config:reg_config_inst1|reg_index[5] ; reg_config:reg_config_inst1|i2c_data[3]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.034     ; 2.268      ;
; -1.314 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[1]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.042     ; 2.259      ;
; -1.312 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[8]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.035     ; 2.264      ;
; -1.300 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[0]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.034     ; 2.253      ;
; -1.300 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[6]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.048     ; 2.239      ;
; -1.299 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[13] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.042     ; 2.244      ;
; -1.294 ; reg_config:reg_config_inst1|reg_index[0] ; reg_config:reg_config_inst1|i2c_data[19] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.032     ; 2.249      ;
; -1.294 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[16] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.043     ; 2.238      ;
; -1.291 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[18] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.036     ; 2.242      ;
; -1.289 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[19] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.040     ; 2.236      ;
; -1.289 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[11] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.040     ; 2.236      ;
; -1.283 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[2]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.039     ; 2.231      ;
; -1.282 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|reg_index[5] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.043     ; 2.226      ;
; -1.277 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[13] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.040     ; 2.224      ;
; -1.272 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[9]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.029     ; 2.230      ;
; -1.272 ; reg_config:reg_config_inst1|reg_index[1] ; reg_config:reg_config_inst1|i2c_data[17] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.042     ; 2.217      ;
; -1.272 ; reg_config:reg_config_inst1|reg_index[5] ; reg_config:reg_config_inst1|i2c_data[1]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.034     ; 2.225      ;
; -1.271 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[12] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.030     ; 2.228      ;
; -1.271 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[10] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.030     ; 2.228      ;
; -1.271 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[1]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.035     ; 2.223      ;
; -1.270 ; reg_config:reg_config_inst1|reg_index[0] ; reg_config:reg_config_inst1|i2c_data[2]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.031     ; 2.226      ;
; -1.270 ; reg_config:reg_config_inst1|reg_index[5] ; reg_config:reg_config_inst1|i2c_data[19] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.032     ; 2.225      ;
; -1.269 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[13] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.039     ; 2.217      ;
; -1.265 ; reg_config:reg_config_inst1|reg_index[0] ; reg_config:reg_config_inst1|i2c_data[17] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.034     ; 2.218      ;
; -1.263 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[1]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.034     ; 2.216      ;
; -1.252 ; reg_config:reg_config_inst1|reg_index[8] ; reg_config:reg_config_inst1|i2c_data[11] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.035     ; 2.204      ;
; -1.250 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[9]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.027     ; 2.210      ;
; -1.249 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[12] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.028     ; 2.208      ;
; -1.249 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[10] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.028     ; 2.208      ;
; -1.245 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[4]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.037     ; 2.195      ;
; -1.245 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[5]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.031     ; 2.201      ;
; -1.244 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[21] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.033     ; 2.198      ;
; -1.244 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[20] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.033     ; 2.198      ;
; -1.244 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[22] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.033     ; 2.198      ;
; -1.244 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[15] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.033     ; 2.198      ;
; -1.244 ; reg_config:reg_config_inst1|reg_index[6] ; reg_config:reg_config_inst1|i2c_data[3]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.034     ; 2.197      ;
; -1.244 ; reg_config:reg_config_inst1|reg_index[6] ; reg_config:reg_config_inst1|i2c_data[7]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.034     ; 2.197      ;
; -1.242 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[9]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.026     ; 2.203      ;
; -1.241 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[12] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.027     ; 2.201      ;
; -1.241 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[10] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.027     ; 2.201      ;
; -1.238 ; reg_config:reg_config_inst1|reg_index[5] ; reg_config:reg_config_inst1|i2c_data[2]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.031     ; 2.194      ;
; -1.231 ; reg_config:reg_config_inst1|reg_index[0] ; reg_config:reg_config_inst1|i2c_data[5]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.028     ; 2.190      ;
; -1.231 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[19] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.035     ; 2.183      ;
; -1.230 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[0]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.027     ; 2.190      ;
; -1.229 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[1]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.037     ; 2.179      ;
; -1.228 ; reg_config:reg_config_inst1|reg_index[8] ; reg_config:reg_config_inst1|i2c_data[2]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.034     ; 2.181      ;
; -1.227 ; reg_config:reg_config_inst1|reg_index[2] ; reg_config:reg_config_inst1|i2c_data[8]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.030     ; 2.184      ;
; -1.224 ; reg_config:reg_config_inst1|reg_index[0] ; reg_config:reg_config_inst1|i2c_data[6]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.040     ; 2.171      ;
; -1.223 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[4]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.035     ; 2.175      ;
; -1.223 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[5]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.029     ; 2.181      ;
; -1.222 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[21] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.031     ; 2.178      ;
; -1.222 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[20] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.031     ; 2.178      ;
; -1.222 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[22] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.031     ; 2.178      ;
; -1.222 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[15] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.031     ; 2.178      ;
; -1.221 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[2]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.032     ; 2.176      ;
; -1.217 ; reg_config:reg_config_inst1|reg_index[4] ; reg_config:reg_config_inst1|i2c_data[19] ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.033     ; 2.171      ;
; -1.215 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[4]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.034     ; 2.168      ;
; -1.215 ; reg_config:reg_config_inst1|reg_index[7] ; reg_config:reg_config_inst1|i2c_data[5]  ; reg_config:reg_config_inst1|clock_20k ; reg_config:reg_config_inst1|clock_20k ; 1.000        ; -0.028     ; 2.174      ;
+--------+------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'reg_config:reg_config_inst2|clock_20k'                                                                                                                                                        ;
+--------+-----------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -1.453 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[2]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.054     ; 2.386      ;
; -1.453 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[3]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.054     ; 2.386      ;
; -1.451 ; reg_config:reg_config_inst2|reg_index[0]      ; reg_config:reg_config_inst2|i2c_data[2]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.054     ; 2.384      ;
; -1.444 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[2]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.054     ; 2.377      ;
; -1.444 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[3]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.054     ; 2.377      ;
; -1.435 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[19] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.057     ; 2.365      ;
; -1.432 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[21] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.033     ; 2.386      ;
; -1.432 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[22] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.033     ; 2.386      ;
; -1.432 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[20] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.033     ; 2.386      ;
; -1.432 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[15] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.033     ; 2.386      ;
; -1.429 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[6]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.048     ; 2.368      ;
; -1.427 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[0]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.052     ; 2.362      ;
; -1.427 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[12] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.052     ; 2.362      ;
; -1.427 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[8]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.054     ; 2.360      ;
; -1.427 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[2]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.054     ; 2.360      ;
; -1.427 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[3]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.054     ; 2.360      ;
; -1.423 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[9]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.048     ; 2.362      ;
; -1.422 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[21] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.033     ; 2.376      ;
; -1.422 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[22] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.033     ; 2.376      ;
; -1.422 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[20] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.033     ; 2.376      ;
; -1.422 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[15] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.033     ; 2.376      ;
; -1.414 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[5]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.033     ; 2.368      ;
; -1.414 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[0]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.052     ; 2.349      ;
; -1.414 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[12] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.052     ; 2.349      ;
; -1.414 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[17] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.049     ; 2.352      ;
; -1.413 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[1]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.055     ; 2.345      ;
; -1.412 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[4]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.052     ; 2.347      ;
; -1.410 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[19] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.057     ; 2.340      ;
; -1.410 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[6]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.048     ; 2.349      ;
; -1.409 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[19] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.057     ; 2.339      ;
; -1.406 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[21] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.033     ; 2.360      ;
; -1.406 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[22] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.033     ; 2.360      ;
; -1.406 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[20] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.033     ; 2.360      ;
; -1.406 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[15] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.033     ; 2.360      ;
; -1.403 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[6]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.048     ; 2.342      ;
; -1.401 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[0]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.052     ; 2.336      ;
; -1.401 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[12] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.052     ; 2.336      ;
; -1.401 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[8]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.054     ; 2.334      ;
; -1.400 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[9]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.048     ; 2.339      ;
; -1.398 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[11] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.035     ; 2.350      ;
; -1.397 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[2]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.054     ; 2.330      ;
; -1.397 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[3]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.054     ; 2.330      ;
; -1.397 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[9]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.048     ; 2.336      ;
; -1.396 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[18] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.049     ; 2.334      ;
; -1.396 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[16] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.049     ; 2.334      ;
; -1.396 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[10] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.049     ; 2.334      ;
; -1.396 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[13] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.049     ; 2.334      ;
; -1.396 ; reg_config:reg_config_inst2|reg_index[1]      ; reg_config:reg_config_inst2|i2c_data[7]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.049     ; 2.334      ;
; -1.396 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[8]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.054     ; 2.329      ;
; -1.392 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[5]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.033     ; 2.346      ;
; -1.390 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[4]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.052     ; 2.325      ;
; -1.390 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[17] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.049     ; 2.328      ;
; -1.388 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[5]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.033     ; 2.342      ;
; -1.388 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[17] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.049     ; 2.326      ;
; -1.387 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[1]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.055     ; 2.319      ;
; -1.386 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[4]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.052     ; 2.321      ;
; -1.385 ; reg_config:reg_config_inst2|reg_index[5]      ; reg_config:reg_config_inst2|i2c_data[2]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.054     ; 2.318      ;
; -1.381 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[1]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.055     ; 2.313      ;
; -1.379 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[11] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.035     ; 2.331      ;
; -1.375 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[21] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.033     ; 2.329      ;
; -1.375 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[22] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.033     ; 2.329      ;
; -1.375 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[20] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.033     ; 2.329      ;
; -1.375 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[15] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.033     ; 2.329      ;
; -1.372 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[11] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.035     ; 2.324      ;
; -1.370 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[18] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.049     ; 2.308      ;
; -1.370 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[16] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.049     ; 2.308      ;
; -1.370 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[10] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.049     ; 2.308      ;
; -1.370 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[13] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.049     ; 2.308      ;
; -1.370 ; reg_config:reg_config_inst2|reg_index[3]      ; reg_config:reg_config_inst2|i2c_data[7]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.049     ; 2.308      ;
; -1.367 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[0]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.052     ; 2.302      ;
; -1.367 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[12] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.052     ; 2.302      ;
; -1.365 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[7]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.049     ; 2.303      ;
; -1.364 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[18] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.049     ; 2.302      ;
; -1.364 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[16] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.049     ; 2.302      ;
; -1.364 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[10] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.049     ; 2.302      ;
; -1.364 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[13] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.049     ; 2.302      ;
; -1.364 ; reg_config:reg_config_inst2|reg_index[6]      ; reg_config:reg_config_inst2|i2c_data[7]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.049     ; 2.302      ;
; -1.363 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[19] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.057     ; 2.293      ;
; -1.363 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[6]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.048     ; 2.302      ;
; -1.361 ; reg_config:reg_config_inst2|reg_conf_done_reg ; reg_config:reg_config_inst2|i2c_data[2]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.041     ; 2.307      ;
; -1.361 ; reg_config:reg_config_inst2|reg_conf_done_reg ; reg_config:reg_config_inst2|i2c_data[3]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.041     ; 2.307      ;
; -1.359 ; reg_config:reg_config_inst2|reg_conf_done_reg ; reg_config:reg_config_inst2|i2c_data[21] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.040     ; 2.306      ;
; -1.359 ; reg_config:reg_config_inst2|reg_conf_done_reg ; reg_config:reg_config_inst2|i2c_data[22] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.040     ; 2.306      ;
; -1.359 ; reg_config:reg_config_inst2|reg_conf_done_reg ; reg_config:reg_config_inst2|i2c_data[20] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.040     ; 2.306      ;
; -1.359 ; reg_config:reg_config_inst2|reg_conf_done_reg ; reg_config:reg_config_inst2|i2c_data[15] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.040     ; 2.306      ;
; -1.353 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[9]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.048     ; 2.292      ;
; -1.349 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[8]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.054     ; 2.282      ;
; -1.345 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[5]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.033     ; 2.299      ;
; -1.343 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[4]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.052     ; 2.278      ;
; -1.343 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[17] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.049     ; 2.281      ;
; -1.334 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[1]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.055     ; 2.266      ;
; -1.332 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[11] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.035     ; 2.284      ;
; -1.331 ; reg_config:reg_config_inst2|reg_conf_done_reg ; reg_config:reg_config_inst2|i2c_data[0]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.039     ; 2.279      ;
; -1.331 ; reg_config:reg_config_inst2|reg_conf_done_reg ; reg_config:reg_config_inst2|i2c_data[12] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.039     ; 2.279      ;
; -1.329 ; reg_config:reg_config_inst2|reg_conf_done_reg ; reg_config:reg_config_inst2|i2c_data[5]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.040     ; 2.276      ;
; -1.327 ; reg_config:reg_config_inst2|reg_conf_done_reg ; reg_config:reg_config_inst2|i2c_data[19] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.044     ; 2.270      ;
; -1.327 ; reg_config:reg_config_inst2|reg_conf_done_reg ; reg_config:reg_config_inst2|i2c_data[6]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.035     ; 2.279      ;
; -1.317 ; reg_config:reg_config_inst2|reg_conf_done_reg ; reg_config:reg_config_inst2|i2c_data[9]  ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.035     ; 2.269      ;
; -1.317 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[18] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.049     ; 2.255      ;
; -1.317 ; reg_config:reg_config_inst2|reg_index[7]      ; reg_config:reg_config_inst2|i2c_data[16] ; reg_config:reg_config_inst2|clock_20k ; reg_config:reg_config_inst2|clock_20k ; 1.000        ; -0.049     ; 2.255      ;
+--------+-----------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                             ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -0.913 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.614     ; 1.014      ;
; -0.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.614     ; 1.009      ;
; -0.895 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.615     ; 0.995      ;
; -0.880 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.615     ; 0.980      ;
; -0.837 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.615     ; 0.937      ;
; -0.822 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.615     ; 0.922      ;
; -0.792 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.614     ; 0.893      ;
; -0.762 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.614     ; 0.863      ;
; -0.755 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.614     ; 0.856      ;
; -0.704 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.614     ; 0.805      ;
; 11.372 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.962      ;
; 11.416 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.918      ;
; 11.417 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.136      ; 4.090      ;
; 11.419 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.136      ; 4.088      ;
; 11.443 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 3.893      ;
; 11.465 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.869      ;
; 11.487 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 3.849      ;
; 11.488 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.138      ; 4.021      ;
; 11.490 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.138      ; 4.019      ;
; 11.494 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 3.842      ;
; 11.509 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.825      ;
; 11.510 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.136      ; 3.997      ;
; 11.511 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.823      ;
; 11.512 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.136      ; 3.995      ;
; 11.518 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.816      ;
; 11.538 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 3.798      ;
; 11.539 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.138      ; 3.970      ;
; 11.541 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.138      ; 3.968      ;
; 11.554 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 3.782      ;
; 11.555 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.779      ;
; 11.556 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.136      ; 3.951      ;
; 11.558 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.136      ; 3.949      ;
; 11.562 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.772      ;
; 11.563 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.136      ; 3.944      ;
; 11.564 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.770      ;
; 11.565 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.136      ; 3.942      ;
; 11.568 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.766      ;
; 11.598 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 3.738      ;
; 11.599 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.138      ; 3.910      ;
; 11.601 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.138      ; 3.908      ;
; 11.608 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.726      ;
; 11.609 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.136      ; 3.898      ;
; 11.611 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.136      ; 3.896      ;
; 11.612 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.722      ;
; 11.613 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.136      ; 3.894      ;
; 11.615 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.136      ; 3.892      ;
; 11.629 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 3.707      ;
; 11.637 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.697      ;
; 11.647 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.687      ;
; 11.653 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.681      ;
; 11.673 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 3.663      ;
; 11.674 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.138      ; 3.835      ;
; 11.676 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.138      ; 3.833      ;
; 11.681 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.653      ;
; 11.682 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.136      ; 3.825      ;
; 11.684 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.136      ; 3.823      ;
; 11.691 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.643      ;
; 11.692 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.136      ; 3.815      ;
; 11.694 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.136      ; 3.813      ;
; 11.697 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.637      ;
; 11.698 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.136      ; 3.809      ;
; 11.700 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.136      ; 3.807      ;
; 11.712 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.622      ;
; 11.738 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 3.598      ;
; 11.756 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.578      ;
; 11.757 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.136      ; 3.750      ;
; 11.759 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.136      ; 3.748      ;
; 11.782 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 3.554      ;
; 11.783 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.138      ; 3.726      ;
; 11.785 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.138      ; 3.724      ;
; 11.798 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 3.538      ;
; 11.842 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 3.494      ;
; 11.843 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.138      ; 3.666      ;
; 11.845 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.138      ; 3.664      ;
; 11.855 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 3.481      ;
; 11.898 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 3.438      ;
; 11.899 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 3.437      ;
; 11.900 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.138      ; 3.609      ;
; 11.902 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 3.434      ;
; 11.902 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.138      ; 3.607      ;
; 11.942 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 3.394      ;
; 11.943 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.138      ; 3.566      ;
; 11.945 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.138      ; 3.564      ;
; 11.946 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 3.390      ;
; 11.947 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.138      ; 3.562      ;
; 11.949 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.138      ; 3.560      ;
; 11.995 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.339      ;
; 12.039 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.295      ;
; 12.040 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.136      ; 3.467      ;
; 12.042 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.136      ; 3.465      ;
; 12.125 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 3.211      ;
; 12.169 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 3.167      ;
; 12.170 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.138      ; 3.339      ;
; 12.172 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.138      ; 3.337      ;
; 12.202 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 3.130      ;
; 12.202 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 3.130      ;
; 12.202 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 3.130      ;
; 12.202 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 3.130      ;
; 12.202 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 3.130      ;
; 12.315 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 3.017      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.549 ; reg_config:reg_config_inst2|clock_20k              ; reg_config:reg_config_inst2|clock_20k              ; reg_config:reg_config_inst2|clock_20k                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.234     ; 0.359      ;
; -0.544 ; reg_config:reg_config_inst1|clock_20k              ; reg_config:reg_config_inst1|clock_20k              ; reg_config:reg_config_inst1|clock_20k                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.229     ; 0.359      ;
; -0.528 ; reg_config:reg_config_inst2|clock_20k              ; reg_config:reg_config_inst2|clock_20k              ; reg_config:reg_config_inst2|clock_20k                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.234     ; 0.338      ;
; -0.523 ; reg_config:reg_config_inst1|clock_20k              ; reg_config:reg_config_inst1|clock_20k              ; reg_config:reg_config_inst1|clock_20k                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.229     ; 0.338      ;
; 6.812  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.096     ; 1.409      ;
; 39.189 ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.426      ;
; 39.192 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.047     ; 2.414      ;
; 39.206 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.409      ;
; 39.209 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.047     ; 2.397      ;
; 39.268 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.347      ;
; 39.292 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.323      ;
; 39.295 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.320      ;
; 39.303 ; power_on_delay:power_on_delay_inst|cnt2[7]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.312      ;
; 39.305 ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.047     ; 2.301      ;
; 39.309 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.032     ; 2.312      ;
; 39.322 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.293      ;
; 39.326 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.032     ; 2.295      ;
; 39.329 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.286      ;
; 39.334 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.281      ;
; 39.345 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.270      ;
; 39.346 ; reg_config:reg_config_inst1|clock_20k_cnt[1]       ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.047     ; 2.260      ;
; 39.356 ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.259      ;
; 39.367 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.248      ;
; 39.418 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.197      ;
; 39.422 ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.032     ; 2.199      ;
; 39.432 ; power_on_delay:power_on_delay_inst|cnt2[14]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.183      ;
; 39.436 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.179      ;
; 39.441 ; power_on_delay:power_on_delay_inst|cnt2[9]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.174      ;
; 39.463 ; reg_config:reg_config_inst1|clock_20k_cnt[1]       ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.032     ; 2.158      ;
; 39.477 ; reg_config:reg_config_inst1|clock_20k_cnt[6]       ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.047     ; 2.129      ;
; 39.488 ; reg_config:reg_config_inst1|clock_20k_cnt[14]      ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.047     ; 2.118      ;
; 39.513 ; reg_config:reg_config_inst1|clock_20k_cnt[5]       ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.047     ; 2.093      ;
; 39.582 ; power_on_delay:power_on_delay_inst|cnt2[15]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.033      ;
; 39.594 ; reg_config:reg_config_inst1|clock_20k_cnt[6]       ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.032     ; 2.027      ;
; 39.603 ; reg_config:reg_config_inst1|clock_20k_cnt[12]      ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.047     ; 2.003      ;
; 39.605 ; reg_config:reg_config_inst1|clock_20k_cnt[14]      ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.032     ; 2.016      ;
; 39.630 ; reg_config:reg_config_inst1|clock_20k_cnt[5]       ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.032     ; 1.991      ;
; 39.672 ; reg_config:reg_config_inst1|clock_20k_cnt[4]       ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.047     ; 1.934      ;
; 39.677 ; reg_config:reg_config_inst1|clock_20k_cnt[9]       ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.047     ; 1.929      ;
; 39.699 ; reg_config:reg_config_inst1|clock_20k_cnt[13]      ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.047     ; 1.907      ;
; 39.699 ; cmos_select:cmos_select_inst|key_counter[7]        ; cmos_select:cmos_select_inst|key_sig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.044     ; 1.910      ;
; 39.717 ; reg_config:reg_config_inst1|clock_20k_cnt[7]       ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.047     ; 1.889      ;
; 39.720 ; reg_config:reg_config_inst1|clock_20k_cnt[12]      ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.032     ; 1.901      ;
; 39.765 ; reg_config:reg_config_inst1|clock_20k_cnt[11]      ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.047     ; 1.841      ;
; 39.771 ; reg_config:reg_config_inst1|clock_20k_cnt[8]       ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.047     ; 1.835      ;
; 39.777 ; cmos_select:cmos_select_inst|key_counter[12]       ; cmos_select:cmos_select_inst|key_sig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.044     ; 1.832      ;
; 39.789 ; reg_config:reg_config_inst1|clock_20k_cnt[4]       ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.032     ; 1.832      ;
; 39.794 ; reg_config:reg_config_inst1|clock_20k_cnt[9]       ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.032     ; 1.827      ;
; 39.806 ; cmos_select:cmos_select_inst|key_counter[6]        ; cmos_select:cmos_select_inst|key_sig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.044     ; 1.803      ;
; 39.816 ; reg_config:reg_config_inst1|clock_20k_cnt[13]      ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.032     ; 1.805      ;
; 39.821 ; cmos_select:cmos_select_inst|key_counter[14]       ; cmos_select:cmos_select_inst|key_sig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.044     ; 1.788      ;
; 39.834 ; reg_config:reg_config_inst1|clock_20k_cnt[7]       ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.032     ; 1.787      ;
; 39.844 ; cmos_select:cmos_select_inst|key_sig               ; cmos_select:cmos_select_inst|key_sig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.035     ; 1.774      ;
; 39.850 ; cmos_select:cmos_select_inst|key_counter[3]        ; cmos_select:cmos_select_inst|key_sig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.044     ; 1.759      ;
; 39.852 ; cmos_select:cmos_select_inst|key_counter[13]       ; cmos_select:cmos_select_inst|key_sig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.044     ; 1.757      ;
; 39.863 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.754      ;
; 39.863 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[1]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.754      ;
; 39.863 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.754      ;
; 39.863 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.754      ;
; 39.863 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[4]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.754      ;
; 39.863 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[5]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.754      ;
; 39.863 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[6]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.754      ;
; 39.863 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[7]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.754      ;
; 39.863 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[8]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.754      ;
; 39.863 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[9]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.754      ;
; 39.863 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[10]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.754      ;
; 39.863 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[11]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.754      ;
; 39.863 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[12]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.754      ;
; 39.863 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[13]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.754      ;
; 39.863 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[14]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.754      ;
; 39.863 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[15]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.754      ;
; 39.866 ; cmos_select:cmos_select_inst|key_counter[15]       ; cmos_select:cmos_select_inst|key_sig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.044     ; 1.743      ;
; 39.869 ; cmos_select:cmos_select_inst|key_counter[11]       ; cmos_select:cmos_select_inst|key_sig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.044     ; 1.740      ;
; 39.880 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.737      ;
; 39.880 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[1]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.737      ;
; 39.880 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.737      ;
; 39.880 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.737      ;
; 39.880 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[4]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.737      ;
; 39.880 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[5]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.737      ;
; 39.880 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[6]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.737      ;
; 39.880 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[7]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.737      ;
; 39.880 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[8]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.737      ;
; 39.880 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[9]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.737      ;
; 39.880 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[10]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.737      ;
; 39.880 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[11]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.737      ;
; 39.880 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[12]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.737      ;
; 39.880 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[13]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.737      ;
; 39.880 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[14]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.737      ;
; 39.880 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[15]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.737      ;
; 39.882 ; cmos_select:cmos_select_inst|key_counter[5]        ; cmos_select:cmos_select_inst|key_sig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.044     ; 1.727      ;
; 39.882 ; reg_config:reg_config_inst1|clock_20k_cnt[11]      ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.032     ; 1.739      ;
; 39.888 ; reg_config:reg_config_inst1|clock_20k_cnt[8]       ; reg_config:reg_config_inst1|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.032     ; 1.733      ;
; 39.919 ; reg_config:reg_config_inst1|clock_20k_cnt[10]      ; reg_config:reg_config_inst2|clock_20k              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.047     ; 1.687      ;
; 39.937 ; cmos_select:cmos_select_inst|key_counter[2]        ; cmos_select:cmos_select_inst|key_sig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.044     ; 1.672      ;
; 39.942 ; cmos_select:cmos_select_inst|key_counter[7]        ; cmos_select:cmos_select_inst|key_counter[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.675      ;
; 39.942 ; cmos_select:cmos_select_inst|key_counter[7]        ; cmos_select:cmos_select_inst|key_counter[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.675      ;
; 39.942 ; cmos_select:cmos_select_inst|key_counter[7]        ; cmos_select:cmos_select_inst|key_counter[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.675      ;
; 39.942 ; cmos_select:cmos_select_inst|key_counter[7]        ; cmos_select:cmos_select_inst|key_counter[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.675      ;
; 39.942 ; cmos_select:cmos_select_inst|key_counter[7]        ; cmos_select:cmos_select_inst|key_counter[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.675      ;
; 39.942 ; cmos_select:cmos_select_inst|key_counter[7]        ; cmos_select:cmos_select_inst|key_counter[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.675      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.474      ; 1.209      ;
; -0.034 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.475      ; 1.202      ;
; -0.026 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.474      ; 1.193      ;
; -0.012 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.475      ; 1.180      ;
; 0.031  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.474      ; 1.136      ;
; 0.059  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.474      ; 1.108      ;
; 0.064  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.474      ; 1.103      ;
; 0.083  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.475      ; 1.085      ;
; 0.107  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.475      ; 1.061      ;
; 0.109  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.474      ; 1.058      ;
; 0.111  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.475      ; 1.057      ;
; 0.114  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.474      ; 1.053      ;
; 0.129  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.474      ; 1.038      ;
; 0.141  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.474      ; 1.026      ;
; 0.148  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.474      ; 1.019      ;
; 0.161  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.474      ; 1.006      ;
; 0.172  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.474      ; 0.995      ;
; 0.189  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.474      ; 0.978      ;
; 0.208  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.474      ; 0.959      ;
; 0.218  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.474      ; 0.949      ;
; 6.698  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.047     ; 3.242      ;
; 6.698  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.047     ; 3.242      ;
; 6.939  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.048     ; 3.000      ;
; 6.941  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.048     ; 2.998      ;
; 6.947  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.048     ; 2.992      ;
; 6.947  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.048     ; 2.992      ;
; 6.948  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 3.000      ;
; 6.948  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 3.000      ;
; 6.948  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 3.000      ;
; 6.948  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 3.000      ;
; 6.948  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 3.000      ;
; 6.949  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.048     ; 2.990      ;
; 6.955  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.048     ; 2.984      ;
; 6.965  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 2.983      ;
; 6.965  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 2.983      ;
; 6.965  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 2.983      ;
; 6.965  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 2.983      ;
; 6.965  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 2.983      ;
; 6.967  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 2.981      ;
; 6.967  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 2.981      ;
; 6.967  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 2.981      ;
; 6.967  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 2.981      ;
; 6.967  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 2.981      ;
; 6.994  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.042     ; 2.951      ;
; 6.994  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.042     ; 2.951      ;
; 6.995  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.042     ; 2.950      ;
; 6.995  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.042     ; 2.950      ;
; 7.032  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 2.916      ;
; 7.032  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 2.916      ;
; 7.032  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 2.916      ;
; 7.032  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 2.916      ;
; 7.032  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 2.916      ;
; 7.034  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.048     ; 2.905      ;
; 7.036  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.048     ; 2.903      ;
; 7.042  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.048     ; 2.897      ;
; 7.048  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.042     ; 2.897      ;
; 7.048  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.042     ; 2.897      ;
; 7.049  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.048     ; 2.890      ;
; 7.057  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.048     ; 2.882      ;
; 7.064  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.048     ; 2.875      ;
; 7.066  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.048     ; 2.873      ;
; 7.070  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.048     ; 2.869      ;
; 7.072  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.048     ; 2.867      ;
; 7.078  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.048     ; 2.861      ;
; 7.082  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.048     ; 2.857      ;
; 7.084  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.048     ; 2.855      ;
; 7.090  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.048     ; 2.849      ;
; 7.092  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.048     ; 2.847      ;
; 7.094  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.048     ; 2.845      ;
; 7.100  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.048     ; 2.839      ;
; 7.105  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 2.843      ;
; 7.105  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 2.843      ;
; 7.105  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 2.843      ;
; 7.105  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 2.843      ;
; 7.105  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 2.843      ;
; 7.107  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 2.844      ;
; 7.107  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 2.844      ;
; 7.107  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 2.844      ;
; 7.107  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 2.844      ;
; 7.107  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 2.844      ;
; 7.107  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 2.844      ;
; 7.107  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 2.844      ;
; 7.107  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 2.844      ;
; 7.107  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 2.844      ;
; 7.122  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 2.829      ;
; 7.122  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 2.829      ;
; 7.122  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 2.829      ;
; 7.122  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 2.829      ;
; 7.122  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 2.829      ;
; 7.122  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 2.829      ;
; 7.122  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 2.829      ;
; 7.122  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 2.829      ;
; 7.122  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 2.829      ;
; 7.122  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 2.829      ;
; 7.122  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 2.829      ;
; 7.122  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 2.829      ;
; 7.122  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 2.829      ;
; 7.122  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 2.829      ;
; 7.122  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 2.829      ;
; 7.122  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 2.829      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cmos1_pclk'                                                                                                                                                                                             ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.073 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.036     ; 0.878      ;
; 0.073 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.036     ; 0.878      ;
; 0.073 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.036     ; 0.878      ;
; 0.079 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.037     ; 0.871      ;
; 0.079 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.037     ; 0.871      ;
; 0.079 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.037     ; 0.871      ;
; 0.079 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.037     ; 0.871      ;
; 0.079 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.037     ; 0.871      ;
; 0.082 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 2.087      ; 1.904      ;
; 0.104 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.036     ; 0.847      ;
; 0.104 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.036     ; 0.847      ;
; 0.104 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.036     ; 0.847      ;
; 0.104 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.036     ; 0.847      ;
; 0.104 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.036     ; 0.847      ;
; 0.104 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.036     ; 0.847      ;
; 0.104 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.036     ; 0.847      ;
; 0.111 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.037     ; 0.839      ;
; 0.111 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.037     ; 0.839      ;
; 0.111 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.037     ; 0.839      ;
; 0.111 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.037     ; 0.839      ;
; 0.111 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.037     ; 0.839      ;
; 0.111 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.037     ; 0.839      ;
; 0.111 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.037     ; 0.839      ;
; 0.111 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.037     ; 0.839      ;
; 0.111 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.037     ; 0.839      ;
; 0.135 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 2.088      ; 1.852      ;
; 0.139 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 2.087      ; 1.847      ;
; 0.140 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 2.087      ; 1.846      ;
; 0.144 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 2.088      ; 1.843      ;
; 0.175 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 2.087      ; 1.811      ;
; 0.206 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 2.088      ; 1.781      ;
; 0.209 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 2.088      ; 1.778      ;
; 0.216 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 2.087      ; 1.770      ;
; 0.228 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 2.088      ; 1.759      ;
; 0.232 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|byte_state        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 2.088      ; 1.755      ;
; 0.234 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 2.088      ; 1.753      ;
; 0.251 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 2.087      ; 1.735      ;
; 0.275 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 2.087      ; 1.711      ;
; 0.286 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 2.087      ; 1.700      ;
; 0.287 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 2.088      ; 1.700      ;
; 0.299 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 2.087      ; 1.687      ;
; 0.325 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 2.088      ; 1.662      ;
; 0.325 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 2.088      ; 1.662      ;
; 0.325 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 2.088      ; 1.662      ;
; 0.332 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 2.087      ; 1.654      ;
; 0.332 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 2.087      ; 1.654      ;
; 0.332 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 2.087      ; 1.654      ;
; 0.332 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 2.087      ; 1.654      ;
; 0.332 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.002        ; 2.087      ; 1.654      ;
; 0.504 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.036     ; 0.447      ;
; 0.512 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.037     ; 0.438      ;
; 0.576 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.037     ; 0.374      ;
; 0.577 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.037     ; 0.373      ;
; 0.577 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.037     ; 0.373      ;
; 0.577 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.036     ; 0.374      ;
; 0.578 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.037     ; 0.372      ;
; 0.579 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.036     ; 0.372      ;
; 0.592 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|byte_state        ; cmos1_pclk                                                            ; cmos1_pclk  ; 1.000        ; -0.036     ; 0.359      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK'                                                                                                                                                                          ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.933 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.019      ;
; 17.933 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.019      ;
; 17.933 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.019      ;
; 17.933 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.019      ;
; 17.933 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.019      ;
; 17.933 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.019      ;
; 17.933 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.019      ;
; 17.933 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.019      ;
; 17.933 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.019      ;
; 17.933 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.019      ;
; 17.933 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 2.019      ;
; 18.040 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.912      ;
; 18.040 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.912      ;
; 18.040 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.912      ;
; 18.040 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.912      ;
; 18.040 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.912      ;
; 18.040 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.912      ;
; 18.040 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.912      ;
; 18.040 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.912      ;
; 18.040 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.912      ;
; 18.040 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.912      ;
; 18.040 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.912      ;
; 18.096 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.856      ;
; 18.096 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.856      ;
; 18.096 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.856      ;
; 18.096 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.856      ;
; 18.096 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.856      ;
; 18.096 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.856      ;
; 18.096 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.856      ;
; 18.096 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.856      ;
; 18.096 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.856      ;
; 18.096 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.856      ;
; 18.096 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.856      ;
; 18.203 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.749      ;
; 18.203 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.749      ;
; 18.203 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.749      ;
; 18.203 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.749      ;
; 18.203 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.749      ;
; 18.203 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.749      ;
; 18.203 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.749      ;
; 18.203 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.749      ;
; 18.203 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.749      ;
; 18.203 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.749      ;
; 18.203 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.749      ;
; 18.204 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.748      ;
; 18.204 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.748      ;
; 18.204 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.748      ;
; 18.204 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.748      ;
; 18.204 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.748      ;
; 18.204 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.748      ;
; 18.204 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.748      ;
; 18.204 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.748      ;
; 18.204 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.748      ;
; 18.204 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.748      ;
; 18.204 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.748      ;
; 18.252 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.700      ;
; 18.252 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.700      ;
; 18.252 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.700      ;
; 18.252 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.700      ;
; 18.252 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.700      ;
; 18.252 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.700      ;
; 18.252 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.700      ;
; 18.252 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.700      ;
; 18.252 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.700      ;
; 18.252 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.700      ;
; 18.252 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.700      ;
; 18.255 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.697      ;
; 18.255 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.697      ;
; 18.255 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.697      ;
; 18.255 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.697      ;
; 18.255 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.697      ;
; 18.255 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.697      ;
; 18.255 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.697      ;
; 18.255 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.697      ;
; 18.255 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.697      ;
; 18.255 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.697      ;
; 18.255 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.697      ;
; 18.262 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.690      ;
; 18.262 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.690      ;
; 18.262 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.690      ;
; 18.262 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.690      ;
; 18.262 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.690      ;
; 18.262 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.690      ;
; 18.262 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.690      ;
; 18.262 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.690      ;
; 18.262 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.690      ;
; 18.262 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.690      ;
; 18.262 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.690      ;
; 18.286 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.666      ;
; 18.286 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.666      ;
; 18.286 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.666      ;
; 18.286 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.666      ;
; 18.286 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.666      ;
; 18.286 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.666      ;
; 18.286 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.666      ;
; 18.286 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.666      ;
; 18.286 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.666      ;
; 18.286 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.666      ;
; 18.286 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.666      ;
; 18.287 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.665      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                              ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 199.513 ; system_ctrl:u_system_ctrl|sysrst_nr1 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 200.000      ; -0.035     ; 0.439      ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cmos1_pclk'                                                                                                                                                                                               ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.230 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 2.419      ; 1.353      ;
; -1.223 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 2.419      ; 1.360      ;
; -1.216 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 2.419      ; 1.367      ;
; -1.214 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 2.419      ; 1.369      ;
; -1.171 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 2.419      ; 1.412      ;
; -1.155 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 2.419      ; 1.428      ;
; -1.150 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 2.419      ; 1.433      ;
; -1.144 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 2.419      ; 1.439      ;
; -1.105 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|byte_state        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 2.419      ; 1.478      ;
; -1.098 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 2.419      ; 1.485      ;
; -1.092 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 2.419      ; 1.491      ;
; -1.082 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 2.419      ; 1.501      ;
; -1.079 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 2.419      ; 1.504      ;
; -1.067 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 2.419      ; 1.516      ;
; -1.064 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 2.419      ; 1.519      ;
; -1.042 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 2.419      ; 1.541      ;
; -1.029 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 2.419      ; 1.554      ;
; -1.016 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 2.419      ; 1.567      ;
; -1.016 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 2.419      ; 1.567      ;
; -1.016 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 2.419      ; 1.567      ;
; -1.016 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 2.419      ; 1.567      ;
; -1.016 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 2.419      ; 1.567      ;
; -1.005 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 2.419      ; 1.578      ;
; -1.005 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 2.419      ; 1.578      ;
; -1.005 ; cmos_select:cmos_select_inst|key_sig          ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk  ; 0.000        ; 2.419      ; 1.578      ;
; 0.192  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.037      ; 0.313      ;
; 0.193  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.037      ; 0.314      ;
; 0.194  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|byte_state        ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.037      ; 0.315      ;
; 0.194  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.037      ; 0.315      ;
; 0.194  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.036      ; 0.314      ;
; 0.196  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.036      ; 0.316      ;
; 0.253  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.036      ; 0.373      ;
; 0.266  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.037      ; 0.387      ;
; 0.731  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.036      ; 0.851      ;
; 0.731  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.036      ; 0.851      ;
; 0.731  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.036      ; 0.851      ;
; 0.731  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.036      ; 0.851      ;
; 0.731  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.036      ; 0.851      ;
; 0.731  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.036      ; 0.851      ;
; 0.731  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.036      ; 0.851      ;
; 0.731  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.036      ; 0.851      ;
; 0.731  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.036      ; 0.851      ;
; 0.742  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.036      ; 0.862      ;
; 0.742  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.036      ; 0.862      ;
; 0.742  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.036      ; 0.862      ;
; 0.742  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.036      ; 0.862      ;
; 0.742  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.036      ; 0.862      ;
; 0.742  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.036      ; 0.862      ;
; 0.742  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.036      ; 0.862      ;
; 0.764  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.036      ; 0.884      ;
; 0.764  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.036      ; 0.884      ;
; 0.764  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.036      ; 0.884      ;
; 0.764  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.036      ; 0.884      ;
; 0.764  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.036      ; 0.884      ;
; 0.772  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.036      ; 0.892      ;
; 0.772  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.036      ; 0.892      ;
; 0.772  ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; cmos1_pclk                                                            ; cmos1_pclk  ; 0.000        ; 0.036      ; 0.892      ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'reg_config:reg_config_inst1|clock_20k'                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.478 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[17]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.459      ; 1.135      ;
; -0.475 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[2]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.462      ; 1.141      ;
; -0.470 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[19]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.460      ; 1.144      ;
; -0.470 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[11]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.460      ; 1.144      ;
; -0.467 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[18]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.465      ; 1.152      ;
; -0.462 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[0]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.467      ; 1.159      ;
; -0.460 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[16]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.458      ; 1.152      ;
; -0.458 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[6]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.453      ; 1.149      ;
; -0.453 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[8]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.466      ; 1.167      ;
; -0.449 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[1]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.458      ; 1.163      ;
; -0.442 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[5]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.465      ; 1.177      ;
; -0.441 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[21]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.463      ; 1.176      ;
; -0.441 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[20]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.463      ; 1.176      ;
; -0.441 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[22]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.463      ; 1.176      ;
; -0.441 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[15]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.463      ; 1.176      ;
; -0.420 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[4]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.459      ; 1.193      ;
; -0.420 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[12]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.466      ; 1.200      ;
; -0.420 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[10]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.466      ; 1.200      ;
; -0.418 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[9]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.467      ; 1.203      ;
; -0.376 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[13]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.453      ; 1.231      ;
; -0.346 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[3]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.458      ; 1.266      ;
; -0.346 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst1|i2c_data[7]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.458      ; 1.266      ;
; 0.187  ; reg_config:reg_config_inst1|i2c_com:u1|tr_end       ; reg_config:reg_config_inst1|i2c_com:u1|tr_end       ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; reg_config:reg_config_inst1|on_counter[0]           ; reg_config:reg_config_inst1|on_counter[0]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; reg_config:reg_config_inst1|reg_index[1]            ; reg_config:reg_config_inst1|reg_index[1]            ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; reg_config:reg_config_inst1|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst1|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; reg_config:reg_config_inst1|i2c_com:u1|sclk         ; reg_config:reg_config_inst1|i2c_com:u1|sclk         ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.188  ; reg_config:reg_config_inst1|config_step.10          ; reg_config:reg_config_inst1|config_step.10          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; reg_config:reg_config_inst1|start                   ; reg_config:reg_config_inst1|start                   ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.035      ; 0.307      ;
; 0.224  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.344      ;
; 0.305  ; reg_config:reg_config_inst1|on_counter[6]           ; reg_config:reg_config_inst1|on_counter[6]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; reg_config:reg_config_inst1|on_counter[15]          ; reg_config:reg_config_inst1|on_counter[15]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; reg_config:reg_config_inst1|reg_conf_done_reg       ; reg_config:reg_config_inst1|reg_index[3]            ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.425      ;
; 0.306  ; reg_config:reg_config_inst1|on_counter[2]           ; reg_config:reg_config_inst1|on_counter[2]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; reg_config:reg_config_inst1|on_counter[3]           ; reg_config:reg_config_inst1|on_counter[3]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; reg_config:reg_config_inst1|on_counter[4]           ; reg_config:reg_config_inst1|on_counter[4]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; reg_config:reg_config_inst1|on_counter[5]           ; reg_config:reg_config_inst1|on_counter[5]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; reg_config:reg_config_inst1|on_counter[8]           ; reg_config:reg_config_inst1|on_counter[8]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; reg_config:reg_config_inst1|on_counter[11]          ; reg_config:reg_config_inst1|on_counter[11]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; reg_config:reg_config_inst1|on_counter[13]          ; reg_config:reg_config_inst1|on_counter[13]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; reg_config:reg_config_inst1|on_counter[14]          ; reg_config:reg_config_inst1|on_counter[14]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; reg_config:reg_config_inst1|reg_conf_done_reg       ; reg_config:reg_config_inst1|reg_index[8]            ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.426      ;
; 0.307  ; reg_config:reg_config_inst1|on_counter[7]           ; reg_config:reg_config_inst1|on_counter[7]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; reg_config:reg_config_inst1|on_counter[9]           ; reg_config:reg_config_inst1|on_counter[9]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; reg_config:reg_config_inst1|on_counter[10]          ; reg_config:reg_config_inst1|on_counter[10]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; reg_config:reg_config_inst1|on_counter[12]          ; reg_config:reg_config_inst1|on_counter[12]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; reg_config:reg_config_inst1|reg_conf_done_reg       ; reg_config:reg_config_inst1|config_step.00          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.427      ;
; 0.311  ; reg_config:reg_config_inst1|on_counter[0]           ; reg_config:reg_config_inst1|on_counter[1]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.431      ;
; 0.320  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.440      ;
; 0.325  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.445      ;
; 0.326  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.446      ;
; 0.331  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.451      ;
; 0.341  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.461      ;
; 0.351  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst1|i2c_com:u1|sclk         ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.471      ;
; 0.367  ; reg_config:reg_config_inst1|config_step.00          ; reg_config:reg_config_inst1|config_step.01          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.487      ;
; 0.374  ; reg_config:reg_config_inst1|reg_conf_done_reg       ; reg_config:reg_config_inst1|reg_index[2]            ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.494      ;
; 0.378  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst1|i2c_com:u1|sclk         ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.498      ;
; 0.388  ; reg_config:reg_config_inst1|on_counter[1]           ; reg_config:reg_config_inst1|on_counter[1]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.508      ;
; 0.408  ; reg_config:reg_config_inst1|config_step.00          ; reg_config:reg_config_inst1|config_step.00          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.528      ;
; 0.439  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst1|i2c_com:u1|sclk         ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.559      ;
; 0.454  ; reg_config:reg_config_inst1|on_counter[6]           ; reg_config:reg_config_inst1|on_counter[7]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.574      ;
; 0.455  ; reg_config:reg_config_inst1|on_counter[14]          ; reg_config:reg_config_inst1|on_counter[15]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.575      ;
; 0.455  ; reg_config:reg_config_inst1|on_counter[2]           ; reg_config:reg_config_inst1|on_counter[3]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.575      ;
; 0.455  ; reg_config:reg_config_inst1|on_counter[4]           ; reg_config:reg_config_inst1|on_counter[5]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.575      ;
; 0.455  ; reg_config:reg_config_inst1|on_counter[8]           ; reg_config:reg_config_inst1|on_counter[9]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.575      ;
; 0.456  ; reg_config:reg_config_inst1|on_counter[10]          ; reg_config:reg_config_inst1|on_counter[11]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.576      ;
; 0.456  ; reg_config:reg_config_inst1|on_counter[12]          ; reg_config:reg_config_inst1|on_counter[13]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.576      ;
; 0.464  ; reg_config:reg_config_inst1|on_counter[5]           ; reg_config:reg_config_inst1|on_counter[6]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.584      ;
; 0.464  ; reg_config:reg_config_inst1|on_counter[0]           ; reg_config:reg_config_inst1|on_counter[2]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.584      ;
; 0.464  ; reg_config:reg_config_inst1|on_counter[3]           ; reg_config:reg_config_inst1|on_counter[4]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.584      ;
; 0.464  ; reg_config:reg_config_inst1|on_counter[13]          ; reg_config:reg_config_inst1|on_counter[14]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.584      ;
; 0.464  ; reg_config:reg_config_inst1|on_counter[11]          ; reg_config:reg_config_inst1|on_counter[12]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.584      ;
; 0.465  ; reg_config:reg_config_inst1|on_counter[7]           ; reg_config:reg_config_inst1|on_counter[8]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.585      ;
; 0.465  ; reg_config:reg_config_inst1|on_counter[9]           ; reg_config:reg_config_inst1|on_counter[10]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.585      ;
; 0.465  ; reg_config:reg_config_inst1|reg_conf_done_reg       ; reg_config:reg_config_inst1|config_step.01          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.585      ;
; 0.467  ; reg_config:reg_config_inst1|on_counter[5]           ; reg_config:reg_config_inst1|on_counter[7]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.587      ;
; 0.467  ; reg_config:reg_config_inst1|on_counter[13]          ; reg_config:reg_config_inst1|on_counter[15]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.587      ;
; 0.467  ; reg_config:reg_config_inst1|on_counter[0]           ; reg_config:reg_config_inst1|on_counter[3]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.587      ;
; 0.467  ; reg_config:reg_config_inst1|on_counter[3]           ; reg_config:reg_config_inst1|on_counter[5]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.587      ;
; 0.467  ; reg_config:reg_config_inst1|on_counter[11]          ; reg_config:reg_config_inst1|on_counter[13]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.587      ;
; 0.468  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.588      ;
; 0.468  ; reg_config:reg_config_inst1|on_counter[7]           ; reg_config:reg_config_inst1|on_counter[9]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.588      ;
; 0.468  ; reg_config:reg_config_inst1|on_counter[9]           ; reg_config:reg_config_inst1|on_counter[11]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.588      ;
; 0.474  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.594      ;
; 0.478  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.598      ;
; 0.480  ; reg_config:reg_config_inst1|config_step.01          ; reg_config:reg_config_inst1|config_step.01          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.600      ;
; 0.481  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst1|i2c_com:u1|sclk         ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.601      ;
; 0.484  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.604      ;
; 0.487  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.607      ;
; 0.490  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.610      ;
; 0.493  ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.613      ;
; 0.501  ; reg_config:reg_config_inst1|key_on                  ; reg_config:reg_config_inst1|config_step.00          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.621      ;
; 0.512  ; reg_config:reg_config_inst1|reg_index[8]            ; reg_config:reg_config_inst1|config_step.00          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.632      ;
; 0.517  ; reg_config:reg_config_inst1|on_counter[6]           ; reg_config:reg_config_inst1|on_counter[8]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.637      ;
; 0.518  ; reg_config:reg_config_inst1|config_step.10          ; reg_config:reg_config_inst1|config_step.11          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.030      ; 0.632      ;
; 0.518  ; reg_config:reg_config_inst1|on_counter[4]           ; reg_config:reg_config_inst1|on_counter[6]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.638      ;
; 0.518  ; reg_config:reg_config_inst1|on_counter[2]           ; reg_config:reg_config_inst1|on_counter[4]           ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.638      ;
; 0.518  ; reg_config:reg_config_inst1|on_counter[8]           ; reg_config:reg_config_inst1|on_counter[10]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.638      ;
; 0.519  ; reg_config:reg_config_inst1|on_counter[12]          ; reg_config:reg_config_inst1|on_counter[14]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.639      ;
; 0.519  ; reg_config:reg_config_inst1|on_counter[10]          ; reg_config:reg_config_inst1|on_counter[12]          ; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 0.036      ; 0.639      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'reg_config:reg_config_inst2|clock_20k'                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.440 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[18]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.603      ; 1.317      ;
; -0.440 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[16]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.603      ; 1.317      ;
; -0.440 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[10]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.603      ; 1.317      ;
; -0.440 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[13]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.603      ; 1.317      ;
; -0.440 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[7]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.603      ; 1.317      ;
; -0.429 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[11]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.608      ; 1.333      ;
; -0.424 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[4]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.600      ; 1.330      ;
; -0.423 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[1]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.597      ; 1.328      ;
; -0.422 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[17]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.603      ; 1.335      ;
; -0.414 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[9]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.604      ; 1.344      ;
; -0.413 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[5]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.609      ; 1.350      ;
; -0.411 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[0]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.601      ; 1.344      ;
; -0.411 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[12]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.601      ; 1.344      ;
; -0.410 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[8]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.598      ; 1.342      ;
; -0.407 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[6]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.604      ; 1.351      ;
; -0.401 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[19]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.595      ; 1.348      ;
; -0.397 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[21]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.610      ; 1.367      ;
; -0.397 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[22]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.610      ; 1.367      ;
; -0.397 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[20]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.610      ; 1.367      ;
; -0.397 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[15]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.610      ; 1.367      ;
; -0.384 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[2]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.598      ; 1.368      ;
; -0.384 ; power_on_delay:power_on_delay_inst|camera_rstn_reg  ; reg_config:reg_config_inst2|i2c_data[3]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.598      ; 1.368      ;
; 0.188  ; reg_config:reg_config_inst2|i2c_com:u1|tr_end       ; reg_config:reg_config_inst2|i2c_com:u1|tr_end       ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; reg_config:reg_config_inst2|config_step.10          ; reg_config:reg_config_inst2|config_step.10          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; reg_config:reg_config_inst2|reg_conf_done_reg       ; reg_config:reg_config_inst2|reg_conf_done_reg       ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; reg_config:reg_config_inst2|start                   ; reg_config:reg_config_inst2|start                   ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; reg_config:reg_config_inst2|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst2|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; reg_config:reg_config_inst2|i2c_com:u1|sclk         ; reg_config:reg_config_inst2|i2c_com:u1|sclk         ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; reg_config:reg_config_inst2|on_counter[0]           ; reg_config:reg_config_inst2|on_counter[0]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; reg_config:reg_config_inst2|reg_index[1]            ; reg_config:reg_config_inst2|reg_index[1]            ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.307      ;
; 0.211  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.330      ;
; 0.300  ; reg_config:reg_config_inst2|on_counter[8]           ; reg_config:reg_config_inst2|on_counter[8]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.419      ;
; 0.300  ; reg_config:reg_config_inst2|on_counter[11]          ; reg_config:reg_config_inst2|on_counter[11]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.419      ;
; 0.301  ; reg_config:reg_config_inst2|on_counter[9]           ; reg_config:reg_config_inst2|on_counter[9]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.420      ;
; 0.306  ; reg_config:reg_config_inst2|on_counter[6]           ; reg_config:reg_config_inst2|on_counter[6]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.425      ;
; 0.306  ; reg_config:reg_config_inst2|on_counter[15]          ; reg_config:reg_config_inst2|on_counter[15]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.425      ;
; 0.307  ; reg_config:reg_config_inst2|on_counter[2]           ; reg_config:reg_config_inst2|on_counter[2]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.426      ;
; 0.307  ; reg_config:reg_config_inst2|on_counter[3]           ; reg_config:reg_config_inst2|on_counter[3]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.426      ;
; 0.307  ; reg_config:reg_config_inst2|on_counter[4]           ; reg_config:reg_config_inst2|on_counter[4]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.426      ;
; 0.307  ; reg_config:reg_config_inst2|on_counter[5]           ; reg_config:reg_config_inst2|on_counter[5]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.426      ;
; 0.307  ; reg_config:reg_config_inst2|on_counter[13]          ; reg_config:reg_config_inst2|on_counter[13]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.426      ;
; 0.307  ; reg_config:reg_config_inst2|on_counter[14]          ; reg_config:reg_config_inst2|on_counter[14]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.426      ;
; 0.308  ; reg_config:reg_config_inst2|on_counter[7]           ; reg_config:reg_config_inst2|on_counter[7]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.427      ;
; 0.308  ; reg_config:reg_config_inst2|on_counter[10]          ; reg_config:reg_config_inst2|on_counter[10]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.427      ;
; 0.308  ; reg_config:reg_config_inst2|on_counter[12]          ; reg_config:reg_config_inst2|on_counter[12]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.427      ;
; 0.311  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.430      ;
; 0.312  ; reg_config:reg_config_inst2|on_counter[1]           ; reg_config:reg_config_inst2|on_counter[1]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.431      ;
; 0.313  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.432      ;
; 0.322  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.441      ;
; 0.327  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.446      ;
; 0.329  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.448      ;
; 0.330  ; reg_config:reg_config_inst2|config_step.10          ; reg_config:reg_config_inst2|config_step.11          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.449      ;
; 0.347  ; reg_config:reg_config_inst2|config_step.10          ; reg_config:reg_config_inst2|config_step.00          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.466      ;
; 0.351  ; reg_config:reg_config_inst2|reg_index[8]            ; reg_config:reg_config_inst2|i2c_data[11]            ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.036      ; 0.471      ;
; 0.365  ; reg_config:reg_config_inst2|on_counter[0]           ; reg_config:reg_config_inst2|key_on                  ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.484      ;
; 0.377  ; reg_config:reg_config_inst2|config_step.00          ; reg_config:reg_config_inst2|config_step.01          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.496      ;
; 0.400  ; reg_config:reg_config_inst2|reg_conf_done_reg       ; reg_config:reg_config_inst2|config_step.01          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.519      ;
; 0.449  ; reg_config:reg_config_inst2|on_counter[8]           ; reg_config:reg_config_inst2|on_counter[9]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.568      ;
; 0.455  ; reg_config:reg_config_inst2|on_counter[6]           ; reg_config:reg_config_inst2|on_counter[7]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.574      ;
; 0.456  ; reg_config:reg_config_inst2|on_counter[14]          ; reg_config:reg_config_inst2|on_counter[15]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.575      ;
; 0.456  ; reg_config:reg_config_inst2|on_counter[2]           ; reg_config:reg_config_inst2|on_counter[3]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.575      ;
; 0.456  ; reg_config:reg_config_inst2|on_counter[4]           ; reg_config:reg_config_inst2|on_counter[5]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.575      ;
; 0.457  ; reg_config:reg_config_inst2|on_counter[10]          ; reg_config:reg_config_inst2|on_counter[11]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.576      ;
; 0.457  ; reg_config:reg_config_inst2|on_counter[12]          ; reg_config:reg_config_inst2|on_counter[13]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.576      ;
; 0.458  ; reg_config:reg_config_inst2|on_counter[11]          ; reg_config:reg_config_inst2|on_counter[12]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.577      ;
; 0.459  ; reg_config:reg_config_inst2|on_counter[9]           ; reg_config:reg_config_inst2|on_counter[10]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.578      ;
; 0.461  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.580      ;
; 0.461  ; reg_config:reg_config_inst2|on_counter[11]          ; reg_config:reg_config_inst2|on_counter[13]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.580      ;
; 0.462  ; reg_config:reg_config_inst2|on_counter[9]           ; reg_config:reg_config_inst2|on_counter[11]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.581      ;
; 0.465  ; reg_config:reg_config_inst2|on_counter[5]           ; reg_config:reg_config_inst2|on_counter[6]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.584      ;
; 0.465  ; reg_config:reg_config_inst2|on_counter[1]           ; reg_config:reg_config_inst2|on_counter[2]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.584      ;
; 0.465  ; reg_config:reg_config_inst2|on_counter[3]           ; reg_config:reg_config_inst2|on_counter[4]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.584      ;
; 0.465  ; reg_config:reg_config_inst2|on_counter[13]          ; reg_config:reg_config_inst2|on_counter[14]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.584      ;
; 0.466  ; reg_config:reg_config_inst2|on_counter[7]           ; reg_config:reg_config_inst2|on_counter[8]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.585      ;
; 0.466  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.585      ;
; 0.468  ; reg_config:reg_config_inst2|on_counter[5]           ; reg_config:reg_config_inst2|on_counter[7]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.587      ;
; 0.468  ; reg_config:reg_config_inst2|on_counter[13]          ; reg_config:reg_config_inst2|on_counter[15]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.587      ;
; 0.468  ; reg_config:reg_config_inst2|on_counter[1]           ; reg_config:reg_config_inst2|on_counter[3]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.587      ;
; 0.468  ; reg_config:reg_config_inst2|on_counter[3]           ; reg_config:reg_config_inst2|on_counter[5]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.587      ;
; 0.469  ; reg_config:reg_config_inst2|on_counter[7]           ; reg_config:reg_config_inst2|on_counter[9]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.588      ;
; 0.470  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.589      ;
; 0.471  ; reg_config:reg_config_inst2|reg_index[6]            ; reg_config:reg_config_inst2|reg_index[6]            ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.590      ;
; 0.471  ; reg_config:reg_config_inst2|reg_index[7]            ; reg_config:reg_config_inst2|reg_index[7]            ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.590      ;
; 0.473  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.592      ;
; 0.475  ; reg_config:reg_config_inst2|reg_conf_done_reg       ; reg_config:reg_config_inst2|config_step.00          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.594      ;
; 0.475  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.594      ;
; 0.481  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.600      ;
; 0.484  ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.603      ;
; 0.486  ; reg_config:reg_config_inst2|config_step.11          ; reg_config:reg_config_inst2|config_step.00          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.605      ;
; 0.491  ; reg_config:reg_config_inst2|reg_index[0]            ; reg_config:reg_config_inst2|reg_index[0]            ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.610      ;
; 0.496  ; reg_config:reg_config_inst2|config_step.01          ; reg_config:reg_config_inst2|start                   ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.615      ;
; 0.512  ; reg_config:reg_config_inst2|on_counter[8]           ; reg_config:reg_config_inst2|on_counter[10]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.631      ;
; 0.514  ; reg_config:reg_config_inst2|on_counter[0]           ; reg_config:reg_config_inst2|on_counter[1]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.040      ; 0.638      ;
; 0.515  ; reg_config:reg_config_inst2|on_counter[8]           ; reg_config:reg_config_inst2|on_counter[11]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.634      ;
; 0.518  ; reg_config:reg_config_inst2|on_counter[6]           ; reg_config:reg_config_inst2|on_counter[8]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.637      ;
; 0.519  ; reg_config:reg_config_inst2|config_step.00          ; reg_config:reg_config_inst2|start                   ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.638      ;
; 0.519  ; reg_config:reg_config_inst2|on_counter[4]           ; reg_config:reg_config_inst2|on_counter[6]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.638      ;
; 0.519  ; reg_config:reg_config_inst2|on_counter[2]           ; reg_config:reg_config_inst2|on_counter[4]           ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.638      ;
; 0.520  ; reg_config:reg_config_inst2|on_counter[10]          ; reg_config:reg_config_inst2|on_counter[12]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.639      ;
; 0.520  ; reg_config:reg_config_inst2|on_counter[12]          ; reg_config:reg_config_inst2|on_counter[14]          ; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 0.035      ; 0.639      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.397 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.804      ; 0.559      ;
; -0.176 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.804      ; 0.780      ;
; -0.173 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.804      ; 0.783      ;
; -0.141 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.804      ; 0.815      ;
; -0.139 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.804      ; 0.817      ;
; -0.107 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.804      ; 0.849      ;
; -0.093 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.804      ; 0.863      ;
; -0.091 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.804      ; 0.865      ;
; -0.088 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.804      ; 0.868      ;
; -0.077 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.804      ; 0.879      ;
; -0.076 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.804      ; 0.880      ;
; -0.049 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.804      ; 0.907      ;
; -0.029 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.804      ; 0.927      ;
; -0.015 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.804      ; 0.941      ;
; -0.014 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.804      ; 0.942      ;
; -0.005 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.804      ; 0.951      ;
; 0.011  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.804      ; 0.967      ;
; 0.021  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.804      ; 0.977      ;
; 0.023  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.804      ; 0.979      ;
; 0.061  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.804      ; 1.017      ;
; 0.170  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.496      ;
; 0.171  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[8]                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.213      ; 0.488      ;
; 0.178  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[11]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.213      ; 0.495      ;
; 0.180  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[12]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.213      ; 0.497      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[13]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.213      ; 0.503      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.215      ; 0.513      ;
; 0.196  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.315      ;
; 0.197  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.316      ;
; 0.205  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.324      ;
; 0.205  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 0.486      ;
; 0.205  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 0.486      ;
; 0.205  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.324      ;
; 0.205  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.324      ;
; 0.208  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.327      ;
; 0.209  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.329      ;
; 0.209  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.328      ;
; 0.210  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.329      ;
; 0.214  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.333      ;
; 0.214  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 0.495      ;
; 0.214  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 0.495      ;
; 0.215  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.335      ;
; 0.215  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 0.496      ;
; 0.216  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 0.497      ;
; 0.219  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.338      ;
; 0.220  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.339      ;
; 0.220  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.339      ;
; 0.221  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.340      ;
; 0.228  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 0.509      ;
; 0.231  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.350      ;
; 0.231  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.350      ;
; 0.252  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.372      ;
; 0.254  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.373      ;
; 0.254  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.373      ;
; 0.261  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.380      ;
; 0.261  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.381      ;
; 0.262  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.381      ;
; 0.262  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.381      ;
; 0.262  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.381      ;
; 0.264  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.383      ;
; 0.264  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.383      ;
; 0.266  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.386      ;
; 0.267  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.386      ;
; 0.268  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.388      ;
; 0.270  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.389      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                       ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.015 ; reg_config:reg_config_inst1|clock_20k              ; reg_config:reg_config_inst1|clock_20k         ; reg_config:reg_config_inst1|clock_20k                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 0.314      ;
; 0.021 ; reg_config:reg_config_inst2|clock_20k              ; reg_config:reg_config_inst2|clock_20k         ; reg_config:reg_config_inst2|clock_20k                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.004      ; 0.314      ;
; 0.024 ; reg_config:reg_config_inst1|clock_20k              ; reg_config:reg_config_inst1|clock_20k         ; reg_config:reg_config_inst1|clock_20k                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 0.323      ;
; 0.030 ; reg_config:reg_config_inst2|clock_20k              ; reg_config:reg_config_inst2|clock_20k         ; reg_config:reg_config_inst2|clock_20k                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.004      ; 0.323      ;
; 0.304 ; cmos_select:cmos_select_inst|key_counter[15]       ; cmos_select:cmos_select_inst|key_counter[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; reg_config:reg_config_inst1|clock_20k_cnt[15]      ; reg_config:reg_config_inst1|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; cmos_select:cmos_select_inst|key_counter[1]        ; cmos_select:cmos_select_inst|key_counter[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cmos_select:cmos_select_inst|key_counter[3]        ; cmos_select:cmos_select_inst|key_counter[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cmos_select:cmos_select_inst|key_counter[5]        ; cmos_select:cmos_select_inst|key_counter[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cmos_select:cmos_select_inst|key_counter[11]       ; cmos_select:cmos_select_inst|key_counter[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cmos_select:cmos_select_inst|key_counter[13]       ; cmos_select:cmos_select_inst|key_counter[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; power_on_delay:power_on_delay_inst|cnt2[15]        ; power_on_delay:power_on_delay_inst|cnt2[15]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; reg_config:reg_config_inst1|clock_20k_cnt[1]       ; reg_config:reg_config_inst1|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; reg_config:reg_config_inst1|clock_20k_cnt[5]       ; reg_config:reg_config_inst1|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; reg_config:reg_config_inst1|clock_20k_cnt[11]      ; reg_config:reg_config_inst1|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; reg_config:reg_config_inst1|clock_20k_cnt[13]      ; reg_config:reg_config_inst1|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; cmos_select:cmos_select_inst|key_counter[6]        ; cmos_select:cmos_select_inst|key_counter[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; cmos_select:cmos_select_inst|key_counter[7]        ; cmos_select:cmos_select_inst|key_counter[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; cmos_select:cmos_select_inst|key_counter[9]        ; cmos_select:cmos_select_inst|key_counter[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|cnt2[1]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[3]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|cnt2[5]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|cnt2[11]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|cnt2[13]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; reg_config:reg_config_inst1|clock_20k_cnt[6]       ; reg_config:reg_config_inst1|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; reg_config:reg_config_inst1|clock_20k_cnt[7]       ; reg_config:reg_config_inst1|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; reg_config:reg_config_inst1|clock_20k_cnt[9]       ; reg_config:reg_config_inst1|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; cmos_select:cmos_select_inst|key_counter[2]        ; cmos_select:cmos_select_inst|key_counter[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; cmos_select:cmos_select_inst|key_counter[4]        ; cmos_select:cmos_select_inst|key_counter[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; cmos_select:cmos_select_inst|key_counter[8]        ; cmos_select:cmos_select_inst|key_counter[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; cmos_select:cmos_select_inst|key_counter[14]       ; cmos_select:cmos_select_inst|key_counter[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|cnt2[6]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; power_on_delay:power_on_delay_inst|cnt2[7]         ; power_on_delay:power_on_delay_inst|cnt2[7]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; power_on_delay:power_on_delay_inst|cnt2[9]         ; power_on_delay:power_on_delay_inst|cnt2[9]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; reg_config:reg_config_inst1|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; reg_config:reg_config_inst1|clock_20k_cnt[4]       ; reg_config:reg_config_inst1|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; reg_config:reg_config_inst1|clock_20k_cnt[8]       ; reg_config:reg_config_inst1|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; reg_config:reg_config_inst1|clock_20k_cnt[14]      ; reg_config:reg_config_inst1|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; cmos_select:cmos_select_inst|key_counter[10]       ; cmos_select:cmos_select_inst|key_counter[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; cmos_select:cmos_select_inst|key_counter[12]       ; cmos_select:cmos_select_inst|key_counter[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|cnt2[2]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|cnt2[4]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|cnt2[8]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; power_on_delay:power_on_delay_inst|cnt2[14]        ; power_on_delay:power_on_delay_inst|cnt2[14]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; reg_config:reg_config_inst1|clock_20k_cnt[10]      ; reg_config:reg_config_inst1|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; reg_config:reg_config_inst1|clock_20k_cnt[12]      ; reg_config:reg_config_inst1|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|cnt2[10]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|cnt2[12]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
; 0.317 ; cmos_select:cmos_select_inst|key_counter[0]        ; cmos_select:cmos_select_inst|key_counter[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|cnt2[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.437      ;
; 0.434 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.553      ;
; 0.434 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[1]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.553      ;
; 0.434 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[2]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.553      ;
; 0.434 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[3]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.553      ;
; 0.434 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[4]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.553      ;
; 0.434 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[5]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.553      ;
; 0.434 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[6]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.553      ;
; 0.434 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[7]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.553      ;
; 0.434 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[8]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.553      ;
; 0.434 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[9]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.553      ;
; 0.434 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[10]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.553      ;
; 0.434 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[11]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.553      ;
; 0.434 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[12]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.553      ;
; 0.434 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[13]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.553      ;
; 0.434 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[14]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.553      ;
; 0.434 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[15]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.553      ;
; 0.454 ; cmos_select:cmos_select_inst|key_counter[5]        ; cmos_select:cmos_select_inst|key_counter[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; cmos_select:cmos_select_inst|key_counter[1]        ; cmos_select:cmos_select_inst|key_counter[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; cmos_select:cmos_select_inst|key_counter[3]        ; cmos_select:cmos_select_inst|key_counter[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; cmos_select:cmos_select_inst|key_counter[13]       ; cmos_select:cmos_select_inst|key_counter[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; cmos_select:cmos_select_inst|key_counter[11]       ; cmos_select:cmos_select_inst|key_counter[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; reg_config:reg_config_inst1|clock_20k_cnt[5]       ; reg_config:reg_config_inst1|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; reg_config:reg_config_inst1|clock_20k_cnt[1]       ; reg_config:reg_config_inst1|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ; reg_config:reg_config_inst1|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; reg_config:reg_config_inst1|clock_20k_cnt[13]      ; reg_config:reg_config_inst1|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; reg_config:reg_config_inst1|clock_20k_cnt[11]      ; reg_config:reg_config_inst1|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; cmos_select:cmos_select_inst|key_counter[7]        ; cmos_select:cmos_select_inst|key_counter[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; cmos_select:cmos_select_inst|key_counter[9]        ; cmos_select:cmos_select_inst|key_counter[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|cnt2[6]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; reg_config:reg_config_inst1|clock_20k_cnt[7]       ; reg_config:reg_config_inst1|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|cnt2[2]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[4]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|cnt2[14]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; reg_config:reg_config_inst1|clock_20k_cnt[9]       ; reg_config:reg_config_inst1|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|cnt2[12]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; power_on_delay:power_on_delay_inst|cnt2[7]         ; power_on_delay:power_on_delay_inst|cnt2[8]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; power_on_delay:power_on_delay_inst|cnt2[9]         ; power_on_delay:power_on_delay_inst|cnt2[10]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.464 ; cmos_select:cmos_select_inst|key_counter[0]        ; cmos_select:cmos_select_inst|key_counter[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; cmos_select:cmos_select_inst|key_counter[6]        ; cmos_select:cmos_select_inst|key_counter[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ; reg_config:reg_config_inst1|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; reg_config:reg_config_inst1|clock_20k_cnt[6]       ; reg_config:reg_config_inst1|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; cmos_select:cmos_select_inst|key_counter[14]       ; cmos_select:cmos_select_inst|key_counter[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; cmos_select:cmos_select_inst|key_counter[2]        ; cmos_select:cmos_select_inst|key_counter[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; cmos_select:cmos_select_inst|key_counter[4]        ; cmos_select:cmos_select_inst|key_counter[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; cmos_select:cmos_select_inst|key_counter[8]        ; cmos_select:cmos_select_inst|key_counter[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; reg_config:reg_config_inst1|clock_20k_cnt[14]      ; reg_config:reg_config_inst1|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ; reg_config:reg_config_inst1|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; reg_config:reg_config_inst1|clock_20k_cnt[4]       ; reg_config:reg_config_inst1|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
+-------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.179 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.206 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.211 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.496      ;
; 0.220 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.501      ;
; 0.231 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.516      ;
; 0.265 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.582      ;
; 0.268 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.272 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.391      ;
; 0.274 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.300 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.302 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.421      ;
; 0.305 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.309 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
; 0.313 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.432      ;
; 0.315 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.316 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.360 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.677      ;
; 0.361 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.661      ;
; 0.361 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.661      ;
; 0.370 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.490      ;
; 0.372 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.492      ;
; 0.374 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.494      ;
; 0.376 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.496      ;
; 0.377 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.497      ;
; 0.379 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.499      ;
; 0.380 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.500      ;
; 0.383 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.503      ;
; 0.383 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.511      ;
; 0.384 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.503      ;
; 0.388 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.508      ;
; 0.395 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.012     ; 0.487      ;
; 0.399 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.716      ;
; 0.417 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.012     ; 0.509      ;
; 0.419 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.012     ; 0.511      ;
; 0.419 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.739      ;
; 0.423 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.546      ;
; 0.423 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.551      ;
; 0.426 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.547      ;
; 0.429 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.546      ;
; 0.449 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.568      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.769      ;
; 0.454 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.458 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
; 0.460 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.579      ;
; 0.461 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.580      ;
; 0.463 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.582      ;
; 0.464 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.467 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.470 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.589      ;
; 0.470 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.589      ;
; 0.474 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.593      ;
; 0.477 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.596      ;
; 0.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.615      ;
; 0.497 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.428      ;
; 0.498 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.615      ;
; 0.503 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.819      ;
; 0.504 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.821      ;
; 0.506 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.787      ;
; 0.507 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.438      ;
; 0.512 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.631      ;
; 0.515 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.634      ;
; 0.515 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.835      ;
; 0.517 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.637      ;
; 0.519 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.638      ;
; 0.520 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.640      ;
; 0.521 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.641      ;
; 0.523 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.840      ;
; 0.523 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.643      ;
; 0.526 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.526 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.645      ;
; 0.527 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.646      ;
; 0.528 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.528 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.647      ;
; 0.529 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.649      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK'                                                                                                                                                                          ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.307      ;
; 0.206 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.325      ;
; 0.298 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.417      ;
; 0.299 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.418      ;
; 0.300 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.419      ;
; 0.301 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.420      ;
; 0.304 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.423      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.426      ;
; 0.309 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.428      ;
; 0.310 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.429      ;
; 0.311 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.430      ;
; 0.377 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.496      ;
; 0.447 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.566      ;
; 0.448 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.567      ;
; 0.448 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.567      ;
; 0.448 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.567      ;
; 0.449 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.568      ;
; 0.453 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.572      ;
; 0.455 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.575      ;
; 0.458 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.577      ;
; 0.459 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.578      ;
; 0.459 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.578      ;
; 0.459 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.578      ;
; 0.459 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.578      ;
; 0.459 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.578      ;
; 0.460 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.579      ;
; 0.461 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.580      ;
; 0.462 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.581      ;
; 0.462 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.581      ;
; 0.462 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.581      ;
; 0.462 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.581      ;
; 0.463 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.582      ;
; 0.465 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.584      ;
; 0.466 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.586      ;
; 0.468 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.587      ;
; 0.471 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.590      ;
; 0.510 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.629      ;
; 0.511 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.630      ;
; 0.511 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.630      ;
; 0.511 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.630      ;
; 0.512 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.631      ;
; 0.513 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.632      ;
; 0.514 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.633      ;
; 0.514 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.633      ;
; 0.514 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.633      ;
; 0.515 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.634      ;
; 0.516 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.635      ;
; 0.518 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.637      ;
; 0.519 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.638      ;
; 0.519 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.638      ;
; 0.519 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.638      ;
; 0.521 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.640      ;
; 0.522 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.641      ;
; 0.523 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.642      ;
; 0.524 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.643      ;
; 0.525 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.644      ;
; 0.525 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.644      ;
; 0.525 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.644      ;
; 0.525 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.644      ;
; 0.525 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.644      ;
; 0.526 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.645      ;
; 0.527 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.646      ;
; 0.528 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.647      ;
; 0.528 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.647      ;
; 0.528 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.647      ;
; 0.529 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.648      ;
; 0.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.649      ;
; 0.531 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.650      ;
; 0.531 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.650      ;
; 0.532 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.651      ;
; 0.533 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.652      ;
; 0.534 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.653      ;
; 0.534 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.653      ;
; 0.534 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.653      ;
; 0.537 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.656      ;
; 0.576 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.695      ;
; 0.577 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.696      ;
; 0.577 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.696      ;
; 0.577 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.696      ;
; 0.578 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.697      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                           ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.269 ; system_ctrl:u_system_ctrl|sysrst_nr1 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.388      ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -1.421 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.446      ;
; -1.421 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.446      ;
; -1.421 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.446      ;
; -1.421 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.446      ;
; -1.421 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.446      ;
; -1.421 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.446      ;
; -1.421 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.446      ;
; -1.421 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.446      ;
; -1.421 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.446      ;
; -1.421 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.446      ;
; -1.421 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.446      ;
; -1.421 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.446      ;
; -1.421 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.446      ;
; -1.421 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.446      ;
; -1.421 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.446      ;
; -1.421 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.446      ;
; -1.405 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.801     ; 1.319      ;
; -1.405 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.801     ; 1.319      ;
; -1.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.806     ; 1.310      ;
; -1.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.806     ; 1.310      ;
; -1.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.806     ; 1.310      ;
; -1.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.806     ; 1.310      ;
; -1.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.806     ; 1.310      ;
; -1.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.807     ; 1.286      ;
; -1.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.807     ; 1.286      ;
; -1.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.807     ; 1.286      ;
; -1.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.807     ; 1.286      ;
; -1.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.807     ; 1.286      ;
; -1.358 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.437      ;
; -1.296 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.321      ;
; -1.296 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.321      ;
; -1.296 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.321      ;
; -1.296 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.321      ;
; -1.296 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.321      ;
; -1.296 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.321      ;
; -1.296 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.321      ;
; -1.296 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.321      ;
; -1.296 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.321      ;
; -1.296 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.321      ;
; -1.296 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.321      ;
; -1.296 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.321      ;
; -1.296 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.321      ;
; -1.296 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.321      ;
; -1.296 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.321      ;
; -1.296 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.321      ;
; -1.280 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.801     ; 1.194      ;
; -1.280 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.801     ; 1.194      ;
; -1.276 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.806     ; 1.185      ;
; -1.276 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.806     ; 1.185      ;
; -1.276 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.806     ; 1.185      ;
; -1.276 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.806     ; 1.185      ;
; -1.276 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.806     ; 1.185      ;
; -1.257 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.336      ;
; -1.253 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.807     ; 1.161      ;
; -1.253 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.807     ; 1.161      ;
; -1.253 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.807     ; 1.161      ;
; -1.253 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.807     ; 1.161      ;
; -1.253 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.807     ; 1.161      ;
; -1.245 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.632     ; 1.328      ;
; -1.245 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.632     ; 1.328      ;
; -1.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.263      ;
; -1.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.263      ;
; -1.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.263      ;
; -1.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.263      ;
; -1.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.263      ;
; -1.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.263      ;
; -1.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.263      ;
; -1.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.263      ;
; -1.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.263      ;
; -1.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.263      ;
; -1.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.263      ;
; -1.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.263      ;
; -1.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.263      ;
; -1.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.263      ;
; -1.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.263      ;
; -1.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.263      ;
; -1.235 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.617     ; 1.333      ;
; -1.235 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.617     ; 1.333      ;
; -1.232 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.804     ; 1.143      ;
; -1.232 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.804     ; 1.143      ;
; -1.232 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.804     ; 1.143      ;
; -1.219 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.801     ; 1.133      ;
; -1.219 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.801     ; 1.133      ;
; -1.216 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.612     ; 1.319      ;
; -1.216 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.612     ; 1.319      ;
; -1.216 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.612     ; 1.319      ;
; -1.215 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.806     ; 1.124      ;
; -1.215 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.806     ; 1.124      ;
; -1.215 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.806     ; 1.124      ;
; -1.215 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.806     ; 1.124      ;
; -1.215 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.806     ; 1.124      ;
; -1.204 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.805     ; 1.114      ;
; -1.204 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.805     ; 1.114      ;
; -1.201 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.658     ; 1.280      ;
; -1.192 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.807     ; 1.100      ;
; -1.192 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.807     ; 1.100      ;
; -1.192 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.807     ; 1.100      ;
; -1.192 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.807     ; 1.100      ;
; -1.192 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.807     ; 1.100      ;
; -1.120 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.632     ; 1.203      ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'reg_config:reg_config_inst1|clock_20k'                                                                                                                                                                                                     ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                             ; Launch Clock                                                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.085 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.169      ; 1.163      ;
; -0.085 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.169      ; 1.163      ;
; -0.085 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.169      ; 1.163      ;
; -0.085 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.169      ; 1.163      ;
; -0.085 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.169      ; 1.163      ;
; -0.085 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.169      ; 1.163      ;
; -0.085 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|sclk         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.169      ; 1.163      ;
; -0.004 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|config_step.11          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.161      ; 1.074      ;
; 0.020  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.162      ; 1.051      ;
; 0.020  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.162      ; 1.051      ;
; 0.020  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.162      ; 1.051      ;
; 0.020  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.162      ; 1.051      ;
; 0.020  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[4]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.162      ; 1.051      ;
; 0.020  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[5]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.162      ; 1.051      ;
; 0.020  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[6]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.162      ; 1.051      ;
; 0.020  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[7]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.162      ; 1.051      ;
; 0.020  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[8]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.162      ; 1.051      ;
; 0.020  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[9]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.162      ; 1.051      ;
; 0.020  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[10]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.162      ; 1.051      ;
; 0.020  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[11]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.162      ; 1.051      ;
; 0.020  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[12]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.162      ; 1.051      ;
; 0.020  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[13]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.162      ; 1.051      ;
; 0.020  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[14]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.162      ; 1.051      ;
; 0.020  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[15]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.162      ; 1.051      ;
; 0.062  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[4]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.162      ; 1.009      ;
; 0.070  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|key_on                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.163      ; 1.002      ;
; 0.070  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|config_step.00          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.163      ; 1.002      ;
; 0.070  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|config_step.01          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.163      ; 1.002      ;
; 0.070  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.163      ; 1.002      ;
; 0.070  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[8]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.163      ; 1.002      ;
; 0.070  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.163      ; 1.002      ;
; 0.070  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_conf_done_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.163      ; 1.002      ;
; 0.076  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.168      ; 1.001      ;
; 0.090  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|config_step.10          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.166      ; 0.985      ;
; 0.090  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|start                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.166      ; 0.985      ;
; 0.099  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.161      ; 0.971      ;
; 0.099  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.161      ; 0.971      ;
; 0.099  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.161      ; 0.971      ;
; 0.099  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.161      ; 0.971      ;
; 0.107  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|tr_end       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.161      ; 0.963      ;
; 0.107  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|reg_sdat     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.002        ; 1.161      ; 0.963      ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'reg_config:reg_config_inst2|clock_20k'                                                                                                                                                                                                     ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                             ; Launch Clock                                                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.078 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|config_step.10          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.301      ; 1.288      ;
; -0.078 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|config_step.11          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.301      ; 1.288      ;
; -0.078 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|config_step.00          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.301      ; 1.288      ;
; -0.078 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|config_step.01          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.301      ; 1.288      ;
; -0.078 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_conf_done_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.301      ; 1.288      ;
; -0.078 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|start                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.301      ; 1.288      ;
; 0.058  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.304      ; 1.155      ;
; 0.080  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[8]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.304      ; 1.133      ;
; 0.082  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|tr_end       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.299      ; 1.126      ;
; 0.082  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|reg_sdat     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.299      ; 1.126      ;
; 0.082  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|sclk         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.299      ; 1.126      ;
; 0.087  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.304      ; 1.126      ;
; 0.087  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[4]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.304      ; 1.126      ;
; 0.087  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.304      ; 1.126      ;
; 0.087  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.304      ; 1.126      ;
; 0.089  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.299      ; 1.119      ;
; 0.089  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.299      ; 1.119      ;
; 0.089  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[4]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.299      ; 1.119      ;
; 0.089  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[5]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.299      ; 1.119      ;
; 0.089  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[6]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.299      ; 1.119      ;
; 0.089  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[7]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.299      ; 1.119      ;
; 0.089  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[8]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.299      ; 1.119      ;
; 0.089  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[9]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.299      ; 1.119      ;
; 0.089  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[10]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.299      ; 1.119      ;
; 0.089  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[11]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.299      ; 1.119      ;
; 0.089  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[12]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.299      ; 1.119      ;
; 0.089  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[13]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.299      ; 1.119      ;
; 0.089  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[14]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.299      ; 1.119      ;
; 0.089  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[15]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.299      ; 1.119      ;
; 0.089  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.299      ; 1.119      ;
; 0.091  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.304      ; 1.122      ;
; 0.091  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|key_on                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.304      ; 1.122      ;
; 0.091  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.304      ; 1.122      ;
; 0.091  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.304      ; 1.122      ;
; 0.091  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.304      ; 1.122      ;
; 0.094  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.297      ; 1.112      ;
; 0.094  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.297      ; 1.112      ;
; 0.094  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.297      ; 1.112      ;
; 0.094  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.297      ; 1.112      ;
; 0.094  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.297      ; 1.112      ;
; 0.094  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.002        ; 1.297      ; 1.112      ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cmos1_pclk'                                                                                                                                                                                 ;
+-------+--------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                       ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.512 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 2.085      ; 2.470      ;
; 0.512 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 2.085      ; 2.470      ;
; 0.512 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 2.085      ; 2.470      ;
; 0.512 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 2.085      ; 2.470      ;
; 0.512 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 2.085      ; 2.470      ;
; 0.512 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 2.085      ; 2.470      ;
; 0.512 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 2.085      ; 2.470      ;
; 0.512 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 2.085      ; 2.470      ;
; 0.512 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 2.085      ; 2.470      ;
; 0.512 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 2.085      ; 2.470      ;
; 0.512 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 2.085      ; 2.470      ;
; 0.512 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 2.085      ; 2.470      ;
; 0.512 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 2.085      ; 2.470      ;
; 0.512 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 2.085      ; 2.470      ;
; 0.513 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 2.086      ; 2.470      ;
; 0.513 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 2.086      ; 2.470      ;
; 0.513 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 2.086      ; 2.470      ;
; 0.513 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 2.086      ; 2.470      ;
; 0.513 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 2.086      ; 2.470      ;
; 0.513 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 2.086      ; 2.470      ;
; 0.513 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 2.086      ; 2.470      ;
; 0.513 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 2.086      ; 2.470      ;
; 0.513 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 2.086      ; 2.470      ;
; 0.513 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 2.086      ; 2.470      ;
; 0.513 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 1.000        ; 2.086      ; 2.470      ;
+-------+--------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+--------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                       ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 5.755  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_sig          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.092     ; 2.470      ;
; 5.760  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.084     ; 2.473      ;
; 5.760  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.084     ; 2.473      ;
; 5.760  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.084     ; 2.473      ;
; 5.760  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.084     ; 2.473      ;
; 5.760  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.084     ; 2.473      ;
; 5.760  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.084     ; 2.473      ;
; 5.760  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.084     ; 2.473      ;
; 5.760  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.084     ; 2.473      ;
; 5.760  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.084     ; 2.473      ;
; 5.760  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.084     ; 2.473      ;
; 5.760  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.084     ; 2.473      ;
; 5.760  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.084     ; 2.473      ;
; 5.760  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.084     ; 2.473      ;
; 5.760  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.084     ; 2.473      ;
; 5.760  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.084     ; 2.473      ;
; 5.760  ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.330        ; -0.084     ; 2.473      ;
; 39.908 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.022     ; 1.723      ;
; 40.036 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|clock_20k         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.580      ;
; 40.285 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.026     ; 1.342      ;
; 40.285 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.026     ; 1.342      ;
; 40.285 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.026     ; 1.342      ;
; 40.285 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.026     ; 1.342      ;
; 40.285 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.026     ; 1.342      ;
; 40.285 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.026     ; 1.342      ;
; 40.285 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.026     ; 1.342      ;
; 40.285 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.026     ; 1.342      ;
; 40.285 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.026     ; 1.342      ;
; 40.285 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.026     ; 1.342      ;
; 40.285 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.026     ; 1.342      ;
; 40.285 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.026     ; 1.342      ;
; 40.285 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.026     ; 1.342      ;
; 40.285 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.026     ; 1.342      ;
; 40.285 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.026     ; 1.342      ;
; 40.285 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.026     ; 1.342      ;
+--------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 7.349 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 2.547      ;
; 7.349 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 2.547      ;
; 7.349 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 2.547      ;
; 7.349 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 2.547      ;
; 7.349 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 2.547      ;
; 7.349 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 2.547      ;
; 7.349 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 2.547      ;
; 7.349 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 2.547      ;
; 7.349 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 2.547      ;
; 7.349 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 2.547      ;
; 7.349 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 2.547      ;
; 7.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.052      ; 2.657      ;
; 7.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.052      ; 2.657      ;
; 7.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.052      ; 2.657      ;
; 7.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.052      ; 2.657      ;
; 7.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.052      ; 2.657      ;
; 7.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.052      ; 2.657      ;
; 7.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.052      ; 2.657      ;
; 7.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.052      ; 2.657      ;
; 7.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.052      ; 2.657      ;
; 7.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.052      ; 2.657      ;
; 7.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.052      ; 2.657      ;
; 7.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.052      ; 2.657      ;
; 7.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.052      ; 2.657      ;
; 7.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.052      ; 2.657      ;
; 7.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.052      ; 2.657      ;
; 7.350 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.052      ; 2.657      ;
; 7.352 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 2.535      ;
; 7.352 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 2.535      ;
; 7.352 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 2.535      ;
; 7.352 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 2.535      ;
; 7.352 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 2.535      ;
; 7.352 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 2.535      ;
; 7.352 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 2.535      ;
; 7.352 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 2.535      ;
; 7.352 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 2.535      ;
; 7.352 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 2.535      ;
; 7.356 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.089     ; 2.542      ;
; 7.386 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.052      ; 2.675      ;
; 7.425 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.096     ; 2.466      ;
; 7.425 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.096     ; 2.466      ;
; 7.425 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.096     ; 2.466      ;
; 7.425 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 2.467      ;
; 7.425 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 2.467      ;
; 7.425 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 2.467      ;
; 7.425 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 2.467      ;
; 7.425 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 2.467      ;
; 7.425 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 2.467      ;
; 7.425 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 2.467      ;
; 7.425 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 2.467      ;
; 7.425 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 2.467      ;
; 7.425 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 2.467      ;
; 7.425 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 2.467      ;
; 7.425 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 2.467      ;
; 7.425 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 2.467      ;
; 7.425 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr2                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 2.467      ;
; 7.425 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 2.467      ;
; 7.426 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.094     ; 2.467      ;
; 7.426 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 2.466      ;
; 7.426 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[14]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 2.466      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 2.464      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 2.464      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 2.464      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 2.464      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 2.464      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 2.464      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 2.464      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 2.464      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[1]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 2.471      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 2.471      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 2.471      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 2.471      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[5]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 2.471      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[6]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 2.471      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 2.471      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 2.471      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[9]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 2.471      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[10]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 2.471      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[11]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 2.471      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 2.471      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[13]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 2.471      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 2.471      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 2.471      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.467      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0001                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.467      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.467      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.467      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.467      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.467      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.467      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.467      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.467      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.467      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 2.470      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 2.464      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 2.464      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 2.470      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 2.470      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 2.464      ;
; 7.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 2.464      ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+--------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                              ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 16.440 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 2.087      ;
; 16.440 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 2.087      ;
; 16.460 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 2.067      ;
; 16.460 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 2.067      ;
; 16.531 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.996      ;
; 16.531 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.996      ;
; 16.534 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.993      ;
; 16.534 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.993      ;
; 16.564 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.963      ;
; 16.564 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.963      ;
; 16.570 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.957      ;
; 16.570 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.957      ;
; 16.597 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.930      ;
; 16.597 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.930      ;
; 16.669 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.858      ;
; 16.669 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.858      ;
; 16.726 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.801      ;
; 16.726 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.801      ;
; 16.742 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.785      ;
; 16.742 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.785      ;
; 16.751 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.776      ;
; 16.751 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.776      ;
; 16.795 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.732      ;
; 16.795 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.732      ;
; 16.845 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.682      ;
; 16.845 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.682      ;
; 16.867 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.411     ; 1.659      ;
; 16.867 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.411     ; 1.659      ;
; 16.874 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.653      ;
; 16.874 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.653      ;
; 16.927 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.600      ;
; 16.927 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.600      ;
; 16.929 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.598      ;
; 16.929 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.598      ;
; 16.946 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.581      ;
; 16.946 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.581      ;
; 16.949 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.578      ;
; 16.949 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.578      ;
; 17.030 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.497      ;
; 17.030 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.497      ;
; 17.102 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.425      ;
; 17.102 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.425      ;
; 17.181 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.346      ;
; 17.181 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.346      ;
; 17.230 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.297      ;
; 17.230 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.410     ; 1.297      ;
+--------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'reg_config:reg_config_inst2|clock_20k'                                                                                                                                                                                                      ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                             ; Launch Clock                                                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.797 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.607      ; 0.964      ;
; -0.797 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|key_on                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.607      ; 0.964      ;
; -0.797 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.607      ; 0.964      ;
; -0.797 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.607      ; 0.964      ;
; -0.797 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.607      ; 0.964      ;
; -0.796 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|tr_end       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.602      ; 0.960      ;
; -0.796 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|reg_sdat     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.602      ; 0.960      ;
; -0.796 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|sclk         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.602      ; 0.960      ;
; -0.795 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.602      ; 0.961      ;
; -0.795 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.602      ; 0.961      ;
; -0.795 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[4]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.602      ; 0.961      ;
; -0.795 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[5]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.602      ; 0.961      ;
; -0.795 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[6]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.602      ; 0.961      ;
; -0.795 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[7]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.602      ; 0.961      ;
; -0.795 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[8]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.602      ; 0.961      ;
; -0.795 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[9]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.602      ; 0.961      ;
; -0.795 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[10]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.602      ; 0.961      ;
; -0.795 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[11]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.602      ; 0.961      ;
; -0.795 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[12]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.602      ; 0.961      ;
; -0.795 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[13]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.602      ; 0.961      ;
; -0.795 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[14]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.602      ; 0.961      ;
; -0.795 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[15]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.602      ; 0.961      ;
; -0.795 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|on_counter[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.602      ; 0.961      ;
; -0.794 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.600      ; 0.960      ;
; -0.794 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.600      ; 0.960      ;
; -0.794 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.600      ; 0.960      ;
; -0.794 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.600      ; 0.960      ;
; -0.794 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.600      ; 0.960      ;
; -0.794 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.600      ; 0.960      ;
; -0.791 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.607      ; 0.970      ;
; -0.791 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[4]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.607      ; 0.970      ;
; -0.791 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.607      ; 0.970      ;
; -0.791 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.607      ; 0.970      ;
; -0.789 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[8]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.608      ; 0.973      ;
; -0.775 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_index[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.607      ; 0.986      ;
; -0.659 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|config_step.10          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.604      ; 1.099      ;
; -0.659 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|config_step.11          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.604      ; 1.099      ;
; -0.659 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|config_step.00          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.604      ; 1.099      ;
; -0.659 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|config_step.01          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.604      ; 1.099      ;
; -0.659 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|reg_conf_done_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.604      ; 1.099      ;
; -0.659 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|start                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k ; 0.000        ; 1.604      ; 1.099      ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'reg_config:reg_config_inst1|clock_20k'                                                                                                                                                                                                      ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                             ; Launch Clock                                                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.788 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|tr_end       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.458      ; 0.824      ;
; -0.788 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|reg_sdat     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.458      ; 0.824      ;
; -0.782 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.457      ; 0.829      ;
; -0.782 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.457      ; 0.829      ;
; -0.782 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.457      ; 0.829      ;
; -0.782 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.457      ; 0.829      ;
; -0.774 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|config_step.10          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.462      ; 0.842      ;
; -0.774 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|start                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.462      ; 0.842      ;
; -0.765 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.465      ; 0.854      ;
; -0.757 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|key_on                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.460      ; 0.857      ;
; -0.757 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|config_step.00          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.460      ; 0.857      ;
; -0.757 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|config_step.01          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.460      ; 0.857      ;
; -0.757 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.460      ; 0.857      ;
; -0.757 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[8]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.460      ; 0.857      ;
; -0.757 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.460      ; 0.857      ;
; -0.757 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_conf_done_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.460      ; 0.857      ;
; -0.756 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|reg_index[4]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.458      ; 0.856      ;
; -0.720 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.459      ; 0.893      ;
; -0.720 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.459      ; 0.893      ;
; -0.720 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.459      ; 0.893      ;
; -0.720 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.459      ; 0.893      ;
; -0.720 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[4]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.459      ; 0.893      ;
; -0.720 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[5]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.459      ; 0.893      ;
; -0.720 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[6]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.459      ; 0.893      ;
; -0.720 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[7]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.459      ; 0.893      ;
; -0.720 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[8]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.459      ; 0.893      ;
; -0.720 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[9]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.459      ; 0.893      ;
; -0.720 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[10]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.459      ; 0.893      ;
; -0.720 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[11]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.459      ; 0.893      ;
; -0.720 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[12]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.459      ; 0.893      ;
; -0.720 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[13]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.459      ; 0.893      ;
; -0.720 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[14]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.459      ; 0.893      ;
; -0.720 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|on_counter[15]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.459      ; 0.893      ;
; -0.685 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|config_step.11          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.457      ; 0.926      ;
; -0.626 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.466      ; 0.994      ;
; -0.626 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.466      ; 0.994      ;
; -0.626 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.466      ; 0.994      ;
; -0.626 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.466      ; 0.994      ;
; -0.626 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.466      ; 0.994      ;
; -0.626 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.466      ; 0.994      ;
; -0.626 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|i2c_com:u1|sclk         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k ; 0.000        ; 1.466      ; 0.994      ;
+--------+----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cmos1_pclk'                                                                                                                                                                                   ;
+--------+--------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                       ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.406 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 2.417      ; 2.175      ;
; -0.406 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 2.417      ; 2.175      ;
; -0.406 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 2.417      ; 2.175      ;
; -0.406 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 2.417      ; 2.175      ;
; -0.406 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 2.417      ; 2.175      ;
; -0.406 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 2.417      ; 2.175      ;
; -0.406 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 2.417      ; 2.175      ;
; -0.406 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 2.417      ; 2.175      ;
; -0.406 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 2.417      ; 2.175      ;
; -0.406 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 2.417      ; 2.175      ;
; -0.406 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 2.417      ; 2.175      ;
; -0.406 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 2.417      ; 2.175      ;
; -0.406 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 2.417      ; 2.175      ;
; -0.406 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 2.417      ; 2.175      ;
; -0.406 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 2.417      ; 2.175      ;
; -0.406 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 2.417      ; 2.175      ;
; -0.406 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 2.417      ; 2.175      ;
; -0.406 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 2.417      ; 2.175      ;
; -0.406 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 2.417      ; 2.175      ;
; -0.406 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 2.417      ; 2.175      ;
; -0.406 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 2.417      ; 2.175      ;
; -0.406 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 2.417      ; 2.175      ;
; -0.406 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 2.417      ; 2.175      ;
; -0.406 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 2.417      ; 2.175      ;
; -0.406 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk  ; 0.000        ; 2.417      ; 2.175      ;
+--------+--------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.931 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.047      ;
; 0.931 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.047      ;
; 0.931 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.047      ;
; 0.931 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.047      ;
; 0.931 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.047      ;
; 0.931 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.047      ;
; 0.931 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.047      ;
; 0.932 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.057      ;
; 0.932 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.057      ;
; 0.932 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.057      ;
; 0.932 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.057      ;
; 0.932 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.057      ;
; 0.932 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.057      ;
; 0.932 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.057      ;
; 0.932 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.057      ;
; 0.932 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.057      ;
; 0.932 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.057      ;
; 0.932 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.057      ;
; 0.932 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.057      ;
; 0.944 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.061      ;
; 0.944 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.061      ;
; 0.944 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.061      ;
; 0.944 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.061      ;
; 0.944 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.061      ;
; 0.944 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.061      ;
; 0.944 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.061      ;
; 0.952 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.078      ;
; 0.959 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.075      ;
; 0.959 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.075      ;
; 0.959 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.075      ;
; 0.959 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.075      ;
; 0.959 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.075      ;
; 0.985 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.101      ;
; 0.985 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.101      ;
; 0.985 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.101      ;
; 0.985 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.101      ;
; 0.985 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.101      ;
; 0.985 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.101      ;
; 0.985 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.101      ;
; 0.986 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.111      ;
; 0.986 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.111      ;
; 0.986 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.111      ;
; 0.986 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.111      ;
; 0.986 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.111      ;
; 0.986 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.111      ;
; 0.986 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.111      ;
; 0.986 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.111      ;
; 0.986 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.111      ;
; 0.986 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.111      ;
; 0.986 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.111      ;
; 0.986 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.111      ;
; 0.998 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.115      ;
; 0.998 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.115      ;
; 0.998 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.115      ;
; 0.998 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.115      ;
; 0.998 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.115      ;
; 0.998 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.115      ;
; 0.998 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.115      ;
; 1.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.132      ;
; 1.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.123      ;
; 1.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.123      ;
; 1.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.123      ;
; 1.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.123      ;
; 1.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.123      ;
; 1.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.123      ;
; 1.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.123      ;
; 1.008 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.133      ;
; 1.008 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.133      ;
; 1.008 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.133      ;
; 1.008 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.133      ;
; 1.008 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.133      ;
; 1.008 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.133      ;
; 1.008 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.133      ;
; 1.008 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.133      ;
; 1.008 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.133      ;
; 1.008 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.133      ;
; 1.008 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.133      ;
; 1.008 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.133      ;
; 1.013 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.129      ;
; 1.013 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.129      ;
; 1.013 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.129      ;
; 1.013 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.129      ;
; 1.013 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.129      ;
; 1.020 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.137      ;
; 1.020 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.137      ;
; 1.020 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.137      ;
; 1.020 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.137      ;
; 1.020 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.137      ;
; 1.020 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.137      ;
; 1.020 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.137      ;
; 1.028 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.154      ;
; 1.035 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.151      ;
; 1.035 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.151      ;
; 1.035 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.151      ;
; 1.035 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.151      ;
; 1.035 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.151      ;
; 1.070 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.190      ;
; 1.070 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.190      ;
; 1.070 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.190      ;
; 1.070 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.190      ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+-------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                       ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.015 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.144      ;
; 1.015 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.144      ;
; 1.015 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.144      ;
; 1.015 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.144      ;
; 1.015 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.144      ;
; 1.015 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.144      ;
; 1.015 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.144      ;
; 1.015 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.144      ;
; 1.015 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.144      ;
; 1.015 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.144      ;
; 1.015 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.144      ;
; 1.015 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.144      ;
; 1.015 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.144      ;
; 1.015 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.144      ;
; 1.015 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.144      ;
; 1.015 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.144      ;
; 1.202 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst2|clock_20k         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.339      ;
; 1.336 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst1|clock_20k         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.469      ;
; 1.995 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.097      ; 2.180      ;
; 1.995 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.097      ; 2.180      ;
; 1.995 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.097      ; 2.180      ;
; 1.995 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.097      ; 2.180      ;
; 1.995 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.097      ; 2.180      ;
; 1.995 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.097      ; 2.180      ;
; 1.995 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.097      ; 2.180      ;
; 1.995 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.097      ; 2.180      ;
; 1.995 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.097      ; 2.180      ;
; 1.995 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.097      ; 2.180      ;
; 1.995 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.097      ; 2.180      ;
; 1.995 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.097      ; 2.180      ;
; 1.995 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.097      ; 2.180      ;
; 1.995 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.097      ; 2.180      ;
; 1.995 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.097      ; 2.180      ;
; 1.995 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_counter[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.097      ; 2.180      ;
; 1.999 ; system_ctrl:u_system_ctrl|sysrst_nr2               ; cmos_select:cmos_select_inst|key_sig          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.016       ; 0.088      ; 2.175      ;
+-------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 1.098 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.475     ; 0.789      ;
; 1.098 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.475     ; 0.789      ;
; 1.157 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.475     ; 0.848      ;
; 1.157 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.475     ; 0.848      ;
; 1.177 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.274     ; 1.069      ;
; 1.177 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.274     ; 1.069      ;
; 1.177 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.274     ; 1.069      ;
; 1.189 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.280     ; 1.075      ;
; 1.189 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.280     ; 1.075      ;
; 1.196 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.476     ; 0.886      ;
; 1.196 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.476     ; 0.886      ;
; 1.201 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.475     ; 0.892      ;
; 1.201 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.475     ; 0.892      ;
; 1.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.295     ; 1.078      ;
; 1.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.295     ; 1.078      ;
; 1.221 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.474     ; 0.913      ;
; 1.221 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.474     ; 0.913      ;
; 1.221 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.474     ; 0.913      ;
; 1.231 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.274     ; 1.123      ;
; 1.231 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.274     ; 1.123      ;
; 1.231 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.274     ; 1.123      ;
; 1.243 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.280     ; 1.129      ;
; 1.243 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.280     ; 1.129      ;
; 1.253 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.274     ; 1.145      ;
; 1.253 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.274     ; 1.145      ;
; 1.253 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.274     ; 1.145      ;
; 1.255 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.476     ; 0.945      ;
; 1.255 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.476     ; 0.945      ;
; 1.261 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.295     ; 1.132      ;
; 1.261 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.295     ; 1.132      ;
; 1.265 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.280     ; 1.151      ;
; 1.265 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.280     ; 1.151      ;
; 1.279 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.474     ; 0.971      ;
; 1.279 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.474     ; 0.971      ;
; 1.279 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.474     ; 0.971      ;
; 1.283 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.295     ; 1.154      ;
; 1.283 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.295     ; 1.154      ;
; 1.285 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.476     ; 0.975      ;
; 1.285 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.476     ; 0.975      ;
; 1.301 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.474     ; 0.993      ;
; 1.301 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.474     ; 0.993      ;
; 1.301 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.474     ; 0.993      ;
; 1.308 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.330     ; 1.164      ;
; 1.331 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.172      ;
; 1.331 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.172      ;
; 1.331 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.172      ;
; 1.331 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.172      ;
; 1.331 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.172      ;
; 1.331 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.172      ;
; 1.331 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.172      ;
; 1.331 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.172      ;
; 1.331 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.172      ;
; 1.331 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.172      ;
; 1.331 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.172      ;
; 1.331 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.172      ;
; 1.331 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.172      ;
; 1.331 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.172      ;
; 1.331 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.172      ;
; 1.331 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.172      ;
; 1.359 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.478     ; 1.047      ;
; 1.359 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.478     ; 1.047      ;
; 1.359 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.478     ; 1.047      ;
; 1.359 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.478     ; 1.047      ;
; 1.359 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.478     ; 1.047      ;
; 1.367 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.330     ; 1.223      ;
; 1.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.476     ; 1.061      ;
; 1.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.476     ; 1.061      ;
; 1.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.476     ; 1.061      ;
; 1.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.476     ; 1.061      ;
; 1.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.476     ; 1.061      ;
; 1.374 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.471     ; 1.069      ;
; 1.374 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.471     ; 1.069      ;
; 1.390 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.231      ;
; 1.390 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.231      ;
; 1.390 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.231      ;
; 1.390 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.231      ;
; 1.390 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.231      ;
; 1.390 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.231      ;
; 1.390 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.231      ;
; 1.390 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.231      ;
; 1.390 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.231      ;
; 1.390 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.231      ;
; 1.390 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.231      ;
; 1.390 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.231      ;
; 1.390 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.231      ;
; 1.390 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.231      ;
; 1.390 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.231      ;
; 1.390 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.231      ;
; 1.413 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.478     ; 1.101      ;
; 1.413 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.478     ; 1.101      ;
; 1.413 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.478     ; 1.101      ;
; 1.413 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.478     ; 1.101      ;
; 1.413 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.478     ; 1.101      ;
; 1.415 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.256      ;
; 1.415 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.256      ;
; 1.415 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.256      ;
; 1.415 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.256      ;
; 1.415 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.256      ;
; 1.415 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.256      ;
; 1.415 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.331     ; 1.256      ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                              ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.179 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.240      ;
; 2.179 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.240      ;
; 2.181 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.242      ;
; 2.181 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.242      ;
; 2.218 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.279      ;
; 2.218 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.279      ;
; 2.238 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.299      ;
; 2.238 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.299      ;
; 2.316 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.377      ;
; 2.316 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.377      ;
; 2.316 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.377      ;
; 2.316 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.377      ;
; 2.325 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.386      ;
; 2.325 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.386      ;
; 2.345 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.406      ;
; 2.345 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.406      ;
; 2.377 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.438      ;
; 2.377 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.438      ;
; 2.391 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.452      ;
; 2.391 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.452      ;
; 2.463 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.524      ;
; 2.463 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.524      ;
; 2.493 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.554      ;
; 2.493 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.554      ;
; 2.500 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.561      ;
; 2.500 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.561      ;
; 2.520 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.581      ;
; 2.520 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.581      ;
; 2.575 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.636      ;
; 2.575 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.636      ;
; 2.641 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.702      ;
; 2.641 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.702      ;
; 2.648 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.709      ;
; 2.648 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.709      ;
; 2.707 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.768      ;
; 2.707 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.768      ;
; 2.733 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.794      ;
; 2.733 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.794      ;
; 2.743 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.804      ;
; 2.743 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.804      ;
; 2.750 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.811      ;
; 2.750 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.811      ;
; 2.751 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.812      ;
; 2.751 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.812      ;
; 2.836 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.897      ;
; 2.836 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.123     ; 1.897      ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cmos1_pclk'                                                                              ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; cmos1_pclk ; Rise       ; cmos1_pclk                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state        ;
; -0.324 ; -0.140       ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; -0.324 ; -0.140       ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; -0.324 ; -0.140       ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; -0.324 ; -0.140       ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; -0.324 ; -0.140       ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
; -0.324 ; -0.140       ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ;
; -0.324 ; -0.140       ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ;
; -0.324 ; -0.140       ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
; -0.324 ; -0.140       ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; -0.324 ; -0.140       ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; -0.324 ; -0.140       ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ;
; -0.324 ; -0.140       ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ;
; -0.324 ; -0.140       ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ;
; -0.324 ; -0.140       ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ;
; -0.324 ; -0.140       ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
; -0.324 ; -0.140       ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ;
; -0.324 ; -0.140       ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ;
; -0.324 ; -0.140       ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ;
; -0.324 ; -0.140       ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ;
; -0.324 ; -0.140       ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ;
; -0.324 ; -0.140       ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ;
; -0.324 ; -0.140       ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ;
; -0.324 ; -0.140       ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ;
; -0.324 ; -0.140       ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ;
; -0.324 ; -0.140       ; 0.184          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state        ;
; -0.144 ; -0.144       ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[0]|clk              ;
; -0.144 ; -0.144       ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[10]|clk             ;
; -0.144 ; -0.144       ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[11]|clk             ;
; -0.144 ; -0.144       ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[12]|clk             ;
; -0.144 ; -0.144       ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[13]|clk             ;
; -0.144 ; -0.144       ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[14]|clk             ;
; -0.144 ; -0.144       ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[15]|clk             ;
; -0.144 ; -0.144       ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[1]|clk              ;
; -0.144 ; -0.144       ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[2]|clk              ;
; -0.144 ; -0.144       ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[3]|clk              ;
; -0.144 ; -0.144       ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[4]|clk              ;
; -0.144 ; -0.144       ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[5]|clk              ;
; -0.144 ; -0.144       ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[6]|clk              ;
; -0.144 ; -0.144       ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[7]|clk              ;
; -0.144 ; -0.144       ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[8]|clk              ;
; -0.144 ; -0.144       ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; u_CMOS_Capture|CMOS_oDATA[9]|clk              ;
; -0.144 ; -0.144       ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; u_CMOS_Capture|Pre_CMOS_iDATA[0]|clk          ;
; -0.144 ; -0.144       ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; u_CMOS_Capture|Pre_CMOS_iDATA[1]|clk          ;
; -0.144 ; -0.144       ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; u_CMOS_Capture|Pre_CMOS_iDATA[2]|clk          ;
; -0.144 ; -0.144       ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; u_CMOS_Capture|Pre_CMOS_iDATA[3]|clk          ;
; -0.144 ; -0.144       ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; u_CMOS_Capture|Pre_CMOS_iDATA[4]|clk          ;
; -0.144 ; -0.144       ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; u_CMOS_Capture|Pre_CMOS_iDATA[5]|clk          ;
; -0.144 ; -0.144       ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; u_CMOS_Capture|Pre_CMOS_iDATA[6]|clk          ;
; -0.144 ; -0.144       ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; u_CMOS_Capture|Pre_CMOS_iDATA[7]|clk          ;
; -0.144 ; -0.144       ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; u_CMOS_Capture|byte_state|clk                 ;
; -0.135 ; -0.135       ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; cmos_select_inst|cmos_pclk~clkctrl|inclk[0]   ;
; -0.135 ; -0.135       ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; cmos_select_inst|cmos_pclk~clkctrl|outclk     ;
; -0.096 ; -0.096       ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; cmos_select_inst|cmos_pclk|combout            ;
; -0.093 ; -0.093       ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; cmos_select_inst|cmos_pclk|datac              ;
; -0.051 ; -0.051       ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; cmos1_pclk~input|o                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; cmos1_pclk ; Rise       ; cmos1_pclk~input|i                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; cmos1_pclk ; Rise       ; cmos1_pclk~input|i                            ;
; 0.918  ; 1.134        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; 0.918  ; 1.134        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; 0.918  ; 1.134        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; 0.918  ; 1.134        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; 0.918  ; 1.134        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ;
; 0.918  ; 1.134        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
; 0.918  ; 1.134        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ;
; 0.918  ; 1.134        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ;
; 0.918  ; 1.134        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ;
; 0.918  ; 1.134        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ;
; 0.918  ; 1.134        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state        ;
; 0.919  ; 1.135        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; 0.919  ; 1.135        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; 0.919  ; 1.135        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
; 0.919  ; 1.135        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ;
; 0.919  ; 1.135        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ;
; 0.919  ; 1.135        ; 0.216          ; High Pulse Width ; cmos1_pclk ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'reg_config:reg_config_inst1|clock_20k'                                                                                   ;
+--------+--------------+----------------+-----------------+---------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                 ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+-----------------+---------------------------------------+------------+-----------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|config_step.00          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|config_step.01          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|config_step.10          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|config_step.11          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|reg_sdat     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|sclk         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|tr_end       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[10]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[11]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[12]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[13]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[15]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[16]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[17]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[18]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[19]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[20]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[21]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[22]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[8]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[9]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|key_on                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[10]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[11]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[12]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[13]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[14]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[15]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[8]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|on_counter[9]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_conf_done_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[8]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|start                   ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[10]            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[12]            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[18]            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[5]             ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[1]            ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|config_step.10          ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[0] ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[1] ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[2] ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3] ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[4] ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[5] ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|sclk         ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[0]             ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[15]            ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[20]            ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[21]            ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[22]            ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[2]             ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[8]             ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[9]             ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|start                   ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|config_step.11          ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[1]             ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|reg_index[4]            ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|config_step.00          ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|config_step.01          ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|reg_sdat     ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_com:u1|tr_end       ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[11]            ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[16]            ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[17]            ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[19]            ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[3]             ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[4]             ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|i2c_data[7]             ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst1|clock_20k ; Rise       ; reg_config:reg_config_inst1|key_on                  ;
+--------+--------------+----------------+-----------------+---------------------------------------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'reg_config:reg_config_inst2|clock_20k'                                                                                   ;
+--------+--------------+----------------+-----------------+---------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                 ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+-----------------+---------------------------------------+------------+-----------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|config_step.00          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|config_step.01          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|config_step.10          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|config_step.11          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|reg_sdat     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|sclk         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|tr_end       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[10]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[11]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[12]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[13]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[15]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[16]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[17]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[18]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[19]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[20]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[21]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[22]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[8]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[9]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|key_on                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[10]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[11]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[12]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[13]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[14]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[15]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[8]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[9]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_conf_done_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|reg_index[8]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|start                   ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[6]             ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|config_step.00          ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|config_step.01          ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|config_step.10          ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|config_step.11          ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[0] ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[1] ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[2] ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3] ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[4] ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[5] ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|reg_sdat     ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|sclk         ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_com:u1|tr_end       ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[10]            ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[13]            ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[16]            ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[17]            ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[18]            ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[19]            ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[4]             ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[5]             ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[7]             ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|i2c_data[9]             ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|key_on                  ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[0]           ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[10]          ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[11]          ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[12]          ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[13]          ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[14]          ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[15]          ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[1]           ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[2]           ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[3]           ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[4]           ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; reg_config:reg_config_inst2|clock_20k ; Rise       ; reg_config:reg_config_inst2|on_counter[5]           ;
+--------+--------------+----------------+-----------------+---------------------------------------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0  ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg        ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                          ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                          ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                          ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                          ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                          ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                          ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0  ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                           ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                          ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                          ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                          ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                          ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                          ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                          ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                           ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                           ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                           ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                           ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                           ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                           ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                           ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                           ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                           ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                               ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                              ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                                              ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                    ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                    ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                    ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                    ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                    ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                    ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                    ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                    ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                       ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]               ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]               ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]               ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0  ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]                                                                                              ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]                                                                                              ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]                                                                                              ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                                              ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                                              ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                                                ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]                                                                                                ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]                                                                                               ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]                                                                                               ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                           ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0001                                                                                           ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                           ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                           ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                           ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                           ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                           ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                           ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                           ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                           ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[12]                                                                                              ;
; 4.784 ; 5.000        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                    ;
; 4.784 ; 5.000        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                             ;
; 4.784 ; 5.000        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                             ;
; 4.784 ; 5.000        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                             ;
; 4.784 ; 5.000        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                             ;
; 4.784 ; 5.000        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ;
; 4.784 ; 5.000        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ;
; 4.784 ; 5.000        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ;
; 4.784 ; 5.000        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ;
; 4.784 ; 5.000        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ;
; 4.784 ; 5.000        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ;
; 4.784 ; 5.000        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ;
; 4.784 ; 5.000        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ;
; 4.784 ; 5.000        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.441 ; 7.671        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ;
; 7.441 ; 7.671        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ;
; 7.441 ; 7.671        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ;
; 7.441 ; 7.671        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ;
; 7.441 ; 7.671        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ;
; 7.441 ; 7.671        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ;
; 7.441 ; 7.671        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ;
; 7.441 ; 7.671        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ;
; 7.441 ; 7.671        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ;
; 7.441 ; 7.671        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ;
; 7.441 ; 7.671        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ;
; 7.441 ; 7.671        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ;
; 7.441 ; 7.671        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ;
; 7.441 ; 7.671        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ;
; 7.441 ; 7.671        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ;
; 7.441 ; 7.671        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ;
; 7.441 ; 7.671        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 7.473 ; 7.657        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ;
; 7.473 ; 7.657        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ;
; 7.473 ; 7.657        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ;
; 7.473 ; 7.657        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 7.473 ; 7.657        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ;
; 7.478 ; 7.708        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ;
; 7.478 ; 7.708        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ;
; 7.478 ; 7.708        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ;
; 7.478 ; 7.708        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ;
; 7.478 ; 7.708        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ;
; 7.478 ; 7.708        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ;
; 7.478 ; 7.708        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ;
; 7.478 ; 7.708        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ;
; 7.478 ; 7.708        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ;
; 7.478 ; 7.708        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ;
; 7.478 ; 7.708        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ;
; 7.478 ; 7.708        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ;
; 7.478 ; 7.708        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ;
; 7.478 ; 7.708        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ;
; 7.478 ; 7.708        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ;
; 7.478 ; 7.708        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ;
; 7.479 ; 7.695        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ;
; 7.479 ; 7.695        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ;
; 7.479 ; 7.709        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 7.479 ; 7.695        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ;
; 7.479 ; 7.695        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ;
; 7.479 ; 7.695        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ;
; 7.479 ; 7.695        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ;
; 7.479 ; 7.695        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ;
; 7.479 ; 7.695        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ;
; 7.479 ; 7.695        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ;
; 7.479 ; 7.695        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ;
; 7.479 ; 7.695        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ;
; 7.479 ; 7.695        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ;
; 7.480 ; 7.696        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ;
; 7.480 ; 7.696        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ;
; 7.480 ; 7.696        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ;
; 7.480 ; 7.696        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ;
; 7.480 ; 7.696        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ;
; 7.480 ; 7.696        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ;
; 7.480 ; 7.696        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ;
; 7.480 ; 7.696        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ;
; 7.480 ; 7.696        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ;
; 7.480 ; 7.696        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ;
; 7.480 ; 7.696        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ;
; 7.480 ; 7.696        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ;
; 7.480 ; 7.696        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ;
; 7.480 ; 7.696        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ;
; 7.480 ; 7.696        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ;
; 7.480 ; 7.696        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ;
; 7.480 ; 7.696        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ;
; 7.480 ; 7.696        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ;
; 7.480 ; 7.696        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ;
; 7.480 ; 7.696        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ;
; 7.480 ; 7.696        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ;
; 7.480 ; 7.696        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ;
; 7.480 ; 7.696        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ;
; 7.480 ; 7.696        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ;
; 7.480 ; 7.696        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ;
; 7.480 ; 7.696        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ;
; 7.480 ; 7.696        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ;
; 7.480 ; 7.696        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ;
; 7.480 ; 7.696        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ;
; 7.486 ; 7.670        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ;
; 7.486 ; 7.670        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ;
; 7.496 ; 7.712        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ;
; 7.496 ; 7.712        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ;
; 7.502 ; 7.686        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ;
; 7.502 ; 7.686        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ;
; 7.502 ; 7.686        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ;
; 7.502 ; 7.686        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ;
; 7.502 ; 7.686        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ;
; 7.502 ; 7.686        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ;
; 7.502 ; 7.686        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ;
; 7.502 ; 7.686        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ;
; 7.502 ; 7.686        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ;
; 7.502 ; 7.686        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ;
; 7.502 ; 7.686        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ;
; 7.502 ; 7.686        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ;
; 7.502 ; 7.686        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ;
; 7.502 ; 7.686        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ;
; 7.502 ; 7.686        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ;
; 7.502 ; 7.686        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK'                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; 9.275  ; 9.459        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 9.275  ; 9.459        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 9.275  ; 9.459        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 9.275  ; 9.459        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 9.275  ; 9.459        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 9.275  ; 9.459        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 9.275  ; 9.459        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 9.275  ; 9.459        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 9.275  ; 9.459        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 9.275  ; 9.459        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 9.275  ; 9.459        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 9.275  ; 9.459        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 9.275  ; 9.459        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 9.275  ; 9.459        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 9.275  ; 9.459        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 9.275  ; 9.459        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 9.275  ; 9.459        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 9.275  ; 9.459        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 9.275  ; 9.459        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 9.275  ; 9.459        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 9.275  ; 9.459        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 9.275  ; 9.459        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 9.276  ; 9.460        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 9.418  ; 9.418        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.418  ; 9.418        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.418  ; 9.418        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.418  ; 9.418        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.418  ; 9.418        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.449  ; 9.449        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                                        ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                                         ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                                         ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                                         ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[6]|clk                                         ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[7]|clk                                         ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[8]|clk                                         ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[9]|clk                                         ;
; 9.460  ; 9.460        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.463  ; 9.463        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 9.463  ; 9.463        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.323 ; 10.539       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 10.323 ; 10.539       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 10.323 ; 10.539       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 10.323 ; 10.539       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 10.323 ; 10.539       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 10.323 ; 10.539       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 10.323 ; 10.539       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 10.323 ; 10.539       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 10.323 ; 10.539       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 10.323 ; 10.539       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 10.323 ; 10.539       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 10.323 ; 10.539       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 10.323 ; 10.539       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 10.323 ; 10.539       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 10.323 ; 10.539       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 10.323 ; 10.539       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 10.323 ; 10.539       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 10.323 ; 10.539       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 10.323 ; 10.539       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 10.323 ; 10.539       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 10.323 ; 10.539       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 10.323 ; 10.539       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 10.323 ; 10.539       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 10.536 ; 10.536       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 10.536 ; 10.536       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 10.539 ; 10.539       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.544 ; 10.544       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 10.545 ; 10.545       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 10.545 ; 10.545       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 10.545 ; 10.545       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 10.545 ; 10.545       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 10.545 ; 10.545       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 10.545 ; 10.545       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 10.545 ; 10.545       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 10.545 ; 10.545       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 10.545 ; 10.545       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 10.545 ; 10.545       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 10.545 ; 10.545       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 10.545 ; 10.545       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 10.545 ; 10.545       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 10.545 ; 10.545       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                                        ;
; 10.545 ; 10.545       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
; 10.545 ; 10.545       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                                         ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------+
; 20.617 ; 20.833       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_sig               ;
; 20.617 ; 20.833       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ;
; 20.617 ; 20.833       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst2|clock_20k              ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[0]        ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[10]       ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[11]       ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[12]       ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[13]       ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[14]       ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[15]       ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[1]        ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[2]        ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[3]        ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[4]        ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[5]        ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[6]        ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[7]        ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[8]        ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[9]        ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]         ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]        ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]        ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]        ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]        ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]        ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]        ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]         ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]         ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]         ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]         ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]         ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]         ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]         ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]         ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]         ;
; 20.621 ; 20.837       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k              ;
; 20.621 ; 20.837       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ;
; 20.621 ; 20.837       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[10]      ;
; 20.621 ; 20.837       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[11]      ;
; 20.621 ; 20.837       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[12]      ;
; 20.621 ; 20.837       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[13]      ;
; 20.621 ; 20.837       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[14]      ;
; 20.621 ; 20.837       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[15]      ;
; 20.621 ; 20.837       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[1]       ;
; 20.621 ; 20.837       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ;
; 20.621 ; 20.837       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ;
; 20.621 ; 20.837       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[4]       ;
; 20.621 ; 20.837       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[5]       ;
; 20.621 ; 20.837       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[6]       ;
; 20.621 ; 20.837       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[7]       ;
; 20.621 ; 20.837       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[8]       ;
; 20.621 ; 20.837       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[9]       ;
; 20.643 ; 20.827       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k              ;
; 20.644 ; 20.828       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[0]       ;
; 20.644 ; 20.828       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[10]      ;
; 20.644 ; 20.828       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[11]      ;
; 20.644 ; 20.828       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[12]      ;
; 20.644 ; 20.828       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[13]      ;
; 20.644 ; 20.828       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[14]      ;
; 20.644 ; 20.828       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[15]      ;
; 20.644 ; 20.828       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[1]       ;
; 20.644 ; 20.828       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[2]       ;
; 20.644 ; 20.828       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[3]       ;
; 20.644 ; 20.828       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[4]       ;
; 20.644 ; 20.828       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[5]       ;
; 20.644 ; 20.828       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[6]       ;
; 20.644 ; 20.828       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[7]       ;
; 20.644 ; 20.828       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[8]       ;
; 20.644 ; 20.828       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst1|clock_20k_cnt[9]       ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[0]        ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[10]       ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[11]       ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[12]       ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[13]       ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[14]       ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[15]       ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[1]        ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[2]        ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[3]        ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[4]        ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[5]        ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[6]        ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[7]        ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[8]        ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cmos_select:cmos_select_inst|key_counter[9]        ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]         ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]        ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]        ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]        ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]        ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]        ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]        ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]         ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]         ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]         ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]         ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                             ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                      ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 99.783  ; 99.999       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 99.783  ; 99.999       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
; 99.815  ; 99.999       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 99.815  ; 99.999       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
; 99.978  ; 99.978       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]                          ;
; 99.978  ; 99.978       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|observablevcoout                ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]                        ;
; 99.995  ; 99.995       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr1|clk                                                                ;
; 99.995  ; 99.995       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr2|clk                                                                ;
; 99.998  ; 99.998       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 99.998  ; 99.998       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 100.002 ; 100.002      ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 100.002 ; 100.002      ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 100.005 ; 100.005      ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr1|clk                                                                ;
; 100.005 ; 100.005      ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr2|clk                                                                ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]                        ;
; 100.022 ; 100.022      ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]                          ;
; 100.022 ; 100.022      ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|observablevcoout                ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-------------+------------+--------+-------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+-------+------------+-----------------------------------------------------------------------+
; cmos1_d[*]  ; cmos1_pclk ; 1.533  ; 2.530 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[0] ; cmos1_pclk ; -0.208 ; 0.371 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[1] ; cmos1_pclk ; 1.533  ; 2.530 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[2] ; cmos1_pclk ; 1.161  ; 2.078 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[3] ; cmos1_pclk ; 1.016  ; 1.936 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[4] ; cmos1_pclk ; 1.212  ; 2.139 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[5] ; cmos1_pclk ; 0.994  ; 1.884 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[6] ; cmos1_pclk ; 1.367  ; 2.333 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[7] ; cmos1_pclk ; 0.910  ; 1.830 ; Rise       ; cmos1_pclk                                                            ;
; cmos1_href  ; cmos1_pclk ; 1.405  ; 2.347 ; Rise       ; cmos1_pclk                                                            ;
; cmos1_vsync ; cmos1_pclk ; 1.642  ; 2.282 ; Rise       ; cmos1_pclk                                                            ;
; cmos2_d[*]  ; cmos1_pclk ; 1.400  ; 2.375 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[0] ; cmos1_pclk ; 0.643  ; 1.515 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[1] ; cmos1_pclk ; 1.400  ; 2.375 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[2] ; cmos1_pclk ; 1.035  ; 1.996 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[3] ; cmos1_pclk ; 0.870  ; 1.758 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[4] ; cmos1_pclk ; 1.104  ; 2.044 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[5] ; cmos1_pclk ; 0.870  ; 1.767 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[6] ; cmos1_pclk ; 0.961  ; 1.864 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[7] ; cmos1_pclk ; 0.955  ; 1.857 ; Rise       ; cmos1_pclk                                                            ;
; cmos2_href  ; cmos1_pclk ; 1.515  ; 2.437 ; Rise       ; cmos1_pclk                                                            ;
; cmos2_vsync ; cmos1_pclk ; 1.806  ; 2.630 ; Rise       ; cmos1_pclk                                                            ;
; key1        ; CLOCK      ; 3.117  ; 3.955 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_DB[*]     ; CLOCK      ; 2.577  ; 3.382 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; 2.266  ; 3.037 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; 2.300  ; 3.060 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; 2.456  ; 3.239 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; 2.392  ; 3.185 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; 2.482  ; 3.305 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; 2.396  ; 3.199 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; 2.395  ; 3.183 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; 2.469  ; 3.282 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; 2.577  ; 3.382 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; 2.539  ; 3.342 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; 2.497  ; 3.301 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; 2.473  ; 3.245 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; 2.309  ; 3.077 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; 2.331  ; 3.103 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; 2.318  ; 3.089 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; 2.333  ; 3.107 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+-------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; cmos1_d[*]  ; cmos1_pclk ; 0.618  ; 0.080  ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[0] ; cmos1_pclk ; 0.618  ; 0.080  ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[1] ; cmos1_pclk ; -0.848 ; -1.747 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[2] ; cmos1_pclk ; -0.623 ; -1.528 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[3] ; cmos1_pclk ; -0.594 ; -1.480 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[4] ; cmos1_pclk ; -0.685 ; -1.569 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[5] ; cmos1_pclk ; -0.550 ; -1.412 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[6] ; cmos1_pclk ; -0.610 ; -1.484 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[7] ; cmos1_pclk ; -0.297 ; -1.125 ; Rise       ; cmos1_pclk                                                            ;
; cmos1_href  ; cmos1_pclk ; -0.861 ; -1.742 ; Rise       ; cmos1_pclk                                                            ;
; cmos1_vsync ; cmos1_pclk ; -1.036 ; -1.727 ; Rise       ; cmos1_pclk                                                            ;
; cmos2_d[*]  ; cmos1_pclk ; -0.201 ; -1.028 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[0] ; cmos1_pclk ; -0.201 ; -1.028 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[1] ; cmos1_pclk ; -0.236 ; -1.065 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[2] ; cmos1_pclk ; -0.583 ; -1.461 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[3] ; cmos1_pclk ; -0.471 ; -1.320 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[4] ; cmos1_pclk ; -0.505 ; -1.371 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[5] ; cmos1_pclk ; -0.227 ; -1.050 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[6] ; cmos1_pclk ; -0.433 ; -1.279 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[7] ; cmos1_pclk ; -0.416 ; -1.239 ; Rise       ; cmos1_pclk                                                            ;
; cmos2_href  ; cmos1_pclk ; -0.769 ; -1.706 ; Rise       ; cmos1_pclk                                                            ;
; cmos2_vsync ; cmos1_pclk ; -0.925 ; -1.725 ; Rise       ; cmos1_pclk                                                            ;
; key1        ; CLOCK      ; -2.181 ; -2.951 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_DB[*]     ; CLOCK      ; -1.869 ; -2.625 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; -1.869 ; -2.625 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; -1.906 ; -2.659 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; -2.058 ; -2.830 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; -1.990 ; -2.767 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; -2.077 ; -2.882 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; -1.994 ; -2.780 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; -1.994 ; -2.766 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; -2.064 ; -2.860 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; -2.174 ; -2.968 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; -2.130 ; -2.918 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; -2.089 ; -2.877 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; -2.072 ; -2.837 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; -1.908 ; -2.663 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; -1.930 ; -2.689 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; -1.917 ; -2.674 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; -1.932 ; -2.692 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                    ;
+-------------+---------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-------------+---------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; cmos1_scl   ; reg_config:reg_config_inst1|clock_20k ; 4.269 ; 4.255 ; Rise       ; reg_config:reg_config_inst1|clock_20k                                 ;
; cmos1_sda   ; reg_config:reg_config_inst1|clock_20k ; 3.457 ; 3.470 ; Rise       ; reg_config:reg_config_inst1|clock_20k                                 ;
; cmos1_scl   ; reg_config:reg_config_inst1|clock_20k ; 3.811 ;       ; Fall       ; reg_config:reg_config_inst1|clock_20k                                 ;
; cmos2_scl   ; reg_config:reg_config_inst2|clock_20k ; 4.922 ; 4.854 ; Rise       ; reg_config:reg_config_inst2|clock_20k                                 ;
; cmos2_sda   ; reg_config:reg_config_inst2|clock_20k ; 3.897 ; 3.885 ; Rise       ; reg_config:reg_config_inst2|clock_20k                                 ;
; cmos2_scl   ; reg_config:reg_config_inst2|clock_20k ; 3.304 ;       ; Fall       ; reg_config:reg_config_inst2|clock_20k                                 ;
; VGAD[*]     ; CLOCK                                 ; 6.943 ; 6.803 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[0]    ; CLOCK                                 ; 5.242 ; 5.260 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[1]    ; CLOCK                                 ; 5.512 ; 5.566 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[2]    ; CLOCK                                 ; 5.329 ; 5.374 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[3]    ; CLOCK                                 ; 5.358 ; 5.427 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[4]    ; CLOCK                                 ; 5.336 ; 5.368 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[5]    ; CLOCK                                 ; 6.452 ; 6.269 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[6]    ; CLOCK                                 ; 6.943 ; 6.803 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[7]    ; CLOCK                                 ; 5.155 ; 5.169 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[8]    ; CLOCK                                 ; 5.544 ; 5.626 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[9]    ; CLOCK                                 ; 5.098 ; 5.109 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[10]   ; CLOCK                                 ; 5.757 ; 5.869 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[11]   ; CLOCK                                 ; 5.215 ; 5.251 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[12]   ; CLOCK                                 ; 5.495 ; 5.548 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[13]   ; CLOCK                                 ; 5.035 ; 5.053 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[14]   ; CLOCK                                 ; 5.240 ; 5.270 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[15]   ; CLOCK                                 ; 5.019 ; 5.028 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_HSYNC   ; CLOCK                                 ; 4.087 ; 4.188 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC   ; CLOCK                                 ; 3.221 ; 3.362 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; cmos1_reset ; CLOCK                                 ; 2.886 ; 2.943 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos2_reset ; CLOCK                                 ; 2.744 ; 2.783 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]      ; CLOCK                                 ; 2.875 ; 2.831 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]     ; CLOCK                                 ; 2.819 ; 2.778 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]     ; CLOCK                                 ; 2.804 ; 2.777 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]     ; CLOCK                                 ; 2.701 ; 2.677 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]     ; CLOCK                                 ; 2.875 ; 2.831 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]     ; CLOCK                                 ; 2.508 ; 2.500 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]     ; CLOCK                                 ; 2.574 ; 2.548 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]     ; CLOCK                                 ; 2.568 ; 2.547 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]     ; CLOCK                                 ; 2.649 ; 2.609 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]     ; CLOCK                                 ; 2.696 ; 2.669 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]     ; CLOCK                                 ; 2.718 ; 2.680 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]    ; CLOCK                                 ; 2.654 ; 2.636 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]    ; CLOCK                                 ; 2.540 ; 2.502 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]     ; CLOCK                                 ; 2.854 ; 2.809 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]    ; CLOCK                                 ; 2.781 ; 2.759 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]    ; CLOCK                                 ; 2.854 ; 2.809 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE       ; CLOCK                                 ; 2.075 ; 2.031 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]     ; CLOCK                                 ; 4.400 ; 4.307 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK                                 ; 2.104 ; 2.069 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK                                 ; 2.117 ; 2.089 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK                                 ; 2.231 ; 2.212 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK                                 ; 2.348 ; 2.336 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK                                 ; 2.220 ; 2.197 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK                                 ; 2.362 ; 2.355 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK                                 ; 3.806 ; 3.600 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK                                 ; 2.353 ; 2.345 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK                                 ; 4.061 ; 3.889 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK                                 ; 2.782 ; 2.825 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK                                 ; 2.597 ; 2.633 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK                                 ; 2.756 ; 2.793 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK                                 ; 2.745 ; 2.780 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK                                 ; 2.826 ; 2.875 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK                                 ; 2.869 ; 2.942 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK                                 ; 4.400 ; 4.307 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS      ; CLOCK                                 ; 2.551 ; 2.548 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS       ; CLOCK                                 ; 2.066 ; 2.108 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS      ; CLOCK                                 ; 3.288 ; 3.162 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE       ; CLOCK                                 ; 2.761 ; 2.718 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK       ; CLOCK                                 ; 1.572 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK       ; CLOCK                                 ;       ; 1.516 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+-------------+---------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                            ;
+-------------+---------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-------------+---------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; cmos1_scl   ; reg_config:reg_config_inst1|clock_20k ; 3.780 ; 3.460 ; Rise       ; reg_config:reg_config_inst1|clock_20k                                 ;
; cmos1_sda   ; reg_config:reg_config_inst1|clock_20k ; 3.332 ; 3.347 ; Rise       ; reg_config:reg_config_inst1|clock_20k                                 ;
; cmos1_scl   ; reg_config:reg_config_inst1|clock_20k ; 3.670 ;       ; Fall       ; reg_config:reg_config_inst1|clock_20k                                 ;
; cmos2_scl   ; reg_config:reg_config_inst2|clock_20k ; 3.863 ; 3.038 ; Rise       ; reg_config:reg_config_inst2|clock_20k                                 ;
; cmos2_sda   ; reg_config:reg_config_inst2|clock_20k ; 3.754 ; 3.746 ; Rise       ; reg_config:reg_config_inst2|clock_20k                                 ;
; cmos2_scl   ; reg_config:reg_config_inst2|clock_20k ; 3.193 ;       ; Fall       ; reg_config:reg_config_inst2|clock_20k                                 ;
; VGAD[*]     ; CLOCK                                 ; 2.463 ; 2.568 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[0]    ; CLOCK                                 ; 2.528 ; 2.617 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[1]    ; CLOCK                                 ; 2.813 ; 2.949 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[2]    ; CLOCK                                 ; 2.799 ; 2.955 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[3]    ; CLOCK                                 ; 2.658 ; 2.807 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[4]    ; CLOCK                                 ; 2.800 ; 2.938 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[5]    ; CLOCK                                 ; 4.061 ; 3.995 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[6]    ; CLOCK                                 ; 4.542 ; 4.522 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[7]    ; CLOCK                                 ; 2.739 ; 2.867 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[8]    ; CLOCK                                 ; 3.042 ; 3.224 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[9]    ; CLOCK                                 ; 2.574 ; 2.692 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[10]   ; CLOCK                                 ; 3.214 ; 3.433 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[11]   ; CLOCK                                 ; 2.662 ; 2.792 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[12]   ; CLOCK                                 ; 2.921 ; 3.068 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[13]   ; CLOCK                                 ; 2.508 ; 2.630 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[14]   ; CLOCK                                 ; 2.694 ; 2.825 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[15]   ; CLOCK                                 ; 2.463 ; 2.568 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_HSYNC   ; CLOCK                                 ; 2.396 ; 2.524 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC   ; CLOCK                                 ; 2.548 ; 2.671 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; cmos1_reset ; CLOCK                                 ; 2.567 ; 2.618 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos2_reset ; CLOCK                                 ; 2.430 ; 2.465 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]      ; CLOCK                                 ; 2.193 ; 2.189 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]     ; CLOCK                                 ; 2.498 ; 2.462 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]     ; CLOCK                                 ; 2.485 ; 2.462 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]     ; CLOCK                                 ; 2.386 ; 2.366 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]     ; CLOCK                                 ; 2.553 ; 2.515 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]     ; CLOCK                                 ; 2.193 ; 2.189 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]     ; CLOCK                                 ; 2.256 ; 2.234 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]     ; CLOCK                                 ; 2.251 ; 2.234 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]     ; CLOCK                                 ; 2.329 ; 2.293 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]     ; CLOCK                                 ; 2.374 ; 2.351 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]     ; CLOCK                                 ; 2.395 ; 2.362 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]    ; CLOCK                                 ; 2.341 ; 2.328 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]    ; CLOCK                                 ; 2.224 ; 2.190 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]     ; CLOCK                                 ; 2.464 ; 2.446 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]    ; CLOCK                                 ; 2.464 ; 2.446 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]    ; CLOCK                                 ; 2.534 ; 2.493 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE       ; CLOCK                                 ; 1.780 ; 1.734 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]     ; CLOCK                                 ; 1.808 ; 1.771 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK                                 ; 1.808 ; 1.771 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK                                 ; 1.821 ; 1.790 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK                                 ; 1.930 ; 1.909 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK                                 ; 2.043 ; 2.027 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK                                 ; 1.921 ; 1.895 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK                                 ; 2.056 ; 2.046 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK                                 ; 3.505 ; 3.296 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK                                 ; 2.048 ; 2.037 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK                                 ; 3.749 ; 3.573 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK                                 ; 2.468 ; 2.506 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK                                 ; 2.289 ; 2.321 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK                                 ; 2.443 ; 2.475 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK                                 ; 2.432 ; 2.462 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK                                 ; 2.509 ; 2.553 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK                                 ; 2.547 ; 2.614 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK                                 ; 4.079 ; 3.979 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS      ; CLOCK                                 ; 2.236 ; 2.236 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS       ; CLOCK                                 ; 1.777 ; 1.819 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS      ; CLOCK                                 ; 2.952 ; 2.834 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE       ; CLOCK                                 ; 2.436 ; 2.399 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK       ; CLOCK                                 ; 1.304 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK       ; CLOCK                                 ;       ; 1.247 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+-------------+---------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 2.291 ; 2.182 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 2.475 ; 2.366 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 2.475 ; 2.366 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 2.291 ; 2.182 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 2.291 ; 2.182 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 2.458 ; 2.349 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 2.458 ; 2.349 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 3.846 ; 3.537 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 2.662 ; 2.553 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 4.726 ; 4.417 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 3.330 ; 3.218 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 3.164 ; 3.052 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 3.334 ; 3.222 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 3.346 ; 3.234 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 3.346 ; 3.234 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 3.276 ; 3.160 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 4.813 ; 4.516 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                 ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 1.988 ; 1.879 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 2.165 ; 2.056 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 2.165 ; 2.056 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 1.988 ; 1.879 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 1.988 ; 1.879 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 2.149 ; 2.040 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 2.149 ; 2.040 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 3.542 ; 3.233 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 2.344 ; 2.235 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 4.387 ; 4.078 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 2.999 ; 2.887 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 2.841 ; 2.729 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 3.004 ; 2.892 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 3.015 ; 2.903 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 3.015 ; 2.903 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 2.944 ; 2.828 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 4.482 ; 4.185 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 2.247     ; 2.356     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 2.463     ; 2.572     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 2.463     ; 2.572     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 2.247     ; 2.356     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 2.247     ; 2.356     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 2.436     ; 2.545     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 2.436     ; 2.545     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 3.606     ; 3.915     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 2.655     ; 2.764     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 4.619     ; 4.928     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 3.420     ; 3.532     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 3.240     ; 3.352     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 3.430     ; 3.542     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 3.444     ; 3.556     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 3.444     ; 3.556     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 3.376     ; 3.492     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 4.733     ; 5.030     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                        ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 1.942     ; 2.051     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 2.149     ; 2.258     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 2.149     ; 2.258     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 1.942     ; 2.051     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 1.942     ; 2.051     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 2.123     ; 2.232     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 2.123     ; 2.232     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 3.300     ; 3.609     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 2.333     ; 2.442     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 4.272     ; 4.581     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 3.082     ; 3.194     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 2.909     ; 3.021     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 3.091     ; 3.203     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 3.105     ; 3.217     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 3.105     ; 3.217     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 3.035     ; 3.151     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 4.392     ; 4.689     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                    ;
+------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                  ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                       ; -4.799   ; -2.232  ; -4.007   ; -1.106  ; -3.000              ;
;  CLOCK                                                                 ; 15.125   ; 0.187   ; N/A      ; N/A     ; 9.275               ;
;  cmos1_pclk                                                            ; -1.243   ; -2.232  ; 0.323    ; -0.790  ; -3.000              ;
;  reg_config:reg_config_inst1|clock_20k                                 ; -4.793   ; -0.478  ; -0.679   ; -1.025  ; -1.487              ;
;  reg_config:reg_config_inst2|clock_20k                                 ; -4.799   ; -0.440  ; -0.649   ; -1.106  ; -1.487              ;
;  u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -2.989   ; 0.179   ; -4.007   ; 1.098   ; 7.350               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.694   ; -0.375  ; 2.940    ; 1.015   ; 20.530              ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 198.831  ; 0.269   ; 12.239   ; 2.179   ; 99.699              ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -1.020   ; -0.615  ; 4.240    ; 0.931   ; 4.696               ;
; Design-wide TNS                                                        ; -490.768 ; -58.109 ; -180.752 ; -98.658 ; -227.537            ;
;  CLOCK                                                                 ; 0.000    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  cmos1_pclk                                                            ; -28.245  ; -50.038 ; 0.000    ; -19.736 ; -40.210             ;
;  reg_config:reg_config_inst1|clock_20k                                 ; -217.735 ; -9.594  ; -16.904  ; -36.442 ; -93.681             ;
;  reg_config:reg_config_inst2|clock_20k                                 ; -234.510 ; -9.121  ; -14.163  ; -42.480 ; -93.681             ;
;  u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -5.944   ; 0.000   ; -163.097 ; 0.000   ; 0.000               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -1.379   ; -0.742  ; 0.000    ; 0.000   ; 0.000               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -2.955   ; -0.696  ; 0.000    ; 0.000   ; 0.000               ;
+------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-------------+------------+--------+-------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+-------+------------+-----------------------------------------------------------------------+
; cmos1_d[*]  ; cmos1_pclk ; 3.264  ; 3.412 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[0] ; cmos1_pclk ; -0.208 ; 0.371 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[1] ; cmos1_pclk ; 3.264  ; 3.412 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[2] ; cmos1_pclk ; 2.659  ; 2.755 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[3] ; cmos1_pclk ; 2.191  ; 2.512 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[4] ; cmos1_pclk ; 2.768  ; 2.933 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[5] ; cmos1_pclk ; 2.296  ; 2.393 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[6] ; cmos1_pclk ; 3.237  ; 3.386 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[7] ; cmos1_pclk ; 1.959  ; 2.139 ; Rise       ; cmos1_pclk                                                            ;
; cmos1_href  ; cmos1_pclk ; 3.221  ; 3.248 ; Rise       ; cmos1_pclk                                                            ;
; cmos1_vsync ; cmos1_pclk ; 3.233  ; 3.706 ; Rise       ; cmos1_pclk                                                            ;
; cmos2_d[*]  ; cmos1_pclk ; 3.124  ; 3.232 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[0] ; cmos1_pclk ; 1.287  ; 1.524 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[1] ; cmos1_pclk ; 3.124  ; 3.232 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[2] ; cmos1_pclk ; 2.149  ; 2.409 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[3] ; cmos1_pclk ; 1.795  ; 1.979 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[4] ; cmos1_pclk ; 2.340  ; 2.603 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[5] ; cmos1_pclk ; 1.904  ; 2.045 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[6] ; cmos1_pclk ; 2.112  ; 2.264 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[7] ; cmos1_pclk ; 2.022  ; 2.149 ; Rise       ; cmos1_pclk                                                            ;
; cmos2_href  ; cmos1_pclk ; 3.325  ; 3.680 ; Rise       ; cmos1_pclk                                                            ;
; cmos2_vsync ; cmos1_pclk ; 3.669  ; 4.192 ; Rise       ; cmos1_pclk                                                            ;
; key1        ; CLOCK      ; 6.790  ; 6.993 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_DB[*]     ; CLOCK      ; 5.309  ; 5.653 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; 4.633  ; 4.936 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; 4.793  ; 5.107 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; 5.163  ; 5.436 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; 4.972  ; 5.237 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; 5.129  ; 5.485 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; 4.967  ; 5.258 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; 4.959  ; 5.262 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; 5.090  ; 5.422 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; 5.309  ; 5.653 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; 5.215  ; 5.506 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; 5.165  ; 5.467 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; 5.100  ; 5.405 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; 4.732  ; 5.026 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; 4.767  ; 5.063 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; 4.756  ; 5.053 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; 4.798  ; 5.085 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+-------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; cmos1_d[*]  ; cmos1_pclk ; 1.561  ; 1.537  ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[0] ; cmos1_pclk ; 1.561  ; 1.537  ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[1] ; cmos1_pclk ; -0.848 ; -1.492 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[2] ; cmos1_pclk ; -0.623 ; -0.929 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[3] ; cmos1_pclk ; -0.594 ; -0.950 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[4] ; cmos1_pclk ; -0.685 ; -1.100 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[5] ; cmos1_pclk ; -0.550 ; -0.832 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[6] ; cmos1_pclk ; -0.610 ; -0.976 ; Rise       ; cmos1_pclk                                                            ;
;  cmos1_d[7] ; cmos1_pclk ; -0.297 ; -0.305 ; Rise       ; cmos1_pclk                                                            ;
; cmos1_href  ; cmos1_pclk ; -0.861 ; -1.520 ; Rise       ; cmos1_pclk                                                            ;
; cmos1_vsync ; cmos1_pclk ; -1.036 ; -1.727 ; Rise       ; cmos1_pclk                                                            ;
; cmos2_d[*]  ; cmos1_pclk ; -0.135 ; -0.190 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[0] ; cmos1_pclk ; -0.135 ; -0.190 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[1] ; cmos1_pclk ; -0.236 ; -0.275 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[2] ; cmos1_pclk ; -0.583 ; -0.982 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[3] ; cmos1_pclk ; -0.471 ; -0.695 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[4] ; cmos1_pclk ; -0.505 ; -0.779 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[5] ; cmos1_pclk ; -0.222 ; -0.191 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[6] ; cmos1_pclk ; -0.433 ; -0.660 ; Rise       ; cmos1_pclk                                                            ;
;  cmos2_d[7] ; cmos1_pclk ; -0.416 ; -0.515 ; Rise       ; cmos1_pclk                                                            ;
; cmos2_href  ; cmos1_pclk ; -0.769 ; -1.404 ; Rise       ; cmos1_pclk                                                            ;
; cmos2_vsync ; cmos1_pclk ; -0.925 ; -1.725 ; Rise       ; cmos1_pclk                                                            ;
; key1        ; CLOCK      ; -2.181 ; -2.951 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_DB[*]     ; CLOCK      ; -1.869 ; -2.625 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; -1.869 ; -2.625 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; -1.906 ; -2.659 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; -2.058 ; -2.830 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; -1.990 ; -2.767 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; -2.077 ; -2.882 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; -1.994 ; -2.780 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; -1.994 ; -2.766 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; -2.064 ; -2.860 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; -2.174 ; -2.968 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; -2.130 ; -2.918 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; -2.089 ; -2.877 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; -2.072 ; -2.837 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; -1.908 ; -2.663 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; -1.930 ; -2.689 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; -1.917 ; -2.674 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; -1.932 ; -2.692 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                      ;
+-------------+---------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+---------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; cmos1_scl   ; reg_config:reg_config_inst1|clock_20k ; 9.032  ; 8.726  ; Rise       ; reg_config:reg_config_inst1|clock_20k                                 ;
; cmos1_sda   ; reg_config:reg_config_inst1|clock_20k ; 7.005  ; 7.218  ; Rise       ; reg_config:reg_config_inst1|clock_20k                                 ;
; cmos1_scl   ; reg_config:reg_config_inst1|clock_20k ; 7.679  ;        ; Fall       ; reg_config:reg_config_inst1|clock_20k                                 ;
; cmos2_scl   ; reg_config:reg_config_inst2|clock_20k ; 10.530 ; 10.242 ; Rise       ; reg_config:reg_config_inst2|clock_20k                                 ;
; cmos2_sda   ; reg_config:reg_config_inst2|clock_20k ; 7.922  ; 8.211  ; Rise       ; reg_config:reg_config_inst2|clock_20k                                 ;
; cmos2_scl   ; reg_config:reg_config_inst2|clock_20k ; 6.642  ;        ; Fall       ; reg_config:reg_config_inst2|clock_20k                                 ;
; VGAD[*]     ; CLOCK                                 ; 14.612 ; 13.943 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[0]    ; CLOCK                                 ; 11.887 ; 11.629 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[1]    ; CLOCK                                 ; 12.631 ; 12.249 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[2]    ; CLOCK                                 ; 12.082 ; 11.798 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[3]    ; CLOCK                                 ; 12.229 ; 11.988 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[4]    ; CLOCK                                 ; 12.240 ; 11.879 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[5]    ; CLOCK                                 ; 13.353 ; 12.881 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[6]    ; CLOCK                                 ; 14.612 ; 13.943 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[7]    ; CLOCK                                 ; 11.681 ; 11.427 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[8]    ; CLOCK                                 ; 12.556 ; 12.310 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[9]    ; CLOCK                                 ; 11.569 ; 11.367 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[10]   ; CLOCK                                 ; 12.954 ; 12.752 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[11]   ; CLOCK                                 ; 11.756 ; 11.588 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[12]   ; CLOCK                                 ; 12.527 ; 12.166 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[13]   ; CLOCK                                 ; 11.342 ; 11.204 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[14]   ; CLOCK                                 ; 11.913 ; 11.646 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[15]   ; CLOCK                                 ; 11.322 ; 11.151 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_HSYNC   ; CLOCK                                 ; 9.472  ; 9.144  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC   ; CLOCK                                 ; 7.414  ; 7.033  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; cmos1_reset ; CLOCK                                 ; 6.472  ; 6.111  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos2_reset ; CLOCK                                 ; 6.150  ; 5.801  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]      ; CLOCK                                 ; 5.983  ; 6.310  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]     ; CLOCK                                 ; 5.879  ; 6.228  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]     ; CLOCK                                 ; 5.846  ; 6.206  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]     ; CLOCK                                 ; 5.637  ; 5.931  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]     ; CLOCK                                 ; 5.983  ; 6.310  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]     ; CLOCK                                 ; 5.291  ; 5.579  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]     ; CLOCK                                 ; 5.416  ; 5.668  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]     ; CLOCK                                 ; 5.397  ; 5.680  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]     ; CLOCK                                 ; 5.553  ; 5.779  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]     ; CLOCK                                 ; 5.635  ; 5.958  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]     ; CLOCK                                 ; 5.706  ; 5.994  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]    ; CLOCK                                 ; 5.552  ; 5.886  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]    ; CLOCK                                 ; 5.342  ; 5.518  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]     ; CLOCK                                 ; 5.966  ; 6.310  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]    ; CLOCK                                 ; 5.788  ; 6.148  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]    ; CLOCK                                 ; 5.966  ; 6.310  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE       ; CLOCK                                 ; 4.582  ; 4.368  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]     ; CLOCK                                 ; 8.673  ; 8.102  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK                                 ; 4.629  ; 4.428  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK                                 ; 4.651  ; 4.471  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK                                 ; 4.952  ; 4.724  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK                                 ; 5.239  ; 4.967  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK                                 ; 4.931  ; 4.692  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK                                 ; 5.277  ; 5.002  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK                                 ; 7.256  ; 6.753  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK                                 ; 5.242  ; 4.990  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK                                 ; 7.843  ; 7.321  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK                                 ; 6.205  ; 5.864  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK                                 ; 5.709  ; 5.503  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK                                 ; 6.133  ; 5.790  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK                                 ; 6.156  ; 5.813  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK                                 ; 6.284  ; 5.992  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK                                 ; 6.539  ; 6.216  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK                                 ; 8.673  ; 8.102  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS      ; CLOCK                                 ; 5.359  ; 5.671  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS       ; CLOCK                                 ; 4.375  ; 4.561  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS      ; CLOCK                                 ; 6.753  ; 6.972  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE       ; CLOCK                                 ; 5.783  ; 6.093  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK       ; CLOCK                                 ; 3.347  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK       ; CLOCK                                 ;        ; 3.099  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+-------------+---------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                            ;
+-------------+---------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-------------+---------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; cmos1_scl   ; reg_config:reg_config_inst1|clock_20k ; 3.780 ; 3.460 ; Rise       ; reg_config:reg_config_inst1|clock_20k                                 ;
; cmos1_sda   ; reg_config:reg_config_inst1|clock_20k ; 3.332 ; 3.347 ; Rise       ; reg_config:reg_config_inst1|clock_20k                                 ;
; cmos1_scl   ; reg_config:reg_config_inst1|clock_20k ; 3.670 ;       ; Fall       ; reg_config:reg_config_inst1|clock_20k                                 ;
; cmos2_scl   ; reg_config:reg_config_inst2|clock_20k ; 3.863 ; 3.038 ; Rise       ; reg_config:reg_config_inst2|clock_20k                                 ;
; cmos2_sda   ; reg_config:reg_config_inst2|clock_20k ; 3.754 ; 3.746 ; Rise       ; reg_config:reg_config_inst2|clock_20k                                 ;
; cmos2_scl   ; reg_config:reg_config_inst2|clock_20k ; 3.193 ;       ; Fall       ; reg_config:reg_config_inst2|clock_20k                                 ;
; VGAD[*]     ; CLOCK                                 ; 2.463 ; 2.568 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[0]    ; CLOCK                                 ; 2.528 ; 2.617 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[1]    ; CLOCK                                 ; 2.813 ; 2.949 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[2]    ; CLOCK                                 ; 2.799 ; 2.955 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[3]    ; CLOCK                                 ; 2.658 ; 2.807 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[4]    ; CLOCK                                 ; 2.800 ; 2.938 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[5]    ; CLOCK                                 ; 4.061 ; 3.995 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[6]    ; CLOCK                                 ; 4.542 ; 4.522 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[7]    ; CLOCK                                 ; 2.739 ; 2.867 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[8]    ; CLOCK                                 ; 3.042 ; 3.224 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[9]    ; CLOCK                                 ; 2.574 ; 2.692 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[10]   ; CLOCK                                 ; 3.214 ; 3.433 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[11]   ; CLOCK                                 ; 2.662 ; 2.792 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[12]   ; CLOCK                                 ; 2.921 ; 3.068 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[13]   ; CLOCK                                 ; 2.508 ; 2.630 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[14]   ; CLOCK                                 ; 2.694 ; 2.825 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  VGAD[15]   ; CLOCK                                 ; 2.463 ; 2.568 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_HSYNC   ; CLOCK                                 ; 2.396 ; 2.524 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC   ; CLOCK                                 ; 2.548 ; 2.671 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; cmos1_reset ; CLOCK                                 ; 2.567 ; 2.618 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos2_reset ; CLOCK                                 ; 2.430 ; 2.465 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]      ; CLOCK                                 ; 2.193 ; 2.189 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]     ; CLOCK                                 ; 2.498 ; 2.462 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]     ; CLOCK                                 ; 2.485 ; 2.462 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]     ; CLOCK                                 ; 2.386 ; 2.366 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]     ; CLOCK                                 ; 2.553 ; 2.515 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]     ; CLOCK                                 ; 2.193 ; 2.189 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]     ; CLOCK                                 ; 2.256 ; 2.234 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]     ; CLOCK                                 ; 2.251 ; 2.234 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]     ; CLOCK                                 ; 2.329 ; 2.293 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]     ; CLOCK                                 ; 2.374 ; 2.351 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]     ; CLOCK                                 ; 2.395 ; 2.362 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]    ; CLOCK                                 ; 2.341 ; 2.328 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]    ; CLOCK                                 ; 2.224 ; 2.190 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]     ; CLOCK                                 ; 2.464 ; 2.446 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]    ; CLOCK                                 ; 2.464 ; 2.446 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]    ; CLOCK                                 ; 2.534 ; 2.493 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE       ; CLOCK                                 ; 1.780 ; 1.734 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]     ; CLOCK                                 ; 1.808 ; 1.771 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK                                 ; 1.808 ; 1.771 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK                                 ; 1.821 ; 1.790 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK                                 ; 1.930 ; 1.909 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK                                 ; 2.043 ; 2.027 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK                                 ; 1.921 ; 1.895 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK                                 ; 2.056 ; 2.046 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK                                 ; 3.505 ; 3.296 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK                                 ; 2.048 ; 2.037 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK                                 ; 3.749 ; 3.573 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK                                 ; 2.468 ; 2.506 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK                                 ; 2.289 ; 2.321 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK                                 ; 2.443 ; 2.475 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK                                 ; 2.432 ; 2.462 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK                                 ; 2.509 ; 2.553 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK                                 ; 2.547 ; 2.614 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK                                 ; 4.079 ; 3.979 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS      ; CLOCK                                 ; 2.236 ; 2.236 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS       ; CLOCK                                 ; 1.777 ; 1.819 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS      ; CLOCK                                 ; 2.952 ; 2.834 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE       ; CLOCK                                 ; 2.436 ; 2.399 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK       ; CLOCK                                 ; 1.304 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK       ; CLOCK                                 ;       ; 1.247 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+-------------+---------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin         ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; S_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_CKE       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NCS       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NWE       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NCAS      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NRAS      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DQM[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DQM[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_BA[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_BA[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HSYNC   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VSYNC   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos1_scl   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos1_reset ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos2_scl   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos2_reset ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos1_sda   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos2_sda   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------+
; Input Transition Times                                         ;
+-------------+--------------+-----------------+-----------------+
; Pin         ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------+--------------+-----------------+-----------------+
; S_DB[0]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[1]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[2]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[3]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[4]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[5]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[6]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[7]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[8]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[9]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[10]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[11]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[12]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[13]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[14]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[15]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos1_sda   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos2_sda   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos1_d[0]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos2_d[0]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos1_href  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos1_vsync ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos2_href  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos2_vsync ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos1_d[1]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos2_d[1]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos1_d[2]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos2_d[2]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos1_d[3]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos2_d[3]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos1_d[4]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos2_d[4]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos1_d[5]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos2_d[5]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos1_d[6]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos2_d[6]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos1_d[7]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos2_d[7]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos2_pclk  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos1_pclk  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key1        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; S_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; S_CKE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; S_NCS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; S_NWE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; S_NCAS      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; S_NRAS      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; S_DQM[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; S_DQM[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; S_BA[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; S_BA[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; S_A[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; S_A[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; S_A[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; S_A[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; S_A[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; S_A[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; S_A[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; S_A[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; S_A[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; S_A[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; S_A[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; S_A[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; S_A[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; VGA_HSYNC   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; VGA_VSYNC   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; VGAD[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; VGAD[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; VGAD[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; VGAD[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; VGAD[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; VGAD[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.09 V              ; -0.00842 V          ; 0.277 V                              ; 0.268 V                              ; 5.24e-09 s                  ; 3.95e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.09 V             ; -0.00842 V         ; 0.277 V                             ; 0.268 V                             ; 5.24e-09 s                 ; 3.95e-09 s                 ; No                        ; Yes                       ;
; VGAD[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.09 V              ; -0.00919 V          ; 0.272 V                              ; 0.279 V                              ; 4.99e-09 s                  ; 3.74e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.09 V             ; -0.00919 V         ; 0.272 V                             ; 0.279 V                             ; 4.99e-09 s                 ; 3.74e-09 s                 ; No                        ; Yes                       ;
; VGAD[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; VGAD[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; VGAD[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; VGAD[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; VGAD[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; VGAD[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; VGAD[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; VGAD[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; VGAD[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; cmos1_scl   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; cmos1_reset ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; cmos2_scl   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; cmos2_reset ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; LED[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; LED[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; LED[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; LED[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; S_DB[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; S_DB[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; S_DB[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; S_DB[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; S_DB[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; S_DB[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; S_DB[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.09 V              ; -0.00919 V          ; 0.272 V                              ; 0.279 V                              ; 4.99e-09 s                  ; 3.74e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.09 V             ; -0.00919 V         ; 0.272 V                             ; 0.279 V                             ; 4.99e-09 s                 ; 3.74e-09 s                 ; No                        ; Yes                       ;
; S_DB[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; S_DB[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.09 V              ; -0.00919 V          ; 0.272 V                              ; 0.279 V                              ; 4.99e-09 s                  ; 3.74e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.09 V             ; -0.00919 V         ; 0.272 V                             ; 0.279 V                             ; 4.99e-09 s                 ; 3.74e-09 s                 ; No                        ; Yes                       ;
; S_DB[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; S_DB[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; S_DB[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; S_DB[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; S_DB[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; S_DB[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; S_DB[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.09 V              ; -0.00842 V          ; 0.277 V                              ; 0.268 V                              ; 5.24e-09 s                  ; 3.95e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.09 V             ; -0.00842 V         ; 0.277 V                             ; 0.268 V                             ; 5.24e-09 s                 ; 3.95e-09 s                 ; No                        ; Yes                       ;
; cmos1_sda   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; cmos2_sda   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; S_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; S_CKE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; S_NCS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; S_NWE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; S_NCAS      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; S_NRAS      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; S_DQM[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; S_DQM[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; S_BA[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; S_BA[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; S_A[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; S_A[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; S_A[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; S_A[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; S_A[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; S_A[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; S_A[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; S_A[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; S_A[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; S_A[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; S_A[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; S_A[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; S_A[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HSYNC   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VSYNC   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; VGAD[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; VGAD[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; VGAD[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; VGAD[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.08 V              ; -0.00375 V          ; 0.284 V                              ; 0.246 V                              ; 6.17e-09 s                  ; 4.91e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.08 V             ; -0.00375 V         ; 0.284 V                             ; 0.246 V                             ; 6.17e-09 s                 ; 4.91e-09 s                 ; No                        ; Yes                       ;
; VGAD[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.08 V              ; -0.00449 V          ; 0.31 V                               ; 0.243 V                              ; 5.79e-09 s                  ; 4.66e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.08 V             ; -0.00449 V         ; 0.31 V                              ; 0.243 V                             ; 5.79e-09 s                 ; 4.66e-09 s                 ; No                        ; Yes                       ;
; VGAD[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; VGAD[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; VGAD[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; VGAD[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; VGAD[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; VGAD[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; VGAD[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; cmos1_scl   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; cmos1_reset ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; cmos2_scl   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; cmos2_reset ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; LED[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; LED[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.08 V              ; -0.00449 V          ; 0.31 V                               ; 0.243 V                              ; 5.79e-09 s                  ; 4.66e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.08 V             ; -0.00449 V         ; 0.31 V                              ; 0.243 V                             ; 5.79e-09 s                 ; 4.66e-09 s                 ; No                        ; Yes                       ;
; S_DB[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.08 V              ; -0.00449 V          ; 0.31 V                               ; 0.243 V                              ; 5.79e-09 s                  ; 4.66e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.08 V             ; -0.00449 V         ; 0.31 V                              ; 0.243 V                             ; 5.79e-09 s                 ; 4.66e-09 s                 ; No                        ; Yes                       ;
; S_DB[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; S_DB[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; S_DB[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; S_DB[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; S_DB[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; S_DB[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; S_DB[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.08 V              ; -0.00375 V          ; 0.284 V                              ; 0.246 V                              ; 6.17e-09 s                  ; 4.91e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.08 V             ; -0.00375 V         ; 0.284 V                             ; 0.246 V                             ; 6.17e-09 s                 ; 4.91e-09 s                 ; No                        ; Yes                       ;
; cmos1_sda   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; cmos2_sda   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; S_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; S_CKE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; S_NCS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; S_NWE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; S_NCAS      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; S_NRAS      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; S_DQM[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; S_DQM[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; S_BA[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; S_BA[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; S_A[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; S_A[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; S_A[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; S_A[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; S_A[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; S_A[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; S_A[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; S_A[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; S_A[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; S_A[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; S_A[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; S_A[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; S_A[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; VGA_HSYNC   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; VGA_VSYNC   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; VGAD[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; VGAD[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; VGAD[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; VGAD[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; VGAD[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; VGAD[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.48 V              ; -0.0129 V           ; 0.351 V                              ; 0.278 V                              ; 4.12e-09 s                  ; 3.46e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.48 V             ; -0.0129 V          ; 0.351 V                             ; 0.278 V                             ; 4.12e-09 s                 ; 3.46e-09 s                 ; No                        ; No                        ;
; VGAD[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.48 V              ; -0.014 V            ; 0.359 V                              ; 0.292 V                              ; 3.93e-09 s                  ; 3.26e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.92e-07 V                  ; 3.48 V             ; -0.014 V           ; 0.359 V                             ; 0.292 V                             ; 3.93e-09 s                 ; 3.26e-09 s                 ; No                        ; No                        ;
; VGAD[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; VGAD[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; VGAD[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; VGAD[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; VGAD[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; VGAD[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; VGAD[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; VGAD[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; VGAD[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; cmos1_scl   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; cmos1_reset ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; cmos2_scl   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; cmos2_reset ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; LED[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; LED[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; LED[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; LED[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; S_DB[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; S_DB[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; S_DB[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; S_DB[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; S_DB[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; S_DB[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; S_DB[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.48 V              ; -0.014 V            ; 0.359 V                              ; 0.292 V                              ; 3.93e-09 s                  ; 3.26e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.92e-07 V                  ; 3.48 V             ; -0.014 V           ; 0.359 V                             ; 0.292 V                             ; 3.93e-09 s                 ; 3.26e-09 s                 ; No                        ; No                        ;
; S_DB[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; S_DB[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.48 V              ; -0.014 V            ; 0.359 V                              ; 0.292 V                              ; 3.93e-09 s                  ; 3.26e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.92e-07 V                  ; 3.48 V             ; -0.014 V           ; 0.359 V                             ; 0.292 V                             ; 3.93e-09 s                 ; 3.26e-09 s                 ; No                        ; No                        ;
; S_DB[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; S_DB[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; S_DB[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; S_DB[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; S_DB[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; S_DB[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; S_DB[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.48 V              ; -0.0129 V           ; 0.351 V                              ; 0.278 V                              ; 4.12e-09 s                  ; 3.46e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.48 V             ; -0.0129 V          ; 0.351 V                             ; 0.278 V                             ; 4.12e-09 s                 ; 3.46e-09 s                 ; No                        ; No                        ;
; cmos1_sda   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; cmos2_sda   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                           ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK                                                                 ; CLOCK                                                                 ; 667      ; 0        ; 0        ; 0        ;
; cmos1_pclk                                                            ; cmos1_pclk                                                            ; 33       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk                                                            ; 82       ; 0        ; 0        ; 0        ;
; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k                                 ; 2671     ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k                                 ; 22       ; 0        ; 0        ; 0        ;
; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k                                 ; 2656     ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k                                 ; 22       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 2090     ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 20       ; 0        ; 0        ; 0        ;
; reg_config:reg_config_inst1|clock_20k                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; reg_config:reg_config_inst2|clock_20k                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1274     ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 40       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5        ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 7466     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                            ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK                                                                 ; CLOCK                                                                 ; 667      ; 0        ; 0        ; 0        ;
; cmos1_pclk                                                            ; cmos1_pclk                                                            ; 33       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos1_pclk                                                            ; 82       ; 0        ; 0        ; 0        ;
; reg_config:reg_config_inst1|clock_20k                                 ; reg_config:reg_config_inst1|clock_20k                                 ; 2671     ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k                                 ; 22       ; 0        ; 0        ; 0        ;
; reg_config:reg_config_inst2|clock_20k                                 ; reg_config:reg_config_inst2|clock_20k                                 ; 2656     ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k                                 ; 22       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 2090     ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 20       ; 0        ; 0        ; 0        ;
; reg_config:reg_config_inst1|clock_20k                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; reg_config:reg_config_inst2|clock_20k                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1274     ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 40       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5        ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 7466     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk                                                            ; 25       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k                                 ; 41       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k                                 ; 41       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 65       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 129      ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 17       ; 0        ; 0        ; 0        ;
; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 46       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 263      ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 192      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                         ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; cmos1_pclk                                                            ; 25       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst1|clock_20k                                 ; 41       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst2|clock_20k                                 ; 41       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 65       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 129      ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 17       ; 0        ; 0        ; 0        ;
; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 46       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 263      ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 192      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 37    ; 37   ;
; Unconstrained Input Port Paths  ; 164   ; 164  ;
; Unconstrained Output Ports      ; 60    ; 60   ;
; Unconstrained Output Port Paths ; 406   ; 406  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Mon Sep 12 13:41:30 2016
Info: Command: quartus_sta sdram_ov5640_vga -c sdram_ov5640_vga
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_4en1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a* 
    Info (332165): Entity dcfifo_nen1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID
    Info (332050): read_sdc
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sdram_ov5640_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK CLOCK
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]} {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]} {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]} {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]} {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 13 -duty_cycle 50.00 -name {u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]} {u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name reg_config:reg_config_inst1|clock_20k reg_config:reg_config_inst1|clock_20k
    Info (332105): create_clock -period 1.000 -name reg_config:reg_config_inst2|clock_20k reg_config:reg_config_inst2|clock_20k
    Info (332105): create_clock -period 1.000 -name cmos1_pclk cmos1_pclk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.799
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.799      -234.510 reg_config:reg_config_inst2|clock_20k 
    Info (332119):    -4.793      -217.735 reg_config:reg_config_inst1|clock_20k 
    Info (332119):    -2.989        -5.944 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.243       -28.245 cmos1_pclk 
    Info (332119):    -1.020        -2.955 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.694        -1.379 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.125         0.000 CLOCK 
    Info (332119):   198.831         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -2.232
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.232       -50.038 cmos1_pclk 
    Info (332119):    -0.615        -0.696 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.268        -0.526 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.251        -3.832 reg_config:reg_config_inst1|clock_20k 
    Info (332119):    -0.194        -3.017 reg_config:reg_config_inst2|clock_20k 
    Info (332119):     0.436         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.455         0.000 CLOCK 
    Info (332119):     0.701         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -4.007
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.007      -163.097 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.529       -10.136 reg_config:reg_config_inst1|clock_20k 
    Info (332119):    -0.494        -7.519 reg_config:reg_config_inst2|clock_20k 
    Info (332119):     0.331         0.000 cmos1_pclk 
    Info (332119):     2.940         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.240         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    12.239         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is -1.106
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.106       -42.480 reg_config:reg_config_inst2|clock_20k 
    Info (332119):    -1.025       -36.442 reg_config:reg_config_inst1|clock_20k 
    Info (332119):    -0.790       -19.736 cmos1_pclk 
    Info (332119):     2.074         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.378         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.583         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.819         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -40.175 cmos1_pclk 
    Info (332119):    -1.487       -93.681 reg_config:reg_config_inst1|clock_20k 
    Info (332119):    -1.487       -93.681 reg_config:reg_config_inst2|clock_20k 
    Info (332119):     4.696         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     7.366         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.759         0.000 CLOCK 
    Info (332119):    20.530         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    99.702         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.397
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.397      -197.101 reg_config:reg_config_inst1|clock_20k 
    Info (332119):    -4.381      -213.827 reg_config:reg_config_inst2|clock_20k 
    Info (332119):    -2.631        -5.260 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.091       -24.701 cmos1_pclk 
    Info (332119):    -0.867        -2.563 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.493        -0.978 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.452         0.000 CLOCK 
    Info (332119):   198.929         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -2.104
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.104       -46.596 cmos1_pclk 
    Info (332119):    -0.531        -0.595 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.375        -0.742 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.115        -1.141 reg_config:reg_config_inst1|clock_20k 
    Info (332119):    -0.086        -0.785 reg_config:reg_config_inst2|clock_20k 
    Info (332119):     0.385         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403         0.000 CLOCK 
    Info (332119):     0.649         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -3.566
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.566      -144.261 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.679       -16.904 reg_config:reg_config_inst1|clock_20k 
    Info (332119):    -0.649       -14.163 reg_config:reg_config_inst2|clock_20k 
    Info (332119):     0.323         0.000 cmos1_pclk 
    Info (332119):     3.357         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.685         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    12.936         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is -0.921
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.921       -35.405 reg_config:reg_config_inst2|clock_20k 
    Info (332119):    -0.828       -28.813 reg_config:reg_config_inst1|clock_20k 
    Info (332119):    -0.785       -19.625 cmos1_pclk 
    Info (332119):     1.884         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.123         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.322         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.287         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -40.175 cmos1_pclk 
    Info (332119):    -1.487       -93.681 reg_config:reg_config_inst1|clock_20k 
    Info (332119):    -1.487       -93.681 reg_config:reg_config_inst2|clock_20k 
    Info (332119):     4.697         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     7.350         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.773         0.000 CLOCK 
    Info (332119):    20.530         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    99.699         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.479
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.479       -57.305 reg_config:reg_config_inst1|clock_20k 
    Info (332119):    -1.453       -64.090 reg_config:reg_config_inst2|clock_20k 
    Info (332119):    -0.913        -1.808 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.549        -1.093 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.042        -0.076 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.073         0.000 cmos1_pclk 
    Info (332119):    17.933         0.000 CLOCK 
    Info (332119):   199.513         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -1.230
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.230       -27.256 cmos1_pclk 
    Info (332119):    -0.478        -9.594 reg_config:reg_config_inst1|clock_20k 
    Info (332119):    -0.440        -9.121 reg_config:reg_config_inst2|clock_20k 
    Info (332119):    -0.397        -0.680 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.015         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.179         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187         0.000 CLOCK 
    Info (332119):     0.269         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -1.421
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.421       -57.717 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.085        -0.599 reg_config:reg_config_inst1|clock_20k 
    Info (332119):    -0.078        -0.468 reg_config:reg_config_inst2|clock_20k 
    Info (332119):     0.512         0.000 cmos1_pclk 
    Info (332119):     5.755         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.349         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    16.440         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is -0.797
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.797       -31.744 reg_config:reg_config_inst2|clock_20k 
    Info (332119):    -0.788       -29.659 reg_config:reg_config_inst1|clock_20k 
    Info (332119):    -0.406       -10.150 cmos1_pclk 
    Info (332119):     0.931         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.015         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.098         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.179         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -40.210 cmos1_pclk 
    Info (332119):    -1.000       -63.000 reg_config:reg_config_inst1|clock_20k 
    Info (332119):    -1.000       -63.000 reg_config:reg_config_inst2|clock_20k 
    Info (332119):     4.750         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     7.441         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.275         0.000 CLOCK 
    Info (332119):    20.617         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    99.783         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 514 megabytes
    Info: Processing ended: Mon Sep 12 13:41:35 2016
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


