# 4 Bit BCD Counter in Verilog HDL, Simulated in EDA Playground
