// Seed: 1280889808
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output logic [7:0] id_1;
  assign id_1[(1)] = -1 < -1;
  bit id_3;
  reg id_4;
  always @(id_2 or id_4) begin : LABEL_0
    id_4 = -1;
    id_3 = id_2;
    wait (id_3);
  end
endmodule
module module_1 #(
    parameter id_5 = 32'd20,
    parameter id_8 = 32'd64
) (
    input tri1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output wand id_3,
    input tri1 id_4,
    input tri0 _id_5,
    output tri1 id_6,
    input wand id_7,
    input uwire _id_8,
    input tri1 id_9,
    input wire id_10
);
  wire id_12;
  localparam id_13 = -1;
  wire id_14;
  ;
  logic [-1 : 1 'b0] id_15;
  ;
  logic [7:0] id_16;
  assign id_16[id_8-id_5] = 1;
  localparam id_17 = -1;
  assign {id_8, id_2} = 1;
  module_0 modCall_1 (
      id_16,
      id_12
  );
  assign modCall_1.id_4 = 0;
  integer id_18;
  id_19 :
  assert property (@(posedge -1) id_17)
  else $unsigned(98);
  ;
endmodule
