Tiantao Lu , Ankur Srivastava, Gated low-power clock tree synthesis for 3D-ICs, Proceedings of the 2014 international symposium on Low power electronics and design, August 11-13, 2014, La Jolla, California, USA
Tiantao Lu , Ankur Srivastava, Electromigration-aware Clock Tree Synthesis for TSV-based 3D-ICs, Proceedings of the 25th edition on Great Lakes Symposium on VLSI, May 20-22, 2015, Pittsburgh, Pennsylvania, USA
Juyeon Kim , Deokjin Joo , Taewhan Kim, An optimal algorithm of adjustable delay buffer insertion for solving clock skew variation problem, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas
Juyeon Kim , Deokjin Joo , Taewhan Kim, Optimal utilization of adjustable delay clock buffers for timing correction in designs with multiple power modes, Integration, the VLSI Journal, v.52 n.C, p.91-101, January 2016
