Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/afs/ece.cmu.edu/usr/jcnelson/Private/class/545/break-the-xilence/project/verilo
g/ipcore_dir/coregen.cgp.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'clocking'...
Applying external generics to 'clocking'...
Delivering associated files for 'clocking'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'clocking'...
Delivered 3 files into directory
/afs/ece.cmu.edu/usr/jcnelson/Private/class/545/break-the-xilence/project/verilo
g/ipcore_dir/tmp/_cg/clocking
Delivered 1 file into directory
/afs/ece.cmu.edu/usr/jcnelson/Private/class/545/break-the-xilence/project/verilo
g/ipcore_dir/tmp/_cg/clocking
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '7z020.nph' in environment
/afs/ece.cmu.edu/support/xilinx/xilinx.release/14.2/ISE_DS/ISE/.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating ISE project...
XCO file found: clocking.xco
XMDF file found: clocking_xmdf.tcl
Adding
/afs/ece.cmu.edu/usr/jcnelson/Private/class/545/break-the-xilence/project/verilo
g/ipcore_dir/tmp/_cg/clocking/example_design/clocking_exdes.ucf -view all
-origin_type created
Adding
/afs/ece.cmu.edu/usr/jcnelson/Private/class/545/break-the-xilence/project/verilo
g/ipcore_dir/tmp/_cg/clocking/example_design/clocking_exdes.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/afs/ece.cmu.edu/usr/jcnelson/Private/class/545/break-the-xilence/project/ve
   rilog/ipcore_dir/tmp/_cg/clocking/example_design/clocking_exdes.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/afs/ece.cmu.edu/usr/jcnelson/Private/class/545/break-the-xilence/project/verilo
g/ipcore_dir/tmp/_cg/clocking.asy -view all -origin_type imported
Adding
/afs/ece.cmu.edu/usr/jcnelson/Private/class/545/break-the-xilence/project/verilo
g/ipcore_dir/tmp/_cg/clocking.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/afs/ece.cmu.edu/usr/jcnelson/Private/class/545/break-the-xilence/project/ve
   rilog/ipcore_dir/tmp/_cg/clocking.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/afs/ece.cmu.edu/usr/jcnelson/Private/class/545/break-the-xilence/project/verilo
g/ipcore_dir/tmp/_cg/clocking.veo -view all -origin_type imported
WARNING: This core does not have a top level called "/clocking"
WARNING: Top level has been set to "/clocking_exdes"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Closed project file.
