{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 10:47:39 2013 " "Info: Processing started: Thu May 02 10:47:39 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off designtemplate -c designtemplate " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off designtemplate -c designtemplate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_Y " "Info: Assuming node \"CLK_Y\" is an undefined clock" {  } { { "designtemplate.bdf" "" { Schematic "Z:/ENGN3050/tutorial3/designtemplate.bdf" { { 104 112 280 120 "CLK_Y" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_Y" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "INT_CLK_GEN:INT_CLK_GEN_1\|CLK_1HZ_Z " "Info: Detected ripple clock \"INT_CLK_GEN:INT_CLK_GEN_1\|CLK_1HZ_Z\" as buffer" {  } { { "INT_CLK_GEN.vhd" "" { Text "Z:/ENGN3050/tutorial3/INT_CLK_GEN.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INT_CLK_GEN:INT_CLK_GEN_1\|CLK_1HZ_Z" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_Y register INT_CLK_GEN:INT_CLK_GEN_1\|CLK_1HZ_CNT\[0\] register INT_CLK_GEN:INT_CLK_GEN_1\|CLK_1HZ_CNT\[22\] 76.92 MHz 13.0 ns Internal " "Info: Clock \"CLK_Y\" has Internal fmax of 76.92 MHz between source register \"INT_CLK_GEN:INT_CLK_GEN_1\|CLK_1HZ_CNT\[0\]\" and destination register \"INT_CLK_GEN:INT_CLK_GEN_1\|CLK_1HZ_CNT\[22\]\" (period= 13.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.000 ns + Longest register register " "Info: + Longest register to register delay is 9.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns INT_CLK_GEN:INT_CLK_GEN_1\|CLK_1HZ_CNT\[0\] 1 REG LC2 35 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2; Fanout = 35; REG Node = 'INT_CLK_GEN:INT_CLK_GEN_1\|CLK_1HZ_CNT\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_CNT[0] } "NODE_NAME" } } { "INT_CLK_GEN.vhd" "" { Text "Z:/ENGN3050/tutorial3/INT_CLK_GEN.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(4.000 ns) 5.000 ns INT_CLK_GEN:INT_CLK_GEN_1\|lpm_add_sub:Add0\|addcore:adder\[2\]\|a_csnbuffer:result_node\|sout_node\[6\]~53 2 COMB LC9 1 " "Info: 2: + IC(1.000 ns) + CELL(4.000 ns) = 5.000 ns; Loc. = LC9; Fanout = 1; COMB Node = 'INT_CLK_GEN:INT_CLK_GEN_1\|lpm_add_sub:Add0\|addcore:adder\[2\]\|a_csnbuffer:result_node\|sout_node\[6\]~53'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.000 ns" { INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_CNT[0] INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0|addcore:adder[2]|a_csnbuffer:result_node|sout_node[6]~53 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 9.000 ns INT_CLK_GEN:INT_CLK_GEN_1\|CLK_1HZ_CNT\[22\] 3 REG LC16 13 " "Info: 3: + IC(1.000 ns) + CELL(3.000 ns) = 9.000 ns; Loc. = LC16; Fanout = 13; REG Node = 'INT_CLK_GEN:INT_CLK_GEN_1\|CLK_1HZ_CNT\[22\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.000 ns" { INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0|addcore:adder[2]|a_csnbuffer:result_node|sout_node[6]~53 INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_CNT[22] } "NODE_NAME" } } { "INT_CLK_GEN.vhd" "" { Text "Z:/ENGN3050/tutorial3/INT_CLK_GEN.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.000 ns ( 77.78 % ) " "Info: Total cell delay = 7.000 ns ( 77.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 22.22 % ) " "Info: Total interconnect delay = 2.000 ns ( 22.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.000 ns" { INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_CNT[0] INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0|addcore:adder[2]|a_csnbuffer:result_node|sout_node[6]~53 INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_CNT[22] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.000 ns" { INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_CNT[0] {} INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0|addcore:adder[2]|a_csnbuffer:result_node|sout_node[6]~53 {} INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_CNT[22] {} } { 0.000ns 1.000ns 1.000ns } { 0.000ns 4.000ns 3.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Y destination 1.500 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_Y\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CLK_Y 1 CLK PIN_83 26 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 26; CLK Node = 'CLK_Y'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } } { "designtemplate.bdf" "" { Schematic "Z:/ENGN3050/tutorial3/designtemplate.bdf" { { 104 112 280 120 "CLK_Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns INT_CLK_GEN:INT_CLK_GEN_1\|CLK_1HZ_CNT\[22\] 2 REG LC16 13 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC16; Fanout = 13; REG Node = 'INT_CLK_GEN:INT_CLK_GEN_1\|CLK_1HZ_CNT\[22\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.000 ns" { CLK_Y INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_CNT[22] } "NODE_NAME" } } { "INT_CLK_GEN.vhd" "" { Text "Z:/ENGN3050/tutorial3/INT_CLK_GEN.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK_Y INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_CNT[22] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.500 ns" { CLK_Y {} CLK_Y~out {} INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_CNT[22] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Y source 1.500 ns - Longest register " "Info: - Longest clock path from clock \"CLK_Y\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CLK_Y 1 CLK PIN_83 26 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 26; CLK Node = 'CLK_Y'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } } { "designtemplate.bdf" "" { Schematic "Z:/ENGN3050/tutorial3/designtemplate.bdf" { { 104 112 280 120 "CLK_Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns INT_CLK_GEN:INT_CLK_GEN_1\|CLK_1HZ_CNT\[0\] 2 REG LC2 35 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC2; Fanout = 35; REG Node = 'INT_CLK_GEN:INT_CLK_GEN_1\|CLK_1HZ_CNT\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.000 ns" { CLK_Y INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_CNT[0] } "NODE_NAME" } } { "INT_CLK_GEN.vhd" "" { Text "Z:/ENGN3050/tutorial3/INT_CLK_GEN.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK_Y INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_CNT[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.500 ns" { CLK_Y {} CLK_Y~out {} INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_CNT[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK_Y INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_CNT[22] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.500 ns" { CLK_Y {} CLK_Y~out {} INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_CNT[22] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK_Y INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_CNT[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.500 ns" { CLK_Y {} CLK_Y~out {} INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_CNT[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "INT_CLK_GEN.vhd" "" { Text "Z:/ENGN3050/tutorial3/INT_CLK_GEN.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "3.000 ns + " "Info: + Micro setup delay of destination is 3.000 ns" {  } { { "INT_CLK_GEN.vhd" "" { Text "Z:/ENGN3050/tutorial3/INT_CLK_GEN.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.000 ns" { INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_CNT[0] INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0|addcore:adder[2]|a_csnbuffer:result_node|sout_node[6]~53 INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_CNT[22] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.000 ns" { INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_CNT[0] {} INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0|addcore:adder[2]|a_csnbuffer:result_node|sout_node[6]~53 {} INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_CNT[22] {} } { 0.000ns 1.000ns 1.000ns } { 0.000ns 4.000ns 3.000ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK_Y INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_CNT[22] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.500 ns" { CLK_Y {} CLK_Y~out {} INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_CNT[22] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK_Y INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_CNT[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.500 ns" { CLK_Y {} CLK_Y~out {} INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_CNT[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_Y SEGG_Z inst2 14.500 ns register " "Info: tco from clock \"CLK_Y\" to destination pin \"SEGG_Z\" through register \"inst2\" is 14.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Y source 6.500 ns + Longest register " "Info: + Longest clock path from clock \"CLK_Y\" to source register is 6.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CLK_Y 1 CLK PIN_83 26 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 26; CLK Node = 'CLK_Y'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } } { "designtemplate.bdf" "" { Schematic "Z:/ENGN3050/tutorial3/designtemplate.bdf" { { 104 112 280 120 "CLK_Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 2.500 ns INT_CLK_GEN:INT_CLK_GEN_1\|CLK_1HZ_Z 2 REG LC31 3 " "Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 2.500 ns; Loc. = LC31; Fanout = 3; REG Node = 'INT_CLK_GEN:INT_CLK_GEN_1\|CLK_1HZ_Z'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.000 ns" { CLK_Y INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_Z } "NODE_NAME" } } { "INT_CLK_GEN.vhd" "" { Text "Z:/ENGN3050/tutorial3/INT_CLK_GEN.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 6.500 ns inst2 3 REG LC19 16 " "Info: 3: + IC(1.000 ns) + CELL(3.000 ns) = 6.500 ns; Loc. = LC19; Fanout = 16; REG Node = 'inst2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.000 ns" { INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_Z inst2 } "NODE_NAME" } } { "designtemplate.bdf" "" { Schematic "Z:/ENGN3050/tutorial3/designtemplate.bdf" { { 320 912 976 400 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.500 ns ( 84.62 % ) " "Info: Total cell delay = 5.500 ns ( 84.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 15.38 % ) " "Info: Total interconnect delay = 1.000 ns ( 15.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.500 ns" { CLK_Y INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_Z inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.500 ns" { CLK_Y {} CLK_Y~out {} INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_Z {} inst2 {} } { 0.000ns 0.000ns 0.000ns 1.000ns } { 0.000ns 1.500ns 1.000ns 3.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "designtemplate.bdf" "" { Schematic "Z:/ENGN3050/tutorial3/designtemplate.bdf" { { 320 912 976 400 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.000 ns + Longest register pin " "Info: + Longest register to pin delay is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG LC19 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC19; Fanout = 16; REG Node = 'inst2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "designtemplate.bdf" "" { Schematic "Z:/ENGN3050/tutorial3/designtemplate.bdf" { { 320 912 976 400 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(4.000 ns) 5.000 ns BCD7SEG:BCD7SEG_1\|lpm_mux0:inst25\|lpm_mux:lpm_mux_component\|muxlut:\$00009\|result_node~4 2 COMB LC104 1 " "Info: 2: + IC(1.000 ns) + CELL(4.000 ns) = 5.000 ns; Loc. = LC104; Fanout = 1; COMB Node = 'BCD7SEG:BCD7SEG_1\|lpm_mux0:inst25\|lpm_mux:lpm_mux_component\|muxlut:\$00009\|result_node~4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.000 ns" { inst2 BCD7SEG:BCD7SEG_1|lpm_mux0:inst25|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~4 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/muxlut.tdf" 171 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 7.000 ns SEGG_Z 3 PIN PIN_67 0 " "Info: 3: + IC(0.000 ns) + CELL(2.000 ns) = 7.000 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'SEGG_Z'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.000 ns" { BCD7SEG:BCD7SEG_1|lpm_mux0:inst25|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~4 SEGG_Z } "NODE_NAME" } } { "designtemplate.bdf" "" { Schematic "Z:/ENGN3050/tutorial3/designtemplate.bdf" { { 240 928 1104 256 "SEGG_Z" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.000 ns ( 85.71 % ) " "Info: Total cell delay = 6.000 ns ( 85.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 14.29 % ) " "Info: Total interconnect delay = 1.000 ns ( 14.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.000 ns" { inst2 BCD7SEG:BCD7SEG_1|lpm_mux0:inst25|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~4 SEGG_Z } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.000 ns" { inst2 {} BCD7SEG:BCD7SEG_1|lpm_mux0:inst25|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~4 {} SEGG_Z {} } { 0.000ns 1.000ns 0.000ns } { 0.000ns 4.000ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.500 ns" { CLK_Y INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_Z inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.500 ns" { CLK_Y {} CLK_Y~out {} INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_Z {} inst2 {} } { 0.000ns 0.000ns 0.000ns 1.000ns } { 0.000ns 1.500ns 1.000ns 3.000ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.000 ns" { inst2 BCD7SEG:BCD7SEG_1|lpm_mux0:inst25|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~4 SEGG_Z } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.000 ns" { inst2 {} BCD7SEG:BCD7SEG_1|lpm_mux0:inst25|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~4 {} SEGG_Z {} } { 0.000ns 1.000ns 0.000ns } { 0.000ns 4.000ns 2.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "279 " "Info: Peak virtual memory: 279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 10:47:41 2013 " "Info: Processing ended: Thu May 02 10:47:41 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
