1,64f9737742a0,add2q_l,L1: The message is added to the processing queue from the core,0,2,cycle
1,64f9737742a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
1,64f9737742a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,2,cycle
1,64f9737742a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2,cycle
1,64f9737742a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2,cycle
1,64f9737742a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3,cycle
1,64f9737742a0,add2q_u,L1 receives message from the bus,0,4,cycle
1,64f9737742a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,4,cycle
1,64f9737742a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1,64f9737742a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,4,cycle
1,64f9737742a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,4,cycle
1,64f9737742a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,4,cycle
1,64f9737742a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,261,cycle
1,64f9737742a0,respond,LLC sends response message to the requesting L1,LLC,261,cycle
1,64f9737742a0,updaDat,LLC updates its data array,LLC,261,cycle
1,64f9737742a0,wrCache,LLC: New data written to cache,LLC,261,cycle
1,64f9737742a0,respond,LLC sends response message to the requesting L1,LLC,262,cycle
1,64f9737742a0,add2q_u,L1 receives message from the bus,0,266,cycle
1,64f9737742a0,respond,L1 responds to core,0,266,cycle
1,64f9737742a0,updaDat,L1 attempts to update its data array,0,266,cycle
1,64f9737742a0,wrCache,L1: New data written to cache,0,266,cycle
2,64f9737742a8,add2q_l,L1: The message is added to the processing queue from the core,0,268,cycle
2,64f9737742a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,268,cycle
2,64f9737742a8,hitActn,L1: request is a hit,0,268,cycle
3,64f9737742b0,add2q_l,L1: The message is added to the processing queue from the core,0,270,cycle
3,64f9737742b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,270,cycle
3,64f9737742b0,hitActn,L1: request is a hit,0,270,cycle
4,64f9737742b8,add2q_l,L1: The message is added to the processing queue from the core,0,272,cycle
4,64f9737742b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,272,cycle
4,64f9737742b8,hitActn,L1: request is a hit,0,272,cycle
5,64f9737742c0,add2q_l,L1: The message is added to the processing queue from the core,0,274,cycle
5,64f9737742c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
5,64f9737742c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,274,cycle
5,64f9737742c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,274,cycle
5,64f9737742c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,274,cycle
5,64f9737742c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,275,cycle
5,64f9737742c0,add2q_u,L1 receives message from the bus,0,276,cycle
5,64f9737742c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,276,cycle
5,64f9737742c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
5,64f9737742c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,276,cycle
5,64f9737742c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,276,cycle
5,64f9737742c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,276,cycle
5,64f9737742c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,533,cycle
5,64f9737742c0,respond,LLC sends response message to the requesting L1,LLC,533,cycle
5,64f9737742c0,updaDat,LLC updates its data array,LLC,533,cycle
5,64f9737742c0,wrCache,LLC: New data written to cache,LLC,533,cycle
5,64f9737742c0,respond,LLC sends response message to the requesting L1,LLC,534,cycle
5,64f9737742c0,add2q_u,L1 receives message from the bus,0,538,cycle
5,64f9737742c0,respond,L1 responds to core,0,538,cycle
5,64f9737742c0,updaDat,L1 attempts to update its data array,0,538,cycle
5,64f9737742c0,wrCache,L1: New data written to cache,0,538,cycle
6,64f9737742c8,add2q_l,L1: The message is added to the processing queue from the core,0,540,cycle
6,64f9737742c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,540,cycle
6,64f9737742c8,hitActn,L1: request is a hit,0,540,cycle
7,64f9737742d0,add2q_l,L1: The message is added to the processing queue from the core,0,542,cycle
7,64f9737742d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,542,cycle
7,64f9737742d0,hitActn,L1: request is a hit,0,542,cycle
8,64f9737742d8,add2q_l,L1: The message is added to the processing queue from the core,0,544,cycle
8,64f9737742d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,544,cycle
8,64f9737742d8,hitActn,L1: request is a hit,0,544,cycle
9,64f9737742e0,add2q_l,L1: The message is added to the processing queue from the core,0,546,cycle
9,64f9737742e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,546,cycle
9,64f9737742e0,hitActn,L1: request is a hit,0,546,cycle
10,64f9737742e8,add2q_l,L1: The message is added to the processing queue from the core,0,548,cycle
10,64f9737742e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,548,cycle
10,64f9737742e8,hitActn,L1: request is a hit,0,548,cycle
11,64f9737742f0,add2q_l,L1: The message is added to the processing queue from the core,0,550,cycle
11,64f9737742f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,550,cycle
11,64f9737742f0,hitActn,L1: request is a hit,0,550,cycle
12,64f9737742f8,add2q_l,L1: The message is added to the processing queue from the core,0,552,cycle
12,64f9737742f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,552,cycle
12,64f9737742f8,hitActn,L1: request is a hit,0,552,cycle
13,64f973774300,add2q_l,L1: The message is added to the processing queue from the core,0,554,cycle
13,64f973774300,Miss?  ,L1: Was the request a miss?,0,1,boolean
13,64f973774300,MSIredy,L1: Protocol determines message is now ready to be processed,0,554,cycle
13,64f973774300,msgProc,L1: message is taken from the L1's processing queue to be processed,0,554,cycle
13,64f973774300,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,554,cycle
13,64f973774300,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,555,cycle
13,64f973774300,add2q_u,L1 receives message from the bus,0,556,cycle
13,64f973774300,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,556,cycle
13,64f973774300,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
13,64f973774300,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,556,cycle
13,64f973774300,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,556,cycle
13,64f973774300,add_req,LLC miss -> LLC sends request to DRAM,LLC,556,cycle
13,64f973774300,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,813,cycle
13,64f973774300,respond,LLC sends response message to the requesting L1,LLC,813,cycle
13,64f973774300,updaDat,LLC updates its data array,LLC,813,cycle
13,64f973774300,wrCache,LLC: New data written to cache,LLC,813,cycle
13,64f973774300,respond,LLC sends response message to the requesting L1,LLC,814,cycle
13,64f973774300,add2q_u,L1 receives message from the bus,0,818,cycle
13,64f973774300,respond,L1 responds to core,0,818,cycle
13,64f973774300,updaDat,L1 attempts to update its data array,0,818,cycle
13,64f973774300,wrCache,L1: New data written to cache,0,818,cycle
14,64f973774308,add2q_l,L1: The message is added to the processing queue from the core,0,820,cycle
14,64f973774308,msgProc,L1: message is taken from the L1's processing queue to be processed,0,820,cycle
14,64f973774308,hitActn,L1: request is a hit,0,820,cycle
15,64f973774310,add2q_l,L1: The message is added to the processing queue from the core,0,822,cycle
15,64f973774310,msgProc,L1: message is taken from the L1's processing queue to be processed,0,822,cycle
15,64f973774310,hitActn,L1: request is a hit,0,822,cycle
16,64f973774318,add2q_l,L1: The message is added to the processing queue from the core,0,824,cycle
16,64f973774318,msgProc,L1: message is taken from the L1's processing queue to be processed,0,824,cycle
16,64f973774318,hitActn,L1: request is a hit,0,824,cycle
17,64f973774320,add2q_l,L1: The message is added to the processing queue from the core,0,826,cycle
17,64f973774320,msgProc,L1: message is taken from the L1's processing queue to be processed,0,826,cycle
17,64f973774320,hitActn,L1: request is a hit,0,826,cycle
18,64f973774328,add2q_l,L1: The message is added to the processing queue from the core,0,828,cycle
18,64f973774328,msgProc,L1: message is taken from the L1's processing queue to be processed,0,828,cycle
18,64f973774328,hitActn,L1: request is a hit,0,828,cycle
19,64f973774330,add2q_l,L1: The message is added to the processing queue from the core,0,830,cycle
19,64f973774330,msgProc,L1: message is taken from the L1's processing queue to be processed,0,830,cycle
19,64f973774330,hitActn,L1: request is a hit,0,830,cycle
20,64f973774338,add2q_l,L1: The message is added to the processing queue from the core,0,832,cycle
20,64f973774338,msgProc,L1: message is taken from the L1's processing queue to be processed,0,832,cycle
20,64f973774338,hitActn,L1: request is a hit,0,832,cycle
21,64f973774340,add2q_l,L1: The message is added to the processing queue from the core,0,834,cycle
21,64f973774340,Miss?  ,L1: Was the request a miss?,0,1,boolean
21,64f973774340,MSIredy,L1: Protocol determines message is now ready to be processed,0,834,cycle
21,64f973774340,msgProc,L1: message is taken from the L1's processing queue to be processed,0,834,cycle
21,64f973774340,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,834,cycle
21,64f973774340,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,835,cycle
21,64f973774340,add2q_u,L1 receives message from the bus,0,836,cycle
21,64f973774340,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,836,cycle
21,64f973774340,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
21,64f973774340,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,836,cycle
21,64f973774340,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,836,cycle
21,64f973774340,add_req,LLC miss -> LLC sends request to DRAM,LLC,836,cycle
21,64f973774340,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,1093,cycle
21,64f973774340,respond,LLC sends response message to the requesting L1,LLC,1093,cycle
21,64f973774340,updaDat,LLC updates its data array,LLC,1093,cycle
21,64f973774340,wrCache,LLC: New data written to cache,LLC,1093,cycle
21,64f973774340,respond,LLC sends response message to the requesting L1,LLC,1094,cycle
21,64f973774340,add2q_u,L1 receives message from the bus,0,1098,cycle
21,64f973774340,respond,L1 responds to core,0,1098,cycle
21,64f973774340,updaDat,L1 attempts to update its data array,0,1098,cycle
21,64f973774340,wrCache,L1: New data written to cache,0,1098,cycle
22,64f973774348,add2q_l,L1: The message is added to the processing queue from the core,0,1100,cycle
22,64f973774348,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1100,cycle
22,64f973774348,hitActn,L1: request is a hit,0,1100,cycle
23,64f973774350,add2q_l,L1: The message is added to the processing queue from the core,0,1102,cycle
23,64f973774350,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1102,cycle
23,64f973774350,hitActn,L1: request is a hit,0,1102,cycle
24,64f973774358,add2q_l,L1: The message is added to the processing queue from the core,0,1104,cycle
24,64f973774358,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1104,cycle
24,64f973774358,hitActn,L1: request is a hit,0,1104,cycle
25,64f973774360,add2q_l,L1: The message is added to the processing queue from the core,0,1106,cycle
25,64f973774360,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1106,cycle
25,64f973774360,hitActn,L1: request is a hit,0,1106,cycle
26,64f973774368,add2q_l,L1: The message is added to the processing queue from the core,0,1108,cycle
26,64f973774368,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1108,cycle
26,64f973774368,hitActn,L1: request is a hit,0,1108,cycle
27,64f973774370,add2q_l,L1: The message is added to the processing queue from the core,0,1110,cycle
27,64f973774370,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1110,cycle
27,64f973774370,hitActn,L1: request is a hit,0,1110,cycle
28,64f973774378,add2q_l,L1: The message is added to the processing queue from the core,0,1112,cycle
28,64f973774378,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1112,cycle
28,64f973774378,hitActn,L1: request is a hit,0,1112,cycle
29,64f973774380,add2q_l,L1: The message is added to the processing queue from the core,0,1114,cycle
29,64f973774380,Miss?  ,L1: Was the request a miss?,0,1,boolean
29,64f973774380,MSIredy,L1: Protocol determines message is now ready to be processed,0,1114,cycle
29,64f973774380,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1114,cycle
29,64f973774380,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1114,cycle
29,64f973774380,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1115,cycle
29,64f973774380,add2q_u,L1 receives message from the bus,0,1116,cycle
29,64f973774380,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,1116,cycle
29,64f973774380,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
29,64f973774380,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,1116,cycle
29,64f973774380,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,1116,cycle
29,64f973774380,add_req,LLC miss -> LLC sends request to DRAM,LLC,1116,cycle
29,64f973774380,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,1373,cycle
29,64f973774380,respond,LLC sends response message to the requesting L1,LLC,1373,cycle
29,64f973774380,updaDat,LLC updates its data array,LLC,1373,cycle
29,64f973774380,wrCache,LLC: New data written to cache,LLC,1373,cycle
29,64f973774380,respond,LLC sends response message to the requesting L1,LLC,1374,cycle
29,64f973774380,add2q_u,L1 receives message from the bus,0,1378,cycle
29,64f973774380,respond,L1 responds to core,0,1378,cycle
29,64f973774380,updaDat,L1 attempts to update its data array,0,1378,cycle
29,64f973774380,wrCache,L1: New data written to cache,0,1378,cycle
30,64f973774388,add2q_l,L1: The message is added to the processing queue from the core,0,1380,cycle
30,64f973774388,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1380,cycle
30,64f973774388,hitActn,L1: request is a hit,0,1380,cycle
31,64f973774390,add2q_l,L1: The message is added to the processing queue from the core,0,1382,cycle
31,64f973774390,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1382,cycle
31,64f973774390,hitActn,L1: request is a hit,0,1382,cycle
32,64f973774398,add2q_l,L1: The message is added to the processing queue from the core,0,1384,cycle
32,64f973774398,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1384,cycle
32,64f973774398,hitActn,L1: request is a hit,0,1384,cycle
33,64f9737743a0,add2q_l,L1: The message is added to the processing queue from the core,0,1386,cycle
33,64f9737743a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1386,cycle
33,64f9737743a0,hitActn,L1: request is a hit,0,1386,cycle
34,64f9737743a8,add2q_l,L1: The message is added to the processing queue from the core,0,1388,cycle
34,64f9737743a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1388,cycle
34,64f9737743a8,hitActn,L1: request is a hit,0,1388,cycle
35,64f9737743b0,add2q_l,L1: The message is added to the processing queue from the core,0,1390,cycle
35,64f9737743b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1390,cycle
35,64f9737743b0,hitActn,L1: request is a hit,0,1390,cycle
36,64f9737743b8,add2q_l,L1: The message is added to the processing queue from the core,0,1392,cycle
36,64f9737743b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1392,cycle
36,64f9737743b8,hitActn,L1: request is a hit,0,1392,cycle
37,64f9737743c0,add2q_l,L1: The message is added to the processing queue from the core,0,1394,cycle
37,64f9737743c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
37,64f9737743c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,1394,cycle
37,64f9737743c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1394,cycle
37,64f9737743c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1394,cycle
37,64f9737743c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1395,cycle
37,64f9737743c0,add2q_u,L1 receives message from the bus,0,1396,cycle
37,64f9737743c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,1396,cycle
37,64f9737743c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
37,64f9737743c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,1396,cycle
37,64f9737743c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,1396,cycle
37,64f9737743c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,1396,cycle
37,64f9737743c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,1653,cycle
37,64f9737743c0,respond,LLC sends response message to the requesting L1,LLC,1653,cycle
37,64f9737743c0,updaDat,LLC updates its data array,LLC,1653,cycle
37,64f9737743c0,wrCache,LLC: New data written to cache,LLC,1653,cycle
37,64f9737743c0,respond,LLC sends response message to the requesting L1,LLC,1654,cycle
37,64f9737743c0,add2q_u,L1 receives message from the bus,0,1658,cycle
37,64f9737743c0,respond,L1 responds to core,0,1658,cycle
37,64f9737743c0,updaDat,L1 attempts to update its data array,0,1658,cycle
37,64f9737743c0,wrCache,L1: New data written to cache,0,1658,cycle
38,64f9737743c8,add2q_l,L1: The message is added to the processing queue from the core,0,1660,cycle
38,64f9737743c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1660,cycle
38,64f9737743c8,hitActn,L1: request is a hit,0,1660,cycle
39,64f9737743d0,add2q_l,L1: The message is added to the processing queue from the core,0,1662,cycle
39,64f9737743d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1662,cycle
39,64f9737743d0,hitActn,L1: request is a hit,0,1662,cycle
40,64f9737743d8,add2q_l,L1: The message is added to the processing queue from the core,0,1664,cycle
40,64f9737743d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1664,cycle
40,64f9737743d8,hitActn,L1: request is a hit,0,1664,cycle
41,64f9737743e0,add2q_l,L1: The message is added to the processing queue from the core,0,1666,cycle
41,64f9737743e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1666,cycle
41,64f9737743e0,hitActn,L1: request is a hit,0,1666,cycle
42,64f9737743e8,add2q_l,L1: The message is added to the processing queue from the core,0,1668,cycle
42,64f9737743e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1668,cycle
42,64f9737743e8,hitActn,L1: request is a hit,0,1668,cycle
43,64f9737743f0,add2q_l,L1: The message is added to the processing queue from the core,0,1670,cycle
43,64f9737743f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1670,cycle
43,64f9737743f0,hitActn,L1: request is a hit,0,1670,cycle
44,64f9737743f8,add2q_l,L1: The message is added to the processing queue from the core,0,1672,cycle
44,64f9737743f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1672,cycle
44,64f9737743f8,hitActn,L1: request is a hit,0,1672,cycle
45,64f973774400,add2q_l,L1: The message is added to the processing queue from the core,0,1674,cycle
45,64f973774400,Miss?  ,L1: Was the request a miss?,0,1,boolean
45,64f973774400,MSIredy,L1: Protocol determines message is now ready to be processed,0,1674,cycle
45,64f973774400,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1674,cycle
45,64f973774400,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1674,cycle
45,64f973774400,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1675,cycle
45,64f973774400,add2q_u,L1 receives message from the bus,0,1676,cycle
45,64f973774400,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,1676,cycle
45,64f973774400,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
45,64f973774400,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,1676,cycle
45,64f973774400,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,1676,cycle
45,64f973774400,add_req,LLC miss -> LLC sends request to DRAM,LLC,1676,cycle
45,64f973774400,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,1933,cycle
45,64f973774400,respond,LLC sends response message to the requesting L1,LLC,1933,cycle
45,64f973774400,updaDat,LLC updates its data array,LLC,1933,cycle
45,64f973774400,wrCache,LLC: New data written to cache,LLC,1933,cycle
45,64f973774400,respond,LLC sends response message to the requesting L1,LLC,1934,cycle
45,64f973774400,add2q_u,L1 receives message from the bus,0,1938,cycle
45,64f973774400,respond,L1 responds to core,0,1938,cycle
45,64f973774400,updaDat,L1 attempts to update its data array,0,1938,cycle
45,64f973774400,wrCache,L1: New data written to cache,0,1938,cycle
46,64f973774408,add2q_l,L1: The message is added to the processing queue from the core,0,1940,cycle
46,64f973774408,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1940,cycle
46,64f973774408,hitActn,L1: request is a hit,0,1940,cycle
47,64f973774410,add2q_l,L1: The message is added to the processing queue from the core,0,1942,cycle
47,64f973774410,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1942,cycle
47,64f973774410,hitActn,L1: request is a hit,0,1942,cycle
48,64f973774418,add2q_l,L1: The message is added to the processing queue from the core,0,1944,cycle
48,64f973774418,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1944,cycle
48,64f973774418,hitActn,L1: request is a hit,0,1944,cycle
49,64f973774420,add2q_l,L1: The message is added to the processing queue from the core,0,1946,cycle
49,64f973774420,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1946,cycle
49,64f973774420,hitActn,L1: request is a hit,0,1946,cycle
50,64f973774428,add2q_l,L1: The message is added to the processing queue from the core,0,1948,cycle
50,64f973774428,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1948,cycle
50,64f973774428,hitActn,L1: request is a hit,0,1948,cycle
51,64f973774430,add2q_l,L1: The message is added to the processing queue from the core,0,1950,cycle
51,64f973774430,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1950,cycle
51,64f973774430,hitActn,L1: request is a hit,0,1950,cycle
52,64f973774438,add2q_l,L1: The message is added to the processing queue from the core,0,1952,cycle
52,64f973774438,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1952,cycle
52,64f973774438,hitActn,L1: request is a hit,0,1952,cycle
53,64f973774440,add2q_l,L1: The message is added to the processing queue from the core,0,1954,cycle
53,64f973774440,Miss?  ,L1: Was the request a miss?,0,1,boolean
53,64f973774440,MSIredy,L1: Protocol determines message is now ready to be processed,0,1954,cycle
53,64f973774440,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1954,cycle
53,64f973774440,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1954,cycle
53,64f973774440,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1955,cycle
53,64f973774440,add2q_u,L1 receives message from the bus,0,1956,cycle
53,64f973774440,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,1956,cycle
53,64f973774440,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
53,64f973774440,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,1956,cycle
53,64f973774440,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,1956,cycle
53,64f973774440,add_req,LLC miss -> LLC sends request to DRAM,LLC,1956,cycle
53,64f973774440,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,2213,cycle
53,64f973774440,respond,LLC sends response message to the requesting L1,LLC,2213,cycle
53,64f973774440,updaDat,LLC updates its data array,LLC,2213,cycle
53,64f973774440,wrCache,LLC: New data written to cache,LLC,2213,cycle
53,64f973774440,respond,LLC sends response message to the requesting L1,LLC,2214,cycle
53,64f973774440,add2q_u,L1 receives message from the bus,0,2218,cycle
53,64f973774440,respond,L1 responds to core,0,2218,cycle
53,64f973774440,updaDat,L1 attempts to update its data array,0,2218,cycle
53,64f973774440,wrCache,L1: New data written to cache,0,2218,cycle
54,64f973774448,add2q_l,L1: The message is added to the processing queue from the core,0,2220,cycle
54,64f973774448,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2220,cycle
54,64f973774448,hitActn,L1: request is a hit,0,2220,cycle
55,64f973774450,add2q_l,L1: The message is added to the processing queue from the core,0,2222,cycle
55,64f973774450,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2222,cycle
55,64f973774450,hitActn,L1: request is a hit,0,2222,cycle
56,64f973774458,add2q_l,L1: The message is added to the processing queue from the core,0,2224,cycle
56,64f973774458,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2224,cycle
56,64f973774458,hitActn,L1: request is a hit,0,2224,cycle
57,64f973774460,add2q_l,L1: The message is added to the processing queue from the core,0,2226,cycle
57,64f973774460,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2226,cycle
57,64f973774460,hitActn,L1: request is a hit,0,2226,cycle
58,64f973774468,add2q_l,L1: The message is added to the processing queue from the core,0,2228,cycle
58,64f973774468,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2228,cycle
58,64f973774468,hitActn,L1: request is a hit,0,2228,cycle
59,64f973774470,add2q_l,L1: The message is added to the processing queue from the core,0,2230,cycle
59,64f973774470,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2230,cycle
59,64f973774470,hitActn,L1: request is a hit,0,2230,cycle
60,64f973774478,add2q_l,L1: The message is added to the processing queue from the core,0,2232,cycle
60,64f973774478,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2232,cycle
60,64f973774478,hitActn,L1: request is a hit,0,2232,cycle
61,64f973774480,add2q_l,L1: The message is added to the processing queue from the core,0,2234,cycle
61,64f973774480,Miss?  ,L1: Was the request a miss?,0,1,boolean
61,64f973774480,MSIredy,L1: Protocol determines message is now ready to be processed,0,2234,cycle
61,64f973774480,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2234,cycle
61,64f973774480,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2234,cycle
61,64f973774480,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2235,cycle
61,64f973774480,add2q_u,L1 receives message from the bus,0,2236,cycle
61,64f973774480,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,2236,cycle
61,64f973774480,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
61,64f973774480,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,2236,cycle
61,64f973774480,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,2236,cycle
61,64f973774480,add_req,LLC miss -> LLC sends request to DRAM,LLC,2236,cycle
61,64f973774480,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,2493,cycle
61,64f973774480,respond,LLC sends response message to the requesting L1,LLC,2493,cycle
61,64f973774480,updaDat,LLC updates its data array,LLC,2493,cycle
61,64f973774480,wrCache,LLC: New data written to cache,LLC,2493,cycle
61,64f973774480,respond,LLC sends response message to the requesting L1,LLC,2494,cycle
61,64f973774480,add2q_u,L1 receives message from the bus,0,2498,cycle
61,64f973774480,respond,L1 responds to core,0,2498,cycle
61,64f973774480,updaDat,L1 attempts to update its data array,0,2498,cycle
61,64f973774480,wrCache,L1: New data written to cache,0,2498,cycle
62,64f973774488,add2q_l,L1: The message is added to the processing queue from the core,0,2500,cycle
62,64f973774488,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2500,cycle
62,64f973774488,hitActn,L1: request is a hit,0,2500,cycle
63,64f973774490,add2q_l,L1: The message is added to the processing queue from the core,0,2502,cycle
63,64f973774490,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2502,cycle
63,64f973774490,hitActn,L1: request is a hit,0,2502,cycle
64,64f973774498,add2q_l,L1: The message is added to the processing queue from the core,0,2504,cycle
64,64f973774498,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2504,cycle
64,64f973774498,hitActn,L1: request is a hit,0,2504,cycle
65,64f9737744a0,add2q_l,L1: The message is added to the processing queue from the core,0,2506,cycle
65,64f9737744a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2506,cycle
65,64f9737744a0,hitActn,L1: request is a hit,0,2506,cycle
66,64f9737744a8,add2q_l,L1: The message is added to the processing queue from the core,0,2508,cycle
66,64f9737744a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2508,cycle
66,64f9737744a8,hitActn,L1: request is a hit,0,2508,cycle
67,64f9737744b0,add2q_l,L1: The message is added to the processing queue from the core,0,2510,cycle
67,64f9737744b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2510,cycle
67,64f9737744b0,hitActn,L1: request is a hit,0,2510,cycle
68,64f9737744b8,add2q_l,L1: The message is added to the processing queue from the core,0,2512,cycle
68,64f9737744b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2512,cycle
68,64f9737744b8,hitActn,L1: request is a hit,0,2512,cycle
69,64f9737744c0,add2q_l,L1: The message is added to the processing queue from the core,0,2514,cycle
69,64f9737744c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
69,64f9737744c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,2514,cycle
69,64f9737744c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2514,cycle
69,64f9737744c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2514,cycle
69,64f9737744c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2515,cycle
69,64f9737744c0,add2q_u,L1 receives message from the bus,0,2516,cycle
69,64f9737744c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,2516,cycle
69,64f9737744c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
69,64f9737744c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,2516,cycle
69,64f9737744c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,2516,cycle
69,64f9737744c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,2516,cycle
69,64f9737744c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,2773,cycle
69,64f9737744c0,respond,LLC sends response message to the requesting L1,LLC,2773,cycle
69,64f9737744c0,updaDat,LLC updates its data array,LLC,2773,cycle
69,64f9737744c0,wrCache,LLC: New data written to cache,LLC,2773,cycle
69,64f9737744c0,respond,LLC sends response message to the requesting L1,LLC,2774,cycle
69,64f9737744c0,add2q_u,L1 receives message from the bus,0,2778,cycle
69,64f9737744c0,respond,L1 responds to core,0,2778,cycle
69,64f9737744c0,updaDat,L1 attempts to update its data array,0,2778,cycle
69,64f9737744c0,wrCache,L1: New data written to cache,0,2778,cycle
70,64f9737744c8,add2q_l,L1: The message is added to the processing queue from the core,0,2780,cycle
70,64f9737744c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2780,cycle
70,64f9737744c8,hitActn,L1: request is a hit,0,2780,cycle
71,64f9737744d0,add2q_l,L1: The message is added to the processing queue from the core,0,2782,cycle
71,64f9737744d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2782,cycle
71,64f9737744d0,hitActn,L1: request is a hit,0,2782,cycle
72,64f9737744d8,add2q_l,L1: The message is added to the processing queue from the core,0,2784,cycle
72,64f9737744d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2784,cycle
72,64f9737744d8,hitActn,L1: request is a hit,0,2784,cycle
73,64f9737744e0,add2q_l,L1: The message is added to the processing queue from the core,0,2786,cycle
73,64f9737744e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2786,cycle
73,64f9737744e0,hitActn,L1: request is a hit,0,2786,cycle
74,64f9737744e8,add2q_l,L1: The message is added to the processing queue from the core,0,2788,cycle
74,64f9737744e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2788,cycle
74,64f9737744e8,hitActn,L1: request is a hit,0,2788,cycle
75,64f9737744f0,add2q_l,L1: The message is added to the processing queue from the core,0,2790,cycle
75,64f9737744f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2790,cycle
75,64f9737744f0,hitActn,L1: request is a hit,0,2790,cycle
76,64f9737744f8,add2q_l,L1: The message is added to the processing queue from the core,0,2792,cycle
76,64f9737744f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2792,cycle
76,64f9737744f8,hitActn,L1: request is a hit,0,2792,cycle
77,64f973774500,add2q_l,L1: The message is added to the processing queue from the core,0,2794,cycle
77,64f973774500,Miss?  ,L1: Was the request a miss?,0,1,boolean
77,64f973774500,MSIredy,L1: Protocol determines message is now ready to be processed,0,2794,cycle
77,64f973774500,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2794,cycle
77,64f973774500,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2794,cycle
77,64f973774500,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2795,cycle
77,64f973774500,add2q_u,L1 receives message from the bus,0,2796,cycle
77,64f973774500,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,2796,cycle
77,64f973774500,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
77,64f973774500,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,2796,cycle
77,64f973774500,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,2796,cycle
77,64f973774500,add_req,LLC miss -> LLC sends request to DRAM,LLC,2796,cycle
77,64f973774500,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,3053,cycle
77,64f973774500,respond,LLC sends response message to the requesting L1,LLC,3053,cycle
77,64f973774500,updaDat,LLC updates its data array,LLC,3053,cycle
77,64f973774500,wrCache,LLC: New data written to cache,LLC,3053,cycle
77,64f973774500,respond,LLC sends response message to the requesting L1,LLC,3054,cycle
77,64f973774500,add2q_u,L1 receives message from the bus,0,3058,cycle
77,64f973774500,respond,L1 responds to core,0,3058,cycle
77,64f973774500,updaDat,L1 attempts to update its data array,0,3058,cycle
77,64f973774500,wrCache,L1: New data written to cache,0,3058,cycle
78,64f973774508,add2q_l,L1: The message is added to the processing queue from the core,0,3060,cycle
78,64f973774508,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3060,cycle
78,64f973774508,hitActn,L1: request is a hit,0,3060,cycle
79,64f973774510,add2q_l,L1: The message is added to the processing queue from the core,0,3062,cycle
79,64f973774510,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3062,cycle
79,64f973774510,hitActn,L1: request is a hit,0,3062,cycle
80,64f973774518,add2q_l,L1: The message is added to the processing queue from the core,0,3064,cycle
80,64f973774518,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3064,cycle
80,64f973774518,hitActn,L1: request is a hit,0,3064,cycle
81,64f973774520,add2q_l,L1: The message is added to the processing queue from the core,0,3066,cycle
81,64f973774520,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3066,cycle
81,64f973774520,hitActn,L1: request is a hit,0,3066,cycle
82,64f973774528,add2q_l,L1: The message is added to the processing queue from the core,0,3068,cycle
82,64f973774528,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3068,cycle
82,64f973774528,hitActn,L1: request is a hit,0,3068,cycle
83,64f973774530,add2q_l,L1: The message is added to the processing queue from the core,0,3070,cycle
83,64f973774530,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3070,cycle
83,64f973774530,hitActn,L1: request is a hit,0,3070,cycle
84,64f973774538,add2q_l,L1: The message is added to the processing queue from the core,0,3072,cycle
84,64f973774538,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3072,cycle
84,64f973774538,hitActn,L1: request is a hit,0,3072,cycle
85,64f973774540,add2q_l,L1: The message is added to the processing queue from the core,0,3074,cycle
85,64f973774540,Miss?  ,L1: Was the request a miss?,0,1,boolean
85,64f973774540,MSIredy,L1: Protocol determines message is now ready to be processed,0,3074,cycle
85,64f973774540,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3074,cycle
85,64f973774540,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3074,cycle
85,64f973774540,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3075,cycle
85,64f973774540,add2q_u,L1 receives message from the bus,0,3076,cycle
85,64f973774540,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,3076,cycle
85,64f973774540,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
85,64f973774540,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,3076,cycle
85,64f973774540,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,3076,cycle
85,64f973774540,add_req,LLC miss -> LLC sends request to DRAM,LLC,3076,cycle
85,64f973774540,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,3333,cycle
85,64f973774540,respond,LLC sends response message to the requesting L1,LLC,3333,cycle
85,64f973774540,updaDat,LLC updates its data array,LLC,3333,cycle
85,64f973774540,wrCache,LLC: New data written to cache,LLC,3333,cycle
85,64f973774540,respond,LLC sends response message to the requesting L1,LLC,3334,cycle
85,64f973774540,add2q_u,L1 receives message from the bus,0,3338,cycle
85,64f973774540,respond,L1 responds to core,0,3338,cycle
85,64f973774540,updaDat,L1 attempts to update its data array,0,3338,cycle
85,64f973774540,wrCache,L1: New data written to cache,0,3338,cycle
86,64f973774548,add2q_l,L1: The message is added to the processing queue from the core,0,3340,cycle
86,64f973774548,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3340,cycle
86,64f973774548,hitActn,L1: request is a hit,0,3340,cycle
87,64f973774550,add2q_l,L1: The message is added to the processing queue from the core,0,3342,cycle
87,64f973774550,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3342,cycle
87,64f973774550,hitActn,L1: request is a hit,0,3342,cycle
88,64f973774558,add2q_l,L1: The message is added to the processing queue from the core,0,3344,cycle
88,64f973774558,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3344,cycle
88,64f973774558,hitActn,L1: request is a hit,0,3344,cycle
89,64f973774560,add2q_l,L1: The message is added to the processing queue from the core,0,3346,cycle
89,64f973774560,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3346,cycle
89,64f973774560,hitActn,L1: request is a hit,0,3346,cycle
90,64f973774568,add2q_l,L1: The message is added to the processing queue from the core,0,3348,cycle
90,64f973774568,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3348,cycle
90,64f973774568,hitActn,L1: request is a hit,0,3348,cycle
91,64f973774570,add2q_l,L1: The message is added to the processing queue from the core,0,3350,cycle
91,64f973774570,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3350,cycle
91,64f973774570,hitActn,L1: request is a hit,0,3350,cycle
92,64f973774578,add2q_l,L1: The message is added to the processing queue from the core,0,3352,cycle
92,64f973774578,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3352,cycle
92,64f973774578,hitActn,L1: request is a hit,0,3352,cycle
93,64f973774580,add2q_l,L1: The message is added to the processing queue from the core,0,3354,cycle
93,64f973774580,Miss?  ,L1: Was the request a miss?,0,1,boolean
93,64f973774580,MSIredy,L1: Protocol determines message is now ready to be processed,0,3354,cycle
93,64f973774580,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3354,cycle
93,64f973774580,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3354,cycle
93,64f973774580,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3355,cycle
93,64f973774580,add2q_u,L1 receives message from the bus,0,3356,cycle
93,64f973774580,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,3356,cycle
93,64f973774580,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
93,64f973774580,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,3356,cycle
93,64f973774580,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,3356,cycle
93,64f973774580,add_req,LLC miss -> LLC sends request to DRAM,LLC,3356,cycle
93,64f973774580,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,3613,cycle
93,64f973774580,respond,LLC sends response message to the requesting L1,LLC,3613,cycle
93,64f973774580,updaDat,LLC updates its data array,LLC,3613,cycle
93,64f973774580,wrCache,LLC: New data written to cache,LLC,3613,cycle
93,64f973774580,respond,LLC sends response message to the requesting L1,LLC,3614,cycle
93,64f973774580,add2q_u,L1 receives message from the bus,0,3618,cycle
93,64f973774580,respond,L1 responds to core,0,3618,cycle
93,64f973774580,updaDat,L1 attempts to update its data array,0,3618,cycle
93,64f973774580,wrCache,L1: New data written to cache,0,3618,cycle
94,64f973774588,add2q_l,L1: The message is added to the processing queue from the core,0,3620,cycle
94,64f973774588,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3620,cycle
94,64f973774588,hitActn,L1: request is a hit,0,3620,cycle
95,64f973774590,add2q_l,L1: The message is added to the processing queue from the core,0,3622,cycle
95,64f973774590,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3622,cycle
95,64f973774590,hitActn,L1: request is a hit,0,3622,cycle
96,64f973774598,add2q_l,L1: The message is added to the processing queue from the core,0,3624,cycle
96,64f973774598,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3624,cycle
96,64f973774598,hitActn,L1: request is a hit,0,3624,cycle
97,64f9737745a0,add2q_l,L1: The message is added to the processing queue from the core,0,3626,cycle
97,64f9737745a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3626,cycle
97,64f9737745a0,hitActn,L1: request is a hit,0,3626,cycle
98,64f9737745a8,add2q_l,L1: The message is added to the processing queue from the core,0,3628,cycle
98,64f9737745a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3628,cycle
98,64f9737745a8,hitActn,L1: request is a hit,0,3628,cycle
99,64f9737745b0,add2q_l,L1: The message is added to the processing queue from the core,0,3630,cycle
99,64f9737745b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3630,cycle
99,64f9737745b0,hitActn,L1: request is a hit,0,3630,cycle
100,64f9737745b8,add2q_l,L1: The message is added to the processing queue from the core,0,3632,cycle
100,64f9737745b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3632,cycle
100,64f9737745b8,hitActn,L1: request is a hit,0,3632,cycle
101,64f9737745c0,add2q_l,L1: The message is added to the processing queue from the core,0,3634,cycle
101,64f9737745c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
101,64f9737745c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,3634,cycle
101,64f9737745c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3634,cycle
101,64f9737745c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3634,cycle
101,64f9737745c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3635,cycle
101,64f9737745c0,add2q_u,L1 receives message from the bus,0,3636,cycle
101,64f9737745c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,3636,cycle
101,64f9737745c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
101,64f9737745c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,3636,cycle
101,64f9737745c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,3636,cycle
101,64f9737745c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,3636,cycle
101,64f9737745c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,3893,cycle
101,64f9737745c0,respond,LLC sends response message to the requesting L1,LLC,3893,cycle
101,64f9737745c0,updaDat,LLC updates its data array,LLC,3893,cycle
101,64f9737745c0,wrCache,LLC: New data written to cache,LLC,3893,cycle
101,64f9737745c0,respond,LLC sends response message to the requesting L1,LLC,3894,cycle
101,64f9737745c0,add2q_u,L1 receives message from the bus,0,3898,cycle
101,64f9737745c0,respond,L1 responds to core,0,3898,cycle
101,64f9737745c0,updaDat,L1 attempts to update its data array,0,3898,cycle
101,64f9737745c0,wrCache,L1: New data written to cache,0,3898,cycle
102,64f9737745c8,add2q_l,L1: The message is added to the processing queue from the core,0,3900,cycle
102,64f9737745c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3900,cycle
102,64f9737745c8,hitActn,L1: request is a hit,0,3900,cycle
103,64f9737745d0,add2q_l,L1: The message is added to the processing queue from the core,0,3902,cycle
103,64f9737745d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3902,cycle
103,64f9737745d0,hitActn,L1: request is a hit,0,3902,cycle
104,64f9737745d8,add2q_l,L1: The message is added to the processing queue from the core,0,3904,cycle
104,64f9737745d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3904,cycle
104,64f9737745d8,hitActn,L1: request is a hit,0,3904,cycle
105,64f9737745e0,add2q_l,L1: The message is added to the processing queue from the core,0,3906,cycle
105,64f9737745e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3906,cycle
105,64f9737745e0,hitActn,L1: request is a hit,0,3906,cycle
106,64f9737745e8,add2q_l,L1: The message is added to the processing queue from the core,0,3908,cycle
106,64f9737745e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3908,cycle
106,64f9737745e8,hitActn,L1: request is a hit,0,3908,cycle
107,64f9737745f0,add2q_l,L1: The message is added to the processing queue from the core,0,3910,cycle
107,64f9737745f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3910,cycle
107,64f9737745f0,hitActn,L1: request is a hit,0,3910,cycle
108,64f9737745f8,add2q_l,L1: The message is added to the processing queue from the core,0,3912,cycle
108,64f9737745f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3912,cycle
108,64f9737745f8,hitActn,L1: request is a hit,0,3912,cycle
109,64f973774600,add2q_l,L1: The message is added to the processing queue from the core,0,3914,cycle
109,64f973774600,Miss?  ,L1: Was the request a miss?,0,1,boolean
109,64f973774600,MSIredy,L1: Protocol determines message is now ready to be processed,0,3914,cycle
109,64f973774600,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3914,cycle
109,64f973774600,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3914,cycle
109,64f973774600,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3915,cycle
109,64f973774600,add2q_u,L1 receives message from the bus,0,3916,cycle
109,64f973774600,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,3916,cycle
109,64f973774600,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
109,64f973774600,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,3916,cycle
109,64f973774600,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,3916,cycle
109,64f973774600,add_req,LLC miss -> LLC sends request to DRAM,LLC,3916,cycle
109,64f973774600,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,4173,cycle
109,64f973774600,respond,LLC sends response message to the requesting L1,LLC,4173,cycle
109,64f973774600,updaDat,LLC updates its data array,LLC,4173,cycle
109,64f973774600,wrCache,LLC: New data written to cache,LLC,4173,cycle
109,64f973774600,respond,LLC sends response message to the requesting L1,LLC,4174,cycle
109,64f973774600,add2q_u,L1 receives message from the bus,0,4178,cycle
109,64f973774600,respond,L1 responds to core,0,4178,cycle
109,64f973774600,updaDat,L1 attempts to update its data array,0,4178,cycle
109,64f973774600,wrCache,L1: New data written to cache,0,4178,cycle
110,64f973774608,add2q_l,L1: The message is added to the processing queue from the core,0,4180,cycle
110,64f973774608,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4180,cycle
110,64f973774608,hitActn,L1: request is a hit,0,4180,cycle
111,64f973774610,add2q_l,L1: The message is added to the processing queue from the core,0,4182,cycle
111,64f973774610,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4182,cycle
111,64f973774610,hitActn,L1: request is a hit,0,4182,cycle
112,64f973774618,add2q_l,L1: The message is added to the processing queue from the core,0,4184,cycle
112,64f973774618,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4184,cycle
112,64f973774618,hitActn,L1: request is a hit,0,4184,cycle
113,64f973774620,add2q_l,L1: The message is added to the processing queue from the core,0,4186,cycle
113,64f973774620,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4186,cycle
113,64f973774620,hitActn,L1: request is a hit,0,4186,cycle
114,64f973774628,add2q_l,L1: The message is added to the processing queue from the core,0,4188,cycle
114,64f973774628,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4188,cycle
114,64f973774628,hitActn,L1: request is a hit,0,4188,cycle
115,64f973774630,add2q_l,L1: The message is added to the processing queue from the core,0,4190,cycle
115,64f973774630,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4190,cycle
115,64f973774630,hitActn,L1: request is a hit,0,4190,cycle
116,64f973774638,add2q_l,L1: The message is added to the processing queue from the core,0,4192,cycle
116,64f973774638,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4192,cycle
116,64f973774638,hitActn,L1: request is a hit,0,4192,cycle
117,64f973774640,add2q_l,L1: The message is added to the processing queue from the core,0,4194,cycle
117,64f973774640,Miss?  ,L1: Was the request a miss?,0,1,boolean
117,64f973774640,MSIredy,L1: Protocol determines message is now ready to be processed,0,4194,cycle
117,64f973774640,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4194,cycle
117,64f973774640,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4194,cycle
117,64f973774640,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4195,cycle
117,64f973774640,add2q_u,L1 receives message from the bus,0,4196,cycle
117,64f973774640,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,4196,cycle
117,64f973774640,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
117,64f973774640,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,4196,cycle
117,64f973774640,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,4196,cycle
117,64f973774640,add_req,LLC miss -> LLC sends request to DRAM,LLC,4196,cycle
117,64f973774640,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,4453,cycle
117,64f973774640,respond,LLC sends response message to the requesting L1,LLC,4453,cycle
117,64f973774640,updaDat,LLC updates its data array,LLC,4453,cycle
117,64f973774640,wrCache,LLC: New data written to cache,LLC,4453,cycle
117,64f973774640,respond,LLC sends response message to the requesting L1,LLC,4454,cycle
117,64f973774640,add2q_u,L1 receives message from the bus,0,4458,cycle
117,64f973774640,respond,L1 responds to core,0,4458,cycle
117,64f973774640,updaDat,L1 attempts to update its data array,0,4458,cycle
117,64f973774640,wrCache,L1: New data written to cache,0,4458,cycle
118,64f973774648,add2q_l,L1: The message is added to the processing queue from the core,0,4460,cycle
118,64f973774648,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4460,cycle
118,64f973774648,hitActn,L1: request is a hit,0,4460,cycle
119,64f973774650,add2q_l,L1: The message is added to the processing queue from the core,0,4462,cycle
119,64f973774650,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4462,cycle
119,64f973774650,hitActn,L1: request is a hit,0,4462,cycle
120,64f973774658,add2q_l,L1: The message is added to the processing queue from the core,0,4464,cycle
120,64f973774658,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4464,cycle
120,64f973774658,hitActn,L1: request is a hit,0,4464,cycle
121,64f973774660,add2q_l,L1: The message is added to the processing queue from the core,0,4466,cycle
121,64f973774660,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4466,cycle
121,64f973774660,hitActn,L1: request is a hit,0,4466,cycle
122,64f973774668,add2q_l,L1: The message is added to the processing queue from the core,0,4468,cycle
122,64f973774668,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4468,cycle
122,64f973774668,hitActn,L1: request is a hit,0,4468,cycle
123,64f973774670,add2q_l,L1: The message is added to the processing queue from the core,0,4470,cycle
123,64f973774670,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4470,cycle
123,64f973774670,hitActn,L1: request is a hit,0,4470,cycle
124,64f973774678,add2q_l,L1: The message is added to the processing queue from the core,0,4472,cycle
124,64f973774678,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4472,cycle
124,64f973774678,hitActn,L1: request is a hit,0,4472,cycle
125,64f973774680,add2q_l,L1: The message is added to the processing queue from the core,0,4474,cycle
125,64f973774680,Miss?  ,L1: Was the request a miss?,0,1,boolean
125,64f973774680,MSIredy,L1: Protocol determines message is now ready to be processed,0,4474,cycle
125,64f973774680,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4474,cycle
125,64f973774680,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4474,cycle
125,64f973774680,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4475,cycle
125,64f973774680,add2q_u,L1 receives message from the bus,0,4476,cycle
125,64f973774680,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,4476,cycle
125,64f973774680,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
125,64f973774680,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,4476,cycle
125,64f973774680,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,4476,cycle
125,64f973774680,add_req,LLC miss -> LLC sends request to DRAM,LLC,4476,cycle
125,64f973774680,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,4733,cycle
125,64f973774680,respond,LLC sends response message to the requesting L1,LLC,4733,cycle
125,64f973774680,updaDat,LLC updates its data array,LLC,4733,cycle
125,64f973774680,wrCache,LLC: New data written to cache,LLC,4733,cycle
125,64f973774680,respond,LLC sends response message to the requesting L1,LLC,4734,cycle
125,64f973774680,add2q_u,L1 receives message from the bus,0,4738,cycle
125,64f973774680,respond,L1 responds to core,0,4738,cycle
125,64f973774680,updaDat,L1 attempts to update its data array,0,4738,cycle
125,64f973774680,wrCache,L1: New data written to cache,0,4738,cycle
126,64f973774688,add2q_l,L1: The message is added to the processing queue from the core,0,4740,cycle
126,64f973774688,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4740,cycle
126,64f973774688,hitActn,L1: request is a hit,0,4740,cycle
127,64f973774690,add2q_l,L1: The message is added to the processing queue from the core,0,4742,cycle
127,64f973774690,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4742,cycle
127,64f973774690,hitActn,L1: request is a hit,0,4742,cycle
128,64f973774698,add2q_l,L1: The message is added to the processing queue from the core,0,4744,cycle
128,64f973774698,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4744,cycle
128,64f973774698,hitActn,L1: request is a hit,0,4744,cycle
129,64f9737746a0,add2q_l,L1: The message is added to the processing queue from the core,0,4746,cycle
129,64f9737746a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4746,cycle
129,64f9737746a0,hitActn,L1: request is a hit,0,4746,cycle
130,64f9737746a8,add2q_l,L1: The message is added to the processing queue from the core,0,4748,cycle
130,64f9737746a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4748,cycle
130,64f9737746a8,hitActn,L1: request is a hit,0,4748,cycle
131,64f9737746b0,add2q_l,L1: The message is added to the processing queue from the core,0,4750,cycle
131,64f9737746b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4750,cycle
131,64f9737746b0,hitActn,L1: request is a hit,0,4750,cycle
132,64f9737746b8,add2q_l,L1: The message is added to the processing queue from the core,0,4752,cycle
132,64f9737746b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4752,cycle
132,64f9737746b8,hitActn,L1: request is a hit,0,4752,cycle
133,64f9737746c0,add2q_l,L1: The message is added to the processing queue from the core,0,4754,cycle
133,64f9737746c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
133,64f9737746c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,4754,cycle
133,64f9737746c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4754,cycle
133,64f9737746c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4754,cycle
133,64f9737746c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4755,cycle
133,64f9737746c0,add2q_u,L1 receives message from the bus,0,4756,cycle
133,64f9737746c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,4756,cycle
133,64f9737746c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
133,64f9737746c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,4756,cycle
133,64f9737746c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,4756,cycle
133,64f9737746c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,4756,cycle
133,64f9737746c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,5013,cycle
133,64f9737746c0,respond,LLC sends response message to the requesting L1,LLC,5013,cycle
133,64f9737746c0,updaDat,LLC updates its data array,LLC,5013,cycle
133,64f9737746c0,wrCache,LLC: New data written to cache,LLC,5013,cycle
133,64f9737746c0,respond,LLC sends response message to the requesting L1,LLC,5014,cycle
133,64f9737746c0,add2q_u,L1 receives message from the bus,0,5018,cycle
133,64f9737746c0,respond,L1 responds to core,0,5018,cycle
133,64f9737746c0,updaDat,L1 attempts to update its data array,0,5018,cycle
133,64f9737746c0,wrCache,L1: New data written to cache,0,5018,cycle
134,64f9737746c8,add2q_l,L1: The message is added to the processing queue from the core,0,5020,cycle
134,64f9737746c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5020,cycle
134,64f9737746c8,hitActn,L1: request is a hit,0,5020,cycle
135,64f9737746d0,add2q_l,L1: The message is added to the processing queue from the core,0,5022,cycle
135,64f9737746d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5022,cycle
135,64f9737746d0,hitActn,L1: request is a hit,0,5022,cycle
136,64f9737746d8,add2q_l,L1: The message is added to the processing queue from the core,0,5024,cycle
136,64f9737746d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5024,cycle
136,64f9737746d8,hitActn,L1: request is a hit,0,5024,cycle
137,64f9737746e0,add2q_l,L1: The message is added to the processing queue from the core,0,5026,cycle
137,64f9737746e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5026,cycle
137,64f9737746e0,hitActn,L1: request is a hit,0,5026,cycle
138,64f9737746e8,add2q_l,L1: The message is added to the processing queue from the core,0,5028,cycle
138,64f9737746e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5028,cycle
138,64f9737746e8,hitActn,L1: request is a hit,0,5028,cycle
139,64f9737746f0,add2q_l,L1: The message is added to the processing queue from the core,0,5030,cycle
139,64f9737746f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5030,cycle
139,64f9737746f0,hitActn,L1: request is a hit,0,5030,cycle
140,64f9737746f8,add2q_l,L1: The message is added to the processing queue from the core,0,5032,cycle
140,64f9737746f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5032,cycle
140,64f9737746f8,hitActn,L1: request is a hit,0,5032,cycle
141,64f973774700,add2q_l,L1: The message is added to the processing queue from the core,0,5034,cycle
141,64f973774700,Miss?  ,L1: Was the request a miss?,0,1,boolean
141,64f973774700,MSIredy,L1: Protocol determines message is now ready to be processed,0,5034,cycle
141,64f973774700,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5034,cycle
141,64f973774700,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5034,cycle
141,64f973774700,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5035,cycle
141,64f973774700,add2q_u,L1 receives message from the bus,0,5036,cycle
141,64f973774700,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,5036,cycle
141,64f973774700,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
141,64f973774700,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,5036,cycle
141,64f973774700,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,5036,cycle
141,64f973774700,add_req,LLC miss -> LLC sends request to DRAM,LLC,5036,cycle
141,64f973774700,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,5293,cycle
141,64f973774700,respond,LLC sends response message to the requesting L1,LLC,5293,cycle
141,64f973774700,updaDat,LLC updates its data array,LLC,5293,cycle
141,64f973774700,wrCache,LLC: New data written to cache,LLC,5293,cycle
141,64f973774700,respond,LLC sends response message to the requesting L1,LLC,5294,cycle
141,64f973774700,add2q_u,L1 receives message from the bus,0,5298,cycle
141,64f973774700,respond,L1 responds to core,0,5298,cycle
141,64f973774700,updaDat,L1 attempts to update its data array,0,5298,cycle
141,64f973774700,wrCache,L1: New data written to cache,0,5298,cycle
142,64f973774708,add2q_l,L1: The message is added to the processing queue from the core,0,5300,cycle
142,64f973774708,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5300,cycle
142,64f973774708,hitActn,L1: request is a hit,0,5300,cycle
143,64f973774710,add2q_l,L1: The message is added to the processing queue from the core,0,5302,cycle
143,64f973774710,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5302,cycle
143,64f973774710,hitActn,L1: request is a hit,0,5302,cycle
144,64f973774718,add2q_l,L1: The message is added to the processing queue from the core,0,5304,cycle
144,64f973774718,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5304,cycle
144,64f973774718,hitActn,L1: request is a hit,0,5304,cycle
145,64f973774720,add2q_l,L1: The message is added to the processing queue from the core,0,5306,cycle
145,64f973774720,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5306,cycle
145,64f973774720,hitActn,L1: request is a hit,0,5306,cycle
146,64f973774728,add2q_l,L1: The message is added to the processing queue from the core,0,5308,cycle
146,64f973774728,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5308,cycle
146,64f973774728,hitActn,L1: request is a hit,0,5308,cycle
147,64f973774730,add2q_l,L1: The message is added to the processing queue from the core,0,5310,cycle
147,64f973774730,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5310,cycle
147,64f973774730,hitActn,L1: request is a hit,0,5310,cycle
148,64f973774738,add2q_l,L1: The message is added to the processing queue from the core,0,5312,cycle
148,64f973774738,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5312,cycle
148,64f973774738,hitActn,L1: request is a hit,0,5312,cycle
149,64f973774740,add2q_l,L1: The message is added to the processing queue from the core,0,5314,cycle
149,64f973774740,Miss?  ,L1: Was the request a miss?,0,1,boolean
149,64f973774740,MSIredy,L1: Protocol determines message is now ready to be processed,0,5314,cycle
149,64f973774740,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5314,cycle
149,64f973774740,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5314,cycle
149,64f973774740,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5315,cycle
149,64f973774740,add2q_u,L1 receives message from the bus,0,5316,cycle
149,64f973774740,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,5316,cycle
149,64f973774740,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
149,64f973774740,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,5316,cycle
149,64f973774740,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,5316,cycle
149,64f973774740,add_req,LLC miss -> LLC sends request to DRAM,LLC,5316,cycle
149,64f973774740,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,5573,cycle
149,64f973774740,respond,LLC sends response message to the requesting L1,LLC,5573,cycle
149,64f973774740,updaDat,LLC updates its data array,LLC,5573,cycle
149,64f973774740,wrCache,LLC: New data written to cache,LLC,5573,cycle
149,64f973774740,respond,LLC sends response message to the requesting L1,LLC,5574,cycle
149,64f973774740,add2q_u,L1 receives message from the bus,0,5578,cycle
149,64f973774740,respond,L1 responds to core,0,5578,cycle
149,64f973774740,updaDat,L1 attempts to update its data array,0,5578,cycle
149,64f973774740,wrCache,L1: New data written to cache,0,5578,cycle
150,64f973774748,add2q_l,L1: The message is added to the processing queue from the core,0,5580,cycle
150,64f973774748,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5580,cycle
150,64f973774748,hitActn,L1: request is a hit,0,5580,cycle
151,64f973774750,add2q_l,L1: The message is added to the processing queue from the core,0,5582,cycle
151,64f973774750,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5582,cycle
151,64f973774750,hitActn,L1: request is a hit,0,5582,cycle
152,64f973774758,add2q_l,L1: The message is added to the processing queue from the core,0,5584,cycle
152,64f973774758,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5584,cycle
152,64f973774758,hitActn,L1: request is a hit,0,5584,cycle
153,64f973774760,add2q_l,L1: The message is added to the processing queue from the core,0,5586,cycle
153,64f973774760,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5586,cycle
153,64f973774760,hitActn,L1: request is a hit,0,5586,cycle
154,64f973774768,add2q_l,L1: The message is added to the processing queue from the core,0,5588,cycle
154,64f973774768,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5588,cycle
154,64f973774768,hitActn,L1: request is a hit,0,5588,cycle
155,64f973774770,add2q_l,L1: The message is added to the processing queue from the core,0,5590,cycle
155,64f973774770,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5590,cycle
155,64f973774770,hitActn,L1: request is a hit,0,5590,cycle
156,64f973774778,add2q_l,L1: The message is added to the processing queue from the core,0,5592,cycle
156,64f973774778,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5592,cycle
156,64f973774778,hitActn,L1: request is a hit,0,5592,cycle
157,64f973774780,add2q_l,L1: The message is added to the processing queue from the core,0,5594,cycle
157,64f973774780,Miss?  ,L1: Was the request a miss?,0,1,boolean
157,64f973774780,MSIredy,L1: Protocol determines message is now ready to be processed,0,5594,cycle
157,64f973774780,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5594,cycle
157,64f973774780,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5594,cycle
157,64f973774780,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5595,cycle
157,64f973774780,add2q_u,L1 receives message from the bus,0,5596,cycle
157,64f973774780,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,5596,cycle
157,64f973774780,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
157,64f973774780,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,5596,cycle
157,64f973774780,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,5596,cycle
157,64f973774780,add_req,LLC miss -> LLC sends request to DRAM,LLC,5596,cycle
157,64f973774780,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,5853,cycle
157,64f973774780,respond,LLC sends response message to the requesting L1,LLC,5853,cycle
157,64f973774780,updaDat,LLC updates its data array,LLC,5853,cycle
157,64f973774780,wrCache,LLC: New data written to cache,LLC,5853,cycle
157,64f973774780,respond,LLC sends response message to the requesting L1,LLC,5854,cycle
157,64f973774780,add2q_u,L1 receives message from the bus,0,5858,cycle
157,64f973774780,respond,L1 responds to core,0,5858,cycle
157,64f973774780,updaDat,L1 attempts to update its data array,0,5858,cycle
157,64f973774780,wrCache,L1: New data written to cache,0,5858,cycle
158,64f973774788,add2q_l,L1: The message is added to the processing queue from the core,0,5860,cycle
158,64f973774788,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5860,cycle
158,64f973774788,hitActn,L1: request is a hit,0,5860,cycle
159,64f973774790,add2q_l,L1: The message is added to the processing queue from the core,0,5862,cycle
159,64f973774790,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5862,cycle
159,64f973774790,hitActn,L1: request is a hit,0,5862,cycle
160,64f973774798,add2q_l,L1: The message is added to the processing queue from the core,0,5864,cycle
160,64f973774798,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5864,cycle
160,64f973774798,hitActn,L1: request is a hit,0,5864,cycle
161,64f9737747a0,add2q_l,L1: The message is added to the processing queue from the core,0,5866,cycle
161,64f9737747a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5866,cycle
161,64f9737747a0,hitActn,L1: request is a hit,0,5866,cycle
162,64f9737747a8,add2q_l,L1: The message is added to the processing queue from the core,0,5868,cycle
162,64f9737747a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5868,cycle
162,64f9737747a8,hitActn,L1: request is a hit,0,5868,cycle
163,64f9737747b0,add2q_l,L1: The message is added to the processing queue from the core,0,5870,cycle
163,64f9737747b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5870,cycle
163,64f9737747b0,hitActn,L1: request is a hit,0,5870,cycle
164,64f9737747b8,add2q_l,L1: The message is added to the processing queue from the core,0,5872,cycle
164,64f9737747b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5872,cycle
164,64f9737747b8,hitActn,L1: request is a hit,0,5872,cycle
165,64f9737747c0,add2q_l,L1: The message is added to the processing queue from the core,0,5874,cycle
165,64f9737747c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
165,64f9737747c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,5874,cycle
165,64f9737747c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5874,cycle
165,64f9737747c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5874,cycle
165,64f9737747c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5875,cycle
165,64f9737747c0,add2q_u,L1 receives message from the bus,0,5876,cycle
165,64f9737747c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,5876,cycle
165,64f9737747c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
165,64f9737747c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,5876,cycle
165,64f9737747c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,5876,cycle
165,64f9737747c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,5876,cycle
165,64f9737747c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,6133,cycle
165,64f9737747c0,respond,LLC sends response message to the requesting L1,LLC,6133,cycle
165,64f9737747c0,updaDat,LLC updates its data array,LLC,6133,cycle
165,64f9737747c0,wrCache,LLC: New data written to cache,LLC,6133,cycle
165,64f9737747c0,respond,LLC sends response message to the requesting L1,LLC,6134,cycle
165,64f9737747c0,add2q_u,L1 receives message from the bus,0,6138,cycle
165,64f9737747c0,respond,L1 responds to core,0,6138,cycle
165,64f9737747c0,updaDat,L1 attempts to update its data array,0,6138,cycle
165,64f9737747c0,wrCache,L1: New data written to cache,0,6138,cycle
166,64f9737747c8,add2q_l,L1: The message is added to the processing queue from the core,0,6140,cycle
166,64f9737747c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6140,cycle
166,64f9737747c8,hitActn,L1: request is a hit,0,6140,cycle
167,64f9737747d0,add2q_l,L1: The message is added to the processing queue from the core,0,6142,cycle
167,64f9737747d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6142,cycle
167,64f9737747d0,hitActn,L1: request is a hit,0,6142,cycle
168,64f9737747d8,add2q_l,L1: The message is added to the processing queue from the core,0,6144,cycle
168,64f9737747d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6144,cycle
168,64f9737747d8,hitActn,L1: request is a hit,0,6144,cycle
169,64f9737747e0,add2q_l,L1: The message is added to the processing queue from the core,0,6146,cycle
169,64f9737747e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6146,cycle
169,64f9737747e0,hitActn,L1: request is a hit,0,6146,cycle
170,64f9737747e8,add2q_l,L1: The message is added to the processing queue from the core,0,6148,cycle
170,64f9737747e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6148,cycle
170,64f9737747e8,hitActn,L1: request is a hit,0,6148,cycle
171,64f9737747f0,add2q_l,L1: The message is added to the processing queue from the core,0,6150,cycle
171,64f9737747f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6150,cycle
171,64f9737747f0,hitActn,L1: request is a hit,0,6150,cycle
172,64f9737747f8,add2q_l,L1: The message is added to the processing queue from the core,0,6152,cycle
172,64f9737747f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6152,cycle
172,64f9737747f8,hitActn,L1: request is a hit,0,6152,cycle
173,64f973774800,add2q_l,L1: The message is added to the processing queue from the core,0,6154,cycle
173,64f973774800,Miss?  ,L1: Was the request a miss?,0,1,boolean
173,64f973774800,MSIredy,L1: Protocol determines message is now ready to be processed,0,6154,cycle
173,64f973774800,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6154,cycle
173,64f973774800,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6154,cycle
173,64f973774800,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6155,cycle
173,64f973774800,add2q_u,L1 receives message from the bus,0,6156,cycle
173,64f973774800,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,6156,cycle
173,64f973774800,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
173,64f973774800,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,6156,cycle
173,64f973774800,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,6156,cycle
173,64f973774800,add_req,LLC miss -> LLC sends request to DRAM,LLC,6156,cycle
173,64f973774800,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,6413,cycle
173,64f973774800,respond,LLC sends response message to the requesting L1,LLC,6413,cycle
173,64f973774800,updaDat,LLC updates its data array,LLC,6413,cycle
173,64f973774800,wrCache,LLC: New data written to cache,LLC,6413,cycle
173,64f973774800,respond,LLC sends response message to the requesting L1,LLC,6414,cycle
173,64f973774800,add2q_u,L1 receives message from the bus,0,6418,cycle
173,64f973774800,respond,L1 responds to core,0,6418,cycle
173,64f973774800,updaDat,L1 attempts to update its data array,0,6418,cycle
173,64f973774800,wrCache,L1: New data written to cache,0,6418,cycle
174,64f973774808,add2q_l,L1: The message is added to the processing queue from the core,0,6420,cycle
174,64f973774808,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6420,cycle
174,64f973774808,hitActn,L1: request is a hit,0,6420,cycle
175,64f973774810,add2q_l,L1: The message is added to the processing queue from the core,0,6422,cycle
175,64f973774810,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6422,cycle
175,64f973774810,hitActn,L1: request is a hit,0,6422,cycle
176,64f973774818,add2q_l,L1: The message is added to the processing queue from the core,0,6424,cycle
176,64f973774818,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6424,cycle
176,64f973774818,hitActn,L1: request is a hit,0,6424,cycle
177,64f973774820,add2q_l,L1: The message is added to the processing queue from the core,0,6426,cycle
177,64f973774820,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6426,cycle
177,64f973774820,hitActn,L1: request is a hit,0,6426,cycle
178,64f973774828,add2q_l,L1: The message is added to the processing queue from the core,0,6428,cycle
178,64f973774828,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6428,cycle
178,64f973774828,hitActn,L1: request is a hit,0,6428,cycle
179,64f973774830,add2q_l,L1: The message is added to the processing queue from the core,0,6430,cycle
179,64f973774830,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6430,cycle
179,64f973774830,hitActn,L1: request is a hit,0,6430,cycle
180,64f973774838,add2q_l,L1: The message is added to the processing queue from the core,0,6432,cycle
180,64f973774838,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6432,cycle
180,64f973774838,hitActn,L1: request is a hit,0,6432,cycle
181,64f973774840,add2q_l,L1: The message is added to the processing queue from the core,0,6434,cycle
181,64f973774840,Miss?  ,L1: Was the request a miss?,0,1,boolean
181,64f973774840,MSIredy,L1: Protocol determines message is now ready to be processed,0,6434,cycle
181,64f973774840,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6434,cycle
181,64f973774840,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6434,cycle
181,64f973774840,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6435,cycle
181,64f973774840,add2q_u,L1 receives message from the bus,0,6436,cycle
181,64f973774840,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,6436,cycle
181,64f973774840,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
181,64f973774840,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,6436,cycle
181,64f973774840,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,6436,cycle
181,64f973774840,add_req,LLC miss -> LLC sends request to DRAM,LLC,6436,cycle
181,64f973774840,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,6693,cycle
181,64f973774840,respond,LLC sends response message to the requesting L1,LLC,6693,cycle
181,64f973774840,updaDat,LLC updates its data array,LLC,6693,cycle
181,64f973774840,wrCache,LLC: New data written to cache,LLC,6693,cycle
181,64f973774840,respond,LLC sends response message to the requesting L1,LLC,6694,cycle
181,64f973774840,add2q_u,L1 receives message from the bus,0,6698,cycle
181,64f973774840,respond,L1 responds to core,0,6698,cycle
181,64f973774840,updaDat,L1 attempts to update its data array,0,6698,cycle
181,64f973774840,wrCache,L1: New data written to cache,0,6698,cycle
182,64f973774848,add2q_l,L1: The message is added to the processing queue from the core,0,6700,cycle
182,64f973774848,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6700,cycle
182,64f973774848,hitActn,L1: request is a hit,0,6700,cycle
183,64f973774850,add2q_l,L1: The message is added to the processing queue from the core,0,6702,cycle
183,64f973774850,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6702,cycle
183,64f973774850,hitActn,L1: request is a hit,0,6702,cycle
184,64f973774858,add2q_l,L1: The message is added to the processing queue from the core,0,6704,cycle
184,64f973774858,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6704,cycle
184,64f973774858,hitActn,L1: request is a hit,0,6704,cycle
185,64f973774860,add2q_l,L1: The message is added to the processing queue from the core,0,6706,cycle
185,64f973774860,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6706,cycle
185,64f973774860,hitActn,L1: request is a hit,0,6706,cycle
186,64f973774868,add2q_l,L1: The message is added to the processing queue from the core,0,6708,cycle
186,64f973774868,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6708,cycle
186,64f973774868,hitActn,L1: request is a hit,0,6708,cycle
187,64f973774870,add2q_l,L1: The message is added to the processing queue from the core,0,6710,cycle
187,64f973774870,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6710,cycle
187,64f973774870,hitActn,L1: request is a hit,0,6710,cycle
188,64f973774878,add2q_l,L1: The message is added to the processing queue from the core,0,6712,cycle
188,64f973774878,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6712,cycle
188,64f973774878,hitActn,L1: request is a hit,0,6712,cycle
189,64f973774880,add2q_l,L1: The message is added to the processing queue from the core,0,6714,cycle
189,64f973774880,Miss?  ,L1: Was the request a miss?,0,1,boolean
189,64f973774880,MSIredy,L1: Protocol determines message is now ready to be processed,0,6714,cycle
189,64f973774880,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6714,cycle
189,64f973774880,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6714,cycle
189,64f973774880,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6715,cycle
189,64f973774880,add2q_u,L1 receives message from the bus,0,6716,cycle
189,64f973774880,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,6716,cycle
189,64f973774880,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
189,64f973774880,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,6716,cycle
189,64f973774880,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,6716,cycle
189,64f973774880,add_req,LLC miss -> LLC sends request to DRAM,LLC,6716,cycle
189,64f973774880,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,6973,cycle
189,64f973774880,respond,LLC sends response message to the requesting L1,LLC,6973,cycle
189,64f973774880,updaDat,LLC updates its data array,LLC,6973,cycle
189,64f973774880,wrCache,LLC: New data written to cache,LLC,6973,cycle
189,64f973774880,respond,LLC sends response message to the requesting L1,LLC,6974,cycle
189,64f973774880,add2q_u,L1 receives message from the bus,0,6978,cycle
189,64f973774880,respond,L1 responds to core,0,6978,cycle
189,64f973774880,updaDat,L1 attempts to update its data array,0,6978,cycle
189,64f973774880,wrCache,L1: New data written to cache,0,6978,cycle
190,64f973774888,add2q_l,L1: The message is added to the processing queue from the core,0,6980,cycle
190,64f973774888,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6980,cycle
190,64f973774888,hitActn,L1: request is a hit,0,6980,cycle
191,64f973774890,add2q_l,L1: The message is added to the processing queue from the core,0,6982,cycle
191,64f973774890,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6982,cycle
191,64f973774890,hitActn,L1: request is a hit,0,6982,cycle
192,64f973774898,add2q_l,L1: The message is added to the processing queue from the core,0,6984,cycle
192,64f973774898,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6984,cycle
192,64f973774898,hitActn,L1: request is a hit,0,6984,cycle
193,64f9737748a0,add2q_l,L1: The message is added to the processing queue from the core,0,6986,cycle
193,64f9737748a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6986,cycle
193,64f9737748a0,hitActn,L1: request is a hit,0,6986,cycle
194,64f9737748a8,add2q_l,L1: The message is added to the processing queue from the core,0,6988,cycle
194,64f9737748a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6988,cycle
194,64f9737748a8,hitActn,L1: request is a hit,0,6988,cycle
195,64f9737748b0,add2q_l,L1: The message is added to the processing queue from the core,0,6990,cycle
195,64f9737748b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6990,cycle
195,64f9737748b0,hitActn,L1: request is a hit,0,6990,cycle
196,64f9737748b8,add2q_l,L1: The message is added to the processing queue from the core,0,6992,cycle
196,64f9737748b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6992,cycle
196,64f9737748b8,hitActn,L1: request is a hit,0,6992,cycle
197,64f9737748c0,add2q_l,L1: The message is added to the processing queue from the core,0,6994,cycle
197,64f9737748c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
197,64f9737748c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,6994,cycle
197,64f9737748c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6994,cycle
197,64f9737748c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6994,cycle
197,64f9737748c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6995,cycle
197,64f9737748c0,add2q_u,L1 receives message from the bus,0,6996,cycle
197,64f9737748c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,6996,cycle
197,64f9737748c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
197,64f9737748c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,6996,cycle
197,64f9737748c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,6996,cycle
197,64f9737748c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,6996,cycle
197,64f9737748c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,7253,cycle
197,64f9737748c0,respond,LLC sends response message to the requesting L1,LLC,7253,cycle
197,64f9737748c0,updaDat,LLC updates its data array,LLC,7253,cycle
197,64f9737748c0,wrCache,LLC: New data written to cache,LLC,7253,cycle
197,64f9737748c0,respond,LLC sends response message to the requesting L1,LLC,7254,cycle
197,64f9737748c0,add2q_u,L1 receives message from the bus,0,7258,cycle
197,64f9737748c0,respond,L1 responds to core,0,7258,cycle
197,64f9737748c0,updaDat,L1 attempts to update its data array,0,7258,cycle
197,64f9737748c0,wrCache,L1: New data written to cache,0,7258,cycle
198,64f9737748c8,add2q_l,L1: The message is added to the processing queue from the core,0,7260,cycle
198,64f9737748c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7260,cycle
198,64f9737748c8,hitActn,L1: request is a hit,0,7260,cycle
199,64f9737748d0,add2q_l,L1: The message is added to the processing queue from the core,0,7262,cycle
199,64f9737748d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7262,cycle
199,64f9737748d0,hitActn,L1: request is a hit,0,7262,cycle
200,64f9737748d8,add2q_l,L1: The message is added to the processing queue from the core,0,7264,cycle
200,64f9737748d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7264,cycle
200,64f9737748d8,hitActn,L1: request is a hit,0,7264,cycle
201,64f9737748e0,add2q_l,L1: The message is added to the processing queue from the core,0,7266,cycle
201,64f9737748e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7266,cycle
201,64f9737748e0,hitActn,L1: request is a hit,0,7266,cycle
202,64f9737748e8,add2q_l,L1: The message is added to the processing queue from the core,0,7268,cycle
202,64f9737748e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7268,cycle
202,64f9737748e8,hitActn,L1: request is a hit,0,7268,cycle
203,64f9737748f0,add2q_l,L1: The message is added to the processing queue from the core,0,7270,cycle
203,64f9737748f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7270,cycle
203,64f9737748f0,hitActn,L1: request is a hit,0,7270,cycle
204,64f9737748f8,add2q_l,L1: The message is added to the processing queue from the core,0,7272,cycle
204,64f9737748f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7272,cycle
204,64f9737748f8,hitActn,L1: request is a hit,0,7272,cycle
205,64f973774900,add2q_l,L1: The message is added to the processing queue from the core,0,7274,cycle
205,64f973774900,Miss?  ,L1: Was the request a miss?,0,1,boolean
205,64f973774900,MSIredy,L1: Protocol determines message is now ready to be processed,0,7274,cycle
205,64f973774900,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7274,cycle
205,64f973774900,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7274,cycle
205,64f973774900,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7275,cycle
205,64f973774900,add2q_u,L1 receives message from the bus,0,7276,cycle
205,64f973774900,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,7276,cycle
205,64f973774900,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
205,64f973774900,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,7276,cycle
205,64f973774900,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,7276,cycle
205,64f973774900,add_req,LLC miss -> LLC sends request to DRAM,LLC,7276,cycle
205,64f973774900,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,7533,cycle
205,64f973774900,respond,LLC sends response message to the requesting L1,LLC,7533,cycle
205,64f973774900,updaDat,LLC updates its data array,LLC,7533,cycle
205,64f973774900,wrCache,LLC: New data written to cache,LLC,7533,cycle
205,64f973774900,respond,LLC sends response message to the requesting L1,LLC,7534,cycle
205,64f973774900,add2q_u,L1 receives message from the bus,0,7538,cycle
205,64f973774900,respond,L1 responds to core,0,7538,cycle
205,64f973774900,updaDat,L1 attempts to update its data array,0,7538,cycle
205,64f973774900,wrCache,L1: New data written to cache,0,7538,cycle
206,64f973774908,add2q_l,L1: The message is added to the processing queue from the core,0,7540,cycle
206,64f973774908,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7540,cycle
206,64f973774908,hitActn,L1: request is a hit,0,7540,cycle
207,64f973774910,add2q_l,L1: The message is added to the processing queue from the core,0,7542,cycle
207,64f973774910,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7542,cycle
207,64f973774910,hitActn,L1: request is a hit,0,7542,cycle
208,64f973774918,add2q_l,L1: The message is added to the processing queue from the core,0,7544,cycle
208,64f973774918,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7544,cycle
208,64f973774918,hitActn,L1: request is a hit,0,7544,cycle
209,64f973774920,add2q_l,L1: The message is added to the processing queue from the core,0,7546,cycle
209,64f973774920,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7546,cycle
209,64f973774920,hitActn,L1: request is a hit,0,7546,cycle
210,64f973774928,add2q_l,L1: The message is added to the processing queue from the core,0,7548,cycle
210,64f973774928,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7548,cycle
210,64f973774928,hitActn,L1: request is a hit,0,7548,cycle
211,64f973774930,add2q_l,L1: The message is added to the processing queue from the core,0,7550,cycle
211,64f973774930,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7550,cycle
211,64f973774930,hitActn,L1: request is a hit,0,7550,cycle
212,64f973774938,add2q_l,L1: The message is added to the processing queue from the core,0,7552,cycle
212,64f973774938,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7552,cycle
212,64f973774938,hitActn,L1: request is a hit,0,7552,cycle
213,64f973774940,add2q_l,L1: The message is added to the processing queue from the core,0,7554,cycle
213,64f973774940,Miss?  ,L1: Was the request a miss?,0,1,boolean
213,64f973774940,MSIredy,L1: Protocol determines message is now ready to be processed,0,7554,cycle
213,64f973774940,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7554,cycle
213,64f973774940,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7554,cycle
213,64f973774940,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7555,cycle
213,64f973774940,add2q_u,L1 receives message from the bus,0,7556,cycle
213,64f973774940,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,7556,cycle
213,64f973774940,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
213,64f973774940,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,7556,cycle
213,64f973774940,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,7556,cycle
213,64f973774940,add_req,LLC miss -> LLC sends request to DRAM,LLC,7556,cycle
213,64f973774940,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,7813,cycle
213,64f973774940,respond,LLC sends response message to the requesting L1,LLC,7813,cycle
213,64f973774940,updaDat,LLC updates its data array,LLC,7813,cycle
213,64f973774940,wrCache,LLC: New data written to cache,LLC,7813,cycle
213,64f973774940,respond,LLC sends response message to the requesting L1,LLC,7814,cycle
213,64f973774940,add2q_u,L1 receives message from the bus,0,7818,cycle
213,64f973774940,respond,L1 responds to core,0,7818,cycle
213,64f973774940,updaDat,L1 attempts to update its data array,0,7818,cycle
213,64f973774940,wrCache,L1: New data written to cache,0,7818,cycle
214,64f973774948,add2q_l,L1: The message is added to the processing queue from the core,0,7820,cycle
214,64f973774948,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7820,cycle
214,64f973774948,hitActn,L1: request is a hit,0,7820,cycle
215,64f973774950,add2q_l,L1: The message is added to the processing queue from the core,0,7822,cycle
215,64f973774950,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7822,cycle
215,64f973774950,hitActn,L1: request is a hit,0,7822,cycle
216,64f973774958,add2q_l,L1: The message is added to the processing queue from the core,0,7824,cycle
216,64f973774958,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7824,cycle
216,64f973774958,hitActn,L1: request is a hit,0,7824,cycle
217,64f973774960,add2q_l,L1: The message is added to the processing queue from the core,0,7826,cycle
217,64f973774960,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7826,cycle
217,64f973774960,hitActn,L1: request is a hit,0,7826,cycle
218,64f973774968,add2q_l,L1: The message is added to the processing queue from the core,0,7828,cycle
218,64f973774968,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7828,cycle
218,64f973774968,hitActn,L1: request is a hit,0,7828,cycle
219,64f973774970,add2q_l,L1: The message is added to the processing queue from the core,0,7830,cycle
219,64f973774970,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7830,cycle
219,64f973774970,hitActn,L1: request is a hit,0,7830,cycle
220,64f973774978,add2q_l,L1: The message is added to the processing queue from the core,0,7832,cycle
220,64f973774978,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7832,cycle
220,64f973774978,hitActn,L1: request is a hit,0,7832,cycle
221,64f973774980,add2q_l,L1: The message is added to the processing queue from the core,0,7834,cycle
221,64f973774980,Miss?  ,L1: Was the request a miss?,0,1,boolean
221,64f973774980,MSIredy,L1: Protocol determines message is now ready to be processed,0,7834,cycle
221,64f973774980,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7834,cycle
221,64f973774980,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7834,cycle
221,64f973774980,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7835,cycle
221,64f973774980,add2q_u,L1 receives message from the bus,0,7836,cycle
221,64f973774980,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,7836,cycle
221,64f973774980,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
221,64f973774980,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,7836,cycle
221,64f973774980,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,7836,cycle
221,64f973774980,add_req,LLC miss -> LLC sends request to DRAM,LLC,7836,cycle
221,64f973774980,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,8093,cycle
221,64f973774980,respond,LLC sends response message to the requesting L1,LLC,8093,cycle
221,64f973774980,updaDat,LLC updates its data array,LLC,8093,cycle
221,64f973774980,wrCache,LLC: New data written to cache,LLC,8093,cycle
221,64f973774980,respond,LLC sends response message to the requesting L1,LLC,8094,cycle
221,64f973774980,add2q_u,L1 receives message from the bus,0,8098,cycle
221,64f973774980,respond,L1 responds to core,0,8098,cycle
221,64f973774980,updaDat,L1 attempts to update its data array,0,8098,cycle
221,64f973774980,wrCache,L1: New data written to cache,0,8098,cycle
222,64f973774988,add2q_l,L1: The message is added to the processing queue from the core,0,8100,cycle
222,64f973774988,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8100,cycle
222,64f973774988,hitActn,L1: request is a hit,0,8100,cycle
223,64f973774990,add2q_l,L1: The message is added to the processing queue from the core,0,8102,cycle
223,64f973774990,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8102,cycle
223,64f973774990,hitActn,L1: request is a hit,0,8102,cycle
224,64f973774998,add2q_l,L1: The message is added to the processing queue from the core,0,8104,cycle
224,64f973774998,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8104,cycle
224,64f973774998,hitActn,L1: request is a hit,0,8104,cycle
225,64f9737749a0,add2q_l,L1: The message is added to the processing queue from the core,0,8106,cycle
225,64f9737749a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8106,cycle
225,64f9737749a0,hitActn,L1: request is a hit,0,8106,cycle
226,64f9737749a8,add2q_l,L1: The message is added to the processing queue from the core,0,8108,cycle
226,64f9737749a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8108,cycle
226,64f9737749a8,hitActn,L1: request is a hit,0,8108,cycle
227,64f9737749b0,add2q_l,L1: The message is added to the processing queue from the core,0,8110,cycle
227,64f9737749b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8110,cycle
227,64f9737749b0,hitActn,L1: request is a hit,0,8110,cycle
228,64f9737749b8,add2q_l,L1: The message is added to the processing queue from the core,0,8112,cycle
228,64f9737749b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8112,cycle
228,64f9737749b8,hitActn,L1: request is a hit,0,8112,cycle
229,64f9737749c0,add2q_l,L1: The message is added to the processing queue from the core,0,8114,cycle
229,64f9737749c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
229,64f9737749c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,8114,cycle
229,64f9737749c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8114,cycle
229,64f9737749c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8114,cycle
229,64f9737749c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8115,cycle
229,64f9737749c0,add2q_u,L1 receives message from the bus,0,8116,cycle
229,64f9737749c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,8116,cycle
229,64f9737749c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
229,64f9737749c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,8116,cycle
229,64f9737749c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,8116,cycle
229,64f9737749c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,8116,cycle
229,64f9737749c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,8373,cycle
229,64f9737749c0,respond,LLC sends response message to the requesting L1,LLC,8373,cycle
229,64f9737749c0,updaDat,LLC updates its data array,LLC,8373,cycle
229,64f9737749c0,wrCache,LLC: New data written to cache,LLC,8373,cycle
229,64f9737749c0,respond,LLC sends response message to the requesting L1,LLC,8374,cycle
229,64f9737749c0,add2q_u,L1 receives message from the bus,0,8378,cycle
229,64f9737749c0,respond,L1 responds to core,0,8378,cycle
229,64f9737749c0,updaDat,L1 attempts to update its data array,0,8378,cycle
229,64f9737749c0,wrCache,L1: New data written to cache,0,8378,cycle
230,64f9737749c8,add2q_l,L1: The message is added to the processing queue from the core,0,8380,cycle
230,64f9737749c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8380,cycle
230,64f9737749c8,hitActn,L1: request is a hit,0,8380,cycle
231,64f9737749d0,add2q_l,L1: The message is added to the processing queue from the core,0,8382,cycle
231,64f9737749d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8382,cycle
231,64f9737749d0,hitActn,L1: request is a hit,0,8382,cycle
232,64f9737749d8,add2q_l,L1: The message is added to the processing queue from the core,0,8384,cycle
232,64f9737749d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8384,cycle
232,64f9737749d8,hitActn,L1: request is a hit,0,8384,cycle
233,64f9737749e0,add2q_l,L1: The message is added to the processing queue from the core,0,8386,cycle
233,64f9737749e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8386,cycle
233,64f9737749e0,hitActn,L1: request is a hit,0,8386,cycle
234,64f9737749e8,add2q_l,L1: The message is added to the processing queue from the core,0,8388,cycle
234,64f9737749e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8388,cycle
234,64f9737749e8,hitActn,L1: request is a hit,0,8388,cycle
235,64f9737749f0,add2q_l,L1: The message is added to the processing queue from the core,0,8390,cycle
235,64f9737749f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8390,cycle
235,64f9737749f0,hitActn,L1: request is a hit,0,8390,cycle
236,64f9737749f8,add2q_l,L1: The message is added to the processing queue from the core,0,8392,cycle
236,64f9737749f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8392,cycle
236,64f9737749f8,hitActn,L1: request is a hit,0,8392,cycle
237,64f973774a00,add2q_l,L1: The message is added to the processing queue from the core,0,8394,cycle
237,64f973774a00,Miss?  ,L1: Was the request a miss?,0,1,boolean
237,64f973774a00,MSIredy,L1: Protocol determines message is now ready to be processed,0,8394,cycle
237,64f973774a00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8394,cycle
237,64f973774a00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8394,cycle
237,64f973774a00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8395,cycle
237,64f973774a00,add2q_u,L1 receives message from the bus,0,8396,cycle
237,64f973774a00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,8396,cycle
237,64f973774a00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
237,64f973774a00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,8396,cycle
237,64f973774a00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,8396,cycle
237,64f973774a00,add_req,LLC miss -> LLC sends request to DRAM,LLC,8396,cycle
237,64f973774a00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,8653,cycle
237,64f973774a00,respond,LLC sends response message to the requesting L1,LLC,8653,cycle
237,64f973774a00,updaDat,LLC updates its data array,LLC,8653,cycle
237,64f973774a00,wrCache,LLC: New data written to cache,LLC,8653,cycle
237,64f973774a00,respond,LLC sends response message to the requesting L1,LLC,8654,cycle
237,64f973774a00,add2q_u,L1 receives message from the bus,0,8658,cycle
237,64f973774a00,respond,L1 responds to core,0,8658,cycle
237,64f973774a00,updaDat,L1 attempts to update its data array,0,8658,cycle
237,64f973774a00,wrCache,L1: New data written to cache,0,8658,cycle
238,64f973774a08,add2q_l,L1: The message is added to the processing queue from the core,0,8660,cycle
238,64f973774a08,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8660,cycle
238,64f973774a08,hitActn,L1: request is a hit,0,8660,cycle
239,64f973774a10,add2q_l,L1: The message is added to the processing queue from the core,0,8662,cycle
239,64f973774a10,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8662,cycle
239,64f973774a10,hitActn,L1: request is a hit,0,8662,cycle
240,64f973774a18,add2q_l,L1: The message is added to the processing queue from the core,0,8664,cycle
240,64f973774a18,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8664,cycle
240,64f973774a18,hitActn,L1: request is a hit,0,8664,cycle
241,64f973774a20,add2q_l,L1: The message is added to the processing queue from the core,0,8666,cycle
241,64f973774a20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8666,cycle
241,64f973774a20,hitActn,L1: request is a hit,0,8666,cycle
242,64f973774a28,add2q_l,L1: The message is added to the processing queue from the core,0,8668,cycle
242,64f973774a28,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8668,cycle
242,64f973774a28,hitActn,L1: request is a hit,0,8668,cycle
243,64f973774a30,add2q_l,L1: The message is added to the processing queue from the core,0,8670,cycle
243,64f973774a30,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8670,cycle
243,64f973774a30,hitActn,L1: request is a hit,0,8670,cycle
244,64f973774a38,add2q_l,L1: The message is added to the processing queue from the core,0,8672,cycle
244,64f973774a38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8672,cycle
244,64f973774a38,hitActn,L1: request is a hit,0,8672,cycle
245,64f973774a40,add2q_l,L1: The message is added to the processing queue from the core,0,8674,cycle
245,64f973774a40,Miss?  ,L1: Was the request a miss?,0,1,boolean
245,64f973774a40,MSIredy,L1: Protocol determines message is now ready to be processed,0,8674,cycle
245,64f973774a40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8674,cycle
245,64f973774a40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8674,cycle
245,64f973774a40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8675,cycle
245,64f973774a40,add2q_u,L1 receives message from the bus,0,8676,cycle
245,64f973774a40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,8676,cycle
245,64f973774a40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
245,64f973774a40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,8676,cycle
245,64f973774a40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,8676,cycle
245,64f973774a40,add_req,LLC miss -> LLC sends request to DRAM,LLC,8676,cycle
245,64f973774a40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,8933,cycle
245,64f973774a40,respond,LLC sends response message to the requesting L1,LLC,8933,cycle
245,64f973774a40,updaDat,LLC updates its data array,LLC,8933,cycle
245,64f973774a40,wrCache,LLC: New data written to cache,LLC,8933,cycle
245,64f973774a40,respond,LLC sends response message to the requesting L1,LLC,8934,cycle
245,64f973774a40,add2q_u,L1 receives message from the bus,0,8938,cycle
245,64f973774a40,respond,L1 responds to core,0,8938,cycle
245,64f973774a40,updaDat,L1 attempts to update its data array,0,8938,cycle
245,64f973774a40,wrCache,L1: New data written to cache,0,8938,cycle
246,64f973774a48,add2q_l,L1: The message is added to the processing queue from the core,0,8940,cycle
246,64f973774a48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8940,cycle
246,64f973774a48,hitActn,L1: request is a hit,0,8940,cycle
247,64f973774a50,add2q_l,L1: The message is added to the processing queue from the core,0,8942,cycle
247,64f973774a50,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8942,cycle
247,64f973774a50,hitActn,L1: request is a hit,0,8942,cycle
248,64f973774a58,add2q_l,L1: The message is added to the processing queue from the core,0,8944,cycle
248,64f973774a58,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8944,cycle
248,64f973774a58,hitActn,L1: request is a hit,0,8944,cycle
249,64f973774a60,add2q_l,L1: The message is added to the processing queue from the core,0,8946,cycle
249,64f973774a60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8946,cycle
249,64f973774a60,hitActn,L1: request is a hit,0,8946,cycle
250,64f973774a68,add2q_l,L1: The message is added to the processing queue from the core,0,8948,cycle
250,64f973774a68,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8948,cycle
250,64f973774a68,hitActn,L1: request is a hit,0,8948,cycle
251,64f973774a70,add2q_l,L1: The message is added to the processing queue from the core,0,8950,cycle
251,64f973774a70,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8950,cycle
251,64f973774a70,hitActn,L1: request is a hit,0,8950,cycle
252,64f973774a78,add2q_l,L1: The message is added to the processing queue from the core,0,8952,cycle
252,64f973774a78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8952,cycle
252,64f973774a78,hitActn,L1: request is a hit,0,8952,cycle
253,64f973774a80,add2q_l,L1: The message is added to the processing queue from the core,0,8954,cycle
253,64f973774a80,Miss?  ,L1: Was the request a miss?,0,1,boolean
253,64f973774a80,MSIredy,L1: Protocol determines message is now ready to be processed,0,8954,cycle
253,64f973774a80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8954,cycle
253,64f973774a80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8954,cycle
253,64f973774a80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8955,cycle
253,64f973774a80,add2q_u,L1 receives message from the bus,0,8956,cycle
253,64f973774a80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,8956,cycle
253,64f973774a80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
253,64f973774a80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,8956,cycle
253,64f973774a80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,8956,cycle
253,64f973774a80,add_req,LLC miss -> LLC sends request to DRAM,LLC,8956,cycle
253,64f973774a80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,9213,cycle
253,64f973774a80,respond,LLC sends response message to the requesting L1,LLC,9213,cycle
253,64f973774a80,updaDat,LLC updates its data array,LLC,9213,cycle
253,64f973774a80,wrCache,LLC: New data written to cache,LLC,9213,cycle
253,64f973774a80,respond,LLC sends response message to the requesting L1,LLC,9214,cycle
253,64f973774a80,add2q_u,L1 receives message from the bus,0,9218,cycle
253,64f973774a80,respond,L1 responds to core,0,9218,cycle
253,64f973774a80,updaDat,L1 attempts to update its data array,0,9218,cycle
253,64f973774a80,wrCache,L1: New data written to cache,0,9218,cycle
254,64f973774a88,add2q_l,L1: The message is added to the processing queue from the core,0,9220,cycle
254,64f973774a88,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9220,cycle
254,64f973774a88,hitActn,L1: request is a hit,0,9220,cycle
255,64f973774a90,add2q_l,L1: The message is added to the processing queue from the core,0,9222,cycle
255,64f973774a90,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9222,cycle
255,64f973774a90,hitActn,L1: request is a hit,0,9222,cycle
256,64f973774a98,add2q_l,L1: The message is added to the processing queue from the core,0,9224,cycle
256,64f973774a98,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9224,cycle
256,64f973774a98,hitActn,L1: request is a hit,0,9224,cycle
257,64f973774aa0,add2q_l,L1: The message is added to the processing queue from the core,0,9226,cycle
257,64f973774aa0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9226,cycle
257,64f973774aa0,hitActn,L1: request is a hit,0,9226,cycle
258,64f973774aa8,add2q_l,L1: The message is added to the processing queue from the core,0,9228,cycle
258,64f973774aa8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9228,cycle
258,64f973774aa8,hitActn,L1: request is a hit,0,9228,cycle
259,64f973774ab0,add2q_l,L1: The message is added to the processing queue from the core,0,9230,cycle
259,64f973774ab0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9230,cycle
259,64f973774ab0,hitActn,L1: request is a hit,0,9230,cycle
260,64f973774ab8,add2q_l,L1: The message is added to the processing queue from the core,0,9232,cycle
260,64f973774ab8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9232,cycle
260,64f973774ab8,hitActn,L1: request is a hit,0,9232,cycle
261,64f973774ac0,add2q_l,L1: The message is added to the processing queue from the core,0,9234,cycle
261,64f973774ac0,Miss?  ,L1: Was the request a miss?,0,1,boolean
261,64f973774ac0,MSIredy,L1: Protocol determines message is now ready to be processed,0,9234,cycle
261,64f973774ac0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9234,cycle
261,64f973774ac0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9234,cycle
261,64f973774ac0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9235,cycle
261,64f973774ac0,add2q_u,L1 receives message from the bus,0,9236,cycle
261,64f973774ac0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,9236,cycle
261,64f973774ac0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
261,64f973774ac0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,9236,cycle
261,64f973774ac0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,9236,cycle
261,64f973774ac0,add_req,LLC miss -> LLC sends request to DRAM,LLC,9236,cycle
261,64f973774ac0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,9493,cycle
261,64f973774ac0,respond,LLC sends response message to the requesting L1,LLC,9493,cycle
261,64f973774ac0,updaDat,LLC updates its data array,LLC,9493,cycle
261,64f973774ac0,wrCache,LLC: New data written to cache,LLC,9493,cycle
261,64f973774ac0,respond,LLC sends response message to the requesting L1,LLC,9494,cycle
261,64f973774ac0,add2q_u,L1 receives message from the bus,0,9498,cycle
261,64f973774ac0,respond,L1 responds to core,0,9498,cycle
261,64f973774ac0,updaDat,L1 attempts to update its data array,0,9498,cycle
261,64f973774ac0,wrCache,L1: New data written to cache,0,9498,cycle
262,64f973774ac8,add2q_l,L1: The message is added to the processing queue from the core,0,9500,cycle
262,64f973774ac8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9500,cycle
262,64f973774ac8,hitActn,L1: request is a hit,0,9500,cycle
263,64f973774ad0,add2q_l,L1: The message is added to the processing queue from the core,0,9502,cycle
263,64f973774ad0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9502,cycle
263,64f973774ad0,hitActn,L1: request is a hit,0,9502,cycle
264,64f973774ad8,add2q_l,L1: The message is added to the processing queue from the core,0,9504,cycle
264,64f973774ad8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9504,cycle
264,64f973774ad8,hitActn,L1: request is a hit,0,9504,cycle
265,64f973774ae0,add2q_l,L1: The message is added to the processing queue from the core,0,9506,cycle
265,64f973774ae0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9506,cycle
265,64f973774ae0,hitActn,L1: request is a hit,0,9506,cycle
266,64f973774ae8,add2q_l,L1: The message is added to the processing queue from the core,0,9508,cycle
266,64f973774ae8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9508,cycle
266,64f973774ae8,hitActn,L1: request is a hit,0,9508,cycle
267,64f973774af0,add2q_l,L1: The message is added to the processing queue from the core,0,9510,cycle
267,64f973774af0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9510,cycle
267,64f973774af0,hitActn,L1: request is a hit,0,9510,cycle
268,64f973774af8,add2q_l,L1: The message is added to the processing queue from the core,0,9512,cycle
268,64f973774af8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9512,cycle
268,64f973774af8,hitActn,L1: request is a hit,0,9512,cycle
269,64f973774b00,add2q_l,L1: The message is added to the processing queue from the core,0,9514,cycle
269,64f973774b00,Miss?  ,L1: Was the request a miss?,0,1,boolean
269,64f973774b00,MSIredy,L1: Protocol determines message is now ready to be processed,0,9514,cycle
269,64f973774b00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9514,cycle
269,64f973774b00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9514,cycle
269,64f973774b00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9515,cycle
269,64f973774b00,add2q_u,L1 receives message from the bus,0,9516,cycle
269,64f973774b00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,9516,cycle
269,64f973774b00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
269,64f973774b00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,9516,cycle
269,64f973774b00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,9516,cycle
269,64f973774b00,add_req,LLC miss -> LLC sends request to DRAM,LLC,9516,cycle
269,64f973774b00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,9773,cycle
269,64f973774b00,respond,LLC sends response message to the requesting L1,LLC,9773,cycle
269,64f973774b00,updaDat,LLC updates its data array,LLC,9773,cycle
269,64f973774b00,wrCache,LLC: New data written to cache,LLC,9773,cycle
269,64f973774b00,respond,LLC sends response message to the requesting L1,LLC,9774,cycle
269,64f973774b00,add2q_u,L1 receives message from the bus,0,9778,cycle
269,64f973774b00,respond,L1 responds to core,0,9778,cycle
269,64f973774b00,updaDat,L1 attempts to update its data array,0,9778,cycle
269,64f973774b00,wrCache,L1: New data written to cache,0,9778,cycle
270,64f973774b08,add2q_l,L1: The message is added to the processing queue from the core,0,9780,cycle
270,64f973774b08,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9780,cycle
270,64f973774b08,hitActn,L1: request is a hit,0,9780,cycle
271,64f973774b10,add2q_l,L1: The message is added to the processing queue from the core,0,9782,cycle
271,64f973774b10,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9782,cycle
271,64f973774b10,hitActn,L1: request is a hit,0,9782,cycle
272,64f973774b18,add2q_l,L1: The message is added to the processing queue from the core,0,9784,cycle
272,64f973774b18,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9784,cycle
272,64f973774b18,hitActn,L1: request is a hit,0,9784,cycle
273,64f973774b20,add2q_l,L1: The message is added to the processing queue from the core,0,9786,cycle
273,64f973774b20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9786,cycle
273,64f973774b20,hitActn,L1: request is a hit,0,9786,cycle
274,64f973774b28,add2q_l,L1: The message is added to the processing queue from the core,0,9788,cycle
274,64f973774b28,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9788,cycle
274,64f973774b28,hitActn,L1: request is a hit,0,9788,cycle
275,64f973774b30,add2q_l,L1: The message is added to the processing queue from the core,0,9790,cycle
275,64f973774b30,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9790,cycle
275,64f973774b30,hitActn,L1: request is a hit,0,9790,cycle
276,64f973774b38,add2q_l,L1: The message is added to the processing queue from the core,0,9792,cycle
276,64f973774b38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9792,cycle
276,64f973774b38,hitActn,L1: request is a hit,0,9792,cycle
277,64f973774b40,add2q_l,L1: The message is added to the processing queue from the core,0,9794,cycle
277,64f973774b40,Miss?  ,L1: Was the request a miss?,0,1,boolean
277,64f973774b40,MSIredy,L1: Protocol determines message is now ready to be processed,0,9794,cycle
277,64f973774b40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9794,cycle
277,64f973774b40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9794,cycle
277,64f973774b40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9795,cycle
277,64f973774b40,add2q_u,L1 receives message from the bus,0,9796,cycle
277,64f973774b40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,9796,cycle
277,64f973774b40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
277,64f973774b40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,9796,cycle
277,64f973774b40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,9796,cycle
277,64f973774b40,add_req,LLC miss -> LLC sends request to DRAM,LLC,9796,cycle
277,64f973774b40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,10053,cycle
277,64f973774b40,respond,LLC sends response message to the requesting L1,LLC,10053,cycle
277,64f973774b40,updaDat,LLC updates its data array,LLC,10053,cycle
277,64f973774b40,wrCache,LLC: New data written to cache,LLC,10053,cycle
277,64f973774b40,respond,LLC sends response message to the requesting L1,LLC,10054,cycle
277,64f973774b40,add2q_u,L1 receives message from the bus,0,10058,cycle
277,64f973774b40,respond,L1 responds to core,0,10058,cycle
277,64f973774b40,updaDat,L1 attempts to update its data array,0,10058,cycle
277,64f973774b40,wrCache,L1: New data written to cache,0,10058,cycle
278,64f973774b48,add2q_l,L1: The message is added to the processing queue from the core,0,10060,cycle
278,64f973774b48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10060,cycle
278,64f973774b48,hitActn,L1: request is a hit,0,10060,cycle
279,64f973774b50,add2q_l,L1: The message is added to the processing queue from the core,0,10062,cycle
279,64f973774b50,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10062,cycle
279,64f973774b50,hitActn,L1: request is a hit,0,10062,cycle
280,64f973774b58,add2q_l,L1: The message is added to the processing queue from the core,0,10064,cycle
280,64f973774b58,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10064,cycle
280,64f973774b58,hitActn,L1: request is a hit,0,10064,cycle
281,64f973774b60,add2q_l,L1: The message is added to the processing queue from the core,0,10066,cycle
281,64f973774b60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10066,cycle
281,64f973774b60,hitActn,L1: request is a hit,0,10066,cycle
282,64f973774b68,add2q_l,L1: The message is added to the processing queue from the core,0,10068,cycle
282,64f973774b68,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10068,cycle
282,64f973774b68,hitActn,L1: request is a hit,0,10068,cycle
283,64f973774b70,add2q_l,L1: The message is added to the processing queue from the core,0,10070,cycle
283,64f973774b70,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10070,cycle
283,64f973774b70,hitActn,L1: request is a hit,0,10070,cycle
284,64f973774b78,add2q_l,L1: The message is added to the processing queue from the core,0,10072,cycle
284,64f973774b78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10072,cycle
284,64f973774b78,hitActn,L1: request is a hit,0,10072,cycle
285,64f973774b80,add2q_l,L1: The message is added to the processing queue from the core,0,10074,cycle
285,64f973774b80,Miss?  ,L1: Was the request a miss?,0,1,boolean
285,64f973774b80,MSIredy,L1: Protocol determines message is now ready to be processed,0,10074,cycle
285,64f973774b80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10074,cycle
285,64f973774b80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10074,cycle
285,64f973774b80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10075,cycle
285,64f973774b80,add2q_u,L1 receives message from the bus,0,10076,cycle
285,64f973774b80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,10076,cycle
285,64f973774b80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
285,64f973774b80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,10076,cycle
285,64f973774b80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,10076,cycle
285,64f973774b80,add_req,LLC miss -> LLC sends request to DRAM,LLC,10076,cycle
285,64f973774b80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,10333,cycle
285,64f973774b80,respond,LLC sends response message to the requesting L1,LLC,10333,cycle
285,64f973774b80,updaDat,LLC updates its data array,LLC,10333,cycle
285,64f973774b80,wrCache,LLC: New data written to cache,LLC,10333,cycle
285,64f973774b80,respond,LLC sends response message to the requesting L1,LLC,10334,cycle
285,64f973774b80,add2q_u,L1 receives message from the bus,0,10338,cycle
285,64f973774b80,respond,L1 responds to core,0,10338,cycle
285,64f973774b80,updaDat,L1 attempts to update its data array,0,10338,cycle
285,64f973774b80,wrCache,L1: New data written to cache,0,10338,cycle
286,64f973774b88,add2q_l,L1: The message is added to the processing queue from the core,0,10340,cycle
286,64f973774b88,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10340,cycle
286,64f973774b88,hitActn,L1: request is a hit,0,10340,cycle
287,64f973774b90,add2q_l,L1: The message is added to the processing queue from the core,0,10342,cycle
287,64f973774b90,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10342,cycle
287,64f973774b90,hitActn,L1: request is a hit,0,10342,cycle
288,64f973774b98,add2q_l,L1: The message is added to the processing queue from the core,0,10344,cycle
288,64f973774b98,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10344,cycle
288,64f973774b98,hitActn,L1: request is a hit,0,10344,cycle
289,64f973774ba0,add2q_l,L1: The message is added to the processing queue from the core,0,10346,cycle
289,64f973774ba0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10346,cycle
289,64f973774ba0,hitActn,L1: request is a hit,0,10346,cycle
290,64f973774ba8,add2q_l,L1: The message is added to the processing queue from the core,0,10348,cycle
290,64f973774ba8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10348,cycle
290,64f973774ba8,hitActn,L1: request is a hit,0,10348,cycle
291,64f973774bb0,add2q_l,L1: The message is added to the processing queue from the core,0,10350,cycle
291,64f973774bb0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10350,cycle
291,64f973774bb0,hitActn,L1: request is a hit,0,10350,cycle
292,64f973774bb8,add2q_l,L1: The message is added to the processing queue from the core,0,10352,cycle
292,64f973774bb8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10352,cycle
292,64f973774bb8,hitActn,L1: request is a hit,0,10352,cycle
293,64f973774bc0,add2q_l,L1: The message is added to the processing queue from the core,0,10354,cycle
293,64f973774bc0,Miss?  ,L1: Was the request a miss?,0,1,boolean
293,64f973774bc0,MSIredy,L1: Protocol determines message is now ready to be processed,0,10354,cycle
293,64f973774bc0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10354,cycle
293,64f973774bc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10354,cycle
293,64f973774bc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10355,cycle
293,64f973774bc0,add2q_u,L1 receives message from the bus,0,10356,cycle
293,64f973774bc0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,10356,cycle
293,64f973774bc0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
293,64f973774bc0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,10356,cycle
293,64f973774bc0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,10356,cycle
293,64f973774bc0,add_req,LLC miss -> LLC sends request to DRAM,LLC,10356,cycle
293,64f973774bc0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,10613,cycle
293,64f973774bc0,respond,LLC sends response message to the requesting L1,LLC,10613,cycle
293,64f973774bc0,updaDat,LLC updates its data array,LLC,10613,cycle
293,64f973774bc0,wrCache,LLC: New data written to cache,LLC,10613,cycle
293,64f973774bc0,respond,LLC sends response message to the requesting L1,LLC,10614,cycle
293,64f973774bc0,add2q_u,L1 receives message from the bus,0,10618,cycle
293,64f973774bc0,respond,L1 responds to core,0,10618,cycle
293,64f973774bc0,updaDat,L1 attempts to update its data array,0,10618,cycle
293,64f973774bc0,wrCache,L1: New data written to cache,0,10618,cycle
294,64f973774bc8,add2q_l,L1: The message is added to the processing queue from the core,0,10620,cycle
294,64f973774bc8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10620,cycle
294,64f973774bc8,hitActn,L1: request is a hit,0,10620,cycle
295,64f973774bd0,add2q_l,L1: The message is added to the processing queue from the core,0,10622,cycle
295,64f973774bd0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10622,cycle
295,64f973774bd0,hitActn,L1: request is a hit,0,10622,cycle
296,64f973774bd8,add2q_l,L1: The message is added to the processing queue from the core,0,10624,cycle
296,64f973774bd8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10624,cycle
296,64f973774bd8,hitActn,L1: request is a hit,0,10624,cycle
297,64f973774be0,add2q_l,L1: The message is added to the processing queue from the core,0,10626,cycle
297,64f973774be0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10626,cycle
297,64f973774be0,hitActn,L1: request is a hit,0,10626,cycle
298,64f973774be8,add2q_l,L1: The message is added to the processing queue from the core,0,10628,cycle
298,64f973774be8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10628,cycle
298,64f973774be8,hitActn,L1: request is a hit,0,10628,cycle
299,64f973774bf0,add2q_l,L1: The message is added to the processing queue from the core,0,10630,cycle
299,64f973774bf0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10630,cycle
299,64f973774bf0,hitActn,L1: request is a hit,0,10630,cycle
300,64f973774bf8,add2q_l,L1: The message is added to the processing queue from the core,0,10632,cycle
300,64f973774bf8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10632,cycle
300,64f973774bf8,hitActn,L1: request is a hit,0,10632,cycle
301,64f973774c00,add2q_l,L1: The message is added to the processing queue from the core,0,10634,cycle
301,64f973774c00,Miss?  ,L1: Was the request a miss?,0,1,boolean
301,64f973774c00,MSIredy,L1: Protocol determines message is now ready to be processed,0,10634,cycle
301,64f973774c00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10634,cycle
301,64f973774c00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10634,cycle
301,64f973774c00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10635,cycle
301,64f973774c00,add2q_u,L1 receives message from the bus,0,10636,cycle
301,64f973774c00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,10636,cycle
301,64f973774c00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
301,64f973774c00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,10636,cycle
301,64f973774c00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,10636,cycle
301,64f973774c00,add_req,LLC miss -> LLC sends request to DRAM,LLC,10636,cycle
301,64f973774c00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,10893,cycle
301,64f973774c00,respond,LLC sends response message to the requesting L1,LLC,10893,cycle
301,64f973774c00,updaDat,LLC updates its data array,LLC,10893,cycle
301,64f973774c00,wrCache,LLC: New data written to cache,LLC,10893,cycle
301,64f973774c00,respond,LLC sends response message to the requesting L1,LLC,10894,cycle
301,64f973774c00,add2q_u,L1 receives message from the bus,0,10898,cycle
301,64f973774c00,respond,L1 responds to core,0,10898,cycle
301,64f973774c00,updaDat,L1 attempts to update its data array,0,10898,cycle
301,64f973774c00,wrCache,L1: New data written to cache,0,10898,cycle
302,64f973774c08,add2q_l,L1: The message is added to the processing queue from the core,0,10900,cycle
302,64f973774c08,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10900,cycle
302,64f973774c08,hitActn,L1: request is a hit,0,10900,cycle
303,64f973774c10,add2q_l,L1: The message is added to the processing queue from the core,0,10902,cycle
303,64f973774c10,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10902,cycle
303,64f973774c10,hitActn,L1: request is a hit,0,10902,cycle
304,64f973774c18,add2q_l,L1: The message is added to the processing queue from the core,0,10904,cycle
304,64f973774c18,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10904,cycle
304,64f973774c18,hitActn,L1: request is a hit,0,10904,cycle
305,64f973774c20,add2q_l,L1: The message is added to the processing queue from the core,0,10906,cycle
305,64f973774c20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10906,cycle
305,64f973774c20,hitActn,L1: request is a hit,0,10906,cycle
306,64f973774c28,add2q_l,L1: The message is added to the processing queue from the core,0,10908,cycle
306,64f973774c28,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10908,cycle
306,64f973774c28,hitActn,L1: request is a hit,0,10908,cycle
307,64f973774c30,add2q_l,L1: The message is added to the processing queue from the core,0,10910,cycle
307,64f973774c30,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10910,cycle
307,64f973774c30,hitActn,L1: request is a hit,0,10910,cycle
308,64f973774c38,add2q_l,L1: The message is added to the processing queue from the core,0,10912,cycle
308,64f973774c38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10912,cycle
308,64f973774c38,hitActn,L1: request is a hit,0,10912,cycle
309,64f973774c40,add2q_l,L1: The message is added to the processing queue from the core,0,10914,cycle
309,64f973774c40,Miss?  ,L1: Was the request a miss?,0,1,boolean
309,64f973774c40,MSIredy,L1: Protocol determines message is now ready to be processed,0,10914,cycle
309,64f973774c40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10914,cycle
309,64f973774c40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10914,cycle
309,64f973774c40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10915,cycle
309,64f973774c40,add2q_u,L1 receives message from the bus,0,10916,cycle
309,64f973774c40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,10916,cycle
309,64f973774c40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
309,64f973774c40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,10916,cycle
309,64f973774c40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,10916,cycle
309,64f973774c40,add_req,LLC miss -> LLC sends request to DRAM,LLC,10916,cycle
309,64f973774c40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,11173,cycle
309,64f973774c40,respond,LLC sends response message to the requesting L1,LLC,11173,cycle
309,64f973774c40,updaDat,LLC updates its data array,LLC,11173,cycle
309,64f973774c40,wrCache,LLC: New data written to cache,LLC,11173,cycle
309,64f973774c40,respond,LLC sends response message to the requesting L1,LLC,11174,cycle
309,64f973774c40,add2q_u,L1 receives message from the bus,0,11178,cycle
309,64f973774c40,respond,L1 responds to core,0,11178,cycle
309,64f973774c40,updaDat,L1 attempts to update its data array,0,11178,cycle
309,64f973774c40,wrCache,L1: New data written to cache,0,11178,cycle
310,64f973774c48,add2q_l,L1: The message is added to the processing queue from the core,0,11180,cycle
310,64f973774c48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11180,cycle
310,64f973774c48,hitActn,L1: request is a hit,0,11180,cycle
311,64f973774c50,add2q_l,L1: The message is added to the processing queue from the core,0,11182,cycle
311,64f973774c50,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11182,cycle
311,64f973774c50,hitActn,L1: request is a hit,0,11182,cycle
312,64f973774c58,add2q_l,L1: The message is added to the processing queue from the core,0,11184,cycle
312,64f973774c58,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11184,cycle
312,64f973774c58,hitActn,L1: request is a hit,0,11184,cycle
313,64f973774c60,add2q_l,L1: The message is added to the processing queue from the core,0,11186,cycle
313,64f973774c60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11186,cycle
313,64f973774c60,hitActn,L1: request is a hit,0,11186,cycle
314,64f973774c68,add2q_l,L1: The message is added to the processing queue from the core,0,11188,cycle
314,64f973774c68,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11188,cycle
314,64f973774c68,hitActn,L1: request is a hit,0,11188,cycle
315,64f973774c70,add2q_l,L1: The message is added to the processing queue from the core,0,11190,cycle
315,64f973774c70,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11190,cycle
315,64f973774c70,hitActn,L1: request is a hit,0,11190,cycle
316,64f973774c78,add2q_l,L1: The message is added to the processing queue from the core,0,11192,cycle
316,64f973774c78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11192,cycle
316,64f973774c78,hitActn,L1: request is a hit,0,11192,cycle
317,64f973774c80,add2q_l,L1: The message is added to the processing queue from the core,0,11194,cycle
317,64f973774c80,Miss?  ,L1: Was the request a miss?,0,1,boolean
317,64f973774c80,MSIredy,L1: Protocol determines message is now ready to be processed,0,11194,cycle
317,64f973774c80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11194,cycle
317,64f973774c80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11194,cycle
317,64f973774c80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11195,cycle
317,64f973774c80,add2q_u,L1 receives message from the bus,0,11196,cycle
317,64f973774c80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,11196,cycle
317,64f973774c80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
317,64f973774c80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,11196,cycle
317,64f973774c80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,11196,cycle
317,64f973774c80,add_req,LLC miss -> LLC sends request to DRAM,LLC,11196,cycle
317,64f973774c80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,11453,cycle
317,64f973774c80,respond,LLC sends response message to the requesting L1,LLC,11453,cycle
317,64f973774c80,updaDat,LLC updates its data array,LLC,11453,cycle
317,64f973774c80,wrCache,LLC: New data written to cache,LLC,11453,cycle
317,64f973774c80,respond,LLC sends response message to the requesting L1,LLC,11454,cycle
317,64f973774c80,add2q_u,L1 receives message from the bus,0,11458,cycle
317,64f973774c80,respond,L1 responds to core,0,11458,cycle
317,64f973774c80,updaDat,L1 attempts to update its data array,0,11458,cycle
317,64f973774c80,wrCache,L1: New data written to cache,0,11458,cycle
318,64f973774c88,add2q_l,L1: The message is added to the processing queue from the core,0,11460,cycle
318,64f973774c88,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11460,cycle
318,64f973774c88,hitActn,L1: request is a hit,0,11460,cycle
319,64f973774c90,add2q_l,L1: The message is added to the processing queue from the core,0,11462,cycle
319,64f973774c90,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11462,cycle
319,64f973774c90,hitActn,L1: request is a hit,0,11462,cycle
320,64f973774c98,add2q_l,L1: The message is added to the processing queue from the core,0,11464,cycle
320,64f973774c98,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11464,cycle
320,64f973774c98,hitActn,L1: request is a hit,0,11464,cycle
321,64f973774ca0,add2q_l,L1: The message is added to the processing queue from the core,0,11466,cycle
321,64f973774ca0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11466,cycle
321,64f973774ca0,hitActn,L1: request is a hit,0,11466,cycle
322,64f973774ca8,add2q_l,L1: The message is added to the processing queue from the core,0,11468,cycle
322,64f973774ca8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11468,cycle
322,64f973774ca8,hitActn,L1: request is a hit,0,11468,cycle
323,64f973774cb0,add2q_l,L1: The message is added to the processing queue from the core,0,11470,cycle
323,64f973774cb0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11470,cycle
323,64f973774cb0,hitActn,L1: request is a hit,0,11470,cycle
324,64f973774cb8,add2q_l,L1: The message is added to the processing queue from the core,0,11472,cycle
324,64f973774cb8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11472,cycle
324,64f973774cb8,hitActn,L1: request is a hit,0,11472,cycle
325,64f973774cc0,add2q_l,L1: The message is added to the processing queue from the core,0,11474,cycle
325,64f973774cc0,Miss?  ,L1: Was the request a miss?,0,1,boolean
325,64f973774cc0,MSIredy,L1: Protocol determines message is now ready to be processed,0,11474,cycle
325,64f973774cc0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11474,cycle
325,64f973774cc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11474,cycle
325,64f973774cc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11475,cycle
325,64f973774cc0,add2q_u,L1 receives message from the bus,0,11476,cycle
325,64f973774cc0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,11476,cycle
325,64f973774cc0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
325,64f973774cc0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,11476,cycle
325,64f973774cc0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,11476,cycle
325,64f973774cc0,add_req,LLC miss -> LLC sends request to DRAM,LLC,11476,cycle
325,64f973774cc0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,11733,cycle
325,64f973774cc0,respond,LLC sends response message to the requesting L1,LLC,11733,cycle
325,64f973774cc0,updaDat,LLC updates its data array,LLC,11733,cycle
325,64f973774cc0,wrCache,LLC: New data written to cache,LLC,11733,cycle
325,64f973774cc0,respond,LLC sends response message to the requesting L1,LLC,11734,cycle
325,64f973774cc0,add2q_u,L1 receives message from the bus,0,11738,cycle
325,64f973774cc0,respond,L1 responds to core,0,11738,cycle
325,64f973774cc0,updaDat,L1 attempts to update its data array,0,11738,cycle
325,64f973774cc0,wrCache,L1: New data written to cache,0,11738,cycle
326,64f973774cc8,add2q_l,L1: The message is added to the processing queue from the core,0,11740,cycle
326,64f973774cc8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11740,cycle
326,64f973774cc8,hitActn,L1: request is a hit,0,11740,cycle
327,64f973774cd0,add2q_l,L1: The message is added to the processing queue from the core,0,11742,cycle
327,64f973774cd0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11742,cycle
327,64f973774cd0,hitActn,L1: request is a hit,0,11742,cycle
328,64f973774cd8,add2q_l,L1: The message is added to the processing queue from the core,0,11744,cycle
328,64f973774cd8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11744,cycle
328,64f973774cd8,hitActn,L1: request is a hit,0,11744,cycle
329,64f973774ce0,add2q_l,L1: The message is added to the processing queue from the core,0,11746,cycle
329,64f973774ce0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11746,cycle
329,64f973774ce0,hitActn,L1: request is a hit,0,11746,cycle
330,64f973774ce8,add2q_l,L1: The message is added to the processing queue from the core,0,11748,cycle
330,64f973774ce8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11748,cycle
330,64f973774ce8,hitActn,L1: request is a hit,0,11748,cycle
331,64f973774cf0,add2q_l,L1: The message is added to the processing queue from the core,0,11750,cycle
331,64f973774cf0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11750,cycle
331,64f973774cf0,hitActn,L1: request is a hit,0,11750,cycle
332,64f973774cf8,add2q_l,L1: The message is added to the processing queue from the core,0,11752,cycle
332,64f973774cf8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11752,cycle
332,64f973774cf8,hitActn,L1: request is a hit,0,11752,cycle
333,64f973774d00,add2q_l,L1: The message is added to the processing queue from the core,0,11754,cycle
333,64f973774d00,Miss?  ,L1: Was the request a miss?,0,1,boolean
333,64f973774d00,MSIredy,L1: Protocol determines message is now ready to be processed,0,11754,cycle
333,64f973774d00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11754,cycle
333,64f973774d00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11754,cycle
333,64f973774d00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11755,cycle
333,64f973774d00,add2q_u,L1 receives message from the bus,0,11756,cycle
333,64f973774d00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,11756,cycle
333,64f973774d00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
333,64f973774d00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,11756,cycle
333,64f973774d00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,11756,cycle
333,64f973774d00,add_req,LLC miss -> LLC sends request to DRAM,LLC,11756,cycle
333,64f973774d00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,12013,cycle
333,64f973774d00,respond,LLC sends response message to the requesting L1,LLC,12013,cycle
333,64f973774d00,updaDat,LLC updates its data array,LLC,12013,cycle
333,64f973774d00,wrCache,LLC: New data written to cache,LLC,12013,cycle
333,64f973774d00,respond,LLC sends response message to the requesting L1,LLC,12014,cycle
333,64f973774d00,add2q_u,L1 receives message from the bus,0,12018,cycle
333,64f973774d00,respond,L1 responds to core,0,12018,cycle
333,64f973774d00,updaDat,L1 attempts to update its data array,0,12018,cycle
333,64f973774d00,wrCache,L1: New data written to cache,0,12018,cycle
334,64f973774d08,add2q_l,L1: The message is added to the processing queue from the core,0,12020,cycle
334,64f973774d08,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12020,cycle
334,64f973774d08,hitActn,L1: request is a hit,0,12020,cycle
335,64f973774d10,add2q_l,L1: The message is added to the processing queue from the core,0,12022,cycle
335,64f973774d10,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12022,cycle
335,64f973774d10,hitActn,L1: request is a hit,0,12022,cycle
336,64f973774d18,add2q_l,L1: The message is added to the processing queue from the core,0,12024,cycle
336,64f973774d18,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12024,cycle
336,64f973774d18,hitActn,L1: request is a hit,0,12024,cycle
337,64f973774d20,add2q_l,L1: The message is added to the processing queue from the core,0,12026,cycle
337,64f973774d20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12026,cycle
337,64f973774d20,hitActn,L1: request is a hit,0,12026,cycle
338,64f973774d28,add2q_l,L1: The message is added to the processing queue from the core,0,12028,cycle
338,64f973774d28,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12028,cycle
338,64f973774d28,hitActn,L1: request is a hit,0,12028,cycle
339,64f973774d30,add2q_l,L1: The message is added to the processing queue from the core,0,12030,cycle
339,64f973774d30,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12030,cycle
339,64f973774d30,hitActn,L1: request is a hit,0,12030,cycle
340,64f973774d38,add2q_l,L1: The message is added to the processing queue from the core,0,12032,cycle
340,64f973774d38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12032,cycle
340,64f973774d38,hitActn,L1: request is a hit,0,12032,cycle
341,64f973774d40,add2q_l,L1: The message is added to the processing queue from the core,0,12034,cycle
341,64f973774d40,Miss?  ,L1: Was the request a miss?,0,1,boolean
341,64f973774d40,MSIredy,L1: Protocol determines message is now ready to be processed,0,12034,cycle
341,64f973774d40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12034,cycle
341,64f973774d40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12034,cycle
341,64f973774d40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12035,cycle
341,64f973774d40,add2q_u,L1 receives message from the bus,0,12036,cycle
341,64f973774d40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,12036,cycle
341,64f973774d40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
341,64f973774d40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,12036,cycle
341,64f973774d40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,12036,cycle
341,64f973774d40,add_req,LLC miss -> LLC sends request to DRAM,LLC,12036,cycle
341,64f973774d40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,12293,cycle
341,64f973774d40,respond,LLC sends response message to the requesting L1,LLC,12293,cycle
341,64f973774d40,updaDat,LLC updates its data array,LLC,12293,cycle
341,64f973774d40,wrCache,LLC: New data written to cache,LLC,12293,cycle
341,64f973774d40,respond,LLC sends response message to the requesting L1,LLC,12294,cycle
341,64f973774d40,add2q_u,L1 receives message from the bus,0,12298,cycle
341,64f973774d40,respond,L1 responds to core,0,12298,cycle
341,64f973774d40,updaDat,L1 attempts to update its data array,0,12298,cycle
341,64f973774d40,wrCache,L1: New data written to cache,0,12298,cycle
342,64f973774d48,add2q_l,L1: The message is added to the processing queue from the core,0,12300,cycle
342,64f973774d48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12300,cycle
342,64f973774d48,hitActn,L1: request is a hit,0,12300,cycle
343,64f973774d50,add2q_l,L1: The message is added to the processing queue from the core,0,12302,cycle
343,64f973774d50,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12302,cycle
343,64f973774d50,hitActn,L1: request is a hit,0,12302,cycle
344,64f973774d58,add2q_l,L1: The message is added to the processing queue from the core,0,12304,cycle
344,64f973774d58,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12304,cycle
344,64f973774d58,hitActn,L1: request is a hit,0,12304,cycle
345,64f973774d60,add2q_l,L1: The message is added to the processing queue from the core,0,12306,cycle
345,64f973774d60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12306,cycle
345,64f973774d60,hitActn,L1: request is a hit,0,12306,cycle
346,64f973774d68,add2q_l,L1: The message is added to the processing queue from the core,0,12308,cycle
346,64f973774d68,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12308,cycle
346,64f973774d68,hitActn,L1: request is a hit,0,12308,cycle
347,64f973774d70,add2q_l,L1: The message is added to the processing queue from the core,0,12310,cycle
347,64f973774d70,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12310,cycle
347,64f973774d70,hitActn,L1: request is a hit,0,12310,cycle
348,64f973774d78,add2q_l,L1: The message is added to the processing queue from the core,0,12312,cycle
348,64f973774d78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12312,cycle
348,64f973774d78,hitActn,L1: request is a hit,0,12312,cycle
349,64f973774d80,add2q_l,L1: The message is added to the processing queue from the core,0,12314,cycle
349,64f973774d80,Miss?  ,L1: Was the request a miss?,0,1,boolean
349,64f973774d80,MSIredy,L1: Protocol determines message is now ready to be processed,0,12314,cycle
349,64f973774d80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12314,cycle
349,64f973774d80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12314,cycle
349,64f973774d80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12315,cycle
349,64f973774d80,add2q_u,L1 receives message from the bus,0,12316,cycle
349,64f973774d80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,12316,cycle
349,64f973774d80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
349,64f973774d80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,12316,cycle
349,64f973774d80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,12316,cycle
349,64f973774d80,add_req,LLC miss -> LLC sends request to DRAM,LLC,12316,cycle
349,64f973774d80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,12573,cycle
349,64f973774d80,respond,LLC sends response message to the requesting L1,LLC,12573,cycle
349,64f973774d80,updaDat,LLC updates its data array,LLC,12573,cycle
349,64f973774d80,wrCache,LLC: New data written to cache,LLC,12573,cycle
349,64f973774d80,respond,LLC sends response message to the requesting L1,LLC,12574,cycle
349,64f973774d80,add2q_u,L1 receives message from the bus,0,12578,cycle
349,64f973774d80,respond,L1 responds to core,0,12578,cycle
349,64f973774d80,updaDat,L1 attempts to update its data array,0,12578,cycle
349,64f973774d80,wrCache,L1: New data written to cache,0,12578,cycle
350,64f973774d88,add2q_l,L1: The message is added to the processing queue from the core,0,12580,cycle
350,64f973774d88,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12580,cycle
350,64f973774d88,hitActn,L1: request is a hit,0,12580,cycle
351,64f973774d90,add2q_l,L1: The message is added to the processing queue from the core,0,12582,cycle
351,64f973774d90,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12582,cycle
351,64f973774d90,hitActn,L1: request is a hit,0,12582,cycle
352,64f973774d98,add2q_l,L1: The message is added to the processing queue from the core,0,12584,cycle
352,64f973774d98,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12584,cycle
352,64f973774d98,hitActn,L1: request is a hit,0,12584,cycle
353,64f973774da0,add2q_l,L1: The message is added to the processing queue from the core,0,12586,cycle
353,64f973774da0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12586,cycle
353,64f973774da0,hitActn,L1: request is a hit,0,12586,cycle
354,64f973774da8,add2q_l,L1: The message is added to the processing queue from the core,0,12588,cycle
354,64f973774da8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12588,cycle
354,64f973774da8,hitActn,L1: request is a hit,0,12588,cycle
355,64f973774db0,add2q_l,L1: The message is added to the processing queue from the core,0,12590,cycle
355,64f973774db0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12590,cycle
355,64f973774db0,hitActn,L1: request is a hit,0,12590,cycle
356,64f973774db8,add2q_l,L1: The message is added to the processing queue from the core,0,12592,cycle
356,64f973774db8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12592,cycle
356,64f973774db8,hitActn,L1: request is a hit,0,12592,cycle
357,64f973774dc0,add2q_l,L1: The message is added to the processing queue from the core,0,12594,cycle
357,64f973774dc0,Miss?  ,L1: Was the request a miss?,0,1,boolean
357,64f973774dc0,MSIredy,L1: Protocol determines message is now ready to be processed,0,12594,cycle
357,64f973774dc0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12594,cycle
357,64f973774dc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12594,cycle
357,64f973774dc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12595,cycle
357,64f973774dc0,add2q_u,L1 receives message from the bus,0,12596,cycle
357,64f973774dc0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,12596,cycle
357,64f973774dc0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
357,64f973774dc0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,12596,cycle
357,64f973774dc0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,12596,cycle
357,64f973774dc0,add_req,LLC miss -> LLC sends request to DRAM,LLC,12596,cycle
357,64f973774dc0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,12853,cycle
357,64f973774dc0,respond,LLC sends response message to the requesting L1,LLC,12853,cycle
357,64f973774dc0,updaDat,LLC updates its data array,LLC,12853,cycle
357,64f973774dc0,wrCache,LLC: New data written to cache,LLC,12853,cycle
357,64f973774dc0,respond,LLC sends response message to the requesting L1,LLC,12854,cycle
357,64f973774dc0,add2q_u,L1 receives message from the bus,0,12858,cycle
357,64f973774dc0,respond,L1 responds to core,0,12858,cycle
357,64f973774dc0,updaDat,L1 attempts to update its data array,0,12858,cycle
357,64f973774dc0,wrCache,L1: New data written to cache,0,12858,cycle
358,64f973774dc8,add2q_l,L1: The message is added to the processing queue from the core,0,12860,cycle
358,64f973774dc8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12860,cycle
358,64f973774dc8,hitActn,L1: request is a hit,0,12860,cycle
359,64f973774dd0,add2q_l,L1: The message is added to the processing queue from the core,0,12862,cycle
359,64f973774dd0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12862,cycle
359,64f973774dd0,hitActn,L1: request is a hit,0,12862,cycle
360,64f973774dd8,add2q_l,L1: The message is added to the processing queue from the core,0,12864,cycle
360,64f973774dd8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12864,cycle
360,64f973774dd8,hitActn,L1: request is a hit,0,12864,cycle
361,64f973774de0,add2q_l,L1: The message is added to the processing queue from the core,0,12866,cycle
361,64f973774de0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12866,cycle
361,64f973774de0,hitActn,L1: request is a hit,0,12866,cycle
362,64f973774de8,add2q_l,L1: The message is added to the processing queue from the core,0,12868,cycle
362,64f973774de8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12868,cycle
362,64f973774de8,hitActn,L1: request is a hit,0,12868,cycle
363,64f973774df0,add2q_l,L1: The message is added to the processing queue from the core,0,12870,cycle
363,64f973774df0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12870,cycle
363,64f973774df0,hitActn,L1: request is a hit,0,12870,cycle
364,64f973774df8,add2q_l,L1: The message is added to the processing queue from the core,0,12872,cycle
364,64f973774df8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12872,cycle
364,64f973774df8,hitActn,L1: request is a hit,0,12872,cycle
365,64f973774e00,add2q_l,L1: The message is added to the processing queue from the core,0,12874,cycle
365,64f973774e00,Miss?  ,L1: Was the request a miss?,0,1,boolean
365,64f973774e00,MSIredy,L1: Protocol determines message is now ready to be processed,0,12874,cycle
365,64f973774e00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12874,cycle
365,64f973774e00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12874,cycle
365,64f973774e00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12875,cycle
365,64f973774e00,add2q_u,L1 receives message from the bus,0,12876,cycle
365,64f973774e00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,12876,cycle
365,64f973774e00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
365,64f973774e00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,12876,cycle
365,64f973774e00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,12876,cycle
365,64f973774e00,add_req,LLC miss -> LLC sends request to DRAM,LLC,12876,cycle
365,64f973774e00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,13133,cycle
365,64f973774e00,respond,LLC sends response message to the requesting L1,LLC,13133,cycle
365,64f973774e00,updaDat,LLC updates its data array,LLC,13133,cycle
365,64f973774e00,wrCache,LLC: New data written to cache,LLC,13133,cycle
365,64f973774e00,respond,LLC sends response message to the requesting L1,LLC,13134,cycle
365,64f973774e00,add2q_u,L1 receives message from the bus,0,13138,cycle
365,64f973774e00,respond,L1 responds to core,0,13138,cycle
365,64f973774e00,updaDat,L1 attempts to update its data array,0,13138,cycle
365,64f973774e00,wrCache,L1: New data written to cache,0,13138,cycle
366,64f973774e08,add2q_l,L1: The message is added to the processing queue from the core,0,13140,cycle
366,64f973774e08,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13140,cycle
366,64f973774e08,hitActn,L1: request is a hit,0,13140,cycle
367,64f973774e10,add2q_l,L1: The message is added to the processing queue from the core,0,13142,cycle
367,64f973774e10,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13142,cycle
367,64f973774e10,hitActn,L1: request is a hit,0,13142,cycle
368,64f973774e18,add2q_l,L1: The message is added to the processing queue from the core,0,13144,cycle
368,64f973774e18,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13144,cycle
368,64f973774e18,hitActn,L1: request is a hit,0,13144,cycle
369,64f973774e20,add2q_l,L1: The message is added to the processing queue from the core,0,13146,cycle
369,64f973774e20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13146,cycle
369,64f973774e20,hitActn,L1: request is a hit,0,13146,cycle
370,64f973774e28,add2q_l,L1: The message is added to the processing queue from the core,0,13148,cycle
370,64f973774e28,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13148,cycle
370,64f973774e28,hitActn,L1: request is a hit,0,13148,cycle
371,64f973774e30,add2q_l,L1: The message is added to the processing queue from the core,0,13150,cycle
371,64f973774e30,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13150,cycle
371,64f973774e30,hitActn,L1: request is a hit,0,13150,cycle
372,64f973774e38,add2q_l,L1: The message is added to the processing queue from the core,0,13152,cycle
372,64f973774e38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13152,cycle
372,64f973774e38,hitActn,L1: request is a hit,0,13152,cycle
373,64f973774e40,add2q_l,L1: The message is added to the processing queue from the core,0,13154,cycle
373,64f973774e40,Miss?  ,L1: Was the request a miss?,0,1,boolean
373,64f973774e40,MSIredy,L1: Protocol determines message is now ready to be processed,0,13154,cycle
373,64f973774e40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13154,cycle
373,64f973774e40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13154,cycle
373,64f973774e40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13155,cycle
373,64f973774e40,add2q_u,L1 receives message from the bus,0,13156,cycle
373,64f973774e40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,13156,cycle
373,64f973774e40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
373,64f973774e40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,13156,cycle
373,64f973774e40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,13156,cycle
373,64f973774e40,add_req,LLC miss -> LLC sends request to DRAM,LLC,13156,cycle
373,64f973774e40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,13413,cycle
373,64f973774e40,respond,LLC sends response message to the requesting L1,LLC,13413,cycle
373,64f973774e40,updaDat,LLC updates its data array,LLC,13413,cycle
373,64f973774e40,wrCache,LLC: New data written to cache,LLC,13413,cycle
373,64f973774e40,respond,LLC sends response message to the requesting L1,LLC,13414,cycle
373,64f973774e40,add2q_u,L1 receives message from the bus,0,13418,cycle
373,64f973774e40,respond,L1 responds to core,0,13418,cycle
373,64f973774e40,updaDat,L1 attempts to update its data array,0,13418,cycle
373,64f973774e40,wrCache,L1: New data written to cache,0,13418,cycle
374,64f973774e48,add2q_l,L1: The message is added to the processing queue from the core,0,13420,cycle
374,64f973774e48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13420,cycle
374,64f973774e48,hitActn,L1: request is a hit,0,13420,cycle
375,64f973774e50,add2q_l,L1: The message is added to the processing queue from the core,0,13422,cycle
375,64f973774e50,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13422,cycle
375,64f973774e50,hitActn,L1: request is a hit,0,13422,cycle
376,64f973774e58,add2q_l,L1: The message is added to the processing queue from the core,0,13424,cycle
376,64f973774e58,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13424,cycle
376,64f973774e58,hitActn,L1: request is a hit,0,13424,cycle
377,64f973774e60,add2q_l,L1: The message is added to the processing queue from the core,0,13426,cycle
377,64f973774e60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13426,cycle
377,64f973774e60,hitActn,L1: request is a hit,0,13426,cycle
378,64f973774e68,add2q_l,L1: The message is added to the processing queue from the core,0,13428,cycle
378,64f973774e68,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13428,cycle
378,64f973774e68,hitActn,L1: request is a hit,0,13428,cycle
379,64f973774e70,add2q_l,L1: The message is added to the processing queue from the core,0,13430,cycle
379,64f973774e70,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13430,cycle
379,64f973774e70,hitActn,L1: request is a hit,0,13430,cycle
380,64f973774e78,add2q_l,L1: The message is added to the processing queue from the core,0,13432,cycle
380,64f973774e78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13432,cycle
380,64f973774e78,hitActn,L1: request is a hit,0,13432,cycle
381,64f973774e80,add2q_l,L1: The message is added to the processing queue from the core,0,13434,cycle
381,64f973774e80,Miss?  ,L1: Was the request a miss?,0,1,boolean
381,64f973774e80,MSIredy,L1: Protocol determines message is now ready to be processed,0,13434,cycle
381,64f973774e80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13434,cycle
381,64f973774e80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13434,cycle
381,64f973774e80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13435,cycle
381,64f973774e80,add2q_u,L1 receives message from the bus,0,13436,cycle
381,64f973774e80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,13436,cycle
381,64f973774e80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
381,64f973774e80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,13436,cycle
381,64f973774e80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,13436,cycle
381,64f973774e80,add_req,LLC miss -> LLC sends request to DRAM,LLC,13436,cycle
381,64f973774e80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,13693,cycle
381,64f973774e80,respond,LLC sends response message to the requesting L1,LLC,13693,cycle
381,64f973774e80,updaDat,LLC updates its data array,LLC,13693,cycle
381,64f973774e80,wrCache,LLC: New data written to cache,LLC,13693,cycle
381,64f973774e80,respond,LLC sends response message to the requesting L1,LLC,13694,cycle
381,64f973774e80,add2q_u,L1 receives message from the bus,0,13698,cycle
381,64f973774e80,respond,L1 responds to core,0,13698,cycle
381,64f973774e80,updaDat,L1 attempts to update its data array,0,13698,cycle
381,64f973774e80,wrCache,L1: New data written to cache,0,13698,cycle
382,64f973774e88,add2q_l,L1: The message is added to the processing queue from the core,0,13700,cycle
382,64f973774e88,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13700,cycle
382,64f973774e88,hitActn,L1: request is a hit,0,13700,cycle
383,64f973774e90,add2q_l,L1: The message is added to the processing queue from the core,0,13702,cycle
383,64f973774e90,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13702,cycle
383,64f973774e90,hitActn,L1: request is a hit,0,13702,cycle
384,64f973774e98,add2q_l,L1: The message is added to the processing queue from the core,0,13704,cycle
384,64f973774e98,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13704,cycle
384,64f973774e98,hitActn,L1: request is a hit,0,13704,cycle
385,64f973774ea0,add2q_l,L1: The message is added to the processing queue from the core,0,13706,cycle
385,64f973774ea0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13706,cycle
385,64f973774ea0,hitActn,L1: request is a hit,0,13706,cycle
386,64f973774ea8,add2q_l,L1: The message is added to the processing queue from the core,0,13708,cycle
386,64f973774ea8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13708,cycle
386,64f973774ea8,hitActn,L1: request is a hit,0,13708,cycle
387,64f973774eb0,add2q_l,L1: The message is added to the processing queue from the core,0,13710,cycle
387,64f973774eb0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13710,cycle
387,64f973774eb0,hitActn,L1: request is a hit,0,13710,cycle
388,64f973774eb8,add2q_l,L1: The message is added to the processing queue from the core,0,13712,cycle
388,64f973774eb8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13712,cycle
388,64f973774eb8,hitActn,L1: request is a hit,0,13712,cycle
389,64f973774ec0,add2q_l,L1: The message is added to the processing queue from the core,0,13714,cycle
389,64f973774ec0,Miss?  ,L1: Was the request a miss?,0,1,boolean
389,64f973774ec0,MSIredy,L1: Protocol determines message is now ready to be processed,0,13714,cycle
389,64f973774ec0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13714,cycle
389,64f973774ec0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13714,cycle
389,64f973774ec0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13715,cycle
389,64f973774ec0,add2q_u,L1 receives message from the bus,0,13716,cycle
389,64f973774ec0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,13716,cycle
389,64f973774ec0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
389,64f973774ec0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,13716,cycle
389,64f973774ec0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,13716,cycle
389,64f973774ec0,add_req,LLC miss -> LLC sends request to DRAM,LLC,13716,cycle
389,64f973774ec0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,13973,cycle
389,64f973774ec0,respond,LLC sends response message to the requesting L1,LLC,13973,cycle
389,64f973774ec0,updaDat,LLC updates its data array,LLC,13973,cycle
389,64f973774ec0,wrCache,LLC: New data written to cache,LLC,13973,cycle
389,64f973774ec0,respond,LLC sends response message to the requesting L1,LLC,13974,cycle
389,64f973774ec0,add2q_u,L1 receives message from the bus,0,13978,cycle
389,64f973774ec0,respond,L1 responds to core,0,13978,cycle
389,64f973774ec0,updaDat,L1 attempts to update its data array,0,13978,cycle
389,64f973774ec0,wrCache,L1: New data written to cache,0,13978,cycle
390,64f973774ec8,add2q_l,L1: The message is added to the processing queue from the core,0,13980,cycle
390,64f973774ec8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13980,cycle
390,64f973774ec8,hitActn,L1: request is a hit,0,13980,cycle
391,64f973774ed0,add2q_l,L1: The message is added to the processing queue from the core,0,13982,cycle
391,64f973774ed0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13982,cycle
391,64f973774ed0,hitActn,L1: request is a hit,0,13982,cycle
392,64f973774ed8,add2q_l,L1: The message is added to the processing queue from the core,0,13984,cycle
392,64f973774ed8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13984,cycle
392,64f973774ed8,hitActn,L1: request is a hit,0,13984,cycle
393,64f973774ee0,add2q_l,L1: The message is added to the processing queue from the core,0,13986,cycle
393,64f973774ee0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13986,cycle
393,64f973774ee0,hitActn,L1: request is a hit,0,13986,cycle
394,64f973774ee8,add2q_l,L1: The message is added to the processing queue from the core,0,13988,cycle
394,64f973774ee8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13988,cycle
394,64f973774ee8,hitActn,L1: request is a hit,0,13988,cycle
395,64f973774ef0,add2q_l,L1: The message is added to the processing queue from the core,0,13990,cycle
395,64f973774ef0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13990,cycle
395,64f973774ef0,hitActn,L1: request is a hit,0,13990,cycle
396,64f973774ef8,add2q_l,L1: The message is added to the processing queue from the core,0,13992,cycle
396,64f973774ef8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13992,cycle
396,64f973774ef8,hitActn,L1: request is a hit,0,13992,cycle
397,64f973774f00,add2q_l,L1: The message is added to the processing queue from the core,0,13994,cycle
397,64f973774f00,Miss?  ,L1: Was the request a miss?,0,1,boolean
397,64f973774f00,MSIredy,L1: Protocol determines message is now ready to be processed,0,13994,cycle
397,64f973774f00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13994,cycle
397,64f973774f00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13994,cycle
397,64f973774f00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13995,cycle
397,64f973774f00,add2q_u,L1 receives message from the bus,0,13996,cycle
397,64f973774f00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,13996,cycle
397,64f973774f00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
397,64f973774f00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,13996,cycle
397,64f973774f00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,13996,cycle
397,64f973774f00,add_req,LLC miss -> LLC sends request to DRAM,LLC,13996,cycle
397,64f973774f00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,14253,cycle
397,64f973774f00,respond,LLC sends response message to the requesting L1,LLC,14253,cycle
397,64f973774f00,updaDat,LLC updates its data array,LLC,14253,cycle
397,64f973774f00,wrCache,LLC: New data written to cache,LLC,14253,cycle
397,64f973774f00,respond,LLC sends response message to the requesting L1,LLC,14254,cycle
397,64f973774f00,add2q_u,L1 receives message from the bus,0,14258,cycle
397,64f973774f00,respond,L1 responds to core,0,14258,cycle
397,64f973774f00,updaDat,L1 attempts to update its data array,0,14258,cycle
397,64f973774f00,wrCache,L1: New data written to cache,0,14258,cycle
398,64f973774f08,add2q_l,L1: The message is added to the processing queue from the core,0,14260,cycle
398,64f973774f08,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14260,cycle
398,64f973774f08,hitActn,L1: request is a hit,0,14260,cycle
399,64f973774f10,add2q_l,L1: The message is added to the processing queue from the core,0,14262,cycle
399,64f973774f10,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14262,cycle
399,64f973774f10,hitActn,L1: request is a hit,0,14262,cycle
400,64f973774f18,add2q_l,L1: The message is added to the processing queue from the core,0,14264,cycle
400,64f973774f18,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14264,cycle
400,64f973774f18,hitActn,L1: request is a hit,0,14264,cycle
401,64f973774f20,add2q_l,L1: The message is added to the processing queue from the core,0,14266,cycle
401,64f973774f20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14266,cycle
401,64f973774f20,hitActn,L1: request is a hit,0,14266,cycle
402,64f973774f28,add2q_l,L1: The message is added to the processing queue from the core,0,14268,cycle
402,64f973774f28,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14268,cycle
402,64f973774f28,hitActn,L1: request is a hit,0,14268,cycle
403,64f973774f30,add2q_l,L1: The message is added to the processing queue from the core,0,14270,cycle
403,64f973774f30,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14270,cycle
403,64f973774f30,hitActn,L1: request is a hit,0,14270,cycle
404,64f973774f38,add2q_l,L1: The message is added to the processing queue from the core,0,14272,cycle
404,64f973774f38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14272,cycle
404,64f973774f38,hitActn,L1: request is a hit,0,14272,cycle
405,64f973774f40,add2q_l,L1: The message is added to the processing queue from the core,0,14274,cycle
405,64f973774f40,Miss?  ,L1: Was the request a miss?,0,1,boolean
405,64f973774f40,MSIredy,L1: Protocol determines message is now ready to be processed,0,14274,cycle
405,64f973774f40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14274,cycle
405,64f973774f40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14274,cycle
405,64f973774f40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14275,cycle
405,64f973774f40,add2q_u,L1 receives message from the bus,0,14276,cycle
405,64f973774f40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,14276,cycle
405,64f973774f40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
405,64f973774f40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,14276,cycle
405,64f973774f40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,14276,cycle
405,64f973774f40,add_req,LLC miss -> LLC sends request to DRAM,LLC,14276,cycle
405,64f973774f40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,14533,cycle
405,64f973774f40,respond,LLC sends response message to the requesting L1,LLC,14533,cycle
405,64f973774f40,updaDat,LLC updates its data array,LLC,14533,cycle
405,64f973774f40,wrCache,LLC: New data written to cache,LLC,14533,cycle
405,64f973774f40,respond,LLC sends response message to the requesting L1,LLC,14534,cycle
405,64f973774f40,add2q_u,L1 receives message from the bus,0,14538,cycle
405,64f973774f40,respond,L1 responds to core,0,14538,cycle
405,64f973774f40,updaDat,L1 attempts to update its data array,0,14538,cycle
405,64f973774f40,wrCache,L1: New data written to cache,0,14538,cycle
406,64f973774f48,add2q_l,L1: The message is added to the processing queue from the core,0,14540,cycle
406,64f973774f48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14540,cycle
406,64f973774f48,hitActn,L1: request is a hit,0,14540,cycle
407,64f973774f50,add2q_l,L1: The message is added to the processing queue from the core,0,14542,cycle
407,64f973774f50,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14542,cycle
407,64f973774f50,hitActn,L1: request is a hit,0,14542,cycle
408,64f973774f58,add2q_l,L1: The message is added to the processing queue from the core,0,14544,cycle
408,64f973774f58,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14544,cycle
408,64f973774f58,hitActn,L1: request is a hit,0,14544,cycle
409,64f973774f60,add2q_l,L1: The message is added to the processing queue from the core,0,14546,cycle
409,64f973774f60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14546,cycle
409,64f973774f60,hitActn,L1: request is a hit,0,14546,cycle
410,64f973774f68,add2q_l,L1: The message is added to the processing queue from the core,0,14548,cycle
410,64f973774f68,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14548,cycle
410,64f973774f68,hitActn,L1: request is a hit,0,14548,cycle
411,64f973774f70,add2q_l,L1: The message is added to the processing queue from the core,0,14550,cycle
411,64f973774f70,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14550,cycle
411,64f973774f70,hitActn,L1: request is a hit,0,14550,cycle
412,64f973774f78,add2q_l,L1: The message is added to the processing queue from the core,0,14552,cycle
412,64f973774f78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14552,cycle
412,64f973774f78,hitActn,L1: request is a hit,0,14552,cycle
413,64f973774f80,add2q_l,L1: The message is added to the processing queue from the core,0,14554,cycle
413,64f973774f80,Miss?  ,L1: Was the request a miss?,0,1,boolean
413,64f973774f80,MSIredy,L1: Protocol determines message is now ready to be processed,0,14554,cycle
413,64f973774f80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14554,cycle
413,64f973774f80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14554,cycle
413,64f973774f80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14555,cycle
413,64f973774f80,add2q_u,L1 receives message from the bus,0,14556,cycle
413,64f973774f80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,14556,cycle
413,64f973774f80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
413,64f973774f80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,14556,cycle
413,64f973774f80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,14556,cycle
413,64f973774f80,add_req,LLC miss -> LLC sends request to DRAM,LLC,14556,cycle
413,64f973774f80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,14813,cycle
413,64f973774f80,respond,LLC sends response message to the requesting L1,LLC,14813,cycle
413,64f973774f80,updaDat,LLC updates its data array,LLC,14813,cycle
413,64f973774f80,wrCache,LLC: New data written to cache,LLC,14813,cycle
413,64f973774f80,respond,LLC sends response message to the requesting L1,LLC,14814,cycle
413,64f973774f80,add2q_u,L1 receives message from the bus,0,14818,cycle
413,64f973774f80,respond,L1 responds to core,0,14818,cycle
413,64f973774f80,updaDat,L1 attempts to update its data array,0,14818,cycle
413,64f973774f80,wrCache,L1: New data written to cache,0,14818,cycle
414,64f973774f88,add2q_l,L1: The message is added to the processing queue from the core,0,14820,cycle
414,64f973774f88,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14820,cycle
414,64f973774f88,hitActn,L1: request is a hit,0,14820,cycle
415,64f973774f90,add2q_l,L1: The message is added to the processing queue from the core,0,14822,cycle
415,64f973774f90,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14822,cycle
415,64f973774f90,hitActn,L1: request is a hit,0,14822,cycle
416,64f973774f98,add2q_l,L1: The message is added to the processing queue from the core,0,14824,cycle
416,64f973774f98,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14824,cycle
416,64f973774f98,hitActn,L1: request is a hit,0,14824,cycle
417,64f973774fa0,add2q_l,L1: The message is added to the processing queue from the core,0,14826,cycle
417,64f973774fa0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14826,cycle
417,64f973774fa0,hitActn,L1: request is a hit,0,14826,cycle
418,64f973774fa8,add2q_l,L1: The message is added to the processing queue from the core,0,14828,cycle
418,64f973774fa8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14828,cycle
418,64f973774fa8,hitActn,L1: request is a hit,0,14828,cycle
419,64f973774fb0,add2q_l,L1: The message is added to the processing queue from the core,0,14830,cycle
419,64f973774fb0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14830,cycle
419,64f973774fb0,hitActn,L1: request is a hit,0,14830,cycle
420,64f973774fb8,add2q_l,L1: The message is added to the processing queue from the core,0,14832,cycle
420,64f973774fb8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14832,cycle
420,64f973774fb8,hitActn,L1: request is a hit,0,14832,cycle
421,64f973774fc0,add2q_l,L1: The message is added to the processing queue from the core,0,14834,cycle
421,64f973774fc0,Miss?  ,L1: Was the request a miss?,0,1,boolean
421,64f973774fc0,MSIredy,L1: Protocol determines message is now ready to be processed,0,14834,cycle
421,64f973774fc0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14834,cycle
421,64f973774fc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14834,cycle
421,64f973774fc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14835,cycle
421,64f973774fc0,add2q_u,L1 receives message from the bus,0,14836,cycle
421,64f973774fc0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,14836,cycle
421,64f973774fc0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
421,64f973774fc0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,14836,cycle
421,64f973774fc0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,14836,cycle
421,64f973774fc0,add_req,LLC miss -> LLC sends request to DRAM,LLC,14836,cycle
421,64f973774fc0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,15093,cycle
421,64f973774fc0,respond,LLC sends response message to the requesting L1,LLC,15093,cycle
421,64f973774fc0,updaDat,LLC updates its data array,LLC,15093,cycle
421,64f973774fc0,wrCache,LLC: New data written to cache,LLC,15093,cycle
421,64f973774fc0,respond,LLC sends response message to the requesting L1,LLC,15094,cycle
421,64f973774fc0,add2q_u,L1 receives message from the bus,0,15098,cycle
421,64f973774fc0,respond,L1 responds to core,0,15098,cycle
421,64f973774fc0,updaDat,L1 attempts to update its data array,0,15098,cycle
421,64f973774fc0,wrCache,L1: New data written to cache,0,15098,cycle
422,64f973774fc8,add2q_l,L1: The message is added to the processing queue from the core,0,15100,cycle
422,64f973774fc8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15100,cycle
422,64f973774fc8,hitActn,L1: request is a hit,0,15100,cycle
423,64f973774fd0,add2q_l,L1: The message is added to the processing queue from the core,0,15102,cycle
423,64f973774fd0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15102,cycle
423,64f973774fd0,hitActn,L1: request is a hit,0,15102,cycle
424,64f973774fd8,add2q_l,L1: The message is added to the processing queue from the core,0,15104,cycle
424,64f973774fd8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15104,cycle
424,64f973774fd8,hitActn,L1: request is a hit,0,15104,cycle
425,64f973774fe0,add2q_l,L1: The message is added to the processing queue from the core,0,15106,cycle
425,64f973774fe0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15106,cycle
425,64f973774fe0,hitActn,L1: request is a hit,0,15106,cycle
426,64f973774fe8,add2q_l,L1: The message is added to the processing queue from the core,0,15108,cycle
426,64f973774fe8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15108,cycle
426,64f973774fe8,hitActn,L1: request is a hit,0,15108,cycle
427,64f973774ff0,add2q_l,L1: The message is added to the processing queue from the core,0,15110,cycle
427,64f973774ff0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15110,cycle
427,64f973774ff0,hitActn,L1: request is a hit,0,15110,cycle
428,64f973774ff8,add2q_l,L1: The message is added to the processing queue from the core,0,15112,cycle
428,64f973774ff8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15112,cycle
428,64f973774ff8,hitActn,L1: request is a hit,0,15112,cycle
429,64f973775000,add2q_l,L1: The message is added to the processing queue from the core,0,15114,cycle
429,64f973775000,Miss?  ,L1: Was the request a miss?,0,1,boolean
429,64f973775000,MSIredy,L1: Protocol determines message is now ready to be processed,0,15114,cycle
429,64f973775000,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15114,cycle
429,64f973775000,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15114,cycle
429,64f973775000,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15115,cycle
429,64f973775000,add2q_u,L1 receives message from the bus,0,15116,cycle
429,64f973775000,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,15116,cycle
429,64f973775000,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
429,64f973775000,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,15116,cycle
429,64f973775000,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,15116,cycle
429,64f973775000,add_req,LLC miss -> LLC sends request to DRAM,LLC,15116,cycle
429,64f973775000,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,15373,cycle
429,64f973775000,respond,LLC sends response message to the requesting L1,LLC,15373,cycle
429,64f973775000,updaDat,LLC updates its data array,LLC,15373,cycle
429,64f973775000,wrCache,LLC: New data written to cache,LLC,15373,cycle
429,64f973775000,respond,LLC sends response message to the requesting L1,LLC,15374,cycle
429,64f973775000,add2q_u,L1 receives message from the bus,0,15378,cycle
429,64f973775000,respond,L1 responds to core,0,15378,cycle
429,64f973775000,updaDat,L1 attempts to update its data array,0,15378,cycle
429,64f973775000,wrCache,L1: New data written to cache,0,15378,cycle
430,64f973775008,add2q_l,L1: The message is added to the processing queue from the core,0,15380,cycle
430,64f973775008,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15380,cycle
430,64f973775008,hitActn,L1: request is a hit,0,15380,cycle
431,64f973775010,add2q_l,L1: The message is added to the processing queue from the core,0,15382,cycle
431,64f973775010,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15382,cycle
431,64f973775010,hitActn,L1: request is a hit,0,15382,cycle
432,64f973775018,add2q_l,L1: The message is added to the processing queue from the core,0,15384,cycle
432,64f973775018,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15384,cycle
432,64f973775018,hitActn,L1: request is a hit,0,15384,cycle
433,64f973775020,add2q_l,L1: The message is added to the processing queue from the core,0,15386,cycle
433,64f973775020,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15386,cycle
433,64f973775020,hitActn,L1: request is a hit,0,15386,cycle
434,64f973775028,add2q_l,L1: The message is added to the processing queue from the core,0,15388,cycle
434,64f973775028,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15388,cycle
434,64f973775028,hitActn,L1: request is a hit,0,15388,cycle
435,64f973775030,add2q_l,L1: The message is added to the processing queue from the core,0,15390,cycle
435,64f973775030,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15390,cycle
435,64f973775030,hitActn,L1: request is a hit,0,15390,cycle
436,64f973775038,add2q_l,L1: The message is added to the processing queue from the core,0,15392,cycle
436,64f973775038,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15392,cycle
436,64f973775038,hitActn,L1: request is a hit,0,15392,cycle
437,64f973775040,add2q_l,L1: The message is added to the processing queue from the core,0,15394,cycle
437,64f973775040,Miss?  ,L1: Was the request a miss?,0,1,boolean
437,64f973775040,MSIredy,L1: Protocol determines message is now ready to be processed,0,15394,cycle
437,64f973775040,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15394,cycle
437,64f973775040,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15394,cycle
437,64f973775040,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15395,cycle
437,64f973775040,add2q_u,L1 receives message from the bus,0,15396,cycle
437,64f973775040,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,15396,cycle
437,64f973775040,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
437,64f973775040,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,15396,cycle
437,64f973775040,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,15396,cycle
437,64f973775040,add_req,LLC miss -> LLC sends request to DRAM,LLC,15396,cycle
437,64f973775040,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,15653,cycle
437,64f973775040,respond,LLC sends response message to the requesting L1,LLC,15653,cycle
437,64f973775040,updaDat,LLC updates its data array,LLC,15653,cycle
437,64f973775040,wrCache,LLC: New data written to cache,LLC,15653,cycle
437,64f973775040,respond,LLC sends response message to the requesting L1,LLC,15654,cycle
437,64f973775040,add2q_u,L1 receives message from the bus,0,15658,cycle
437,64f973775040,respond,L1 responds to core,0,15658,cycle
437,64f973775040,updaDat,L1 attempts to update its data array,0,15658,cycle
437,64f973775040,wrCache,L1: New data written to cache,0,15658,cycle
438,64f973775048,add2q_l,L1: The message is added to the processing queue from the core,0,15660,cycle
438,64f973775048,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15660,cycle
438,64f973775048,hitActn,L1: request is a hit,0,15660,cycle
439,64f973775050,add2q_l,L1: The message is added to the processing queue from the core,0,15662,cycle
439,64f973775050,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15662,cycle
439,64f973775050,hitActn,L1: request is a hit,0,15662,cycle
440,64f973775058,add2q_l,L1: The message is added to the processing queue from the core,0,15664,cycle
440,64f973775058,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15664,cycle
440,64f973775058,hitActn,L1: request is a hit,0,15664,cycle
441,64f973775060,add2q_l,L1: The message is added to the processing queue from the core,0,15666,cycle
441,64f973775060,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15666,cycle
441,64f973775060,hitActn,L1: request is a hit,0,15666,cycle
442,64f973775068,add2q_l,L1: The message is added to the processing queue from the core,0,15668,cycle
442,64f973775068,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15668,cycle
442,64f973775068,hitActn,L1: request is a hit,0,15668,cycle
443,64f973775070,add2q_l,L1: The message is added to the processing queue from the core,0,15670,cycle
443,64f973775070,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15670,cycle
443,64f973775070,hitActn,L1: request is a hit,0,15670,cycle
444,64f973775078,add2q_l,L1: The message is added to the processing queue from the core,0,15672,cycle
444,64f973775078,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15672,cycle
444,64f973775078,hitActn,L1: request is a hit,0,15672,cycle
445,64f973775080,add2q_l,L1: The message is added to the processing queue from the core,0,15674,cycle
445,64f973775080,Miss?  ,L1: Was the request a miss?,0,1,boolean
445,64f973775080,MSIredy,L1: Protocol determines message is now ready to be processed,0,15674,cycle
445,64f973775080,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15674,cycle
445,64f973775080,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15674,cycle
445,64f973775080,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15675,cycle
445,64f973775080,add2q_u,L1 receives message from the bus,0,15676,cycle
445,64f973775080,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,15676,cycle
445,64f973775080,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
445,64f973775080,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,15676,cycle
445,64f973775080,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,15676,cycle
445,64f973775080,add_req,LLC miss -> LLC sends request to DRAM,LLC,15676,cycle
445,64f973775080,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,15933,cycle
445,64f973775080,respond,LLC sends response message to the requesting L1,LLC,15933,cycle
445,64f973775080,updaDat,LLC updates its data array,LLC,15933,cycle
445,64f973775080,wrCache,LLC: New data written to cache,LLC,15933,cycle
445,64f973775080,respond,LLC sends response message to the requesting L1,LLC,15934,cycle
445,64f973775080,add2q_u,L1 receives message from the bus,0,15938,cycle
445,64f973775080,respond,L1 responds to core,0,15938,cycle
445,64f973775080,updaDat,L1 attempts to update its data array,0,15938,cycle
445,64f973775080,wrCache,L1: New data written to cache,0,15938,cycle
446,64f973775088,add2q_l,L1: The message is added to the processing queue from the core,0,15940,cycle
446,64f973775088,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15940,cycle
446,64f973775088,hitActn,L1: request is a hit,0,15940,cycle
447,64f973775090,add2q_l,L1: The message is added to the processing queue from the core,0,15942,cycle
447,64f973775090,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15942,cycle
447,64f973775090,hitActn,L1: request is a hit,0,15942,cycle
448,64f973775098,add2q_l,L1: The message is added to the processing queue from the core,0,15944,cycle
448,64f973775098,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15944,cycle
448,64f973775098,hitActn,L1: request is a hit,0,15944,cycle
449,64f9737750a0,add2q_l,L1: The message is added to the processing queue from the core,0,15946,cycle
449,64f9737750a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15946,cycle
449,64f9737750a0,hitActn,L1: request is a hit,0,15946,cycle
450,64f9737750a8,add2q_l,L1: The message is added to the processing queue from the core,0,15948,cycle
450,64f9737750a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15948,cycle
450,64f9737750a8,hitActn,L1: request is a hit,0,15948,cycle
451,64f9737750b0,add2q_l,L1: The message is added to the processing queue from the core,0,15950,cycle
451,64f9737750b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15950,cycle
451,64f9737750b0,hitActn,L1: request is a hit,0,15950,cycle
452,64f9737750b8,add2q_l,L1: The message is added to the processing queue from the core,0,15952,cycle
452,64f9737750b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15952,cycle
452,64f9737750b8,hitActn,L1: request is a hit,0,15952,cycle
453,64f9737750c0,add2q_l,L1: The message is added to the processing queue from the core,0,15954,cycle
453,64f9737750c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
453,64f9737750c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,15954,cycle
453,64f9737750c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15954,cycle
453,64f9737750c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15954,cycle
453,64f9737750c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15955,cycle
453,64f9737750c0,add2q_u,L1 receives message from the bus,0,15956,cycle
453,64f9737750c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,15956,cycle
453,64f9737750c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
453,64f9737750c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,15956,cycle
453,64f9737750c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,15956,cycle
453,64f9737750c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,15956,cycle
453,64f9737750c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,16213,cycle
453,64f9737750c0,respond,LLC sends response message to the requesting L1,LLC,16213,cycle
453,64f9737750c0,updaDat,LLC updates its data array,LLC,16213,cycle
453,64f9737750c0,wrCache,LLC: New data written to cache,LLC,16213,cycle
453,64f9737750c0,respond,LLC sends response message to the requesting L1,LLC,16214,cycle
453,64f9737750c0,add2q_u,L1 receives message from the bus,0,16218,cycle
453,64f9737750c0,respond,L1 responds to core,0,16218,cycle
453,64f9737750c0,updaDat,L1 attempts to update its data array,0,16218,cycle
453,64f9737750c0,wrCache,L1: New data written to cache,0,16218,cycle
454,64f9737750c8,add2q_l,L1: The message is added to the processing queue from the core,0,16220,cycle
454,64f9737750c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16220,cycle
454,64f9737750c8,hitActn,L1: request is a hit,0,16220,cycle
455,64f9737750d0,add2q_l,L1: The message is added to the processing queue from the core,0,16222,cycle
455,64f9737750d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16222,cycle
455,64f9737750d0,hitActn,L1: request is a hit,0,16222,cycle
456,64f9737750d8,add2q_l,L1: The message is added to the processing queue from the core,0,16224,cycle
456,64f9737750d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16224,cycle
456,64f9737750d8,hitActn,L1: request is a hit,0,16224,cycle
457,64f9737750e0,add2q_l,L1: The message is added to the processing queue from the core,0,16226,cycle
457,64f9737750e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16226,cycle
457,64f9737750e0,hitActn,L1: request is a hit,0,16226,cycle
458,64f9737750e8,add2q_l,L1: The message is added to the processing queue from the core,0,16228,cycle
458,64f9737750e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16228,cycle
458,64f9737750e8,hitActn,L1: request is a hit,0,16228,cycle
459,64f9737750f0,add2q_l,L1: The message is added to the processing queue from the core,0,16230,cycle
459,64f9737750f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16230,cycle
459,64f9737750f0,hitActn,L1: request is a hit,0,16230,cycle
460,64f9737750f8,add2q_l,L1: The message is added to the processing queue from the core,0,16232,cycle
460,64f9737750f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16232,cycle
460,64f9737750f8,hitActn,L1: request is a hit,0,16232,cycle
461,64f973775100,add2q_l,L1: The message is added to the processing queue from the core,0,16234,cycle
461,64f973775100,Miss?  ,L1: Was the request a miss?,0,1,boolean
461,64f973775100,MSIredy,L1: Protocol determines message is now ready to be processed,0,16234,cycle
461,64f973775100,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16234,cycle
461,64f973775100,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16234,cycle
461,64f973775100,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16235,cycle
461,64f973775100,add2q_u,L1 receives message from the bus,0,16236,cycle
461,64f973775100,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,16236,cycle
461,64f973775100,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
461,64f973775100,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,16236,cycle
461,64f973775100,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,16236,cycle
461,64f973775100,add_req,LLC miss -> LLC sends request to DRAM,LLC,16236,cycle
461,64f973775100,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,16493,cycle
461,64f973775100,respond,LLC sends response message to the requesting L1,LLC,16493,cycle
461,64f973775100,updaDat,LLC updates its data array,LLC,16493,cycle
461,64f973775100,wrCache,LLC: New data written to cache,LLC,16493,cycle
461,64f973775100,respond,LLC sends response message to the requesting L1,LLC,16494,cycle
461,64f973775100,add2q_u,L1 receives message from the bus,0,16498,cycle
461,64f973775100,respond,L1 responds to core,0,16498,cycle
461,64f973775100,updaDat,L1 attempts to update its data array,0,16498,cycle
461,64f973775100,wrCache,L1: New data written to cache,0,16498,cycle
462,64f973775108,add2q_l,L1: The message is added to the processing queue from the core,0,16500,cycle
462,64f973775108,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16500,cycle
462,64f973775108,hitActn,L1: request is a hit,0,16500,cycle
463,64f973775110,add2q_l,L1: The message is added to the processing queue from the core,0,16502,cycle
463,64f973775110,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16502,cycle
463,64f973775110,hitActn,L1: request is a hit,0,16502,cycle
464,64f973775118,add2q_l,L1: The message is added to the processing queue from the core,0,16504,cycle
464,64f973775118,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16504,cycle
464,64f973775118,hitActn,L1: request is a hit,0,16504,cycle
465,64f973775120,add2q_l,L1: The message is added to the processing queue from the core,0,16506,cycle
465,64f973775120,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16506,cycle
465,64f973775120,hitActn,L1: request is a hit,0,16506,cycle
466,64f973775128,add2q_l,L1: The message is added to the processing queue from the core,0,16508,cycle
466,64f973775128,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16508,cycle
466,64f973775128,hitActn,L1: request is a hit,0,16508,cycle
467,64f973775130,add2q_l,L1: The message is added to the processing queue from the core,0,16510,cycle
467,64f973775130,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16510,cycle
467,64f973775130,hitActn,L1: request is a hit,0,16510,cycle
468,64f973775138,add2q_l,L1: The message is added to the processing queue from the core,0,16512,cycle
468,64f973775138,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16512,cycle
468,64f973775138,hitActn,L1: request is a hit,0,16512,cycle
469,64f973775140,add2q_l,L1: The message is added to the processing queue from the core,0,16514,cycle
469,64f973775140,Miss?  ,L1: Was the request a miss?,0,1,boolean
469,64f973775140,MSIredy,L1: Protocol determines message is now ready to be processed,0,16514,cycle
469,64f973775140,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16514,cycle
469,64f973775140,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16514,cycle
469,64f973775140,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16515,cycle
469,64f973775140,add2q_u,L1 receives message from the bus,0,16516,cycle
469,64f973775140,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,16516,cycle
469,64f973775140,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
469,64f973775140,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,16516,cycle
469,64f973775140,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,16516,cycle
469,64f973775140,add_req,LLC miss -> LLC sends request to DRAM,LLC,16516,cycle
469,64f973775140,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,16773,cycle
469,64f973775140,respond,LLC sends response message to the requesting L1,LLC,16773,cycle
469,64f973775140,updaDat,LLC updates its data array,LLC,16773,cycle
469,64f973775140,wrCache,LLC: New data written to cache,LLC,16773,cycle
469,64f973775140,respond,LLC sends response message to the requesting L1,LLC,16774,cycle
469,64f973775140,add2q_u,L1 receives message from the bus,0,16778,cycle
469,64f973775140,respond,L1 responds to core,0,16778,cycle
469,64f973775140,updaDat,L1 attempts to update its data array,0,16778,cycle
469,64f973775140,wrCache,L1: New data written to cache,0,16778,cycle
470,64f973775148,add2q_l,L1: The message is added to the processing queue from the core,0,16780,cycle
470,64f973775148,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16780,cycle
470,64f973775148,hitActn,L1: request is a hit,0,16780,cycle
471,64f973775150,add2q_l,L1: The message is added to the processing queue from the core,0,16782,cycle
471,64f973775150,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16782,cycle
471,64f973775150,hitActn,L1: request is a hit,0,16782,cycle
472,64f973775158,add2q_l,L1: The message is added to the processing queue from the core,0,16784,cycle
472,64f973775158,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16784,cycle
472,64f973775158,hitActn,L1: request is a hit,0,16784,cycle
473,64f973775160,add2q_l,L1: The message is added to the processing queue from the core,0,16786,cycle
473,64f973775160,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16786,cycle
473,64f973775160,hitActn,L1: request is a hit,0,16786,cycle
474,64f973775168,add2q_l,L1: The message is added to the processing queue from the core,0,16788,cycle
474,64f973775168,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16788,cycle
474,64f973775168,hitActn,L1: request is a hit,0,16788,cycle
475,64f973775170,add2q_l,L1: The message is added to the processing queue from the core,0,16790,cycle
475,64f973775170,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16790,cycle
475,64f973775170,hitActn,L1: request is a hit,0,16790,cycle
476,64f973775178,add2q_l,L1: The message is added to the processing queue from the core,0,16792,cycle
476,64f973775178,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16792,cycle
476,64f973775178,hitActn,L1: request is a hit,0,16792,cycle
477,64f973775180,add2q_l,L1: The message is added to the processing queue from the core,0,16794,cycle
477,64f973775180,Miss?  ,L1: Was the request a miss?,0,1,boolean
477,64f973775180,MSIredy,L1: Protocol determines message is now ready to be processed,0,16794,cycle
477,64f973775180,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16794,cycle
477,64f973775180,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16794,cycle
477,64f973775180,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16795,cycle
477,64f973775180,add2q_u,L1 receives message from the bus,0,16796,cycle
477,64f973775180,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,16796,cycle
477,64f973775180,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
477,64f973775180,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,16796,cycle
477,64f973775180,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,16796,cycle
477,64f973775180,add_req,LLC miss -> LLC sends request to DRAM,LLC,16796,cycle
477,64f973775180,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,17053,cycle
477,64f973775180,respond,LLC sends response message to the requesting L1,LLC,17053,cycle
477,64f973775180,updaDat,LLC updates its data array,LLC,17053,cycle
477,64f973775180,wrCache,LLC: New data written to cache,LLC,17053,cycle
477,64f973775180,respond,LLC sends response message to the requesting L1,LLC,17054,cycle
477,64f973775180,add2q_u,L1 receives message from the bus,0,17058,cycle
477,64f973775180,respond,L1 responds to core,0,17058,cycle
477,64f973775180,updaDat,L1 attempts to update its data array,0,17058,cycle
477,64f973775180,wrCache,L1: New data written to cache,0,17058,cycle
478,64f973775188,add2q_l,L1: The message is added to the processing queue from the core,0,17060,cycle
478,64f973775188,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17060,cycle
478,64f973775188,hitActn,L1: request is a hit,0,17060,cycle
479,64f973775190,add2q_l,L1: The message is added to the processing queue from the core,0,17062,cycle
479,64f973775190,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17062,cycle
479,64f973775190,hitActn,L1: request is a hit,0,17062,cycle
480,64f973775198,add2q_l,L1: The message is added to the processing queue from the core,0,17064,cycle
480,64f973775198,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17064,cycle
480,64f973775198,hitActn,L1: request is a hit,0,17064,cycle
481,64f9737751a0,add2q_l,L1: The message is added to the processing queue from the core,0,17066,cycle
481,64f9737751a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17066,cycle
481,64f9737751a0,hitActn,L1: request is a hit,0,17066,cycle
482,64f9737751a8,add2q_l,L1: The message is added to the processing queue from the core,0,17068,cycle
482,64f9737751a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17068,cycle
482,64f9737751a8,hitActn,L1: request is a hit,0,17068,cycle
483,64f9737751b0,add2q_l,L1: The message is added to the processing queue from the core,0,17070,cycle
483,64f9737751b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17070,cycle
483,64f9737751b0,hitActn,L1: request is a hit,0,17070,cycle
484,64f9737751b8,add2q_l,L1: The message is added to the processing queue from the core,0,17072,cycle
484,64f9737751b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17072,cycle
484,64f9737751b8,hitActn,L1: request is a hit,0,17072,cycle
485,64f9737751c0,add2q_l,L1: The message is added to the processing queue from the core,0,17074,cycle
485,64f9737751c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
485,64f9737751c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,17074,cycle
485,64f9737751c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17074,cycle
485,64f9737751c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17074,cycle
485,64f9737751c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17075,cycle
485,64f9737751c0,add2q_u,L1 receives message from the bus,0,17076,cycle
485,64f9737751c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,17076,cycle
485,64f9737751c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
485,64f9737751c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,17076,cycle
485,64f9737751c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,17076,cycle
485,64f9737751c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,17076,cycle
485,64f9737751c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,17333,cycle
485,64f9737751c0,respond,LLC sends response message to the requesting L1,LLC,17333,cycle
485,64f9737751c0,updaDat,LLC updates its data array,LLC,17333,cycle
485,64f9737751c0,wrCache,LLC: New data written to cache,LLC,17333,cycle
485,64f9737751c0,respond,LLC sends response message to the requesting L1,LLC,17334,cycle
485,64f9737751c0,add2q_u,L1 receives message from the bus,0,17338,cycle
485,64f9737751c0,respond,L1 responds to core,0,17338,cycle
485,64f9737751c0,updaDat,L1 attempts to update its data array,0,17338,cycle
485,64f9737751c0,wrCache,L1: New data written to cache,0,17338,cycle
486,64f9737751c8,add2q_l,L1: The message is added to the processing queue from the core,0,17340,cycle
486,64f9737751c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17340,cycle
486,64f9737751c8,hitActn,L1: request is a hit,0,17340,cycle
487,64f9737751d0,add2q_l,L1: The message is added to the processing queue from the core,0,17342,cycle
487,64f9737751d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17342,cycle
487,64f9737751d0,hitActn,L1: request is a hit,0,17342,cycle
488,64f9737751d8,add2q_l,L1: The message is added to the processing queue from the core,0,17344,cycle
488,64f9737751d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17344,cycle
488,64f9737751d8,hitActn,L1: request is a hit,0,17344,cycle
489,64f9737751e0,add2q_l,L1: The message is added to the processing queue from the core,0,17346,cycle
489,64f9737751e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17346,cycle
489,64f9737751e0,hitActn,L1: request is a hit,0,17346,cycle
490,64f9737751e8,add2q_l,L1: The message is added to the processing queue from the core,0,17348,cycle
490,64f9737751e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17348,cycle
490,64f9737751e8,hitActn,L1: request is a hit,0,17348,cycle
491,64f9737751f0,add2q_l,L1: The message is added to the processing queue from the core,0,17350,cycle
491,64f9737751f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17350,cycle
491,64f9737751f0,hitActn,L1: request is a hit,0,17350,cycle
492,64f9737751f8,add2q_l,L1: The message is added to the processing queue from the core,0,17352,cycle
492,64f9737751f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17352,cycle
492,64f9737751f8,hitActn,L1: request is a hit,0,17352,cycle
493,64f973775200,add2q_l,L1: The message is added to the processing queue from the core,0,17354,cycle
493,64f973775200,Miss?  ,L1: Was the request a miss?,0,1,boolean
493,64f973775200,MSIredy,L1: Protocol determines message is now ready to be processed,0,17354,cycle
493,64f973775200,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17354,cycle
493,64f973775200,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17354,cycle
493,64f973775200,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17355,cycle
493,64f973775200,add2q_u,L1 receives message from the bus,0,17356,cycle
493,64f973775200,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,17356,cycle
493,64f973775200,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
493,64f973775200,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,17356,cycle
493,64f973775200,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,17356,cycle
493,64f973775200,add_req,LLC miss -> LLC sends request to DRAM,LLC,17356,cycle
493,64f973775200,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,17613,cycle
493,64f973775200,respond,LLC sends response message to the requesting L1,LLC,17613,cycle
493,64f973775200,updaDat,LLC updates its data array,LLC,17613,cycle
493,64f973775200,wrCache,LLC: New data written to cache,LLC,17613,cycle
493,64f973775200,respond,LLC sends response message to the requesting L1,LLC,17614,cycle
493,64f973775200,add2q_u,L1 receives message from the bus,0,17618,cycle
493,64f973775200,respond,L1 responds to core,0,17618,cycle
493,64f973775200,updaDat,L1 attempts to update its data array,0,17618,cycle
493,64f973775200,wrCache,L1: New data written to cache,0,17618,cycle
494,64f973775208,add2q_l,L1: The message is added to the processing queue from the core,0,17620,cycle
494,64f973775208,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17620,cycle
494,64f973775208,hitActn,L1: request is a hit,0,17620,cycle
495,64f973775210,add2q_l,L1: The message is added to the processing queue from the core,0,17622,cycle
495,64f973775210,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17622,cycle
495,64f973775210,hitActn,L1: request is a hit,0,17622,cycle
496,64f973775218,add2q_l,L1: The message is added to the processing queue from the core,0,17624,cycle
496,64f973775218,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17624,cycle
496,64f973775218,hitActn,L1: request is a hit,0,17624,cycle
497,64f973775220,add2q_l,L1: The message is added to the processing queue from the core,0,17626,cycle
497,64f973775220,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17626,cycle
497,64f973775220,hitActn,L1: request is a hit,0,17626,cycle
498,64f973775228,add2q_l,L1: The message is added to the processing queue from the core,0,17628,cycle
498,64f973775228,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17628,cycle
498,64f973775228,hitActn,L1: request is a hit,0,17628,cycle
499,64f973775230,add2q_l,L1: The message is added to the processing queue from the core,0,17630,cycle
499,64f973775230,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17630,cycle
499,64f973775230,hitActn,L1: request is a hit,0,17630,cycle
500,64f973775238,add2q_l,L1: The message is added to the processing queue from the core,0,17632,cycle
500,64f973775238,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17632,cycle
500,64f973775238,hitActn,L1: request is a hit,0,17632,cycle
501,64f973775240,add2q_l,L1: The message is added to the processing queue from the core,0,17634,cycle
501,64f973775240,Miss?  ,L1: Was the request a miss?,0,1,boolean
501,64f973775240,MSIredy,L1: Protocol determines message is now ready to be processed,0,17634,cycle
501,64f973775240,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17634,cycle
501,64f973775240,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17634,cycle
501,64f973775240,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17635,cycle
501,64f973775240,add2q_u,L1 receives message from the bus,0,17636,cycle
501,64f973775240,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,17636,cycle
501,64f973775240,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
501,64f973775240,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,17636,cycle
501,64f973775240,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,17636,cycle
501,64f973775240,add_req,LLC miss -> LLC sends request to DRAM,LLC,17636,cycle
501,64f973775240,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,17893,cycle
501,64f973775240,respond,LLC sends response message to the requesting L1,LLC,17893,cycle
501,64f973775240,updaDat,LLC updates its data array,LLC,17893,cycle
501,64f973775240,wrCache,LLC: New data written to cache,LLC,17893,cycle
501,64f973775240,respond,LLC sends response message to the requesting L1,LLC,17894,cycle
501,64f973775240,add2q_u,L1 receives message from the bus,0,17898,cycle
501,64f973775240,respond,L1 responds to core,0,17898,cycle
501,64f973775240,updaDat,L1 attempts to update its data array,0,17898,cycle
501,64f973775240,wrCache,L1: New data written to cache,0,17898,cycle
502,64f973775248,add2q_l,L1: The message is added to the processing queue from the core,0,17900,cycle
502,64f973775248,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17900,cycle
502,64f973775248,hitActn,L1: request is a hit,0,17900,cycle
503,64f973775250,add2q_l,L1: The message is added to the processing queue from the core,0,17902,cycle
503,64f973775250,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17902,cycle
503,64f973775250,hitActn,L1: request is a hit,0,17902,cycle
504,64f973775258,add2q_l,L1: The message is added to the processing queue from the core,0,17904,cycle
504,64f973775258,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17904,cycle
504,64f973775258,hitActn,L1: request is a hit,0,17904,cycle
505,64f973775260,add2q_l,L1: The message is added to the processing queue from the core,0,17906,cycle
505,64f973775260,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17906,cycle
505,64f973775260,hitActn,L1: request is a hit,0,17906,cycle
506,64f973775268,add2q_l,L1: The message is added to the processing queue from the core,0,17908,cycle
506,64f973775268,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17908,cycle
506,64f973775268,hitActn,L1: request is a hit,0,17908,cycle
507,64f973775270,add2q_l,L1: The message is added to the processing queue from the core,0,17910,cycle
507,64f973775270,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17910,cycle
507,64f973775270,hitActn,L1: request is a hit,0,17910,cycle
508,64f973775278,add2q_l,L1: The message is added to the processing queue from the core,0,17912,cycle
508,64f973775278,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17912,cycle
508,64f973775278,hitActn,L1: request is a hit,0,17912,cycle
509,64f973775280,add2q_l,L1: The message is added to the processing queue from the core,0,17914,cycle
509,64f973775280,Miss?  ,L1: Was the request a miss?,0,1,boolean
509,64f973775280,MSIredy,L1: Protocol determines message is now ready to be processed,0,17914,cycle
509,64f973775280,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17914,cycle
509,64f973775280,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17914,cycle
509,64f973775280,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17915,cycle
509,64f973775280,add2q_u,L1 receives message from the bus,0,17916,cycle
509,64f973775280,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,17916,cycle
509,64f973775280,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
509,64f973775280,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,17916,cycle
509,64f973775280,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,17916,cycle
509,64f973775280,add_req,LLC miss -> LLC sends request to DRAM,LLC,17916,cycle
509,64f973775280,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,18173,cycle
509,64f973775280,respond,LLC sends response message to the requesting L1,LLC,18173,cycle
509,64f973775280,updaDat,LLC updates its data array,LLC,18173,cycle
509,64f973775280,wrCache,LLC: New data written to cache,LLC,18173,cycle
509,64f973775280,respond,LLC sends response message to the requesting L1,LLC,18174,cycle
509,64f973775280,add2q_u,L1 receives message from the bus,0,18178,cycle
509,64f973775280,respond,L1 responds to core,0,18178,cycle
509,64f973775280,updaDat,L1 attempts to update its data array,0,18178,cycle
509,64f973775280,wrCache,L1: New data written to cache,0,18178,cycle
510,64f973775288,add2q_l,L1: The message is added to the processing queue from the core,0,18180,cycle
510,64f973775288,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18180,cycle
510,64f973775288,hitActn,L1: request is a hit,0,18180,cycle
511,64f973775290,add2q_l,L1: The message is added to the processing queue from the core,0,18182,cycle
511,64f973775290,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18182,cycle
511,64f973775290,hitActn,L1: request is a hit,0,18182,cycle
512,64f973775298,add2q_l,L1: The message is added to the processing queue from the core,0,18184,cycle
512,64f973775298,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18184,cycle
512,64f973775298,hitActn,L1: request is a hit,0,18184,cycle
513,7fff94bb23d8,add2q_l,L1: The message is added to the processing queue from the core,0,18186,cycle
513,7fff94bb23d8,Miss?  ,L1: Was the request a miss?,0,1,boolean
513,7fff94bb23d8,Miss?  ,L1: Was the request a miss?,0,1,boolean
513,7fff94bb23d8,MSIredy,L1: Protocol determines message is now ready to be processed,0,18187,cycle
513,7fff94bb23d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18187,cycle
513,7fff94bb23d8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,18187,cycle
513,7fff94bb23d8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,18188,cycle
513,7fff94bb23d8,add2q_u,L1 receives message from the bus,0,18189,cycle
513,7fff94bb23d8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,18189,cycle
513,7fff94bb23d8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
513,7fff94bb23d8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,18189,cycle
513,7fff94bb23d8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,18189,cycle
513,7fff94bb23d8,add_req,LLC miss -> LLC sends request to DRAM,LLC,18189,cycle
513,7fff94bb23d8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,18446,cycle
513,7fff94bb23d8,respond,LLC sends response message to the requesting L1,LLC,18446,cycle
513,7fff94bb23d8,updaDat,LLC updates its data array,LLC,18446,cycle
513,7fff94bb23d8,wrCache,LLC: New data written to cache,LLC,18446,cycle
513,7fff94bb23d8,respond,LLC sends response message to the requesting L1,LLC,18447,cycle
513,7fff94bb23d8,add2q_u,L1 receives message from the bus,0,18451,cycle
513,7fff94bb23d8,respond,L1 responds to core,0,18451,cycle
513,7fff94bb23d8,updaDat,L1 attempts to update its data array,0,18451,cycle
513,7fff94bb23d8,wrCache,L1: New data written to cache,0,18451,cycle
