// Seed: 2090391621
macromodule module_0 #(
    parameter id_1 = 32'd77,
    parameter id_3 = 32'd35
) ();
  wire _id_1;
  always @(posedge -1) begin : LABEL_0
    $signed(40);
    ;
  end
  wire [-1 : id_1] id_2;
  wire _id_3;
  assign id_2 = id_1;
  wire id_4;
  ;
  wire id_5;
  logic [1 : 1] id_6;
  wire [id_3 : -1] id_7;
  wire id_8;
  ;
  assign id_8 = ~id_7 / id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd64,
    parameter id_9 = 32'd42
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  input wire _id_9;
  output wire id_8;
  output wire id_7;
  module_0 modCall_1 ();
  inout wire id_6;
  input wire id_5;
  inout tri0 id_4;
  output wire id_3;
  inout wire _id_2;
  inout wire id_1;
  assign id_4 = -1;
  logic [id_2 : id_9] id_12;
  ;
  assign id_10 = id_4;
endmodule
