# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do ALU16_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/joaod/Desktop/2semestre/LSD/aulasJoao/aulasJoao/Aula7/Parte3/ALU16.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 11:11:31 on Apr 23,2024
# vcom -reportprogress 300 -93 -work work C:/Users/joaod/Desktop/2semestre/LSD/aulasJoao/aulasJoao/Aula7/Parte3/ALU16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU16
# -- Compiling architecture Behavioral of ALU16
# End time: 11:11:31 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/joaod/Desktop/2semestre/LSD/aulasJoao/aulasJoao/Aula7/Parte3/ALU16_Tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 11:11:32 on Apr 23,2024
# vcom -reportprogress 300 -93 -work work C:/Users/joaod/Desktop/2semestre/LSD/aulasJoao/aulasJoao/Aula7/Parte3/ALU16_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU16_Tb
# -- Compiling architecture Stimulus of ALU16_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity ALU16
# End time: 11:11:32 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  ALU16_Tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" ALU16_Tb 
# Start time: 11:11:32 on Apr 23,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: (vopt-11) Could not find work.alu16(structure).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./ALU16_run_msim_rtl_vhdl.do PAUSED at line 12
vcom -reportprogress 300 -work work C:/Users/joaod/Desktop/2semestre/LSD/Aula07/Parte3/ALU16_Tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 11:11:46 on Apr 23,2024
# vcom -reportprogress 300 -work work C:/Users/joaod/Desktop/2semestre/LSD/Aula07/Parte3/ALU16_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Warning: C:/Users/joaod/Desktop/2semestre/LSD/Aula07/Parte3/ALU16_Tb.vhd(4): (vcom-1615) Existing entity 'ALU16_Tb' at C:/Users/joaod/Desktop/2semestre/LSD/aulasJoao/aulasJoao/Aula7/Parte3/ALU16_Tb.vhd(4) will be overwritten.
# -- Compiling entity ALU16_Tb
# ** Warning: C:/Users/joaod/Desktop/2semestre/LSD/Aula07/Parte3/ALU16_Tb.vhd(7): (vcom-1615) Existing architecture 'ALU16_Tb(Stimulus)' at C:/Users/joaod/Desktop/2semestre/LSD/aulasJoao/aulasJoao/Aula7/Parte3/ALU16_Tb.vhd(7) will be overwritten.
# -- Compiling architecture Stimulus of ALU16_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity ALU16
# End time: 11:11:46 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work C:/Users/joaod/Desktop/2semestre/LSD/Aula07/Parte3/ALU16_Tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 11:11:52 on Apr 23,2024
# vcom -reportprogress 300 -work work C:/Users/joaod/Desktop/2semestre/LSD/Aula07/Parte3/ALU16_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU16_Tb
# -- Compiling architecture Stimulus of ALU16_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity ALU16
# End time: 11:11:52 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=+acc work.alu16_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc" work.alu16_tb 
# Start time: 11:11:32 on Apr 23,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: (vopt-11) Could not find work.alu16(structure).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=2.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./ALU16_run_msim_rtl_vhdl.do PAUSED at line 12
# End time: 11:12:23 on Apr 23,2024, Elapsed time: 0:00:51
# Errors: 2, Warnings: 2
