INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Upgrading IP seq_param_fifo to FIFO Generator version 9.3
Resolving generics for 'seq_param_fifo'...
WARNING:sim - A core named 'seq_param_fifo' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'seq_param_fifo'...
Delivering associated files for 'seq_param_fifo'...
Delivering EJava files for 'seq_param_fifo'...
Generating implementation netlist for 'seq_param_fifo'...
INFO:sim - Pre-processing HDL files for 'seq_param_fifo'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'seq_param_fifo'
Running ngcbuild...
Writing VHO instantiation template for 'seq_param_fifo'...
Writing VHDL behavioral simulation model for 'seq_param_fifo'...
WARNING:sim - Overwriting existing file
   C:/Users/srusso/Desktop/DREB_v2/src/sequencer_v22/ipcore_dir/tmp/_cg/seq_para
   m_fifo/doc/fifo_generator_v9_3_vinfo.html with file from view
   xilinx_documentation
Delivered 3 files into directory
C:/Users/srusso/Desktop/DREB_v2/src/sequencer_v22/ipcore_dir/tmp/_cg/seq_param_f
ifo
Delivered 1 file into directory
C:/Users/srusso/Desktop/DREB_v2/src/sequencer_v22/ipcore_dir/tmp/_cg/seq_param_f
ifo
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Regenerating ISE project file for 'seq_param_fifo'...
Generating ISE project...
XCO file found: seq_param_fifo.xco
XMDF file found: seq_param_fifo_xmdf.tcl
Adding
C:/Users/srusso/Desktop/DREB_v2/src/sequencer_v22/ipcore_dir/tmp/_cg/seq_param_f
ifo.asy -view all -origin_type imported
Adding
C:/Users/srusso/Desktop/DREB_v2/src/sequencer_v22/ipcore_dir/tmp/_cg/seq_param_f
ifo.ngc -view all -origin_type created
Checking file
"C:/Users/srusso/Desktop/DREB_v2/src/sequencer_v22/ipcore_dir/tmp/_cg/seq_param_
fifo.ngc" for project device match ...
File
"C:/Users/srusso/Desktop/DREB_v2/src/sequencer_v22/ipcore_dir/tmp/_cg/seq_param_
fifo.ngc" device information matches project device.
Adding
C:/Users/srusso/Desktop/DREB_v2/src/sequencer_v22/ipcore_dir/tmp/_cg/seq_param_f
ifo.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/srusso/Desktop/DREB_v2/src/sequencer_v22/ipcore_dir/tmp/_cg/seq_par
   am_fifo.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/srusso/Desktop/DREB_v2/src/sequencer_v22/ipcore_dir/tmp/_cg/seq_param_f
ifo.vho -view all -origin_type imported
Adding
C:/Users/srusso/Desktop/DREB_v2/src/sequencer_v22/ipcore_dir/tmp/_cg/seq_param_f
ifo_upgrade.txt -view all -origin_type imported
WARNING:TclTasksC:1880 - Project is still closed. Use the [project new] or
[project open] commands first.
    while executing
"search * -type instance"
    (procedure "core2ise" line 57)
    invoked from within
"core2ise $corename"
    invoked from within
"if {[info exists argc]} {
   if {$argc==1} {
      set corename [lindex $argv 0]
      core2ise $corename
   } elseif {$argc==2} {
      set corepath ..."
    (file "C:\Xilinx\14.4\ISE_DS\ISE\coregen\tcl\core2ise.tcl" line 250)
ERROR:coreutil:1012 - Command
   'C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\xtclsh.exe
   "C:\Xilinx\14.4\ISE_DS\ISE\coregen\tcl\core2ise.tcl" "./tmp/_cg/"
   "seq_param_fifo" ' returned a non-zero exit code '1'
WARNING:sim:968 - ISE project './tmp/_cg/seq_param_fifo.xise' will not be
   released.
WARNING:sim - ISE file could not be generated.
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'seq_param_fifo'.
