// Generated by CIRCT firtool-1.75.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module BankedStore(	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7]
  input          clock,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7]
  output         io_sinkC_adr_ready,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input          io_sinkC_adr_valid,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input          io_sinkC_adr_bits_noop,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [2:0]   io_sinkC_adr_bits_way,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [9:0]   io_sinkC_adr_bits_set,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input          io_sinkC_adr_bits_beat,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [3:0]   io_sinkC_adr_bits_mask,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [255:0] io_sinkC_dat_data,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  output         io_sinkD_adr_ready,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input          io_sinkD_adr_valid,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input          io_sinkD_adr_bits_noop,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [2:0]   io_sinkD_adr_bits_way,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [9:0]   io_sinkD_adr_bits_set,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [2:0]   io_sinkD_adr_bits_beat,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [63:0]  io_sinkD_dat_data,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  output         io_sourceC_adr_ready,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input          io_sourceC_adr_valid,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [2:0]   io_sourceC_adr_bits_way,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [9:0]   io_sourceC_adr_bits_set,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [2:0]   io_sourceC_adr_bits_beat,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  output [63:0]  io_sourceC_dat_data,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  output         io_sourceD_radr_ready,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input          io_sourceD_radr_valid,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [2:0]   io_sourceD_radr_bits_way,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [9:0]   io_sourceD_radr_bits_set,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input          io_sourceD_radr_bits_beat,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [3:0]   io_sourceD_radr_bits_mask,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  output [255:0] io_sourceD_rdat_data,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  output         io_sourceD_wadr_ready,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input          io_sourceD_wadr_valid,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [2:0]   io_sourceD_wadr_bits_way,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [9:0]   io_sourceD_wadr_bits_set,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input          io_sourceD_wadr_bits_beat,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [3:0]   io_sourceD_wadr_bits_mask,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [255:0] io_sourceD_wdat_data	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
);

  wire        readEnable;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32]
  wire        writeEnable;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15]
  wire        readEnable_0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32]
  wire        writeEnable_0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15]
  wire        readEnable_1;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32]
  wire        writeEnable_1;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15]
  wire        readEnable_2;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32]
  wire        writeEnable_2;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15]
  wire        readEnable_3;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32]
  wire        writeEnable_3;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15]
  wire        readEnable_4;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32]
  wire        writeEnable_4;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15]
  wire        readEnable_5;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32]
  wire        writeEnable_5;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15]
  wire        readEnable_6;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32]
  wire        writeEnable_6;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15]
  wire        readEnable_7;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32]
  wire        writeEnable_7;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15]
  wire        readEnable_8;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32]
  wire        writeEnable_8;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15]
  wire        readEnable_9;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32]
  wire        writeEnable_9;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15]
  wire        readEnable_10;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32]
  wire        writeEnable_10;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15]
  wire        readEnable_11;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32]
  wire        writeEnable_11;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15]
  wire        readEnable_12;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32]
  wire        writeEnable_12;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15]
  wire        readEnable_13;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32]
  wire        writeEnable_13;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15]
  wire        readEnable_14;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32]
  wire        writeEnable_14;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15]
  wire [15:0] sourceD_rreq_bankSum;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:161:17]
  wire [15:0] sourceD_wreq_bankSum;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:161:17]
  wire [15:0] sinkD_req_bankSum;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:161:17]
  wire [63:0] _cc_banks_15_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire [63:0] _cc_banks_14_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire [63:0] _cc_banks_13_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire [63:0] _cc_banks_12_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire [63:0] _cc_banks_11_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire [63:0] _cc_banks_10_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire [63:0] _cc_banks_9_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire [63:0] _cc_banks_8_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire [63:0] _cc_banks_7_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire [63:0] _cc_banks_6_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire [63:0] _cc_banks_5_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire [63:0] _cc_banks_4_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire [63:0] _cc_banks_3_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire [63:0] _cc_banks_2_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire [63:0] _cc_banks_1_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire [63:0] _cc_banks_0_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire [3:0]  _sinkC_req_io_sinkC_adr_ready_T_1 = 4'hF >> {2'h0, io_sinkC_adr_bits_set[0], io_sinkC_adr_bits_beat};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:130:28, :132:21, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire [11:0] sinkC_req_index = {io_sinkC_adr_bits_way, io_sinkC_adr_bits_set[9:1]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:135:23]
  wire [1:0]  _GEN = {io_sinkC_adr_bits_set[0], io_sinkC_adr_bits_beat};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:130:28, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire [15:0] _sinkC_req_out_bankSel_T_11 = {{4{&_GEN}}, {4{_GEN == 2'h2}}, {4{_GEN == 2'h1}}, {4{_GEN == 2'h0}}} & {2{{2{io_sinkC_adr_bits_mask}}}};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:{49,65,71}, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire [15:0] sinkC_req_bankSel = io_sinkC_adr_valid ? _sinkC_req_out_bankSel_T_11 : 16'h0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:{24,65}]
  wire [15:0] sinkC_req_bankEn = io_sinkC_adr_bits_noop | ~io_sinkC_adr_valid ? 16'h0 : _sinkC_req_out_bankSel_T_11;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:65, :137:24]
  wire [15:0] _GEN_0 = {12'h0, io_sinkD_adr_bits_set[0], io_sinkD_adr_bits_beat};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:130:28, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire [15:0] sinkD_req_ready = {~(sinkD_req_bankSum[15]), ~(sinkD_req_bankSum[14]), ~(sinkD_req_bankSum[13]), ~(sinkD_req_bankSum[12]), ~(sinkD_req_bankSum[11]), ~(sinkD_req_bankSum[10]), ~(sinkD_req_bankSum[9]), ~(sinkD_req_bankSum[8]), ~(sinkD_req_bankSum[7]), ~(sinkD_req_bankSum[6]), ~(sinkD_req_bankSum[5]), ~(sinkD_req_bankSum[4]), ~(sinkD_req_bankSum[3]), ~(sinkD_req_bankSum[2]), ~(sinkD_req_bankSum[1]), ~(sinkD_req_bankSum[0])};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:{21,58,71}, :161:17]
  wire [15:0] _sinkD_req_io_sinkD_adr_ready_T_1 = sinkD_req_ready >> _GEN_0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :132:21, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire [11:0] sinkD_req_index = {io_sinkD_adr_bits_way, io_sinkD_adr_bits_set[9:1]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:135:23]
  wire [15:0] sinkD_req_bankSel = io_sinkD_adr_valid ? 16'h1 << _GEN_0 : 16'h0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:24, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire [15:0] sinkD_req_bankEn = io_sinkD_adr_bits_noop ? 16'h0 : sinkD_req_bankSel & sinkD_req_ready;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :136:24, :137:{24,55}]
  wire [15:0] _GEN_1 = {12'h0, io_sourceC_adr_bits_set[0], io_sourceC_adr_bits_beat};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:130:28, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire [15:0] sourceC_req_ready = {~(sinkC_req_bankSel[15]), ~(sinkC_req_bankSel[14]), ~(sinkC_req_bankSel[13]), ~(sinkC_req_bankSel[12]), ~(sinkC_req_bankSel[11]), ~(sinkC_req_bankSel[10]), ~(sinkC_req_bankSel[9]), ~(sinkC_req_bankSel[8]), ~(sinkC_req_bankSel[7]), ~(sinkC_req_bankSel[6]), ~(sinkC_req_bankSel[5]), ~(sinkC_req_bankSel[4]), ~(sinkC_req_bankSel[3]), ~(sinkC_req_bankSel[2]), ~(sinkC_req_bankSel[1]), ~(sinkC_req_bankSel[0])};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:{21,58,71}, :136:24]
  wire [15:0] _sourceC_req_io_sourceC_adr_ready_T_1 = sourceC_req_ready >> _GEN_1;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :132:21, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire [11:0] sourceC_req_index = {io_sourceC_adr_bits_way, io_sourceC_adr_bits_set[9:1]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:135:23]
  wire [15:0] sourceC_req_bankSel = io_sourceC_adr_valid ? 16'h1 << _GEN_1 : 16'h0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:24, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire [15:0] sourceC_req_bankEn = sourceC_req_bankSel & sourceC_req_ready;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :136:24, :137:55]
  wire        _sourceD_rreq_ready_T_3 = (sourceD_rreq_bankSum[3:0] & io_sourceD_radr_bits_mask) == 4'h0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:{71,96,101}, :161:17]
  wire        _sourceD_rreq_ready_T_7 = (sourceD_rreq_bankSum[7:4] & io_sourceD_radr_bits_mask) == 4'h0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:{71,96,101}, :161:17]
  wire        _sourceD_rreq_ready_T_11 = (sourceD_rreq_bankSum[11:8] & io_sourceD_radr_bits_mask) == 4'h0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:{71,96,101}, :161:17]
  wire        _sourceD_rreq_ready_T_15 = (sourceD_rreq_bankSum[15:12] & io_sourceD_radr_bits_mask) == 4'h0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:{71,96,101}, :161:17]
  wire [3:0]  _sourceD_rreq_io_sourceD_radr_ready_T_1 = {_sourceD_rreq_ready_T_15, _sourceD_rreq_ready_T_11, _sourceD_rreq_ready_T_7, _sourceD_rreq_ready_T_3} >> {2'h0, io_sourceD_radr_bits_set[0], io_sourceD_radr_bits_beat};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:130:28, :131:{21,101}, :132:21, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire [11:0] sourceD_rreq_index = {io_sourceD_radr_bits_way, io_sourceD_radr_bits_set[9:1]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:135:23]
  wire [1:0]  _GEN_2 = {io_sourceD_radr_bits_set[0], io_sourceD_radr_bits_beat};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:130:28, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire [15:0] sourceD_rreq_bankEn = (io_sourceD_radr_valid ? {{4{&_GEN_2}}, {4{_GEN_2 == 2'h2}}, {4{_GEN_2 == 2'h1}}, {4{_GEN_2 == 2'h0}}} & {2{{2{io_sourceD_radr_bits_mask}}}} : 16'h0) & {{4{_sourceD_rreq_ready_T_15}}, {4{_sourceD_rreq_ready_T_11}}, {4{_sourceD_rreq_ready_T_7}}, {4{_sourceD_rreq_ready_T_3}}};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:101, :136:{24,49,65,71}, :137:{55,72}, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire        _sourceD_wreq_ready_T_3 = (sourceD_wreq_bankSum[3:0] & io_sourceD_wadr_bits_mask) == 4'h0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:{71,96,101}, :161:17]
  wire        _sourceD_wreq_ready_T_7 = (sourceD_wreq_bankSum[7:4] & io_sourceD_wadr_bits_mask) == 4'h0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:{71,96,101}, :161:17]
  wire        _sourceD_wreq_ready_T_11 = (sourceD_wreq_bankSum[11:8] & io_sourceD_wadr_bits_mask) == 4'h0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:{71,96,101}, :161:17]
  wire        _sourceD_wreq_ready_T_15 = (sourceD_wreq_bankSum[15:12] & io_sourceD_wadr_bits_mask) == 4'h0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:{71,96,101}, :161:17]
  wire [3:0]  _sourceD_wreq_io_sourceD_wadr_ready_T_1 = {_sourceD_wreq_ready_T_15, _sourceD_wreq_ready_T_11, _sourceD_wreq_ready_T_7, _sourceD_wreq_ready_T_3} >> {2'h0, io_sourceD_wadr_bits_set[0], io_sourceD_wadr_bits_beat};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:130:28, :131:{21,101}, :132:21, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire [11:0] sourceD_wreq_index = {io_sourceD_wadr_bits_way, io_sourceD_wadr_bits_set[9:1]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:135:23]
  wire [1:0]  _GEN_3 = {io_sourceD_wadr_bits_set[0], io_sourceD_wadr_bits_beat};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:130:28, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire [15:0] sourceD_wreq_bankSel = io_sourceD_wadr_valid ? {{4{&_GEN_3}}, {4{_GEN_3 == 2'h2}}, {4{_GEN_3 == 2'h1}}, {4{_GEN_3 == 2'h0}}} & {2{{2{io_sourceD_wadr_bits_mask}}}} : 16'h0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:{24,49,65,71}, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire [15:0] sourceD_wreq_bankEn = sourceD_wreq_bankSel & {{4{_sourceD_wreq_ready_T_15}}, {4{_sourceD_wreq_ready_T_11}}, {4{_sourceD_wreq_ready_T_7}}, {4{_sourceD_wreq_ready_T_3}}};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:101, :136:24, :137:{55,72}]
  assign sinkD_req_bankSum = sourceC_req_bankSel | sinkC_req_bankSel;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:24, :161:17]
  assign sourceD_wreq_bankSum = sinkD_req_bankSel | sinkD_req_bankSum;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:24, :161:17]
  assign sourceD_rreq_bankSum = sourceD_wreq_bankSel | sourceD_wreq_bankSum;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:24, :161:17]
  wire        regout_en = sinkC_req_bankEn[0] | sourceC_req_bankEn[0] | sinkD_req_bankEn[0] | sourceD_wreq_bankEn[0] | sourceD_rreq_bankEn[0];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:{24,55}, :165:{32,45}]
  wire        regout_wen = sinkC_req_bankSel[0] | ~(sourceC_req_bankSel[0]) & (sinkD_req_bankSel[0] | sourceD_wreq_bankSel[0]);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign writeEnable_14 = regout_wen & regout_en;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign readEnable_14 = ~regout_wen & regout_en;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}, src/main/scala/chisel3/util/Mux.scala:50:70]
  reg         regout_REG;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
  reg  [63:0] regout_r;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14]
  wire        regout_en_1 = sinkC_req_bankEn[1] | sourceC_req_bankEn[1] | sinkD_req_bankEn[1] | sourceD_wreq_bankEn[1] | sourceD_rreq_bankEn[1];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:{24,55}, :165:{32,45}]
  wire        regout_wen_1 = sinkC_req_bankSel[1] | ~(sourceC_req_bankSel[1]) & (sinkD_req_bankSel[1] | sourceD_wreq_bankSel[1]);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign writeEnable_13 = regout_wen_1 & regout_en_1;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign readEnable_13 = ~regout_wen_1 & regout_en_1;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}, src/main/scala/chisel3/util/Mux.scala:50:70]
  reg         regout_REG_1;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
  reg  [63:0] regout_r_1;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14]
  wire        regout_en_2 = sinkC_req_bankEn[2] | sourceC_req_bankEn[2] | sinkD_req_bankEn[2] | sourceD_wreq_bankEn[2] | sourceD_rreq_bankEn[2];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:{24,55}, :165:{32,45}]
  wire        regout_wen_2 = sinkC_req_bankSel[2] | ~(sourceC_req_bankSel[2]) & (sinkD_req_bankSel[2] | sourceD_wreq_bankSel[2]);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign writeEnable_12 = regout_wen_2 & regout_en_2;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign readEnable_12 = ~regout_wen_2 & regout_en_2;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}, src/main/scala/chisel3/util/Mux.scala:50:70]
  reg         regout_REG_2;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
  reg  [63:0] regout_r_2;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14]
  wire        regout_en_3 = sinkC_req_bankEn[3] | sourceC_req_bankEn[3] | sinkD_req_bankEn[3] | sourceD_wreq_bankEn[3] | sourceD_rreq_bankEn[3];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:{24,55}, :165:{32,45}]
  wire        regout_wen_3 = sinkC_req_bankSel[3] | ~(sourceC_req_bankSel[3]) & (sinkD_req_bankSel[3] | sourceD_wreq_bankSel[3]);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign writeEnable_11 = regout_wen_3 & regout_en_3;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign readEnable_11 = ~regout_wen_3 & regout_en_3;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}, src/main/scala/chisel3/util/Mux.scala:50:70]
  reg         regout_REG_3;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
  reg  [63:0] regout_r_3;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14]
  wire        regout_en_4 = sinkC_req_bankEn[4] | sourceC_req_bankEn[4] | sinkD_req_bankEn[4] | sourceD_wreq_bankEn[4] | sourceD_rreq_bankEn[4];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:{24,55}, :165:{32,45}]
  wire        regout_wen_4 = sinkC_req_bankSel[4] | ~(sourceC_req_bankSel[4]) & (sinkD_req_bankSel[4] | sourceD_wreq_bankSel[4]);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign writeEnable_10 = regout_wen_4 & regout_en_4;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign readEnable_10 = ~regout_wen_4 & regout_en_4;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}, src/main/scala/chisel3/util/Mux.scala:50:70]
  reg         regout_REG_4;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
  reg  [63:0] regout_r_4;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14]
  wire        regout_en_5 = sinkC_req_bankEn[5] | sourceC_req_bankEn[5] | sinkD_req_bankEn[5] | sourceD_wreq_bankEn[5] | sourceD_rreq_bankEn[5];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:{24,55}, :165:{32,45}]
  wire        regout_wen_5 = sinkC_req_bankSel[5] | ~(sourceC_req_bankSel[5]) & (sinkD_req_bankSel[5] | sourceD_wreq_bankSel[5]);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign writeEnable_9 = regout_wen_5 & regout_en_5;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign readEnable_9 = ~regout_wen_5 & regout_en_5;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}, src/main/scala/chisel3/util/Mux.scala:50:70]
  reg         regout_REG_5;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
  reg  [63:0] regout_r_5;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14]
  wire        regout_en_6 = sinkC_req_bankEn[6] | sourceC_req_bankEn[6] | sinkD_req_bankEn[6] | sourceD_wreq_bankEn[6] | sourceD_rreq_bankEn[6];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:{24,55}, :165:{32,45}]
  wire        regout_wen_6 = sinkC_req_bankSel[6] | ~(sourceC_req_bankSel[6]) & (sinkD_req_bankSel[6] | sourceD_wreq_bankSel[6]);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign writeEnable_8 = regout_wen_6 & regout_en_6;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign readEnable_8 = ~regout_wen_6 & regout_en_6;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}, src/main/scala/chisel3/util/Mux.scala:50:70]
  reg         regout_REG_6;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
  reg  [63:0] regout_r_6;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14]
  wire        regout_en_7 = sinkC_req_bankEn[7] | sourceC_req_bankEn[7] | sinkD_req_bankEn[7] | sourceD_wreq_bankEn[7] | sourceD_rreq_bankEn[7];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:{24,55}, :165:{32,45}]
  wire        regout_wen_7 = sinkC_req_bankSel[7] | ~(sourceC_req_bankSel[7]) & (sinkD_req_bankSel[7] | sourceD_wreq_bankSel[7]);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign writeEnable_7 = regout_wen_7 & regout_en_7;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign readEnable_7 = ~regout_wen_7 & regout_en_7;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}, src/main/scala/chisel3/util/Mux.scala:50:70]
  reg         regout_REG_7;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
  reg  [63:0] regout_r_7;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14]
  wire        regout_en_8 = sinkC_req_bankEn[8] | sourceC_req_bankEn[8] | sinkD_req_bankEn[8] | sourceD_wreq_bankEn[8] | sourceD_rreq_bankEn[8];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:{24,55}, :165:{32,45}]
  wire        regout_wen_8 = sinkC_req_bankSel[8] | ~(sourceC_req_bankSel[8]) & (sinkD_req_bankSel[8] | sourceD_wreq_bankSel[8]);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign writeEnable_6 = regout_wen_8 & regout_en_8;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign readEnable_6 = ~regout_wen_8 & regout_en_8;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}, src/main/scala/chisel3/util/Mux.scala:50:70]
  reg         regout_REG_8;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
  reg  [63:0] regout_r_8;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14]
  wire        regout_en_9 = sinkC_req_bankEn[9] | sourceC_req_bankEn[9] | sinkD_req_bankEn[9] | sourceD_wreq_bankEn[9] | sourceD_rreq_bankEn[9];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:{24,55}, :165:{32,45}]
  wire        regout_wen_9 = sinkC_req_bankSel[9] | ~(sourceC_req_bankSel[9]) & (sinkD_req_bankSel[9] | sourceD_wreq_bankSel[9]);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign writeEnable_5 = regout_wen_9 & regout_en_9;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign readEnable_5 = ~regout_wen_9 & regout_en_9;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}, src/main/scala/chisel3/util/Mux.scala:50:70]
  reg         regout_REG_9;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
  reg  [63:0] regout_r_9;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14]
  wire        regout_en_10 = sinkC_req_bankEn[10] | sourceC_req_bankEn[10] | sinkD_req_bankEn[10] | sourceD_wreq_bankEn[10] | sourceD_rreq_bankEn[10];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:{24,55}, :165:{32,45}]
  wire        regout_wen_10 = sinkC_req_bankSel[10] | ~(sourceC_req_bankSel[10]) & (sinkD_req_bankSel[10] | sourceD_wreq_bankSel[10]);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign writeEnable_4 = regout_wen_10 & regout_en_10;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign readEnable_4 = ~regout_wen_10 & regout_en_10;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}, src/main/scala/chisel3/util/Mux.scala:50:70]
  reg         regout_REG_10;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
  reg  [63:0] regout_r_10;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14]
  wire        regout_en_11 = sinkC_req_bankEn[11] | sourceC_req_bankEn[11] | sinkD_req_bankEn[11] | sourceD_wreq_bankEn[11] | sourceD_rreq_bankEn[11];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:{24,55}, :165:{32,45}]
  wire        regout_wen_11 = sinkC_req_bankSel[11] | ~(sourceC_req_bankSel[11]) & (sinkD_req_bankSel[11] | sourceD_wreq_bankSel[11]);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign writeEnable_3 = regout_wen_11 & regout_en_11;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign readEnable_3 = ~regout_wen_11 & regout_en_11;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}, src/main/scala/chisel3/util/Mux.scala:50:70]
  reg         regout_REG_11;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
  reg  [63:0] regout_r_11;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14]
  wire        regout_en_12 = sinkC_req_bankEn[12] | sourceC_req_bankEn[12] | sinkD_req_bankEn[12] | sourceD_wreq_bankEn[12] | sourceD_rreq_bankEn[12];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:{24,55}, :165:{32,45}]
  wire        regout_wen_12 = sinkC_req_bankSel[12] | ~(sourceC_req_bankSel[12]) & (sinkD_req_bankSel[12] | sourceD_wreq_bankSel[12]);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign writeEnable_2 = regout_wen_12 & regout_en_12;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign readEnable_2 = ~regout_wen_12 & regout_en_12;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}, src/main/scala/chisel3/util/Mux.scala:50:70]
  reg         regout_REG_12;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
  reg  [63:0] regout_r_12;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14]
  wire        regout_en_13 = sinkC_req_bankEn[13] | sourceC_req_bankEn[13] | sinkD_req_bankEn[13] | sourceD_wreq_bankEn[13] | sourceD_rreq_bankEn[13];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:{24,55}, :165:{32,45}]
  wire        regout_wen_13 = sinkC_req_bankSel[13] | ~(sourceC_req_bankSel[13]) & (sinkD_req_bankSel[13] | sourceD_wreq_bankSel[13]);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign writeEnable_1 = regout_wen_13 & regout_en_13;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign readEnable_1 = ~regout_wen_13 & regout_en_13;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}, src/main/scala/chisel3/util/Mux.scala:50:70]
  reg         regout_REG_13;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
  reg  [63:0] regout_r_13;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14]
  wire        regout_en_14 = sinkC_req_bankEn[14] | sourceC_req_bankEn[14] | sinkD_req_bankEn[14] | sourceD_wreq_bankEn[14] | sourceD_rreq_bankEn[14];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:{24,55}, :165:{32,45}]
  wire        regout_wen_14 = sinkC_req_bankSel[14] | ~(sourceC_req_bankSel[14]) & (sinkD_req_bankSel[14] | sourceD_wreq_bankSel[14]);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign writeEnable_0 = regout_wen_14 & regout_en_14;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign readEnable_0 = ~regout_wen_14 & regout_en_14;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}, src/main/scala/chisel3/util/Mux.scala:50:70]
  reg         regout_REG_14;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
  reg  [63:0] regout_r_14;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14]
  wire        regout_en_15 = sinkC_req_bankEn[15] | sourceC_req_bankEn[15] | sinkD_req_bankEn[15] | sourceD_wreq_bankEn[15] | sourceD_rreq_bankEn[15];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:{24,55}, :165:{32,45}]
  wire        regout_wen_15 = sinkC_req_bankSel[15] | ~(sourceC_req_bankSel[15]) & (sinkD_req_bankSel[15] | sourceD_wreq_bankSel[15]);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign writeEnable = regout_wen_15 & regout_en_15;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign readEnable = ~regout_wen_15 & regout_en_15;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}, src/main/scala/chisel3/util/Mux.scala:50:70]
  reg         regout_REG_15;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
  reg  [63:0] regout_r_15;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14]
  reg  [15:0] regsel_sourceC_REG;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:175:39]
  reg  [15:0] regsel_sourceC;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:175:31]
  reg  [15:0] regsel_sourceD_REG;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:176:39]
  reg  [15:0] regsel_sourceD;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:176:31]
  always @(posedge clock) begin	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7]
    regout_REG <= ~regout_wen & regout_en;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}, src/main/scala/chisel3/util/Mux.scala:50:70]
    if (regout_REG)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
      regout_r <= _cc_banks_0_RW0_rdata;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    regout_REG_1 <= ~regout_wen_1 & regout_en_1;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}, src/main/scala/chisel3/util/Mux.scala:50:70]
    if (regout_REG_1)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
      regout_r_1 <= _cc_banks_1_RW0_rdata;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    regout_REG_2 <= ~regout_wen_2 & regout_en_2;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}, src/main/scala/chisel3/util/Mux.scala:50:70]
    if (regout_REG_2)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
      regout_r_2 <= _cc_banks_2_RW0_rdata;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    regout_REG_3 <= ~regout_wen_3 & regout_en_3;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}, src/main/scala/chisel3/util/Mux.scala:50:70]
    if (regout_REG_3)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
      regout_r_3 <= _cc_banks_3_RW0_rdata;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    regout_REG_4 <= ~regout_wen_4 & regout_en_4;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}, src/main/scala/chisel3/util/Mux.scala:50:70]
    if (regout_REG_4)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
      regout_r_4 <= _cc_banks_4_RW0_rdata;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    regout_REG_5 <= ~regout_wen_5 & regout_en_5;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}, src/main/scala/chisel3/util/Mux.scala:50:70]
    if (regout_REG_5)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
      regout_r_5 <= _cc_banks_5_RW0_rdata;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    regout_REG_6 <= ~regout_wen_6 & regout_en_6;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}, src/main/scala/chisel3/util/Mux.scala:50:70]
    if (regout_REG_6)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
      regout_r_6 <= _cc_banks_6_RW0_rdata;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    regout_REG_7 <= ~regout_wen_7 & regout_en_7;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}, src/main/scala/chisel3/util/Mux.scala:50:70]
    if (regout_REG_7)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
      regout_r_7 <= _cc_banks_7_RW0_rdata;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    regout_REG_8 <= ~regout_wen_8 & regout_en_8;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}, src/main/scala/chisel3/util/Mux.scala:50:70]
    if (regout_REG_8)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
      regout_r_8 <= _cc_banks_8_RW0_rdata;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    regout_REG_9 <= ~regout_wen_9 & regout_en_9;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}, src/main/scala/chisel3/util/Mux.scala:50:70]
    if (regout_REG_9)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
      regout_r_9 <= _cc_banks_9_RW0_rdata;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    regout_REG_10 <= ~regout_wen_10 & regout_en_10;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}, src/main/scala/chisel3/util/Mux.scala:50:70]
    if (regout_REG_10)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
      regout_r_10 <= _cc_banks_10_RW0_rdata;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    regout_REG_11 <= ~regout_wen_11 & regout_en_11;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}, src/main/scala/chisel3/util/Mux.scala:50:70]
    if (regout_REG_11)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
      regout_r_11 <= _cc_banks_11_RW0_rdata;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    regout_REG_12 <= ~regout_wen_12 & regout_en_12;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}, src/main/scala/chisel3/util/Mux.scala:50:70]
    if (regout_REG_12)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
      regout_r_12 <= _cc_banks_12_RW0_rdata;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    regout_REG_13 <= ~regout_wen_13 & regout_en_13;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}, src/main/scala/chisel3/util/Mux.scala:50:70]
    if (regout_REG_13)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
      regout_r_13 <= _cc_banks_13_RW0_rdata;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    regout_REG_14 <= ~regout_wen_14 & regout_en_14;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}, src/main/scala/chisel3/util/Mux.scala:50:70]
    if (regout_REG_14)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
      regout_r_14 <= _cc_banks_14_RW0_rdata;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    regout_REG_15 <= ~regout_wen_15 & regout_en_15;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}, src/main/scala/chisel3/util/Mux.scala:50:70]
    if (regout_REG_15)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
      regout_r_15 <= _cc_banks_15_RW0_rdata;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    regsel_sourceC_REG <= sourceC_req_bankEn;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:55, :175:39]
    regsel_sourceC <= regsel_sourceC_REG;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:175:{31,39}]
    regsel_sourceD_REG <= sourceD_rreq_bankEn;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:55, :176:39]
    regsel_sourceD <= regsel_sourceD_REG;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:176:{31,39}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:34];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7]
    initial begin	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7]
        `INIT_RANDOM_PROLOG_	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7]
        for (logic [5:0] i = 6'h0; i < 6'h23; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7]
        end	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7]
        regout_REG = _RANDOM[6'h0][0];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:47]
        regout_r = {_RANDOM[6'h0][31:1], _RANDOM[6'h1], _RANDOM[6'h2][0]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:{14,47}]
        regout_REG_1 = _RANDOM[6'h2][1];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:{14,47}]
        regout_r_1 = {_RANDOM[6'h2][31:2], _RANDOM[6'h3], _RANDOM[6'h4][1:0]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:14]
        regout_REG_2 = _RANDOM[6'h4][2];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:{14,47}]
        regout_r_2 = {_RANDOM[6'h4][31:3], _RANDOM[6'h5], _RANDOM[6'h6][2:0]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:14]
        regout_REG_3 = _RANDOM[6'h6][3];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:{14,47}]
        regout_r_3 = {_RANDOM[6'h6][31:4], _RANDOM[6'h7], _RANDOM[6'h8][3:0]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:14]
        regout_REG_4 = _RANDOM[6'h8][4];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:{14,47}]
        regout_r_4 = {_RANDOM[6'h8][31:5], _RANDOM[6'h9], _RANDOM[6'hA][4:0]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:14]
        regout_REG_5 = _RANDOM[6'hA][5];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:{14,47}]
        regout_r_5 = {_RANDOM[6'hA][31:6], _RANDOM[6'hB], _RANDOM[6'hC][5:0]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:14]
        regout_REG_6 = _RANDOM[6'hC][6];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:{14,47}]
        regout_r_6 = {_RANDOM[6'hC][31:7], _RANDOM[6'hD], _RANDOM[6'hE][6:0]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:14]
        regout_REG_7 = _RANDOM[6'hE][7];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:{14,47}]
        regout_r_7 = {_RANDOM[6'hE][31:8], _RANDOM[6'hF], _RANDOM[6'h10][7:0]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:14]
        regout_REG_8 = _RANDOM[6'h10][8];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:{14,47}]
        regout_r_8 = {_RANDOM[6'h10][31:9], _RANDOM[6'h11], _RANDOM[6'h12][8:0]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:14]
        regout_REG_9 = _RANDOM[6'h12][9];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:{14,47}]
        regout_r_9 = {_RANDOM[6'h12][31:10], _RANDOM[6'h13], _RANDOM[6'h14][9:0]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:14]
        regout_REG_10 = _RANDOM[6'h14][10];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:{14,47}]
        regout_r_10 = {_RANDOM[6'h14][31:11], _RANDOM[6'h15], _RANDOM[6'h16][10:0]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:14]
        regout_REG_11 = _RANDOM[6'h16][11];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:{14,47}]
        regout_r_11 = {_RANDOM[6'h16][31:12], _RANDOM[6'h17], _RANDOM[6'h18][11:0]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:14]
        regout_REG_12 = _RANDOM[6'h18][12];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:{14,47}]
        regout_r_12 = {_RANDOM[6'h18][31:13], _RANDOM[6'h19], _RANDOM[6'h1A][12:0]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:14]
        regout_REG_13 = _RANDOM[6'h1A][13];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:{14,47}]
        regout_r_13 = {_RANDOM[6'h1A][31:14], _RANDOM[6'h1B], _RANDOM[6'h1C][13:0]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:14]
        regout_REG_14 = _RANDOM[6'h1C][14];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:{14,47}]
        regout_r_14 = {_RANDOM[6'h1C][31:15], _RANDOM[6'h1D], _RANDOM[6'h1E][14:0]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:14]
        regout_REG_15 = _RANDOM[6'h1E][15];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:{14,47}]
        regout_r_15 = {_RANDOM[6'h1E][31:16], _RANDOM[6'h1F], _RANDOM[6'h20][15:0]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:14]
        regsel_sourceC_REG = _RANDOM[6'h20][31:16];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:14, :175:39]
        regsel_sourceC = _RANDOM[6'h21][15:0];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :175:31]
        regsel_sourceD_REG = _RANDOM[6'h21][31:16];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :175:31, :176:39]
        regsel_sourceD = _RANDOM[6'h22][15:0];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :176:31]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  cc_banks_0 cc_banks_0 (	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_addr  (sinkC_req_bankSel[0] ? sinkC_req_index : sourceC_req_bankSel[0] ? sourceC_req_index : sinkD_req_bankSel[0] ? sinkD_req_index : sourceD_wreq_bankSel[0] ? sourceD_wreq_index : sourceD_rreq_index),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:135:23, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_en    (readEnable_14 | writeEnable_14),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen),	// @[src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_wdata (sinkC_req_bankSel[0] ? io_sinkC_dat_data[63:0] : sourceC_req_bankSel[0] ? 64'h0 : sinkD_req_bankSel[0] ? io_sinkD_dat_data : sourceD_wreq_bankSel[0] ? io_sourceD_wdat_data[63:0] : 64'h0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_rdata (_cc_banks_0_RW0_rdata)
  );	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  cc_banks_1 cc_banks_1 (	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_addr  (sinkC_req_bankSel[1] ? sinkC_req_index : sourceC_req_bankSel[1] ? sourceC_req_index : sinkD_req_bankSel[1] ? sinkD_req_index : sourceD_wreq_bankSel[1] ? sourceD_wreq_index : sourceD_rreq_index),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:135:23, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_en    (readEnable_13 | writeEnable_13),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_1),	// @[src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_wdata (sinkC_req_bankSel[1] ? io_sinkC_dat_data[127:64] : sourceC_req_bankSel[1] ? 64'h0 : sinkD_req_bankSel[1] ? io_sinkD_dat_data : sourceD_wreq_bankSel[1] ? io_sourceD_wdat_data[127:64] : 64'h0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_rdata (_cc_banks_1_RW0_rdata)
  );	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  cc_banks_2 cc_banks_2 (	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_addr  (sinkC_req_bankSel[2] ? sinkC_req_index : sourceC_req_bankSel[2] ? sourceC_req_index : sinkD_req_bankSel[2] ? sinkD_req_index : sourceD_wreq_bankSel[2] ? sourceD_wreq_index : sourceD_rreq_index),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:135:23, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_en    (readEnable_12 | writeEnable_12),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_2),	// @[src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_wdata (sinkC_req_bankSel[2] ? io_sinkC_dat_data[191:128] : sourceC_req_bankSel[2] ? 64'h0 : sinkD_req_bankSel[2] ? io_sinkD_dat_data : sourceD_wreq_bankSel[2] ? io_sourceD_wdat_data[191:128] : 64'h0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_rdata (_cc_banks_2_RW0_rdata)
  );	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  cc_banks_3 cc_banks_3 (	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_addr  (sinkC_req_bankSel[3] ? sinkC_req_index : sourceC_req_bankSel[3] ? sourceC_req_index : sinkD_req_bankSel[3] ? sinkD_req_index : sourceD_wreq_bankSel[3] ? sourceD_wreq_index : sourceD_rreq_index),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:135:23, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_en    (readEnable_11 | writeEnable_11),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_3),	// @[src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_wdata (sinkC_req_bankSel[3] ? io_sinkC_dat_data[255:192] : sourceC_req_bankSel[3] ? 64'h0 : sinkD_req_bankSel[3] ? io_sinkD_dat_data : sourceD_wreq_bankSel[3] ? io_sourceD_wdat_data[255:192] : 64'h0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_rdata (_cc_banks_3_RW0_rdata)
  );	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  cc_banks_4 cc_banks_4 (	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_addr  (sinkC_req_bankSel[4] ? sinkC_req_index : sourceC_req_bankSel[4] ? sourceC_req_index : sinkD_req_bankSel[4] ? sinkD_req_index : sourceD_wreq_bankSel[4] ? sourceD_wreq_index : sourceD_rreq_index),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:135:23, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_en    (readEnable_10 | writeEnable_10),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_4),	// @[src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_wdata (sinkC_req_bankSel[4] ? io_sinkC_dat_data[63:0] : sourceC_req_bankSel[4] ? 64'h0 : sinkD_req_bankSel[4] ? io_sinkD_dat_data : sourceD_wreq_bankSel[4] ? io_sourceD_wdat_data[63:0] : 64'h0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_rdata (_cc_banks_4_RW0_rdata)
  );	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  cc_banks_5 cc_banks_5 (	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_addr  (sinkC_req_bankSel[5] ? sinkC_req_index : sourceC_req_bankSel[5] ? sourceC_req_index : sinkD_req_bankSel[5] ? sinkD_req_index : sourceD_wreq_bankSel[5] ? sourceD_wreq_index : sourceD_rreq_index),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:135:23, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_en    (readEnable_9 | writeEnable_9),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_5),	// @[src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_wdata (sinkC_req_bankSel[5] ? io_sinkC_dat_data[127:64] : sourceC_req_bankSel[5] ? 64'h0 : sinkD_req_bankSel[5] ? io_sinkD_dat_data : sourceD_wreq_bankSel[5] ? io_sourceD_wdat_data[127:64] : 64'h0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_rdata (_cc_banks_5_RW0_rdata)
  );	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  cc_banks_6 cc_banks_6 (	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_addr  (sinkC_req_bankSel[6] ? sinkC_req_index : sourceC_req_bankSel[6] ? sourceC_req_index : sinkD_req_bankSel[6] ? sinkD_req_index : sourceD_wreq_bankSel[6] ? sourceD_wreq_index : sourceD_rreq_index),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:135:23, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_en    (readEnable_8 | writeEnable_8),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_6),	// @[src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_wdata (sinkC_req_bankSel[6] ? io_sinkC_dat_data[191:128] : sourceC_req_bankSel[6] ? 64'h0 : sinkD_req_bankSel[6] ? io_sinkD_dat_data : sourceD_wreq_bankSel[6] ? io_sourceD_wdat_data[191:128] : 64'h0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_rdata (_cc_banks_6_RW0_rdata)
  );	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  cc_banks_7 cc_banks_7 (	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_addr  (sinkC_req_bankSel[7] ? sinkC_req_index : sourceC_req_bankSel[7] ? sourceC_req_index : sinkD_req_bankSel[7] ? sinkD_req_index : sourceD_wreq_bankSel[7] ? sourceD_wreq_index : sourceD_rreq_index),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:135:23, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_en    (readEnable_7 | writeEnable_7),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_7),	// @[src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_wdata (sinkC_req_bankSel[7] ? io_sinkC_dat_data[255:192] : sourceC_req_bankSel[7] ? 64'h0 : sinkD_req_bankSel[7] ? io_sinkD_dat_data : sourceD_wreq_bankSel[7] ? io_sourceD_wdat_data[255:192] : 64'h0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_rdata (_cc_banks_7_RW0_rdata)
  );	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  cc_banks_8 cc_banks_8 (	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_addr  (sinkC_req_bankSel[8] ? sinkC_req_index : sourceC_req_bankSel[8] ? sourceC_req_index : sinkD_req_bankSel[8] ? sinkD_req_index : sourceD_wreq_bankSel[8] ? sourceD_wreq_index : sourceD_rreq_index),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:135:23, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_en    (readEnable_6 | writeEnable_6),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_8),	// @[src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_wdata (sinkC_req_bankSel[8] ? io_sinkC_dat_data[63:0] : sourceC_req_bankSel[8] ? 64'h0 : sinkD_req_bankSel[8] ? io_sinkD_dat_data : sourceD_wreq_bankSel[8] ? io_sourceD_wdat_data[63:0] : 64'h0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_rdata (_cc_banks_8_RW0_rdata)
  );	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  cc_banks_9 cc_banks_9 (	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_addr  (sinkC_req_bankSel[9] ? sinkC_req_index : sourceC_req_bankSel[9] ? sourceC_req_index : sinkD_req_bankSel[9] ? sinkD_req_index : sourceD_wreq_bankSel[9] ? sourceD_wreq_index : sourceD_rreq_index),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:135:23, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_en    (readEnable_5 | writeEnable_5),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_9),	// @[src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_wdata (sinkC_req_bankSel[9] ? io_sinkC_dat_data[127:64] : sourceC_req_bankSel[9] ? 64'h0 : sinkD_req_bankSel[9] ? io_sinkD_dat_data : sourceD_wreq_bankSel[9] ? io_sourceD_wdat_data[127:64] : 64'h0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_rdata (_cc_banks_9_RW0_rdata)
  );	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  cc_banks_10 cc_banks_10 (	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_addr  (sinkC_req_bankSel[10] ? sinkC_req_index : sourceC_req_bankSel[10] ? sourceC_req_index : sinkD_req_bankSel[10] ? sinkD_req_index : sourceD_wreq_bankSel[10] ? sourceD_wreq_index : sourceD_rreq_index),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:135:23, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_en    (readEnable_4 | writeEnable_4),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_10),	// @[src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_wdata (sinkC_req_bankSel[10] ? io_sinkC_dat_data[191:128] : sourceC_req_bankSel[10] ? 64'h0 : sinkD_req_bankSel[10] ? io_sinkD_dat_data : sourceD_wreq_bankSel[10] ? io_sourceD_wdat_data[191:128] : 64'h0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_rdata (_cc_banks_10_RW0_rdata)
  );	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  cc_banks_11 cc_banks_11 (	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_addr  (sinkC_req_bankSel[11] ? sinkC_req_index : sourceC_req_bankSel[11] ? sourceC_req_index : sinkD_req_bankSel[11] ? sinkD_req_index : sourceD_wreq_bankSel[11] ? sourceD_wreq_index : sourceD_rreq_index),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:135:23, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_en    (readEnable_3 | writeEnable_3),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_11),	// @[src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_wdata (sinkC_req_bankSel[11] ? io_sinkC_dat_data[255:192] : sourceC_req_bankSel[11] ? 64'h0 : sinkD_req_bankSel[11] ? io_sinkD_dat_data : sourceD_wreq_bankSel[11] ? io_sourceD_wdat_data[255:192] : 64'h0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_rdata (_cc_banks_11_RW0_rdata)
  );	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  cc_banks_12 cc_banks_12 (	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_addr  (sinkC_req_bankSel[12] ? sinkC_req_index : sourceC_req_bankSel[12] ? sourceC_req_index : sinkD_req_bankSel[12] ? sinkD_req_index : sourceD_wreq_bankSel[12] ? sourceD_wreq_index : sourceD_rreq_index),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:135:23, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_en    (readEnable_2 | writeEnable_2),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_12),	// @[src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_wdata (sinkC_req_bankSel[12] ? io_sinkC_dat_data[63:0] : sourceC_req_bankSel[12] ? 64'h0 : sinkD_req_bankSel[12] ? io_sinkD_dat_data : sourceD_wreq_bankSel[12] ? io_sourceD_wdat_data[63:0] : 64'h0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_rdata (_cc_banks_12_RW0_rdata)
  );	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  cc_banks_13 cc_banks_13 (	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_addr  (sinkC_req_bankSel[13] ? sinkC_req_index : sourceC_req_bankSel[13] ? sourceC_req_index : sinkD_req_bankSel[13] ? sinkD_req_index : sourceD_wreq_bankSel[13] ? sourceD_wreq_index : sourceD_rreq_index),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:135:23, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_en    (readEnable_1 | writeEnable_1),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_13),	// @[src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_wdata (sinkC_req_bankSel[13] ? io_sinkC_dat_data[127:64] : sourceC_req_bankSel[13] ? 64'h0 : sinkD_req_bankSel[13] ? io_sinkD_dat_data : sourceD_wreq_bankSel[13] ? io_sourceD_wdat_data[127:64] : 64'h0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_rdata (_cc_banks_13_RW0_rdata)
  );	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  cc_banks_14 cc_banks_14 (	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_addr  (sinkC_req_bankSel[14] ? sinkC_req_index : sourceC_req_bankSel[14] ? sourceC_req_index : sinkD_req_bankSel[14] ? sinkD_req_index : sourceD_wreq_bankSel[14] ? sourceD_wreq_index : sourceD_rreq_index),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:135:23, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_en    (readEnable_0 | writeEnable_0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_14),	// @[src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_wdata (sinkC_req_bankSel[14] ? io_sinkC_dat_data[191:128] : sourceC_req_bankSel[14] ? 64'h0 : sinkD_req_bankSel[14] ? io_sinkD_dat_data : sourceD_wreq_bankSel[14] ? io_sourceD_wdat_data[191:128] : 64'h0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_rdata (_cc_banks_14_RW0_rdata)
  );	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  cc_banks_15 cc_banks_15 (	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_addr  (sinkC_req_bankSel[15] ? sinkC_req_index : sourceC_req_bankSel[15] ? sourceC_req_index : sinkD_req_bankSel[15] ? sinkD_req_index : sourceD_wreq_bankSel[15] ? sourceD_wreq_index : sourceD_rreq_index),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:135:23, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_en    (readEnable | writeEnable),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_15),	// @[src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_wdata (sinkC_req_bankSel[15] ? io_sinkC_dat_data[255:192] : sourceC_req_bankSel[15] ? 64'h0 : sinkD_req_bankSel[15] ? io_sinkD_dat_data : sourceD_wreq_bankSel[15] ? io_sourceD_wdat_data[255:192] : 64'h0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_rdata (_cc_banks_15_RW0_rdata)
  );	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  assign io_sinkC_adr_ready = _sinkC_req_io_sinkC_adr_ready_T_1[0];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :132:21]
  assign io_sinkD_adr_ready = _sinkD_req_io_sinkD_adr_ready_T_1[0];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :132:21]
  assign io_sourceC_adr_ready = _sourceC_req_io_sourceC_adr_ready_T_1[0];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :132:21]
  assign io_sourceC_dat_data = (regsel_sourceC[0] ? regout_r : 64'h0) | (regsel_sourceC[1] ? regout_r_1 : 64'h0) | (regsel_sourceC[2] ? regout_r_2 : 64'h0) | (regsel_sourceC[3] ? regout_r_3 : 64'h0) | (regsel_sourceC[4] ? regout_r_4 : 64'h0) | (regsel_sourceC[5] ? regout_r_5 : 64'h0) | (regsel_sourceC[6] ? regout_r_6 : 64'h0) | (regsel_sourceC[7] ? regout_r_7 : 64'h0) | (regsel_sourceC[8] ? regout_r_8 : 64'h0) | (regsel_sourceC[9] ? regout_r_9 : 64'h0) | (regsel_sourceC[10] ? regout_r_10 : 64'h0) | (regsel_sourceC[11] ? regout_r_11 : 64'h0) | (regsel_sourceC[12] ? regout_r_12 : 64'h0) | (regsel_sourceC[13] ? regout_r_13 : 64'h0) | (regsel_sourceC[14] ? regout_r_14 : 64'h0) | (regsel_sourceC[15] ? regout_r_15 : 64'h0);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:14, :175:31, :179:{23,38}, :180:85]
  assign io_sourceD_radr_ready = _sourceD_rreq_io_sourceD_radr_ready_T_1[0];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :132:21]
  assign io_sourceD_rdat_data = {(regsel_sourceD[3] ? regout_r_3 : 64'h0) | (regsel_sourceD[7] ? regout_r_7 : 64'h0) | (regsel_sourceD[11] ? regout_r_11 : 64'h0) | (regsel_sourceD[15] ? regout_r_15 : 64'h0), (regsel_sourceD[2] ? regout_r_2 : 64'h0) | (regsel_sourceD[6] ? regout_r_6 : 64'h0) | (regsel_sourceD[10] ? regout_r_10 : 64'h0) | (regsel_sourceD[14] ? regout_r_14 : 64'h0), (regsel_sourceD[1] ? regout_r_1 : 64'h0) | (regsel_sourceD[5] ? regout_r_5 : 64'h0) | (regsel_sourceD[9] ? regout_r_9 : 64'h0) | (regsel_sourceD[13] ? regout_r_13 : 64'h0), (regsel_sourceD[0] ? regout_r : 64'h0) | (regsel_sourceD[4] ? regout_r_4 : 64'h0) | (regsel_sourceD[8] ? regout_r_8 : 64'h0) | (regsel_sourceD[12] ? regout_r_12 : 64'h0)};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :172:14, :176:31, :186:{23,38}, :187:85, :189:30]
  assign io_sourceD_wadr_ready = _sourceD_wreq_io_sourceD_wadr_ready_T_1[0];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:59:7, :132:21]
endmodule

