## @file
#
#  Slim Bootloader CFGDATA Default File.
#
#  Copyright (c) 2020 - 2023, Intel Corporation. All rights reserved.<BR>
#  SPDX-License-Identifier: BSD-2-Clause-Patent
#
##

variable:
  COND_S0IX_DIS  : ($FEATURES_CFG_DATA.Features.S0ix == 0)
  COND_PLD_SEL_EN: ($PLDSEL_CFG_DATA.PldSelGpio.Enable == 1)
template:


  CFGHDR_TMPL: >
    - CfgHeader    :
        length       : 0x04
        value        : {0x01:2b, ((_LENGTH_$(1)_)/4):10b, $(3):4b, $(4):4b, $(2):12b}
    - CondValue    :
        length       : 0x04
        value        : 0x00000000




  GPIO_TMPL: >
    - $ACTION      :
        page         : GIO_$(1):GIO:"GPIO $(1)"
    - $ACTION      :
        page         : GIO_$(1)
    - GpioPinConfig0_$(1) :
      - $STRUCT      :
          name         : GPIO $(1) PIN Config0
          type         : EditNum, HEX, (0x00000000,0xFFFFFFFF)
          help         : >
                         GPIO $(1) PIN Configuration
          length       : 0x04
          value        : $(2)
      - GPIOPADMode_$(1) :
          name         : PadMode
          type         : Combo
          option       : >
                         0x0:Hardware Default, 0x1:GPIO control of the pad, 0x3:Native function 1, 0x5:Native function 2, 0x7:Native function 3,
                         0x9:Native function 4, 0xB:Native function 5, 0xD:Native function 6
          help         : >
                         GPIO PAD Mode. If GPIO is set to one of NativeX modes then following settings are not applicable and can be skipped:-
                         Interrupt related settings, Host Software Ownership, Output/Input enabling/disabling, Output lock
          condition    : $GPIO_CFG_DATA.GpioPinConfig1_$(1).Hide_$(1) == 0
          length       : 5b
      - GPIOHostSoftPadOwn_$(1) :
          name         : HostSoftPadOwn
          type         : Combo
          option       : 0x0:Host Ownership Default(Leave ownership value unmodified), 0x1:Host ownership to ACPI, 0x3:Host ownership to GPIO Driver mode
          help         : >
                         GPIO Host Software Pad Ownership. This setting affects GPIO interrupt status registers. Depending on chosen ownership
                         some GPIO Interrupt status register get updated and other masked:-
                         - HOST ownership to ACPI - Use this setting if pad is not going to be used by GPIO OS driver.
                         If GPIO is configured to generate SCI/SMI/NMI then this setting must be used for interrupts to work.
                         - HOST ownership to GPIO Driver mode - Use this setting only if GPIO pad should be controlled by GPIO OS Driver.
                         GPIO OS Driver will be able to control the pad if appropriate entry in ACPI exists.
          condition    : $GPIO_CFG_DATA.GpioPinConfig1_$(1).Hide_$(1) == 0
          length       : 2b
      - GPIODirection_$(1) :
          name         : Direction
          type         : Combo
          option       : 0x0:DirDefault, 0x9:DirInOut, 0x19:DirInInvOut, 0xB:DirIn, 0x1B:DirInInv, 0x5:DirOut, 0x7:DirNone
          help         : >
                         GPIO Host Software Pad Ownership:
                         - DirDefault = Leave pad direction setting unmodified, - DirInOut = Set pad for both output and input,
                         - DirInInvOut = Set pad for both output and input with inversion, - DirIn = Set pad for input only,
                         - DirInInv = Set pad for input with inversion, - DirOut = Set pad for output only,
                         - DirNone  = Disable both output and input.
          condition    : $GPIO_CFG_DATA.GpioPinConfig1_$(1).Hide_$(1) == 0
          length       : 6b
      - GPIOOutputState_$(1) :
          name         : OutputState
          type         : Combo
          option       : 0x0:OutDefault, 0x1:OutLow, 0x3:OutHigh
          help         : >
                         GPIO Output State.This field is relevant only if output is enabled:-
                         - OutDefault = Leave output value unmodified, - OutLow = Set output to low, - OutHigh = Set output to high
          condition    : $GPIO_CFG_DATA.GpioPinConfig1_$(1).Hide_$(1) == 0
          length       : 2b
      - GPIOInterruptConfig_$(1) :
          name         : InterruptConfig
          type         : Combo
          option       : >
                         0x0:IntDefault , 0x1:IntDisable, 0x3:IntNmi , 0x5:IntSmi, 0x9:IntSci, 0x11:IntApic, 0x20:IntLevel, 0x60:IntEdge, 0xA0:IntLvlEdgDis, 0xE0:IntBothEdge,
                         0x31:IntLevel | IntApic, 0x29:IntLevel | IntSci, 0x25:IntLevel | IntSmi, 0x69:IntEdge | IntSci, 0x71:IntEdge | IntApic, 0x65:IntEdge | IntSmi, 0x60:IntEdge | IntDefault,
                         0xA1:IntLvlEdgDis | IntDisable
          help         : >
                         GPIO Interrupt Configuration - This setting is applicable only if pad is in GPIO mode and has input enabled.
                         GPIO_INT_CONFIG allows to choose which interrupt is generated (IOxAPIC/SCI/SMI/NMI) and how it is triggered (edge or level).
                         Refer to PADCFG_DW0 register description in EDS for details on this settings. Field from GpioIntNmi to GpioIntApic can be OR'ed with
                         GpioIntLevel to GpioIntBothEdge to describe an interrupt e.g. GpioIntApic | GpioIntLevel.
                         If GPIO is set to cause an SCI then also GPI_GPE_EN is enabled for this pad.
                         If GPIO is set to cause an NMI then also GPI_NMI_EN is enabled for this pad.
                         Not all GPIO are capable of generating an SMI or NMI interrupt.
                         When routing GPIO to cause an IOxAPIC interrupt care must be taken, as this interrupt cannot be shared and its IRQn number is not configurable.
                         If GPIO is under GPIO OS driver control and appropriate ACPI GpioInt descriptor exist then use only trigger type setting (from GpioIntLevel to GpioIntBothEdge).
                         This type of GPIO Driver interrupt doesn't have any additional routing setting required to be set by BIOS. Interrupt is handled by GPIO OS Driver.
                         - IntDefault = Leave value of interrupt routing unmodified, - IntDisable = Disable IOxAPIC/SCI/SMI/NMI interrupt generation,
                         - IntNmi = Enable NMI interrupt only, - IntSmi = Enable SMI interrupt only, - IntSci = Enable SCI interrupt only, - IntApic = Enable IOxAPIC interrupt only,
                         - IntLevel = Set interrupt as level triggered, - IntEdge = Set interrupt as edge triggered, - IntLvlEdgDis = Disable interrupt trigger, - IntBothEdge = Set interrupt as both edge triggered
          condition    : $GPIO_CFG_DATA.GpioPinConfig1_$(1).Hide_$(1) == 0
          length       : 9b
      - GPIOResetConfig_$(1) :
          name         : Power/ResetConfig
          type         : Combo
          option       : 0x0:ResetDefault, 0x1:ResetResume, 0x3:HostDeepReset, 0x5:PlatformReset, 0x7:DswReset
          help         : >
                         GPIO Power Configuration. This allows to set GPIO Reset type which will be used to reset certain GPIO settings.
                         - ResetDefault = Leave value of pad reset unmodified, - ResumeReset = Pad setting will reset on DeepSx transition and G3,
                         - HostDeepReset = Pad settings will reset on:Warm/Cold/Global reset,DeepSx transition,G3,
                         - PlatformReset = Pad settings will reset on:S3/S4/S5 transition, Warm/Cold/Global reset, DeepSx transition, G3
                         - DswReset = Pad settings will reset on G3
          condition    : $GPIO_CFG_DATA.GpioPinConfig1_$(1).Hide_$(1) == 0
          length       : 8b
    - GpioPinConfig1_$(1) :
      - $STRUCT      :
          name         : GPIO $(1) PIN Config1
          type         : EditNum, HEX, (0x00000000,0xFFFFFFFF)
          help         : >
                         GPIO $(1) PIN Configuration
          length       : 0x04
          value        : $(3)
      - GPIOElectricalCfg_$(1) :
          name         : GPIO ElectricalCfg
          type         : Combo
          option       : 0x0:TermDefault, 0x1:TermNone, 0x5:TermWpd5K, 0x9:TermWpd20K, 0x13:TermWpu1K, 0x17:TermWpu2K, 0x15:TermWpu5K, 0x19:TermWpu20K, 0x1B:TermWpu1K2K, 0x1F:TermNative, 0x20:NoTolerance1v8, 0x60:Tolerance1v8
          help         : >
                         GPIO Electrical Configuration. Set GPIO termination and Pad Tolerance.(applicable only for some pads):-
                         - TermDefault = Leave termination setting unmodified, - TermNone = None, - TermWpd5K = 5kOhm weak pull-down, - TermWpd20K = 20kOhm weak pull-down,
                         - TermWpu1K = 1kOhm weak pull-up, - TermWpu2K = 2kOhm weak pull-up, - TermWpu5K = 5kOhm weak pull-up, - TermWpu20K = 20kOhm weak pull-up, - TermWpu1K2K = 1kOhm & 2kOhm weak pull-up,
                         - TermNative = Native function. This setting is applicable only to some native modes,
                         - NoTolerance1v8 = Disable 1.8V pad tolerance, Tolerance1v8 = Enable 1.8V pad tolerance
          condition    : $GPIO_CFG_DATA.GpioPinConfig1_$(1).Hide_$(1) == 0
          length       : 9b
      - GPIOLockConfig_$(1) :
          name         : LockConfig
          type         : Combo
          option       : 0x0:LockDefault, 0x1:PadConfigLock, 0x3:PadConfigUnlock, 0x5:PadLock , 0xC:OutputStateUnlock, 0xF:PadUnlock
          help         : >
                         GPIO Lock Configuration.
                         - LockDefault = Leave value of pad as-is, - PadConfigLock = Lock Pad configuration,
                         - PadConfigUnlock = Leave Pad configuration unlocked, - PadLock = Lock both Pad configuration and output control,
                         - OutputStateUnlock = Leave Pad output control unlocked, PadUnlock = Leave both Pad configuration and output control unlocked
          condition    : $GPIO_CFG_DATA.GpioPinConfig1_$(1).Hide_$(1) == 0
          length       : 4b
      - RxRaw_$(1) :
          name         : RxRaw
          type         : Combo
          option       : 0x0:Default, 0x1:NoOverride, 0x3:RxDrive 1 internally
          help         : > This bit determines if the selected pad state is being overridden to '1'.
          length       : 2b
      - Reserved1_$(1) :
          name         : Reserved1
          type         : Reserved
          length       : 1b
      - PadNum_$(1)  :
          name         : PadNum
          type         : Reserved
          length       : 8b
      - GrpIdx_$(1)  :
          name         : GrpIdx
          type         : EditNum, HEX, (0x0,0x1F)
          condition    : $GPIO_CFG_DATA.GpioPinConfig1_$(1).Hide_$(1) == 1
          length       : 5b
      - Reserved2_$(1) :
          name         : Reserved2
          type         : Reserved
          length       : 1b
      - Hide_$(1)    :
          name         : Hide
          type         : Reserved
          length       : 1b
      - GPIOSkip_$(1) :
          name         : GPIO Skip
          type         : Combo
          option       : $EN_DIS
          help         : >
                         ENABLE- Skip GPIO PAD programming (keep the defaults). DISABLE- Program GPIO PAD configuration.
          order        : 0000.0000
          condition    : $GPIO_CFG_DATA.GpioPinConfig1_$(1).Hide_$(1) == 0
          length       : 1b



  MEM_TMPL: >
    - $ACTION      :
        page         : MEM_$(1):MEM:"Memory $(1)"
    - $ACTION      :
        page         : MEM_$(1)




  BOOT_OPTION_TMPL: >
    - $ACTION      :
        page         : OS_$(1):OS:"Boot Option $(1)"
    - $ACTION      :
        page         : OS_$(1)
    - BOOT_OPTION_CFG_DATA_$(1) :
      - !expand { CFGHDR_TMPL : [ BOOT_OPTION_CFG_DATA_$(1), (0x050 + $(1)), 0, 0 ] }
      - ImageType_$(1) :
          name         : Image Type
          type         : Combo
          option       : 0:Default, 1:Android, 2:ClearLinux, 3:Acrn, 4:Fastboot, 0x1E:Extra image, 0x9E:PreOS image, 0xFF:Not used
          help         : >
                         Specify boot image type.
                         Extra and PreOS image type indicates this option is not a standalone boot option. Instead, it provides additional information for the previous boot option.
                         Extra image means load and run extra image before normal OS image. The extra image will return to SBL and SBL will continue run normal OS.
                         PreOs image means load and run PreOS image before normal OS image. SBL prepares normal OS info and passes to PreOS so the PreOs will not return to SBL.
                         'Not used' indicates this option will be ignored.
          length       : 0x01
          value        : $(2)
      - BootFlags_$(1) :
          name         : Boot Flags
          type         : Combo
          option       : 0:Normal, 4:PreOS support, 8:Extra image support, 12:PreOS and extra image support, 16:Mender support, 20:PreOS and mender support
          help         : >
                         Specify boot flags (options)
                         When extra image or PreOS image is selected, need config them in next boot option with proper image type.
                         Extra image means load and run extra image before normal OS image. The extra image will return to SBL and SBL will continue run normal OS.
                         PreOs image means load and run PreOS image before normal OS image. SBL prepares normal OS info and passes to PreOS so the PreOs will not return to SBL.
          condition    : ($BOOT_OPTION_CFG_DATA_$(1).ImageType_$(1) & 0x1F) < 0x1E
          length       : 0x01
          value        : $(3)
      - Reserved_$(1) :
          length       : 0x01
          value        : 0x5A
      - BootDeviceType_$(1) :
          name         : Boot Device type
          type         : Combo
          option       : 0:SATA, 1:SD, 2:EMMC, 3:UFS, 4:SPI, 5:USB, 6:NVME, 7:MEMORY
          help         : >
                         Specify boot device type
          order        : 0000.0000
          condition    : ($BOOT_OPTION_CFG_DATA_$(1).ImageType_$(1) & 0x1F) < 0x1E
          length       : 0x01
          value        : $(4)
      - BootDeviceInstance_$(1) :
          name         : Boot Device instance
          type         : Combo
          option       : 0:Device 0, 1:Device 1, 2:Device 2, 3:Device 3
          help         : >
                         Specify boot device instance when then are multiple instances
          order        : 0000.0000
          condition    : ($BOOT_OPTION_CFG_DATA_$(1).ImageType_$(1) & 0x1F) < 0x1E
          length       : 0x01
          value        : $(5)
      - HwPart_$(1)  :
          name         : Hardware Partition
          type         : Combo
          option       : 0:User Partition, 1:Boot Partition 1, 2:Boot Partition 2, 3:Boot Partition 3, 4:Boot Partition 4, 5:Boot Partition 5, 6:Boot Partition 6, 7:Boot Partition 7, 255:SATA Auto 255
          help         : >
                         Specify hardware partition number.
                         If boot device type is SPI, the hardware partition refers to SPI flash region- 0-Descriptor, 1-BIOS, 2-ME, 3-GbE, 4-PDR Regions.
                         If boot device type is SATA, the hardware partition refers to the SATA port number on the system; setting to 255 uses the first detected SATA device.
                         If boot device type is USB, the hardware partition refers to the order in which the USB block devices are detected when multiple USB block devices are connected.
          condition    : ($BOOT_OPTION_CFG_DATA_$(1).ImageType_$(1) & 0x1F) < 0x1E
          length       : 0x01
          value        : $(6)
      - SwPart_$(1)  :
          name         : Software Partition
          type         : EditNum, DEC, (0,255)
          help         : >
                         Specify software partition number. A value of 255 indicates raw booting via the absolute LBA instead of a relative LBA
                         (e.g. relative to a software partition's starting LBA).
          condition    : ($BOOT_OPTION_CFG_DATA_$(1).ImageType_$(1) & 0x1F) < 0x1F
          length       : 0x01
          value        : $(7)
      - FsType_$(1)  :
          name         : File System Type
          type         : Combo
          option       : 0:FAT, 1:EXT2, 2:AUTO, 3:RAW
          help         : >
                         Image is loaded from file system instead of raw data
          condition    : ($BOOT_OPTION_CFG_DATA_$(1).ImageType_$(1) & 0x1F) < 0x1E
          length       : 0x01
          value        : $(8)
      - BootImage_$(1) :
          name         : Normal OS info or LBA address
          type         : EditText
          help         : >
                         Specify file name of normal OS or LBA address (16-byte max length).
                         For LBA address, please use HEX prefix "#0x". EX- #0x12345678
          condition    : ($BOOT_OPTION_CFG_DATA_$(1).ImageType_$(1) & 0x1F) < 0x1F
          length       : 0x10
          value        : $(9)

  SIL_TMPL: >
    - $ACTION      :
        page         : SIL_$(1):SIL:"Silicon $(1)"
    - $ACTION      :
        page         : SIL_$(1)




  SPD_TMPL: >
    - SpdDataSel$(1)$(2)$(3) :
        name         : Spd Data MC$(1) CH$(2) DIMM$(3)
        type         : Combo
        option       : 0:NONE, 1:SPD0, 2:SPD1, 3:SPD2, 4:SPD3
        help         : >
                       Select which SPD data should be used for MC$(1) CH$(2) DIMM$(3).SPD0 and SPD1 are associated with configurable SPD data block from MEM SPD. SPD data will be used only when SpdAddressTable SPD Address are marked as 00
        length       : 0x01
        value        : $(4)




configs:
  - $ACTION      :
      page         : PLT::"Platform", MEM::"Memory Settings", SIL::"Silicon Settings", GEN::"General Settings", GIO::"Gpio Settings", GFX::"Graphics Settings", OS::"OS Boot Options", SEC::"Security Settings"
  - Signature    :
      length       : 0x04
      value        : {'CFGD'}
  - HeaderLength :
      length       : 0x01
      value        : 0x10
  - Reserved     :
      length       : 0x03
      value        : {0,0,0}
  - UsedLength   :
      length       : 0x04
      value        : _LENGTH_
  - TotalLength  :
      length       : 0x04
      value        : 0x2000


  - $ACTION      :
      page         : FEATURES:PLT:"Features"
  - $ACTION      :
      page         : FEATURES
  - FEATURES_CFG_DATA :
    - !expand { CFGHDR_TMPL : [ FEATURES_CFG_DATA, 0x310, 0, 0 ] }
    - Features     :
      - $STRUCT      :
          name         : PlatformFeatures
          struct       : FEATURES_DATA
          length       : 0x04
          value        : 0x00000003
      - Acpi         :
          name         : ACPI Enable
          type         : Combo
          option       : $EN_DIS
          help         : >
                         Enable/Disable ACPI feature. 1:ACPI Enabled (default), 0:ACPI Disabled
          length       : 1b
      - MeasuredBoot :
          name         : MeasuredBoot Enable
          type         : Combo
          option       : $EN_DIS
          help         : >
                         Enable/Disable MeasuredBoot feature. 1:MeasuredBoot Enabled (default), 0:MeasuredBoot Disabled
          length       : 1b
      - S0ix           :
          name         : S0ix (Low Power Idle) Enable
          type         : Combo
          option       : $EN_DIS
          help         : >
                         Enable/Disable S0ix feature. 1:S0ix Enabled, 0:S0ix Disabled
          length       : 1b
      - DTT            :
          name         : Intel(R) Dynamic Tuning Technology Enable
          type         : Combo
          option       : $EN_DIS
          help         : >
                         Enable/Disable DTT feature. 1:DTT Enabled, 0:DTT Disabled
          length       : 1b
      - MeFipsMode     :
          name         : ME FIPS Mode Enable
          type         : Combo
          option       : $EN_DIS
          help         : >
                         Enable/Disable ME FIPS Mode. 1:Enabled, 0:Disabled
          length       : 1b
      - Rsvd         :
          name         : Reserved
          type         : Reserved
          help         : >
                         reserved bits
          length       : 27b


  - $ACTION      :
      page         : GIO
  - GPIO_CFG_DATA :
    - !expand { CFGHDR_TMPL : [ GPIO_CFG_DATA, 0x400, 1, 0 ] }
    - GPIO_CFG_HDR :
      - GpioHeaderSize :
          length       : 0x01
          value        : _LENGTH_GPIO_CFG_HDR_
      - GpioBaseTableId :
          length       : 0x01
          value        : 0xFF
      - GpioItemSize :
          length       : 0x02
          value        : 8
      - GpioItemCount :
          length       : 0x02
          value        : (_LENGTH_GPIO_CFG_DATA_ - _LENGTH_GPIO_CFG_HDR_ - 8) / 8
      # Bit start offset within each GPIO entry array to identify a GPIO pin uniquely. EX: GPIO group id + pad id
      # Offset is 2nd DWORD BIT16 = 1 * 32 + 16 = 48
      - GpioItemIdBitOff :
          length       : 0x01
          value        : 48
      # Bit length within each GPIO entry array to identify a GPIO pin uniquely.
      # Length is 2nd DWORD BIT16 to BIT28 = 13
      - GpioItemIdBitLen :
          length       : 0x01
          value        : 13
      # Bit offset within each GPIO entry array to indicate SKIP a GPIO programming
      # Offset is 2nd DWORD BIT31 = 63
      - GpioItemValidBitOff :
          length       : 0x01
          value        : 63
      - GpioItemUnused :
          length       : 0x01
          value        : 0
      # Need 1 bit per GPIO. So this mask byte length needs to be at least (GpioNumber + 7) / 8
      # Padding can be added to let the whole length aligned at DWORD boundary
      - GpioBaseTableBitMask :
          length       : 38
          value        : {0}
      - GpioTableData :
          length       : 0
          value        : 0
    - !expand { GPIO_TMPL : [ GPP_I00,  0x0350A383,  0x00002001 ] }
    - !expand { GPIO_TMPL : [ GPP_I01,  0x0350A383,  0x00012001 ] }
    - !expand { GPIO_TMPL : [ GPP_I02,  0x0534AD81,  0x00022601 ] }
    - !expand { GPIO_TMPL : [ GPP_I03,  0x0350A381,  0x00032001 ] }
    - !expand { GPIO_TMPL : [ GPP_I04,  0x0550E281,  0x00042001 ] }
    - !expand { GPIO_TMPL : [ GPP_I05,  0x0350A383,  0x00052001 ] }
    - !expand { GPIO_TMPL : [ GPP_I06,  0x0350A383,  0x00062001 ] }
    - !expand { GPIO_TMPL : [ GPP_I07,  0x0350A383,  0x00072001 ] }
    - !expand { GPIO_TMPL : [ GPP_I08,  0x0350A383,  0x00082001 ] }
    - !expand { GPIO_TMPL : [ GPP_I09,  0x0350A383,  0x00092001 ] }
    - !expand { GPIO_TMPL : [ GPP_I10,  0x0350A383,  0x000A2001 ] }
    - !expand { GPIO_TMPL : [ GPP_I11,  0x0150A383,  0x000B2001 ] }
    - !expand { GPIO_TMPL : [ GPP_I12,  0x0350A383,  0x000C2001 ] }
    - !expand { GPIO_TMPL : [ GPP_I13,  0x0350A383,  0x000D2001 ] }
    - !expand { GPIO_TMPL : [ GPP_I14,  0x0550E285,  0x000E2001 ] }
    - !expand { GPIO_TMPL : [ GPP_I15,  0x0350E281,  0x000F2001 ] }
    - !expand { GPIO_TMPL : [ GPP_I16,  0x0550E281,  0x00102001 ] }
    - !expand { GPIO_TMPL : [ GPP_I17,  0x0150A281,  0x00112001 ] }
    - !expand { GPIO_TMPL : [ GPP_I18,  0x0550A281,  0x00122001 ] }
    - !expand { GPIO_TMPL : [ GPP_I19,  0x0350A383,  0x00132001 ] }
    - !expand { GPIO_TMPL : [ GPP_I20,  0x0350A383,  0x00142001 ] }
    - !expand { GPIO_TMPL : [ GPP_I21,  0x0350A383,  0x00152001 ] }
    - !expand { GPIO_TMPL : [ GPP_I22,  0x0350A283,  0x00162001 ] }
    - !expand { GPIO_TMPL : [ GPP_R00,  0x0350A383,  0x01002019 ] }
    - !expand { GPIO_TMPL : [ GPP_R01,  0x0350A383,  0x01012019 ] }
    - !expand { GPIO_TMPL : [ GPP_R02,  0x0350A383,  0x01022019 ] }
    - !expand { GPIO_TMPL : [ GPP_R03,  0x0350A383,  0x01032019 ] }
    - !expand { GPIO_TMPL : [ GPP_R04,  0x0350A383,  0x01042019 ] }
    - !expand { GPIO_TMPL : [ GPP_R05,  0x0350A383,  0x01052009 ] }
    - !expand { GPIO_TMPL : [ GPP_R06,  0x0350A383,  0x01062001 ] }
    - !expand { GPIO_TMPL : [ GPP_R07,  0x0350A381,  0x01072001 ] }
    - !expand { GPIO_TMPL : [ GPP_R08,  0x0350A385,  0x01082001 ] }
    - !expand { GPIO_TMPL : [ GPP_R09,  0x0350A385,  0x01092001 ] }
    - !expand { GPIO_TMPL : [ GPP_R10,  0x0550A581,  0x010A2001 ] }
    - !expand { GPIO_TMPL : [ GPP_R11,  0x0550E281,  0x010B2001 ] }
    - !expand { GPIO_TMPL : [ GPP_R12,  0x0350A383,  0x010C2019 ] }
    - !expand { GPIO_TMPL : [ GPP_R13,  0x0350E281,  0x010D2001 ] }
    - !expand { GPIO_TMPL : [ GPP_R14,  0x0550A281,  0x010E2001 ] }
    - !expand { GPIO_TMPL : [ GPP_R15,  0x0350A381,  0x010F2001 ] }
    - !expand { GPIO_TMPL : [ GPP_R16,  0x0350A383,  0x01102001 ] }
    - !expand { GPIO_TMPL : [ GPP_R17,  0x0350A381,  0x01112001 ] }
    - !expand { GPIO_TMPL : [ GPP_R18,  0x0350A383,  0x01122001 ] }
    - !expand { GPIO_TMPL : [ GPP_R19,  0x0350A381,  0x01132001 ] }
    - !expand { GPIO_TMPL : [ GPP_R20,  0x0350A381,  0x01142001 ] }
    - !expand { GPIO_TMPL : [ GPP_R21,  0x0350A381,  0x01152001 ] }
    - !expand { GPIO_TMPL : [ GPP_J00,  0x0350A487,  0x02002001 ] }
    - !expand { GPIO_TMPL : [ GPP_J01,  0x0350A587,  0x02012001 ] }
    - !expand { GPIO_TMPL : [ GPP_J02,  0x0350A287,  0x02022001 ] }
    - !expand { GPIO_TMPL : [ GPP_J03,  0x0350A487,  0x02032001 ] }
    - !expand { GPIO_TMPL : [ GPP_J04,  0x0350A381,  0x02042001 ] }
    - !expand { GPIO_TMPL : [ GPP_J05,  0x0350A381,  0x02052001 ] }
    - !expand { GPIO_TMPL : [ GPP_J06,  0x0350A381,  0x02062001 ] }
    - !expand { GPIO_TMPL : [ GPP_J07,  0x0350A381,  0x02072001 ] }
    - !expand { GPIO_TMPL : [ GPP_J08,  0x0350A381,  0x02082001 ] }
    - !expand { GPIO_TMPL : [ GPP_J09,  0x0350A381,  0x02092001 ] }
    - !expand { GPIO_TMPL : [ GPP_J10,  0x0350A381,  0x020A2001 ] }
    - !expand { GPIO_TMPL : [ GPP_J11,  0x0350A381,  0x020B2001 ] }
    - !expand { GPIO_TMPL : [ GPP_B00,  0x0550E281,  0x05002001 ] }
    - !expand { GPIO_TMPL : [ GPP_B01,  0x0550E281,  0x05012001 ] }
    - !expand { GPIO_TMPL : [ GPP_B02,  0x00348DA1,  0x05022601 ] }
    - !expand { GPIO_TMPL : [ GPP_B03,  0x000062E1,  0x05032601 ] }
    - !expand { GPIO_TMPL : [ GPP_B04,  0x0350A383,  0x05042001 ] }
    - !expand { GPIO_TMPL : [ GPP_B05,  0x0350A383,  0x05052001 ] }
    - !expand { GPIO_TMPL : [ GPP_B06,  0x0350A383,  0x05062001 ] }
    - !expand { GPIO_TMPL : [ GPP_B07,  0x0350A383,  0x05072001 ] }
    - !expand { GPIO_TMPL : [ GPP_B08,  0x0350A383,  0x05082001 ] }
    - !expand { GPIO_TMPL : [ GPP_B09,  0x0350A383,  0x05092001 ] }
    - !expand { GPIO_TMPL : [ GPP_B10,  0x0350A383,  0x050A2001 ] }
    - !expand { GPIO_TMPL : [ GPP_B11,  0x0350A383,  0x050B2001 ] }
    - !expand { GPIO_TMPL : [ GPP_B12,  0x0550E281,  0x050C2001 ] }
    - !expand { GPIO_TMPL : [ GPP_B13,  0x0550E281,  0x050D2001 ] }
    - !expand { GPIO_TMPL : [ GPP_B14,  0x0550E281,  0x050E2001 ] }
    - !expand { GPIO_TMPL : [ GPP_B15,  0x0550E281,  0x050F2001 ] }
    - !expand { GPIO_TMPL : [ GPP_B16,  0x0350A383,  0x05102001 ] }
    - !expand { GPIO_TMPL : [ GPP_B17,  0x0350A283,  0x05112001 ] }
    - !expand { GPIO_TMPL : [ GPP_B18,  0x0350A383,  0x05122001 ] }
    - !expand { GPIO_TMPL : [ GPP_B19,  0x0314AD83,  0x05132601 ] }
    - !expand { GPIO_TMPL : [ GPP_B20,  0x0350A383,  0x05142001 ] }
    - !expand { GPIO_TMPL : [ GPP_B21,  0x0350A383,  0x05152001 ] }
    - !expand { GPIO_TMPL : [ GPP_B22,  0x0350A383,  0x05162001 ] }
    - !expand { GPIO_TMPL : [ GPP_B23,  0x0350A281,  0x05172001 ] }
    - !expand { GPIO_TMPL : [ GPP_G00,  0x0350A383,  0x06002001 ] }
    - !expand { GPIO_TMPL : [ GPP_G01,  0x0350A383,  0x06012001 ] }
    - !expand { GPIO_TMPL : [ GPP_G02,  0x0350A383,  0x06022001 ] }
    - !expand { GPIO_TMPL : [ GPP_G03,  0x0350A383,  0x06032001 ] }
    - !expand { GPIO_TMPL : [ GPP_G04,  0x0350A383,  0x06042001 ] }
    - !expand { GPIO_TMPL : [ GPP_G05,  0x0350A383,  0x06052001 ] }
    - !expand { GPIO_TMPL : [ GPP_G06,  0x0350A383,  0x06062001 ] }
    - !expand { GPIO_TMPL : [ GPP_G07,  0x0350A383,  0x06072001 ] }
    - !expand { GPIO_TMPL : [ GPP_H00,  0x0350A383,  0x07002001 ] }
    - !expand { GPIO_TMPL : [ GPP_H01,  0x0350A383,  0x07012001 ] }
    - !expand { GPIO_TMPL : [ GPP_H02,  0x0550E281,  0x07022001 ] }
    - !expand { GPIO_TMPL : [ GPP_H03,  0x0350A383,  0x07032001 ] }
    - !expand { GPIO_TMPL : [ GPP_H04,  0x0350A383,  0x07042001 ] }
    - !expand { GPIO_TMPL : [ GPP_H05,  0x0550E281,  0x07052001 ] }
    - !expand { GPIO_TMPL : [ GPP_H06,  0x0150A383,  0x07062001 ] }
    - !expand { GPIO_TMPL : [ GPP_H07,  0x0150A383,  0x07072001 ] }
    - !expand { GPIO_TMPL : [ GPP_H08,  0x0538AD81,  0x07082001 ] }
    - !expand { GPIO_TMPL : [ GPP_H09,  0x0350A381,  0x07092001 ] }
    - !expand { GPIO_TMPL : [ GPP_H10,  0x0150A281,  0x070A2001 ] }
    - !expand { GPIO_TMPL : [ GPP_H11,  0x0150A281,  0x070B2001 ] }
    - !expand { GPIO_TMPL : [ GPP_H12,  0x0518AD81,  0x070C2001 ] }
    - !expand { GPIO_TMPL : [ GPP_H13,  0x0550E281,  0x070D2001 ] }
    - !expand { GPIO_TMPL : [ GPP_H14,  0x0314AD81,  0x070E2601 ] }
    - !expand { GPIO_TMPL : [ GPP_H15,  0x0550E281,  0x070F2001 ] }
    - !expand { GPIO_TMPL : [ GPP_H16,  0x0350A383,  0x07102001 ] }
    - !expand { GPIO_TMPL : [ GPP_H17,  0x0350A383,  0x07112001 ] }
    - !expand { GPIO_TMPL : [ GPP_H18,  0x0350A383,  0x07122001 ] }
    - !expand { GPIO_TMPL : [ GPP_H19,  0x0350A383,  0x07132001 ] }
    - !expand { GPIO_TMPL : [ GPP_H20,  0x0350A381,  0x07142001 ] }
    - !expand { GPIO_TMPL : [ GPP_H21,  0x0350A381,  0x07152001 ] }
    - !expand { GPIO_TMPL : [ GPP_H22,  0x0350E281,  0x07162001 ] }
    - !expand { GPIO_TMPL : [ GPP_H23,  0x0314AD81,  0x07172601 ] }
    - !expand { GPIO_TMPL : [ GPD00,    0x0750A383,  0x08002019 ] }
    - !expand { GPIO_TMPL : [ GPD01,  0x0750A383,  0x0801201F ] }
    - !expand { GPIO_TMPL : [ GPD02,  0x0750A383,  0x0802201F ] }
    - !expand { GPIO_TMPL : [ GPD03,  0x0750A383,  0x08032019 ] }
    - !expand { GPIO_TMPL : [ GPD04,  0x0750A283,  0x08042001 ] }
    - !expand { GPIO_TMPL : [ GPD05,  0x0750A283,  0x08052001 ] }
    - !expand { GPIO_TMPL : [ GPD06,  0x0750A283,  0x08062001 ] }
    - !expand { GPIO_TMPL : [ GPD07,  0x0750E281,  0x08072001 ] }
    - !expand { GPIO_TMPL : [ GPD08,  0x0750A383,  0x08082001 ] }
    - !expand { GPIO_TMPL : [ GPD09,  0x0750A283,  0x08092001 ] }
    - !expand { GPIO_TMPL : [ GPD10,  0x0750A283,  0x080A2001 ] }
    - !expand { GPIO_TMPL : [ GPD11,  0x0750A283,  0x080B2001 ] }
    - !expand { GPIO_TMPL : [ GPD12,  0x0750A283,  0x080C2001 ] }
    - !expand { GPIO_TMPL : [ GPP_A00,  0x0350A383,  0x0A002001 ] }
    - !expand { GPIO_TMPL : [ GPP_A01,  0x0350A383,  0x0A012019 ] }
    - !expand { GPIO_TMPL : [ GPP_A02,  0x0350A383,  0x0A022001 ] }
    - !expand { GPIO_TMPL : [ GPP_A03,  0x0350A383,  0x0A032019 ] }
    - !expand { GPIO_TMPL : [ GPP_A04,  0x0350A383,  0x0A040000 ] }
    - !expand { GPIO_TMPL : [ GPP_A05,  0x0350A383,  0x0A052019 ] }
    - !expand { GPIO_TMPL : [ GPP_A06,  0x0350A383,  0x0A062001 ] }
    - !expand { GPIO_TMPL : [ GPP_A07,  0x0350A383,  0x0A072001 ] }
    - !expand { GPIO_TMPL : [ GPP_A08,  0x0350A381,  0x0A082001 ] }
    - !expand { GPIO_TMPL : [ GPP_A09,  0x0550E281,  0x0A092001 ] }
    - !expand { GPIO_TMPL : [ GPP_A10,  0x0550E281,  0x0A0A2001 ] }
    - !expand { GPIO_TMPL : [ GPP_A11,  0x0350A381,  0x0A0B2001 ] }
    - !expand { GPIO_TMPL : [ GPP_A12,  0x0350A381,  0x0A0C2001 ] }
    - !expand { GPIO_TMPL : [ GPP_A13,  0x0350A381,  0x0A0D2001 ] }
    - !expand { GPIO_TMPL : [ GPP_A14,  0x0350A381,  0x0A0E2001 ] }
    - !expand { GPIO_TMPL : [ GPP_A15,  0x0350A381,  0x8A0F2001 ] }
    - !expand { GPIO_TMPL : [ GPP_A16,  0x0350A381,  0x8A102001 ] }
    - !expand { GPIO_TMPL : [ GPP_A17,  0x0350A381,  0x8A112001 ] }
    - !expand { GPIO_TMPL : [ GPP_A18,  0x0350A381,  0x8A122001 ] }
    - !expand { GPIO_TMPL : [ GPP_A19,  0x0350A381,  0x8A132001 ] }
    - !expand { GPIO_TMPL : [ GPP_A20,  0x0350A381,  0x8A142001 ] }
    - !expand { GPIO_TMPL : [ GPP_A21,  0x0350A381,  0x8A152001 ] }
    - !expand { GPIO_TMPL : [ GPP_A22,  0x0350A381,  0x8A162001 ] }
    - !expand { GPIO_TMPL : [ GPP_A23,  0x0350A381,  0x8A172001 ] }
    - !expand { GPIO_TMPL : [ GPP_C00,  0x0350A383,  0x0B002001 ] }
    - !expand { GPIO_TMPL : [ GPP_C01,  0x0350A383,  0x0B012001 ] }
    - !expand { GPIO_TMPL : [ GPP_C02,  0x0550E281,  0x0B022001 ] }
    - !expand { GPIO_TMPL : [ GPP_C03,  0x0350A383,  0x0B032001 ] }
    - !expand { GPIO_TMPL : [ GPP_C04,  0x0350A383,  0x0B042001 ] }
    - !expand { GPIO_TMPL : [ GPP_C05,  0x0550E281,  0x0B052001 ] }
    - !expand { GPIO_TMPL : [ GPP_C06,  0x0150A383,  0x0B062001 ] }
    - !expand { GPIO_TMPL : [ GPP_C07,  0x0150A383,  0x0B072001 ] }
    - !expand { GPIO_TMPL : [ GPP_C08,  0x0538AD81,  0x0B082001 ] }
    - !expand { GPIO_TMPL : [ GPP_C09,  0x0350A381,  0x0B092001 ] }
    - !expand { GPIO_TMPL : [ GPP_C10,  0x0150A281,  0x0B0A2001 ] }
    - !expand { GPIO_TMPL : [ GPP_C11,  0x0150A281,  0x0B0B2001 ] }
    - !expand { GPIO_TMPL : [ GPP_C12,  0x0518AD81,  0x0B0C2001 ] }
    - !expand { GPIO_TMPL : [ GPP_C13,  0x0550E281,  0x0B0D2001 ] }
    - !expand { GPIO_TMPL : [ GPP_C14,  0x0314AD81,  0x0B0E2601 ] }
    - !expand { GPIO_TMPL : [ GPP_C15,  0x0550E281,  0x0B0F2001 ] }
    - !expand { GPIO_TMPL : [ GPP_C16,  0x0350A383,  0x0B102001 ] }
    - !expand { GPIO_TMPL : [ GPP_C17,  0x0350A383,  0x0B112001 ] }
    - !expand { GPIO_TMPL : [ GPP_C18,  0x0350A383,  0x0B122001 ] }
    - !expand { GPIO_TMPL : [ GPP_C19,  0x0350A383,  0x0B132001 ] }
    - !expand { GPIO_TMPL : [ GPP_C20,  0x0350A381,  0x0B142001 ] }
    - !expand { GPIO_TMPL : [ GPP_C21,  0x0350A381,  0x0B152001 ] }
    - !expand { GPIO_TMPL : [ GPP_C22,  0x0350E281,  0x0B162001 ] }
    - !expand { GPIO_TMPL : [ GPP_C23,  0x0314AD81,  0x0B172601 ] }
    - !expand { GPIO_TMPL : [ GPP_S00,  0x0350A383,  0x0D002001 ] }
    - !expand { GPIO_TMPL : [ GPP_S01,  0x0350A383,  0x0D01201F ] }
    - !expand { GPIO_TMPL : [ GPP_S02,  0x0350A283,  0x0D02201F ] }
    - !expand { GPIO_TMPL : [ GPP_S03,  0x0350A383,  0x0D03201F ] }
    - !expand { GPIO_TMPL : [ GPP_S04,  0x0350A383,  0x0D042001 ] }
    - !expand { GPIO_TMPL : [ GPP_S05,  0x0550A281,  0x0D052001 ] }
    - !expand { GPIO_TMPL : [ GPP_S06,  0x0550E281,  0x0D062001 ] }
    - !expand { GPIO_TMPL : [ GPP_S07,  0x0350A381,  0x0D072001 ] }
    - !expand { GPIO_TMPL : [ GPP_E00,  0x0350A381,  0x0E002001 ] }
    - !expand { GPIO_TMPL : [ GPP_E01,  0x0350A381,  0x0E012001 ] }
    - !expand { GPIO_TMPL : [ GPP_E02,  0x0350A381,  0x0E022001 ] }
    - !expand { GPIO_TMPL : [ GPP_E03,  0x0518A581,  0x0E032001 ] }
    - !expand { GPIO_TMPL : [ GPP_E04,  0x0150A383,  0x0E042001 ] }
    - !expand { GPIO_TMPL : [ GPP_E05,  0x0150A383,  0x0E052001 ] }
    - !expand { GPIO_TMPL : [ GPP_E06,  0x0550E281,  0x0E062001 ] }
    - !expand { GPIO_TMPL : [ GPP_E07,  0x0512AD81,  0x0E072001 ] }
    - !expand { GPIO_TMPL : [ GPP_E08,  0x0550E281,  0x0E082001 ] }
    - !expand { GPIO_TMPL : [ GPP_E09,  0x0350A383,  0x0E092001 ] }
    - !expand { GPIO_TMPL : [ GPP_E10,  0x0350A381,  0x0E0A2001 ] }
    - !expand { GPIO_TMPL : [ GPP_E11,  0x0350A381,  0x0E0B2001 ] }
    - !expand { GPIO_TMPL : [ GPP_E12,  0x0350A381,  0x0E0C2001 ] }
    - !expand { GPIO_TMPL : [ GPP_E13,  0x0350A381,  0x0E0D2001 ] }
    - !expand { GPIO_TMPL : [ GPP_E14,  0x0350A383,  0x0E0E2001 ] }
    - !expand { GPIO_TMPL : [ GPP_E15,  0x0350A383,  0x0E0F2001 ] }
    - !expand { GPIO_TMPL : [ GPP_E16,  0x0350A385,  0x0E102001 ] }
    - !expand { GPIO_TMPL : [ GPP_E17,  0x0538AD81,  0x0E112001 ] }
    - !expand { GPIO_TMPL : [ GPP_E18,  0x0350A38B,  0x0E12201F ] }
    - !expand { GPIO_TMPL : [ GPP_E19,  0x0350A28B,  0x0E13201F ] }
    - !expand { GPIO_TMPL : [ GPP_E20,  0x0350A38B,  0x0E14201F ] }
    - !expand { GPIO_TMPL : [ GPP_E21,  0x0350A28B,  0x0E15201F ] }
    - !expand { GPIO_TMPL : [ GPP_E22,  0x0350A28B,  0x8E16201F ] }
    - !expand { GPIO_TMPL : [ GPP_E23,  0x0350A28B,  0x8E17201F ] }
    - !expand { GPIO_TMPL : [ GPP_K00,  0x0350A383,  0x0F002001 ] }
    - !expand { GPIO_TMPL : [ GPP_K01,  0x0350A383,  0x0F012001 ] }
    - !expand { GPIO_TMPL : [ GPP_K02,  0x0550E281,  0x0F022001 ] }
    - !expand { GPIO_TMPL : [ GPP_K03,  0x0350A383,  0x0F032001 ] }
    - !expand { GPIO_TMPL : [ GPP_K04,  0x0350A383,  0x0F042001 ] }
    - !expand { GPIO_TMPL : [ GPP_K05,  0x0550E281,  0x0F052001 ] }
    - !expand { GPIO_TMPL : [ GPP_K06,  0x0150A383,  0x0F062001 ] }
    - !expand { GPIO_TMPL : [ GPP_K07,  0x0150A383,  0x0F072001 ] }
    - !expand { GPIO_TMPL : [ GPP_K08,  0x0150A383,  0x0F082001 ] }
    - !expand { GPIO_TMPL : [ GPP_K09,  0x0350A381,  0x0F092001 ] }
    - !expand { GPIO_TMPL : [ GPP_K10,  0x0150A281,  0x0F0A2001 ] }
    - !expand { GPIO_TMPL : [ GPP_K11,  0x0150A281,  0x0F0B2001 ] }
    - !expand { GPIO_TMPL : [ GPP_F00,  0x0350A383,  0x10002001 ] }
    - !expand { GPIO_TMPL : [ GPP_F01,  0x0350A383,  0x10012019 ] }
    - !expand { GPIO_TMPL : [ GPP_F02,  0x0350A383,  0x10022001 ] }
    - !expand { GPIO_TMPL : [ GPP_F03,  0x0350A383,  0x10032019 ] }
    - !expand { GPIO_TMPL : [ GPP_F04,  0x0314AD81,  0x10042601 ] }
    - !expand { GPIO_TMPL : [ GPP_F05,  0x0314AD81,  0x10052601 ] }
    - !expand { GPIO_TMPL : [ GPP_F06,  0x0350A381,  0x10062001 ] }
    - !expand { GPIO_TMPL : [ GPP_F07,  0x0550E281,  0x10072001 ] }
    - !expand { GPIO_TMPL : [ GPP_F08,  0x0550E281,  0x10082001 ] }
    - !expand { GPIO_TMPL : [ GPP_F09,  0x0550E281,  0x10092001 ] }
    - !expand { GPIO_TMPL : [ GPP_F10,  0x0550E281,  0x100A2001 ] }
    - !expand { GPIO_TMPL : [ GPP_F11,  0x0350A381,  0x100B2001 ] }
    - !expand { GPIO_TMPL : [ GPP_F12,  0x0350A381,  0x100C2001 ] }
    - !expand { GPIO_TMPL : [ GPP_F13,  0x0350A381,  0x100D2001 ] }
    - !expand { GPIO_TMPL : [ GPP_F14,  0x0350A381,  0x100E2001 ] }
    - !expand { GPIO_TMPL : [ GPP_F15,  0x0350A381,  0x100F2001 ] }
    - !expand { GPIO_TMPL : [ GPP_F16,  0x0350A381,  0x10102001 ] }
    - !expand { GPIO_TMPL : [ GPP_F17,  0x0550E283,  0x10112001 ] }
    - !expand { GPIO_TMPL : [ GPP_F18,  0x05002483,  0x10122001 ] }
    - !expand { GPIO_TMPL : [ GPP_F19,  0x0350A383,  0x10132001 ] }
    - !expand { GPIO_TMPL : [ GPP_F20,  0x0550A281,  0x10142001 ] }
    - !expand { GPIO_TMPL : [ GPP_F21,  0x0550A581,  0x10152001 ] }
    - !expand { GPIO_TMPL : [ GPP_F22,  0x0350A381,  0x10162001 ] }
    - !expand { GPIO_TMPL : [ GPP_F23,  0x0350A381,  0x10172001 ] }
    - !expand { GPIO_TMPL : [ GPP_D00,  0x0350A383,  0x11002001 ] }
    - !expand { GPIO_TMPL : [ GPP_D01,  0x0350A383,  0x11012001 ] }
    - !expand { GPIO_TMPL : [ GPP_D02,  0x0350A383,  0x11022001 ] }
    - !expand { GPIO_TMPL : [ GPP_D03,  0x0350A383,  0x11032001 ] }
    - !expand { GPIO_TMPL : [ GPP_D04,  0x0350A383,  0x11042001 ] }
    - !expand { GPIO_TMPL : [ GPP_D05,  0x0350A383,  0x11052001 ] }
    - !expand { GPIO_TMPL : [ GPP_D06,  0x0350A383,  0x11062001 ] }
    - !expand { GPIO_TMPL : [ GPP_D07,  0x0350A383,  0x11072001 ] }
    - !expand { GPIO_TMPL : [ GPP_D08,  0x0350A383,  0x11082001 ] }
    - !expand { GPIO_TMPL : [ GPP_D09,  0x0350A38B,  0x1109201F ] }
    - !expand { GPIO_TMPL : [ GPP_D10,  0x0350A28B,  0x110A201F ] }
    - !expand { GPIO_TMPL : [ GPP_D11,  0x0350A38B,  0x110B201F ] }
    - !expand { GPIO_TMPL : [ GPP_D12,  0x0350A28B,  0x110C201F ] }
    - !expand { GPIO_TMPL : [ GPP_D13,  0x0350A381,  0x110D2001 ] }
    - !expand { GPIO_TMPL : [ GPP_D14,  0x0350A381,  0x110E2001 ] }
    - !expand { GPIO_TMPL : [ GPP_D15,  0x0350A381,  0x110F2001 ] }
    - !expand { GPIO_TMPL : [ GPP_D16,  0x0550E281,  0x11102001 ] }
    - !expand { GPIO_TMPL : [ GPP_D17,  0x0350A383,  0x11112001 ] }
    - !expand { GPIO_TMPL : [ GPP_D18,  0x0350A383,  0x11122001 ] }
    - !expand { GPIO_TMPL : [ GPP_D19,  0x0350A381,  0x11132001 ] }
    - !expand { GPIO_TMPL : [ GPP_D20,  0x0550E281,  0x11142001 ] }
    - !expand { GPIO_TMPL : [ GPP_D21,  0x0350A383,  0x11152001 ] }
    - !expand { GPIO_TMPL : [ GPP_D22,  0x0350A383,  0x11162001 ] }
    - !expand { GPIO_TMPL : [ GPP_D23,  0x0350A381,  0x11172001 ] }
    - !expand { GPIO_TMPL : [ GPP_T00,  0x0350A387,  0x81182001 ] }
    - !expand { GPIO_TMPL : [ GPP_T01,  0x0350A387,  0x81192001 ] }
    - !expand { GPIO_TMPL : [ GPP_T02,  0x0350A387,  0x811A2001 ] }
    - !expand { GPIO_TMPL : [ GPP_T03,  0x0350A387,  0x811B2001 ] }




  - $ACTION      :
      page         : PLT
  - PLATFORMID_CFG_DATA :
    - !expand { CFGHDR_TMPL : [ PLATFORMID_CFG_DATA, 0x0F0, 0, 0 ] }
    - PlatformId   :
        name         : Platform ID
        type         : Combo
        option       : >
                       0:Board  0,  1:Board  1,  2:Board  2,  3:Board  3,  4:Board  4,  5:Board  5,  6:Board  6,  7:Board  7,
                       8:Board  8,  9:Board  9, 10:Board 10, 11:Board 11, 12:Board 12, 13:Board 13, 14:Board 14, 15:Board 15,
                       16:Board 16, 17:Board 17, 18:Board 18, 19:Board 19, 20:Board 20, 21:Board 21, 22:Board 22, 23:Board 23,
                       24:Board 24, 25:Board 25, 26:Board 26, 27:Board 27, 28:Board 28, 29:Board 29, 30:Board 30, 31:Board 31
        help         : >
                       Select platform ID
        length       : 0x02
        value        : 0x0000
    - PseRsvd      :
        length       : 0x02
        value        : 0x0000

  - $ACTION      :
      page         : PLT
  - PLAT_NAME_CFG_DATA :
    - !expand { CFGHDR_TMPL : [ PLAT_NAME_CFG_DATA, 0x070, 0, 0 ] }
    - PlatformName :
        name         : Platform Name
        type         : EditText
        help         : >
                       Specify the platform name, a maximum of 8 characters
        length       : 0x8
        value        : ' '



  - $ACTION      :
      page         : GEN
  - GEN_CFG_DATA :
    - !expand { CFGHDR_TMPL : [ GEN_CFG_DATA, 0x010, 0, 0 ] }
    - DebugPrintLevel :
        name         : Debug Print Level
        type         : EditNum, HEX, (0x00000000,0xFFFFFFFF)
        help         : >
                       Specify debug print level
        length       : 0x04
        value        : 0x8000004F
    - PayloadId    :
        name         : Payload ID
        type         : EditText
        help         : >
                       Specify payload ID string. Empty will boot default payload. Otherwise, boot specified payload ID in multi-payload binary.
        length       : 0x04
        value        : ''
    - OsCrashMemorySize :
        name         : OS Crash Memory Size
        type         : Combo
        option       :  0:0MB, 1:4MB, 2:8MB, 3:16MB, 4:32MB, 5:64MB
        help         : >
                       Specify reserved memory size for OS to save OS crash data. The reserved memory address should be same across reset.
        length       : 0x01
        value        : 0
    - EnableCrashMode :
        name         : Enable Crash Mode
        option       : $EN_DIS
        help         : >
                       Enable/Disable Crash Mode. Boot into Crash OS only when crash mode is enabled.
        length       : 0x01
        value        : 0
    - RpmbKeyProvisioning :
        name         : RpmbKeyProvisioning
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or disable Rpmb Key Provisioning
        length       : 0x01
        value        : 0
    - VbtImageId   :
        name         : Platform VBT table
        type         : Combo
        option       : 1:VBT Binary 1, 2:VBT Binary 2
        help         : >
                       Specify image ID for desired VBT binary
        length       : 0x04
        value        : 1
    - $ACTION      :
        page         : OS
    - CurrentBoot  :
        name         : Current Boot Option
        type         : Combo
        option       : 31:AUTO, 0:0, 1:1, 2:2, 3:3, 4:4, 5:5, 6:6, 7:7, 8:8, 9:9, 10:10, 11:11, 10:10, 11:11, 12:12, 13:13, 14:14, 15:15
        help         : >
                       Set the current boot option. It indicates the boot option index (0-15) to be tried first on the boot flow.
                       AUTO allows platform to set current boot option using platform specific policy.
        length       : 0x01
        value        : 0
    - BootToShell :
        name         : Boot to OsLoader shell
        type         : Combo
        option       : $EN_DIS
        help         : >
                       By default OsLoader payload shell is only available in debug build. Enable BootToShell will make OsLoader Payload
                       have same behavior with debug build in the release build.
        length       : 0x01
        value        : 0
    - Dummy        :
        length       : 0x3
        value        : 0x0


  - $ACTION      :
      page         : TCC:PLT:"Intel(R) Time Coordinated Computing (Intel(R) TCC)"
  - $ACTION      :
      page         : TCC
  - TCC_CFG_DATA :
    - !expand { CFGHDR_TMPL : [ TCC_CFG_DATA, 0x320, 0, 0 ] }
    - TccEnable      :
        name         : Intel(R) TCC Mode
        type         : Combo
        option       : 0:Disabled, 1:Enabled
        help         : >
                       Enable/Disable Intel(R) Time Coordinated Computing Mode.
                       When enabled, this will modify system settings to improve real-time performance.
        length       : 0x1
        value        : 0x0
    - TccTuning      :
        name         : Data Streams Optimizer
        type         : Combo
        option       : 0:Disabled, 1:Enabled
        help         : >
                       Enable/Disable Data Streams Optimizer (DSO).
                       Enable will utilize DSO Subregion to tune system. DSO settings supersede Intel(R) TCC Mode settings that overlap between the two.
        length       : 0x1
        value        : 0x0
    - TccSoftSram    :
        name         : Software SRAM
        type         : Combo
        option       : 0:Disabled, 1:Enabled
        help         : >
                       Enable/Disable Software SRAM.
                       Enable will allocate 1 way of LLC; if Cache Configuration subregion is available, it will allocate based on the subregion.
        length       : 0x1
        value        : 0x0
    - TccErrorLog      :
        name         : Error Log
        type         : Combo
        option       : 0:Disabled, 1:Enabled
        help         : >
                       Enable or Disable Error Log. Enable will record errors related to Intel(R) TCC and save them to memory.
        length       : 0x1
        value        : 0x0


  - $ACTION         :
    page              : PLDSEL:GEN:"GPIO Payload Selection"
  - $ACTION         :
    page              : PLDSEL
  - PLDSEL_CFG_DATA :
    - !expand { CFGHDR_TMPL : [ PLDSEL_CFG_DATA, 0x011, 0, 0 ] }
    - PldSelGpio      :
      - $STRUCT         :
        name            : GPIO pin for switching payload
        struct          : PAYLOAD_SEL_GPIO_PIN
        help            : >
                          Specify GPIO PIN number to read and switch payloads
        length          : 0x04
      - PadGroup        :
        name            : Pad Group
        type            : Combo
        option          : >
                          0x0:GROUP_I, 0x1:GROUP_R, 0x2:GROUP_J, 0x5:GROUP_B, 0x6:GROUP_G, 0x7:GROUP_H,
                          0xA:GROUP_A, 0xD:GROUP_S, 0xE:GROUP_E, 0xF:GROUP_K, 0x10:GROUP_F, 0x11:GROUP_D
        help            : >
                          Specify GPIO Pad Group
        condition       : $(COND_PLD_SEL_EN)
        length          : 8bD
        value           : 0
      - PinNumber       :
        name            : Pin Number
        type            : EditNum, DEC, (0,23)
        help            : >
                          Specify GPIO Pin Number (0-23) on the selected Group
        condition       : $(COND_PLD_SEL_EN)
        length          : 8bD
        value           : 0
      - Enable          :
        name            : Enable GPIO Payload Selection when PayloadId is 'AUTO'
        type            : Combo
        option          : $EN_DIS
        help            : >
                          Enable GPIO Payload Selection when PayloadId is 'AUTO'
        length          : 1bD
        value           : 0
      - PinPolarity     :
        name            : Pin Polarity
        type            : Combo
        option          : 0:Active High, 1:Active Low
        help            : >
                          GPIO Pin Polarity to trigger Payload switching
                          When pin polarity matches the value, OS Loader will be used. Otherwise, UEFI Payload is selected.
        condition       : $(COND_PLD_SEL_EN)
        length          : 1bD
        value           : 0
      - Rsvd1           :
        name            : Reserved
        type            : Reserved
        length          : 14bD
        value           : 0


  - $ACTION      :
      page         : OS
  # usb
  - !expand { BOOT_OPTION_TMPL : [ 0 ,   0       ,  0 ,    5   ,   0   ,    0xFF  ,     1 ,     1 , '/boot/sbl_os' ] }
  - !expand { BOOT_OPTION_TMPL : [ 1 ,   0x1F    ,  0 ,    5   ,   0   ,    0     ,     1 ,     1 , '/boot/sbl_rtcm' ] }
  # nvme
  - !expand { BOOT_OPTION_TMPL : [ 2 ,   0       ,  0 ,    6   ,   1   ,    0     ,     1 ,     1 , '/boot/sbl_os' ] }
  - !expand { BOOT_OPTION_TMPL : [ 3 ,   0x1F    ,  0 ,    6   ,   1   ,    0     ,     1 ,     1 , '/boot/sbl_rtcm' ] }
  - !expand { BOOT_OPTION_TMPL : [ 4 ,   0       ,  0 ,    6   ,   0   ,    0     ,     1 ,     1 , '/boot/sbl_os' ] }
  - !expand { BOOT_OPTION_TMPL : [ 5 ,   0x1F    ,  0 ,    6   ,   0   ,    0     ,     1 ,     1 , '/boot/sbl_rtcm' ] }
  # sata
  - !expand { BOOT_OPTION_TMPL : [ 6 ,   0       ,  0 ,    0   ,   0   ,    0xFF  ,     1 ,     1 , '/boot/sbl_os' ] }
  - !expand { BOOT_OPTION_TMPL : [ 7 ,   0x1F    ,  0 ,    0   ,   0   ,    0     ,     1 ,     1 , '/boot/sbl_rtcm' ] }
  # emmc
  - !expand { BOOT_OPTION_TMPL : [ 8,    0       ,  0 ,    2   ,   0   ,    0     ,     1 ,     1 , '/boot/sbl_os' ] }
  - !expand { BOOT_OPTION_TMPL : [ 9,    0x1F    ,  0 ,    2   ,   0   ,    0     ,     1 ,     1 , '/boot/sbl_rtcm' ] }


  - $ACTION      :
      page         : MEM
  - MEMORY_CFG_DATA :
    - !expand { CFGHDR_TMPL : [ MEMORY_CFG_DATA, 0x180, 0, 0 ] }
    - !expand { MEM_TMPL : [ MISC ] }
    - SpdAddressTable :
        name         : Spd Address Table
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF)
        help         : >
                       Specify SPD Address table for CH0D0/CH0D1/CH1D0/CH1D1
        length       : 0x10
        value        : { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 }
    - !expand { SPD_TMPL : [ 0, 0, 0 ,  0x0 ] }
    - !expand { SPD_TMPL : [ 0, 0, 1 ,  0x0 ] }
    - !expand { SPD_TMPL : [ 0, 1, 0 ,  0x0 ] }
    - !expand { SPD_TMPL : [ 0, 1, 1 ,  0x0 ] }
    - !expand { SPD_TMPL : [ 0, 2, 0 ,  0x0 ] }
    - !expand { SPD_TMPL : [ 0, 2, 1 ,  0x0 ] }
    - !expand { SPD_TMPL : [ 0, 3, 0 ,  0x0 ] }
    - !expand { SPD_TMPL : [ 0, 3, 1 ,  0x0 ] }
    - !expand { SPD_TMPL : [ 1, 0, 0 , 1 ] }
    - !expand { SPD_TMPL : [ 1, 0, 1 , 2 ] }
    - !expand { SPD_TMPL : [ 1, 1, 0 ,  0x0 ] }
    - !expand { SPD_TMPL : [ 1, 1, 1 ,  0x0 ] }
    - !expand { SPD_TMPL : [ 1, 2, 0 ,  0x0 ] }
    - !expand { SPD_TMPL : [ 1, 2, 1 ,  0x0 ] }
    - !expand { SPD_TMPL : [ 1, 3, 0 ,  0x0 ] }
    - !expand { SPD_TMPL : [ 1, 3, 1 ,  0x0 ] }
    - DqsMapCpu2DramMc0Ch0 :
        name         : Dqs Map CPU to DRAM MC 0 CH 0
        type         : EditNum, HEX, (0x00,0xFFFF)
        help         : >
                       Set Dqs mapping relationship between CPU and DRAM, Memory controller 0 Channel 0- board-dependentt
        length       : 0x02
        value        : { 0, 1}
    - DqsMapCpu2DramMc0Ch1 :
        name         : Dqs Map CPU to DRAM MC 0 CH 1
        type         : EditNum, HEX, (0x00,0xFFFF)
        help         : >
                       Set Dqs mapping relationship between CPU and DRAM, Memory controller 0 Channel 1- board-dependentt
        length       : 0x02
        value        : { 0, 1}
    - DqsMapCpu2DramMc0Ch2 :
        name         : Dqs Map CPU to DRAM MC 0 CH 2
        type         : EditNum, HEX, (0x00,0xFFFF)
        help         : >
                       Set Dqs mapping relationship between CPU and DRAM, Memory controller 0 Channel 2- board-dependentt
        length       : 0x02
        value        : { 0, 1}
    - DqsMapCpu2DramMc0Ch3 :
        name         : Dqs Map CPU to DRAM MC 0 CH 3
        type         : EditNum, HEX, (0x00,0xFFFF)
        help         : >
                       Set Dqs mapping relationship between CPU and DRAM, Memory controller 0 Channel 3- board-dependentt
        length       : 0x02
        value        : { 0, 1}
    - DqsMapCpu2DramMc1Ch0 :
        name         : Dqs Map CPU to DRAM MC 1 CH 0
        type         : EditNum, HEX, (0x00,0xFFFF)
        help         : >
                       Set Dqs mapping relationship between CPU and DRAM, Memory controller 1 Channel 0- board-dependentt
        length       : 0x02
        value        : { 0, 1}
    - DqsMapCpu2DramMc1Ch1 :
        name         : Dqs Map CPU to DRAM MC 1 CH 1
        type         : EditNum, HEX, (0x00,0xFFFF)
        help         : >
                       Set Dqs mapping relationship between CPU and DRAM, Memory controller 1 Channel 1- board-dependentt
        length       : 0x02
        value        : { 0, 1}
    - DqsMapCpu2DramMc1Ch2 :
        name         : Dqs Map CPU to DRAM MC 1 CH 2
        type         : EditNum, HEX, (0x00,0xFFFF)
        help         : >
                       Set Dqs mapping relationship between CPU and DRAM, Memory controller 1 Channel 2- board-dependentt
        length       : 0x02
        value        : { 0, 1}
    - DqsMapCpu2DramMc1Ch3 :
        name         : Dqs Map CPU to DRAM MC 1 CH 3
        type         : EditNum, HEX, (0x00,0xFFFF)
        help         : >
                       Set Dqs mapping relationship between CPU and DRAM, Memory controller 1 Channel 3- board-dependentt
        length       : 0x02
        value        : { 0, 1}
    - DqMapCpu2DramMc0Ch0 :
        name         : MC0 Dq Byte Map CH0
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF)
        help         : >
                       Memory controller 0 chennel 0 LPDDR4 DQ swizzling between CPU and DRAM
        length       : 0x10
        value        : { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 }
    - DqMapCpu2DramMc0Ch1 :
        name         : MC0 Dq Byte Map CH1
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF)
        help         : >
                       Memory controller 0 chennel 1 LPDDR4 DQ swizzling between CPU and DRAM
        length       : 0x10
        value        : { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 }
    - DqMapCpu2DramMc0Ch2 :
        name         : MC0 Dq Byte Map CH2
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF)
        help         : >
                       Memory controller 0 chennel 2 LPDDR4 DQ swizzling between CPU and DRAM
        length       : 0x10
        value        : { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 }
    - DqMapCpu2DramMc0Ch3 :
        name         : MC0 Dq Byte Map CH3
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF)
        help         : >
                       Memory controller 0 chennel 3 LPDDR4 DQ swizzling between CPU and DRAM
        length       : 0x10
        value        : { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 }
    - DqMapCpu2DramMc1Ch0 :
        name         : MC1 Dq Byte Map CH0
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF)
        help         : >
                       Memory controller 1 chennel 0 LPDDR4 DQ swizzling between CPU and DRAM
        length       : 0x10
        value        : { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 }
    - DqMapCpu2DramMc1Ch1 :
        name         : MC1 Dq Byte Map CH1
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF)
        help         : >
                       Memory controller 1 chennel 1 LPDDR4 DQ swizzling between CPU and DRAM
        length       : 0x10
        value        : { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 }
    - DqMapCpu2DramMc1Ch2 :
        name         : MC1 Dq Byte Map CH2
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF)
        help         : >
                       Memory controller 1 chennel 2 LPDDR4 DQ swizzling between CPU and DRAM
        length       : 0x10
        value        : { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 }
    - DqMapCpu2DramMc1Ch3 :
        name         : MC1 Dq Byte Map CH3
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF)
        help         : >
                       Memory controller 1 chennel 3 LPDDR4 DQ swizzling between CPU and DRAM
        length       : 0x10
        value        : { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 }
    - DqPinsInterleaved :
        name         : Dqs Pins Interleaved Setting
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Indicates DqPinsInterleaved setting- board-dependent
        length       : 0x01
        value        : 0x1
    - RcompResistor :
        name         : RcompResistor settings
        type         : EditNum, HEX, (0x00, 0xFFFF)
        help         : >
                       Indicates  RcompResistor settings- Board-dependent
        length       : 0x02
        value        : 0x0
    - RcompTarget  :
        name         : RcompTarget settings
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFFFFFF)
        help         : >
                       RcompTarget settings- board-dependent
        length       : 0x05
        value        : { 0, 0, 0, 0, 0 }
    - MrcFastBoot  :
        name         : MRC Fast Boot
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enables/Disable the MRC fast path thru the MRC
        length       : 0x01
        value        : 0x1
    - RmtPerTask   :
        name         : Rank Margin Tool per Task
        type         : Combo
        option       : $EN_DIS
        help         : >
                       This option enables the user to execute Rank Margin Tool per major training step in the MRC.
        length       : 0x01
        value        : 0x0
    - MrcSafeConfig :
        name         : MRC Safe Config
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enables/Disable MRC Safe Config
        length       : 0x01
        value        : 0x0
    - ExitOnFailure :
        name         : Exit On Failure (MRC)
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enables/Disable Exit On Failure (MRC)
        length       : 0x01
        value        : 0x01
    - ChHashEnable :
        name         : Ch Hash Support
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable/Disable Channel Hash Support. NOTE- ONLY if Memory interleaved Mode
        length       : 0x01
        value        : 0x01
    - ChHashInterleaveBit :
        name         : Ch Hash Interleaved Bit
        type         : Combo
        option       : 0:BIT6, 1:BIT7, 2:BIT8, 3:BIT9, 4:BIT10, 5:BIT11, 6:BIT12, 7:BIT13
        help         : >
                       Select the BIT to be used for Channel Interleaved mode. NOTE- BIT7 will interlave the channels at a 2 cacheline granularity, BIT8 at 4 and BIT9 at 8
        length       : 0x01
        value        : 0x02
    - ChHashMask   :
        name         : Ch Hash Mask
        type         : EditNum, HEX, (0x0001, 0x3FFF)
        help         : >
                       Set the BIT(s) to be included in the XOR function. NOTE BIT mask corresponds to BITS [19:6}.
        length       : 0x02
        value        : 0x830
    - RemapEnable  :
        name         : Memory Remap
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enables/Disable Memory Remap
        length       : 0x01
        value        : 0x01
    - ScramblerSupport :
        name         : Scrambler Support
        type         : Combo
        option       : $EN_DIS
        help         : >
                       This option enables data scrambling in memory.
        length       : 0x01
        value        : 0x1
    - EnhancedInterleave :
        name         : Enhanced Interleave support
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enables/Disable Enhanced Interleave support
        length       : 0x01
        value        : 0x01
    - RankInterleave :
        name         : Rank Interleave support
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enables/Disable Rank Interleave support. NOTE- RI and HORI can not be enabled at the same time.
        length       : 0x01
        value        : 0x01
    - PlatformMemorySize :
        name         : Minimum Platform Memory Size
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFF)
        help         : >
                       The minimum platform memory size required to pass control to post-memory init
        length       : 0x08
        value        : 0x4000000
    - CpuRatio     :
        name         : CPU ratio value
        type         : EditNum, HEX, (0x00, 0x3F)
        help         : >
                       CPU ratio value. Valid Range 0 to 63
        length       : 0x01
        value        : 0x00
    - BootFrequency :
        name         : Boot frequency
        type         : Combo
        option       : 0:0, 1:1, 2:2
        help         : >
                       Sets the boot frequency starting from reset vector.- 0- Maximum battery performance.- 1- Maximum non-turbo performance.- 2- Turbo performance. @note If Turbo is selected BIOS will start in max non-turbo mode and switch to Turbo mode.
        length       : 0x01
        value        : 0x00
    - ActiveCoreCount :
        name         : Number of active big cores
        type         : Combo
        option       : 0x0:Disable all big cores, 0x1:1, 0x2:2, 0x3:3, 0x4:4, 0x5:5, 0x6:6, 0x7:7, 0x8:8, 0xff:Active all big cores
        help         : >
                       Number of active big cores(Depends on Number of big cores). Default 0xFF means to active all system supported big cores. <b>0xFF- Active all big cores</b>; 0- Disable all big cores; 1- 1; 2- 2; 3- 3;
        length       : 0x0001
        value        : 0xFF
    - FClkFrequency :
        name         : Processor Early Power On Configuration FCLK setting
        type         : Combo
        option       : 0:800 MHz, 1:1 GHz, 2:400 MHz, 3:Reserved
        help         : >
                       0- 800 MHz (ULT/ULX). 1- 1 GHz (DT/Halo). Not supported on ULT/ULX.- 2- 400 MHz. - 3- Reserved
        length       : 0x01
        value        : 0x00
    - TmeEnable    :
        name         : Total Memory Encryption Enable
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Total Memory Encryption enabling
        length       : 0x01
        value        : 0x00
    - TxtDprMemoryBase :
        name         : Txt Dpr Memory Base
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFF)
        help         : >
                       Base Address of Txt Dpr
        length       : 0x08
        value        : 0x0000000000000000
    - TxtDprMemorySize :
        name         : Txt Dpr Memory Size
        type         : EditNum, HEX, (0x00,0xFFFFFFFF)
        help         : >
                       Size of Txt Dpr
        length       : 0x04
        value        : 0x400000
    - SinitMemorySize :
        name         : SinitMemorySize
        type         : EditNum, HEX, (0x0, 0xFFFFFFFF)
        help         : >
                       Enable/Disable. 0- Disable, define default value of SinitMemorySize , 1- enable
        length       : 0x0004
        value        : 0x50000
    - TxtHeapMemorySize :
        name         : TxtHeapMemorySize
        type         : EditNum, HEX, (0x0, 0xFFFFFFFF)
        help         : >
                       Enable/Disable. 0- Disable, define default value of TxtHeapMemorySize , 1- enable
        length       : 0x0004
        value        : 0xf0000
    - ActiveSmallCoreCount :
        name         : Number of active small cores
        type         : Combo
        option       : 0x0:Disable all small cores, 0x1:1, 0x2:2, 0x3:3, 0xff:Active all small cores
        help         : >
                       Number of active small cores(Depends on Number of small cores). Default 0xFF means to active all system supported small cores. <b>0xFF- Active all small cores</b>; 0- Disable all small cores; 1- 1; 2- 2; 3- 3;
        length       : 0x0001
        value        : 0xff
    - BiosSize     :
        name         : BiosSize
        type         : EditNum, HEX, (0x0, 0xFFFF)
        help         : >
                       The size of the BIOS region of the IFWI. Used if FspmUpd->FspmConfig.BiosGuard != 0. If BiosGuard is enabled, MRC will increase the size of the DPR (DMA Protected Range) so that a BIOS Update Script can be stored in the DPR.
        length       : 0x0002
        value        : 0x4000
    - BiosAcmBase  :
        name         : ACM Base
        type         : EditNum, HEX, (0x00,0xFFFFFFFF)
        help         : >
                       Base Address of ACM
        length       : 0x04
        value        : 0xFFFA0000
    - PcieRpEnableMask :
        name         : Enable PCIE RP Mask
        type         : EditNum, HEX, (0x0, 0xFFFFFF)
        help         : >
                       Enable/disable PCIE Root Ports. 0- disable, 1- enable. One bit for each port, bit0 for port1, bit1 for port2, and so on.
        length       : 0x0004
        value        : 0xfffffff
    - PcieClkSrcUsage :
        name         : Usage type for ClkSrc
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF)
        help         : >
                       0-23- PCH rootport, 0x40-0x43- PEG port, 0x70:LAN, 0x80- unspecified but in use (free running), 0xFF- not used
        length       : 0x12
        value        : { 0x41, 0x42, 0x14, 0xFF, 0xFF, 0x70, 0xFF, 0xFF, 0x07, 0x00, 0x40, 0x0C, 0x18, 0x08, 0x04, 0xFF, 0xFF, 0xFF }
    - PcieClkSrcClkReq :
        name         : ClkReq-to-ClkSrc mapping
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF)
        help         : >
                       Number of ClkReq signal assigned to ClkSrc
        length       : 0x12
        value        : { 0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x0A, 0x0B, 0x0C, 0x0D, 0x0E, 0x0F, 0x10, 0x11 }
    - CpuPcieRpEnableMask :
        name         : Enable PCIE RP Mask
        type         : EditNum, HEX, (0x0, 0xFFFFFF)
        help         : >
                       Enable/disable PCIE Root Ports. 0- disable, 1- enable. One bit for each port, bit0 for port1, bit1 for port2, and so on.
        length       : 0x0004
        value        : 0x7
    - CpuPcieRpClockReqMsgEnable :
        name         : Enable ClockReq Messaging
        type         : EditNum, HEX, (0x0, 0xFFFF)
        help         : >
                       ClockReq Messaging. Disabled(0x0)- Disable ClockReq Messaging, Enabled(0x1)(Default)- Enable ClockReq Messaging [ALIAS_NAME RpClockReqMsgEnable]
        length       : 0x0003
        value        : {0x1, 0x1, 0x1}
    - CpuPcieRpPcieSpeed :
        name         : PCIE RP Pcie Speed
        type         : EditNum, HEX, (0x0, 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF)
        help         : >
                       Determines each PCIE Port speed capability. 0- Auto; 1- Gen1; 2- Gen2; 3- Gen3; 4- Gen4 (see- CPU_PCIE_SPEED). [ALIAS_NAME RpPcieThresholdBytes]
        length       : 0x0004
        value        : {0x00, 0x00, 0x00, 0x00}
    - PchHdaEnable :
        name         : Enable Intel HD Audio (Azalia)
        type         : Combo
        option       : 0x1:Enabled, 0x0:Disabled
        help         : >
                       0- Disable, 1- Enable (Default) Azalia controller
        length       : 0x0001
        value        : 0x0
    - PchHdaDspEnable :
        condition    : $(COND_S0IX_DIS)
        name         : Enable HD Audio DSP
        type         : Combo
        option       : 0x1:Enabled, 0x0:Disabled
        help         : >
                       Enable/disable HD Audio DSP feature.
        length       : 0x0001
        value        : 0x00
    - PchHdaAudioLinkHdaEnable :
        condition    : $(COND_S0IX_DIS)
        name         : Enable HD Audio Link
        type         : Combo
        option       : 0x1:Enabled, 0x0:Disabled
        help         : >
                       Enable/disable HD Audio Link. Muxed with SSP0/SSP1/SNDW1.
        length       : 0x0001
        value        : 0x00
    - PchHdaAudioLinkDmicEnable :
        condition    : $(COND_S0IX_DIS)
        name         : Enable HD Audio DMIC_N Link
        type         : EditNum, HEX, (0x0, 0xFFFF)
        help         : >
                       Enable/disable HD Audio DMIC1 link. Muxed with SNDW3.
        length       : 0x0002
        value        : {0x0, 0x0}
    - PchHdaAudioLinkDmicClockSelect :
        name         : HD Audio DMIC Link Clock Select
        type         : EditNum, HEX, (0x0, 0xFFFF)
        option       : 0x0:Both, 0x1:ClkA, 0x2:ClkB
        help         : >
                       Determines DMIC<N> Clock Source. 0- Both, 1- ClkA, 2- ClkB
        length       : 0x0002
        value        : {0x01, 0x01}
    - PchHdaAudioLinkSndwEnable :
        name         : Enable HD Audio SoundWire#N Link
        type         : EditNum, HEX, (0x0, 0xFFFFFFFF)
        help         : >
                       Enable/disable HD Audio SNDW#N link. Muxed with HDA.
        length       : 0x0004
        value        : {0x00, 0x00, 0x00, 0x00}
    - PchHdaIDispLinkTmode :
        name         : iDisp-Link T-mode
        type         : Combo
        option       : 0x0:2T, 0x2:4T, 0x3:8T, 0x4:16T
        help         : >
                       iDisp-Link T-Mode (PCH_HDAUDIO_IDISP_TMODE enum)- 0- 2T, 2- 4T, 3- 8T, 4- 16T
        length       : 0x0001
        value        : 0x3
    - PchHdaIDispLinkFrequency :
        name         : iDisp-Link Frequency
        type         : Combo
        option       : 0x4:96MHz, 0x3:48MHz
        help         : >
                       iDisp-Link Freq (PCH_HDAUDIO_LINK_FREQUENCY enum)- 4- 96MHz, 3- 48MHz.
        length       : 0x0001
        value        : 0x04
    - PchHdaIDispCodecDisconnect :
        name         : iDisplay Audio Codec disconnection
        type         : Combo
        option       : 0x1:Enabled, 0x0:Disabled
        help         : >
                       0- Not disconnected, enumerable, 1- Disconnected SDI, not enumerable.
        length       : 0x0001
        value        : 0x00
    - VtdDisable   :
        name         : Disable VT-d
        type         : Combo
        option       : $EN_DIS
        help         : >
                       0=Enable/FALSE(VT-d enabled), 1=Disable/TRUE (VT-d disabled)
        length       : 0x1
        value        : 0x0
      - VtdIgdEnable :
          name         : Vtd Programming for Igd
          type         : Combo
          option       : 0x1:Enabled, 0x0:Disabled
          help         : >
                         1=Enable/TRUE (Igd VT-d Bar programming enabled), 0=Disable/FLASE (Igd VT-d Bar programming disabled)
          length       : 0x0001
          value        : 0x1
    - X2ApicOptOut :
        name         : State of X2APIC_OPT_OUT bit in the DMAR table
        type         : Combo
        option       : $EN_DIS
        help         : >
                       0=Disable/Clear, 1=Enable/Set
        length       : 0x1
        value        : 0x0
      - DmaBufferSize :
          name         : PMR Size
          type         : EditNum, HEX, (0x0, 0xFFFFFFFF)
          help         : >
                         Size of PMR memory buffer. 0x400000 for normal boot and 0x200000 for S3 boot
          length       : 0x0004
          value        : 0x400000
    - DmaControlGuarantee :
        name         : State of DMA_CONTROL_GUARANTEE bit in the DMAR table
        type         : Combo
        option       : $EN_DIS
        help         : >
                       0=Disable/Clear, 1=Enable/Set
        length       : 0x1
        value        : 0x1
    - MmioSize     :
        name         : MMIO Size
        type         : EditNum, HEX, (0,0xC00)
        help         : >
                       Size of MMIO space reserved for devices. 0=Auto, non-Zero=size in MB
        length       : 0x02
        value        : 0x0
    - MmioSizeAdjustment :
        name         : MMIO size adjustment for AUTO mode
        type         : EditNum, HEX, (0x0, 0xFFFF)
        help         : >
                       Positive number means increasing MMIO size, Negative value means decreasing MMIO size- 0 (Default)=no change to AUTO mode MMIO size
        length       : 0x0002
        value        : 0x308
    - SmbusEnable  :
        name         : Enable SMBus
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable/disable SMBus controller.
        length       : 0x01
        value        : 0x01
    - PchNumRsvdSmbusAddresses :
        name         : Number of RsvdSmbusAddressTable.
        type         : EditNum, HEX, (0x0, 0xFF)
        help         : >
                       The number of elements in the RsvdSmbusAddressTable.
        length       : 0x0001
        value        : 0x04
    - RsvdSmbusAddressTablePtr :
        name         : Point of RsvdSmbusAddressTable
        type         : EditNum, HEX, (0x0, 0xFFFFFFFF)
        help         : >
                       Array of addresses reserved for non-ARP-capable SMBus devices.
        length       : 0x0004
        value        : 0xfffc3ff8
    - RealtimeMemoryTiming :
        name         : Realtime Memory Timing
        type         : Combo
        option       : $EN_DIS
        help         : >
                       When enabled, it will allow the system to perform realtime memory timing changes after MRC_DONE.
        length       : 0x01
        value        : 0x0
    - SaGv         :
        name         : SA GV
        type         : Combo
        option       : 0:Disabled, 1:FixedLow, 2:FixedMid, 3:FixedHigh, 4:Enabled
        help         : >
                       System Agent dynamic frequency support and when enabled memory will be training at two different frequencies. Only effects ULX/ULT CPUs. 0:Disabled, 1:FixedPoint0, 2:FixedPoint1, 3:FixedPoint2, 4:FixedPoint3, 5:Enabled
        length       : 0x01
        value        : 0x00
    - DisPgCloseIdleTimeout :
        name         : Page Close Idle Timeout
        type         : Combo
        option       : 0:Enabled, 1:Disabled
        help         : >
                       This option controls Page Close Idle Timeout
        length       : 0x01
        value        : 0x0
    - PowerDownMode :
        name         : Power Down Mode
        type         : Combo
        option       : 0x0:No Power Down, 0x1:APD, 0x6:PPD DLL OFF, 0xFF:Auto
        help         : >
                       This option controls command bus tristating during idle periods
        length       : 0x01
        value        : 0xFF
    - VmxEnable    :
        name         : Enable or Disable VMX
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable VMX; 0- Disable; <b>1- Enable</b>.
        length       : 0x01
        value        : 0x1
    - WrcFeatureEnable :
        name         : WRC Feature
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable/Disable WRC (Write Cache) feature of IOP. When feature is enabled, supports IO devices allocating onto the ring and into LLC. WRC is fused on by default.
        length       : 0x01
        value        : 0x0
    - HyperThreading :
        name         : Hyper Threading Enable/Disable
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable Hyper Threading; 0- Disable; <b>1- Enable</b>
        length       : 0x01
        value        : 0x01
    - GtClosEnable :
        name         : Enable Gt CLOS
        type         : Combo
        option       : $EN_DIS
        help         : >
                       0(Default)=Disable, 1=Enable
        length       : 0x01
        value        : 0x0
    - IpuLaneUsed  :
        name         : Lane Used of CSI port
        type         : EditNum, HEX, (0x0, 0xFFFF)
        option       : 0x1:x1, 0x2:x2, 0x3:x3, 0x4:x4, 0x8:x8
        help         : >
                       Lane Used of each CSI port
        length       : 0x0008
        value        : {0x04, 0x04, 0x04, 0x04, 0x02, 0x01, 0x04, 0x04}
    - CsiSpeed     :
        name         : Speed of each CSI port
        type         : EditNum, HEX, (0x00,0xFFFF)
        option       : 0x0:Sensor default, 0x1:<416Mbps, 0x2:<1.5Gbps, 0x3:<2Gbps, 0x4:<2.5Gbps, 0x5:<4Gbps, 0x6:>4Gbps
        help         : >
                       Speed of each CSI port
        length       : 0x0008
        value        : {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}
    - DmiMaxLinkSpeed :
        name         : DMI Max Link Speed
        type         : Combo
        option       : 0x0:Auto, 0x1:Gen1, 0x2:Gen2, 0x3:Gen3, 0x4:Gen4
        help         : >
                       Auto (Default)(0x0)- Maximum possible link speed, Gen1(0x1)- Limit Link to Gen1 Speed, Gen2(0x2)- Limit Link to Gen2 Speed, Gen3(0x3):Limit Link to Gen3 Speed, Gen4(0x4):Limit Link to Gen4 Speed
        length       : 0x0001
        value        : 0x04
    - DmiAspm      :
        name         : DMI ASPM Configuration:{Combo
        type         : EditNum, HEX, (0x0, 0xFFFF)
        help         : >
                       Set ASPM Configuration
        length       : 0x0001
        value        : 0x2
    - DmiAspmCtrl  :
        name         : DMI ASPM Control Configuration:{Combo
        type         : EditNum, HEX, (0x0, 0xFFFFFFFF)
        help         : >
                       Set ASPM Control configuration
        length       : 0x0001
        value        : 0x2
    - Gen3EqPhase23Bypass :
        name         : Enable/Disable CPU DMI GEN3 Phase 23 Bypass
        type         : Combo
        option       : 0x1:Enabled, 0x0:Disabled
        help         : >
                       CPU DMI GEN3 Phase 23 Bypass. Disabled(0x0)(Default)- Disable Phase 23 Bypass, Enabled(0x1)- Enable  Phase 23 Bypass
        length       : 0x0001
        value        : 0x0
    - Gen3EqPhase3Bypass :
        name         : Enable/Disable CPU DMI GEN3 Phase 3 Bypass
        type         : Combo
        option       : 0x1:Enabled, 0x0:Disabled
        help         : >
                       CPU DMI GEN3 Phase 3 Bypass. Disabled(0x0)(Default)- Disable Phase 3 Bypass, Enabled(0x1)- Enable  Phase 3 Bypass
        length       : 0x0001
        value        : 0x0
    - DmiGen3Ltcpre :
        name         : DMI Gen3 Transmitter Pre-Cursor Coefficient
        type         : EditNum, HEX, (0x0, 0xFFFFFFFF)
        help         : >
                       Used for programming DMI Gen3 Transmitter Pre-Cursor Coefficient . Range- 0-10, 2 is default for each lane
        length       : 0x0008
        value        : {0x2,0x2,0x2,0x2,0x2,0x2,0x2,0x2}
    - DmiGen3DsPortRxPreset :
        name         : DMI Gen3 Root port preset Rx values per lane
        type         : EditNum, HEX, (0x0, 0xFFFFFFFF)
        help         : >
                       Used for programming DMI Gen3 preset values per lane. Range- 0-10, 1 is default for each lane
        length       : 0x0008
        value        : {0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01}
    - DmiGen3DsPortTxPreset :
        name         : DMI Gen3 Root port preset Tx values per lane
        type         : EditNum, HEX, (0x0, 0xFFFFFFFF)
        help         : >
                       Used for programming DMI Gen3 preset values per lane. Range- 0-10, 7 is default for each lane
        length       : 0x0008
        value        : {0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07}
    - DmiGen3RootPortPreset :
        name         : DMI Gen3 Root port preset values per lane
        type         : EditNum, HEX, (0x00, 0xFFFFFFFFFFFFFFFF)
        help         : >
                       Used for programming DMI Gen3 preset values per lane. Range- 0-9, 8 is default for each lane
        length       : 0x8
        value        : {0x4, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4}
    - DmiGen3EndPointPreset :
        name         : DMI Gen3 End port preset values per lane
        type         : EditNum, HEX, (0x00, 0xFFFFFFFFFFFFFFFF)
        help         : >
                       Used for programming DMI Gen3 preset values per lane. Range- 0-9, 7 is default for each lane
        length       : 0x8
        value        : {0x7, 0x7, 0x7, 0x7, 0x7, 0x7, 0x7, 0x7}
    - DmiGen3EndPointHint :
        name         : DMI Gen3 End port Hint values per lane
        type         : EditNum, HEX, (0x00, 0xFFFFFFFFFFFFFFFF)
        help         : >
                       Used for programming DMI Gen3 Hint values per lane. Range- 0-6, 2 is default for each lane
        length       : 0x8
        value        : {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2}
     - CpuDmiHwEqGen3CoeffListCm :
          name         : PCIE Hw Eq Gen3 CoeffList Cm
          type         : EditNum, HEX, (0x0, 0xFFFFFFFFFF)
          help         : >
                         CPU_PCIE_EQ_PARAM. Coefficient C-1.
          length       : 0x0008
          value        : {0x00, 0x00, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01}
     - CpuDmiHwEqGen3CoeffListCp :
          name         : PCIE Hw Eq Gen3 CoeffList Cp
          type         : EditNum, HEX, (0x0, 0xFFFFFFFFFF)
          help         : >
                         CPU_PCIE_EQ_PARAM. Coefficient C+1.
          length       : 0x0008
          value        : {0x00, 0x00, 0x01, 0x01, 0x01, 0x00, 0x00, 0x00}
     - CpuDmiHwEqGen4CoeffListCm :
          name         : DMI Hw Eq Gen4 CoeffList Cm
          type         : EditNum, HEX, (0x0, 0xFFFFFFFFFF)
          help         : >
                         CPU_PCIE_EQ_PARAM. Coefficient C-1.
          length       : 0x0008
          value        : {0x00, 0x0E, 0x0A, 0x00, 0x00, 0x00, 0x00, 0x00}
     - CpuDmiHwEqGen4CoeffListCp :
          name         : DMI Hw Eq Gen4 CoeffList Cp
          type         : EditNum, HEX, (0x0, 0xFFFFFFFFFF)
          help         : >
                         CPU_PCIE_EQ_PARAM. Coefficient C+1.
          length       : 0x0008
          value        : {0x00, 0x07, 0x06, 0x00, 0x00, 0x00, 0x00, 0x00}
     - PchDmiHwEqGen3CoeffListCm :
          name         : DMI Hw Eq Gen3 CoeffList Cm
          type         : EditNum, HEX, (0x0, 0xFFFFFFFFFF)
          help         : >
                         PCH_DMI_EQ_PARAM. Coefficient C-1.
          length       : 0x0008
          value        : {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}
     - PchDmiHwEqGen3CoeffListCp :
          name         : DMI Hw Eq Gen3 CoeffList Cp
          type         : EditNum, HEX, (0x0, 0xFFFFFFFFFF)
          help         : >
                         PCH_DMI_EQ_PARAM. Coefficient C+1.
          length       : 0x0008
          value        : {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}
    - Gen3LtcoEnable :
        name         : Enable/Disable CPU DMI Gen3 EQ Local Transmitter Coefficient Override Enable
        type         : Combo
        option       : 0x1:Enabled, 0x0:Disabled
        help         : >
                       Program Gen3 EQ Local Transmitter Coefficient Override. Disabled(0x0)(Default)- Disable Local Transmitter Coefficient Override, Enabled(0x1)- Enable  Local Transmitter Coefficient Override
        length       : 0x0001
        value        : 0x0
    - TcssItbtPcie0En :
        condition    : $(COND_S0IX_DIS)
        name         : TCSS Thunderbolt PCIE Root Port 0 Enable
        type         : Combo
        option       : 0x1:Enabled, 0x0:Disabled
        help         : >
                       Set TCSS Thunderbolt PCIE Root Port 0. 0:Disabled  1:Enabled
        length       : 0x0001
        value        : 0x0
    - TcssItbtPcie1En :
        condition    : $(COND_S0IX_DIS)
        name         : TCSS Thunderbolt PCIE Root Port 1 Enable
        type         : Combo
        option       : 0x1:Enabled, 0x0:Disabled
        help         : >
                       Set TCSS Thunderbolt PCIE Root Port 1. 0:Disabled  1:Enabled
        length       : 0x0001
        value        : 0x0
    - TcssItbtPcie2En :
        condition    : $(COND_S0IX_DIS)
        name         : TCSS Thunderbolt PCIE Root Port 2 Enable
        type         : Combo
        option       : 0x1:Enabled, 0x0:Disabled
        help         : >
                       Set TCSS Thunderbolt PCIE Root Port 2. 0:Disabled  1:Enabled
        length       : 0x0001
        value        : 0x0
    - TcssItbtPcie3En :
        condition    : $(COND_S0IX_DIS)
        name         : TCSS Thunderbolt PCIE Root Port 3 Enable
        type         : Combo
        option       : 0x1:Enabled, 0x0:Disabled
        help         : >
                       Set TCSS Thunderbolt PCIE Root Port 3. 0:Disabled  1:Enabled
        length       : 0x0001
        value        : 0x0
    - TcssXhciEn   :
        name         : TCSS USB HOST (xHCI) Enable
        type         : Combo
        option       : 0x1:Enabled, 0x0:Disabled
        help         : >
                       Set TCSS XHCI. 0:Disabled  1:Enabled - Must be enabled if xDCI is enabled below
        length       : 0x0001
        value        : 0x0
    - TcssDma0En   :
        condition    : $(COND_S0IX_DIS)
        name         : TCSS DMA0 Enable
        type         : Combo
        option       : 0x1:Enabled, 0x0:Disabled
        help         : >
                       Set TCSS DMA0. 0:Disabled  1:Enabled
        length       : 0x0001
        value        : 0x0
    - TcssDma1En   :
        condition    : $(COND_S0IX_DIS)
        name         : TCSS DMA1 Enable
        type         : Combo
        option       : 0x1:Enabled, 0x0:Disabled
        help         : >
                       Set TCSS DMA1. 0:Disabled  1:Enabled
        length       : 0x0001
        value        : 0x0
    - UsbTcPortEnPreMem :
        name         : TCSS USB Port Enable
        type         : EditNum, HEX, (0x0,0x003F)
        help         : >
                       Bitmap for per port enabling
        length       : 0x01
        value        : 0x0
    - TsegSize     :
        name         : Tseg Size
        type         : Combo
        option       : 0x0400000:4MB, 0x00800000:8MB, 0x01000000:16MB
        help         : >
                       Size of SMRAM memory reserved. 0x400000 for Release build and 0x1000000 for Debug build
        length       : 0x04
        value        : 0x01000000
    - UserBd       :
        name         : Board Type
        type         : Combo
        option       : 0:Mobile/Mobile Halo, 1:Desktop/DT Halo, 5:ULT/ULX/Mobile Halo, 7:UP Server
        help         : >
                       MrcBoardType, Options are 0=Mobile/Mobile Halo, 1=Desktop/DT Halo, 5=ULT/ULX/Mobile Halo, 7=UP Server
        length       : 0x01
        value        : 0x1
    - EnableC6Dram :
        name         : C6DRAM power gating feature
        type         : Combo
        option       : $EN_DIS
        help         : >
                       This policy indicates whether or not BIOS should allocate PRMRR memory for C6DRAM power gating feature.- 0- Don't allocate any PRMRR memory for C6DRAM power gating feature.- 1- Allocate PRMRR memory for C6DRAM power gating feature.
        length       : 0x01
        value        : 0x01
    - CpuTraceHubMode :
        name         : CPU Trace Hub Mode
        type         : Combo
        option       : 0:Disable, 1:Target Debugger Mode, 2:Host Debugger Mode
        help         : >
                       Select 'Host Debugger' if Trace Hub is used with host debugger tool or 'Target Debugger' if Trace Hub is used by target debugger software or 'Disable' trace hub functionality.
        length       : 0x01
        value        : 0x2
    - CpuTraceHubMemReg0Size :
        name         : CPU Trace Hub Memory Region 0
        type         : Combo
        option       : 0:0, 1:1MB, 2:8MB, 3:64MB, 4:128MB, 5:256MB, 6:512MB
        help         : >
                       CPU Trace Hub Memory Region 0, The avaliable memory size is - 0MB, 1MB, 8MB, 64MB, 128MB, 256MB, 512MB. Note - Limitation of total buffer size (CPU + PCH) is 512MB.
        length       : 0x01
        value        : 0x02
    - CpuTraceHubMemReg1Size :
        name         : CPU Trace Hub Memory Region 1
        type         : Combo
        option       : 0:0, 1:1MB, 2:8MB, 3:64MB, 4:128MB, 5:256MB, 6:512MB
        help         : >
                       CPU Trace Hub Memory Region 1. The avaliable memory size is - 0MB, 1MB, 8MB, 64MB, 128MB, 256MB, 512MB. Note - Limitation of total buffer size (CPU + PCH) is 512MB.
        length       : 0x01
        value        : 0x02
    - PchTraceHubMode :
        name         : PCH Trace Hub Mode
        type         : Combo
        option       : 0:Disable, 1:Target Debugger Mode, 2:Host Debugger Mode
        help         : >
                       Select 'Host Debugger' if Trace Hub is used with host debugger tool or 'Target Debugger' if Trace Hub is used by target debugger software or 'Disable' trace hub functionality.
        length       : 0x01
        value        : 0x2
    - PchTraceHubMemReg0Size :
        name         : PCH Trace Hub Memory Region 0 buffer Size
        type         : Combo
        option       : 0:0, 1:1MB, 2:8MB, 3:64MB, 4:128MB, 5:256MB, 6:512MB
        help         : >
                       Specify size of Pch trace memory region 0 buffer, the size can be 0, 1MB, 8MB, 64MB, 128MB, 256MB, 512MB. Note - Limitation of total buffer size (PCH + CPU) is 512MB.
        length       : 0x01
        value        : 0x02
    - PchTraceHubMemReg1Size :
        name         : PCH Trace Hub Memory Region 1 buffer Size
        type         : Combo
        option       : 0:0, 1:1MB, 2:8MB, 3:64MB, 4:128MB, 5:256MB, 6:512MB
        help         : >
                       Specify size of Pch trace memory region 1 buffer, the size can be 0, 1MB, 8MB, 64MB, 128MB, 256MB, 512MB. Note - Limitation of total buffer size (PCH + CPU) is 512MB.
        length       : 0x01
        value        : 0x02
    - PlatformDebugConsent :
        name         : Platform Debug Consent
        type         : Combo
        option       : 0:Disabled, 1:Enabled (DCI OOB+[DbC]), 2:Enabled (DCI OOB), 3:Enabled (USB3 DbC), 4:Enabled (XDP/MIPI60), 5:Enabled (USB2 DbC), 6:Enable (2-wire DCI OOB), 7:Manual
        help         : >
                       To 'opt-in' for debug, please select 'Enabled' with the desired debug probe type. Enabling this BIOS option may alter the default value of other debug-related BIOS options.\Manual- Do not use Platform Debug Consent to override other debug-relevant policies, but the user must set each debug option manually, aimed at advanced users.\nNote- DCI OOB (aka BSSB) uses CCA probe;[DCI OOB+DbC] and [USB2 DbC] have the same setting.
        length       : 0x01
        value        : 0x0
    - Ddr4OneDpc :
        name         : Platform Debug Consent
        type         : Combo
        option       : 0: Disabled, 1: Enabled on DIMM0 only, 2: Enabled on DIMM1 only, 3: Enabled
        help         : >
                       DDR4 1DPC performance feature for 2R DIMMs. Can be enabled on DIMM0 or DIMM1 only, or on both (default)
        length       : 0x01
        value        : 0x3
    - FirstDimmBitMaskEcc :
        name         : First ECC Dimm BitMask
        type         : EditNum, HEX, (0x00, 0x0F)
        option       : 0: Disabled, 1: Enabled on DIMM0 only, 2: Enabled on DIMM1 only, 3: Enabled
        help         : >
                       Defines which ECC DIMM should be populated first on a 2DPC board. Bit0: MC0 DIMM0, Bit1: MC0 DIMM1, Bit2: MC1 DIMM0, Bit3: MC1 DIMM1. For each MC, the first DIMM to be populated should be set to '1'
        length       : 0x01
        value        : 0x0
    - WRDS :
        name         : Write DS Training
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable/Disable Write DS Training
        length       : 0x01
        value        : 0x1
    - DciEn        :
        name         : DCI Enable
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Determine if to enable DCI debug from host
        length       : 0x01
        value        : 0x1
    - SkipExtGfxScan :
          name         : Skip external display device scanning
          type         : Combo
          option       : 0x1:Enabled, 0x0:Disabled
          help         : >
                         Enable- Do not scan for external display device, Disable (Default)- Scan external display devices
          length       : 0x0001
          value        : 0x0
    - LockPTMregs  :
          name         : Lock PCU Thermal Management registers
          type         : Combo
          option       : 0x1:Enabled, 0x0:Disabled
          help         : >
                         Lock PCU Thermal Management registers. Enable(Default)=1, Disable=0
          length       : 0x0001
          value        : 0x0
    - PrmrrSize    :
        name         : PRMRR Size
        type         : EditNum, HEX, (0x00,0xFFFFFFFF)
        help         : >
                       Enable/Disable. 0: Disable, define default value of PrmrrSize , 1: enable. Supported values: 32MB: 0x2000000, 64MB: 0x4000000, 128 MB: 0x8000000, 256 MB: 0x10000000, 512 MB: 0x20000000
        length       : 0x04
        value        : 0x00000000
    - Lp5BankMode :
        name         : LP5 Bank Mode
        type         : Combo
        option       : 0: Auto, 1: 8 Bank Mode, 2: 16 Bank Mode, 3: BG Mode
        help         : >
                       LP5 Bank Mode
        length       : 0x01
        value        : 0x0
    - Ibecc        :
        name         : Ibecc
        type         : Combo
        option       : $EN_DIS
        help         : >
                       In-Band ECC Support
        length       : 0x01
        value        : 0x00
    - IbeccOperationMode :
        condition    : $MEMORY_CFG_DATA.Ibecc != 0
        name         : IbeccOperationMode
        type         : Combo
        option       : 0:Protect base on address range, 1:Non-protected, 2:All protected
        help         : >
                       In-Band ECC Operation Mode
        length       : 0x01
        value        : 0x02
    - IbeccProtectedRegionEnable :
        condition    : $MEMORY_CFG_DATA.Ibecc != 0
        name         : IbeccProtectedRegionEnable
        type         : Combo
        option       : $EN_DIS
        help         : >
                       In-Band ECC Protected Region Enable
        length       : 0x8
        value        : { 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 }
    - IbeccProtectedRegionBase :
        condition    : $MEMORY_CFG_DATA.Ibecc != 0
        name         : IbeccProtectedRegionBases
        type         : EditNum, HEX, (0x00000000,0x03FFFFFF)
        struct       : UINT32
        help         : >
                       IBECC Protected Region Bases
        length       : 0x20
        value        : {0:0D,  0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 }
    - IbeccProtectedRegionMask :
        condition    : $MEMORY_CFG_DATA.Ibecc != 0
        name         : IbeccProtectedRegionMasks
        type         : EditNum, HEX, (0x00000000,0x03FFFFFF)
        struct       : UINT32
        help         : >
                       IBECC Protected Region Masks. Max value this can have is 0x03FFFFFF
        length       : 0x20
        value        : {0:0D,  0x03FFFFE0, 0x03FFFFE0, 0x03FFFFE0, 0x03FFFFE0, 0x03FFFFE0, 0x03FFFFE0, 0x03FFFFE0, 0x03FFFFE0 }
    - WdtDisableAndLock          :
        name         : Disable and Lock Watch Dog Register
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Set 1 to clear WDT status, then disable and lock WDT registers.
        length       : 0x01
        value        : 0x00
    - !expand { MEM_TMPL : [ Training ] }
    - RMT          :
        name         : Rank Margin Tool
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable/disable Rank Margin Tool.
        length       : 0x01
        value        : 0x00
    - BdatEnable   :
        name         : Generate BIOS Data ACPI Table
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable- Generate BDAT for MRC RMT or SA PCIe data. Disable (Default)- Do not generate it
        length       : 0x01
        value        : 0x1
    - BdatTestType :
        name         : BdatTestType
        type         : Combo
        option       : 0:Rank Margin Tool, 1:Margin2D
        help         : >
                       Indicates the type of Memory Training data to populate into the BDAT ACPI table.
        length       : 0x1
        value        : 0x00
    - RMC          :
        name         : Retrain Margin Check
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enables/Disable Retrain Margin Check
        length       : 0x01
        value        : 0x00
    - MEMTST       :
        name         : Memory Test
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enables/Disable Memory Test
        length       : 0x01
        value        : 0x00
    - ECT          :
        name         : Early Command Training
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enables/Disable Early Command Training
        length       : 0x01
        value        : 0x01
    - I2cPostCode    :
        name         : Enable/Disable I2C Postcode
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable:Postcode via I2C, Disable: Postcode via Port80
        length       : 0x01
        value        : 0x00
    - DisableStarv2medPrioOnNewReq :
        name       : Enable/Disable MC Starv2Med Priority on New Request
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable: MC Starv2Med Priority, Disable: MC Starv2Med Priority
        length       : 0x01
        value        : 0x00
    - Dummy        :
        length      : 0x01
        value       : 0x00


  - $ACTION      :
      page         : MEM_SPD:MEM:"MEM SPD"
  - $ACTION      :
      page         : MEM_SPD
  - MEM_SPD0_CFG_DATA :
    - !expand { CFGHDR_TMPL : [ MEM_SPD0_CFG_DATA, 0x8F0, 0, 0 ] }
    - MemorySpdPtr0 :
        name         : Memory SPD Data 0
        type         : Table
        option       : >
                       0:1:HEX, 1:1:HEX, 2:1:HEX, 3:1:HEX, 4:1:HEX, 5:1:HEX, 6:1:HEX, 7:1:HEX,
                       8:1:HEX, 9:1:HEX, A:1:HEX, B:1:HEX, C:1:HEX, D:1:HEX, E:1:HEX, F:1:HEX
        help         : >
                       Pointer to SPD data in Memory
        length       : 0x200
        value        : { 0x23, 0x11, 0x0c, 0x02, 0x85, 0x21, 0x00, 0x08, 0x00, 0x60, 0x00, 0x03, 0x01, 0x03, 0x00, 0x00, 0x00, 0x00, 0x05, 0x0d, 0xf8, 0xff, 0x2b, 0x00, 0x6e, 0x6e, 0x6e, 0x11, 0x00, 0x6e, 0xf0, 0x0a, 0x20, 0x08, 0x00, 0x05, 0x00, 0xa8, 0x14, 0x28, 0x28, 0x00, 0x78, 0x00, 0x14, 0x3c, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x16, 0x36, 0x16, 0x36, 0x16, 0x36, 0x16, 0x36, 0x00, 0x00, 0x16, 0x36, 0x16, 0x36, 0x16, 0x36, 0x16, 0x36, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x9c, 0x00, 0x00, 0x00, 0x00, 0x00, 0xe7, 0x00, 0x69, 0x9a, 0x11, 0x01, 0x40, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xd8, 0x53, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80, 0x2c, 0x0f, 0x19, 0x47, 0x25, 0x10, 0xaf, 0x9f, 0x38, 0x41, 0x54, 0x46, 0x31, 0x47, 0x36, 0x34, 0x41, 0x5a, 0x2d, 0x33, 0x47, 0x32, 0x45, 0x31, 0x20, 0x20, 0x20, 0x20, 0x31, 0x80, 0x2c, 0x45, 0x44, 0x50, 0x41, 0x4e, 0x46, 0x45, 0x58, 0x30, 0x30, 0x31, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }

  - MEM_SPD1_CFG_DATA :
    - !expand { CFGHDR_TMPL : [ MEM_SPD1_CFG_DATA, 0x8F1, 0, 0 ] }
    - MemorySpdPtr1 :
        name         : Memory SPD Data 1
        type         : Table
        option       : >
                       0:1:HEX, 1:1:HEX, 2:1:HEX, 3:1:HEX, 4:1:HEX, 5:1:HEX, 6:1:HEX, 7:1:HEX,
                       8:1:HEX, 9:1:HEX, A:1:HEX, B:1:HEX, C:1:HEX, D:1:HEX, E:1:HEX, F:1:HEX
        help         : >
                       Pointer to SPD data in Memory
        length       : 0x200
        value        : { 0x23, 0x11, 0x0c, 0x02, 0x85, 0x21, 0x00, 0x08, 0x00, 0x60, 0x00, 0x03, 0x01, 0x03, 0x00, 0x00, 0x00, 0x00, 0x05, 0x0d, 0xf8, 0xff, 0x2b, 0x00, 0x6e, 0x6e, 0x6e, 0x11, 0x00, 0x6e, 0xf0, 0x0a, 0x20, 0x08, 0x00, 0x05, 0x00, 0xa8, 0x14, 0x28, 0x28, 0x00, 0x78, 0x00, 0x14, 0x3c, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x16, 0x36, 0x16, 0x36, 0x16, 0x36, 0x16, 0x36, 0x00, 0x00, 0x16, 0x36, 0x16, 0x36, 0x16, 0x36, 0x16, 0x36, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x9c, 0x00, 0x00, 0x00, 0x00, 0x00, 0xe7, 0x00, 0x69, 0x9a, 0x11, 0x01, 0x40, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xd8, 0x53, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80, 0x2c, 0x0f, 0x19, 0x47, 0x25, 0x10, 0xbd, 0xef, 0x38, 0x41, 0x54, 0x46, 0x31, 0x47, 0x36, 0x34, 0x41, 0x5a, 0x2d, 0x33, 0x47, 0x32, 0x45, 0x31, 0x20, 0x20, 0x20, 0x20, 0x31, 0x80, 0x2c, 0x45, 0x44, 0x50, 0x41, 0x4e, 0x46, 0x45, 0x58, 0x30, 0x30, 0x31, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }

  - MEM_SPD2_CFG_DATA :
    - !expand { CFGHDR_TMPL : [ MEM_SPD2_CFG_DATA, 0x8F2, 0, 0 ] }
    - MemorySpdPtr2 :
        name         : Memory SPD Data 2
        type         : Table
        option       : >
                       0:1:HEX, 1:1:HEX, 2:1:HEX, 3:1:HEX, 4:1:HEX, 5:1:HEX, 6:1:HEX, 7:1:HEX,
                       8:1:HEX, 9:1:HEX, A:1:HEX, B:1:HEX, C:1:HEX, D:1:HEX, E:1:HEX, F:1:HEX
        help         : >
                       Pointer to SPD data in Memory
        length       : 0x200
        value        : { 0x30, 0x08, 0x12, 0x03, 0x04, 0x00, 0x40, 0x42, 0x00, 0x00, 0x00, 0x00, 0x60, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xa1, 0x01, 0xe8, 0x03, 0x72, 0x15, 0x00, 0x00, 0x00, 0x00, 0x1e, 0x41, 0x1e, 0x41, 0x1e, 0x41, 0x00, 0x7d, 0x1e, 0xbe, 0x30, 0x75, 0x27, 0x01, 0xa0, 0x00, 0x82, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x47, 0xae, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x08, 0x00, 0xc2, 0xc4, 0x80, 0x00, 0x80, 0xb3, 0x80, 0x11, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80, 0xb3, 0x80, 0x11, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0f, 0x10, 0x00, 0x01, 0x01, 0x22, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x9c, 0xad, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }

  - MEM_SPD3_CFG_DATA :
    - !expand { CFGHDR_TMPL : [ MEM_SPD3_CFG_DATA, 0x8F3, 0, 0 ] }
    - MemorySpdPtr3 :
        name         : Memory SPD Data 3
        type         : Table
        option       : >
                       0:1:HEX, 1:1:HEX, 2:1:HEX, 3:1:HEX, 4:1:HEX, 5:1:HEX, 6:1:HEX, 7:1:HEX,
                       8:1:HEX, 9:1:HEX, A:1:HEX, B:1:HEX, C:1:HEX, D:1:HEX, E:1:HEX, F:1:HEX
        help         : >
                       Pointer to SPD data in Memory
        length       : 0x200
        value        : { 0x23, 0x10, 0x13, 0x0e, 0x15, 0x1a, 0x95, 0x08, 0x00, 0x40, 0x00, 0x00, 0x02, 0x01, 0x00, 0x00, 0x48, 0x00, 0x0a, 0xff, 0x92, 0x55, 0x05, 0x00, 0xaa, 0x00, 0x98, 0xa8, 0x90, 0x90, 0x06, 0xc0, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x7f, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x20, 0x00, 0x00, 0x00, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }

  - MEM_SPD4_CFG_DATA :
    - !expand { CFGHDR_TMPL : [ MEM_SPD4_CFG_DATA, 0x8F4, 0, 0 ] }
    - MemorySpdPtr4 :
        name         : Memory SPD Data 4
        type         : Table
        option       : >
                       0:1:HEX, 1:1:HEX, 2:1:HEX, 3:1:HEX, 4:1:HEX, 5:1:HEX, 6:1:HEX, 7:1:HEX,
                       8:1:HEX, 9:1:HEX, A:1:HEX, B:1:HEX, C:1:HEX, D:1:HEX, E:1:HEX, F:1:HEX
        help         : >
                       Pointer to SPD data in Memory
        length       : 0x200
        value        : { 0x23, 0x11, 0x11, 0x0e, 0x15, 0x21, 0xb5, 0x08, 0x00, 0x40, 0x00, 0x00, 0x0a, 0x01, 0x00, 0x00, 0x48, 0x00, 0x04, 0xff, 0x92, 0x54, 0x05, 0x00, 0x8c, 0x00, 0x90, 0xa8, 0x90, 0xc0, 0x08, 0x60, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x7f, 0xe1, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x55, 0x00, 0x00, 0x00, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }

  - MEM_SPD5_CFG_DATA :
    - !expand { CFGHDR_TMPL : [ MEM_SPD5_CFG_DATA, 0x8F5, 0, 0 ] }
    - MemorySpdPtr5 :
        name         : Memory SPD Data 5
        type         : Table
        option       : >
                       0:1:HEX, 1:1:HEX, 2:1:HEX, 3:1:HEX, 4:1:HEX, 5:1:HEX, 6:1:HEX, 7:1:HEX,
                       8:1:HEX, 9:1:HEX, A:1:HEX, B:1:HEX, C:1:HEX, D:1:HEX, E:1:HEX, F:1:HEX
        help         : >
                       Pointer to SPD data in Memory
        length       : 0x200
        value        : { 0x30, 0x08, 0x12, 0x03, 0x04, 0x00, 0x40, 0x42, 0x00, 0x00, 0x00, 0x00, 0x60, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xa1, 0x01, 0xe8, 0x03, 0x72, 0x15, 0x00, 0x00, 0x00, 0x00, 0x1e, 0x41, 0x1e, 0x41, 0x1e, 0x41, 0x00, 0x7d, 0x1e, 0xbe, 0x30, 0x75, 0x27, 0x01, 0xa0, 0x00, 0x82, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x47, 0xae, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x08, 0x00, 0xc2, 0xc4, 0x80, 0x00, 0x80, 0xb3, 0x80, 0x11, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80, 0xb3, 0x80, 0x11, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0f, 0x10, 0x00, 0x01, 0x01, 0x22, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x9c, 0xad, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }

  - MEM_SPD6_CFG_DATA :
    - !expand { CFGHDR_TMPL : [ MEM_SPD6_CFG_DATA, 0x8F6, 0, 0 ] }
    - MemorySpdPtr6 :
        name         : Memory SPD Data 6
        type         : Table
        option       : >
                       0:1:HEX, 1:1:HEX, 2:1:HEX, 3:1:HEX, 4:1:HEX, 5:1:HEX, 6:1:HEX, 7:1:HEX,
                       8:1:HEX, 9:1:HEX, A:1:HEX, B:1:HEX, C:1:HEX, D:1:HEX, E:1:HEX, F:1:HEX
        help         : >
                       Pointer to SPD data in Memory
        length       : 0x200
        value        : { 0x30, 0x08, 0x12, 0x03, 0x04, 0x00, 0x40, 0x42, 0x00, 0x00, 0x00, 0x00, 0x60, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xa1, 0x01, 0xe8, 0x03, 0x72, 0x15, 0x00, 0x00, 0x00, 0x00, 0x1e, 0x41, 0x1e, 0x41, 0x1e, 0x41, 0x00, 0x7d, 0x1e, 0xbe, 0x30, 0x75, 0x27, 0x01, 0xa0, 0x00, 0x82, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x47, 0xae, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x08, 0x00, 0xc2, 0xc4, 0x80, 0x00, 0x80, 0xb3, 0x80, 0x11, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80, 0xb3, 0x80, 0x11, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0f, 0x10, 0x00, 0x01, 0x01, 0x22, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x9c, 0xad, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }

  - MEM_SPD7_CFG_DATA :
    - !expand { CFGHDR_TMPL : [ MEM_SPD7_CFG_DATA, 0x8F7, 0, 0 ] }
    - MemorySpdPtr7 :
        name         : Memory SPD Data 7
        type         : Table
        option       : >
                       0:1:HEX, 1:1:HEX, 2:1:HEX, 3:1:HEX, 4:1:HEX, 5:1:HEX, 6:1:HEX, 7:1:HEX,
                       8:1:HEX, 9:1:HEX, A:1:HEX, B:1:HEX, C:1:HEX, D:1:HEX, E:1:HEX, F:1:HEX
        help         : >
                       Pointer to SPD data in Memory
        length       : 0x200
        value        : { 0x23, 0x10, 0x13, 0x0e, 0x15, 0x1a, 0xb5, 0x08, 0x00, 0x40, 0x00, 0x00, 0x0a, 0x01, 0x00, 0x00, 0x48, 0x00, 0x0a, 0xff, 0x92, 0x55, 0x05, 0x00, 0xaa, 0x00, 0x90, 0xa8, 0x90, 0x90, 0x06, 0xc0, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x7f, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x20, 0x00, 0x00, 0x00, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }


  - $ACTION      :
      page         : DYN
  - DYNAMIC_CFG_DATA :
    - !expand { CFGHDR_TMPL : [ DYNAMIC_CFG_DATA, 0x600, 0, 0 ] }
    - MrcTrainingEnforcement :
        name         : MRC Training Enforcement
        type         : Combo
        option       : $EN_DIS
        help         : >
                       When enabled, it enforces memory training even if consistent memory parameters are available
        length       : 0x01
        value        : 0x0
    - Dummy        :
        length       : 0x03
        value        : 0x0



  - $ACTION      :
      page         : SIL
  - SILICON_CFG_DATA :
    - !expand { CFGHDR_TMPL : [ SILICON_CFG_DATA, 0x200, 0, 0 ] }
    - InterruptRemappingSupport :
        name         : InterruptRemappingSupport
        type         : Combo
        option       : $EN_DIS
        help         : >
                       InterruptRemappingSupport
        length       : 0x01
        value        : 0x1
    - PchTsnEnable :
        name         : Enable PCH TSN
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable/disable TSN on the PCH.
        length       : 0x01
        value        : 0x0
    - PchTsnLinkSpeed :
        name         : TSN Link Speed
        type         : Combo
        option       :   0: Reserved, 1: Reserved, 2: 38.4Mhz 2.5Gbps, 3: 38.4Mhz 1Gbps
        help         : >
                       Set TSN Link Speed. Only applicable for ADLN
        length       : 0x01
        value        : 0x03
    - PchTsnMultiVcEnable :
        name         : Enable TSN Multi-VC
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable/disable Multi Virtual Channels(VC) in TSN.
        length       : 0x01
        value        : 0x0
    - EnableItbm   :
        condition    : $(COND_S0IX_DIS)
        name         : Intel Turbo Boost Max Technology 3.0
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Intel Turbo Boost Max Technology 3.0. 0- Disabled; <b>1- Enabled</b>
        length       : 0x01
        value        : 0x00
    - AcSplitLock  :
        name         : AC Split Lock
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable/Disable #AC check on split lock. <b>0- Disable</b>; 1- Enable.
        length       : 0x1
        value        : 0x0
    - PsfTccEnable :
        name         : PSF Tcc
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Psf Tcc (Time Coordinated Computing) Enable will decrease psf transaction latency by disable some psf power management features, 0- Disable, 1- Enable
        length       : 0x01
        value        : 0x0
    - PchDmiAspmCtrl :
        name         : Pch Dmi Aspm Ctrl
        type         : Combo
        option       : 0:Disabled, 1:L0s, 2:L1, 3:L0sL1, 4:Auto
        help         : >
                       ASPM configuration on the PCH side of the DMI/OPI Link. Default is <b>PchPcieAspmAutoConfig</b>
        length       : 0x01
        value        : 0x02
    - PchLegacyIoLowLatency :
        name         : PCH Legacy IO Low Latency Enable
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Set to enable low latency of legacy IO. <b>0- Disable</b>, 1- Enable
        length       : 0x01
        value        : 0x0
    - RenderStandby :
        name         : Enable/Disable IGFX RenderStandby
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable(Default)- Enable IGFX RenderStandby, Disable- Disable IGFX RenderStandby
        length       : 0x01
        value        : 0x1
    - PmSupport    :
        name         : Enable/Disable IGFX PmSupport
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable(Default)- Enable IGFX PmSupport, Disable- Disable IGFX PmSupport
        length       : 0x01
        value        : 0x1
    - CpuPcieClockGating :
        name         : CPU PCIe RootPort Clock Gating
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Describes whether the PCI Express Clock Gating for each root port is enabled by platform modules. 0- Disable; 1- Enable.
        length       : 0x01
        value        : 0x1
    - CpuPciePowerGating :
        name         : CPU PCIe RootPort Power Gating
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Describes whether the PCI Express Power Gating for each root port is enabled by platform modules. 0- Disable; 1- Enable.
        length       : 0x01
        value        : 0x1
    - CpuPcieRpAspm :
        name         : PCIE RP Aspm
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF)
        help         : >
                       The ASPM configuration of the root port (see- CPU_PCIE_ASPM_CONTROL). Default is CpuPcieAspmAutoConfig.
        length       : 0x4
        value        : {0x3, 0x2, 0x2, 0x0}
    - CpuPcieRpL1Substates :
        name         : PCIE RP L1 Substates
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF)
        help         : >
                       The L1 Substates configuration of the root port (see- CPU_PCIE_L1SUBSTATES_CONTROL). Default is CpuPcieL1SubstatesL1_1_2.
        length       : 0x4
        value        : {0x2, 0x2, 0x2, 0x2}
    - CpuPcieRpPtmEnabled :
        name         : PTM for PCIE RP Mask
        type         : EditNum, HEX, (0x00,0x00FFFFFF)
        help         : >
                       Enable/disable Precision Time Measurement for PCIE Root Ports. 0- disable, 1- enable. One bit for each port, bit0 for port1, bit1 for port2, and so on.
        length       : 0x04
        value        : { 0x01, 0x01, 0x01, 0x01 }
    - CpuPcieRpVcEnabled :
        name         : VC for PCIE RP Mask
        type         : EditNum, HEX, (0x00,0x00FFFFFF)
        help         : >
                       Enable/disable Virtual Channel for PCIE Root Ports. 0- disable, 1- enable. One bit for each port, bit0 for port1, bit1 for port2, and so on.
        length       : 0x04
        value        : { 0x01, 0x01, 0x01, 0x01 }
    - CpuPcieRpMultiVcEnabled :
        name         : Multi-VC for PCIE RP Mask
        type         : EditNum, HEX, (0x00,0x00FFFFFF)
        help         : >
                       Enable/disable Multiple Virtual Channel for PCIE Root Ports. 0- disable, 1- enable. One bit for each port, bit0 for port1, bit1 for port2, and so on.
        length       : 0x04
        value        : { 0x0, 0x0, 0x0, 0x0 }
    - EnableTimedGpio0 :
        condition    : $(COND_S0IX_DIS)
        name         : Timed GPIO 0
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable/disable Timed GPIO0    0- Disable; 1- Enable.
        length       : 0x01
        value        : 0x0
    - EnableTimedGpio1 :
        condition    : $(COND_S0IX_DIS)
        name         : Timed GPIO 1
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable/disable Timed GPIO1    0- Disable; 1- Enable.
        length       : 0x01
        value        : 0x0
    - SataEnable   :
        name         : Enable SATA
        type         : Combo
        option       : 0x1:Enabled, 0x0:Disabled
        help         : >
                       Enable/disable SATA controller.
        length       : 0x0001
        value        : 0x01
    - SataMode     :
        name         : SATA Mode
        type         : Combo
        option       : 0x0:AHCI, 0x1:RAID
        help         : >
                       Select SATA controller working mode.
        length       : 0x0001
        value        : 0x00
    - SataPwrOptEnable :
        name         : PCH Sata Pwr Opt Enable
        type         : Combo
        option       : 0x1:Enabled, 0x0:Disabled
        help         : >
                       SATA Power Optimizer on PCH side.
        length       : 0x0001
        value        : 0x01
    - SataLedEnable :
        name         : SATA LED
        type         : Combo
        option       : 0x1:Enabled, 0x0:Disabled
        help         : >
                       SATA LED indicating SATA controller activity. 0- disable, 1- enable
        length       : 0x0001
        value        : 0x01
    - SataPortsEnable :
        name         : Enable SATA ports
        type         : EditNum, HEX, (0x0, 0xFFFFFFFFFFFFFFFF)
        help         : >
                       Enable/disable SATA ports. One byte for each port, byte0 for port0, byte1 for port1, and so on.
        length       : 0x0008
        value        : {0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01}
    - SataPortsDevSlp :
        name         : Enable SATA DEVSLP Feature
        type         : EditNum, HEX, (0x0, 0xFFFFFFFFFFFFFFFF)
        help         : >
                       Enable/disable SATA DEVSLP per port. 0 is disable, 1 is enable. One byte for each port, byte0 for port0, byte1 for port1, and so on.
        length       : 0x0008
        value        : {0x01, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}
    - SataPortsDmVal :
        name         : Enable SATA Port DmVal
        type         : EditNum, HEX, (0x0, 0xFFFFFFFFFFFFFFFF)
        help         : >
                       DITO multiplier. Default is 15.
        length       : 0x0008
        value        : {0xF, 0xF, 0xF, 0xF, 0xF, 0xF, 0xF, 0xF}
    - SataPortsDitoVal :
        name         : Enable SATA Port DmVal
        type         : Table
        struct       : UINT16
        option       : 0:2:HEX, 1:2:HEX, 2:2:HEX, 3:2:HEX, 4:2:HEX, 5:2:HEX, 6:2:HEX, 7:2:HEX
        help         : >
                       DEVSLP Idle Timeout (DITO), Default is 625.
        length       : 0x0010
        value        : {0:0W,0x271,0x271,0x271,0x271,0x271,0x271,0x271,0x271}
    - PortUsb20Enable :
        name         : Enable USB2 ports
        type         : Table
        option       : 0:1:HEX, 1:1:HEX, 2:1:HEX, 3:1:HEX, 4:1:HEX, 5:1:HEX, 6:1:HEX, 7:1:HEX, 8:1:HEX, 9:1:HEX, A:1:HEX, B:1:HEX, C:1:HEX, D:1:HEX, E:1:HEX, F:1:HEX
        help         : >
                       Enable/disable per USB2 ports. One byte for each port, byte0 for port0, byte1 for port1, and so on.
        length       : 0x0010
        value        : {0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01}
    - PortUsb30Enable :
        name         : Enable USB3 ports
        type         : Table
        option       : 0:1:HEX, 1:1:HEX, 2:1:HEX, 3:1:HEX, 4:1:HEX, 5:1:HEX, 6:1:HEX, 7:1:HEX, 8:1:HEX, 9:1:HEX
        help         : >
                       Enable/disable per USB3 ports. One byte for each port, byte0 for port0, byte1 for port1, and so on.
        length       : 0x000A
        value        : {0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01}
    - Usb2OverCurrentPin :
        name         : USB2 Port Over Current Pin
        type         : Table
        option       : 0:1:HEX, 1:1:HEX, 2:1:HEX, 3:1:HEX, 4:1:HEX, 5:1:HEX, 6:1:HEX, 7:1:HEX, 8:1:HEX, 9:1:HEX, A:1:HEX, B:1:HEX, C:1:HEX, D:1:HEX, E:1:HEX, F:1:HEX
        help         : >
                       Describe the specific over current pin number of USB 2.0 Port N.
        length       : 0x0010
        value        : {0xFF, 0x01, 0x00, 0x00, 0xFF, 0xFF, 0x07, 0x00, 0xFF, 0x07, 0x00, 0x00, 0x00, 0x6, 0x07, 0x07}
    - Usb3OverCurrentPin :
        name         : USB3 Port Over Current Pin
        type         : Table
        option       : 0:1:HEX, 1:1:HEX, 2:1:HEX, 3:1:HEX, 4:1:HEX, 5:1:HEX, 6:1:HEX, 7:1:HEX, 8:1:HEX, 9:1:HEX
        help         : >
                       Describe the specific over current pin number of USB 3.0 Port N.
        length       : 0x000A
        value        : {0xFF, 0xFF, 0x00, 0x00, 0x07, 0x07, 0xFF, 0xFF, 0x00, 0x00}
    - Usb2PhyPetxiset :
        name         : USB Per Port HS Preemphasis Bias
        type         : Table
        option       : 0:1:HEX, 1:1:HEX, 2:1:HEX, 3:1:HEX, 4:1:HEX, 5:1:HEX, 6:1:HEX, 7:1:HEX, 8:1:HEX, 9:1:HEX, A:1:HEX, B:1:HEX, C:1:HEX, D:1:HEX, E:1:HEX, F:1:HEX
        help         : >
                       USB Per Port HS Preemphasis Bias. 000b-0mV, 001b-11.25mV, 010b-16.9mV, 011b-28.15mV, 100b-28.15mV, 101b-39.35mV, 110b-45mV, 111b-56.3mV. One byte for each port.
        length       : 0x0010
        value        : {0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x00, 0x00}
    - Usb2PhyPredeemp :
        name         : USB Per Port HS Transmitter Emphasis
        type         : Table
        option       : 0:1:HEX, 1:1:HEX, 2:1:HEX, 3:1:HEX, 4:1:HEX, 5:1:HEX, 6:1:HEX, 7:1:HEX, 8:1:HEX, 9:1:HEX, A:1:HEX, B:1:HEX, C:1:HEX, D:1:HEX, E:1:HEX, F:1:HEX
        help         : >
                       USB Per Port HS Transmitter Emphasis. 00b - Emphasis OFF, 01b - De-emphasis ON, 10b - Pre-emphasis ON, 11b - Pre-emphasis & De-emphasis ON. One byte for each port.
        length       : 0x0010
        value        : {0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x00, 0x00}
    - Usb2PhyTxiset :
        name         : USB Per Port HS Transmitter Bias
        type         : Table
        option       : 0:1:HEX, 1:1:HEX, 2:1:HEX, 3:1:HEX, 4:1:HEX, 5:1:HEX, 6:1:HEX, 7:1:HEX, 8:1:HEX, 9:1:HEX, A:1:HEX, B:1:HEX, C:1:HEX, D:1:HEX, E:1:HEX, F:1:HEX
        help         : >
                       USB Per Port HS Transmitter Bias. 000b-0mV, 001b-11.25mV, 010b-16.9mV, 011b-28.15mV, 100b-28.15mV, 101b-39.35mV, 110b-45mV, 111b-56.3mV, One byte for each port.
        length       : 0x0010
        value        : {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}
    - Usb2PhyPehalfbit :
        name         : USB Per Port Half Bit Pre-emphasis
        type         : Table
        option       : 0:1:HEX, 1:1:HEX, 2:1:HEX, 3:1:HEX, 4:1:HEX, 5:1:HEX, 6:1:HEX, 7:1:HEX, 8:1:HEX, 9:1:HEX, A:1:HEX, B:1:HEX, C:1:HEX, D:1:HEX, E:1:HEX, F:1:HEX
        help         : >
                       USB Per Port Half Bit Pre-emphasis. 1b - half-bit pre-emphasis, 0b - full-bit pre-emphasis. One byte for each port.
        length       : 0x0010
        value        : {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}
    - SerialIoUartMode :
        name         : UARTn Device Mode
        type         : EditNum, HEX, (0x0, 0xFFFFFFFFFFFFFF)
        help         : >
                       Selects Uart operation mode. N represents controller index- Uart0, Uart1, ... Available modes- 0:SerialIoUartDisabled, 1:SerialIoUartPci, 2:SerialIoUartHidden, 3:SerialIoUartCom, 4:SerialIoUartSkipInit
        length       : 0x0007
        value        : {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}
    - SerialIoUartPowerGating :
        name         : Power Gating mode for each Serial IO UART that works in COM mode
        type         : EditNum, HEX, (0x0, 0xFFFFFFFFFFFFFF)
        help         : >
                       Set Power Gating. 0- Disabled, 1- Enabled, 2- Auto
        length       : 0x0007
        value        : {0x02, 0x02, 0x02, 0x00, 0x00, 0x00, 0x00}
    - SerialIoUartDmaEnable :
        name         : Enable Dma for each Serial IO UART that supports it
        type         : EditNum, HEX, (0x0, 0xFFFFFFFFFFFFFF)
        help         : >
                       Set DMA/PIO mode. 0- Disabled, 1- Enabled
        length       : 0x0007
        value        : {0x01, 0x01, 0x01, 0x00, 0x00, 0x00, 0x00}
    - SerialIoUartAutoFlow :
        name         : Enables UART hardware flow control, CTS and RTS lines
        type         : EditNum, HEX, (0x0, 0xFFFFFFFFFFFFFF)
        help         : >
                       Enables UART hardware flow control, CTS and RTS lines.
        length       : 0x0007
        value        : {0x01, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00}
    - SerialIoSpiMode :
        name         : SPIn Device Mode
        type         : EditNum, HEX, (0x0, 0xFFFFFFFFFFFFFF)
        help         : >
                       Selects SPI operation mode. N represents controller index- SPI0, SPI1, ... Available modes- 0:SerialIoSpiDisabled, 1:SerialIoSpiPci, 2:SerialIoSpiHidden
        length       : 0x0007
        value        : {0x00, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00}
    - SerialIoSpiCsPolarity :
        name         : SPI<N> Chip Select Polarity
        type         : Table
        option       : 0:1:HEX, 1:1:HEX, 2:1:HEX, 3:1:HEX, 4:1:HEX, 5:1:HEX, 6:1:HEX, 7:1:HEX, 8:1:HEX, 9:1:HEX, A:1:HEX, B:1:HEX, C:1:HEX, D:1:HEX
        help         : >
                       Sets polarity for each chip Select. Available options- 0:SerialIoSpiCsActiveLow, 1:SerialIoSpiCsActiveHigh
        length       : 0x000E
        value        : {0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}
    - SerialIoI2cMode :
        name         : I2Cn Device Mode
        type         : EditNum, HEX, (0x0, 0xFFFFFFFFFFFFFFFFFFFF)
        help         : >
                       Selects I2c operation mode. N represents controller index- I2c0, I2c1, ... Available modes- 0:SerialIoI2cDisabled, 1:SerialIoI2cPci, 2:SerialIoI2cHidden
        length       : 0x0008
        value        : {0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x00, 0x00}
    - PchSerialIoI2cPadsTermination :
        name         : PCH SerialIo I2C Pads Termination
        type         : EditNum, HEX, (0x0, 0xFFFFFFFFFFFFFFFF)
        help         : >
                       0x0- Hardware default, 0x1- None, 0x13- 1kOhm weak pull-up, 0x15- 5kOhm weak pull-up, 0x19- 20kOhm weak pull-up - Enable/disable SerialIo I2C0,I2C1,... pads termination respectively. One byte for each controller, byte0 for I2C0, byte1 for I2C1, and so on.
        length       : 0x0008
        value        : {0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01}
    - CpuUsb3OverCurrentPin :
        name         : CPU USB3 Port Over Current Pin
        type         : EditNum, HEX, (0x0, 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF)
        help         : >
                       Describe the specific over current pin number of USBC Port N.
        length       : 0x0008
        value        : {0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF}
    - PchUfsEnable :
        name         : Enable PCH UFS
        type         : EditNum, HEX, (0x0, 0x1)
        help         : >
                       Enable/Disable UFS controllers 1 and 2. 0- Disable; 1- Enable.
        length       : 0x02
        value        : {0x00, 0x00}
    - PchIshI2cEnable :
        condition    : $(COND_S0IX_DIS)
        name         : Enable PCH ISH I2C pins assigned
        type         : EditNum, HEX, (0x0, 0xFFFFFF)
        help         : >
                       Set if ISH I2C native pins are to be enabled by BIOS. 0- Disable; 1- Enable.
        length       : 0x0003
        value        : {0x00, 0x00, 0x00}
    - PchIshGpEnable :
        condition    : $(COND_S0IX_DIS)
        name         : Enable PCH ISH GP pins assigned
        type         : EditNum, HEX, (0x0, 0xFFFFFFFFFFFFFFFF)
        help         : >
                       Set if ISH GP native pins are to be enabled by BIOS. 0- Disable; 1- Enable.
        length       : 0x0008
        value        : {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}
    - PcieRpMaxPayload :
        name         : PCIE RP Max Payload
        type         : Table
        option       : 0:1:HEX, 1:1:HEX, 2:1:HEX, 3:1:HEX, 4:1:HEX, 5:1:HEX, 6:1:HEX, 7:1:HEX, 8:1:HEX, 9:1:HEX, A:1:HEX, B:1:HEX, C:1:HEX, D:1:HEX, E:1:HEX, F:1:HEX
        help         : >
                       Max Payload Size supported, Default 128B, see enum PCH_PCIE_MAX_PAYLOAD.
        length       : 0x001C
        value        : {0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01}
    - PcieRpL1Substates :
        name         : PCIE RP L1 Substates
        type         : Table
        option       : 0:1:HEX, 1:1:HEX, 2:1:HEX, 3:1:HEX, 4:1:HEX, 5:1:HEX, 6:1:HEX, 7:1:HEX, 8:1:HEX, 9:1:HEX, A:1:HEX, B:1:HEX, C:1:HEX, D:1:HEX, E:1:HEX, F:1:HEX
        help         : >
                       The L1 Substates configuration of the root port (see- PCH_PCIE_L1SUBSTATES_CONTROL). Default is PchPcieL1SubstatesL1_1_2.
        length       : 0x001C
        value        : {0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02}
    - PcieRpLtrEnable :
        name         : PCIE RP Ltr Enable
        type         : Table
        option       : 0:1:HEX, 1:1:HEX, 2:1:HEX, 3:1:HEX, 4:1:HEX, 5:1:HEX, 6:1:HEX, 7:1:HEX, 8:1:HEX, 9:1:HEX, A:1:HEX, B:1:HEX, C:1:HEX, D:1:HEX, E:1:HEX, F:1:HEX
        help         : >
                       Latency Tolerance Reporting Mechanism.
        length       : 0x001C
        value        : {0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01}
    - PcieRpClkReqDetect :
        name         : Enable PCIE RP Clk Req Detect
        type         : Table
        option       : 0:1:HEX, 1:1:HEX, 2:1:HEX, 3:1:HEX, 4:1:HEX, 5:1:HEX, 6:1:HEX, 7:1:HEX, 8:1:HEX, 9:1:HEX, A:1:HEX, B:1:HEX, C:1:HEX, D:1:HEX, E:1:HEX, F:1:HEX
        help         : >
                       Probe CLKREQ# signal before enabling CLKREQ# based power management.
        length       : 0x001C
        value        : {0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01}
    - PcieRpAdvancedErrorReporting :
        name         : PCIE RP Advanced Error Report
        type         : Table
        option       : 0:1:HEX, 1:1:HEX, 2:1:HEX, 3:1:HEX, 4:1:HEX, 5:1:HEX, 6:1:HEX, 7:1:HEX, 8:1:HEX, 9:1:HEX, A:1:HEX, B:1:HEX, C:1:HEX, D:1:HEX, E:1:HEX, F:1:HEX
        help         : >
                       Indicate whether the Advanced Error Reporting is enabled.
        length       : 0x001C
        value        : {0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01}
    - PcieRpAspm   :
        name         : PCIE RP Aspm
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF)
        help         : >
                       The ASPM configuration of the root port (see- PCH_PCIE_ASPM_CONTROL). Default is PchPcieAspmAutoConfig.
        length       : 0x001C
        value        : {0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02}
    - PciePtm      :
        name         : PCIe PTM enable/disable
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF)
        help         : >
                       Enable/disable Precision Time Measurement for PCIE Root Ports.
        length       : 0x001C
        value        : {0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01}
    - PcieRpPcieSpeed :
        name         : PCIE RP Pcie Speed
        type         : Table
        option       : 0:1:HEX, 1:1:HEX, 2:1:HEX, 3:1:HEX, 4:1:HEX, 5:1:HEX, 6:1:HEX, 7:1:HEX, 8:1:HEX, 9:1:HEX, A:1:HEX, B:1:HEX, C:1:HEX, D:1:HEX, E:1:HEX, F:1:HEX
        help         : >
                       Determines each PCIE Port speed capability. 0- Auto; 1- Gen1; 2- Gen2; 3- Gen3 (see- PCIE_SPEED).
        length       : 0x001C
        value        : {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}
    - PtmEnabled :
        name         : Enable/Disable PTM
        type         : EditNum, HEX, (0x00,0xFFFFFFFF)
        help         : >
                       This policy will enable/disable Precision Time Measurement for TCSS PCIe Root Ports
        length       : 0x04
        value        : {0, 0, 0, 0}
    - PchPmSlpAMinAssert :
        name         : PCH Pm Slp A Min Assert
        type         : EditNum, HEX, (0x01,0x4)
        help         : >
                       SLP_A Minimum Assertion Width Policy. Default is 2S
        length       : 0x01
        value        : 0x4
    - EcAvailable :
        name         : Embedded Controller Availability
        type         : Constant, Combo
        option       : $EN_DIS
        help         : >
                       Describes whether Embedded Controller is availabile or not
        length       : 0x01
        value        : 0x1
    - CpuCrashLogEnable :
        name         : CPU CrashLog support
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable CrashLog feature in CPU.
        length       : 0x01
        value        : 0x0
    - CrashLogReporting :
        name         : CrashLog BERT Reporting
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable reporting CrashLog data in ACPI BERT. Requires FSP support for CrashLog Data Collection.
        length       : 0x01
        value        : 0x0
        condition    : $SILICON_CFG_DATA.CpuCrashLogEnable != 0
    - OpioRecenter :
        name         : Opio Recentering Ctrl
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Opio Recentering Disabling for Pcie Latency Improvement
        length       : 0x01
        value        : 0x1
    - L2QosEnumerationEn :
        name         : L2 QOS Enumeration
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable L2 Qos Enumerate
        length       : 0x01
        value        : 0x0
    - IehMode :
        name         : IEH Mode
        type         : Combo
        option       : 0:Bypass, 1:Enable
        help         : >
                       Integrated Error Handler Mode
        length       : 0x01
        value        : 0x0
    - D3HotEnable :
        name         : Enable D3 Hot in TCSS
        type         : Combo
        option       : $EN_DIS
        help         : >
                       This policy will enable/disable D3 hot support in IOM
        length       : 0x01
        value        : 0x1
    - D3ColdEnable :
        name         : Enable D3 Cold in TCSS
        type         : Combo
        option       : $EN_DIS
        help         : >
                       This policy will enable/disable D3 cold support in IOM
        length       : 0x01
        value        : 0x1
    - TcCstateLimit :
        name         : TC State in TCSS
        type         : Combo
        option       : 0:Disable, 1:1, 2:2, 4:4, 5:5, 6:6, 7:7, 10:10
        help         : >
                       TC C-State Limit in IOM
        length       : 0x01
        value        : 10
    - VccSt        :
        name         : VCCST request for IOM
        type         : Combo
        option       : $EN_DIS
        help         : >
                       This policy will enable/disable VCCST and also decides if message would be replayed in S4/S5
        length       : 0x01
        value        : 0x01


  - $ACTION      :
      page         : PWR
  - POWER_CFG_DATA :
    - !expand { CFGHDR_TMPL : [ POWER_CFG_DATA, 0x610, 0, 0 ] }
    - Hwp          :
        name         : Enable or Disable HWP
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable HWP(Hardware P states) Support. 0- Disable; <b>1- Enable;</b> 2-3:Reserved
        length       : 0x01
        value        : 0x01
    - HdcControl   :
        name         : Hardware Duty Cycle Control
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Hardware Duty Cycle Control configuration. 0- Disabled; <b>1- Enabled</b> 2-3:Reserved
        length       : 0x01
        value        : 0x01
    - PowerLimit1Time :
        name         : Package Long duration turbo mode time
        type         : EditNum, HEX, (0x00, 0x80)
        help         : >
                       Package Long duration turbo mode time window in seconds. Valid values(Unit in seconds) 0 to 8 , 10 , 12 ,14 , 16 , 20 , 24 , 28 , 32 , 40 , 48 , 56 , 64 , 80 , 96 , 112 , 128
        length       : 0x01
        value        : 0x00
    - PowerLimit2  :
        name         : Short Duration Turbo Mode
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable short duration Turbo Mode. </b>0 - Disable; <b>1- Enable</b>
        length       : 0x01
        value        : 0x1
    - TurboPowerLimitLock :
        name         : Turbo settings Lock
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Lock all Turbo settings Enable/Disable; <b>0- Disable , </b> 1- Enable
        length       : 0x01
        value        : 0x00
    - PowerLimit3Time :
        name         : Package PL3 time window
        type         : EditNum, HEX, (0x00, 0xFF)
        help         : >
                       Package PL3 time window range for this policy from 0 to 64ms
        length       : 0x01
        value        : 0x00
    - PowerLimit3DutyCycle :
        name         : Package PL3 Duty Cycle
        type         : EditNum, HEX, (0x00, 0x64)
        help         : >
                       Package PL3 Duty Cycle; Valid Range is 0 to 100
        length       : 0x01
        value        : 0x00
    - PowerLimit3Lock :
        name         : Package PL3 Lock
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Package PL3 Lock Enable/Disable; <b>0- Disable ; <b> 1- Enable
        length       : 0x01
        value        : 0x00
    - PowerLimit4Lock :
        name         : Package PL4 Lock
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Package PL4 Lock Enable/Disable; <b>0- Disable ; <b>1- Enable
        length       : 0x01
        value        : 0x00
    - TccActivationOffset :
        name         : TCC Activation Offset
        type         : EditNum, HEX, (0x00, 0xFF)
        help         : >
                       TCC Activation Offset. Offset from factory set TCC activation temperature at which the Thermal Control Circuit must be activated. TCC will be activated at TCC Activation Temperature, in volts.For SKL Y SKU, the recommended default for this policy is  <b>10</b>, For all other SKUs the recommended default are <b>0</b>
        length       : 0x01
        value        : 0x00
    - TccOffsetClamp :
        name         : Tcc Offset Clamp Enable/Disable
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Tcc Offset Clamp for Runtime Average Temperature Limit (RATL) allows CPU to throttle below P1.For SKL Y SKU, the recommended default for this policy is <b>1- Enabled</b>, For all other SKUs the recommended default are  <b>0- Disabled</b>.
        length       : 0x01
        value        : 0x00
    - TccOffsetLock :
        name         : Tcc Offset Lock
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Tcc Offset Lock for Runtime Average Temperature Limit (RATL) to lock temperature target; <b>0- Disabled</b>; 1- Enabled.
        length       : 0x01
        value        : 0x01
    - TurboMode    :
        name         : Turbo Mode
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable/Disable Turbo mode. 0- disable, 1- enable
        length       : 0x01
        value        : 0x01
    - NumberOfEntries :
        name         : Custom Ratio State Entries
        type         : EditNum, HEX, (0x00, 0x28)
        help         : >
                       The number of custom ratio state entries, ranges from 0 to 40 for a valid custom ratio table.Sets the number of custom P-states. At least 2 states must be present
        length       : 0x01
        value        : 0x00
    - Custom1PowerLimit1Time :
        name         : Custom Short term Power Limit time window
        type         : EditNum, HEX, (0x00, 0x80)
        help         : >
                       Short term Power Limit time window value for custom CTDP level 1. Valid Range 0 to 128
        length       : 0x01
        value        : 0x00
    - Custom1TurboActivationRatio :
        name         : Custom Turbo Activation Ratio
        type         : EditNum, HEX, (0x00, 0xFF)
        help         : >
                       Turbo Activation Ratio for custom cTDP level 1. Valid Range 0 to 255
        length       : 0x01
        value        : 0x00
    - Custom1ConfigTdpControl :
        name         : Custom Config Tdp Control
        type         : EditNum, HEX, (0x00, 0x2)
        help         : >
                       Config Tdp Control (0/1/2) value for custom cTDP level 1. Valid Range is 0 to 2
        length       : 0x01
        value        : 0x00
    - Custom2PowerLimit1Time :
        name         : Custom Short term Power Limit time window
        type         : EditNum, HEX, (0x00, 0x80)
        help         : >
                       Short term Power Limit time window value for custom CTDP level 2. Valid Range 0 to 128
        length       : 0x01
        value        : 0x00
    - Custom2TurboActivationRatio :
        name         : Custom Turbo Activation Ratio
        type         : EditNum, HEX, (0x00, 0xFF)
        help         : >
                       Turbo Activation Ratio for custom cTDP level 2. Valid Range 0 to 255
        length       : 0x01
        value        : 0x00
    - Custom2ConfigTdpControl :
        name         : Custom Config Tdp Control
        type         : EditNum, HEX, (0x00, 0x2)
        help         : >
                       Config Tdp Control (0/1/2) value for custom cTDP level 1. Valid Range is 0 to 2
        length       : 0x01
        value        : 0x00
    - Custom3PowerLimit1Time :
        name         : Custom Short term Power Limit time window
        type         : EditNum, HEX, (0x00, 0x80)
        help         : >
                       Short term Power Limit time window value for custom CTDP level 3. Valid Range 0 to 128
        length       : 0x01
        value        : 0x00
    - Custom3TurboActivationRatio :
        name         : Custom Turbo Activation Ratio
        type         : EditNum, HEX, (0x00, 0xFF)
        help         : >
                       Turbo Activation Ratio for custom cTDP level 3. Valid Range 0 to 255
        length       : 0x01
        value        : 0x00
    - Custom3ConfigTdpControl :
        name         : Custom Config Tdp Control
        type         : EditNum, HEX, (0x00, 0x2)
        help         : >
                       Config Tdp Control (0/1/2) value for custom cTDP level 1. Valid Range is 0 to 2
        length       : 0x01
        value        : 0x00
    - ConfigTdpLock :
        name         : ConfigTdp mode settings Lock
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Lock the ConfigTdp mode settings from runtime changes; <b>0- Disable</b>; 1- Enable
        length       : 0x01
        value        : 0x00
    - ConfigTdpBios :
        name         : Load Configurable TDP SSDT
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Configure whether to load Configurable TDP SSDT; <b>0- Disable</b>; 1- Enable.
        length       : 0x01
        value        : 0x00
    - PsysPowerLimit1 :
        name         : PL1 Enable value
        type         : Combo
        option       : $EN_DIS
        help         : >
                       PL1 Enable value to limit average platform power. <b>0- Disable</b>; 1- Enable.
        length       : 0x01
        value        : 0x00
    - PsysPowerLimit1Time :
        name         : PL1 timewindow
        type         : EditNum, HEX, (0x00, 0x80)
        help         : >
                       PL1 timewindow in seconds.Valid values(Unit in seconds) 0 to 8 , 10 , 12 ,14 , 16 , 20 , 24 , 28 , 32 , 40 , 48 , 56 , 64 , 80 , 96 , 112 , 128
        length       : 0x01
        value        : 0x00
    - PsysPowerLimit2 :
        name         : PL2 Enable Value
        type         : Combo
        option       : $EN_DIS
        help         : >
                       PL2 Enable activates the PL2 value to limit average platform power.<b>0- Disable</b>; 1- Enable.
        length       : 0x01
        value        : 0x00
    - MlcStreamerPrefetcher :
        name         : Enable or Disable MLC Streamer Prefetcher
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable MLC Streamer Prefetcher; 0- Disable; <b>1- Enable</b>.
        length       : 0x01
        value        : 0x01
    - MlcSpatialPrefetcher :
        name         : Enable or Disable MLC Spatial Prefetcher
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable MLC Spatial Prefetcher; 0- Disable; <b>1- Enable</b>
        length       : 0x01
        value        : 0x01
    - MonitorMwaitEnable :
        name         : Enable or Disable Monitor /MWAIT instructions
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable Monitor /MWAIT instructions; 0- Disable; <b>1- Enable</b>.
        length       : 0x01
        value        : 0x01
    - MachineCheckEnable :
        name         : Enable or Disable initialization of machine check registers
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable initialization of machine check registers; 0- Disable; <b>1- Enable</b>.
        length       : 0x01
        value        : 0x01
    - ApIdleManner :
        name         : AP Idle Manner of waiting for SIPI
        type         : Combo
        help         : >
                       AP Idle Manner of waiting for SIPI; 1- HALT loop; <b>2- MWAIT loop</b>; 3- RUN loop.
        option       : 1:HALT loop, 2:MWAIT loop, 3:RUN loop
        length       : 0x01
        value        : 0x02
    - ProcessorTraceOutputScheme :
        name         : Control on Processor Trace output scheme
        type         : Combo
        option       : 0:Single Range Output, 1:ToPA Output
        help         : >
                       Control on Processor Trace output scheme; <b>0- Single Range Output</b>; 1- ToPA Output.
        length       : 0x01
        value        : 0x00
    - ProcessorTraceEnable :
        name         : Enable or Disable Processor Trace feature
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable Processor Trace feature; <b>0- Disable</b>; 1- Enable.
        length       : 0x01
        value        : 0x00
    - VoltageOptimization :
        name         : Enable or Disable Voltage Optimization feature
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable Voltage Optimization feature 0- Disable; <b>1- Enable</b>
        length       : 0x01
        value        : 0x01
    - Eist         :
        name         : Enable or Disable Intel SpeedStep Technology
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable Intel SpeedStep Technology. 0- Disable; <b>1- Enable</b>
        length       : 0x01
        value        : 0x1
    - EnergyEfficientPState :
        name         : Enable or Disable Energy Efficient P-state
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable Energy Efficient P-state will be applied in Turbo mode. Disable; <b>1- Enable</b>
        length       : 0x01
        value        : 0x01
    - EnergyEfficientTurbo :
        name         : Enable or Disable Energy Efficient Turbo
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable Energy Efficient Turbo, will be applied in Turbo mode. Disable; <b>1- Enable</b>
        length       : 0x01
        value        : 0x00
    - TStates      :
        name         : Enable or Disable T states
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable T states; <b>0- Disable</b>; 1- Enable.
        length       : 0x01
        value        : 0x00
    - BiProcHot    :
        name         : Enable or Disable Bi-Directional PROCHOT#
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable Bi-Directional PROCHOT#; 0- Disable; <b>1- Enable</b>
        length       : 0x01
        value        : 0x01
    - DisableProcHotOut :
        name         : Enable or Disable PROCHOT# signal being driven externally
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable PROCHOT# signal being driven externally; 0- Disable; <b>1- Enable</b>.
        length       : 0x01
        value        : 0x01
    - ProcHotResponse :
        name         : Enable or Disable PROCHOT# Response
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable PROCHOT# Response; <b>0- Disable</b>; 1- Enable.
        length       : 0x01
        value        : 0x01
    - DisableVrThermalAlert :
        name         : Enable or Disable VR Thermal Alert
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable VR Thermal Alert; <b>0- Disable</b>; 1- Enable.
        length       : 0x01
        value        : 0x00
    - EnableAllThermalFunctions :
        name         : Enable or Disable Thermal Reporting
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable Thermal Reporting through ACPI tables; 0- Disable; <b>1- Enable</b>.
        length       : 0x01
        value        : 0x01
    - ThermalMonitor :
        name         : Enable or Disable Thermal Monitor
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable Thermal Monitor; 0- Disable; <b>1- Enable</b>
        length       : 0x01
        value        : 0x01
    - Cx           :
        name         : Enable or Disable CPU power states (C-states)
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable CPU power states (C-states). 0- Disable; <b>1- Enable</b>
        length       : 0x01
        value        : 0x01
    - PmgCstCfgCtrlLock :
        name         : Configure C-State Configuration Lock
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Configure C-State Configuration Lock; 0- Disable; <b>1- Enable</b>.
        length       : 0x01
        value        : 0x01
    - C1e          :
        name         : Enable or Disable Enhanced C-states
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable Enhanced C-states. 0- Disable; <b>1- Enable</b>
        length       : 0x01
        value        : 0x01
    - PkgCStateDemotion :
        name         : Enable or Disable Package Cstate Demotion
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable Package Cstate Demotion. 0- Disable; <b>1- Enable</b>
        length       : 0x01
        value        : 0x01
    - PkgCStateUnDemotion :
        name         : Enable or Disable Package Cstate UnDemotion
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable Package Cstate UnDemotion. 0- Disable; <b>1- Enable</b>
        length       : 0x01
        value        : 0x01
    - CStatePreWake :
        name         : Enable or Disable CState-Pre wake
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable CState-Pre wake. 0- Disable; <b>1- Enable</b>
        length       : 0x01
        value        : 0x01
    - TimedMwait   :
        name         : Enable or Disable TimedMwait Support.
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable TimedMwait Support. <b>0- Disable</b>; 1- Enable
        length       : 0x01
        value        : 0x00
    - CstCfgCtrIoMwaitRedirection :
        name         : Enable or Disable IO to MWAIT redirection
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable IO to MWAIT redirection; <b>0- Disable</b>; 1- Enable.
        length       : 0x01
        value        : 0x00
    - PkgCStateLimit :
        name         : Set the Max Pkg Cstate
        type         : EditNum, HEX, (0x00, 0xFF)
        help         : >
                       Set the Max Pkg Cstate. Default set to Auto which limits the Max Pkg Cstate to deep C-state. Valid values 0 - C0/C1 , 1 - C2 , 2 - C3 , 3 - C6 , 4 - C7 , 5 - C7S , 6 - C8 , 7 - C9 , 8 - C10 , 254 - CPU Default , 255 - Auto
        length       : 0x01
        value        : 0xFF
    - CstateLatencyControl0TimeUnit :
        name         : TimeUnit for C-State Latency Control0
        type         : EditNum, HEX, (0x00, 0x5)
        help         : >
                       TimeUnit for C-State Latency Control0; Valid values 0 - 1ns , 1 - 32ns , 2 - 1024ns , 3 - 32768ns , 4 - 1048576ns , 5 - 33554432ns
        length       : 0x01
        value        : 0x02
    - CstateLatencyControl1TimeUnit :
        name         : TimeUnit for C-State Latency Control1
        type         : EditNum, HEX, (0x00, 0x5)
        help         : >
                       TimeUnit for C-State Latency Control1;Valid values 0 - 1ns , 1 - 32ns , 2 - 1024ns , 3 - 32768ns , 4 - 1048576ns , 5 - 33554432ns
        length       : 0x01
        value        : 0x02
    - CstateLatencyControl2TimeUnit :
        name         : TimeUnit for C-State Latency Control2
        type         : EditNum, HEX, (0x00, 0x5)
        help         : >
                       TimeUnit for C-State Latency Control2;Valid values 0 - 1ns , 1 - 32ns , 2 - 1024ns , 3 - 32768ns , 4 - 1048576ns , 5 - 33554432ns
        length       : 0x01
        value        : 0x02
    - CstateLatencyControl3TimeUnit :
        name         : TimeUnit for C-State Latency Control3
        type         : EditNum, HEX, (0x00, 0x5)
        help         : >
                       TimeUnit for C-State Latency Control3;Valid values 0 - 1ns , 1 - 32ns , 2 - 1024ns , 3 - 32768ns , 4 - 1048576ns , 5 - 33554432ns
        length       : 0x01
        value        : 0x02
    - CstateLatencyControl4TimeUnit :
        name         : TimeUnit for C-State Latency Control4
        type         : EditNum, HEX, (0x00, 0x5)
        help         : >
                       Time - 1ns , 1 - 32ns , 2 - 1024ns , 3 - 32768ns , 4 - 1048576ns , 5 - 33554432ns
        length       : 0x01
        value        : 0x02
    - CstateLatencyControl5TimeUnit :
        name         : TimeUnit for C-State Latency Control5
        type         : EditNum, HEX, (0x00, 0x5)
        help         : >
                       TimeUnit for C-State Latency Control5;Valid values 0 - 1ns , 1 - 32ns , 2 - 1024ns , 3 - 32768ns , 4 - 1048576ns , 5 - 33554432ns
        length       : 0x01
        value        : 0x02
    - ProcHotLock  :
        name         : Lock prochot configuration
        type         : Combo
        help         : >
                       Lock prochot configuration Enable/Disable; <b>0- Disable</b>; 1- Enable
        option       : $EN_DIS
        length       : 0x01
        value        : 0x01
    - ConfigTdpLevel :
        name         : Configuration for boot TDP selection
        type         : EditNum, HEX, (0x00, 0xFF)
        help         : >
                       Configuration for boot TDP selection; <b>0- TDP Nominal</b>; 1- TDP Down; 2- TDP Up;0xFF - Deactivate
        length       : 0x01
        value        : 0x0
    - MaxRatio     :
        name         : Max P-State Ratio
        type         : EditNum, HEX, (0x00, 0x7F)
        help         : >
                       Max P-State Ratio, Valid Range 0 to 0x7F
        length       : 0x01
        value        : 0x08
    - StateRatio   :
        name         : P-state ratios for custom P-state table
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF)
        struct       : UINT8
        help         : >
                       P-state ratios for custom P-state table. NumberOfEntries has valid range between 0 to 40. For no. of P-States supported(NumberOfEntries) , StateRatio[NumberOfEntries] are configurable. Valid Range of each entry is 0 to 0x7F
        length       : 0x28
        value        : {0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0}
    - StateRatioMax16 :
        name         : P-state ratios for max 16 version of custom P-state table
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF)
        struct       : UINT8
        help         : >
                       P-state ratios for max 16 version of custom P-state table. This table is used for OS versions limited to a max of 16 P-States. If the first entry of this table is 0, or if Number of Entries is 16 or less, then this table will be ignored, and up to the top 16 values of the StateRatio table will be used instead. Valid Range of each entry is 0 to 0x7F
        length       : 0x10
        value        : {0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0}
    - PsysPmax     :
        name         : Platform Power Pmax
        type         : EditNum, HEX, (0x00, 0x400)
        help         : >
                       PCODE MMIO Mailbox- Platform Power Pmax. <b>0 - Auto</b> Specified in 1/8 Watt increments. Range 0-1024 Watts. Value of 800 = 100W
        length       : 0x02
        value        : 0xAC
    - CstateLatencyControl1Irtl :
        name         : Interrupt Response Time Limit of C-State LatencyContol1
        type         : EditNum, HEX, (0x00, 0x3FF)
        help         : >
                       Interrupt Response Time Limit of C-State LatencyContol1.Range of value 0 to 0x3FF
        length       : 0x02
        value        : 0x00
    - CstateLatencyControl2Irtl :
        name         : Interrupt Response Time Limit of C-State LatencyContol2
        type         : EditNum, HEX, (0x00, 0x3FF)
        help         : >
                       Interrupt Response Time Limit of C-State LatencyContol2.Range of value 0 to 0x3FF
        length       : 0x02
        value        : 0x00
    - CstateLatencyControl3Irtl :
        name         : Interrupt Response Time Limit of C-State LatencyContol3
        type         : EditNum, HEX, (0x00, 0x3FF)
        help         : >
                       Interrupt Response Time Limit of C-State LatencyContol3.Range of value 0 to 0x3FF
        length       : 0x02
        value        : 0x00
    - CstateLatencyControl4Irtl :
        name         : Interrupt Response Time Limit of C-State LatencyContol4
        type         : EditNum, HEX, (0x00, 0x3FF)
        help         : >
                       Interrupt Response Time Limit of C-State LatencyContol4.Range of value 0 to 0x3FF
        length       : 0x02
        value        : 0x00
    - CstateLatencyControl5Irtl :
        name         : Interrupt Response Time Limit of C-State LatencyContol5
        type         : EditNum, HEX, (0x00, 0x3FF)
        help         : >
                       Interrupt Response Time Limit of C-State LatencyContol5.Range of value 0 to 0x3FF
        length       : 0x02
        value        : 0x00
    - PowerLimit1  :
        name         : Package Long duration turbo mode power limit
        type         : EditNum, HEX, (0x00, 0x3E7F83)
        help         : >
                       Package Long duration turbo mode power limit. Units are based on POWER_MGMT_CONFIG.CustomPowerUnit. Valid Range 0 to 4095875 in Step size of 125
        length       : 0x04
        value        : 0x0
    - PowerLimit2Power :
        name         : Package Short duration turbo mode power limit
        type         : EditNum, HEX, (0x00, 0x3E7F83)
        help         : >
                       Package Short duration turbo mode power limit. Units are based on POWER_MGMT_CONFIG.CustomPowerUnit.Valid Range 0 to 4095875 in Step size of 125
        length       : 0x04
        value        : 0x0
    - PowerLimit3  :
        name         : Package PL3 power limit
        type         : EditNum, HEX, (0x00, 0x3E7F83)
        help         : >
                       Package PL3 power limit. Units are based on POWER_MGMT_CONFIG.CustomPowerUnit.Valid Range 0 to 4095875 in Step size of 125
        length       : 0x04
        value        : 0x0
    - PowerLimit4  :
        name         : Package PL4 power limit
        type         : EditNum, HEX, (0x00, 0x3E7F83)
        help         : >
                       Package PL4 power limit. Units are based on POWER_MGMT_CONFIG.CustomPowerUnit.Valid Range 0 to 4095875 in Step size of 125
        length       : 0x04
        value        : 0x0
    - TccOffsetTimeWindowForRatl :
        name         : Tcc Offset Time Window for RATL
        type         : EditNum, HEX, (0x00, 0xFFFFFFFF)
        length       : 0x04
        value        : 0x00
    - Custom1PowerLimit1 :
        name         : Short term Power Limit value for custom cTDP level 1
        type         : EditNum, HEX, (0x00, 0x3E7F83)
        help         : >
                       Short term Power Limit value for custom cTDP level 1. Units are based on POWER_MGMT_CONFIG.CustomPowerUnit.Valid Range 0 to 4095875 in Step size of 125
        length       : 0x04
        value        : 0x00
    - Custom1PowerLimit2 :
        name         : Long term Power Limit value for custom cTDP level 1
        type         : EditNum, HEX, (0x00, 0x3E7F83)
        help         : >
                       Long term Power Limit value for custom cTDP level 1. Units are based on POWER_MGMT_CONFIG.CustomPowerUnit.Valid Range 0 to 4095875 in Step size of 125
        length       : 0x04
        value        : 0x00
    - Custom2PowerLimit1 :
        name         : Short term Power Limit value for custom cTDP level 2
        type         : EditNum, HEX, (0x00, 0x3E7F83)
        help         : >
                       Short term Power Limit value for custom cTDP level 2. Units are based on POWER_MGMT_CONFIG.CustomPowerUnit.Valid Range 0 to 4095875 in Step size of 125
        length       : 0x04
        value        : 0x00
    - Custom2PowerLimit2 :
        name         : Long term Power Limit value for custom cTDP level 2
        type         : EditNum, HEX, (0x00, 0x3E7F83)
        help         : >
                       Long term Power Limit value for custom cTDP level 2. Units are based on POWER_MGMT_CONFIG.CustomPowerUnit.Valid Range 0 to 4095875 in Step size of 125
        length       : 0x04
        value        : 0x00
    - Custom3PowerLimit1 :
        name         : Short term Power Limit value for custom cTDP level 3
        type         : EditNum, HEX, (0x00, 0x3E7F83)
        help         : >
                       Short term Power Limit value for custom cTDP level 3. Units are based on POWER_MGMT_CONFIG.CustomPowerUnit.Valid Range 0 to 4095875 in Step size of 125
        length       : 0x04
        value        : 0x00
    - Custom3PowerLimit2 :
        name         : Long term Power Limit value for custom cTDP level 3
        type         : EditNum, HEX, (0x00, 0x3E7F83)
        help         : >
                       Long term Power Limit value for custom cTDP level 3. Units are based on POWER_MGMT_CONFIG.CustomPowerUnit.Valid Range 0 to 4095875 in Step size of 125
        length       : 0x04
        value        : 0x00
    - PsysPowerLimit1Power :
        name         : Platform PL1 power
        type         : EditNum, HEX, (0x00, 0x3E7F83)
        help         : >
                       Platform PL1 power. Units are based on POWER_MGMT_CONFIG.CustomPowerUnit.Valid Range 0 to 4095875 in Step size of 125
        length       : 0x04
        value        : 0x00
    - PsysPowerLimit2Power :
        name         : Platform PL2 power
        type         : EditNum, HEX, (0x00, 0x3E7F83)
        help         : >
                       Platform PL2 power. Units are based on POWER_MGMT_CONFIG.CustomPowerUnit.Valid Range 0 to 4095875 in Step size of 125
        length       : 0x04
        value        : 0x00
    - RaceToHalt   :
        name         : Race To Halt
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable/Disable Race To Halt feature. RTH will dynamically increase CPU frequency in order to enter pkg C-State faster to reduce overall power. (RTH is controlled through MSR 1FC bit 20)Disable; <b>1- Enable</b>
        length       : 0x01
        value        : 0x01
    - ThreeStrikeCounterDisable :
        name         : Set Three Strike Counter Disable
        type         : Combo
        option       : 0:False, 1:True
        help         : >
                       False (default)- Three Strike counter will be incremented and True- Prevents Three Strike counter from incrementing; <b>0- False</b>; 1- True.
        length       : 0x01
        value        : 0x00
    - HwpInterruptControl :
        name         : Set HW P-State Interrupts Enabled for for MISC_PWR_MGMT
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Set HW P-State Interrupts Enabled for for MISC_PWR_MGMT; <b>0- Disable</b>; 1- Enable.
        length       : 0x01
        value        : 0x01
    - EnableItbm   :
        name         : Intel Turbo Boost Max Technology 3.0
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Intel Turbo Boost Max Technology 3.0. 0- Disabled; <b>1- Enabled</b>
        length       : 0x01
        value        : 0x01
    - C1StateAutoDemotion :
        name         : Enable or Disable C1 Cstate Demotion
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable C1 Cstate Demotion. Disable; <b>1- Enable</b>
        length       : 0x01
        value        : 0x01
    - C1StateUnDemotion :
        name         : Enable or Disable C1 Cstate UnDemotion
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable C1 Cstate UnDemotion. Disable; <b>1- Enable</b>
        length       : 0x01
        value        : 0x01
    - MinRingRatioLimit :
        name         : Minimum Ring ratio limit override
        type         : EditNum, HEX, (0x00, 0x53)
        help         : >
                       Minimum Ring ratio limit override. <b>0- Hardware defaults.</b> Range- 0 - Max turbo ratio limit
        length       : 0x01
        value        : 0x00
    - MaxRingRatioLimit :
        name         : Maximum Ring ratio limit override
        type         : EditNum, HEX, (0x00, 0x53)
        help         : >
                       Maximum Ring ratio limit override. <b>0- Hardware defaults.</b> Range- 0 - Max turbo ratio limit
        length       : 0x01
        value        : 0x00
    - EnablePerCorePState :
        name         : Enable or Disable Per Core P State OS control
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable Per Core P State OS control. 0- Disable; <b>1- Enable</b>
        length       : 0x01
        value        : 0x01
    - EnableHwpAutoPerCorePstate :
        name         : Enable or Disable HwP Autonomous Per Core P State OS control
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable HwP Autonomous Per Core P State OS control. 0- Disable; <b>1- Enable</b>
        length       : 0x01
        value        : 0x01
    - EnableHwpAutoEppGrouping :
        name         : Enable or Disable HwP Autonomous EPP Grouping
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable HwP Autonomous EPP Grouping. 0- Disable; <b>1- Enable</b>
        length       : 0x01
        value        : 0x01
    - EnableEpbPeciOverride :
        name         : Enable or Disable EPB override over PECI
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable EPB override over PECI. <b>0- Disable;</b> 1- Enable
        length       : 0x01
        value        : 0x00
    - EnableFastMsrHwpReq :
        name         : Enable or Disable Fast MSR for IA32_HWP_REQUEST
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable Fast MSR for IA32_HWP_REQUEST. 0- Disable;<b> 1- Enable</b>
        length       : 0x01
        value        : 0x0
    - ReservedCpuPostMemTest :
        name         : ReservedCpuPostMemTest
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Reserved for CPU Post-Mem Test
        length       : 0x11
        value        : {0x00}
    - Psi3Enable   :
        name         : Power State 3 enable/disable
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFF)
        option       : $EN_DIS
        help         : >
                       PCODE MMIO Mailbox- Power State 3 enable/disable; 0- Disable; <b>1- Enable</b>. For all VR Indexes
        length       : 0x05
        value        : {0x01, 0x01, 0x01, 0x01, 0x01}
    - Psi4Enable   :
        name         : Power State 4 enable/disable
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFF)
        help         : >
                       PCODE MMIO Mailbox- Power State 4 enable/disable; 0- Disable; <b>1- Enable</b>.For all VR Indexes
        length       : 0x05
        value        : {0x01, 0x01, 0x01, 0x01, 0x01}
    - ImonSlope    :
        name         : Imon slope correction
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFFFFFF)
        struct       : UINT16
        help         : >
                       PCODE MMIO Mailbox- Imon slope correction. Specified in 1/100 increment values. Range is 0-200. 125 = 1.25. <b>0- Auto</b>.For all VR Indexes
        length       : 0x0A
        value        : {0:0W, 0x00, 0x00, 0x00, 0x00, 0x00}
    - ImoniOffset  :
        name         : Imon offset correction
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFFFFFF)
        struct       : UINT16
        help         : >
                       PCODE MMIO Mailbox- Imon offset correction. Value is a 2's complement signed integer. Units 1/1000, Range 0-63999. For an offset = 12.580, use 12580. <b>0- Auto</b>
        length       : 0x0A
        value        : {0:0W, 0x0, 0x0, 0x0, 0x0, 0x0}
    - VrConfigEnable :
        name         : Enable/Disable BIOS configuration of VR
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFF)
        help         : >
                       Enable/Disable BIOS configuration of VR; <b>0- Disable</b>; 1- Enable.For all VR Indexes
        length       : 0x05
        value        : {0x01, 0x01, 0x01, 0x01, 0x01}
    - TdcEnable    :
        name         : Thermal Design Current enable/disable
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFF)
        help         : >
                       PCODE MMIO Mailbox- Thermal Design Current enable/disable; <b>0- Disable</b>; 1- Enable.For all VR Indexes
        length       : 0x05
        value        : {0x00, 0x00, 0x00, 0x00, 0x00}
    - TdcTimeWindow :
        name         : Thermal Design Current time window
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFF)
        help         : >
                       PCODE MMIO Mailbox- Thermal Design Current time window. Defined in milli seconds. Valid Values 1 - 1ms , 2 - 2ms , 3 - 3ms , 4 - 4ms , 5 - 5ms , 6 - 6ms , 7 - 7ms , 8 - 8ms , 10 - 10ms.For all VR Indexe
        length       : 0x05
        value        : {0x01, 0x01, 0x01, 0x01, 0x01}
    - TdcLock      :
        name         : Thermal Design Current Lock
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFF)
        help         : >
                       PCODE MMIO Mailbox- Thermal Design Current Lock; <b>0- Disable</b>; 1- Enable.For all VR Indexes
        length       : 0x05
        value        : {0x00, 0x00, 0x00, 0x00, 0x00}
    - PsysSlope    :
        name         : Platform Psys slope correction
        type         : EditNum, HEX, (0x00,0xC8)
        help         : >
                       PCODE MMIO Mailbox- Platform Psys slope correction. <b>0 - Auto</b> Specified in 1/100 increment values. Range is 0-200. 125 = 1.25
        length       : 0x01
        value        : 0x00
    - PsysOffset   :
        name         : Platform Psys offset correction
        type         : EditNum, HEX, (0x00,0xFF)
        help         : >
                       PCODE MMIO Mailbox- Platform Psys offset correction. <b>0 - Auto</b> Units 1/4, Range 0-255. Value of 100 = 100/4 = 25 offset
        length       : 0x01
        value        : 0x00
    - AcousticNoiseMitigation :
        name         : Acoustic Noise Mitigation feature
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or Disable Acoustic Noise Mitigation feature. <b>0- Disabled</b>; 1- Enabled
        length       : 0x01
        value        : 0x00
    - FastPkgCRampDisableIa :
        name         : Disable Fast Slew Rate for Deep Package C States for VR IA domain
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Disable Fast Slew Rate for Deep Package C States based on Acoustic Noise Mitigation feature enabled. <b>0- False</b>; 1- True
        length       : 0x01
        value        : 0x00
    - SlowSlewRateForIa :
        name         : Slew Rate configuration for Deep Package C States for VR IA domain
        type         : Combo
        option       : 0:Fast/2, 1:Fast/4, 2:Fast/8, 3:Fast/16
        help         : >
                       Slew Rate configuration for Deep Package C States for VR IA domain based on Acoustic Noise Mitigation feature enabled. <b>0- Fast/2</b>; 1- Fast/4; 2- Fast/8; 3- Fast/16
        length       : 0x01
        value        : 0x00
    - SlowSlewRateForGt :
        name         : Slew Rate configuration for Deep Package C States for VR GT domain
        type         : Combo
        option       : 0:Fast/2, 1:Fast/4, 2:Fast/8, 3:Fast/16
        help         : >
                       Slew Rate configuration for Deep Package C States for VR GT domain based on Acoustic Noise Mitigation feature enabled. <b>0- Fast/2</b>; 1- Fast/4; 2- Fast/8; 3- Fast/16
        length       : 0x01
        value        : 0x00
    - SlowSlewRateForSa :
        name         : Slew Rate configuration for Deep Package C States for VR SA domain
        type         : Combo
        option       : 0:Fast/2, 1:Fast/4, 2:Fast/8, 3:Fast/16
        help         : >
                       Slew Rate configuration for Deep Package C States for VR SA domain based on Acoustic Noise Mitigation feature enabled. <b>0- Fast/2</b>; 1- Fast/4; 2- Fast/8; 3- Fast/16
        length       : 0x01
        value        : 0x00
    - TdcCurrentLimit :
        name         : Thermal Design Current current limit
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFFFFFF)
        struct       : UINT16
        help         : >
                       PCODE MMIO Mailbox- Thermal Design Current current limit. Specified in 1/8A units. Range is 0-4095. 1000 = 125A. <b>0- Auto</b>. For all VR Indexes
        length       : 0xA
        value        : {0:0W, 0x0 , 0x0, 0x0 , 0x0 , 0x0}
    - AcLoadline   :
        name         : AcLoadline}TYPE:{EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFFFFFF)
        struct       : UINT16
        help         : >
                       PCODE MMIO Mailbox- AcLoadline in 1/100 mOhms (ie. 1250 = 12.50 mOhm); Range is 0-6249. <b>Intel Recommended Defaults vary by domain and SKU.
        length       : 0xA
        value        : {0:0W, 0x00 , 0x00, 0x00 , 0x00 , 0x00}
    - DcLoadline   :
        name         : DcLoadline
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFFFFFF)
        struct       : UINT16
        help         : >
                       PCODE MMIO Mailbox- DcLoadline in 1/100 mOhms (ie. 1250 = 12.50 mOhm); Range is 0-6249.<b>Intel Recommended Defaults vary by domain and SKU.</b>
        length       : 0xA
        value        : {0:0W, 0x00 , 0x00, 0x00 , 0x00 , 0x00}
    - Psi1Threshold :
        name         : Power State 1 Threshold current
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFFFFFF)
        struct       : UINT16
        help         : >
                       PCODE MMIO Mailbox- Power State 1 current cuttof in 1/4 Amp increments. Range is 0-128A.
        length       : 0xA
        value        : {0:0W,  0x50, 0x50, 0x50, 0x50, 0x50 }
    - Psi2Threshold :
        name         : Power State 2 Threshold current
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFFFFFF)
        struct       : UINT16
        help         : >
                       PCODE MMIO Mailbox- Power State 2 current cuttof in 1/4 Amp increments. Range is 0-128A.
        length       : 0xA
        value        : {0:0W,  0x14, 0x14, 0x14, 0x14, 0x14 }
    - Psi3Threshold :
        name         : Power State 3 Threshold current
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFFFFFF)
        struct       : UINT16
        help         : >
                       PCODE MMIO Mailbox- Power State 3 current cuttof in 1/4 Amp increments. Range is 0-128A.
        length       : 0xA
        value        : {0:0W,  0x4, 0x4, 0x4, 0x4, 0x4 }
    - IccMax       :
        name         : Icc Max limit
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFFFFFF)
        struct       : UINT16
        help         : >
                       PCODE MMIO Mailbox- VR Icc Max limit. 0-255A in 1/4 A units. 400 = 100A
        length       : 0xA
        value        : {0:0W, 0x00 , 0x00, 0x00 , 0x00 , 0x00}
    - VrVoltageLimit :
        name         : VR Voltage Limit
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFFFFFF)
        struct       : UINT16
        help         : >
                       PCODE MMIO Mailbox- VR Voltage Limit. Range is 0-7999mV.
        length       : 0xA
        value        : {0:0W, 0x0 , 0x0, 0x0 , 0x0 , 0x0}
    - FastPkgCRampDisableGt :
        name         : Disable Fast Slew Rate for Deep Package C States for VR GT domain
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Disable Fast Slew Rate for Deep Package C States based on Acoustic Noise Mitigation feature enabled. <b>0- False</b>; 1- True
        length       : 0x01
        value        : 0x00
    - FastPkgCRampDisableSa :
        name         : Disable Fast Slew Rate for Deep Package C States for VR SA domain
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Disable Fast Slew Rate for Deep Package C States based on Acoustic Noise Mitigation feature enabled. <b>0- False</b>; 1- True
        length       : 0x01
        value        : 0x00
    - SendVrMbxCmd :
        name         : Enable VR specific mailbox command
        type         : Combo
        option       : $EN_DIS
        help         : >
                       VR specific mailbox commands. <b>00b - no VR specific command sent.</b>  01b - A VR mailbox command specifically for the MPS IMPV8 VR will be sent. 10b - VR specific command sent for PS4 exit issue. 11b - Reserved.
        length       : 0x01
        value        : 0x00
    - SkipMpInit   :
        name         : Skip Multi-Processor Initialization
        type         : Combo
        option       : $EN_DIS
        help         : >
                       When this is skipped, boot loader must initialize processors before SilicionInit API. </b>0- Initialize; <b>1- Skip
        length       : 0x01
        value        : 0x00
    - FivrRfiFrequency :
        name         : FIVR RFI Frequency
        type         : EditNum, HEX, (0x0,0xFFFF)
        help         : >
                       PCODE MMIO Mailbox- Set the desired RFI frequency, in increments of 100KHz. <b>0- Auto</b>. Range varies based on XTAL clock- 0-1918 (Up to 191.8HMz) for 24MHz clock; 0-1535 (Up to 153.5MHz) for 19MHz clock.
        length       : 0x02
        value        : 0x00
    - FivrSpreadSpectrum :
        name         : FIVR RFI Spread Spectrum
        type         : EditNum, HEX, (0x0,0xFF)
        help         : >
                       PCODE MMIO Mailbox- FIVR RFI Spread Spectrum, in 0.1% increments. <b>0- 0%</b>; Range- 0.0% to 10.0% (0-100).
        length       : 0x01
        value        : 0x08
    - FastPkgCRampDisableFivr :
        name         : Disable Fast Slew Rate for Deep Package C States for VR FIVR domain
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Disable Fast Slew Rate for Deep Package C States based on Acoustic Noise Mitigation feature enabled. <b>0- False</b>; 1- True
        length       : 0x01
        value        : 0x00
    - SlowSlewRateForFivr :
        name         : Slew Rate configuration for Deep Package C States for VR FIVR domain
        type         : Combo
        option       : 0:Fast/2, 1:Fast/4, 2:Fast/8, 3:Fast/16
        help         : >
                       Slew Rate configuration for Deep Package C States for VR FIVR domain based on Acoustic Noise Mitigation feature enabled. <b>0- Fast/2</b>; 1- Fast/4; 2- Fast/8; 3- Fast/16
        length       : 0x01
        value        : 0x00
    - CpuBistData  :
        name         : CpuBistData
        type         : EditNum, HEX, (0x0,0xFFFFFFFF)
        help         : >
                       Pointer CPU BIST Data
        length       : 0x4
        value        : 0
    - CpuMpPpi     :
        name         : CpuMpPpi
        type         : EditNum, HEX, (0x0,0xFFFFFFFF)
        help         : >
                       Pointer for CpuMpPpi
        length       : 0x4
        value        : 0
    - CpuMpHob     :
        name         : CpuMpHob
        type         : EditNum, HEX, (0x0,0xFFFFFFFF)
        help         : >
                       Pointer for CpuMpHob. This is optional data buffer for CpuMpPpi usage.
        length       : 0x4
        value        : 0
    - CpuPostMemRsvd :
        length       : 0x10
        value        : {0x00}
    - EnableMinVoltageOverride :
        name         : Enable or Disable Minimum Voltage Override
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable or disable Minimum Voltage overrides ; <b>0- Disable</b>; 1- Enable.
        length       : 0x01
        value        : 0x0
    - MinVoltageRuntime :
        name         : Min Voltage for Runtime
        type         : EditNum, HEX, (0x00,0x7CF)
        help         : >
                       PCODE MMIO Mailbox- Minimum voltage for runtime. Valid if EnableMinVoltageOverride = 1. Range 0 to 1999mV. <b> 0- 0mV </b>
        length       : 0x02
        value        : 0x00
    - ProcessorTraceMemBase :
        name         : Base of memory region allocated for Processor Trace
        type         : EditNum, HEX, (0x00, 0xFFFFFFFFFFFFFFFF)
        help         : >
                       Base address of memory region allocated for Processor Trace. Processor Trace requires 2^N alignment and size in bytes per thread, from 4KB to 128MB. <b>0- Disable</b>
        length       : 0x08
        value        : 0x0000000000000000
    - ProcessorTraceMemLength :
        name         : Memory region allocation for Processor Trace
        type         : EditNum, HEX, (0x00, 0xFFFFFFFF)
        help         : >
                       Length in bytes of memory region allocated for Processor Trace. Processor Trace requires 2^N alignment and size in bytes per thread, from 4KB to 128MB. <b>0- Disable</b>
        length       : 0x04
        value        : 0x00000000
    - MinVoltageC8 :
        name         : Min Voltage for C8
        type         : EditNum, HEX, (0x00,0x7CF)
        help         : >
                       PCODE MMIO Mailbox- Minimum voltage for C8. Valid if EnableMinVoltageOverride = 1. Range 0 to 1999mV. <b> 0- 0mV </b>
        length       : 0x02
        value        : 0x00
    - ReservedCpuPostMemProduction :
        name         : ReservedCpuPostMemProduction
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Reserved for CPU Post-Mem Production
        length       : 0x8
        value        : {0x00}
    - TurboRatioLimitRatio :
        name         : Turbo Ratio Limit Ratio array
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFF)
        help         : >
                       TurboRatioLimitRatio[7-0] will pair with TurboRatioLimitNumCore[7-0] to determine the active core ranges for each frequency point.
        length       : 0x08
        value        : {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}
    - TurboRatioLimitNumCore :
        name         : Turbo Ratio Limit Num Core array
        type         : EditNum, HEX, (0x00, 0xFFFFFFFF)
        help         : >
                       TurboRatioLimitNumCore[7-0] will pair with TurboRatioLimitRatio[7-0] to determine the active core ranges for each frequency point.
        length       : 0x08
        value        : {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}
    - AtomTurboRatioLimitRatio :
        name         : Turbo Ratio Limit Ratio array
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFF)
        help         : >
                       AtomTurboRatioLimitRatio[7-0] will pair with AtomTurboRatioLimitNumCore[7-0] to determine the active core ranges for each frequency point.
        length       : 0x08
        value        : {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}
    - AtomTurboRatioLimitNumCore :
        name         : Turbo Ratio Limit Ratio array
        type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFF)
        help         : >
                       AtomTurboRatioLimitNumCore[7-0] will pair with AtomTurboRatioLimitRatio[7-0] to determine the active core ranges for each frequency point.
        length       : 0x08
        value        : {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}
    - Dummy        :
        length       : 0x2
        value        : 0x0


  - $ACTION      :
      page         : PSD:SEC:"PSD"
  - $ACTION      :
      page         : PSD
  - PSD_CFG_DATA :
    - !expand { CFGHDR_TMPL : [ PSD_CFG_DATA, 0x800, 0, 0 ] }
    - EnablePsd    :
        name         : Platform Security Discovery (PSD)
        type         : Combo
        option       : 0:Disabled, 1:Enabled
        help         : >
                       Enable/Disable Platform Security Discovery (PSD)
        length       : 0x04
        value        : 0x1



  - $ACTION      :
      page         : PEP::"Power Engine Plugin (PEP) Options"
  - PEP_CFG_DATA :
    - !expand { CFGHDR_TMPL : [ PEP_CFG_DATA, 0x900, 0, 0 ] }
    - PepSataContraints :
        name         : Low Power constraints Configuration for sata
        type         : Combo
        option       : 0:None, 1:Adapter D0/F1, 2:Raid, 3:Adapter D3
        help         : >
                       0:None, 1:Adapter D0/F1, 2:Raid, 3:Adapter D3
        length       : 0x01
        value        : 0x3
    - PepUart      :
        name         : Enable/disable Low Power constraints Uart
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable- Enable UART, Disable- Disable UART
        length       : 0x01
        value        : 0x1
    - PepI2c0      :
        name         : Enable/disable Low Power constraints I2C0
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable- Enable I2c0, Disable- Disable I2c0
        length       : 0x01
        value        : 0x1
    - PepI2c1      :
        name         : Enable/disable Low Power constraints I2C1
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable- Enable I2c1, Disable- Disable I2c1
        length       : 0x01
        value        : 0x1
    - PepXhci      :
        name         : Enable/disable Low Power constraints Xhci
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable- Enable Xhci, Disable- Disable Xhci
        length       : 0x01
        value        : 0x1
    - PepAudio     :
        name         : Enable/disable Low Power constraints Audio
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable- Enable Audio, Disable- Disable Audio
        length       : 0x01
        value        : 0x1
    - PepGfx       :
        name         : Enable/disable Low Power constraints Gfx
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable- Enable Gfx , Disable- Disable Gfx
        length       : 0x01
        value        : 0x1
    - PepCpu       :
        name         : Enable/disable Low Power constraints Cpu
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable- Enable Cpu , Disable- Disable Cpu
        length       : 0x01
        value        : 0x1
    - PepEmmc       :
        name         : Enable/disable Low Power constraints eMMC
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable- Enable eMMC , Disable- Disable eMMC
        length       : 0x01
        value        : 0x0
    - PepI2c2      :
        name         : Enable/disable Low Power constraints I2C2
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable- Enable I2c2, Disable- Disable I2c2
        length       : 0x01
        value        : 0x1
    - PepI2c3      :
        name         : Enable/disable Low Power constraints I2C3
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable- Enable I2c3, Disable- Disable I2c3
        length       : 0x01
        value        : 0x1
    - PepI2c4      :
        name         : Enable/disable Low Power constraints I2C4
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable- Enable I2c4, Disable- Disable I2c4
        length       : 0x01
        value        : 0x1
    - PepI2c5      :
        name         : Enable/disable Low Power constraints I2C5
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable- Enable I2c5, Disable- Disable I2c5
        length       : 0x01
        value        : 0x1
    - PepI2c6      :
        name         : Enable/disable Low Power constraints I2C6
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable- Enable I2c6, Disable- Disable I2c6
        length       : 0x01
        value        : 0x1
    - PepI2c7      :
        name         : Enable/disable Low Power constraints I2C7
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable- Enable I2c7, Disable- Disable I2c7
        length       : 0x01
        value        : 0x1
    - PepUart      :
        name         : Enable/disable Low Power constraints Uart
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable- Enable UART, Disable- Disable UART
        length       : 0x01
        value        : 0x1
    - PepSpi       :
        name         : Enable/disable Low Power constraints SPI
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable- Enable SPI, Disable- Disable SPI
        length       : 0x01
        value        : 0x1
     - PepIpu       :
        name         : Enable/disable Low Power constraints Ipu
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable- Enable Ipu, Disable- Disable Ipu
        length       : 0x01
        value        : 0x1
    - PepCsme      :
        name         : Enable/disable Low Power constraints Csme
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable- Enable Csme, Disable- Disable Csme
        length       : 0x01
        value        : 0x1
    - PepGbe       :
        name         : Enable/disable Low Power constraints Gbe
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable- Enable Gbe, Disable- Disable Gbe
        length       : 0x01
        value        : 0x1
    - PepThc0      :
        name         : Enable/disable Low Power constraints Thc0
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable- Enable Thc0, Disable- Disable Thc0
        length       : 0x01
        value        : 0x1
    - PepThc1      :
        name         : Enable/disable Low Power constraints Thc1
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable- Enable Thc1, Disable- Disable Thc1
        length       : 0x01
        value        : 0x1
    - PepTcss      :
        name         : Enable/disable Low Power constraints Tcss
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable- Enable Tcss , Disable- Disable Tcss
        length       : 0x01
        value        : 0x1
    - PepGna       :
        name         : Enable/disable Low Power constraints Gna
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable- Enable Gna , Disable- Disable Gna
        length       : 0x01
        value        : 0x1
    - PepVmd       :
        name         : Enable/disable Low Power constraints Vmd
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable- Enable Vmd , Disable- Disable Vmd
        length       : 0x01
        value        : 0x1
    - PepHeci3       :
        name         : Enable/disable Low Power constraints Heci3
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable- Enable Heci3 , Disable- Disable Heci3
        length       : 0x01
        value        : 0x1
    - PepPcieStorage :
        name         : Low Power constraints Configuration for Pcie Storage
        type         : Combo
        option       : 0:No constraint, 1:Pcie D0/F1, 3:Pcie D3
        help         : >
                       0:No constraint, 1:Pcie D0/F1, 3:Pcie D3
        length       : 0x01
        value        : 0x3
    - PepPcieLan :
        name         : Low Power constraints Configuration for LAN
        type         : Combo
        option       : 0:No constraint, 1:Pcie D0/F1, 3:Pcie D3
        help         : >
                       0:No constraint, 1:Pcie D0/F1, 3:Pcie D3
        length       : 0x01
        value        : 0x1
    - PepPcieWlan :
        name         : Low Power constraints Configuration for WLAN
        type         : Combo
        option       : 0:No constraint, 1:Pcie D0/F1, 3:Pcie D3
        help         : >
                       0:No constraint, 1:Pcie D0/F1, 3:Pcie D3
        length       : 0x01
        value        : 0x1
    - PepPcieGfx :
        name         : Low Power constraints Configuration for Gfx
        type         : Combo
        option       : 0:No constraint, 1:Pcie D0/F1, 3:Pcie D3
        help         : >
                       0:No constraint, 1:Pcie D0/F1, 3:Pcie D3
        length       : 0x01
        value        : 0x1
    - PepPcieOther :
        name         : Low Power constraints Configuration for Other
        type         : Combo
        option       : 0:No constraint, 1:Pcie D0/F1, 3:Pcie D3
        help         : >
                       0:No constraint, 1:Pcie D0/F1, 3:Pcie D3
        length       : 0x01
        value        : 0x0
    - PepPcieDg    :
        name         : Enable/disable Low Power constraints PcieDg
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable- Enable PcieDg , Disable(Default)- Disable PcieDg
        length       : 0x01
        value        : 0x0
    - PepUfs0    :
        name         : Enable/disable Low Power constraints Ufs0
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable- Enable Ufs0 , Disable(Default)- Disable Ufs0
        length       : 0x01
        value        : 0x0
    - PepUfs1    :
        name         : Enable/disable Low Power constraints Ufs1
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable- Enable Ufs0 , Disable(Default)- Disable Ufs1
        length       : 0x01
        value        : 0x0
    - Dummy        :
        length       : 0x1
        value        : 0x0


  $ACTION      :
      page         : FUSA:GEN:"FuSa Settings"
  - $ACTION      :
      page         : FUSA
  - FUSA_CFG_DATA :
    - !expand { CFGHDR_TMPL : [ FUSA_CFG_DATA, 0x210, 0, 0 ] }
    - FusaPeriodicScanBist0 :
        name         : Periodic Scan BIST - E-cores Module 0
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enabling this will execute periodic scan BIST during boot on E-cores Module 0, 0: Disable, 1: Enable
        length       : 0x01
        value        : 0x0
    - FusaPeriodicScanBist1 :
        name         : Periodic Scan BIST - E-cores Module 1
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enabling this will execute periodic scan BIST during boot on E-cores Module 1, 0: Disable, 1: Enable
        length       : 0x01
        value        : 0x0
    - FusaPeriodicArrayBist0 :
        name         : Periodic Array BIST - E-cores Module 0
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enabling this will execute periodic array BIST during boot on E-cores Module 0, 0: Disable, 1: Enable
        length       : 0x01
        value        : 0x0
    - FusaPeriodicArrayBist1 :
        name         : Periodic Array BIST - E-cores Module 1
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enabling this will execute periodic array BIST during boot on E-cores Module 1, 0: Disable, 1: Enable
        length       : 0x01
        value        : 0x0
    - Module0Lockstep :
        name         : Fusa Module 0 Lockstep Configuration
        type         : Combo
        option       : 0: Disable lockstep, 1: Enable lockstep for Core 0 with Core 1; Core 2 with Core 3, 2: Enable lockstep for Core 0 with Core 1, 3: Enable lockstep for Core 2 with Core 3
        help         : >
                       Enable/Disable Lockstep for Atom module 0, which has 4 cores;
        length       : 0x01
        value        : 0x0
    - Module1Lockstep :
        name         : Fusa Module 1 Lockstep Configuration
        type         : Combo
        option       : 0: Disable lockstep, 1: Enable lockstep for Core 0 with Core 1; Core 2 with Core 3, 2: Enable lockstep for Core 0 with Core 1, 3: Enable lockstep for Core 2 with Core 3
        help         : >
                       Enable/Disable Lockstep for Atom module 1, which has 4 cores;
        length       : 0x01
        value        : 0x0
    - DisplayFusaConfigEnable :
        name         : FuSa Display Parity
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Display Parity and error reporting configuration
        length       : 0x01
        value        : 0x0
    - GraphicFusaConfigEnable :
        name         : FuSa Graphics Parity
        type         : Combo
        option       : $EN_DIS
        help         : >
                       GT Parity and error reporting configuration
        length       : 0x01
        value        : 0x0
    - OpioFusaConfigEnable :
        name         : FuSa OPI Parity
        type         : Combo
        option       : $EN_DIS
        help         : >
                       OPI Parity and error reporting configuration
        length       : 0x01
        value        : 0x0
    - IopFusaConfigEnable :
        name         : FuSa IOP Parity
        type         : Combo
        option       : $EN_DIS
        help         : >
                       IOP Parity and error reporting configuration
        length       : 0x01
        value        : 0x0
    - PsfFusaConfigEnable :
        name         : FuSa PSF Parity
        type         : Combo
        option       : $EN_DIS
        help         : >
                       PSF Parity and error reporting configuration
        length       : 0x01
        value        : 0x0
    - McParity :
        name         : FuSa MC/CMF Parity
        type         : Combo
        option       : $EN_DIS
        help         : >
                       MC and CMF Parity and error reporting configuration
        length       : 0x01
        value        : 0x0
    - IbeccParity :
        name         : FuSa IBECC Parity
        type         : Combo
        option       : $EN_DIS
        help         : >
                       IBECC Parity and error reporting configuration
        length       : 0x01
        value        : 0x0
    - DiagGspiCtrlr :
        name         : Index of GSPI controller to send FuSa diagnostic results.
        type         : EditNum, DEC, (0,2)
        help         : >
                       GSPI Controller index for sending FuSa diagnostic results. RPL-P supports 0, 1, or 2.
        length       : 0x01
        value        : 0x0

  - $ACTION      :
      page         : GFX
  - GRAPHICS_CFG_DATA :
    - !expand { CFGHDR_TMPL : [ GRAPHICS_CFG_DATA, 0x300, 0, 0 ] }
    - IgdDvmt50PreAlloc :
        name         : Internal Graphics Pre-allocated Memory
        type         : Combo
        option       : >
                       0x00:0MB, 0x01:32MB, 0x02:64MB, 0x03:96MB, 0x04:128MB, 0x05:160MB, 0xF0:4MB, 0xF1:8MB, 0xF2:12MB, 0xF3:16MB, 0xF4:20MB,
                       0xF5:24MB, 0xF6:28MB, 0xF7:32MB, 0xF8:36MB, 0xF9:40MB, 0xFA:44MB, 0xFB:48MB, 0xFC:52MB, 0xFD:56MB, 0xFE:60MB
        help         : >
                       Size of memory preallocated for internal graphics.
        length       : 0x01
        value        : 0xFE
    - ApertureSize :
        name         : Aperture Size
        type         : Combo
        option       : 0:128 MB, 1:256 MB, 2:512 MB
        help         : >
                       Select the Aperture Size.
        length       : 0x01
        value        : 0x1
    - InternalGfx  :
        name         : Internal Graphics
        type         : Combo
        option       : $EN_DIS
        help         : >
                       Enable/disable internal graphics.
        length       : 0x01
        value        : 0x01
    - PrimaryDisplay :
        name         : Selection of the primary display device
        type         : Combo
        option       : 0:iGFX, 1:PEG, 2:PCIe Graphics on PCH, 3:AUTO, 4:Switchable Graphics
        help         : >
                       0=iGFX, 1=PEG, 2=PCIe Graphics on PCH, 3(Default)=AUTO, 4=Switchable Graphics
        length       : 0x01
        value        : 0x3
    - GttSize      :
        name         : Selection of iGFX GTT Memory size
        type         : Combo
        option       : 1:2MB, 2:4MB, 3:8MB
        help         : >
                       1=2MB, 2=4MB, 3=8MB
        length       : 0x02
        value        : 0x3
    - Dummy        :
        length       : 0x02
        value        : 0x0


  - $ACTION      :
      page         : PLT
  - CAPSULE_INFO_CFG_DATA :
    - !expand { CFGHDR_TMPL : [ CAPSULE_INFO_CFG_DATA, 0x080, 0, 0 ] }
    - DevType      :
        name         : DevType
        type         : Combo
        option       : 0:SATA, 1:SD, 2:EMMC, 3:UFS, 4:SPI, 5:USB, 6:NVME, 7:MAX
        help         : >
                       Specify boot device
        length       : 0x01
        value        : 5
    - DevInstance  :
        name         : Boot Device instance
        type         : Combo
        option       : 0:Device 0, 1:Device 1, 2:Device 2, 3:Device 3
        help         : >
                       Specify boot device instance when then are multple instances
        order        : 0000.0000
        length       : 0x01
        value        : 0
    - Reserved     :
        length       : 0x03
        value        : 0
    - HwPart       :
        name         : Hardware Partition
        type         : Combo
        option       : 0:User Partition, 1:Boot Partition 1, 2:Boot Partition 2
        help         : >
                       Specify hardware partition number
        length       : 0x01
        value        : 0
    - SwPart       :
        name         : Software Partition
        type         : EditNum, INT, (0,127)
        help         : >
                       Specify software partition number
        length       : 0x01
        value        : 0
    - FsType       :
        name         : File System Type
        type         : Combo
        option       : 0:FAT, 1:EXT2, 2:AUTO, 3:RAW
        help         : >
                       Image is loaded from file system instead of raw data
        length       : 0x01
        value        : 2
    - FileName     :
        name         : Capsule File Name
        type         : EditText
        help         : >
                       Specify file name of capsule image  (16-byte max length)
        length       : 0x10
        value        : 'FwuImage.bin'
    - LbaAddr      :
        name         : LBA address for capsule image)
        type         : EditNum, HEX, (0,0xFFFFFFFF)
        help         : >
                       specify LBA address where to find capsule image
        length       : 0x04
        value        : 0
