

================================================================
== Vivado HLS Report for 'Loop_LOOP_6_proc'
================================================================
* Date:           Wed Jun 26 00:47:55 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        kernel_matrix_hardware_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.995|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOP_6  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (!tmp_4_i)
	3  / (tmp_4_i)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i5* %kernel_out_stream_dest_V, i5* %kernel_out_stream_id_V, i1* %kernel_out_stream_last_V, i4* %kernel_out_stream_user_V, i4* %kernel_out_stream_strb_V, i4* %kernel_out_stream_keep_V, i32* %kernel_out_stream_data_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %length_x, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "%length_x_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %length_x)"   --->   Operation 8 'read' 'length_x_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %.preheader.i"   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.99>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%os_idx_i = phi i31 [ %os_idx, %0 ], [ 0, %entry ]"   --->   Operation 10 'phi' 'os_idx_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%os_idx_i_cast = zext i31 %os_idx_i to i32" [kernel_matrix_hardware_hls/top.cpp:71]   --->   Operation 11 'zext' 'os_idx_i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (2.47ns)   --->   "%tmp_4_i = icmp slt i32 %os_idx_i_cast, %length_x_read" [kernel_matrix_hardware_hls/top.cpp:71]   --->   Operation 12 'icmp' 'tmp_4_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (2.52ns)   --->   "%os_idx = add i31 %os_idx_i, 1" [kernel_matrix_hardware_hls/top.cpp:74]   --->   Operation 13 'add' 'os_idx' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %tmp_4_i, label %0, label %.exit" [kernel_matrix_hardware_hls/top.cpp:71]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_6_i = zext i31 %os_idx_i to i64" [kernel_matrix_hardware_hls/top.cpp:73]   --->   Operation 15 'zext' 'tmp_6_i' <Predicate = (tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%result_buf_addr = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_6_i" [kernel_matrix_hardware_hls/top.cpp:73]   --->   Operation 16 'getelementptr' 'result_buf_addr' <Predicate = (tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (3.25ns)   --->   "%result_buf_load = load float* %result_buf_addr, align 4" [kernel_matrix_hardware_hls/top.cpp:73]   --->   Operation 17 'load' 'result_buf_load' <Predicate = (tmp_4_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%os_idx_cast = zext i31 %os_idx to i32" [kernel_matrix_hardware_hls/top.cpp:74]   --->   Operation 18 'zext' 'os_idx_cast' <Predicate = (tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.47ns)   --->   "%last_assign = icmp eq i32 %os_idx_cast, %length_x_read" [kernel_matrix_hardware_hls/top.cpp:74]   --->   Operation 19 'icmp' 'last_assign' <Predicate = (tmp_4_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 20 [1/2] (3.25ns)   --->   "%result_buf_load = load float* %result_buf_addr, align 4" [kernel_matrix_hardware_hls/top.cpp:73]   --->   Operation 20 'load' 'result_buf_load' <Predicate = (tmp_4_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_i = bitcast float %result_buf_load to i32" [kernel_matrix_hardware_hls/top.cpp:73]   --->   Operation 21 'bitcast' 'tmp_i' <Predicate = (tmp_4_i)> <Delay = 0.00>
ST_3 : Operation 22 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i4P.i4P.i4P.i32P(i5* %kernel_out_stream_dest_V, i5* %kernel_out_stream_id_V, i1* %kernel_out_stream_last_V, i4* %kernel_out_stream_user_V, i4* %kernel_out_stream_strb_V, i4* %kernel_out_stream_keep_V, i32* %kernel_out_stream_data_V, i5 0, i5 0, i1 %last_assign, i4 0, i4 -1, i4 -1, i32 %tmp_i)" [kernel_matrix_hardware_hls/top.cpp:74]   --->   Operation 22 'write' <Predicate = (tmp_4_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str10) nounwind" [kernel_matrix_hardware_hls/top.cpp:71]   --->   Operation 23 'specloopname' <Predicate = (tmp_4_i)> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_5_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str10)" [kernel_matrix_hardware_hls/top.cpp:71]   --->   Operation 24 'specregionbegin' 'tmp_5_i' <Predicate = (tmp_4_i)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [kernel_matrix_hardware_hls/top.cpp:72]   --->   Operation 25 'specpipeline' <Predicate = (tmp_4_i)> <Delay = 0.00>
ST_4 : Operation 26 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i4P.i4P.i4P.i32P(i5* %kernel_out_stream_dest_V, i5* %kernel_out_stream_id_V, i1* %kernel_out_stream_last_V, i4* %kernel_out_stream_user_V, i4* %kernel_out_stream_strb_V, i4* %kernel_out_stream_keep_V, i32* %kernel_out_stream_data_V, i5 0, i5 0, i1 %last_assign, i4 0, i4 -1, i4 -1, i32 %tmp_i)" [kernel_matrix_hardware_hls/top.cpp:74]   --->   Operation 26 'write' <Predicate = (tmp_4_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str10, i32 %tmp_5_i)" [kernel_matrix_hardware_hls/top.cpp:75]   --->   Operation 27 'specregionend' 'empty' <Predicate = (tmp_4_i)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "br label %.preheader.i" [kernel_matrix_hardware_hls/top.cpp:71]   --->   Operation 28 'br' <Predicate = (tmp_4_i)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 29 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	fifo read on port 'length_x' [12]  (3.63 ns)

 <State 2>: 5ns
The critical path consists of the following:
	'phi' operation ('os_idx') with incoming values : ('os_idx', kernel_matrix_hardware_hls/top.cpp:74) [15]  (0 ns)
	'add' operation ('os_idx', kernel_matrix_hardware_hls/top.cpp:74) [18]  (2.52 ns)
	'icmp' operation ('last', kernel_matrix_hardware_hls/top.cpp:74) [29]  (2.47 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('result_buf_load', kernel_matrix_hardware_hls/top.cpp:73) on array 'result_buf' [26]  (3.25 ns)
	axis write on port 'kernel_out_stream_dest_V' (kernel_matrix_hardware_hls/top.cpp:74) [30]  (0 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
