0.7
2020.2
Nov 18 2020
09:47:47
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/clk_wiz_5MHZ/clk_wiz_5MHZ.v,1620910843,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/Asynchronous_D_FF.v,,clk_wiz_5MHZ,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/clk_wiz_5MHZ/clk_wiz_5MHZ_clk_wiz.v,1620910843,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.gen/sources_1/ip/clk_wiz_5MHZ/clk_wiz_5MHZ.v,,clk_wiz_5MHZ_clk_wiz,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sim_1/new/cpu_test.v,1621011316,verilog,,,,cpu_test,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sim_1/new/wishbone_tb.v,1620723615,verilog,,,,wishbone_tb,,,,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/Asynchronous_D_FF.v,1612252688,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/II.v,,Ansynchronous,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/II.v,1612615918,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/LLbit_reg.v,,ii,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/LLbit_reg.v,1618386127,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeDEreg.v,,LLbit_reg,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeDEreg.v,1620908607,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeEMreg.v,,PipeDEreg,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeEMreg.v,1620908703,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeEXE.v,,PipeEMreg,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeEXE.v,1618395959,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeID.v,,PipeEXE,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeID.v,1620907628,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeIF.v,,PipeID,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeIF.v,1612695587,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeIR.v,,PipeIF,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeIR.v,1613376047,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeMEM.v,,PipeIR,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeMEM.v,1620909745,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeMWreg.v,,PipeMEM,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeMWreg.v,1613461252,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeWB.v,,PipeMWreg,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/PipeWB.v,1613461295,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v,,PipeWB,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/alu.v,1618589648,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/clo.v,,ADD;ADDU;AND;LUI;NOR;OR;SLLSLR;SLT;SLTU;SRA;SRL;SUB;SUBU;XOR;alu;alu_selector,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/clo.v,1618128845,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/clz.v,,clo,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/clz.v,1613484236,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/complement.v,,clz,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/complement.v,1613465710,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cp0.v,,complement32;complement64,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cp0.v,1618722013,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cpmem.v,,cp0,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cpmem.v,1620909661,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cpu.v,,cpmem,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cpu.v,1620920698,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cpu_top.v,,cpu,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cpu_top.v,1621004460,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v,,cpu_top,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/cu.v,1620908486,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/decoder.v,,cu,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/decoder.v,1618638997,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/direct.v,,decoder,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/direct.v,1613462559,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/div.v,,direct,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/div.v,1613465959,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/extend.v,,div;divu,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/extend.v,1612348585,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/hi_lo_function.v,,extend1;extend16;extend18;extend5;extend8,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/hi_lo_function.v,1618132337,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mult.v,,hi_lo_function,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mult.v,1613466016,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mux.v,,mult;multu,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/mux.v,1618388432,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/npc.v,,mux2_32;mux_alu;mux_hi;mux_lo;mux_pc;mux_rf,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/npc.v,1612324193,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/pcreg.v,,npc,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/pcreg.v,1612253431,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/predictor.v,,pcreg,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/predictor.v,1613882405,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/regfile.v,,predictor,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sources_1/new/cpu/regfile.v,1613880272,verilog,,G:/document/semester6/ComputerSystemExperiment/Wishbone/Wishbone.srcs/sim_1/new/cpu_test.v,,regfile,,,../../../../Wishbone.gen/sources_1/ip/clk_wiz_200MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_25MHZ;../../../../Wishbone.gen/sources_1/ip/clk_wiz_5MHZ,,,,,
