#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b5262756e0 .scope module, "maintestbench2" "maintestbench2" 2 3;
 .timescale 0 0;
v000001b5263306a0_0 .var "clock", 0 0;
v000001b5263302e0_0 .var/i "i", 31 0;
v000001b526330420_0 .var "reset", 0 0;
S_000001b5262e9020 .scope module, "maintestbench2" "main2" 2 7, 3 14 0, S_000001b5262756e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
v000001b52632fe80_0 .net "ALUop", 1 0, v000001b5262e4850_0;  1 drivers
v000001b526330e20_0 .net "ALUsrc", 0 0, v000001b5262e48f0_0;  1 drivers
v000001b526331000_0 .net "Branch", 0 0, v000001b5262e4c10_0;  1 drivers
v000001b526330ec0_0 .net "MenRead", 0 0, v000001b52632f3b0_0;  1 drivers
v000001b526331780_0 .net "MenToReg", 0 0, v000001b52632e370_0;  1 drivers
v000001b526330880_0 .net "MenWrite", 0 0, v000001b52632f810_0;  1 drivers
o000001b5262ecb08 .functor BUFZ 1, C4<z>; HiZ drive
v000001b526331280_0 .net "aluZero", 0 0, o000001b5262ecb08;  0 drivers
o000001b5262eca78 .functor BUFZ 1, C4<z>; HiZ drive
v000001b526330b00_0 .net "branch", 0 0, o000001b5262eca78;  0 drivers
v000001b526331320_0 .net "clock", 0 0, v000001b5263306a0_0;  1 drivers
v000001b526330c40_0 .net "enderecoPC", 31 0, v000001b52632fa90_0;  1 drivers
v000001b526330560_0 .net "instrucao", 31 0, v000001b52632e050_0;  1 drivers
v000001b526331960_0 .net "readData1", 31 0, v000001b5263307e0_0;  1 drivers
v000001b526330ce0_0 .net "readData2", 31 0, v000001b5263311e0_0;  1 drivers
v000001b526330380_0 .net "regWrite", 0 0, v000001b52632f130_0;  1 drivers
v000001b526330060_0 .net "reset", 0 0, v000001b526330420_0;  1 drivers
v000001b5263313c0_0 .net "saidaADD", 31 0, v000001b5262e5390_0;  1 drivers
v000001b526331460_0 .net "saidaADD4", 31 0, v000001b5262e4d50_0;  1 drivers
v000001b526331500_0 .net "saidaALU", 31 0, v000001b5262e4df0_0;  1 drivers
v000001b526331820_0 .net "saidaALUcontrol", 3 0, v000001b52632f8b0_0;  1 drivers
v000001b52632ff20_0 .net "saidaDM", 31 0, v000001b52632e7d0_0;  1 drivers
v000001b526330100_0 .net "saidaImmGen", 31 0, v000001b52632ee10_0;  1 drivers
v000001b5263301a0_0 .net "saidaMuxALU", 31 0, v000001b52632ddd0_0;  1 drivers
v000001b52632fd40_0 .net "saidaMuxDM", 31 0, v000001b52632df10_0;  1 drivers
v000001b52632ffc0_0 .net "saidaPC", 31 0, v000001b52632e4b0_0;  1 drivers
v000001b526330240_0 .net "saidaZeroALU", 0 0, v000001b5262e4ad0_0;  1 drivers
L_000001b526330f60 .part v000001b52632e050_0, 0, 7;
L_000001b5263318c0 .part v000001b52632e050_0, 15, 5;
L_000001b5263304c0 .part v000001b52632e050_0, 20, 5;
L_000001b526330740 .part v000001b52632e050_0, 7, 5;
L_000001b526331a00 .part v000001b52632e050_0, 25, 7;
L_000001b526330920 .part v000001b52632e050_0, 12, 3;
S_000001b52629c530 .scope module, "ADD" "add" 3 141, 4 1 0, S_000001b5262e9020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "saidaPC";
    .port_info 3 /INPUT 32 "saidaImmGen";
    .port_info 4 /OUTPUT 32 "saida";
v000001b5262e5070_0 .net *"_ivl_2", 30 0, L_000001b5263309c0;  1 drivers
L_000001b526353028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b5262e5110_0 .net *"_ivl_4", 0 0, L_000001b526353028;  1 drivers
v000001b5262e4990_0 .net "clock", 0 0, v000001b5263306a0_0;  alias, 1 drivers
v000001b5262e4cb0_0 .net "mudancaIMM", 31 0, L_000001b526330a60;  1 drivers
v000001b5262e5610_0 .net "reset", 0 0, v000001b526330420_0;  alias, 1 drivers
v000001b5262e5390_0 .var "saida", 31 0;
v000001b5262e5570_0 .net "saidaImmGen", 31 0, v000001b52632ee10_0;  alias, 1 drivers
v000001b5262e5430_0 .net "saidaPC", 31 0, v000001b52632e4b0_0;  alias, 1 drivers
E_000001b5262d7290 .event posedge, v000001b5262e4990_0;
L_000001b5263309c0 .part v000001b52632ee10_0, 0, 31;
L_000001b526330a60 .concat [ 1 31 0 0], L_000001b526353028, L_000001b5263309c0;
S_000001b52629c6c0 .scope module, "ADD4" "add4" 3 53, 5 1 0, S_000001b5262e9020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "saidaPC";
    .port_info 3 /OUTPUT 32 "saida";
v000001b5262e54d0_0 .net "clock", 0 0, v000001b5263306a0_0;  alias, 1 drivers
v000001b5262e56b0_0 .net "reset", 0 0, v000001b526330420_0;  alias, 1 drivers
v000001b5262e4d50_0 .var "saida", 31 0;
v000001b5262e51b0_0 .net "saidaPC", 31 0, v000001b52632e4b0_0;  alias, 1 drivers
S_000001b5262b9120 .scope module, "ALU" "alu" 3 112, 6 1 0, S_000001b5262e9020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 4 "ALUcontrol";
    .port_info 2 /INPUT 32 "entrada1";
    .port_info 3 /INPUT 32 "entrada2";
    .port_info 4 /OUTPUT 32 "saida";
    .port_info 5 /OUTPUT 1 "Zero";
v000001b5262e5250_0 .net "ALUcontrol", 3 0, v000001b52632f8b0_0;  alias, 1 drivers
v000001b5262e4ad0_0 .var "Zero", 0 0;
v000001b5262e4b70_0 .net "clock", 0 0, v000001b5263306a0_0;  alias, 1 drivers
v000001b5262e52f0_0 .net "entrada1", 31 0, v000001b5263307e0_0;  alias, 1 drivers
v000001b5262e47b0_0 .net "entrada2", 31 0, v000001b52632ddd0_0;  alias, 1 drivers
v000001b5262e4df0_0 .var "saida", 31 0;
S_000001b5262b92b0 .scope module, "CONTROLE" "control" 3 67, 7 1 0, S_000001b5262e9020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 7 "opcodeDaInstrucao";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemToReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 2 "ALUOp";
v000001b5262e4850_0 .var "ALUOp", 1 0;
v000001b5262e48f0_0 .var "ALUSrc", 0 0;
v000001b5262e4c10_0 .var "Branch", 0 0;
v000001b52632f3b0_0 .var "MemRead", 0 0;
v000001b52632e370_0 .var "MemToReg", 0 0;
v000001b52632f810_0 .var "MemWrite", 0 0;
v000001b52632f130_0 .var "RegWrite", 0 0;
v000001b52632f590_0 .net "clock", 0 0, v000001b5263306a0_0;  alias, 1 drivers
v000001b52632e690_0 .net "opcodeDaInstrucao", 6 0, L_000001b526330f60;  1 drivers
S_000001b5262b8c20 .scope module, "CONTROLE_ALU" "aluControl" 3 96, 8 1 0, S_000001b5262e9020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 3 "funct3";
    .port_info 4 /OUTPUT 4 "saida";
v000001b52632ecd0_0 .net "ALUOp", 1 0, v000001b5262e4850_0;  alias, 1 drivers
v000001b52632eeb0_0 .net "clock", 0 0, v000001b5263306a0_0;  alias, 1 drivers
v000001b52632e730_0 .net "funct3", 2 0, L_000001b526330920;  1 drivers
v000001b52632eb90_0 .net "funct7", 6 0, L_000001b526331a00;  1 drivers
v000001b52632f8b0_0 .var "saida", 3 0;
S_000001b5262b8db0 .scope module, "DM" "dataMemory" 3 122, 9 1 0, S_000001b5262e9020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 1 "MemRead";
    .port_info 4 /INPUT 32 "enderecoDeEntrada";
    .port_info 5 /INPUT 32 "writeData";
    .port_info 6 /OUTPUT 32 "readData";
v000001b52632ec30_0 .net "MemRead", 0 0, v000001b52632f3b0_0;  alias, 1 drivers
v000001b52632e410_0 .net "MemWrite", 0 0, v000001b52632f810_0;  alias, 1 drivers
v000001b52632eaf0_0 .net "clock", 0 0, v000001b5263306a0_0;  alias, 1 drivers
v000001b52632eff0 .array "dadosMemoria", 31 0, 31 0;
v000001b52632f9f0_0 .net "enderecoDeEntrada", 31 0, v000001b5262e4df0_0;  alias, 1 drivers
v000001b52632e7d0_0 .var "readData", 31 0;
v000001b52632ed70_0 .net "reset", 0 0, v000001b526330420_0;  alias, 1 drivers
v000001b52632e870_0 .net "writeData", 31 0, v000001b5263311e0_0;  alias, 1 drivers
S_000001b5262cce40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 9 16, 9 16 0, S_000001b5262b8db0;
 .timescale 0 0;
v000001b52632e2d0_0 .var/i "i", 31 0;
S_000001b5262ccfd0 .scope module, "IG" "immGen" 3 90, 10 1 0, S_000001b5262e9020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "entrada";
    .port_info 2 /OUTPUT 32 "saida";
v000001b52632dbf0_0 .net "clock", 0 0, v000001b5263306a0_0;  alias, 1 drivers
v000001b52632e910_0 .net "entrada", 31 0, v000001b52632e050_0;  alias, 1 drivers
v000001b52632ee10_0 .var/s "saida", 31 0;
S_000001b5262c3670 .scope module, "IM" "instructionMemory" 3 60, 11 1 0, S_000001b5262e9020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "endereco";
    .port_info 3 /OUTPUT 32 "instrucao";
v000001b52632e9b0_0 .net "clock", 0 0, v000001b5263306a0_0;  alias, 1 drivers
v000001b52632ea50_0 .net "endereco", 31 0, v000001b52632e4b0_0;  alias, 1 drivers
v000001b52632e050_0 .var "instrucao", 31 0;
v000001b52632e190 .array "instrucoes", 31 0, 31 0;
v000001b52632f6d0_0 .net "reset", 0 0, v000001b526330420_0;  alias, 1 drivers
S_000001b5262c3800 .scope module, "MuxALU" "mux2pra1" 3 104, 12 1 0, S_000001b5262e9020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "entrada1";
    .port_info 2 /INPUT 32 "entrada2";
    .port_info 3 /INPUT 1 "controle";
    .port_info 4 /OUTPUT 32 "saida";
v000001b52632e0f0_0 .net "clock", 0 0, v000001b5263306a0_0;  alias, 1 drivers
v000001b52632ef50_0 .net "controle", 0 0, v000001b5262e48f0_0;  alias, 1 drivers
v000001b52632f090_0 .net "entrada1", 31 0, v000001b5263311e0_0;  alias, 1 drivers
v000001b52632f1d0_0 .net "entrada2", 31 0, v000001b52632ee10_0;  alias, 1 drivers
v000001b52632ddd0_0 .var "saida", 31 0;
S_000001b52628fc40 .scope module, "MuxDM" "mux2pra1" 3 133, 12 1 0, S_000001b5262e9020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "entrada1";
    .port_info 2 /INPUT 32 "entrada2";
    .port_info 3 /INPUT 1 "controle";
    .port_info 4 /OUTPUT 32 "saida";
v000001b52632f950_0 .net "clock", 0 0, v000001b5263306a0_0;  alias, 1 drivers
v000001b52632de70_0 .net "controle", 0 0, v000001b52632e370_0;  alias, 1 drivers
v000001b52632f270_0 .net "entrada1", 31 0, v000001b5262e4df0_0;  alias, 1 drivers
v000001b52632f450_0 .net "entrada2", 31 0, v000001b52632e7d0_0;  alias, 1 drivers
v000001b52632df10_0 .var "saida", 31 0;
S_000001b52628fdd0 .scope module, "Muxbranch" "muxBranch" 3 149, 13 1 0, S_000001b5262e9020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "entradaADD4";
    .port_info 2 /INPUT 32 "entradaADD";
    .port_info 3 /INPUT 1 "branch";
    .port_info 4 /INPUT 1 "saidaZeroALU";
    .port_info 5 /OUTPUT 32 "saida";
v000001b52632f770_0 .net "branch", 0 0, o000001b5262eca78;  alias, 0 drivers
v000001b52632f310_0 .net "clock", 0 0, v000001b5263306a0_0;  alias, 1 drivers
v000001b52632f4f0_0 .net "entradaADD", 31 0, v000001b5262e5390_0;  alias, 1 drivers
v000001b52632dfb0_0 .net "entradaADD4", 31 0, v000001b5262e4d50_0;  alias, 1 drivers
v000001b52632f630_0 .var "resutado", 0 0;
v000001b52632fa90_0 .var "saida", 31 0;
v000001b52632dc90_0 .net "saidaZeroALU", 0 0, o000001b5262ecb08;  alias, 0 drivers
S_000001b5262b12b0 .scope module, "PC" "pc" 3 46, 14 1 0, S_000001b5262e9020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "enderecoEntrada";
    .port_info 3 /OUTPUT 32 "enderecoSaida";
v000001b52632dd30_0 .net "clock", 0 0, v000001b5263306a0_0;  alias, 1 drivers
v000001b52632e230_0 .net "enderecoEntrada", 31 0, v000001b52632fa90_0;  alias, 1 drivers
v000001b52632e4b0_0 .var "enderecoSaida", 31 0;
v000001b52632e550_0 .net "reset", 0 0, v000001b526330420_0;  alias, 1 drivers
S_000001b5262b1440 .scope module, "REGISTRADOR" "register" 3 79, 15 1 0, S_000001b5262e9020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "regWrite";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "writeRegister";
    .port_info 5 /INPUT 32 "writeData";
    .port_info 6 /OUTPUT 32 "readData1";
    .port_info 7 /OUTPUT 32 "readData2";
v000001b52632e5f0_0 .net "clock", 0 0, v000001b5263306a0_0;  alias, 1 drivers
v000001b5263310a0_0 .var/i "i", 31 0;
v000001b5263307e0_0 .var "readData1", 31 0;
v000001b5263311e0_0 .var "readData2", 31 0;
v000001b526331640_0 .net "regWrite", 0 0, v000001b52632f130_0;  alias, 1 drivers
v000001b526330600_0 .var "register_who_write", 4 0;
v000001b5263315a0_0 .var "register_who_write2", 4 0;
v000001b52632fde0 .array "registradores", 31 0, 31 0;
v000001b5263316e0_0 .net "rs1", 4 0, L_000001b5263318c0;  1 drivers
v000001b526330d80_0 .net "rs2", 4 0, L_000001b5263304c0;  1 drivers
v000001b526330ba0_0 .net "writeData", 31 0, v000001b52632df10_0;  alias, 1 drivers
v000001b526331140_0 .net "writeRegister", 4 0, L_000001b526330740;  1 drivers
    .scope S_000001b5262b12b0;
T_0 ;
    %wait E_000001b5262d7290;
    %load/vec4 v000001b52632e550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b52632e4b0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b52632e230_0;
    %store/vec4 v000001b52632e4b0_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b52629c6c0;
T_1 ;
    %wait E_000001b5262d7290;
    %load/vec4 v000001b5262e56b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b5262e4d50_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b5262e51b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b5262e4d50_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b5262c3670;
T_2 ;
    %wait E_000001b5262d7290;
    %load/vec4 v000001b52632f6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 104858003, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 209715731, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 314573459, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 419431187, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 4293555, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 1078035507, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 2323635, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 2319667, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 5358387, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 2261683, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 2294579, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 14915175, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632e190, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %ix/getv 4, v000001b52632ea50_0;
    %load/vec4a v000001b52632e190, 4;
    %store/vec4 v000001b52632e050_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001b5262b92b0;
T_3 ;
    %wait E_000001b5262d7290;
    %load/vec4 v000001b52632e690_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b5262e48f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b52632e370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b52632f130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b52632f3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b52632f810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b5262e4c10_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001b5262e4850_0, 0;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b5262e48f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b52632e370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b52632f130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b52632f3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b52632f810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b5262e4c10_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b5262e4850_0, 0;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b5262e48f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b52632e370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b52632f130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b52632f3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b52632f810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b5262e4c10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b5262e4850_0, 0;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b5262e48f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b52632e370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b52632f130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b52632f3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b52632f810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b5262e4c10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b5262e4850_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b5262e48f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b52632e370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b52632f130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b52632f3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b52632f810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b5262e4c10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b5262e4850_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b5262e48f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b52632e370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b52632f130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b52632f3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b52632f810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b5262e4c10_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001b5262e4850_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001b5262b1440;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b5263310a0_0, 0, 32;
T_4.0 ;
    %load/vec4 v000001b5263310a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b5263310a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632fde0, 0, 4;
    %load/vec4 v000001b5263310a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b5263310a0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_000001b5262b1440;
T_5 ;
    %wait E_000001b5262d7290;
    %load/vec4 v000001b5263316e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001b52632fde0, 4;
    %store/vec4 v000001b5263307e0_0, 0, 32;
    %load/vec4 v000001b526330d80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001b52632fde0, 4;
    %store/vec4 v000001b5263311e0_0, 0, 32;
    %load/vec4 v000001b526331140_0;
    %assign/vec4 v000001b526330600_0, 0;
    %load/vec4 v000001b526330600_0;
    %assign/vec4 v000001b5263315a0_0, 0;
    %load/vec4 v000001b526331640_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v000001b526330ba0_0;
    %load/vec4 v000001b5263315a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001b52632fde0, 4, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001b5262ccfd0;
T_6 ;
    %wait E_000001b5262d7290;
    %load/vec4 v000001b52632e910_0;
    %parti/s 7, 0, 2;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v000001b52632e910_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v000001b52632e910_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v000001b52632ee10_0, 0, 32;
    %load/vec4 v000001b52632ee10_0;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %store/vec4 v000001b52632ee10_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001b52632e910_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v000001b52632e910_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v000001b52632e910_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b52632e910_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v000001b52632ee10_0, 0, 32;
    %load/vec4 v000001b52632ee10_0;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %store/vec4 v000001b52632ee10_0, 0, 32;
T_6.2 ;
    %load/vec4 v000001b52632e910_0;
    %parti/s 7, 0, 2;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v000001b52632e910_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001b52632e910_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b52632ee10_0, 0, 32;
T_6.4 ;
    %load/vec4 v000001b52632e910_0;
    %parti/s 7, 0, 2;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_6.6, 4;
    %load/vec4 v000001b52632e910_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v000001b52632e910_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b52632e910_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b52632e910_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b52632ee10_0, 0, 32;
T_6.6 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001b5262b8c20;
T_7 ;
    %wait E_000001b5262d7290;
    %load/vec4 v000001b52632ecd0_0;
    %load/vec4 v000001b52632eb90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b52632e730_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1018, 1016, 12;
    %cmp/x;
    %jmp/1 T_7.0, 4;
    %dup/vec4;
    %pushi/vec4 2048, 0, 12;
    %cmp/x;
    %jmp/1 T_7.1, 4;
    %dup/vec4;
    %pushi/vec4 4088, 1016, 12;
    %cmp/x;
    %jmp/1 T_7.2, 4;
    %dup/vec4;
    %pushi/vec4 2304, 0, 12;
    %cmp/x;
    %jmp/1 T_7.3, 4;
    %dup/vec4;
    %pushi/vec4 2040, 1016, 12;
    %cmp/x;
    %jmp/1 T_7.4, 4;
    %dup/vec4;
    %pushi/vec4 2055, 0, 12;
    %cmp/x;
    %jmp/1 T_7.5, 4;
    %dup/vec4;
    %pushi/vec4 2054, 0, 12;
    %cmp/x;
    %jmp/1 T_7.6, 4;
    %dup/vec4;
    %pushi/vec4 2049, 0, 12;
    %cmp/x;
    %jmp/1 T_7.7, 4;
    %dup/vec4;
    %pushi/vec4 3064, 1016, 12;
    %cmp/x;
    %jmp/1 T_7.8, 4;
    %dup/vec4;
    %pushi/vec4 2048, 0, 12;
    %cmp/x;
    %jmp/1 T_7.9, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 12;
    %cmp/x;
    %jmp/1 T_7.10, 4;
    %jmp T_7.11;
T_7.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b52632f8b0_0, 0;
    %jmp T_7.11;
T_7.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b52632f8b0_0, 0;
    %jmp T_7.11;
T_7.2 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b52632f8b0_0, 0;
    %jmp T_7.11;
T_7.3 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b52632f8b0_0, 0;
    %jmp T_7.11;
T_7.4 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b52632f8b0_0, 0;
    %jmp T_7.11;
T_7.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b52632f8b0_0, 0;
    %jmp T_7.11;
T_7.6 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b52632f8b0_0, 0;
    %jmp T_7.11;
T_7.7 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001b52632f8b0_0, 0;
    %jmp T_7.11;
T_7.8 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001b52632f8b0_0, 0;
    %jmp T_7.11;
T_7.9 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001b52632f8b0_0, 0;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b52632f8b0_0, 0;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000001b5262c3800;
T_8 ;
    %wait E_000001b5262d7290;
    %load/vec4 v000001b52632ef50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v000001b52632f090_0;
    %assign/vec4 v000001b52632ddd0_0, 0;
T_8.0 ;
    %load/vec4 v000001b52632ef50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001b52632f1d0_0;
    %assign/vec4 v000001b52632ddd0_0, 0;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001b5262b9120;
T_9 ;
    %wait E_000001b5262d7290;
    %load/vec4 v000001b5262e5250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v000001b5262e52f0_0;
    %load/vec4 v000001b5262e47b0_0;
    %and;
    %assign/vec4 v000001b5262e4df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b5262e4ad0_0, 0, 1;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v000001b5262e52f0_0;
    %load/vec4 v000001b5262e47b0_0;
    %or;
    %assign/vec4 v000001b5262e4df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b5262e4ad0_0, 0, 1;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v000001b5262e52f0_0;
    %load/vec4 v000001b5262e47b0_0;
    %add;
    %assign/vec4 v000001b5262e4df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b5262e4ad0_0, 0, 1;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v000001b5262e52f0_0;
    %load/vec4 v000001b5262e47b0_0;
    %sub;
    %assign/vec4 v000001b5262e4df0_0, 0;
    %load/vec4 v000001b5262e4df0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.5, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b5262e4ad0_0, 0, 1;
    %jmp T_9.6;
T_9.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b5262e4ad0_0, 0, 1;
T_9.6 ;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000001b5262b8db0;
T_10 ;
    %wait E_000001b5262d7290;
    %load/vec4 v000001b52632ed70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %fork t_1, S_000001b5262cce40;
    %jmp t_0;
    .scope S_000001b5262cce40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b52632e2d0_0, 0, 32;
T_10.2 ;
    %load/vec4 v000001b52632e2d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b52632e2d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b52632eff0, 0, 4;
    %load/vec4 v000001b52632e2d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b52632e2d0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %end;
    .scope S_000001b5262b8db0;
t_0 %join;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001b52632e410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v000001b52632e870_0;
    %ix/getv 4, v000001b52632f9f0_0;
    %store/vec4a v000001b52632eff0, 4, 0;
T_10.4 ;
    %load/vec4 v000001b52632ec30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %ix/getv 4, v000001b52632f9f0_0;
    %load/vec4a v000001b52632eff0, 4;
    %store/vec4 v000001b52632e7d0_0, 0, 32;
T_10.6 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001b52628fc40;
T_11 ;
    %wait E_000001b5262d7290;
    %load/vec4 v000001b52632de70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v000001b52632f270_0;
    %assign/vec4 v000001b52632df10_0, 0;
T_11.0 ;
    %load/vec4 v000001b52632de70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v000001b52632f450_0;
    %assign/vec4 v000001b52632df10_0, 0;
T_11.2 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001b52629c530;
T_12 ;
    %wait E_000001b5262d7290;
    %load/vec4 v000001b5262e5610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b5262e5390_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001b5262e5430_0;
    %load/vec4 v000001b5262e4cb0_0;
    %add;
    %store/vec4 v000001b5262e5390_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b52628fdd0;
T_13 ;
    %wait E_000001b5262d7290;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b52632f630_0, 0, 1;
    %load/vec4 v000001b52632f770_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.2, 4;
    %load/vec4 v000001b52632dc90_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b52632f630_0, 0, 1;
T_13.0 ;
    %load/vec4 v000001b52632f630_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.3, 4;
    %load/vec4 v000001b52632dfb0_0;
    %store/vec4 v000001b52632fa90_0, 0, 32;
T_13.3 ;
    %load/vec4 v000001b52632f630_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.5, 4;
    %load/vec4 v000001b52632f4f0_0;
    %store/vec4 v000001b52632fa90_0, 0, 32;
T_13.5 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001b5262756e0;
T_14 ;
    %delay 1, 0;
    %load/vec4 v000001b5263306a0_0;
    %nor/r;
    %store/vec4 v000001b5263306a0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001b5263306a0_0;
    %nor/r;
    %store/vec4 v000001b5263306a0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001b5263306a0_0;
    %nor/r;
    %store/vec4 v000001b5263306a0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001b5263306a0_0;
    %nor/r;
    %store/vec4 v000001b5263306a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b5263302e0_0, 0, 32;
T_14.0 ;
    %load/vec4 v000001b5263302e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.1, 5;
    %vpi_call 2 17 "$display", "Registradores %d:    %d", v000001b5263302e0_0, &A<v000001b52632fde0, v000001b5263302e0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001b5263302e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001b5263302e0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %load/vec4 v000001b52632e050_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_call 2 20 "$display", "######TERMINOU!######" {0 0 0};
    %vpi_call 2 21 "$finish" {0 0 0};
T_14.2 ;
    %vpi_call 2 23 "$display", "\012\012" {0 0 0};
    %jmp T_14;
    .thread T_14;
    .scope S_000001b5262756e0;
T_15 ;
    %vpi_call 2 27 "$dumpfile", "maintestbench2.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b5262e9020 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b5263306a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b526330420_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001b5263306a0_0;
    %nor/r;
    %store/vec4 v000001b5263306a0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b526330420_0, 0, 1;
    %delay 130, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "maintestbench2.v";
    "./main2.v";
    "./src/add.v";
    "./src/add4.v";
    "./src/alu.v";
    "./src/control.v";
    "./src/aluControl.v";
    "./src/dataMemory.v";
    "./src/immGen.v";
    "./src/instructionMemory.v";
    "./src/mux2pra1.v";
    "./src/muxBranch.v";
    "./src/pc.v";
    "./src/register.v";
