<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GNU Radio&#39;s _FPGA Package: sink_fpga_impl.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GNU Radio&#39;s _FPGA Package
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('sink__fpga__impl_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">sink_fpga_impl.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="sink__fpga__impl_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* -*- c++ -*- */</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright 2019 Lime Microsystems.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * This is free software; you can redistribute it and/or modify</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * it under the terms of the GNU General Public License as published by</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * the Free Software Foundation; either version 3, or (at your option)</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * any later version.</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * This software is distributed in the hope that it will be useful,</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * GNU General Public License for more details.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * You should have received a copy of the GNU General Public License</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * along with this software; see the file COPYING.  If not, write to</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * the Free Software Foundation, Inc., 51 Franklin Street,</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * Boston, MA 02110-1301, USA.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160; </div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#ifndef INCLUDED_LIMESDR_FPGA_SINK_IMPL_H</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#define INCLUDED_LIMESDR_FPGA_SINK_IMPL_H</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="device__handler__fpga_8h.html">device_handler_fpga.h</a>&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="sink__fpga_8h.html">limesdr_fpga/sink_fpga.h</a>&gt;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="sink__fpga__impl_8h.html#ad6ad3ffdbfa8f7a181221fb2b7b221a7">   28</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> pmt::pmt_t <a class="code" href="sink__fpga__impl_8h.html#ad6ad3ffdbfa8f7a181221fb2b7b221a7">TIME_TAG</a> = pmt::string_to_symbol(<span class="stringliteral">&quot;tx_time&quot;</span>);</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacegr.html">gr</a> {</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">namespace </span>limesdr_fpga {</div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html">   32</a></span>&#160;<span class="keyword">class </span><a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html">sink_fpga_impl</a> : <span class="keyword">public</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html">sink_fpga</a></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;{</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    lms_stream_t streamId[2];</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    <span class="keywordtype">bool</span> stream_analyzer = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    <span class="keywordtype">int</span> sink_fpga_block = 2;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    pmt::pmt_t LENGTH_TAG;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    lms_stream_meta_t tx_meta;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="keywordtype">long</span> burst_length = 0;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <span class="keywordtype">int</span> nitems_send = 0;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <span class="keywordtype">int</span> ret[2] = { 0 };</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    <span class="keywordtype">int</span> pa_path[2] = { 0 }; <span class="comment">// TX PA path NONE</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <span class="keyword">struct </span>constant_data {</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        std::string serial;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        <span class="keywordtype">int</span> device_number;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        <span class="keywordtype">int</span> channel_mode;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        <span class="keywordtype">double</span> samp_rate = 10e6;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        uint32_t FIFO_size = 0;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    } stored;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    std::chrono::high_resolution_clock::time_point t1, t2;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="keywordtype">void</span> work_tags(<span class="keywordtype">int</span> noutput_items);</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160; </div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="keywordtype">void</span> print_stream_stats(<span class="keywordtype">int</span> channel);</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#affc5b93a826826db6164a0123ec8846f">   63</a></span>&#160;    <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#affc5b93a826826db6164a0123ec8846f">sink_fpga_impl</a>(std::string serial,</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;              <span class="keywordtype">int</span> channel_mode,</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;              <span class="keyword">const</span> std::string&amp; filename,</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;              <span class="keyword">const</span> std::string&amp; length_tag_name);</div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a9558d5aa980847fdd10118e2b29d7772">   67</a></span>&#160;    <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a9558d5aa980847fdd10118e2b29d7772">~sink_fpga_impl</a>();</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#aee833e244a4867e2c34887a9ecc22a9a">   69</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#aee833e244a4867e2c34887a9ecc22a9a">work</a>(<span class="keywordtype">int</span> noutput_items,</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;             gr_vector_const_void_star&amp; input_items,</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;             gr_vector_void_star&amp; output_items);</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160; </div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a2ec6f276f827e6b6e28ee89cd5c4a171">   73</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a2ec6f276f827e6b6e28ee89cd5c4a171">start</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#ab5d5e9d26c1553e88c5aba653ca27b85">   75</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#ab5d5e9d26c1553e88c5aba653ca27b85">stop</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a6804cb1cf4cd65b0a9838c729b0c2394">   77</a></span>&#160;    <span class="keyword">inline</span> gr::io_signature::sptr <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a6804cb1cf4cd65b0a9838c729b0c2394">args_to_io_signature</a>(<span class="keywordtype">int</span> channel_number);</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a40332697463f74c5765ec06a93579d15">   79</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a40332697463f74c5765ec06a93579d15">init_stream</a>(<span class="keywordtype">int</span> device_number, <span class="keywordtype">int</span> channel);</div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a99b9e9af954bb9a1d28e0224d176640f">   80</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a99b9e9af954bb9a1d28e0224d176640f">release_stream</a>(<span class="keywordtype">int</span> device_number, lms_stream_t* stream);</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160; </div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a27a9e26a263b913e228c217791b91ce2">   82</a></span>&#160;    <span class="keywordtype">double</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a27a9e26a263b913e228c217791b91ce2">set_center_freq</a>(<span class="keywordtype">double</span> freq, <span class="keywordtype">size_t</span> chan = 0);</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160; </div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#ad0796dc358bcc9b552b567eaf737834d">   84</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#ad0796dc358bcc9b552b567eaf737834d">set_antenna</a>(<span class="keywordtype">int</span> antenna, <span class="keywordtype">int</span> channel = 0);</div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a4d5408e909fd2d6811d47c21e6201d06">   85</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a4d5408e909fd2d6811d47c21e6201d06">toggle_pa_path</a>(<span class="keywordtype">int</span> device_number, <span class="keywordtype">bool</span> enable);</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#ac3fab679bd00ba4166d1f00475138a6d">   87</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#ac3fab679bd00ba4166d1f00475138a6d">set_nco</a>(<span class="keywordtype">float</span> nco_freq, <span class="keywordtype">int</span> channel = 0);</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160; </div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#ac58198bb4a77f4ab8320512062ceb48f">   89</a></span>&#160;    <span class="keywordtype">double</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#ac58198bb4a77f4ab8320512062ceb48f">set_bandwidth</a>(<span class="keywordtype">double</span> analog_bandw, <span class="keywordtype">int</span> channel = 0);</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a177a79f5c85c56ff7d54aacd2080b211">   91</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a177a79f5c85c56ff7d54aacd2080b211">set_digital_filter</a>(<span class="keywordtype">double</span> digital_bandw, <span class="keywordtype">int</span> channel = 0);</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160; </div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#afc5e87a42d301beb4893739d1fbb58ed">   93</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#afc5e87a42d301beb4893739d1fbb58ed">set_gain</a>(<span class="keywordtype">unsigned</span> gain_dB, <span class="keywordtype">int</span> channel = 0);</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160; </div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a6b90e1f429aa549e346ca35f19a3ce40">   95</a></span>&#160;    <span class="keywordtype">double</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a6b90e1f429aa549e346ca35f19a3ce40">set_sample_rate</a>(<span class="keywordtype">double</span> rate);</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160; </div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#ad39ba70e95e304231ec535c79f5c8d94">   97</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#ad39ba70e95e304231ec535c79f5c8d94">set_oversampling</a>(<span class="keywordtype">int</span> oversample);</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160; </div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#ad6710f9036adadb9582c696be7d5cb3f">   99</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#ad6710f9036adadb9582c696be7d5cb3f">set_buffer_size</a>(uint32_t size);</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160; </div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#aa7ccb826e324c59f334d4f35eab578f7">  101</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#aa7ccb826e324c59f334d4f35eab578f7">calibrate</a>(<span class="keywordtype">double</span> bandw, <span class="keywordtype">int</span> channel = 0);</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160; </div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a80b3d5f23fc9c58ad9181270e94b3721">  103</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a80b3d5f23fc9c58ad9181270e94b3721">set_tcxo_dac</a>(uint16_t dacVal = 125);</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160; </div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a4394987e67dc7acf6a5589bb227bde9e">  105</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a4394987e67dc7acf6a5589bb227bde9e">write_lms_reg</a>(uint32_t address, uint16_t val);</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160; </div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="comment">// Set GPIO pin directions, one bit per pin</span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a71070300cba2c002fd38c4cfaac1edf6">  108</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a71070300cba2c002fd38c4cfaac1edf6">set_gpio_dir</a>(uint8_t dir);</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160; </div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="comment">// Write GPIO outputs, one bit per pin</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a8353259bf7c74c97a99b7d0bcb335b6f">  111</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a8353259bf7c74c97a99b7d0bcb335b6f">write_gpio</a>(uint8_t out);</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160; </div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="comment">// Read GPIO inputs, one bit per pin</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#aa99e70ce202a65c864cf7ea8450a197e">  114</a></span>&#160;    uint8_t <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#aa99e70ce202a65c864cf7ea8450a197e">read_gpio</a>();</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;};</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;} <span class="comment">// namespace limesdr_fpga</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;} <span class="comment">// namespace gr</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160; </div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga__impl_html"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html">gr::limesdr_fpga::sink_fpga_impl</a></div><div class="ttdef"><b>Definition:</b> sink_fpga_impl.h:33</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga__impl_html_a177a79f5c85c56ff7d54aacd2080b211"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a177a79f5c85c56ff7d54aacd2080b211">gr::limesdr_fpga::sink_fpga_impl::set_digital_filter</a></div><div class="ttdeci">void set_digital_filter(double digital_bandw, int channel=0)</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga__impl_html_a27a9e26a263b913e228c217791b91ce2"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a27a9e26a263b913e228c217791b91ce2">gr::limesdr_fpga::sink_fpga_impl::set_center_freq</a></div><div class="ttdeci">double set_center_freq(double freq, size_t chan=0)</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga__impl_html_a2ec6f276f827e6b6e28ee89cd5c4a171"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a2ec6f276f827e6b6e28ee89cd5c4a171">gr::limesdr_fpga::sink_fpga_impl::start</a></div><div class="ttdeci">bool start(void)</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga__impl_html_a40332697463f74c5765ec06a93579d15"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a40332697463f74c5765ec06a93579d15">gr::limesdr_fpga::sink_fpga_impl::init_stream</a></div><div class="ttdeci">void init_stream(int device_number, int channel)</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga__impl_html_a4394987e67dc7acf6a5589bb227bde9e"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a4394987e67dc7acf6a5589bb227bde9e">gr::limesdr_fpga::sink_fpga_impl::write_lms_reg</a></div><div class="ttdeci">void write_lms_reg(uint32_t address, uint16_t val)</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga__impl_html_a4d5408e909fd2d6811d47c21e6201d06"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a4d5408e909fd2d6811d47c21e6201d06">gr::limesdr_fpga::sink_fpga_impl::toggle_pa_path</a></div><div class="ttdeci">void toggle_pa_path(int device_number, bool enable)</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga__impl_html_a6804cb1cf4cd65b0a9838c729b0c2394"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a6804cb1cf4cd65b0a9838c729b0c2394">gr::limesdr_fpga::sink_fpga_impl::args_to_io_signature</a></div><div class="ttdeci">gr::io_signature::sptr args_to_io_signature(int channel_number)</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga__impl_html_a6b90e1f429aa549e346ca35f19a3ce40"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a6b90e1f429aa549e346ca35f19a3ce40">gr::limesdr_fpga::sink_fpga_impl::set_sample_rate</a></div><div class="ttdeci">double set_sample_rate(double rate)</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga__impl_html_a71070300cba2c002fd38c4cfaac1edf6"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a71070300cba2c002fd38c4cfaac1edf6">gr::limesdr_fpga::sink_fpga_impl::set_gpio_dir</a></div><div class="ttdeci">void set_gpio_dir(uint8_t dir)</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga__impl_html_a80b3d5f23fc9c58ad9181270e94b3721"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a80b3d5f23fc9c58ad9181270e94b3721">gr::limesdr_fpga::sink_fpga_impl::set_tcxo_dac</a></div><div class="ttdeci">void set_tcxo_dac(uint16_t dacVal=125)</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga__impl_html_a8353259bf7c74c97a99b7d0bcb335b6f"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a8353259bf7c74c97a99b7d0bcb335b6f">gr::limesdr_fpga::sink_fpga_impl::write_gpio</a></div><div class="ttdeci">void write_gpio(uint8_t out)</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga__impl_html_a9558d5aa980847fdd10118e2b29d7772"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a9558d5aa980847fdd10118e2b29d7772">gr::limesdr_fpga::sink_fpga_impl::~sink_fpga_impl</a></div><div class="ttdeci">~sink_fpga_impl()</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga__impl_html_a99b9e9af954bb9a1d28e0224d176640f"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a99b9e9af954bb9a1d28e0224d176640f">gr::limesdr_fpga::sink_fpga_impl::release_stream</a></div><div class="ttdeci">void release_stream(int device_number, lms_stream_t *stream)</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga__impl_html_aa7ccb826e324c59f334d4f35eab578f7"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#aa7ccb826e324c59f334d4f35eab578f7">gr::limesdr_fpga::sink_fpga_impl::calibrate</a></div><div class="ttdeci">void calibrate(double bandw, int channel=0)</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga__impl_html_aa99e70ce202a65c864cf7ea8450a197e"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#aa99e70ce202a65c864cf7ea8450a197e">gr::limesdr_fpga::sink_fpga_impl::read_gpio</a></div><div class="ttdeci">uint8_t read_gpio()</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga__impl_html_ab5d5e9d26c1553e88c5aba653ca27b85"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#ab5d5e9d26c1553e88c5aba653ca27b85">gr::limesdr_fpga::sink_fpga_impl::stop</a></div><div class="ttdeci">bool stop(void)</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga__impl_html_ac3fab679bd00ba4166d1f00475138a6d"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#ac3fab679bd00ba4166d1f00475138a6d">gr::limesdr_fpga::sink_fpga_impl::set_nco</a></div><div class="ttdeci">void set_nco(float nco_freq, int channel=0)</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga__impl_html_ac58198bb4a77f4ab8320512062ceb48f"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#ac58198bb4a77f4ab8320512062ceb48f">gr::limesdr_fpga::sink_fpga_impl::set_bandwidth</a></div><div class="ttdeci">double set_bandwidth(double analog_bandw, int channel=0)</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga__impl_html_ad0796dc358bcc9b552b567eaf737834d"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#ad0796dc358bcc9b552b567eaf737834d">gr::limesdr_fpga::sink_fpga_impl::set_antenna</a></div><div class="ttdeci">void set_antenna(int antenna, int channel=0)</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga__impl_html_ad39ba70e95e304231ec535c79f5c8d94"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#ad39ba70e95e304231ec535c79f5c8d94">gr::limesdr_fpga::sink_fpga_impl::set_oversampling</a></div><div class="ttdeci">void set_oversampling(int oversample)</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga__impl_html_ad6710f9036adadb9582c696be7d5cb3f"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#ad6710f9036adadb9582c696be7d5cb3f">gr::limesdr_fpga::sink_fpga_impl::set_buffer_size</a></div><div class="ttdeci">void set_buffer_size(uint32_t size)</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga__impl_html_aee833e244a4867e2c34887a9ecc22a9a"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#aee833e244a4867e2c34887a9ecc22a9a">gr::limesdr_fpga::sink_fpga_impl::work</a></div><div class="ttdeci">int work(int noutput_items, gr_vector_const_void_star &amp;input_items, gr_vector_void_star &amp;output_items)</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga__impl_html_afc5e87a42d301beb4893739d1fbb58ed"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#afc5e87a42d301beb4893739d1fbb58ed">gr::limesdr_fpga::sink_fpga_impl::set_gain</a></div><div class="ttdeci">unsigned set_gain(unsigned gain_dB, int channel=0)</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga__impl_html_affc5b93a826826db6164a0123ec8846f"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#affc5b93a826826db6164a0123ec8846f">gr::limesdr_fpga::sink_fpga_impl::sink_fpga_impl</a></div><div class="ttdeci">sink_fpga_impl(std::string serial, int channel_mode, const std::string &amp;filename, const std::string &amp;length_tag_name)</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga_html"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga.html">gr::limesdr_fpga::sink_fpga</a></div><div class="ttdef"><b>Definition:</b> sink_fpga.h:30</div></div>
<div class="ttc" id="adevice__handler__fpga_8h_html"><div class="ttname"><a href="device__handler__fpga_8h.html">device_handler_fpga.h</a></div></div>
<div class="ttc" id="anamespacegr_html"><div class="ttname"><a href="namespacegr.html">gr</a></div><div class="ttdef"><b>Definition:</b> sink_fpga.h:27</div></div>
<div class="ttc" id="asink__fpga_8h_html"><div class="ttname"><a href="sink__fpga_8h.html">sink_fpga.h</a></div></div>
<div class="ttc" id="asink__fpga__impl_8h_html_ad6ad3ffdbfa8f7a181221fb2b7b221a7"><div class="ttname"><a href="sink__fpga__impl_8h.html#ad6ad3ffdbfa8f7a181221fb2b7b221a7">TIME_TAG</a></div><div class="ttdeci">static const pmt::pmt_t TIME_TAG</div><div class="ttdef"><b>Definition:</b> sink_fpga_impl.h:28</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_0c763cf3982ee94c54f40fddce6237c7.html">telecom</a></li><li class="navelem"><a class="el" href="dir_388fdb649e7959d065ac9fbc210a1527.html">gr-limesdr-3-10</a></li><li class="navelem"><a class="el" href="dir_9dd06cafca843d57aa3de57851814eca.html">lib</a></li><li class="navelem"><a class="el" href="sink__fpga__impl_8h.html">sink_fpga_impl.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
