
stm32_lanza_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e3f8  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000674  0800e538  0800e538  0000f538  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800ebac  0800ebac  0000fbac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800ebb4  0800ebb4  0000fbb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800ebb8  0800ebb8  0000fbb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001d8  20000008  0800ebbc  00010008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000003c8  200001e0  0800ed94  000101e0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200005a8  0800ed94  000105a8  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000101e0  2**0
                  CONTENTS, READONLY
 10 .debug_info   000221d6  00000000  00000000  00010210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000045fe  00000000  00000000  000323e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002068  00000000  00000000  000369e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000018cf  00000000  00000000  00038a50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0002794c  00000000  00000000  0003a31f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00022236  00000000  00000000  00061c6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000f3969  00000000  00000000  00083ea1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0017780a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00009a9c  00000000  00000000  00177850  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000078  00000000  00000000  001812ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001e0 	.word	0x200001e0
 800015c:	00000000 	.word	0x00000000
 8000160:	0800e520 	.word	0x0800e520

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001e4 	.word	0x200001e4
 800017c:	0800e520 	.word	0x0800e520

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_uldivmod>:
 8000b58:	b953      	cbnz	r3, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5a:	b94a      	cbnz	r2, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5c:	2900      	cmp	r1, #0
 8000b5e:	bf08      	it	eq
 8000b60:	2800      	cmpeq	r0, #0
 8000b62:	bf1c      	itt	ne
 8000b64:	f04f 31ff 	movne.w	r1, #4294967295
 8000b68:	f04f 30ff 	movne.w	r0, #4294967295
 8000b6c:	f000 b988 	b.w	8000e80 <__aeabi_idiv0>
 8000b70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b78:	f000 f806 	bl	8000b88 <__udivmoddi4>
 8000b7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b84:	b004      	add	sp, #16
 8000b86:	4770      	bx	lr

08000b88 <__udivmoddi4>:
 8000b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b8c:	9d08      	ldr	r5, [sp, #32]
 8000b8e:	468e      	mov	lr, r1
 8000b90:	4604      	mov	r4, r0
 8000b92:	4688      	mov	r8, r1
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d14a      	bne.n	8000c2e <__udivmoddi4+0xa6>
 8000b98:	428a      	cmp	r2, r1
 8000b9a:	4617      	mov	r7, r2
 8000b9c:	d962      	bls.n	8000c64 <__udivmoddi4+0xdc>
 8000b9e:	fab2 f682 	clz	r6, r2
 8000ba2:	b14e      	cbz	r6, 8000bb8 <__udivmoddi4+0x30>
 8000ba4:	f1c6 0320 	rsb	r3, r6, #32
 8000ba8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bac:	fa20 f303 	lsr.w	r3, r0, r3
 8000bb0:	40b7      	lsls	r7, r6
 8000bb2:	ea43 0808 	orr.w	r8, r3, r8
 8000bb6:	40b4      	lsls	r4, r6
 8000bb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bbc:	fa1f fc87 	uxth.w	ip, r7
 8000bc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000bc4:	0c23      	lsrs	r3, r4, #16
 8000bc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000bca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bce:	fb01 f20c 	mul.w	r2, r1, ip
 8000bd2:	429a      	cmp	r2, r3
 8000bd4:	d909      	bls.n	8000bea <__udivmoddi4+0x62>
 8000bd6:	18fb      	adds	r3, r7, r3
 8000bd8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000bdc:	f080 80ea 	bcs.w	8000db4 <__udivmoddi4+0x22c>
 8000be0:	429a      	cmp	r2, r3
 8000be2:	f240 80e7 	bls.w	8000db4 <__udivmoddi4+0x22c>
 8000be6:	3902      	subs	r1, #2
 8000be8:	443b      	add	r3, r7
 8000bea:	1a9a      	subs	r2, r3, r2
 8000bec:	b2a3      	uxth	r3, r4
 8000bee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000bf6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bfe:	459c      	cmp	ip, r3
 8000c00:	d909      	bls.n	8000c16 <__udivmoddi4+0x8e>
 8000c02:	18fb      	adds	r3, r7, r3
 8000c04:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c08:	f080 80d6 	bcs.w	8000db8 <__udivmoddi4+0x230>
 8000c0c:	459c      	cmp	ip, r3
 8000c0e:	f240 80d3 	bls.w	8000db8 <__udivmoddi4+0x230>
 8000c12:	443b      	add	r3, r7
 8000c14:	3802      	subs	r0, #2
 8000c16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c1a:	eba3 030c 	sub.w	r3, r3, ip
 8000c1e:	2100      	movs	r1, #0
 8000c20:	b11d      	cbz	r5, 8000c2a <__udivmoddi4+0xa2>
 8000c22:	40f3      	lsrs	r3, r6
 8000c24:	2200      	movs	r2, #0
 8000c26:	e9c5 3200 	strd	r3, r2, [r5]
 8000c2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c2e:	428b      	cmp	r3, r1
 8000c30:	d905      	bls.n	8000c3e <__udivmoddi4+0xb6>
 8000c32:	b10d      	cbz	r5, 8000c38 <__udivmoddi4+0xb0>
 8000c34:	e9c5 0100 	strd	r0, r1, [r5]
 8000c38:	2100      	movs	r1, #0
 8000c3a:	4608      	mov	r0, r1
 8000c3c:	e7f5      	b.n	8000c2a <__udivmoddi4+0xa2>
 8000c3e:	fab3 f183 	clz	r1, r3
 8000c42:	2900      	cmp	r1, #0
 8000c44:	d146      	bne.n	8000cd4 <__udivmoddi4+0x14c>
 8000c46:	4573      	cmp	r3, lr
 8000c48:	d302      	bcc.n	8000c50 <__udivmoddi4+0xc8>
 8000c4a:	4282      	cmp	r2, r0
 8000c4c:	f200 8105 	bhi.w	8000e5a <__udivmoddi4+0x2d2>
 8000c50:	1a84      	subs	r4, r0, r2
 8000c52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c56:	2001      	movs	r0, #1
 8000c58:	4690      	mov	r8, r2
 8000c5a:	2d00      	cmp	r5, #0
 8000c5c:	d0e5      	beq.n	8000c2a <__udivmoddi4+0xa2>
 8000c5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000c62:	e7e2      	b.n	8000c2a <__udivmoddi4+0xa2>
 8000c64:	2a00      	cmp	r2, #0
 8000c66:	f000 8090 	beq.w	8000d8a <__udivmoddi4+0x202>
 8000c6a:	fab2 f682 	clz	r6, r2
 8000c6e:	2e00      	cmp	r6, #0
 8000c70:	f040 80a4 	bne.w	8000dbc <__udivmoddi4+0x234>
 8000c74:	1a8a      	subs	r2, r1, r2
 8000c76:	0c03      	lsrs	r3, r0, #16
 8000c78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c7c:	b280      	uxth	r0, r0
 8000c7e:	b2bc      	uxth	r4, r7
 8000c80:	2101      	movs	r1, #1
 8000c82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d907      	bls.n	8000ca6 <__udivmoddi4+0x11e>
 8000c96:	18fb      	adds	r3, r7, r3
 8000c98:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c9c:	d202      	bcs.n	8000ca4 <__udivmoddi4+0x11c>
 8000c9e:	429a      	cmp	r2, r3
 8000ca0:	f200 80e0 	bhi.w	8000e64 <__udivmoddi4+0x2dc>
 8000ca4:	46c4      	mov	ip, r8
 8000ca6:	1a9b      	subs	r3, r3, r2
 8000ca8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000cb0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000cb4:	fb02 f404 	mul.w	r4, r2, r4
 8000cb8:	429c      	cmp	r4, r3
 8000cba:	d907      	bls.n	8000ccc <__udivmoddi4+0x144>
 8000cbc:	18fb      	adds	r3, r7, r3
 8000cbe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000cc2:	d202      	bcs.n	8000cca <__udivmoddi4+0x142>
 8000cc4:	429c      	cmp	r4, r3
 8000cc6:	f200 80ca 	bhi.w	8000e5e <__udivmoddi4+0x2d6>
 8000cca:	4602      	mov	r2, r0
 8000ccc:	1b1b      	subs	r3, r3, r4
 8000cce:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000cd2:	e7a5      	b.n	8000c20 <__udivmoddi4+0x98>
 8000cd4:	f1c1 0620 	rsb	r6, r1, #32
 8000cd8:	408b      	lsls	r3, r1
 8000cda:	fa22 f706 	lsr.w	r7, r2, r6
 8000cde:	431f      	orrs	r7, r3
 8000ce0:	fa0e f401 	lsl.w	r4, lr, r1
 8000ce4:	fa20 f306 	lsr.w	r3, r0, r6
 8000ce8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000cec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000cf0:	4323      	orrs	r3, r4
 8000cf2:	fa00 f801 	lsl.w	r8, r0, r1
 8000cf6:	fa1f fc87 	uxth.w	ip, r7
 8000cfa:	fbbe f0f9 	udiv	r0, lr, r9
 8000cfe:	0c1c      	lsrs	r4, r3, #16
 8000d00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d0c:	45a6      	cmp	lr, r4
 8000d0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x1a0>
 8000d14:	193c      	adds	r4, r7, r4
 8000d16:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d1a:	f080 809c 	bcs.w	8000e56 <__udivmoddi4+0x2ce>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f240 8099 	bls.w	8000e56 <__udivmoddi4+0x2ce>
 8000d24:	3802      	subs	r0, #2
 8000d26:	443c      	add	r4, r7
 8000d28:	eba4 040e 	sub.w	r4, r4, lr
 8000d2c:	fa1f fe83 	uxth.w	lr, r3
 8000d30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d34:	fb09 4413 	mls	r4, r9, r3, r4
 8000d38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d40:	45a4      	cmp	ip, r4
 8000d42:	d908      	bls.n	8000d56 <__udivmoddi4+0x1ce>
 8000d44:	193c      	adds	r4, r7, r4
 8000d46:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d4a:	f080 8082 	bcs.w	8000e52 <__udivmoddi4+0x2ca>
 8000d4e:	45a4      	cmp	ip, r4
 8000d50:	d97f      	bls.n	8000e52 <__udivmoddi4+0x2ca>
 8000d52:	3b02      	subs	r3, #2
 8000d54:	443c      	add	r4, r7
 8000d56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d5a:	eba4 040c 	sub.w	r4, r4, ip
 8000d5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d62:	4564      	cmp	r4, ip
 8000d64:	4673      	mov	r3, lr
 8000d66:	46e1      	mov	r9, ip
 8000d68:	d362      	bcc.n	8000e30 <__udivmoddi4+0x2a8>
 8000d6a:	d05f      	beq.n	8000e2c <__udivmoddi4+0x2a4>
 8000d6c:	b15d      	cbz	r5, 8000d86 <__udivmoddi4+0x1fe>
 8000d6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000d72:	eb64 0409 	sbc.w	r4, r4, r9
 8000d76:	fa04 f606 	lsl.w	r6, r4, r6
 8000d7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000d7e:	431e      	orrs	r6, r3
 8000d80:	40cc      	lsrs	r4, r1
 8000d82:	e9c5 6400 	strd	r6, r4, [r5]
 8000d86:	2100      	movs	r1, #0
 8000d88:	e74f      	b.n	8000c2a <__udivmoddi4+0xa2>
 8000d8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d8e:	0c01      	lsrs	r1, r0, #16
 8000d90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d94:	b280      	uxth	r0, r0
 8000d96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d9a:	463b      	mov	r3, r7
 8000d9c:	4638      	mov	r0, r7
 8000d9e:	463c      	mov	r4, r7
 8000da0:	46b8      	mov	r8, r7
 8000da2:	46be      	mov	lr, r7
 8000da4:	2620      	movs	r6, #32
 8000da6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000daa:	eba2 0208 	sub.w	r2, r2, r8
 8000dae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000db2:	e766      	b.n	8000c82 <__udivmoddi4+0xfa>
 8000db4:	4601      	mov	r1, r0
 8000db6:	e718      	b.n	8000bea <__udivmoddi4+0x62>
 8000db8:	4610      	mov	r0, r2
 8000dba:	e72c      	b.n	8000c16 <__udivmoddi4+0x8e>
 8000dbc:	f1c6 0220 	rsb	r2, r6, #32
 8000dc0:	fa2e f302 	lsr.w	r3, lr, r2
 8000dc4:	40b7      	lsls	r7, r6
 8000dc6:	40b1      	lsls	r1, r6
 8000dc8:	fa20 f202 	lsr.w	r2, r0, r2
 8000dcc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dd0:	430a      	orrs	r2, r1
 8000dd2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000dd6:	b2bc      	uxth	r4, r7
 8000dd8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ddc:	0c11      	lsrs	r1, r2, #16
 8000dde:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000de2:	fb08 f904 	mul.w	r9, r8, r4
 8000de6:	40b0      	lsls	r0, r6
 8000de8:	4589      	cmp	r9, r1
 8000dea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000dee:	b280      	uxth	r0, r0
 8000df0:	d93e      	bls.n	8000e70 <__udivmoddi4+0x2e8>
 8000df2:	1879      	adds	r1, r7, r1
 8000df4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000df8:	d201      	bcs.n	8000dfe <__udivmoddi4+0x276>
 8000dfa:	4589      	cmp	r9, r1
 8000dfc:	d81f      	bhi.n	8000e3e <__udivmoddi4+0x2b6>
 8000dfe:	eba1 0109 	sub.w	r1, r1, r9
 8000e02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e06:	fb09 f804 	mul.w	r8, r9, r4
 8000e0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e0e:	b292      	uxth	r2, r2
 8000e10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e14:	4542      	cmp	r2, r8
 8000e16:	d229      	bcs.n	8000e6c <__udivmoddi4+0x2e4>
 8000e18:	18ba      	adds	r2, r7, r2
 8000e1a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e1e:	d2c4      	bcs.n	8000daa <__udivmoddi4+0x222>
 8000e20:	4542      	cmp	r2, r8
 8000e22:	d2c2      	bcs.n	8000daa <__udivmoddi4+0x222>
 8000e24:	f1a9 0102 	sub.w	r1, r9, #2
 8000e28:	443a      	add	r2, r7
 8000e2a:	e7be      	b.n	8000daa <__udivmoddi4+0x222>
 8000e2c:	45f0      	cmp	r8, lr
 8000e2e:	d29d      	bcs.n	8000d6c <__udivmoddi4+0x1e4>
 8000e30:	ebbe 0302 	subs.w	r3, lr, r2
 8000e34:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e38:	3801      	subs	r0, #1
 8000e3a:	46e1      	mov	r9, ip
 8000e3c:	e796      	b.n	8000d6c <__udivmoddi4+0x1e4>
 8000e3e:	eba7 0909 	sub.w	r9, r7, r9
 8000e42:	4449      	add	r1, r9
 8000e44:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e48:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e4c:	fb09 f804 	mul.w	r8, r9, r4
 8000e50:	e7db      	b.n	8000e0a <__udivmoddi4+0x282>
 8000e52:	4673      	mov	r3, lr
 8000e54:	e77f      	b.n	8000d56 <__udivmoddi4+0x1ce>
 8000e56:	4650      	mov	r0, sl
 8000e58:	e766      	b.n	8000d28 <__udivmoddi4+0x1a0>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e6fd      	b.n	8000c5a <__udivmoddi4+0xd2>
 8000e5e:	443b      	add	r3, r7
 8000e60:	3a02      	subs	r2, #2
 8000e62:	e733      	b.n	8000ccc <__udivmoddi4+0x144>
 8000e64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e68:	443b      	add	r3, r7
 8000e6a:	e71c      	b.n	8000ca6 <__udivmoddi4+0x11e>
 8000e6c:	4649      	mov	r1, r9
 8000e6e:	e79c      	b.n	8000daa <__udivmoddi4+0x222>
 8000e70:	eba1 0109 	sub.w	r1, r1, r9
 8000e74:	46c4      	mov	ip, r8
 8000e76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e7a:	fb09 f804 	mul.w	r8, r9, r4
 8000e7e:	e7c4      	b.n	8000e0a <__udivmoddi4+0x282>

08000e80 <__aeabi_idiv0>:
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop

08000e84 <HAL_RTCEx_WakeUpTimerEventCallback>:
uint16_t batteryVoltage_mV;
float pvVoltage_V;

// INTERRUPTIONS ------------------------------------------------------------

void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc) {
 8000e84:	b480      	push	{r7}
 8000e86:	b083      	sub	sp, #12
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
	g_wakeRTC = 1;
 8000e8c:	4b04      	ldr	r3, [pc, #16]	@ (8000ea0 <HAL_RTCEx_WakeUpTimerEventCallback+0x1c>)
 8000e8e:	2201      	movs	r2, #1
 8000e90:	701a      	strb	r2, [r3, #0]
}
 8000e92:	bf00      	nop
 8000e94:	370c      	adds	r7, #12
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	2000000a 	.word	0x2000000a

08000ea4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	4603      	mov	r3, r0
 8000eac:	80fb      	strh	r3, [r7, #6]
	switch(GPIO_Pin) {
 8000eae:	88fb      	ldrh	r3, [r7, #6]
 8000eb0:	2b10      	cmp	r3, #16
 8000eb2:	bf8c      	ite	hi
 8000eb4:	2201      	movhi	r2, #1
 8000eb6:	2200      	movls	r2, #0
 8000eb8:	b2d2      	uxtb	r2, r2
 8000eba:	2a00      	cmp	r2, #0
 8000ebc:	d112      	bne.n	8000ee4 <HAL_GPIO_EXTI_Callback+0x40>
 8000ebe:	4a0c      	ldr	r2, [pc, #48]	@ (8000ef0 <HAL_GPIO_EXTI_Callback+0x4c>)
 8000ec0:	fa22 f303 	lsr.w	r3, r2, r3
 8000ec4:	f003 0301 	and.w	r3, r3, #1
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	bf14      	ite	ne
 8000ecc:	2301      	movne	r3, #1
 8000ece:	2300      	moveq	r3, #0
 8000ed0:	b2db      	uxtb	r3, r3
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d006      	beq.n	8000ee4 <HAL_GPIO_EXTI_Callback+0x40>
		case PV_INA_Pin:
		case CRI_INA_Pin:
		case WAR_INA_Pin:
		case S0_AEM_Pin:
		case S1_AEM_Pin:
			g_wakeEXTI = 1;
 8000ed6:	4b07      	ldr	r3, [pc, #28]	@ (8000ef4 <HAL_GPIO_EXTI_Callback+0x50>)
 8000ed8:	2201      	movs	r2, #1
 8000eda:	701a      	strb	r2, [r3, #0]
			g_extiPin = GPIO_Pin;
 8000edc:	4a06      	ldr	r2, [pc, #24]	@ (8000ef8 <HAL_GPIO_EXTI_Callback+0x54>)
 8000ede:	88fb      	ldrh	r3, [r7, #6]
 8000ee0:	8013      	strh	r3, [r2, #0]
			break;
 8000ee2:	bf00      	nop
	}
}
 8000ee4:	bf00      	nop
 8000ee6:	370c      	adds	r7, #12
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eee:	4770      	bx	lr
 8000ef0:	00010116 	.word	0x00010116
 8000ef4:	200001fc 	.word	0x200001fc
 8000ef8:	200001fe 	.word	0x200001fe

08000efc <setup>:

// MAIN FUNCTIONS -----------------------------------------------------------

void setup() {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
	//I2C_bus_scan();

	time.Hours = 10;
 8000f00:	4b20      	ldr	r3, [pc, #128]	@ (8000f84 <setup+0x88>)
 8000f02:	220a      	movs	r2, #10
 8000f04:	701a      	strb	r2, [r3, #0]
	time.Minutes = 45;
 8000f06:	4b1f      	ldr	r3, [pc, #124]	@ (8000f84 <setup+0x88>)
 8000f08:	222d      	movs	r2, #45	@ 0x2d
 8000f0a:	705a      	strb	r2, [r3, #1]
	time.Seconds = 0;
 8000f0c:	4b1d      	ldr	r3, [pc, #116]	@ (8000f84 <setup+0x88>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	709a      	strb	r2, [r3, #2]
	if (HAL_RTC_SetTime(&hrtc, &time, RTC_FORMAT_BIN) != HAL_OK) Error_Handler();
 8000f12:	2200      	movs	r2, #0
 8000f14:	491b      	ldr	r1, [pc, #108]	@ (8000f84 <setup+0x88>)
 8000f16:	481c      	ldr	r0, [pc, #112]	@ (8000f88 <setup+0x8c>)
 8000f18:	f006 fc58 	bl	80077cc <HAL_RTC_SetTime>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <setup+0x2a>
 8000f22:	f000 febd 	bl	8001ca0 <Error_Handler>

	date.Date = 8;
 8000f26:	4b19      	ldr	r3, [pc, #100]	@ (8000f8c <setup+0x90>)
 8000f28:	2208      	movs	r2, #8
 8000f2a:	709a      	strb	r2, [r3, #2]
	date.Month = RTC_MONTH_JANUARY;
 8000f2c:	4b17      	ldr	r3, [pc, #92]	@ (8000f8c <setup+0x90>)
 8000f2e:	2201      	movs	r2, #1
 8000f30:	705a      	strb	r2, [r3, #1]
	date.Year = 26;
 8000f32:	4b16      	ldr	r3, [pc, #88]	@ (8000f8c <setup+0x90>)
 8000f34:	221a      	movs	r2, #26
 8000f36:	70da      	strb	r2, [r3, #3]

	if (HAL_RTC_SetDate(&hrtc, &date, RTC_FORMAT_BIN) != HAL_OK) Error_Handler();
 8000f38:	2200      	movs	r2, #0
 8000f3a:	4914      	ldr	r1, [pc, #80]	@ (8000f8c <setup+0x90>)
 8000f3c:	4812      	ldr	r0, [pc, #72]	@ (8000f88 <setup+0x8c>)
 8000f3e:	f006 fd42 	bl	80079c6 <HAL_RTC_SetDate>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d001      	beq.n	8000f4c <setup+0x50>
 8000f48:	f000 feaa 	bl	8001ca0 <Error_Handler>

	InitFRAM();
 8000f4c:	f000 f96c 	bl	8001228 <InitFRAM>
	//DumpFRAM();
	FRAM_Reset(&mem);
 8000f50:	480f      	ldr	r0, [pc, #60]	@ (8000f90 <setup+0x94>)
 8000f52:	f009 fd6b 	bl	800aa2c <FRAM_Reset>
	printf("Ciclo,Hum Aire ()\r\n");
 8000f56:	480f      	ldr	r0, [pc, #60]	@ (8000f94 <setup+0x98>)
 8000f58:	f00b f906 	bl	800c168 <puts>

	InitINA3221();
 8000f5c:	f000 f988 	bl	8001270 <InitINA3221>
	InitTSL2591();
 8000f60:	f000 f9ac 	bl	80012bc <InitTSL2591>
	InitSHT3X();
 8000f64:	f000 f9c6 	bl	80012f4 <InitSHT3X>
	InitDFR0198();
 8000f68:	f000 f9e4 	bl	8001334 <InitDFR0198>
	InitSEN0308();
 8000f6c:	f000 f9fe 	bl	800136c <InitSEN0308>

	RTC_Wakeup_Config(2);
 8000f70:	2002      	movs	r0, #2
 8000f72:	f000 f8fd 	bl	8001170 <RTC_Wakeup_Config>

	HAL_Delay(500);
 8000f76:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000f7a:	f001 fd2f 	bl	80029dc <HAL_Delay>
}
 8000f7e:	bf00      	nop
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	20000254 	.word	0x20000254
 8000f88:	20000338 	.word	0x20000338
 8000f8c:	20000268 	.word	0x20000268
 8000f90:	2000020c 	.word	0x2000020c
 8000f94:	0800e538 	.word	0x0800e538

08000f98 <loop>:

void loop() {
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b08e      	sub	sp, #56	@ 0x38
 8000f9c:	af00      	add	r7, sp, #0
	if (g_wakeRTC) {
 8000f9e:	4b63      	ldr	r3, [pc, #396]	@ (800112c <loop+0x194>)
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	b2db      	uxtb	r3, r3
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d072      	beq.n	800108e <loop+0xf6>
		g_wakeRTC = 0;
 8000fa8:	4b60      	ldr	r3, [pc, #384]	@ (800112c <loop+0x194>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	701a      	strb	r2, [r3, #0]

		ReadRTC();
 8000fae:	f000 fa03 	bl	80013b8 <ReadRTC>
		ReadINA3221();
 8000fb2:	f000 fa15 	bl	80013e0 <ReadINA3221>
		ReadTSL2591();
 8000fb6:	f000 fa6b 	bl	8001490 <ReadTSL2591>
		ReadSHT3X();
 8000fba:	f000 fa95 	bl	80014e8 <ReadSHT3X>
		ReadDFR0198();
 8000fbe:	f000 fb05 	bl	80015cc <ReadDFR0198>
		ReadSEN0308();
 8000fc2:	f000 fb0f 	bl	80015e4 <ReadSEN0308>

		DataSample_t data = {
 8000fc6:	f107 0320 	add.w	r3, r7, #32
 8000fca:	2200      	movs	r2, #0
 8000fcc:	601a      	str	r2, [r3, #0]
 8000fce:	605a      	str	r2, [r3, #4]
 8000fd0:	609a      	str	r2, [r3, #8]
 8000fd2:	60da      	str	r2, [r3, #12]
 8000fd4:	611a      	str	r2, [r3, #16]
 8000fd6:	615a      	str	r2, [r3, #20]
 8000fd8:	4b55      	ldr	r3, [pc, #340]	@ (8001130 <loop+0x198>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	623b      	str	r3, [r7, #32]
 8000fde:	4b55      	ldr	r3, [pc, #340]	@ (8001134 <loop+0x19c>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	627b      	str	r3, [r7, #36]	@ 0x24
 8000fe4:	4b54      	ldr	r3, [pc, #336]	@ (8001138 <loop+0x1a0>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000fea:	4b54      	ldr	r3, [pc, #336]	@ (800113c <loop+0x1a4>)
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8000ff2:	4b53      	ldr	r3, [pc, #332]	@ (8001140 <loop+0x1a8>)
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8000ffa:	4b52      	ldr	r3, [pc, #328]	@ (8001144 <loop+0x1ac>)
 8000ffc:	881b      	ldrh	r3, [r3, #0]
 8000ffe:	85fb      	strh	r3, [r7, #46]	@ 0x2e
			.airTemp_C = airTemp_C,
			.soilTemp_C = soilTemp_C,
			.airHumidity_perc = airHumidity_perc,
			.soilMoisture_perc = soilMoisture_perc,
			.batteryVoltage_mV = batteryVoltage_mV,
			.hours = time.Hours,
 8001000:	4b51      	ldr	r3, [pc, #324]	@ (8001148 <loop+0x1b0>)
 8001002:	781b      	ldrb	r3, [r3, #0]
		DataSample_t data = {
 8001004:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
			.minutes = time.Minutes,
 8001008:	4b4f      	ldr	r3, [pc, #316]	@ (8001148 <loop+0x1b0>)
 800100a:	785b      	ldrb	r3, [r3, #1]
		DataSample_t data = {
 800100c:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
			.seconds = time.Seconds,
 8001010:	4b4d      	ldr	r3, [pc, #308]	@ (8001148 <loop+0x1b0>)
 8001012:	789b      	ldrb	r3, [r3, #2]
		DataSample_t data = {
 8001014:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
			.day = date.Date,
 8001018:	4b4c      	ldr	r3, [pc, #304]	@ (800114c <loop+0x1b4>)
 800101a:	789b      	ldrb	r3, [r3, #2]
		DataSample_t data = {
 800101c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			.month = date.Month,
 8001020:	4b4a      	ldr	r3, [pc, #296]	@ (800114c <loop+0x1b4>)
 8001022:	785b      	ldrb	r3, [r3, #1]
		DataSample_t data = {
 8001024:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
			.year = date.Year
 8001028:	4b48      	ldr	r3, [pc, #288]	@ (800114c <loop+0x1b4>)
 800102a:	78db      	ldrb	r3, [r3, #3]
		DataSample_t data = {
 800102c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
		};

		FRAM_SaveData(&mem, &data);
 8001030:	f107 0320 	add.w	r3, r7, #32
 8001034:	4619      	mov	r1, r3
 8001036:	4846      	ldr	r0, [pc, #280]	@ (8001150 <loop+0x1b8>)
 8001038:	f009 fc5c 	bl	800a8f4 <FRAM_SaveData>

		DataSample_t rx = {0};
 800103c:	f107 0308 	add.w	r3, r7, #8
 8001040:	2200      	movs	r2, #0
 8001042:	601a      	str	r2, [r3, #0]
 8001044:	605a      	str	r2, [r3, #4]
 8001046:	609a      	str	r2, [r3, #8]
 8001048:	60da      	str	r2, [r3, #12]
 800104a:	611a      	str	r2, [r3, #16]
 800104c:	615a      	str	r2, [r3, #20]
		uint8_t valid = 0;
 800104e:	2300      	movs	r3, #0
 8001050:	71fb      	strb	r3, [r7, #7]

		FRAM_GetSlot(&mem, mem.write_idx-1, &rx, &valid);
 8001052:	4b3f      	ldr	r3, [pc, #252]	@ (8001150 <loop+0x1b8>)
 8001054:	889b      	ldrh	r3, [r3, #4]
 8001056:	3b01      	subs	r3, #1
 8001058:	b299      	uxth	r1, r3
 800105a:	1dfb      	adds	r3, r7, #7
 800105c:	f107 0208 	add.w	r2, r7, #8
 8001060:	483b      	ldr	r0, [pc, #236]	@ (8001150 <loop+0x1b8>)
 8001062:	f009 fcab 	bl	800a9bc <FRAM_GetSlot>

		if (valid) {/*
 8001066:	79fb      	ldrb	r3, [r7, #7]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d00c      	beq.n	8001086 <loop+0xee>
			printf("Battery: %.3f V\r\n", rx.batteryVoltage_mV/1000.0);
			printf("Irradiance: %.3f W/m2\r\n", rx.irradiance_Wm2);
			printf("Air: %.3f C, %u %%\r\n", rx.airTemp_C, rx.airHumidity_perc);
			printf("Soil: %.3f C, %u %%\r\n", rx.soilTemp_C, rx.soilMoisture_perc);*/

			printf("%u,%u\r\n", cycle++, rx.airHumidity_perc);
 800106c:	4b39      	ldr	r3, [pc, #228]	@ (8001154 <loop+0x1bc>)
 800106e:	881b      	ldrh	r3, [r3, #0]
 8001070:	1c5a      	adds	r2, r3, #1
 8001072:	b291      	uxth	r1, r2
 8001074:	4a37      	ldr	r2, [pc, #220]	@ (8001154 <loop+0x1bc>)
 8001076:	8011      	strh	r1, [r2, #0]
 8001078:	4619      	mov	r1, r3
 800107a:	7d3b      	ldrb	r3, [r7, #20]
 800107c:	461a      	mov	r2, r3
 800107e:	4836      	ldr	r0, [pc, #216]	@ (8001158 <loop+0x1c0>)
 8001080:	f00b f80a 	bl	800c098 <iprintf>
 8001084:	e04c      	b.n	8001120 <loop+0x188>
		}
		else printf("Slot not valid\r\n");
 8001086:	4835      	ldr	r0, [pc, #212]	@ (800115c <loop+0x1c4>)
 8001088:	f00b f86e 	bl	800c168 <puts>
 800108c:	e048      	b.n	8001120 <loop+0x188>
	}
	else if (g_wakeEXTI) {
 800108e:	4b34      	ldr	r3, [pc, #208]	@ (8001160 <loop+0x1c8>)
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	b2db      	uxtb	r3, r3
 8001094:	2b00      	cmp	r3, #0
 8001096:	d043      	beq.n	8001120 <loop+0x188>
		g_wakeEXTI = 0;
 8001098:	4b31      	ldr	r3, [pc, #196]	@ (8001160 <loop+0x1c8>)
 800109a:	2200      	movs	r2, #0
 800109c:	701a      	strb	r2, [r3, #0]

		switch(g_extiPin) {
 800109e:	4b31      	ldr	r3, [pc, #196]	@ (8001164 <loop+0x1cc>)
 80010a0:	881b      	ldrh	r3, [r3, #0]
 80010a2:	b29b      	uxth	r3, r3
 80010a4:	3b01      	subs	r3, #1
 80010a6:	2b0f      	cmp	r3, #15
 80010a8:	d822      	bhi.n	80010f0 <loop+0x158>
 80010aa:	a201      	add	r2, pc, #4	@ (adr r2, 80010b0 <loop+0x118>)
 80010ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010b0:	080010f1 	.word	0x080010f1
 80010b4:	080010f1 	.word	0x080010f1
 80010b8:	080010f1 	.word	0x080010f1
 80010bc:	080010f1 	.word	0x080010f1
 80010c0:	080010f1 	.word	0x080010f1
 80010c4:	080010f1 	.word	0x080010f1
 80010c8:	080010f1 	.word	0x080010f1
 80010cc:	080010f1 	.word	0x080010f1
 80010d0:	080010f1 	.word	0x080010f1
 80010d4:	080010f1 	.word	0x080010f1
 80010d8:	080010f1 	.word	0x080010f1
 80010dc:	080010f1 	.word	0x080010f1
 80010e0:	080010f1 	.word	0x080010f1
 80010e4:	080010f1 	.word	0x080010f1
 80010e8:	080010f1 	.word	0x080010f1
 80010ec:	080010f1 	.word	0x080010f1
			case S1_AEM_Pin:
				//
				break;
		}

		ReadRTC();
 80010f0:	f000 f962 	bl	80013b8 <ReadRTC>
		printf("%02d:%02d:%02d", time.Hours, time.Minutes, time.Seconds);
 80010f4:	4b14      	ldr	r3, [pc, #80]	@ (8001148 <loop+0x1b0>)
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	4619      	mov	r1, r3
 80010fa:	4b13      	ldr	r3, [pc, #76]	@ (8001148 <loop+0x1b0>)
 80010fc:	785b      	ldrb	r3, [r3, #1]
 80010fe:	461a      	mov	r2, r3
 8001100:	4b11      	ldr	r3, [pc, #68]	@ (8001148 <loop+0x1b0>)
 8001102:	789b      	ldrb	r3, [r3, #2]
 8001104:	4818      	ldr	r0, [pc, #96]	@ (8001168 <loop+0x1d0>)
 8001106:	f00a ffc7 	bl	800c098 <iprintf>
		printf(" - EXTI%u\r\n", __builtin_ctz(g_extiPin));
 800110a:	4b16      	ldr	r3, [pc, #88]	@ (8001164 <loop+0x1cc>)
 800110c:	881b      	ldrh	r3, [r3, #0]
 800110e:	b29b      	uxth	r3, r3
 8001110:	fa93 f3a3 	rbit	r3, r3
 8001114:	fab3 f383 	clz	r3, r3
 8001118:	4619      	mov	r1, r3
 800111a:	4814      	ldr	r0, [pc, #80]	@ (800116c <loop+0x1d4>)
 800111c:	f00a ffbc 	bl	800c098 <iprintf>
	}

	EnterStop2();
 8001120:	f000 f846 	bl	80011b0 <EnterStop2>
}
 8001124:	bf00      	nop
 8001126:	3738      	adds	r7, #56	@ 0x38
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	2000000a 	.word	0x2000000a
 8001130:	2000026c 	.word	0x2000026c
 8001134:	20000270 	.word	0x20000270
 8001138:	20000274 	.word	0x20000274
 800113c:	20000278 	.word	0x20000278
 8001140:	20000279 	.word	0x20000279
 8001144:	2000027a 	.word	0x2000027a
 8001148:	20000254 	.word	0x20000254
 800114c:	20000268 	.word	0x20000268
 8001150:	2000020c 	.word	0x2000020c
 8001154:	20000008 	.word	0x20000008
 8001158:	0800e54c 	.word	0x0800e54c
 800115c:	0800e554 	.word	0x0800e554
 8001160:	200001fc 	.word	0x200001fc
 8001164:	200001fe 	.word	0x200001fe
 8001168:	0800e564 	.word	0x0800e564
 800116c:	0800e574 	.word	0x0800e574

08001170 <RTC_Wakeup_Config>:

// STOP2 MODE ---------------------------------------------------------------

static void RTC_Wakeup_Config(uint16_t time_s) {
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	4603      	mov	r3, r0
 8001178:	80fb      	strh	r3, [r7, #6]
  __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 800117a:	4b0b      	ldr	r3, [pc, #44]	@ (80011a8 <RTC_Wakeup_Config+0x38>)
 800117c:	221f      	movs	r2, #31
 800117e:	619a      	str	r2, [r3, #24]

  HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 8001180:	480a      	ldr	r0, [pc, #40]	@ (80011ac <RTC_Wakeup_Config+0x3c>)
 8001182:	f006 fe85 	bl	8007e90 <HAL_RTCEx_DeactivateWakeUpTimer>

  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, time_s - 1, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK) Error_Handler();
 8001186:	88fb      	ldrh	r3, [r7, #6]
 8001188:	3b01      	subs	r3, #1
 800118a:	2204      	movs	r2, #4
 800118c:	4619      	mov	r1, r3
 800118e:	4807      	ldr	r0, [pc, #28]	@ (80011ac <RTC_Wakeup_Config+0x3c>)
 8001190:	f006 fdb2 	bl	8007cf8 <HAL_RTCEx_SetWakeUpTimer_IT>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <RTC_Wakeup_Config+0x2e>
 800119a:	f000 fd81 	bl	8001ca0 <Error_Handler>
}
 800119e:	bf00      	nop
 80011a0:	3708      	adds	r7, #8
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	58000400 	.word	0x58000400
 80011ac:	20000338 	.word	0x20000338

080011b0 <EnterStop2>:

static void EnterStop2() {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GATE_SENS_GPIO_Port, GATE_SENS_Pin, GPIO_PIN_SET);
 80011b4:	2201      	movs	r2, #1
 80011b6:	2140      	movs	r1, #64	@ 0x40
 80011b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011bc:	f003 fb98 	bl	80048f0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_RESET);
 80011c0:	2200      	movs	r2, #0
 80011c2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011ca:	f003 fb91 	bl	80048f0 <HAL_GPIO_WritePin>

	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 80011ce:	4b15      	ldr	r3, [pc, #84]	@ (8001224 <EnterStop2+0x74>)
 80011d0:	221f      	movs	r2, #31
 80011d2:	619a      	str	r2, [r3, #24]
	HAL_SuspendTick();
 80011d4:	f001 fc26 	bl	8002a24 <HAL_SuspendTick>

	HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 80011d8:	2001      	movs	r0, #1
 80011da:	f004 fc95 	bl	8005b08 <HAL_PWREx_EnterSTOP2Mode>

	HAL_ResumeTick();
 80011de:	f001 fc31 	bl	8002a44 <HAL_ResumeTick>
	SystemClock_Config();
 80011e2:	f000 fa8b 	bl	80016fc <SystemClock_Config>

	ADC1_Init();
 80011e6:	f000 fa4b 	bl	8001680 <ADC1_Init>

	HAL_GPIO_WritePin(GATE_SENS_GPIO_Port, GATE_SENS_Pin, GPIO_PIN_RESET);
 80011ea:	2200      	movs	r2, #0
 80011ec:	2140      	movs	r1, #64	@ 0x40
 80011ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011f2:	f003 fb7d 	bl	80048f0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_SET);
 80011f6:	2201      	movs	r2, #1
 80011f8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001200:	f003 fb76 	bl	80048f0 <HAL_GPIO_WritePin>

	InitINA3221();
 8001204:	f000 f834 	bl	8001270 <InitINA3221>
	InitTSL2591();
 8001208:	f000 f858 	bl	80012bc <InitTSL2591>
	InitSHT3X();
 800120c:	f000 f872 	bl	80012f4 <InitSHT3X>
	InitDFR0198();
 8001210:	f000 f890 	bl	8001334 <InitDFR0198>
	InitSEN0308();
 8001214:	f000 f8aa 	bl	800136c <InitSEN0308>

	HAL_Delay(500);
 8001218:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800121c:	f001 fbde 	bl	80029dc <HAL_Delay>
}
 8001220:	bf00      	nop
 8001222:	bd80      	pop	{r7, pc}
 8001224:	58000400 	.word	0x58000400

08001228 <InitFRAM>:

// INIT ---------------------------------------------------------------------

void InitFRAM() {
 8001228:	b580      	push	{r7, lr}
 800122a:	af00      	add	r7, sp, #0
	fram.hspi = &hspi2;
 800122c:	4b0c      	ldr	r3, [pc, #48]	@ (8001260 <InitFRAM+0x38>)
 800122e:	4a0d      	ldr	r2, [pc, #52]	@ (8001264 <InitFRAM+0x3c>)
 8001230:	601a      	str	r2, [r3, #0]
	fram.cs_port = CS_FRAM_GPIO_Port;
 8001232:	4b0b      	ldr	r3, [pc, #44]	@ (8001260 <InitFRAM+0x38>)
 8001234:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001238:	605a      	str	r2, [r3, #4]
	fram.cs_pin = CS_FRAM_Pin;
 800123a:	4b09      	ldr	r3, [pc, #36]	@ (8001260 <InitFRAM+0x38>)
 800123c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001240:	811a      	strh	r2, [r3, #8]

	mem.fram = &fram;
 8001242:	4b09      	ldr	r3, [pc, #36]	@ (8001268 <InitFRAM+0x40>)
 8001244:	4a06      	ldr	r2, [pc, #24]	@ (8001260 <InitFRAM+0x38>)
 8001246:	601a      	str	r2, [r3, #0]

	if (FRAM_Init(&mem) == HAL_OK);// printf("FRAM inicializada correctamente\r\n");
 8001248:	4807      	ldr	r0, [pc, #28]	@ (8001268 <InitFRAM+0x40>)
 800124a:	f009 fa7f 	bl	800a74c <FRAM_Init>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d002      	beq.n	800125a <InitFRAM+0x32>
	else printf("FRAM no inicializada\r\n");
 8001254:	4805      	ldr	r0, [pc, #20]	@ (800126c <InitFRAM+0x44>)
 8001256:	f00a ff87 	bl	800c168 <puts>
}
 800125a:	bf00      	nop
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	20000200 	.word	0x20000200
 8001264:	2000035c 	.word	0x2000035c
 8001268:	2000020c 	.word	0x2000020c
 800126c:	0800e580 	.word	0x0800e580

08001270 <InitINA3221>:

void InitINA3221() {
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
	ina.hi2c = &hi2c3;
 8001274:	4b0e      	ldr	r3, [pc, #56]	@ (80012b0 <InitINA3221+0x40>)
 8001276:	4a0f      	ldr	r2, [pc, #60]	@ (80012b4 <InitINA3221+0x44>)
 8001278:	601a      	str	r2, [r3, #0]
	ina.shuntResistance[0] = 0.220f;
 800127a:	4b0d      	ldr	r3, [pc, #52]	@ (80012b0 <InitINA3221+0x40>)
 800127c:	4a0e      	ldr	r2, [pc, #56]	@ (80012b8 <InitINA3221+0x48>)
 800127e:	605a      	str	r2, [r3, #4]
	ina.shuntResistance[1] = 0.220f;
 8001280:	4b0b      	ldr	r3, [pc, #44]	@ (80012b0 <InitINA3221+0x40>)
 8001282:	4a0d      	ldr	r2, [pc, #52]	@ (80012b8 <InitINA3221+0x48>)
 8001284:	609a      	str	r2, [r3, #8]
	ina.shuntResistance[2] = 0.220f;
 8001286:	4b0a      	ldr	r3, [pc, #40]	@ (80012b0 <InitINA3221+0x40>)
 8001288:	4a0b      	ldr	r2, [pc, #44]	@ (80012b8 <InitINA3221+0x48>)
 800128a:	60da      	str	r2, [r3, #12]
	ina.averagingMode = INA3221_AVG_64;
 800128c:	4b08      	ldr	r3, [pc, #32]	@ (80012b0 <InitINA3221+0x40>)
 800128e:	2203      	movs	r2, #3
 8001290:	741a      	strb	r2, [r3, #16]
	ina.convTimeBus = INA3221_CT_1100us;
 8001292:	4b07      	ldr	r3, [pc, #28]	@ (80012b0 <InitINA3221+0x40>)
 8001294:	2204      	movs	r2, #4
 8001296:	749a      	strb	r2, [r3, #18]
	ina.convTimeShunt = INA3221_CT_1100us;
 8001298:	4b05      	ldr	r3, [pc, #20]	@ (80012b0 <InitINA3221+0x40>)
 800129a:	2204      	movs	r2, #4
 800129c:	745a      	strb	r2, [r3, #17]
	ina.operatingMode = INA3221_MODE_SHUNT_BUS_CONTINUOUS;
 800129e:	4b04      	ldr	r3, [pc, #16]	@ (80012b0 <InitINA3221+0x40>)
 80012a0:	2207      	movs	r2, #7
 80012a2:	74da      	strb	r2, [r3, #19]

	if (INA3221_Init(&ina) == HAL_OK);// printf("INA3221 inicializado correctamente\r\n");
 80012a4:	4802      	ldr	r0, [pc, #8]	@ (80012b0 <InitINA3221+0x40>)
 80012a6:	f009 fc6a 	bl	800ab7e <INA3221_Init>
	//else printf("INA3221 no inicializado\r\n");
}
 80012aa:	bf00      	nop
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	20000218 	.word	0x20000218
 80012b4:	200002e4 	.word	0x200002e4
 80012b8:	3e6147ae 	.word	0x3e6147ae

080012bc <InitTSL2591>:

void InitTSL2591() {
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
	tsl.hi2c = &hi2c3;
 80012c0:	4b09      	ldr	r3, [pc, #36]	@ (80012e8 <InitTSL2591+0x2c>)
 80012c2:	4a0a      	ldr	r2, [pc, #40]	@ (80012ec <InitTSL2591+0x30>)
 80012c4:	601a      	str	r2, [r3, #0]
	tsl.gain = TSL2591_GAIN_LOW;
 80012c6:	4b08      	ldr	r3, [pc, #32]	@ (80012e8 <InitTSL2591+0x2c>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	711a      	strb	r2, [r3, #4]
	tsl.integrationTime = TSL2591_INTEGRATION_200MS;
 80012cc:	4b06      	ldr	r3, [pc, #24]	@ (80012e8 <InitTSL2591+0x2c>)
 80012ce:	2201      	movs	r2, #1
 80012d0:	715a      	strb	r2, [r3, #5]

	if (TSL2591_Init(&tsl) == HAL_OK);// printf("TSL2591 inicializado correctamente\r\n");
 80012d2:	4805      	ldr	r0, [pc, #20]	@ (80012e8 <InitTSL2591+0x2c>)
 80012d4:	f00a f87f 	bl	800b3d6 <TSL2591_Init>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d002      	beq.n	80012e4 <InitTSL2591+0x28>
	else printf("TSL2591 no inicializado\r\n");
 80012de:	4804      	ldr	r0, [pc, #16]	@ (80012f0 <InitTSL2591+0x34>)
 80012e0:	f00a ff42 	bl	800c168 <puts>
}
 80012e4:	bf00      	nop
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	2000022c 	.word	0x2000022c
 80012ec:	200002e4 	.word	0x200002e4
 80012f0:	0800e598 	.word	0x0800e598

080012f4 <InitSHT3X>:

void InitSHT3X() {
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
	sht.hi2c = &hi2c3;
 80012f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001328 <InitSHT3X+0x34>)
 80012fa:	4a0c      	ldr	r2, [pc, #48]	@ (800132c <InitSHT3X+0x38>)
 80012fc:	601a      	str	r2, [r3, #0]
	sht.clockStretch = SHT3X_NOSTRETCH;
 80012fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001328 <InitSHT3X+0x34>)
 8001300:	2200      	movs	r2, #0
 8001302:	715a      	strb	r2, [r3, #5]
	sht.repeatability = SHT3X_REPEAT_MED;
 8001304:	4b08      	ldr	r3, [pc, #32]	@ (8001328 <InitSHT3X+0x34>)
 8001306:	2201      	movs	r2, #1
 8001308:	711a      	strb	r2, [r3, #4]

	if (SHT3X_Init(&sht) == HAL_OK);// printf("SHT3x inicializado correctamente\r\n");
 800130a:	4807      	ldr	r0, [pc, #28]	@ (8001328 <InitSHT3X+0x34>)
 800130c:	f009 fe58 	bl	800afc0 <SHT3X_Init>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d002      	beq.n	800131c <InitSHT3X+0x28>
	else printf("SHT3x no inicializado\r\n");
 8001316:	4806      	ldr	r0, [pc, #24]	@ (8001330 <InitSHT3X+0x3c>)
 8001318:	f00a ff26 	bl	800c168 <puts>

	SHT3X_Heater(&sht, SHT3X_HEATER_OFF);
 800131c:	2100      	movs	r1, #0
 800131e:	4802      	ldr	r0, [pc, #8]	@ (8001328 <InitSHT3X+0x34>)
 8001320:	f00a f800 	bl	800b324 <SHT3X_Heater>
}
 8001324:	bf00      	nop
 8001326:	bd80      	pop	{r7, pc}
 8001328:	20000234 	.word	0x20000234
 800132c:	200002e4 	.word	0x200002e4
 8001330:	0800e5b4 	.word	0x0800e5b4

08001334 <InitDFR0198>:

void InitDFR0198()  {
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
	dfr.port = DFR0198_GPIO_Port;
 8001338:	4b0a      	ldr	r3, [pc, #40]	@ (8001364 <InitDFR0198+0x30>)
 800133a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800133e:	601a      	str	r2, [r3, #0]
	dfr.pin = DFR0198_Pin;
 8001340:	4b08      	ldr	r3, [pc, #32]	@ (8001364 <InitDFR0198+0x30>)
 8001342:	2280      	movs	r2, #128	@ 0x80
 8001344:	809a      	strh	r2, [r3, #4]
	dfr.resolution = DS18B20_RES_12_BIT;
 8001346:	4b07      	ldr	r3, [pc, #28]	@ (8001364 <InitDFR0198+0x30>)
 8001348:	227f      	movs	r2, #127	@ 0x7f
 800134a:	719a      	strb	r2, [r3, #6]

	if (DS18B20_Init(&dfr) == HAL_OK);// printf("DFR0198 inicializado correctamente\r\n");
 800134c:	4805      	ldr	r0, [pc, #20]	@ (8001364 <InitDFR0198+0x30>)
 800134e:	f001 f9b9 	bl	80026c4 <DS18B20_Init>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d002      	beq.n	800135e <InitDFR0198+0x2a>
	else printf("DFR0198 no inicializado\r\n");
 8001358:	4803      	ldr	r0, [pc, #12]	@ (8001368 <InitDFR0198+0x34>)
 800135a:	f00a ff05 	bl	800c168 <puts>
}
 800135e:	bf00      	nop
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	2000023c 	.word	0x2000023c
 8001368:	0800e5cc 	.word	0x0800e5cc

0800136c <InitSEN0308>:

void InitSEN0308() {
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
	sen.hadc = &hadc1;
 8001370:	4b0e      	ldr	r3, [pc, #56]	@ (80013ac <InitSEN0308+0x40>)
 8001372:	4a0f      	ldr	r2, [pc, #60]	@ (80013b0 <InitSEN0308+0x44>)
 8001374:	601a      	str	r2, [r3, #0]
	sen.port = SEN0308_GPIO_Port;
 8001376:	4b0d      	ldr	r3, [pc, #52]	@ (80013ac <InitSEN0308+0x40>)
 8001378:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800137c:	605a      	str	r2, [r3, #4]
	sen.pin = SEN0308_Pin;
 800137e:	4b0b      	ldr	r3, [pc, #44]	@ (80013ac <InitSEN0308+0x40>)
 8001380:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001384:	811a      	strh	r2, [r3, #8]
	sen.airRaw = 3620;
 8001386:	4b09      	ldr	r3, [pc, #36]	@ (80013ac <InitSEN0308+0x40>)
 8001388:	f640 6224 	movw	r2, #3620	@ 0xe24
 800138c:	815a      	strh	r2, [r3, #10]
	sen.waterRaw = 520;
 800138e:	4b07      	ldr	r3, [pc, #28]	@ (80013ac <InitSEN0308+0x40>)
 8001390:	f44f 7202 	mov.w	r2, #520	@ 0x208
 8001394:	819a      	strh	r2, [r3, #12]
	if (SEN0308_Init(&sen) == HAL_OK);// printf("SEN0308 inicializado correctamente\r\n");
 8001396:	4805      	ldr	r0, [pc, #20]	@ (80013ac <InitSEN0308+0x40>)
 8001398:	f009 fca8 	bl	800acec <SEN0308_Init>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d002      	beq.n	80013a8 <InitSEN0308+0x3c>
	else printf("SEN0308 no inicializado\r\n");
 80013a2:	4804      	ldr	r0, [pc, #16]	@ (80013b4 <InitSEN0308+0x48>)
 80013a4:	f00a fee0 	bl	800c168 <puts>
}
 80013a8:	bf00      	nop
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	20000244 	.word	0x20000244
 80013b0:	20000280 	.word	0x20000280
 80013b4:	0800e5e8 	.word	0x0800e5e8

080013b8 <ReadRTC>:

// READ ---------------------------------------------------------------------

void ReadRTC() {
 80013b8:	b580      	push	{r7, lr}
 80013ba:	af00      	add	r7, sp, #0
	// Reads RTC time
	if (HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN) == HAL_OK) {
 80013bc:	2200      	movs	r2, #0
 80013be:	4905      	ldr	r1, [pc, #20]	@ (80013d4 <ReadRTC+0x1c>)
 80013c0:	4805      	ldr	r0, [pc, #20]	@ (80013d8 <ReadRTC+0x20>)
 80013c2:	f006 faa2 	bl	800790a <HAL_RTC_GetTime>
	else {
		//printf("Error while reading RTC time\r\n");
	}

	// Reads RTC date
	if (HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN) == HAL_OK) {
 80013c6:	2200      	movs	r2, #0
 80013c8:	4904      	ldr	r1, [pc, #16]	@ (80013dc <ReadRTC+0x24>)
 80013ca:	4803      	ldr	r0, [pc, #12]	@ (80013d8 <ReadRTC+0x20>)
 80013cc:	f006 fb84 	bl	8007ad8 <HAL_RTC_GetDate>
	}
	// Error while reading RTC date
	else {
		//printf("Error while reading RTC date\r\n");
	}
}
 80013d0:	bf00      	nop
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	20000254 	.word	0x20000254
 80013d8:	20000338 	.word	0x20000338
 80013dc:	20000268 	.word	0x20000268

080013e0 <ReadINA3221>:

void ReadINA3221() {
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b08a      	sub	sp, #40	@ 0x28
 80013e4:	af00      	add	r7, sp, #0
	float busVoltage_V[3];
	float shuntVoltage_V[3];
	float current_mA[3];

	// Iterates the 3 channels
	for (int ch = 0; ch < 3; ++ch) {
 80013e6:	2300      	movs	r3, #0
 80013e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80013ea:	e031      	b.n	8001450 <ReadINA3221+0x70>
		// Reads bus & shunt voltages
		if (INA3221_ReadVoltage(&ina, ch+1, &busVoltage_V[ch], &shuntVoltage_V[ch]) == HAL_OK) {
 80013ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013ee:	b2db      	uxtb	r3, r3
 80013f0:	3301      	adds	r3, #1
 80013f2:	b2d9      	uxtb	r1, r3
 80013f4:	f107 0218 	add.w	r2, r7, #24
 80013f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013fa:	009b      	lsls	r3, r3, #2
 80013fc:	18d0      	adds	r0, r2, r3
 80013fe:	f107 020c 	add.w	r2, r7, #12
 8001402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001404:	009b      	lsls	r3, r3, #2
 8001406:	4413      	add	r3, r2
 8001408:	4602      	mov	r2, r0
 800140a:	481d      	ldr	r0, [pc, #116]	@ (8001480 <ReadINA3221+0xa0>)
 800140c:	f009 fbe2 	bl	800abd4 <INA3221_ReadVoltage>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d130      	bne.n	8001478 <ReadINA3221+0x98>
			// Calculates current
			current_mA[ch] = INA3221_CalculateCurrent_mA(&ina, ch+1, shuntVoltage_V[ch]);
 8001416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001418:	b2db      	uxtb	r3, r3
 800141a:	3301      	adds	r3, #1
 800141c:	b2da      	uxtb	r2, r3
 800141e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001420:	009b      	lsls	r3, r3, #2
 8001422:	3328      	adds	r3, #40	@ 0x28
 8001424:	443b      	add	r3, r7
 8001426:	3b1c      	subs	r3, #28
 8001428:	edd3 7a00 	vldr	s15, [r3]
 800142c:	eeb0 0a67 	vmov.f32	s0, s15
 8001430:	4611      	mov	r1, r2
 8001432:	4813      	ldr	r0, [pc, #76]	@ (8001480 <ReadINA3221+0xa0>)
 8001434:	f009 fc38 	bl	800aca8 <INA3221_CalculateCurrent_mA>
 8001438:	eef0 7a40 	vmov.f32	s15, s0
 800143c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800143e:	009b      	lsls	r3, r3, #2
 8001440:	3328      	adds	r3, #40	@ 0x28
 8001442:	443b      	add	r3, r7
 8001444:	3b28      	subs	r3, #40	@ 0x28
 8001446:	edc3 7a00 	vstr	s15, [r3]
	for (int ch = 0; ch < 3; ++ch) {
 800144a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800144c:	3301      	adds	r3, #1
 800144e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001452:	2b02      	cmp	r3, #2
 8001454:	ddca      	ble.n	80013ec <ReadINA3221+0xc>

			return;
		}
	}

	batteryVoltage_mV = (uint16_t)(busVoltage_V[1] * 1000);
 8001456:	edd7 7a07 	vldr	s15, [r7, #28]
 800145a:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8001484 <ReadINA3221+0xa4>
 800145e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001462:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001466:	ee17 3a90 	vmov	r3, s15
 800146a:	b29a      	uxth	r2, r3
 800146c:	4b06      	ldr	r3, [pc, #24]	@ (8001488 <ReadINA3221+0xa8>)
 800146e:	801a      	strh	r2, [r3, #0]
	pvVoltage_V = busVoltage_V[0];
 8001470:	69bb      	ldr	r3, [r7, #24]
 8001472:	4a06      	ldr	r2, [pc, #24]	@ (800148c <ReadINA3221+0xac>)
 8001474:	6013      	str	r3, [r2, #0]
 8001476:	e000      	b.n	800147a <ReadINA3221+0x9a>
			return;
 8001478:	bf00      	nop
}
 800147a:	3728      	adds	r7, #40	@ 0x28
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	20000218 	.word	0x20000218
 8001484:	447a0000 	.word	0x447a0000
 8001488:	2000027a 	.word	0x2000027a
 800148c:	2000027c 	.word	0x2000027c

08001490 <ReadTSL2591>:

void ReadTSL2591() {
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
	uint16_t full, ir;
	float lux;

	// Reads total & ir
	if (TSL2591_ReadChannels(&tsl, &full, &ir) == HAL_OK) {
 8001496:	463a      	mov	r2, r7
 8001498:	1cbb      	adds	r3, r7, #2
 800149a:	4619      	mov	r1, r3
 800149c:	480f      	ldr	r0, [pc, #60]	@ (80014dc <ReadTSL2591+0x4c>)
 800149e:	f009 ffca 	bl	800b436 <TSL2591_ReadChannels>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d111      	bne.n	80014cc <ReadTSL2591+0x3c>
		// Calculates lux
		lux = TSL2591_CalculateLux(&tsl, full, ir);
 80014a8:	887b      	ldrh	r3, [r7, #2]
 80014aa:	883a      	ldrh	r2, [r7, #0]
 80014ac:	4619      	mov	r1, r3
 80014ae:	480b      	ldr	r0, [pc, #44]	@ (80014dc <ReadTSL2591+0x4c>)
 80014b0:	f009 fff0 	bl	800b494 <TSL2591_CalculateLux>
 80014b4:	ed87 0a01 	vstr	s0, [r7, #4]

		// Calculates irradiance
		irradiance_Wm2 = TSL2591_CalculateIrradiance(lux);
 80014b8:	ed97 0a01 	vldr	s0, [r7, #4]
 80014bc:	f00a f8be 	bl	800b63c <TSL2591_CalculateIrradiance>
 80014c0:	eef0 7a40 	vmov.f32	s15, s0
 80014c4:	4b06      	ldr	r3, [pc, #24]	@ (80014e0 <ReadTSL2591+0x50>)
 80014c6:	edc3 7a00 	vstr	s15, [r3]
	}
	// Error while reading the sensor
	else {
		printf("Error while reading TSL2591\r\n\r\n");
	}
}
 80014ca:	e002      	b.n	80014d2 <ReadTSL2591+0x42>
		printf("Error while reading TSL2591\r\n\r\n");
 80014cc:	4805      	ldr	r0, [pc, #20]	@ (80014e4 <ReadTSL2591+0x54>)
 80014ce:	f00a fe4b 	bl	800c168 <puts>
}
 80014d2:	bf00      	nop
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	2000022c 	.word	0x2000022c
 80014e0:	2000026c 	.word	0x2000026c
 80014e4:	0800e604 	.word	0x0800e604

080014e8 <ReadSHT3X>:

void ReadSHT3X() {
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b086      	sub	sp, #24
 80014ec:	af00      	add	r7, sp, #0
	float airHumidity_perc_f, dewPoint_C;

	for (int8_t tries = 3; tries >= 0; --tries) {
 80014ee:	2303      	movs	r3, #3
 80014f0:	75fb      	strb	r3, [r7, #23]
 80014f2:	e056      	b.n	80015a2 <ReadSHT3X+0xba>
		// Reads air temperature & hummidity
		if (SHT3X_ReadSingleShot(&sht, &airTemp_C, &airHumidity_perc_f) == HAL_OK) {
 80014f4:	f107 030c 	add.w	r3, r7, #12
 80014f8:	461a      	mov	r2, r3
 80014fa:	492e      	ldr	r1, [pc, #184]	@ (80015b4 <ReadSHT3X+0xcc>)
 80014fc:	482e      	ldr	r0, [pc, #184]	@ (80015b8 <ReadSHT3X+0xd0>)
 80014fe:	f009 fde5 	bl	800b0cc <SHT3X_ReadSingleShot>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d151      	bne.n	80015ac <ReadSHT3X+0xc4>
			airHumidity_perc = (uint8_t)airHumidity_perc_f;
 8001508:	edd7 7a03 	vldr	s15, [r7, #12]
 800150c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001510:	edc7 7a01 	vstr	s15, [r7, #4]
 8001514:	793b      	ldrb	r3, [r7, #4]
 8001516:	b2da      	uxtb	r2, r3
 8001518:	4b28      	ldr	r3, [pc, #160]	@ (80015bc <ReadSHT3X+0xd4>)
 800151a:	701a      	strb	r2, [r3, #0]
			// Calculates dew point
			dewPoint_C = SHT3X_CalculateDewpoint(airTemp_C, airHumidity_perc);
 800151c:	4b25      	ldr	r3, [pc, #148]	@ (80015b4 <ReadSHT3X+0xcc>)
 800151e:	edd3 7a00 	vldr	s15, [r3]
 8001522:	4b26      	ldr	r3, [pc, #152]	@ (80015bc <ReadSHT3X+0xd4>)
 8001524:	781b      	ldrb	r3, [r3, #0]
 8001526:	ee07 3a10 	vmov	s14, r3
 800152a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800152e:	eef0 0a47 	vmov.f32	s1, s14
 8001532:	eeb0 0a67 	vmov.f32	s0, s15
 8001536:	f009 fe2b 	bl	800b190 <SHT3X_CalculateDewpoint>
 800153a:	ed87 0a04 	vstr	s0, [r7, #16]

			return;
		}

		// RH > 95% or T-Td < 1C - Activate heater
		if (airHumidity_perc > 90.0f || airTemp_C - dewPoint_C < 1.0f) {
 800153e:	4b1f      	ldr	r3, [pc, #124]	@ (80015bc <ReadSHT3X+0xd4>)
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	ee07 3a90 	vmov	s15, r3
 8001546:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800154a:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80015c0 <ReadSHT3X+0xd8>
 800154e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001552:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001556:	dc0e      	bgt.n	8001576 <ReadSHT3X+0x8e>
 8001558:	4b16      	ldr	r3, [pc, #88]	@ (80015b4 <ReadSHT3X+0xcc>)
 800155a:	ed93 7a00 	vldr	s14, [r3]
 800155e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001562:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001566:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800156a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800156e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001572:	d400      	bmi.n	8001576 <ReadSHT3X+0x8e>
			SHT3X_Heater(&sht, SHT3X_HEATER_OFF);
			printf("Heater OFF");
		}
		// Valid reading
		else {
			return;
 8001574:	e01b      	b.n	80015ae <ReadSHT3X+0xc6>
			printf("Heater ON");
 8001576:	4813      	ldr	r0, [pc, #76]	@ (80015c4 <ReadSHT3X+0xdc>)
 8001578:	f00a fd8e 	bl	800c098 <iprintf>
			SHT3X_Heater(&sht, SHT3X_HEATER_ON);
 800157c:	2101      	movs	r1, #1
 800157e:	480e      	ldr	r0, [pc, #56]	@ (80015b8 <ReadSHT3X+0xd0>)
 8001580:	f009 fed0 	bl	800b324 <SHT3X_Heater>
			HAL_Delay(500);
 8001584:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001588:	f001 fa28 	bl	80029dc <HAL_Delay>
			SHT3X_Heater(&sht, SHT3X_HEATER_OFF);
 800158c:	2100      	movs	r1, #0
 800158e:	480a      	ldr	r0, [pc, #40]	@ (80015b8 <ReadSHT3X+0xd0>)
 8001590:	f009 fec8 	bl	800b324 <SHT3X_Heater>
			printf("Heater OFF");
 8001594:	480c      	ldr	r0, [pc, #48]	@ (80015c8 <ReadSHT3X+0xe0>)
 8001596:	f00a fd7f 	bl	800c098 <iprintf>
	for (int8_t tries = 3; tries >= 0; --tries) {
 800159a:	7dfb      	ldrb	r3, [r7, #23]
 800159c:	3b01      	subs	r3, #1
 800159e:	b2db      	uxtb	r3, r3
 80015a0:	75fb      	strb	r3, [r7, #23]
 80015a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	daa4      	bge.n	80014f4 <ReadSHT3X+0xc>
 80015aa:	e000      	b.n	80015ae <ReadSHT3X+0xc6>
			return;
 80015ac:	bf00      	nop
		}
	}

	// Limit tries
}
 80015ae:	3718      	adds	r7, #24
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	20000270 	.word	0x20000270
 80015b8:	20000234 	.word	0x20000234
 80015bc:	20000278 	.word	0x20000278
 80015c0:	42b40000 	.word	0x42b40000
 80015c4:	0800e624 	.word	0x0800e624
 80015c8:	0800e630 	.word	0x0800e630

080015cc <ReadDFR0198>:

void ReadDFR0198() {
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
	// Reads soil temperature
	if (DS18B20_ReadTemperature(&dfr, &soilTemp_C) == HAL_OK) {
 80015d0:	4902      	ldr	r1, [pc, #8]	@ (80015dc <ReadDFR0198+0x10>)
 80015d2:	4803      	ldr	r0, [pc, #12]	@ (80015e0 <ReadDFR0198+0x14>)
 80015d4:	f001 f8c6 	bl	8002764 <DS18B20_ReadTemperature>
	}
	// Error while reading the sensor
	else {
		//printf("Error while reading DFR0198\r\n\r\n");
	}
}
 80015d8:	bf00      	nop
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	20000274 	.word	0x20000274
 80015e0:	2000023c 	.word	0x2000023c

080015e4 <ReadSEN0308>:

void ReadSEN0308() {
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
	uint16_t rawMoisture;

	// Reads soil moisture
	if (SEN0308_ReadRawAvg(&sen, &rawMoisture, 5) == HAL_OK) {
 80015ea:	1dbb      	adds	r3, r7, #6
 80015ec:	2205      	movs	r2, #5
 80015ee:	4619      	mov	r1, r3
 80015f0:	4809      	ldr	r0, [pc, #36]	@ (8001618 <ReadSEN0308+0x34>)
 80015f2:	f009 fbc8 	bl	800ad86 <SEN0308_ReadRawAvg>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d108      	bne.n	800160e <ReadSEN0308+0x2a>
		soilMoisture_perc = SEN0308_CalculateRelative(&sen, rawMoisture);
 80015fc:	88fb      	ldrh	r3, [r7, #6]
 80015fe:	4619      	mov	r1, r3
 8001600:	4805      	ldr	r0, [pc, #20]	@ (8001618 <ReadSEN0308+0x34>)
 8001602:	f009 fbfb 	bl	800adfc <SEN0308_CalculateRelative>
 8001606:	4603      	mov	r3, r0
 8001608:	461a      	mov	r2, r3
 800160a:	4b04      	ldr	r3, [pc, #16]	@ (800161c <ReadSEN0308+0x38>)
 800160c:	701a      	strb	r2, [r3, #0]
	}
	// Error while reading the sensor
	else {
		//printf("Error while reading SEN0308\r\n\r\n");
	}
}
 800160e:	bf00      	nop
 8001610:	3708      	adds	r7, #8
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	20000244 	.word	0x20000244
 800161c:	20000279 	.word	0x20000279

08001620 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8001628:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800162c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001630:	f023 0218 	bic.w	r2, r3, #24
 8001634:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	4313      	orrs	r3, r2
 800163c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8001640:	bf00      	nop
 8001642:	370c      	adds	r7, #12
 8001644:	46bd      	mov	sp, r7
 8001646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164a:	4770      	bx	lr

0800164c <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800164c:	b480      	push	{r7}
 800164e:	b085      	sub	sp, #20
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001654:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001658:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800165a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	4313      	orrs	r3, r2
 8001662:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001664:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001668:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	4013      	ands	r3, r2
 800166e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001670:	68fb      	ldr	r3, [r7, #12]
}
 8001672:	bf00      	nop
 8001674:	3714      	adds	r7, #20
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr
	...

08001680 <ADC1_Init>:
static void MX_RTC_Init(void);
static void MX_ADC1_Init(void);
static void MX_I2C3_Init(void);
static void MX_SPI2_Init(void);
/* USER CODE BEGIN PFP */
void ADC1_Init() {
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
	HAL_ADC_DeInit(&hadc1);
 8001684:	4804      	ldr	r0, [pc, #16]	@ (8001698 <ADC1_Init+0x18>)
 8001686:	f001 fd4f 	bl	8003128 <HAL_ADC_DeInit>
	HAL_ADC_Init(&hadc1);
 800168a:	4803      	ldr	r0, [pc, #12]	@ (8001698 <ADC1_Init+0x18>)
 800168c:	f001 fc00 	bl	8002e90 <HAL_ADC_Init>

	MX_ADC1_Init();
 8001690:	f000 f8c8 	bl	8001824 <MX_ADC1_Init>
}
 8001694:	bf00      	nop
 8001696:	bd80      	pop	{r7, pc}
 8001698:	20000280 	.word	0x20000280

0800169c <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Overwritten function to allow printf() via UART
int _write(int file, char *ptr, int len) {
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	60f8      	str	r0, [r7, #12]
 80016a4:	60b9      	str	r1, [r7, #8]
 80016a6:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	b29a      	uxth	r2, r3
 80016ac:	f04f 33ff 	mov.w	r3, #4294967295
 80016b0:	68b9      	ldr	r1, [r7, #8]
 80016b2:	4804      	ldr	r0, [pc, #16]	@ (80016c4 <_write+0x28>)
 80016b4:	f007 fc0e 	bl	8008ed4 <HAL_UART_Transmit>
    return len;
 80016b8:	687b      	ldr	r3, [r7, #4]
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3710      	adds	r7, #16
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	200003c0 	.word	0x200003c0

080016c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016cc:	f001 f900 	bl	80028d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016d0:	f000 f814 	bl	80016fc <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80016d4:	f000 f888 	bl	80017e8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016d8:	f000 fa3c 	bl	8001b54 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80016dc:	f000 f9ee 	bl	8001abc <MX_USART1_UART_Init>
  MX_RTC_Init();
 80016e0:	f000 f944 	bl	800196c <MX_RTC_Init>
  MX_ADC1_Init();
 80016e4:	f000 f89e 	bl	8001824 <MX_ADC1_Init>
  MX_I2C3_Init();
 80016e8:	f000 f900 	bl	80018ec <MX_I2C3_Init>
  MX_SPI2_Init();
 80016ec:	f000 f9a8 	bl	8001a40 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  setup();
 80016f0:	f7ff fc04 	bl	8000efc <setup>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  loop();
 80016f4:	f7ff fc50 	bl	8000f98 <loop>
 80016f8:	e7fc      	b.n	80016f4 <main+0x2c>
	...

080016fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b09a      	sub	sp, #104	@ 0x68
 8001700:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001702:	f107 0320 	add.w	r3, r7, #32
 8001706:	2248      	movs	r2, #72	@ 0x48
 8001708:	2100      	movs	r1, #0
 800170a:	4618      	mov	r0, r3
 800170c:	f00a fe1c 	bl	800c348 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001710:	1d3b      	adds	r3, r7, #4
 8001712:	2200      	movs	r2, #0
 8001714:	601a      	str	r2, [r3, #0]
 8001716:	605a      	str	r2, [r3, #4]
 8001718:	609a      	str	r2, [r3, #8]
 800171a:	60da      	str	r2, [r3, #12]
 800171c:	611a      	str	r2, [r3, #16]
 800171e:	615a      	str	r2, [r3, #20]
 8001720:	619a      	str	r2, [r3, #24]

  /** Macro to configure the PLL multiplication factor
  */
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV2);
 8001722:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001726:	68db      	ldr	r3, [r3, #12]
 8001728:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800172c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001730:	f043 0310 	orr.w	r3, r3, #16
 8001734:	60d3      	str	r3, [r2, #12]

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 8001736:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800173a:	68db      	ldr	r3, [r3, #12]
 800173c:	f023 0303 	bic.w	r3, r3, #3
 8001740:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001744:	f043 0301 	orr.w	r3, r3, #1
 8001748:	60d3      	str	r3, [r2, #12]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800174a:	f004 f9bf 	bl	8005acc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 800174e:	2010      	movs	r0, #16
 8001750:	f7ff ff66 	bl	8001620 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001754:	4b23      	ldr	r3, [pc, #140]	@ (80017e4 <SystemClock_Config+0xe8>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800175c:	4a21      	ldr	r2, [pc, #132]	@ (80017e4 <SystemClock_Config+0xe8>)
 800175e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001762:	6013      	str	r3, [r2, #0]
 8001764:	4b1f      	ldr	r3, [pc, #124]	@ (80017e4 <SystemClock_Config+0xe8>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800176c:	603b      	str	r3, [r7, #0]
 800176e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8001770:	2327      	movs	r3, #39	@ 0x27
 8001772:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001774:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001778:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800177a:	2301      	movs	r3, #1
 800177c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800177e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001782:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001784:	2301      	movs	r3, #1
 8001786:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001788:	2340      	movs	r3, #64	@ 0x40
 800178a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 800178c:	2300      	movs	r3, #0
 800178e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 8001790:	23a0      	movs	r3, #160	@ 0xa0
 8001792:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001794:	2300      	movs	r3, #0
 8001796:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001798:	f107 0320 	add.w	r3, r7, #32
 800179c:	4618      	mov	r0, r3
 800179e:	f004 fd55 	bl	800624c <HAL_RCC_OscConfig>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d001      	beq.n	80017ac <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80017a8:	f000 fa7a 	bl	8001ca0 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80017ac:	236f      	movs	r3, #111	@ 0x6f
 80017ae:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80017b0:	2300      	movs	r3, #0
 80017b2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017b4:	2300      	movs	r3, #0
 80017b6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017b8:	2300      	movs	r3, #0
 80017ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017bc:	2300      	movs	r3, #0
 80017be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80017c0:	2300      	movs	r3, #0
 80017c2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80017c4:	2300      	movs	r3, #0
 80017c6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80017c8:	1d3b      	adds	r3, r7, #4
 80017ca:	2101      	movs	r1, #1
 80017cc:	4618      	mov	r0, r3
 80017ce:	f005 f8b1 	bl	8006934 <HAL_RCC_ClockConfig>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <SystemClock_Config+0xe0>
  {
    Error_Handler();
 80017d8:	f000 fa62 	bl	8001ca0 <Error_Handler>
  }
}
 80017dc:	bf00      	nop
 80017de:	3768      	adds	r7, #104	@ 0x68
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	58000400 	.word	0x58000400

080017e8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b094      	sub	sp, #80	@ 0x50
 80017ec:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80017ee:	463b      	mov	r3, r7
 80017f0:	2250      	movs	r2, #80	@ 0x50
 80017f2:	2100      	movs	r1, #0
 80017f4:	4618      	mov	r0, r3
 80017f6:	f00a fda7 	bl	800c348 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 80017fa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017fe:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8001800:	2300      	movs	r3, #0
 8001802:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 8001804:	2300      	movs	r3, #0
 8001806:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001808:	463b      	mov	r3, r7
 800180a:	4618      	mov	r0, r3
 800180c:	f005 fccf 	bl	80071ae <HAL_RCCEx_PeriphCLKConfig>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 8001816:	f000 fa43 	bl	8001ca0 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 800181a:	bf00      	nop
 800181c:	3750      	adds	r7, #80	@ 0x50
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
	...

08001824 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b086      	sub	sp, #24
 8001828:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800182a:	463b      	mov	r3, r7
 800182c:	2200      	movs	r2, #0
 800182e:	601a      	str	r2, [r3, #0]
 8001830:	605a      	str	r2, [r3, #4]
 8001832:	609a      	str	r2, [r3, #8]
 8001834:	60da      	str	r2, [r3, #12]
 8001836:	611a      	str	r2, [r3, #16]
 8001838:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800183a:	4b29      	ldr	r3, [pc, #164]	@ (80018e0 <MX_ADC1_Init+0xbc>)
 800183c:	4a29      	ldr	r2, [pc, #164]	@ (80018e4 <MX_ADC1_Init+0xc0>)
 800183e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001840:	4b27      	ldr	r3, [pc, #156]	@ (80018e0 <MX_ADC1_Init+0xbc>)
 8001842:	2200      	movs	r2, #0
 8001844:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001846:	4b26      	ldr	r3, [pc, #152]	@ (80018e0 <MX_ADC1_Init+0xbc>)
 8001848:	2200      	movs	r2, #0
 800184a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800184c:	4b24      	ldr	r3, [pc, #144]	@ (80018e0 <MX_ADC1_Init+0xbc>)
 800184e:	2200      	movs	r2, #0
 8001850:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001852:	4b23      	ldr	r3, [pc, #140]	@ (80018e0 <MX_ADC1_Init+0xbc>)
 8001854:	2200      	movs	r2, #0
 8001856:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001858:	4b21      	ldr	r3, [pc, #132]	@ (80018e0 <MX_ADC1_Init+0xbc>)
 800185a:	2204      	movs	r2, #4
 800185c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800185e:	4b20      	ldr	r3, [pc, #128]	@ (80018e0 <MX_ADC1_Init+0xbc>)
 8001860:	2200      	movs	r2, #0
 8001862:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001864:	4b1e      	ldr	r3, [pc, #120]	@ (80018e0 <MX_ADC1_Init+0xbc>)
 8001866:	2200      	movs	r2, #0
 8001868:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800186a:	4b1d      	ldr	r3, [pc, #116]	@ (80018e0 <MX_ADC1_Init+0xbc>)
 800186c:	2201      	movs	r2, #1
 800186e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001870:	4b1b      	ldr	r3, [pc, #108]	@ (80018e0 <MX_ADC1_Init+0xbc>)
 8001872:	2200      	movs	r2, #0
 8001874:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001878:	4b19      	ldr	r3, [pc, #100]	@ (80018e0 <MX_ADC1_Init+0xbc>)
 800187a:	2200      	movs	r2, #0
 800187c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800187e:	4b18      	ldr	r3, [pc, #96]	@ (80018e0 <MX_ADC1_Init+0xbc>)
 8001880:	2200      	movs	r2, #0
 8001882:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001884:	4b16      	ldr	r3, [pc, #88]	@ (80018e0 <MX_ADC1_Init+0xbc>)
 8001886:	2200      	movs	r2, #0
 8001888:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800188c:	4b14      	ldr	r3, [pc, #80]	@ (80018e0 <MX_ADC1_Init+0xbc>)
 800188e:	2200      	movs	r2, #0
 8001890:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001892:	4b13      	ldr	r3, [pc, #76]	@ (80018e0 <MX_ADC1_Init+0xbc>)
 8001894:	2200      	movs	r2, #0
 8001896:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800189a:	4811      	ldr	r0, [pc, #68]	@ (80018e0 <MX_ADC1_Init+0xbc>)
 800189c:	f001 faf8 	bl	8002e90 <HAL_ADC_Init>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 80018a6:	f000 f9fb 	bl	8001ca0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80018aa:	4b0f      	ldr	r3, [pc, #60]	@ (80018e8 <MX_ADC1_Init+0xc4>)
 80018ac:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80018ae:	2306      	movs	r3, #6
 80018b0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 80018b2:	2304      	movs	r3, #4
 80018b4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80018b6:	237f      	movs	r3, #127	@ 0x7f
 80018b8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80018ba:	2304      	movs	r3, #4
 80018bc:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80018be:	2300      	movs	r3, #0
 80018c0:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018c2:	463b      	mov	r3, r7
 80018c4:	4619      	mov	r1, r3
 80018c6:	4806      	ldr	r0, [pc, #24]	@ (80018e0 <MX_ADC1_Init+0xbc>)
 80018c8:	f001 fe82 	bl	80035d0 <HAL_ADC_ConfigChannel>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80018d2:	f000 f9e5 	bl	8001ca0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80018d6:	bf00      	nop
 80018d8:	3718      	adds	r7, #24
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	20000280 	.word	0x20000280
 80018e4:	50040000 	.word	0x50040000
 80018e8:	3ef08000 	.word	0x3ef08000

080018ec <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80018f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001960 <MX_I2C3_Init+0x74>)
 80018f2:	4a1c      	ldr	r2, [pc, #112]	@ (8001964 <MX_I2C3_Init+0x78>)
 80018f4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00B07CB4;
 80018f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001960 <MX_I2C3_Init+0x74>)
 80018f8:	4a1b      	ldr	r2, [pc, #108]	@ (8001968 <MX_I2C3_Init+0x7c>)
 80018fa:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80018fc:	4b18      	ldr	r3, [pc, #96]	@ (8001960 <MX_I2C3_Init+0x74>)
 80018fe:	2200      	movs	r2, #0
 8001900:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001902:	4b17      	ldr	r3, [pc, #92]	@ (8001960 <MX_I2C3_Init+0x74>)
 8001904:	2201      	movs	r2, #1
 8001906:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001908:	4b15      	ldr	r3, [pc, #84]	@ (8001960 <MX_I2C3_Init+0x74>)
 800190a:	2200      	movs	r2, #0
 800190c:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 800190e:	4b14      	ldr	r3, [pc, #80]	@ (8001960 <MX_I2C3_Init+0x74>)
 8001910:	2200      	movs	r2, #0
 8001912:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001914:	4b12      	ldr	r3, [pc, #72]	@ (8001960 <MX_I2C3_Init+0x74>)
 8001916:	2200      	movs	r2, #0
 8001918:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800191a:	4b11      	ldr	r3, [pc, #68]	@ (8001960 <MX_I2C3_Init+0x74>)
 800191c:	2200      	movs	r2, #0
 800191e:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001920:	4b0f      	ldr	r3, [pc, #60]	@ (8001960 <MX_I2C3_Init+0x74>)
 8001922:	2200      	movs	r2, #0
 8001924:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001926:	480e      	ldr	r0, [pc, #56]	@ (8001960 <MX_I2C3_Init+0x74>)
 8001928:	f003 f812 	bl	8004950 <HAL_I2C_Init>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8001932:	f000 f9b5 	bl	8001ca0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001936:	2100      	movs	r1, #0
 8001938:	4809      	ldr	r0, [pc, #36]	@ (8001960 <MX_I2C3_Init+0x74>)
 800193a:	f004 f82f 	bl	800599c <HAL_I2CEx_ConfigAnalogFilter>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001944:	f000 f9ac 	bl	8001ca0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001948:	2100      	movs	r1, #0
 800194a:	4805      	ldr	r0, [pc, #20]	@ (8001960 <MX_I2C3_Init+0x74>)
 800194c:	f004 f871 	bl	8005a32 <HAL_I2CEx_ConfigDigitalFilter>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8001956:	f000 f9a3 	bl	8001ca0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800195a:	bf00      	nop
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	200002e4 	.word	0x200002e4
 8001964:	40005c00 	.word	0x40005c00
 8001968:	00b07cb4 	.word	0x00b07cb4

0800196c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b086      	sub	sp, #24
 8001970:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001972:	1d3b      	adds	r3, r7, #4
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	605a      	str	r2, [r3, #4]
 800197a:	609a      	str	r2, [r3, #8]
 800197c:	60da      	str	r2, [r3, #12]
 800197e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001980:	2300      	movs	r3, #0
 8001982:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001984:	4b2c      	ldr	r3, [pc, #176]	@ (8001a38 <MX_RTC_Init+0xcc>)
 8001986:	4a2d      	ldr	r2, [pc, #180]	@ (8001a3c <MX_RTC_Init+0xd0>)
 8001988:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800198a:	4b2b      	ldr	r3, [pc, #172]	@ (8001a38 <MX_RTC_Init+0xcc>)
 800198c:	2200      	movs	r2, #0
 800198e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001990:	4b29      	ldr	r3, [pc, #164]	@ (8001a38 <MX_RTC_Init+0xcc>)
 8001992:	227f      	movs	r2, #127	@ 0x7f
 8001994:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001996:	4b28      	ldr	r3, [pc, #160]	@ (8001a38 <MX_RTC_Init+0xcc>)
 8001998:	22ff      	movs	r2, #255	@ 0xff
 800199a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800199c:	4b26      	ldr	r3, [pc, #152]	@ (8001a38 <MX_RTC_Init+0xcc>)
 800199e:	2200      	movs	r2, #0
 80019a0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80019a2:	4b25      	ldr	r3, [pc, #148]	@ (8001a38 <MX_RTC_Init+0xcc>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80019a8:	4b23      	ldr	r3, [pc, #140]	@ (8001a38 <MX_RTC_Init+0xcc>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80019ae:	4b22      	ldr	r3, [pc, #136]	@ (8001a38 <MX_RTC_Init+0xcc>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80019b4:	4820      	ldr	r0, [pc, #128]	@ (8001a38 <MX_RTC_Init+0xcc>)
 80019b6:	f005 fe81 	bl	80076bc <HAL_RTC_Init>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d001      	beq.n	80019c4 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 80019c0:	f000 f96e 	bl	8001ca0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80019c4:	2300      	movs	r3, #0
 80019c6:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80019c8:	2300      	movs	r3, #0
 80019ca:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80019cc:	2300      	movs	r3, #0
 80019ce:	71bb      	strb	r3, [r7, #6]
  sTime.SubSeconds = 0x0;
 80019d0:	2300      	movs	r3, #0
 80019d2:	60bb      	str	r3, [r7, #8]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80019d4:	2300      	movs	r3, #0
 80019d6:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80019d8:	2300      	movs	r3, #0
 80019da:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80019dc:	1d3b      	adds	r3, r7, #4
 80019de:	2201      	movs	r2, #1
 80019e0:	4619      	mov	r1, r3
 80019e2:	4815      	ldr	r0, [pc, #84]	@ (8001a38 <MX_RTC_Init+0xcc>)
 80019e4:	f005 fef2 	bl	80077cc <HAL_RTC_SetTime>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <MX_RTC_Init+0x86>
  {
    Error_Handler();
 80019ee:	f000 f957 	bl	8001ca0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80019f2:	2301      	movs	r3, #1
 80019f4:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80019f6:	2301      	movs	r3, #1
 80019f8:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 80019fa:	2301      	movs	r3, #1
 80019fc:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 80019fe:	2300      	movs	r3, #0
 8001a00:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001a02:	463b      	mov	r3, r7
 8001a04:	2201      	movs	r2, #1
 8001a06:	4619      	mov	r1, r3
 8001a08:	480b      	ldr	r0, [pc, #44]	@ (8001a38 <MX_RTC_Init+0xcc>)
 8001a0a:	f005 ffdc 	bl	80079c6 <HAL_RTC_SetDate>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <MX_RTC_Init+0xac>
  {
    Error_Handler();
 8001a14:	f000 f944 	bl	8001ca0 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 1200, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 8001a18:	2204      	movs	r2, #4
 8001a1a:	f44f 6196 	mov.w	r1, #1200	@ 0x4b0
 8001a1e:	4806      	ldr	r0, [pc, #24]	@ (8001a38 <MX_RTC_Init+0xcc>)
 8001a20:	f006 f96a 	bl	8007cf8 <HAL_RTCEx_SetWakeUpTimer_IT>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8001a2a:	f000 f939 	bl	8001ca0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001a2e:	bf00      	nop
 8001a30:	3718      	adds	r7, #24
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	20000338 	.word	0x20000338
 8001a3c:	40002800 	.word	0x40002800

08001a40 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001a44:	4b1b      	ldr	r3, [pc, #108]	@ (8001ab4 <MX_SPI2_Init+0x74>)
 8001a46:	4a1c      	ldr	r2, [pc, #112]	@ (8001ab8 <MX_SPI2_Init+0x78>)
 8001a48:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001a4a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ab4 <MX_SPI2_Init+0x74>)
 8001a4c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a50:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001a52:	4b18      	ldr	r3, [pc, #96]	@ (8001ab4 <MX_SPI2_Init+0x74>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a58:	4b16      	ldr	r3, [pc, #88]	@ (8001ab4 <MX_SPI2_Init+0x74>)
 8001a5a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001a5e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a60:	4b14      	ldr	r3, [pc, #80]	@ (8001ab4 <MX_SPI2_Init+0x74>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a66:	4b13      	ldr	r3, [pc, #76]	@ (8001ab4 <MX_SPI2_Init+0x74>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001a6c:	4b11      	ldr	r3, [pc, #68]	@ (8001ab4 <MX_SPI2_Init+0x74>)
 8001a6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a72:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001a74:	4b0f      	ldr	r3, [pc, #60]	@ (8001ab4 <MX_SPI2_Init+0x74>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a7a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ab4 <MX_SPI2_Init+0x74>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a80:	4b0c      	ldr	r3, [pc, #48]	@ (8001ab4 <MX_SPI2_Init+0x74>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a86:	4b0b      	ldr	r3, [pc, #44]	@ (8001ab4 <MX_SPI2_Init+0x74>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001a8c:	4b09      	ldr	r3, [pc, #36]	@ (8001ab4 <MX_SPI2_Init+0x74>)
 8001a8e:	2207      	movs	r2, #7
 8001a90:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001a92:	4b08      	ldr	r3, [pc, #32]	@ (8001ab4 <MX_SPI2_Init+0x74>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001a98:	4b06      	ldr	r3, [pc, #24]	@ (8001ab4 <MX_SPI2_Init+0x74>)
 8001a9a:	2208      	movs	r2, #8
 8001a9c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001a9e:	4805      	ldr	r0, [pc, #20]	@ (8001ab4 <MX_SPI2_Init+0x74>)
 8001aa0:	f006 fa7c 	bl	8007f9c <HAL_SPI_Init>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001aaa:	f000 f8f9 	bl	8001ca0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001aae:	bf00      	nop
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	2000035c 	.word	0x2000035c
 8001ab8:	40003800 	.word	0x40003800

08001abc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ac0:	4b22      	ldr	r3, [pc, #136]	@ (8001b4c <MX_USART1_UART_Init+0x90>)
 8001ac2:	4a23      	ldr	r2, [pc, #140]	@ (8001b50 <MX_USART1_UART_Init+0x94>)
 8001ac4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001ac6:	4b21      	ldr	r3, [pc, #132]	@ (8001b4c <MX_USART1_UART_Init+0x90>)
 8001ac8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001acc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ace:	4b1f      	ldr	r3, [pc, #124]	@ (8001b4c <MX_USART1_UART_Init+0x90>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ad4:	4b1d      	ldr	r3, [pc, #116]	@ (8001b4c <MX_USART1_UART_Init+0x90>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ada:	4b1c      	ldr	r3, [pc, #112]	@ (8001b4c <MX_USART1_UART_Init+0x90>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ae0:	4b1a      	ldr	r3, [pc, #104]	@ (8001b4c <MX_USART1_UART_Init+0x90>)
 8001ae2:	220c      	movs	r2, #12
 8001ae4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ae6:	4b19      	ldr	r3, [pc, #100]	@ (8001b4c <MX_USART1_UART_Init+0x90>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001aec:	4b17      	ldr	r3, [pc, #92]	@ (8001b4c <MX_USART1_UART_Init+0x90>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001af2:	4b16      	ldr	r3, [pc, #88]	@ (8001b4c <MX_USART1_UART_Init+0x90>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001af8:	4b14      	ldr	r3, [pc, #80]	@ (8001b4c <MX_USART1_UART_Init+0x90>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001afe:	4b13      	ldr	r3, [pc, #76]	@ (8001b4c <MX_USART1_UART_Init+0x90>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b04:	4811      	ldr	r0, [pc, #68]	@ (8001b4c <MX_USART1_UART_Init+0x90>)
 8001b06:	f007 f995 	bl	8008e34 <HAL_UART_Init>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001b10:	f000 f8c6 	bl	8001ca0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b14:	2100      	movs	r1, #0
 8001b16:	480d      	ldr	r0, [pc, #52]	@ (8001b4c <MX_USART1_UART_Init+0x90>)
 8001b18:	f008 faa7 	bl	800a06a <HAL_UARTEx_SetTxFifoThreshold>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001b22:	f000 f8bd 	bl	8001ca0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b26:	2100      	movs	r1, #0
 8001b28:	4808      	ldr	r0, [pc, #32]	@ (8001b4c <MX_USART1_UART_Init+0x90>)
 8001b2a:	f008 fadc 	bl	800a0e6 <HAL_UARTEx_SetRxFifoThreshold>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001b34:	f000 f8b4 	bl	8001ca0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001b38:	4804      	ldr	r0, [pc, #16]	@ (8001b4c <MX_USART1_UART_Init+0x90>)
 8001b3a:	f008 fa5d 	bl	8009ff8 <HAL_UARTEx_DisableFifoMode>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d001      	beq.n	8001b48 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001b44:	f000 f8ac 	bl	8001ca0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b48:	bf00      	nop
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	200003c0 	.word	0x200003c0
 8001b50:	40013800 	.word	0x40013800

08001b54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b086      	sub	sp, #24
 8001b58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b5a:	1d3b      	adds	r3, r7, #4
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	605a      	str	r2, [r3, #4]
 8001b62:	609a      	str	r2, [r3, #8]
 8001b64:	60da      	str	r2, [r3, #12]
 8001b66:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b68:	2004      	movs	r0, #4
 8001b6a:	f7ff fd6f 	bl	800164c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b6e:	2001      	movs	r0, #1
 8001b70:	f7ff fd6c 	bl	800164c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b74:	2002      	movs	r0, #2
 8001b76:	f7ff fd69 	bl	800164c <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GATE_SENS_Pin|USER_LED_Pin|CS_FRAM_Pin, GPIO_PIN_RESET);
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	f44f 6144 	mov.w	r1, #3136	@ 0xc40
 8001b80:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b84:	f002 feb4 	bl	80048f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DFR0198_GPIO_Port, DFR0198_Pin, GPIO_PIN_SET);
 8001b88:	2201      	movs	r2, #1
 8001b8a:	2180      	movs	r1, #128	@ 0x80
 8001b8c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b90:	f002 feae 	bl	80048f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WP_FRAM_GPIO_Port, WP_FRAM_Pin, GPIO_PIN_RESET);
 8001b94:	2200      	movs	r2, #0
 8001b96:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b9a:	4840      	ldr	r0, [pc, #256]	@ (8001c9c <MX_GPIO_Init+0x148>)
 8001b9c:	f002 fea8 	bl	80048f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PV_INA_Pin CRI_INA_Pin WAR_INA_Pin S1_AEM_Pin */
  GPIO_InitStruct.Pin = PV_INA_Pin|CRI_INA_Pin|WAR_INA_Pin|S1_AEM_Pin;
 8001ba0:	2317      	movs	r3, #23
 8001ba2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ba4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001ba8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001baa:	2300      	movs	r3, #0
 8001bac:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bae:	1d3b      	adds	r3, r7, #4
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bb6:	f002 fc35 	bl	8004424 <HAL_GPIO_Init>

  /*Configure GPIO pin : S0_AEM_Pin */
  GPIO_InitStruct.Pin = S0_AEM_Pin;
 8001bba:	2308      	movs	r3, #8
 8001bbc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001bbe:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001bc2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(S0_AEM_GPIO_Port, &GPIO_InitStruct);
 8001bc8:	1d3b      	adds	r3, r7, #4
 8001bca:	4619      	mov	r1, r3
 8001bcc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bd0:	f002 fc28 	bl	8004424 <HAL_GPIO_Init>

  /*Configure GPIO pin : S2_AEM_Pin */
  GPIO_InitStruct.Pin = S2_AEM_Pin;
 8001bd4:	2320      	movs	r3, #32
 8001bd6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(S2_AEM_GPIO_Port, &GPIO_InitStruct);
 8001be0:	1d3b      	adds	r3, r7, #4
 8001be2:	4619      	mov	r1, r3
 8001be4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001be8:	f002 fc1c 	bl	8004424 <HAL_GPIO_Init>

  /*Configure GPIO pins : GATE_SENS_Pin USER_LED_Pin CS_FRAM_Pin */
  GPIO_InitStruct.Pin = GATE_SENS_Pin|USER_LED_Pin|CS_FRAM_Pin;
 8001bec:	f44f 6344 	mov.w	r3, #3136	@ 0xc40
 8001bf0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bfe:	1d3b      	adds	r3, r7, #4
 8001c00:	4619      	mov	r1, r3
 8001c02:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c06:	f002 fc0d 	bl	8004424 <HAL_GPIO_Init>

  /*Configure GPIO pin : DFR0198_Pin */
  GPIO_InitStruct.Pin = DFR0198_Pin;
 8001c0a:	2380      	movs	r3, #128	@ 0x80
 8001c0c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001c0e:	2311      	movs	r3, #17
 8001c10:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c12:	2301      	movs	r3, #1
 8001c14:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c16:	2300      	movs	r3, #0
 8001c18:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(DFR0198_GPIO_Port, &GPIO_InitStruct);
 8001c1a:	1d3b      	adds	r3, r7, #4
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c22:	f002 fbff 	bl	8004424 <HAL_GPIO_Init>

  /*Configure GPIO pin : WP_FRAM_Pin */
  GPIO_InitStruct.Pin = WP_FRAM_Pin;
 8001c26:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c2a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c30:	2300      	movs	r3, #0
 8001c32:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c34:	2300      	movs	r3, #0
 8001c36:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(WP_FRAM_GPIO_Port, &GPIO_InitStruct);
 8001c38:	1d3b      	adds	r3, r7, #4
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	4817      	ldr	r0, [pc, #92]	@ (8001c9c <MX_GPIO_Init+0x148>)
 8001c3e:	f002 fbf1 	bl	8004424 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001c42:	2200      	movs	r2, #0
 8001c44:	2100      	movs	r1, #0
 8001c46:	2006      	movs	r0, #6
 8001c48:	f002 faf9 	bl	800423e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001c4c:	2006      	movs	r0, #6
 8001c4e:	f002 fb10 	bl	8004272 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001c52:	2200      	movs	r2, #0
 8001c54:	2100      	movs	r1, #0
 8001c56:	2007      	movs	r0, #7
 8001c58:	f002 faf1 	bl	800423e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001c5c:	2007      	movs	r0, #7
 8001c5e:	f002 fb08 	bl	8004272 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001c62:	2200      	movs	r2, #0
 8001c64:	2100      	movs	r1, #0
 8001c66:	2008      	movs	r0, #8
 8001c68:	f002 fae9 	bl	800423e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001c6c:	2008      	movs	r0, #8
 8001c6e:	f002 fb00 	bl	8004272 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001c72:	2200      	movs	r2, #0
 8001c74:	2100      	movs	r1, #0
 8001c76:	2009      	movs	r0, #9
 8001c78:	f002 fae1 	bl	800423e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001c7c:	2009      	movs	r0, #9
 8001c7e:	f002 faf8 	bl	8004272 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001c82:	2200      	movs	r2, #0
 8001c84:	2100      	movs	r1, #0
 8001c86:	200a      	movs	r0, #10
 8001c88:	f002 fad9 	bl	800423e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001c8c:	200a      	movs	r0, #10
 8001c8e:	f002 faf0 	bl	8004272 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001c92:	bf00      	nop
 8001c94:	3718      	adds	r7, #24
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	48000800 	.word	0x48000800

08001ca0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ca4:	b672      	cpsid	i
}
 8001ca6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ca8:	bf00      	nop
 8001caa:	e7fd      	b.n	8001ca8 <Error_Handler+0x8>

08001cac <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001cb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cb8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001cbc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001cc0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001cc4:	bf00      	nop
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr

08001cce <LL_AHB2_GRP1_EnableClock>:
{
 8001cce:	b480      	push	{r7}
 8001cd0:	b085      	sub	sp, #20
 8001cd2:	af00      	add	r7, sp, #0
 8001cd4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001cd6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cda:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001cdc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001ce6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	4013      	ands	r3, r2
 8001cf0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001cf2:	68fb      	ldr	r3, [r7, #12]
}
 8001cf4:	bf00      	nop
 8001cf6:	3714      	adds	r7, #20
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr

08001d00 <LL_AHB2_GRP1_DisableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 8001d08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d0c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	43db      	mvns	r3, r3
 8001d12:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001d16:	4013      	ands	r3, r2
 8001d18:	64cb      	str	r3, [r1, #76]	@ 0x4c
}
 8001d1a:	bf00      	nop
 8001d1c:	370c      	adds	r7, #12
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr

08001d26 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001d26:	b480      	push	{r7}
 8001d28:	b085      	sub	sp, #20
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001d2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d32:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001d34:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001d3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d42:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	4013      	ands	r3, r2
 8001d48:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d4a:	68fb      	ldr	r3, [r7, #12]
}
 8001d4c:	bf00      	nop
 8001d4e:	3714      	adds	r7, #20
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr

08001d58 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b085      	sub	sp, #20
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001d60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d64:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001d66:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001d70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d74:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	4013      	ands	r3, r2
 8001d7a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
}
 8001d7e:	bf00      	nop
 8001d80:	3714      	adds	r7, #20
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr

08001d8a <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d8a:	b480      	push	{r7}
 8001d8c:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d8e:	bf00      	nop
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr

08001d98 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b09c      	sub	sp, #112	@ 0x70
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001da4:	2200      	movs	r2, #0
 8001da6:	601a      	str	r2, [r3, #0]
 8001da8:	605a      	str	r2, [r3, #4]
 8001daa:	609a      	str	r2, [r3, #8]
 8001dac:	60da      	str	r2, [r3, #12]
 8001dae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001db0:	f107 030c 	add.w	r3, r7, #12
 8001db4:	2250      	movs	r2, #80	@ 0x50
 8001db6:	2100      	movs	r1, #0
 8001db8:	4618      	mov	r0, r3
 8001dba:	f00a fac5 	bl	800c348 <memset>
  if(hadc->Instance==ADC1)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4a1d      	ldr	r2, [pc, #116]	@ (8001e38 <HAL_ADC_MspInit+0xa0>)
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d132      	bne.n	8001e2e <HAL_ADC_MspInit+0x96>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001dc8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001dcc:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLSAI1.PLLN = 8;
 8001dce:	2308      	movs	r3, #8
 8001dd0:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 8001dd2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001dd6:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 8001dd8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001ddc:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8001dde:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001de2:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADCCLK;
 8001de4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001de8:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001dea:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001dee:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001df0:	f107 030c 	add.w	r3, r7, #12
 8001df4:	4618      	mov	r0, r3
 8001df6:	f005 f9da 	bl	80071ae <HAL_RCCEx_PeriphCLKConfig>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d001      	beq.n	8001e04 <HAL_ADC_MspInit+0x6c>
    {
      Error_Handler();
 8001e00:	f7ff ff4e 	bl	8001ca0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001e04:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001e08:	f7ff ff61 	bl	8001cce <LL_AHB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e0c:	2001      	movs	r0, #1
 8001e0e:	f7ff ff5e 	bl	8001cce <LL_AHB2_GRP1_EnableClock>
    /**ADC1 GPIO Configuration
    PA8     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = SEN0308_Pin;
 8001e12:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e16:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e18:	2303      	movs	r3, #3
 8001e1a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(SEN0308_GPIO_Port, &GPIO_InitStruct);
 8001e20:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001e24:	4619      	mov	r1, r3
 8001e26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e2a:	f002 fafb 	bl	8004424 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001e2e:	bf00      	nop
 8001e30:	3770      	adds	r7, #112	@ 0x70
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	50040000 	.word	0x50040000

08001e3c <HAL_ADC_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a08      	ldr	r2, [pc, #32]	@ (8001e6c <HAL_ADC_MspDeInit+0x30>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d109      	bne.n	8001e62 <HAL_ADC_MspDeInit+0x26>
  {
    /* USER CODE BEGIN ADC1_MspDeInit 0 */

    /* USER CODE END ADC1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 8001e4e:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001e52:	f7ff ff55 	bl	8001d00 <LL_AHB2_GRP1_DisableClock>

    /**ADC1 GPIO Configuration
    PA8     ------> ADC1_IN15
    */
    HAL_GPIO_DeInit(SEN0308_GPIO_Port, SEN0308_Pin);
 8001e56:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001e5a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e5e:	f002 fc51 	bl	8004704 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN ADC1_MspDeInit 1 */

    /* USER CODE END ADC1_MspDeInit 1 */
  }

}
 8001e62:	bf00      	nop
 8001e64:	3708      	adds	r7, #8
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	50040000 	.word	0x50040000

08001e70 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b09c      	sub	sp, #112	@ 0x70
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e78:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	601a      	str	r2, [r3, #0]
 8001e80:	605a      	str	r2, [r3, #4]
 8001e82:	609a      	str	r2, [r3, #8]
 8001e84:	60da      	str	r2, [r3, #12]
 8001e86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e88:	f107 030c 	add.w	r3, r7, #12
 8001e8c:	2250      	movs	r2, #80	@ 0x50
 8001e8e:	2100      	movs	r1, #0
 8001e90:	4618      	mov	r0, r3
 8001e92:	f00a fa59 	bl	800c348 <memset>
  if(hi2c->Instance==I2C3)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a16      	ldr	r2, [pc, #88]	@ (8001ef4 <HAL_I2C_MspInit+0x84>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d125      	bne.n	8001eec <HAL_I2C_MspInit+0x7c>

    /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8001ea0:	2308      	movs	r3, #8
 8001ea2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8001ea4:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8001ea8:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001eaa:	f107 030c 	add.w	r3, r7, #12
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f005 f97d 	bl	80071ae <HAL_RCCEx_PeriphCLKConfig>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d001      	beq.n	8001ebe <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001eba:	f7ff fef1 	bl	8001ca0 <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ebe:	2004      	movs	r0, #4
 8001ec0:	f7ff ff05 	bl	8001cce <LL_AHB2_GRP1_EnableClock>
    /**I2C3 GPIO Configuration
    PC0     ------> I2C3_SCL
    PC1     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001ec4:	2303      	movs	r3, #3
 8001ec6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ec8:	2312      	movs	r3, #18
 8001eca:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001ed4:	2304      	movs	r3, #4
 8001ed6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ed8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001edc:	4619      	mov	r1, r3
 8001ede:	4806      	ldr	r0, [pc, #24]	@ (8001ef8 <HAL_I2C_MspInit+0x88>)
 8001ee0:	f002 faa0 	bl	8004424 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001ee4:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8001ee8:	f7ff ff1d 	bl	8001d26 <LL_APB1_GRP1_EnableClock>

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 8001eec:	bf00      	nop
 8001eee:	3770      	adds	r7, #112	@ 0x70
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	40005c00 	.word	0x40005c00
 8001ef8:	48000800 	.word	0x48000800

08001efc <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b096      	sub	sp, #88	@ 0x58
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f04:	f107 0308 	add.w	r3, r7, #8
 8001f08:	2250      	movs	r2, #80	@ 0x50
 8001f0a:	2100      	movs	r1, #0
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f00a fa1b 	bl	800c348 <memset>
  if(hrtc->Instance==RTC)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a12      	ldr	r2, [pc, #72]	@ (8001f60 <HAL_RTC_MspInit+0x64>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d11d      	bne.n	8001f58 <HAL_RTC_MspInit+0x5c>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001f1c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001f20:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001f22:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f26:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f28:	f107 0308 	add.w	r3, r7, #8
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f005 f93e 	bl	80071ae <HAL_RCCEx_PeriphCLKConfig>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d001      	beq.n	8001f3c <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001f38:	f7ff feb2 	bl	8001ca0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001f3c:	f7ff feb6 	bl	8001cac <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001f40:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001f44:	f7ff feef 	bl	8001d26 <LL_APB1_GRP1_EnableClock>
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8001f48:	2200      	movs	r2, #0
 8001f4a:	2100      	movs	r1, #0
 8001f4c:	2003      	movs	r0, #3
 8001f4e:	f002 f976 	bl	800423e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8001f52:	2003      	movs	r0, #3
 8001f54:	f002 f98d 	bl	8004272 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001f58:	bf00      	nop
 8001f5a:	3758      	adds	r7, #88	@ 0x58
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	40002800 	.word	0x40002800

08001f64 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b088      	sub	sp, #32
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f6c:	f107 030c 	add.w	r3, r7, #12
 8001f70:	2200      	movs	r2, #0
 8001f72:	601a      	str	r2, [r3, #0]
 8001f74:	605a      	str	r2, [r3, #4]
 8001f76:	609a      	str	r2, [r3, #8]
 8001f78:	60da      	str	r2, [r3, #12]
 8001f7a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a0f      	ldr	r2, [pc, #60]	@ (8001fc0 <HAL_SPI_MspInit+0x5c>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d117      	bne.n	8001fb6 <HAL_SPI_MspInit+0x52>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001f86:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001f8a:	f7ff fecc 	bl	8001d26 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f8e:	2002      	movs	r0, #2
 8001f90:	f7ff fe9d 	bl	8001cce <LL_AHB2_GRP1_EnableClock>
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001f94:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001f98:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f9a:	2302      	movs	r3, #2
 8001f9c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001fa6:	2305      	movs	r3, #5
 8001fa8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001faa:	f107 030c 	add.w	r3, r7, #12
 8001fae:	4619      	mov	r1, r3
 8001fb0:	4804      	ldr	r0, [pc, #16]	@ (8001fc4 <HAL_SPI_MspInit+0x60>)
 8001fb2:	f002 fa37 	bl	8004424 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001fb6:	bf00      	nop
 8001fb8:	3720      	adds	r7, #32
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	40003800 	.word	0x40003800
 8001fc4:	48000400 	.word	0x48000400

08001fc8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b09c      	sub	sp, #112	@ 0x70
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	601a      	str	r2, [r3, #0]
 8001fd8:	605a      	str	r2, [r3, #4]
 8001fda:	609a      	str	r2, [r3, #8]
 8001fdc:	60da      	str	r2, [r3, #12]
 8001fde:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001fe0:	f107 030c 	add.w	r3, r7, #12
 8001fe4:	2250      	movs	r2, #80	@ 0x50
 8001fe6:	2100      	movs	r1, #0
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f00a f9ad 	bl	800c348 <memset>
  if(huart->Instance==USART1)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a1a      	ldr	r2, [pc, #104]	@ (800205c <HAL_UART_MspInit+0x94>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d12c      	bne.n	8002052 <HAL_UART_MspInit+0x8a>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002000:	f107 030c 	add.w	r3, r7, #12
 8002004:	4618      	mov	r0, r3
 8002006:	f005 f8d2 	bl	80071ae <HAL_RCCEx_PeriphCLKConfig>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d001      	beq.n	8002014 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002010:	f7ff fe46 	bl	8001ca0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002014:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002018:	f7ff fe9e 	bl	8001d58 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800201c:	2002      	movs	r0, #2
 800201e:	f7ff fe56 	bl	8001cce <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USART_RX_Pin|USART_TX_Pin;
 8002022:	23c0      	movs	r3, #192	@ 0xc0
 8002024:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002026:	2302      	movs	r3, #2
 8002028:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202a:	2300      	movs	r3, #0
 800202c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800202e:	2300      	movs	r3, #0
 8002030:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002032:	2307      	movs	r3, #7
 8002034:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002036:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800203a:	4619      	mov	r1, r3
 800203c:	4808      	ldr	r0, [pc, #32]	@ (8002060 <HAL_UART_MspInit+0x98>)
 800203e:	f002 f9f1 	bl	8004424 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002042:	2200      	movs	r2, #0
 8002044:	2100      	movs	r1, #0
 8002046:	2024      	movs	r0, #36	@ 0x24
 8002048:	f002 f8f9 	bl	800423e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800204c:	2024      	movs	r0, #36	@ 0x24
 800204e:	f002 f910 	bl	8004272 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002052:	bf00      	nop
 8002054:	3770      	adds	r7, #112	@ 0x70
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	40013800 	.word	0x40013800
 8002060:	48000400 	.word	0x48000400

08002064 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002068:	bf00      	nop
 800206a:	e7fd      	b.n	8002068 <NMI_Handler+0x4>

0800206c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002070:	bf00      	nop
 8002072:	e7fd      	b.n	8002070 <HardFault_Handler+0x4>

08002074 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002078:	bf00      	nop
 800207a:	e7fd      	b.n	8002078 <MemManage_Handler+0x4>

0800207c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800207c:	b480      	push	{r7}
 800207e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002080:	bf00      	nop
 8002082:	e7fd      	b.n	8002080 <BusFault_Handler+0x4>

08002084 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002084:	b480      	push	{r7}
 8002086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002088:	bf00      	nop
 800208a:	e7fd      	b.n	8002088 <UsageFault_Handler+0x4>

0800208c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002090:	bf00      	nop
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr

0800209a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800209a:	b480      	push	{r7}
 800209c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800209e:	bf00      	nop
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020ac:	bf00      	nop
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr

080020b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020b6:	b580      	push	{r7, lr}
 80020b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020ba:	f000 fc63 	bl	8002984 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020be:	bf00      	nop
 80020c0:	bd80      	pop	{r7, pc}
	...

080020c4 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 80020c8:	4802      	ldr	r0, [pc, #8]	@ (80020d4 <RTC_WKUP_IRQHandler+0x10>)
 80020ca:	f005 ff41 	bl	8007f50 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 80020ce:	bf00      	nop
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	20000338 	.word	0x20000338

080020d8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PV_INA_Pin);
 80020dc:	2001      	movs	r0, #1
 80020de:	f002 fc1f 	bl	8004920 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80020e2:	bf00      	nop
 80020e4:	bd80      	pop	{r7, pc}

080020e6 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80020e6:	b580      	push	{r7, lr}
 80020e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CRI_INA_Pin);
 80020ea:	2002      	movs	r0, #2
 80020ec:	f002 fc18 	bl	8004920 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80020f0:	bf00      	nop
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(WAR_INA_Pin);
 80020f8:	2004      	movs	r0, #4
 80020fa:	f002 fc11 	bl	8004920 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80020fe:	bf00      	nop
 8002100:	bd80      	pop	{r7, pc}

08002102 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002102:	b580      	push	{r7, lr}
 8002104:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(S0_AEM_Pin);
 8002106:	2008      	movs	r0, #8
 8002108:	f002 fc0a 	bl	8004920 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800210c:	bf00      	nop
 800210e:	bd80      	pop	{r7, pc}

08002110 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(S1_AEM_Pin);
 8002114:	2010      	movs	r0, #16
 8002116:	f002 fc03 	bl	8004920 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800211a:	bf00      	nop
 800211c:	bd80      	pop	{r7, pc}
	...

08002120 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002124:	4802      	ldr	r0, [pc, #8]	@ (8002130 <USART1_IRQHandler+0x10>)
 8002126:	f006 ff63 	bl	8008ff0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800212a:	bf00      	nop
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	200003c0 	.word	0x200003c0

08002134 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
  return 1;
 8002138:	2301      	movs	r3, #1
}
 800213a:	4618      	mov	r0, r3
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr

08002144 <_kill>:

int _kill(int pid, int sig)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b082      	sub	sp, #8
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
 800214c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800214e:	f00a f94d 	bl	800c3ec <__errno>
 8002152:	4603      	mov	r3, r0
 8002154:	2216      	movs	r2, #22
 8002156:	601a      	str	r2, [r3, #0]
  return -1;
 8002158:	f04f 33ff 	mov.w	r3, #4294967295
}
 800215c:	4618      	mov	r0, r3
 800215e:	3708      	adds	r7, #8
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}

08002164 <_exit>:

void _exit (int status)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800216c:	f04f 31ff 	mov.w	r1, #4294967295
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	f7ff ffe7 	bl	8002144 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002176:	bf00      	nop
 8002178:	e7fd      	b.n	8002176 <_exit+0x12>

0800217a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800217a:	b580      	push	{r7, lr}
 800217c:	b086      	sub	sp, #24
 800217e:	af00      	add	r7, sp, #0
 8002180:	60f8      	str	r0, [r7, #12]
 8002182:	60b9      	str	r1, [r7, #8]
 8002184:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002186:	2300      	movs	r3, #0
 8002188:	617b      	str	r3, [r7, #20]
 800218a:	e00a      	b.n	80021a2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800218c:	f3af 8000 	nop.w
 8002190:	4601      	mov	r1, r0
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	1c5a      	adds	r2, r3, #1
 8002196:	60ba      	str	r2, [r7, #8]
 8002198:	b2ca      	uxtb	r2, r1
 800219a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	3301      	adds	r3, #1
 80021a0:	617b      	str	r3, [r7, #20]
 80021a2:	697a      	ldr	r2, [r7, #20]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	429a      	cmp	r2, r3
 80021a8:	dbf0      	blt.n	800218c <_read+0x12>
  }

  return len;
 80021aa:	687b      	ldr	r3, [r7, #4]
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	3718      	adds	r7, #24
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <_close>:
  }
  return len;
}

int _close(int file)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80021bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	370c      	adds	r7, #12
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr

080021cc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b083      	sub	sp, #12
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
 80021d4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80021dc:	605a      	str	r2, [r3, #4]
  return 0;
 80021de:	2300      	movs	r3, #0
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <_isatty>:

int _isatty(int file)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80021f4:	2301      	movs	r3, #1
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	370c      	adds	r7, #12
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr

08002202 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002202:	b480      	push	{r7}
 8002204:	b085      	sub	sp, #20
 8002206:	af00      	add	r7, sp, #0
 8002208:	60f8      	str	r0, [r7, #12]
 800220a:	60b9      	str	r1, [r7, #8]
 800220c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800220e:	2300      	movs	r3, #0
}
 8002210:	4618      	mov	r0, r3
 8002212:	3714      	adds	r7, #20
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr

0800221c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b086      	sub	sp, #24
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002224:	4a14      	ldr	r2, [pc, #80]	@ (8002278 <_sbrk+0x5c>)
 8002226:	4b15      	ldr	r3, [pc, #84]	@ (800227c <_sbrk+0x60>)
 8002228:	1ad3      	subs	r3, r2, r3
 800222a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002230:	4b13      	ldr	r3, [pc, #76]	@ (8002280 <_sbrk+0x64>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d102      	bne.n	800223e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002238:	4b11      	ldr	r3, [pc, #68]	@ (8002280 <_sbrk+0x64>)
 800223a:	4a12      	ldr	r2, [pc, #72]	@ (8002284 <_sbrk+0x68>)
 800223c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800223e:	4b10      	ldr	r3, [pc, #64]	@ (8002280 <_sbrk+0x64>)
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	4413      	add	r3, r2
 8002246:	693a      	ldr	r2, [r7, #16]
 8002248:	429a      	cmp	r2, r3
 800224a:	d207      	bcs.n	800225c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800224c:	f00a f8ce 	bl	800c3ec <__errno>
 8002250:	4603      	mov	r3, r0
 8002252:	220c      	movs	r2, #12
 8002254:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002256:	f04f 33ff 	mov.w	r3, #4294967295
 800225a:	e009      	b.n	8002270 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800225c:	4b08      	ldr	r3, [pc, #32]	@ (8002280 <_sbrk+0x64>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002262:	4b07      	ldr	r3, [pc, #28]	@ (8002280 <_sbrk+0x64>)
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4413      	add	r3, r2
 800226a:	4a05      	ldr	r2, [pc, #20]	@ (8002280 <_sbrk+0x64>)
 800226c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800226e:	68fb      	ldr	r3, [r7, #12]
}
 8002270:	4618      	mov	r0, r3
 8002272:	3718      	adds	r7, #24
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}
 8002278:	20030000 	.word	0x20030000
 800227c:	00000400 	.word	0x00000400
 8002280:	20000454 	.word	0x20000454
 8002284:	200005a8 	.word	0x200005a8

08002288 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 800228c:	4b24      	ldr	r3, [pc, #144]	@ (8002320 <SystemInit+0x98>)
 800228e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002292:	4a23      	ldr	r2, [pc, #140]	@ (8002320 <SystemInit+0x98>)
 8002294:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002298:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800229c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80022a6:	f043 0301 	orr.w	r3, r3, #1
 80022aa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 80022ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022b0:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 80022b4:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 80022b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022ba:	681a      	ldr	r2, [r3, #0]
 80022bc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80022c0:	4b18      	ldr	r3, [pc, #96]	@ (8002324 <SystemInit+0x9c>)
 80022c2:	4013      	ands	r3, r2
 80022c4:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 80022c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80022ce:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80022d2:	f023 0305 	bic.w	r3, r3, #5
 80022d6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 80022da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80022e2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80022e6:	f023 0301 	bic.w	r3, r3, #1
 80022ea:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 80022ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022f2:	4a0d      	ldr	r2, [pc, #52]	@ (8002328 <SystemInit+0xa0>)
 80022f4:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 80022f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022fa:	4a0b      	ldr	r2, [pc, #44]	@ (8002328 <SystemInit+0xa0>)
 80022fc:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80022fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002308:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800230c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800230e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002312:	2200      	movs	r2, #0
 8002314:	619a      	str	r2, [r3, #24]
}
 8002316:	bf00      	nop
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr
 8002320:	e000ed00 	.word	0xe000ed00
 8002324:	faf6fefb 	.word	0xfaf6fefb
 8002328:	22041000 	.word	0x22041000

0800232c <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 800232c:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800232e:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002330:	3304      	adds	r3, #4

08002332 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002332:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002334:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8002336:	d3f9      	bcc.n	800232c <CopyDataInit>
  bx lr
 8002338:	4770      	bx	lr

0800233a <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 800233a:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 800233c:	3004      	adds	r0, #4

0800233e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 800233e:	4288      	cmp	r0, r1
  bcc FillZerobss
 8002340:	d3fb      	bcc.n	800233a <FillZerobss>
  bx lr
 8002342:	4770      	bx	lr

08002344 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002344:	480c      	ldr	r0, [pc, #48]	@ (8002378 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002346:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002348:	f7ff ff9e 	bl	8002288 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 800234c:	480b      	ldr	r0, [pc, #44]	@ (800237c <LoopForever+0x6>)
 800234e:	490c      	ldr	r1, [pc, #48]	@ (8002380 <LoopForever+0xa>)
 8002350:	4a0c      	ldr	r2, [pc, #48]	@ (8002384 <LoopForever+0xe>)
 8002352:	2300      	movs	r3, #0
 8002354:	f7ff ffed 	bl	8002332 <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8002358:	480b      	ldr	r0, [pc, #44]	@ (8002388 <LoopForever+0x12>)
 800235a:	490c      	ldr	r1, [pc, #48]	@ (800238c <LoopForever+0x16>)
 800235c:	4a0c      	ldr	r2, [pc, #48]	@ (8002390 <LoopForever+0x1a>)
 800235e:	2300      	movs	r3, #0
 8002360:	f7ff ffe7 	bl	8002332 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8002364:	480b      	ldr	r0, [pc, #44]	@ (8002394 <LoopForever+0x1e>)
 8002366:	490c      	ldr	r1, [pc, #48]	@ (8002398 <LoopForever+0x22>)
 8002368:	2300      	movs	r3, #0
 800236a:	f7ff ffe8 	bl	800233e <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800236e:	f00a f843 	bl	800c3f8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8002372:	f7ff f9a9 	bl	80016c8 <main>

08002376 <LoopForever>:

LoopForever:
  b LoopForever
 8002376:	e7fe      	b.n	8002376 <LoopForever>
  ldr   r0, =_estack
 8002378:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 800237c:	20000008 	.word	0x20000008
 8002380:	200001e0 	.word	0x200001e0
 8002384:	0800ebbc 	.word	0x0800ebbc
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8002388:	20030000 	.word	0x20030000
 800238c:	20030000 	.word	0x20030000
 8002390:	0800ed94 	.word	0x0800ed94
  INIT_BSS _sbss, _ebss
 8002394:	200001e0 	.word	0x200001e0
 8002398:	200005a8 	.word	0x200005a8

0800239c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800239c:	e7fe      	b.n	800239c <ADC1_IRQHandler>
	...

080023a0 <DWT_DelayInit>:
 *      Author: pzaragoza
 */

#include "DS18B20.h"

static inline uint8_t DWT_DelayInit(void) {
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80023a4:	4b0e      	ldr	r3, [pc, #56]	@ (80023e0 <DWT_DelayInit+0x40>)
 80023a6:	68db      	ldr	r3, [r3, #12]
 80023a8:	4a0d      	ldr	r2, [pc, #52]	@ (80023e0 <DWT_DelayInit+0x40>)
 80023aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80023ae:	60d3      	str	r3, [r2, #12]
    DWT->CYCCNT = 0;
 80023b0:	4b0c      	ldr	r3, [pc, #48]	@ (80023e4 <DWT_DelayInit+0x44>)
 80023b2:	2200      	movs	r2, #0
 80023b4:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80023b6:	4b0b      	ldr	r3, [pc, #44]	@ (80023e4 <DWT_DelayInit+0x44>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a0a      	ldr	r2, [pc, #40]	@ (80023e4 <DWT_DelayInit+0x44>)
 80023bc:	f043 0301 	orr.w	r3, r3, #1
 80023c0:	6013      	str	r3, [r2, #0]

    __NOP();
 80023c2:	bf00      	nop
    __NOP();
 80023c4:	bf00      	nop
    __NOP();
 80023c6:	bf00      	nop

    if(DWT->CYCCNT) return 1;
 80023c8:	4b06      	ldr	r3, [pc, #24]	@ (80023e4 <DWT_DelayInit+0x44>)
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d001      	beq.n	80023d4 <DWT_DelayInit+0x34>
 80023d0:	2301      	movs	r3, #1
 80023d2:	e000      	b.n	80023d6 <DWT_DelayInit+0x36>
    else return 0;
 80023d4:	2300      	movs	r3, #0
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	46bd      	mov	sp, r7
 80023da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023de:	4770      	bx	lr
 80023e0:	e000edf0 	.word	0xe000edf0
 80023e4:	e0001000 	.word	0xe0001000

080023e8 <delay_us>:

static inline void delay_us(uint32_t us) {
 80023e8:	b480      	push	{r7}
 80023ea:	b085      	sub	sp, #20
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
    uint32_t cycles = (SystemCoreClock/1000000) * us;
 80023f0:	4b0d      	ldr	r3, [pc, #52]	@ (8002428 <delay_us+0x40>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a0d      	ldr	r2, [pc, #52]	@ (800242c <delay_us+0x44>)
 80023f6:	fba2 2303 	umull	r2, r3, r2, r3
 80023fa:	0c9a      	lsrs	r2, r3, #18
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	fb02 f303 	mul.w	r3, r2, r3
 8002402:	60fb      	str	r3, [r7, #12]
    uint32_t start = DWT->CYCCNT;
 8002404:	4b0a      	ldr	r3, [pc, #40]	@ (8002430 <delay_us+0x48>)
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - start) < cycles);
 800240a:	bf00      	nop
 800240c:	4b08      	ldr	r3, [pc, #32]	@ (8002430 <delay_us+0x48>)
 800240e:	685a      	ldr	r2, [r3, #4]
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	68fa      	ldr	r2, [r7, #12]
 8002416:	429a      	cmp	r2, r3
 8002418:	d8f8      	bhi.n	800240c <delay_us+0x24>
}
 800241a:	bf00      	nop
 800241c:	bf00      	nop
 800241e:	3714      	adds	r7, #20
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr
 8002428:	2000000c 	.word	0x2000000c
 800242c:	431bde83 	.word	0x431bde83
 8002430:	e0001000 	.word	0xe0001000

08002434 <releasePin>:

static inline void releasePin(GPIO_TypeDef *port, uint16_t pin) {
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	460b      	mov	r3, r1
 800243e:	807b      	strh	r3, [r7, #2]
    HAL_GPIO_WritePin(port, pin, GPIO_PIN_SET);
 8002440:	887b      	ldrh	r3, [r7, #2]
 8002442:	2201      	movs	r2, #1
 8002444:	4619      	mov	r1, r3
 8002446:	6878      	ldr	r0, [r7, #4]
 8002448:	f002 fa52 	bl	80048f0 <HAL_GPIO_WritePin>
}
 800244c:	bf00      	nop
 800244e:	3708      	adds	r7, #8
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}

08002454 <pullLowPin>:

static inline void pullLowPin(GPIO_TypeDef *port, uint16_t pin) {
 8002454:	b580      	push	{r7, lr}
 8002456:	b082      	sub	sp, #8
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	460b      	mov	r3, r1
 800245e:	807b      	strh	r3, [r7, #2]
    HAL_GPIO_WritePin(port, pin, GPIO_PIN_RESET);
 8002460:	887b      	ldrh	r3, [r7, #2]
 8002462:	2200      	movs	r2, #0
 8002464:	4619      	mov	r1, r3
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	f002 fa42 	bl	80048f0 <HAL_GPIO_WritePin>
}
 800246c:	bf00      	nop
 800246e:	3708      	adds	r7, #8
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}

08002474 <readPin>:

static inline uint8_t readPin(GPIO_TypeDef *port, uint16_t pin) {
 8002474:	b580      	push	{r7, lr}
 8002476:	b082      	sub	sp, #8
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	460b      	mov	r3, r1
 800247e:	807b      	strh	r3, [r7, #2]
    return (uint8_t)HAL_GPIO_ReadPin(port, pin);
 8002480:	887b      	ldrh	r3, [r7, #2]
 8002482:	4619      	mov	r1, r3
 8002484:	6878      	ldr	r0, [r7, #4]
 8002486:	f002 fa1b 	bl	80048c0 <HAL_GPIO_ReadPin>
 800248a:	4603      	mov	r3, r0
}
 800248c:	4618      	mov	r0, r3
 800248e:	3708      	adds	r7, #8
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}

08002494 <resetPresence>:

static uint8_t resetPresence(GPIO_TypeDef *port, uint16_t pin) {
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	460b      	mov	r3, r1
 800249e:	807b      	strh	r3, [r7, #2]
	releasePin(port, pin);
 80024a0:	887b      	ldrh	r3, [r7, #2]
 80024a2:	4619      	mov	r1, r3
 80024a4:	6878      	ldr	r0, [r7, #4]
 80024a6:	f7ff ffc5 	bl	8002434 <releasePin>
	delay_us(10);
 80024aa:	200a      	movs	r0, #10
 80024ac:	f7ff ff9c 	bl	80023e8 <delay_us>
	if (!readPin(port, pin)) return 0;
 80024b0:	887b      	ldrh	r3, [r7, #2]
 80024b2:	4619      	mov	r1, r3
 80024b4:	6878      	ldr	r0, [r7, #4]
 80024b6:	f7ff ffdd 	bl	8002474 <readPin>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d101      	bne.n	80024c4 <resetPresence+0x30>
 80024c0:	2300      	movs	r3, #0
 80024c2:	e021      	b.n	8002508 <resetPresence+0x74>

	pullLowPin(port, pin);
 80024c4:	887b      	ldrh	r3, [r7, #2]
 80024c6:	4619      	mov	r1, r3
 80024c8:	6878      	ldr	r0, [r7, #4]
 80024ca:	f7ff ffc3 	bl	8002454 <pullLowPin>
    delay_us(480);
 80024ce:	f44f 70f0 	mov.w	r0, #480	@ 0x1e0
 80024d2:	f7ff ff89 	bl	80023e8 <delay_us>

    releasePin(port, pin);
 80024d6:	887b      	ldrh	r3, [r7, #2]
 80024d8:	4619      	mov	r1, r3
 80024da:	6878      	ldr	r0, [r7, #4]
 80024dc:	f7ff ffaa 	bl	8002434 <releasePin>
    delay_us(70);
 80024e0:	2046      	movs	r0, #70	@ 0x46
 80024e2:	f7ff ff81 	bl	80023e8 <delay_us>

    uint8_t presence = (readPin(port, pin) == 0); // 0 means presence pulse
 80024e6:	887b      	ldrh	r3, [r7, #2]
 80024e8:	4619      	mov	r1, r3
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f7ff ffc2 	bl	8002474 <readPin>
 80024f0:	4603      	mov	r3, r0
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	bf0c      	ite	eq
 80024f6:	2301      	moveq	r3, #1
 80024f8:	2300      	movne	r3, #0
 80024fa:	b2db      	uxtb	r3, r3
 80024fc:	73fb      	strb	r3, [r7, #15]
    delay_us(410);
 80024fe:	f44f 70cd 	mov.w	r0, #410	@ 0x19a
 8002502:	f7ff ff71 	bl	80023e8 <delay_us>

    return presence;
 8002506:	7bfb      	ldrb	r3, [r7, #15]
}
 8002508:	4618      	mov	r0, r3
 800250a:	3710      	adds	r7, #16
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}

08002510 <writeBit>:

static void writeBit(GPIO_TypeDef *port, uint16_t pin, uint8_t bit) {
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
 8002518:	460b      	mov	r3, r1
 800251a:	807b      	strh	r3, [r7, #2]
 800251c:	4613      	mov	r3, r2
 800251e:	707b      	strb	r3, [r7, #1]
    if (bit){
 8002520:	787b      	ldrb	r3, [r7, #1]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d010      	beq.n	8002548 <writeBit+0x38>
    	pullLowPin(port, pin);
 8002526:	887b      	ldrh	r3, [r7, #2]
 8002528:	4619      	mov	r1, r3
 800252a:	6878      	ldr	r0, [r7, #4]
 800252c:	f7ff ff92 	bl	8002454 <pullLowPin>
        delay_us(10);
 8002530:	200a      	movs	r0, #10
 8002532:	f7ff ff59 	bl	80023e8 <delay_us>

        releasePin(port, pin);
 8002536:	887b      	ldrh	r3, [r7, #2]
 8002538:	4619      	mov	r1, r3
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f7ff ff7a 	bl	8002434 <releasePin>
        delay_us(55);
 8002540:	2037      	movs	r0, #55	@ 0x37
 8002542:	f7ff ff51 	bl	80023e8 <delay_us>
        delay_us(65);

        releasePin(port, pin);
        delay_us(5);
    }
}
 8002546:	e00f      	b.n	8002568 <writeBit+0x58>
    	pullLowPin(port, pin);
 8002548:	887b      	ldrh	r3, [r7, #2]
 800254a:	4619      	mov	r1, r3
 800254c:	6878      	ldr	r0, [r7, #4]
 800254e:	f7ff ff81 	bl	8002454 <pullLowPin>
        delay_us(65);
 8002552:	2041      	movs	r0, #65	@ 0x41
 8002554:	f7ff ff48 	bl	80023e8 <delay_us>
        releasePin(port, pin);
 8002558:	887b      	ldrh	r3, [r7, #2]
 800255a:	4619      	mov	r1, r3
 800255c:	6878      	ldr	r0, [r7, #4]
 800255e:	f7ff ff69 	bl	8002434 <releasePin>
        delay_us(5);
 8002562:	2005      	movs	r0, #5
 8002564:	f7ff ff40 	bl	80023e8 <delay_us>
}
 8002568:	bf00      	nop
 800256a:	3708      	adds	r7, #8
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}

08002570 <readBit>:

static uint8_t readBit(GPIO_TypeDef *port, uint16_t pin) {
 8002570:	b580      	push	{r7, lr}
 8002572:	b084      	sub	sp, #16
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	460b      	mov	r3, r1
 800257a:	807b      	strh	r3, [r7, #2]
    pullLowPin(port, pin);
 800257c:	887b      	ldrh	r3, [r7, #2]
 800257e:	4619      	mov	r1, r3
 8002580:	6878      	ldr	r0, [r7, #4]
 8002582:	f7ff ff67 	bl	8002454 <pullLowPin>
    delay_us(3);
 8002586:	2003      	movs	r0, #3
 8002588:	f7ff ff2e 	bl	80023e8 <delay_us>

    releasePin(port, pin);
 800258c:	887b      	ldrh	r3, [r7, #2]
 800258e:	4619      	mov	r1, r3
 8002590:	6878      	ldr	r0, [r7, #4]
 8002592:	f7ff ff4f 	bl	8002434 <releasePin>
    delay_us(10);
 8002596:	200a      	movs	r0, #10
 8002598:	f7ff ff26 	bl	80023e8 <delay_us>

    uint8_t b = readPin(port, pin);
 800259c:	887b      	ldrh	r3, [r7, #2]
 800259e:	4619      	mov	r1, r3
 80025a0:	6878      	ldr	r0, [r7, #4]
 80025a2:	f7ff ff67 	bl	8002474 <readPin>
 80025a6:	4603      	mov	r3, r0
 80025a8:	73fb      	strb	r3, [r7, #15]
    delay_us(53);
 80025aa:	2035      	movs	r0, #53	@ 0x35
 80025ac:	f7ff ff1c 	bl	80023e8 <delay_us>

    return b;
 80025b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3710      	adds	r7, #16
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}

080025ba <writeByte>:

static void writeByte(GPIO_TypeDef *port, uint16_t pin, uint8_t val) {
 80025ba:	b580      	push	{r7, lr}
 80025bc:	b084      	sub	sp, #16
 80025be:	af00      	add	r7, sp, #0
 80025c0:	6078      	str	r0, [r7, #4]
 80025c2:	460b      	mov	r3, r1
 80025c4:	807b      	strh	r3, [r7, #2]
 80025c6:	4613      	mov	r3, r2
 80025c8:	707b      	strb	r3, [r7, #1]
    for (uint8_t bitMask = 0x01; bitMask != 0; bitMask <<= 1) {
 80025ca:	2301      	movs	r3, #1
 80025cc:	73fb      	strb	r3, [r7, #15]
 80025ce:	e011      	b.n	80025f4 <writeByte+0x3a>
        writeBit(port, pin, (val & bitMask) ? 1:0);
 80025d0:	787a      	ldrb	r2, [r7, #1]
 80025d2:	7bfb      	ldrb	r3, [r7, #15]
 80025d4:	4013      	ands	r3, r2
 80025d6:	b2db      	uxtb	r3, r3
 80025d8:	2b00      	cmp	r3, #0
 80025da:	bf14      	ite	ne
 80025dc:	2301      	movne	r3, #1
 80025de:	2300      	moveq	r3, #0
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	461a      	mov	r2, r3
 80025e4:	887b      	ldrh	r3, [r7, #2]
 80025e6:	4619      	mov	r1, r3
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f7ff ff91 	bl	8002510 <writeBit>
    for (uint8_t bitMask = 0x01; bitMask != 0; bitMask <<= 1) {
 80025ee:	7bfb      	ldrb	r3, [r7, #15]
 80025f0:	005b      	lsls	r3, r3, #1
 80025f2:	73fb      	strb	r3, [r7, #15]
 80025f4:	7bfb      	ldrb	r3, [r7, #15]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d1ea      	bne.n	80025d0 <writeByte+0x16>
    }
}
 80025fa:	bf00      	nop
 80025fc:	bf00      	nop
 80025fe:	3710      	adds	r7, #16
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}

08002604 <readByte>:

static uint8_t readByte(GPIO_TypeDef *port, uint16_t pin) {
 8002604:	b580      	push	{r7, lr}
 8002606:	b084      	sub	sp, #16
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
 800260c:	460b      	mov	r3, r1
 800260e:	807b      	strh	r3, [r7, #2]
    uint8_t r = 0;
 8002610:	2300      	movs	r3, #0
 8002612:	73fb      	strb	r3, [r7, #15]

    for (uint8_t bitMask = 0x01; bitMask != 0; bitMask <<= 1) {
 8002614:	2301      	movs	r3, #1
 8002616:	73bb      	strb	r3, [r7, #14]
 8002618:	e014      	b.n	8002644 <readByte+0x40>
        uint8_t b = readBit(port, pin);
 800261a:	887b      	ldrh	r3, [r7, #2]
 800261c:	4619      	mov	r1, r3
 800261e:	6878      	ldr	r0, [r7, #4]
 8002620:	f7ff ffa6 	bl	8002570 <readBit>
 8002624:	4603      	mov	r3, r0
 8002626:	737b      	strb	r3, [r7, #13]
        r |= bitMask * b;
 8002628:	7bba      	ldrb	r2, [r7, #14]
 800262a:	7b7b      	ldrb	r3, [r7, #13]
 800262c:	fb12 f303 	smulbb	r3, r2, r3
 8002630:	b2db      	uxtb	r3, r3
 8002632:	b25a      	sxtb	r2, r3
 8002634:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002638:	4313      	orrs	r3, r2
 800263a:	b25b      	sxtb	r3, r3
 800263c:	73fb      	strb	r3, [r7, #15]
    for (uint8_t bitMask = 0x01; bitMask != 0; bitMask <<= 1) {
 800263e:	7bbb      	ldrb	r3, [r7, #14]
 8002640:	005b      	lsls	r3, r3, #1
 8002642:	73bb      	strb	r3, [r7, #14]
 8002644:	7bbb      	ldrb	r3, [r7, #14]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d1e7      	bne.n	800261a <readByte+0x16>
    }

    return r;
 800264a:	7bfb      	ldrb	r3, [r7, #15]
}
 800264c:	4618      	mov	r0, r3
 800264e:	3710      	adds	r7, #16
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}

08002654 <crc8>:

static uint8_t crc8(const uint8_t *data, uint8_t len) {
 8002654:	b480      	push	{r7}
 8002656:	b085      	sub	sp, #20
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
 800265c:	460b      	mov	r3, r1
 800265e:	70fb      	strb	r3, [r7, #3]
    uint8_t crc = 0;
 8002660:	2300      	movs	r3, #0
 8002662:	73fb      	strb	r3, [r7, #15]

    while (len--) {
 8002664:	e022      	b.n	80026ac <crc8+0x58>
        uint8_t inbyte = *data++;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	1c5a      	adds	r2, r3, #1
 800266a:	607a      	str	r2, [r7, #4]
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	73bb      	strb	r3, [r7, #14]

        for (uint8_t i = 8; i != 0; --i){
 8002670:	2308      	movs	r3, #8
 8002672:	737b      	strb	r3, [r7, #13]
 8002674:	e017      	b.n	80026a6 <crc8+0x52>
            uint8_t mix = (crc ^ inbyte) & 0x01;
 8002676:	7bfa      	ldrb	r2, [r7, #15]
 8002678:	7bbb      	ldrb	r3, [r7, #14]
 800267a:	4053      	eors	r3, r2
 800267c:	b2db      	uxtb	r3, r3
 800267e:	f003 0301 	and.w	r3, r3, #1
 8002682:	733b      	strb	r3, [r7, #12]
            crc >>= 1;
 8002684:	7bfb      	ldrb	r3, [r7, #15]
 8002686:	085b      	lsrs	r3, r3, #1
 8002688:	73fb      	strb	r3, [r7, #15]
            if (mix) crc ^= 0x8C;
 800268a:	7b3b      	ldrb	r3, [r7, #12]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d004      	beq.n	800269a <crc8+0x46>
 8002690:	7bfb      	ldrb	r3, [r7, #15]
 8002692:	f083 0373 	eor.w	r3, r3, #115	@ 0x73
 8002696:	43db      	mvns	r3, r3
 8002698:	73fb      	strb	r3, [r7, #15]
            inbyte >>= 1;
 800269a:	7bbb      	ldrb	r3, [r7, #14]
 800269c:	085b      	lsrs	r3, r3, #1
 800269e:	73bb      	strb	r3, [r7, #14]
        for (uint8_t i = 8; i != 0; --i){
 80026a0:	7b7b      	ldrb	r3, [r7, #13]
 80026a2:	3b01      	subs	r3, #1
 80026a4:	737b      	strb	r3, [r7, #13]
 80026a6:	7b7b      	ldrb	r3, [r7, #13]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d1e4      	bne.n	8002676 <crc8+0x22>
    while (len--) {
 80026ac:	78fb      	ldrb	r3, [r7, #3]
 80026ae:	1e5a      	subs	r2, r3, #1
 80026b0:	70fa      	strb	r2, [r7, #3]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d1d7      	bne.n	8002666 <crc8+0x12>
        }
    }

    return crc;
 80026b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	3714      	adds	r7, #20
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr

080026c4 <DS18B20_Init>:

HAL_StatusTypeDef DS18B20_Init(DS18B20_t *dev) {
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b084      	sub	sp, #16
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
	if (!DWT_DelayInit()) return HAL_ERROR;
 80026cc:	f7ff fe68 	bl	80023a0 <DWT_DelayInit>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d101      	bne.n	80026da <DS18B20_Init+0x16>
 80026d6:	2301      	movs	r3, #1
 80026d8:	e040      	b.n	800275c <DS18B20_Init+0x98>
    releasePin(dev->port, dev->pin);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	889b      	ldrh	r3, [r3, #4]
 80026e2:	4619      	mov	r1, r3
 80026e4:	4610      	mov	r0, r2
 80026e6:	f7ff fea5 	bl	8002434 <releasePin>

    if (!resetPresence(dev->port, dev->pin)) return HAL_ERROR;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	889b      	ldrh	r3, [r3, #4]
 80026f2:	4619      	mov	r1, r3
 80026f4:	4610      	mov	r0, r2
 80026f6:	f7ff fecd 	bl	8002494 <resetPresence>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d101      	bne.n	8002704 <DS18B20_Init+0x40>
 8002700:	2301      	movs	r3, #1
 8002702:	e02b      	b.n	800275c <DS18B20_Init+0x98>

    uint8_t cfg = (uint8_t)dev->resolution;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	799b      	ldrb	r3, [r3, #6]
 8002708:	73fb      	strb	r3, [r7, #15]

	writeByte(dev->port, dev->pin, DS18B20_CMD_SKIP_ROM);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6818      	ldr	r0, [r3, #0]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	889b      	ldrh	r3, [r3, #4]
 8002712:	22cc      	movs	r2, #204	@ 0xcc
 8002714:	4619      	mov	r1, r3
 8002716:	f7ff ff50 	bl	80025ba <writeByte>
	writeByte(dev->port, dev->pin, DS18B20_CMD_WRITE_SCRATCH);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6818      	ldr	r0, [r3, #0]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	889b      	ldrh	r3, [r3, #4]
 8002722:	224e      	movs	r2, #78	@ 0x4e
 8002724:	4619      	mov	r1, r3
 8002726:	f7ff ff48 	bl	80025ba <writeByte>
	writeByte(dev->port, dev->pin, 0x00); // TH
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6818      	ldr	r0, [r3, #0]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	889b      	ldrh	r3, [r3, #4]
 8002732:	2200      	movs	r2, #0
 8002734:	4619      	mov	r1, r3
 8002736:	f7ff ff40 	bl	80025ba <writeByte>
	writeByte(dev->port, dev->pin, 0x00); // TL
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6818      	ldr	r0, [r3, #0]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	889b      	ldrh	r3, [r3, #4]
 8002742:	2200      	movs	r2, #0
 8002744:	4619      	mov	r1, r3
 8002746:	f7ff ff38 	bl	80025ba <writeByte>
	writeByte(dev->port, dev->pin, cfg);  // CONFIG
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6818      	ldr	r0, [r3, #0]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	889b      	ldrh	r3, [r3, #4]
 8002752:	7bfa      	ldrb	r2, [r7, #15]
 8002754:	4619      	mov	r1, r3
 8002756:	f7ff ff30 	bl	80025ba <writeByte>

	return HAL_OK;
 800275a:	2300      	movs	r3, #0
}
 800275c:	4618      	mov	r0, r3
 800275e:	3710      	adds	r7, #16
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}

08002764 <DS18B20_ReadTemperature>:

HAL_StatusTypeDef DS18B20_ReadTemperature(DS18B20_t *dev, float *temp_c){
 8002764:	b580      	push	{r7, lr}
 8002766:	b088      	sub	sp, #32
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
 800276c:	6039      	str	r1, [r7, #0]
	// Transaccin 1: iniciar conversin
	if (!resetPresence(dev->port, dev->pin)) return HAL_ERROR;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	889b      	ldrh	r3, [r3, #4]
 8002776:	4619      	mov	r1, r3
 8002778:	4610      	mov	r0, r2
 800277a:	f7ff fe8b 	bl	8002494 <resetPresence>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d101      	bne.n	8002788 <DS18B20_ReadTemperature+0x24>
 8002784:	2301      	movs	r3, #1
 8002786:	e09d      	b.n	80028c4 <DS18B20_ReadTemperature+0x160>

	writeByte(dev->port, dev->pin, DS18B20_CMD_SKIP_ROM);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6818      	ldr	r0, [r3, #0]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	889b      	ldrh	r3, [r3, #4]
 8002790:	22cc      	movs	r2, #204	@ 0xcc
 8002792:	4619      	mov	r1, r3
 8002794:	f7ff ff11 	bl	80025ba <writeByte>
	writeByte(dev->port, dev->pin, DS18B20_CMD_CONVERT_T);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6818      	ldr	r0, [r3, #0]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	889b      	ldrh	r3, [r3, #4]
 80027a0:	2244      	movs	r2, #68	@ 0x44
 80027a2:	4619      	mov	r1, r3
 80027a4:	f7ff ff09 	bl	80025ba <writeByte>

	// Espera por fin de conversin
    int32_t timeout_ms;
    switch (dev->resolution){
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	799b      	ldrb	r3, [r3, #6]
 80027ac:	2b5f      	cmp	r3, #95	@ 0x5f
 80027ae:	d00c      	beq.n	80027ca <DS18B20_ReadTemperature+0x66>
 80027b0:	2b5f      	cmp	r3, #95	@ 0x5f
 80027b2:	dc0e      	bgt.n	80027d2 <DS18B20_ReadTemperature+0x6e>
 80027b4:	2b1f      	cmp	r3, #31
 80027b6:	d002      	beq.n	80027be <DS18B20_ReadTemperature+0x5a>
 80027b8:	2b3f      	cmp	r3, #63	@ 0x3f
 80027ba:	d003      	beq.n	80027c4 <DS18B20_ReadTemperature+0x60>
 80027bc:	e009      	b.n	80027d2 <DS18B20_ReadTemperature+0x6e>
        case DS18B20_RES_9_BIT:  timeout_ms = 94;  break;
 80027be:	235e      	movs	r3, #94	@ 0x5e
 80027c0:	61fb      	str	r3, [r7, #28]
 80027c2:	e00a      	b.n	80027da <DS18B20_ReadTemperature+0x76>
        case DS18B20_RES_10_BIT: timeout_ms = 188; break;
 80027c4:	23bc      	movs	r3, #188	@ 0xbc
 80027c6:	61fb      	str	r3, [r7, #28]
 80027c8:	e007      	b.n	80027da <DS18B20_ReadTemperature+0x76>
        case DS18B20_RES_11_BIT: timeout_ms = 375; break;
 80027ca:	f240 1377 	movw	r3, #375	@ 0x177
 80027ce:	61fb      	str	r3, [r7, #28]
 80027d0:	e003      	b.n	80027da <DS18B20_ReadTemperature+0x76>
        default:                 timeout_ms = 750; break;
 80027d2:	f240 23ee 	movw	r3, #750	@ 0x2ee
 80027d6:	61fb      	str	r3, [r7, #28]
 80027d8:	bf00      	nop
    }

    while (timeout_ms--) {
 80027da:	e00d      	b.n	80027f8 <DS18B20_ReadTemperature+0x94>
		if (readBit(dev->port, dev->pin)) break;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	889b      	ldrh	r3, [r3, #4]
 80027e4:	4619      	mov	r1, r3
 80027e6:	4610      	mov	r0, r2
 80027e8:	f7ff fec2 	bl	8002570 <readBit>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d108      	bne.n	8002804 <DS18B20_ReadTemperature+0xa0>
		HAL_Delay(1);
 80027f2:	2001      	movs	r0, #1
 80027f4:	f000 f8f2 	bl	80029dc <HAL_Delay>
    while (timeout_ms--) {
 80027f8:	69fb      	ldr	r3, [r7, #28]
 80027fa:	1e5a      	subs	r2, r3, #1
 80027fc:	61fa      	str	r2, [r7, #28]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d1ec      	bne.n	80027dc <DS18B20_ReadTemperature+0x78>
 8002802:	e000      	b.n	8002806 <DS18B20_ReadTemperature+0xa2>
		if (readBit(dev->port, dev->pin)) break;
 8002804:	bf00      	nop
	}
    if (timeout_ms <= 0) return HAL_ERROR;
 8002806:	69fb      	ldr	r3, [r7, #28]
 8002808:	2b00      	cmp	r3, #0
 800280a:	dc01      	bgt.n	8002810 <DS18B20_ReadTemperature+0xac>
 800280c:	2301      	movs	r3, #1
 800280e:	e059      	b.n	80028c4 <DS18B20_ReadTemperature+0x160>

    // Transaccin 2: leer scratchpad
    if (!resetPresence(dev->port, dev->pin)) return HAL_ERROR;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681a      	ldr	r2, [r3, #0]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	889b      	ldrh	r3, [r3, #4]
 8002818:	4619      	mov	r1, r3
 800281a:	4610      	mov	r0, r2
 800281c:	f7ff fe3a 	bl	8002494 <resetPresence>
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	d101      	bne.n	800282a <DS18B20_ReadTemperature+0xc6>
 8002826:	2301      	movs	r3, #1
 8002828:	e04c      	b.n	80028c4 <DS18B20_ReadTemperature+0x160>

    writeByte(dev->port, dev->pin, DS18B20_CMD_SKIP_ROM);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6818      	ldr	r0, [r3, #0]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	889b      	ldrh	r3, [r3, #4]
 8002832:	22cc      	movs	r2, #204	@ 0xcc
 8002834:	4619      	mov	r1, r3
 8002836:	f7ff fec0 	bl	80025ba <writeByte>
	writeByte(dev->port, dev->pin, DS18B20_CMD_READ_SCRATCH);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6818      	ldr	r0, [r3, #0]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	889b      	ldrh	r3, [r3, #4]
 8002842:	22be      	movs	r2, #190	@ 0xbe
 8002844:	4619      	mov	r1, r3
 8002846:	f7ff feb8 	bl	80025ba <writeByte>

    uint8_t scratch[9];
	for (int i = 0; i < 9; ++i) scratch[i] = readByte(dev->port, dev->pin);
 800284a:	2300      	movs	r3, #0
 800284c:	61bb      	str	r3, [r7, #24]
 800284e:	e012      	b.n	8002876 <DS18B20_ReadTemperature+0x112>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681a      	ldr	r2, [r3, #0]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	889b      	ldrh	r3, [r3, #4]
 8002858:	4619      	mov	r1, r3
 800285a:	4610      	mov	r0, r2
 800285c:	f7ff fed2 	bl	8002604 <readByte>
 8002860:	4603      	mov	r3, r0
 8002862:	4619      	mov	r1, r3
 8002864:	f107 0208 	add.w	r2, r7, #8
 8002868:	69bb      	ldr	r3, [r7, #24]
 800286a:	4413      	add	r3, r2
 800286c:	460a      	mov	r2, r1
 800286e:	701a      	strb	r2, [r3, #0]
 8002870:	69bb      	ldr	r3, [r7, #24]
 8002872:	3301      	adds	r3, #1
 8002874:	61bb      	str	r3, [r7, #24]
 8002876:	69bb      	ldr	r3, [r7, #24]
 8002878:	2b08      	cmp	r3, #8
 800287a:	dde9      	ble.n	8002850 <DS18B20_ReadTemperature+0xec>

	// CRC Dallas/Maxim
	uint8_t crc = crc8(scratch, 8);
 800287c:	f107 0308 	add.w	r3, r7, #8
 8002880:	2108      	movs	r1, #8
 8002882:	4618      	mov	r0, r3
 8002884:	f7ff fee6 	bl	8002654 <crc8>
 8002888:	4603      	mov	r3, r0
 800288a:	75fb      	strb	r3, [r7, #23]
	if (crc != scratch[8]) return HAL_ERROR;
 800288c:	7c3b      	ldrb	r3, [r7, #16]
 800288e:	7dfa      	ldrb	r2, [r7, #23]
 8002890:	429a      	cmp	r2, r3
 8002892:	d001      	beq.n	8002898 <DS18B20_ReadTemperature+0x134>
 8002894:	2301      	movs	r3, #1
 8002896:	e015      	b.n	80028c4 <DS18B20_ReadTemperature+0x160>

	// Conversin a C
    int16_t raw = (int16_t)((scratch[1] << 8) | scratch[0]);
 8002898:	7a7b      	ldrb	r3, [r7, #9]
 800289a:	b21b      	sxth	r3, r3
 800289c:	021b      	lsls	r3, r3, #8
 800289e:	b21a      	sxth	r2, r3
 80028a0:	7a3b      	ldrb	r3, [r7, #8]
 80028a2:	b21b      	sxth	r3, r3
 80028a4:	4313      	orrs	r3, r2
 80028a6:	82bb      	strh	r3, [r7, #20]
    *temp_c = (float)raw * 0.0625f;
 80028a8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80028ac:	ee07 3a90 	vmov	s15, r3
 80028b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028b4:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 80028cc <DS18B20_ReadTemperature+0x168>
 80028b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	edc3 7a00 	vstr	s15, [r3]

    return HAL_OK;
 80028c2:	2300      	movs	r3, #0
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3720      	adds	r7, #32
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	3d800000 	.word	0x3d800000

080028d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80028d6:	2300      	movs	r3, #0
 80028d8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028da:	4b0c      	ldr	r3, [pc, #48]	@ (800290c <HAL_Init+0x3c>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a0b      	ldr	r2, [pc, #44]	@ (800290c <HAL_Init+0x3c>)
 80028e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028e4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028e6:	2003      	movs	r0, #3
 80028e8:	f001 fc9e 	bl	8004228 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80028ec:	2000      	movs	r0, #0
 80028ee:	f000 f80f 	bl	8002910 <HAL_InitTick>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d002      	beq.n	80028fe <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	71fb      	strb	r3, [r7, #7]
 80028fc:	e001      	b.n	8002902 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80028fe:	f7ff fa44 	bl	8001d8a <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002902:	79fb      	ldrb	r3, [r7, #7]
}
 8002904:	4618      	mov	r0, r3
 8002906:	3708      	adds	r7, #8
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}
 800290c:	58004000 	.word	0x58004000

08002910 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b084      	sub	sp, #16
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002918:	2300      	movs	r3, #0
 800291a:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 800291c:	4b17      	ldr	r3, [pc, #92]	@ (800297c <HAL_InitTick+0x6c>)
 800291e:	781b      	ldrb	r3, [r3, #0]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d024      	beq.n	800296e <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002924:	f004 f9b2 	bl	8006c8c <HAL_RCC_GetHCLKFreq>
 8002928:	4602      	mov	r2, r0
 800292a:	4b14      	ldr	r3, [pc, #80]	@ (800297c <HAL_InitTick+0x6c>)
 800292c:	781b      	ldrb	r3, [r3, #0]
 800292e:	4619      	mov	r1, r3
 8002930:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002934:	fbb3 f3f1 	udiv	r3, r3, r1
 8002938:	fbb2 f3f3 	udiv	r3, r2, r3
 800293c:	4618      	mov	r0, r3
 800293e:	f001 fca6 	bl	800428e <HAL_SYSTICK_Config>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d10f      	bne.n	8002968 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2b0f      	cmp	r3, #15
 800294c:	d809      	bhi.n	8002962 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800294e:	2200      	movs	r2, #0
 8002950:	6879      	ldr	r1, [r7, #4]
 8002952:	f04f 30ff 	mov.w	r0, #4294967295
 8002956:	f001 fc72 	bl	800423e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800295a:	4a09      	ldr	r2, [pc, #36]	@ (8002980 <HAL_InitTick+0x70>)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6013      	str	r3, [r2, #0]
 8002960:	e007      	b.n	8002972 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	73fb      	strb	r3, [r7, #15]
 8002966:	e004      	b.n	8002972 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	73fb      	strb	r3, [r7, #15]
 800296c:	e001      	b.n	8002972 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 800296e:	2301      	movs	r3, #1
 8002970:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002972:	7bfb      	ldrb	r3, [r7, #15]
}
 8002974:	4618      	mov	r0, r3
 8002976:	3710      	adds	r7, #16
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}
 800297c:	20000014 	.word	0x20000014
 8002980:	20000010 	.word	0x20000010

08002984 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002984:	b480      	push	{r7}
 8002986:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002988:	4b06      	ldr	r3, [pc, #24]	@ (80029a4 <HAL_IncTick+0x20>)
 800298a:	781b      	ldrb	r3, [r3, #0]
 800298c:	461a      	mov	r2, r3
 800298e:	4b06      	ldr	r3, [pc, #24]	@ (80029a8 <HAL_IncTick+0x24>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4413      	add	r3, r2
 8002994:	4a04      	ldr	r2, [pc, #16]	@ (80029a8 <HAL_IncTick+0x24>)
 8002996:	6013      	str	r3, [r2, #0]
}
 8002998:	bf00      	nop
 800299a:	46bd      	mov	sp, r7
 800299c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a0:	4770      	bx	lr
 80029a2:	bf00      	nop
 80029a4:	20000014 	.word	0x20000014
 80029a8:	20000458 	.word	0x20000458

080029ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029ac:	b480      	push	{r7}
 80029ae:	af00      	add	r7, sp, #0
  return uwTick;
 80029b0:	4b03      	ldr	r3, [pc, #12]	@ (80029c0 <HAL_GetTick+0x14>)
 80029b2:	681b      	ldr	r3, [r3, #0]
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr
 80029be:	bf00      	nop
 80029c0:	20000458 	.word	0x20000458

080029c4 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 80029c4:	b480      	push	{r7}
 80029c6:	af00      	add	r7, sp, #0
  return uwTickPrio;
 80029c8:	4b03      	ldr	r3, [pc, #12]	@ (80029d8 <HAL_GetTickPrio+0x14>)
 80029ca:	681b      	ldr	r3, [r3, #0]
}
 80029cc:	4618      	mov	r0, r3
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop
 80029d8:	20000010 	.word	0x20000010

080029dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b084      	sub	sp, #16
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029e4:	f7ff ffe2 	bl	80029ac <HAL_GetTick>
 80029e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029f4:	d005      	beq.n	8002a02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002a20 <HAL_Delay+0x44>)
 80029f8:	781b      	ldrb	r3, [r3, #0]
 80029fa:	461a      	mov	r2, r3
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	4413      	add	r3, r2
 8002a00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002a02:	bf00      	nop
 8002a04:	f7ff ffd2 	bl	80029ac <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	68fa      	ldr	r2, [r7, #12]
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d8f7      	bhi.n	8002a04 <HAL_Delay+0x28>
  {
  }
}
 8002a14:	bf00      	nop
 8002a16:	bf00      	nop
 8002a18:	3710      	adds	r7, #16
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}
 8002a1e:	bf00      	nop
 8002a20:	20000014 	.word	0x20000014

08002a24 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002a28:	4b05      	ldr	r3, [pc, #20]	@ (8002a40 <HAL_SuspendTick+0x1c>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a04      	ldr	r2, [pc, #16]	@ (8002a40 <HAL_SuspendTick+0x1c>)
 8002a2e:	f023 0302 	bic.w	r3, r3, #2
 8002a32:	6013      	str	r3, [r2, #0]
}
 8002a34:	bf00      	nop
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr
 8002a3e:	bf00      	nop
 8002a40:	e000e010 	.word	0xe000e010

08002a44 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8002a44:	b480      	push	{r7}
 8002a46:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002a48:	4b05      	ldr	r3, [pc, #20]	@ (8002a60 <HAL_ResumeTick+0x1c>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a04      	ldr	r2, [pc, #16]	@ (8002a60 <HAL_ResumeTick+0x1c>)
 8002a4e:	f043 0302 	orr.w	r3, r3, #2
 8002a52:	6013      	str	r3, [r2, #0]
}
 8002a54:	bf00      	nop
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr
 8002a5e:	bf00      	nop
 8002a60:	e000e010 	.word	0xe000e010

08002a64 <LL_ADC_SetCommonClock>:
  *
  *         (*) Value available on all STM32 devices except: STM32W10xxx, STM32W15xxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	6039      	str	r1, [r7, #0]
#if defined(ADC_SUPPORT_2_5_MSPS)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
#else
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	431a      	orrs	r2, r3
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	609a      	str	r2, [r3, #8]
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8002a7e:	bf00      	nop
 8002a80:	370c      	adds	r7, #12
 8002a82:	46bd      	mov	sp, r7
 8002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a88:	4770      	bx	lr

08002a8a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002a8a:	b480      	push	{r7}
 8002a8c:	b083      	sub	sp, #12
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	6078      	str	r0, [r7, #4]
 8002a92:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	431a      	orrs	r2, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	609a      	str	r2, [r3, #8]
}
 8002aa4:	bf00      	nop
 8002aa6:	370c      	adds	r7, #12
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr

08002ab0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	370c      	adds	r7, #12
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aca:	4770      	bx	lr

08002acc <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b087      	sub	sp, #28
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	60f8      	str	r0, [r7, #12]
 8002ad4:	60b9      	str	r1, [r7, #8]
 8002ad6:	607a      	str	r2, [r7, #4]
 8002ad8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	3360      	adds	r3, #96	@ 0x60
 8002ade:	461a      	mov	r2, r3
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	4413      	add	r3, r2
 8002ae6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	4b08      	ldr	r3, [pc, #32]	@ (8002b10 <LL_ADC_SetOffset+0x44>)
 8002aee:	4013      	ands	r3, r2
 8002af0:	687a      	ldr	r2, [r7, #4]
 8002af2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002af6:	683a      	ldr	r2, [r7, #0]
 8002af8:	430a      	orrs	r2, r1
 8002afa:	4313      	orrs	r3, r2
 8002afc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002b04:	bf00      	nop
 8002b06:	371c      	adds	r7, #28
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr
 8002b10:	03fff000 	.word	0x03fff000

08002b14 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b085      	sub	sp, #20
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
 8002b1c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	3360      	adds	r3, #96	@ 0x60
 8002b22:	461a      	mov	r2, r3
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	4413      	add	r3, r2
 8002b2a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3714      	adds	r7, #20
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3e:	4770      	bx	lr

08002b40 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b087      	sub	sp, #28
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	60f8      	str	r0, [r7, #12]
 8002b48:	60b9      	str	r1, [r7, #8]
 8002b4a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	3360      	adds	r3, #96	@ 0x60
 8002b50:	461a      	mov	r2, r3
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	009b      	lsls	r3, r3, #2
 8002b56:	4413      	add	r3, r2
 8002b58:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	431a      	orrs	r2, r3
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002b6a:	bf00      	nop
 8002b6c:	371c      	adds	r7, #28
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b74:	4770      	bx	lr

08002b76 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002b76:	b480      	push	{r7}
 8002b78:	b083      	sub	sp, #12
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	6078      	str	r0, [r7, #4]
#if defined(ADC_SUPPORT_2_5_MSPS)
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
#else
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	68db      	ldr	r3, [r3, #12]
 8002b82:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d101      	bne.n	8002b8e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e000      	b.n	8002b90 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002b8e:	2300      	movs	r3, #0
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	370c      	adds	r7, #12
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr

08002b9c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b087      	sub	sp, #28
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	60f8      	str	r0, [r7, #12]
 8002ba4:	60b9      	str	r1, [r7, #8]
 8002ba6:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	3330      	adds	r3, #48	@ 0x30
 8002bac:	461a      	mov	r2, r3
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	0a1b      	lsrs	r3, r3, #8
 8002bb2:	009b      	lsls	r3, r3, #2
 8002bb4:	f003 030c 	and.w	r3, r3, #12
 8002bb8:	4413      	add	r3, r2
 8002bba:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	681a      	ldr	r2, [r3, #0]
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	f003 031f 	and.w	r3, r3, #31
 8002bc6:	211f      	movs	r1, #31
 8002bc8:	fa01 f303 	lsl.w	r3, r1, r3
 8002bcc:	43db      	mvns	r3, r3
 8002bce:	401a      	ands	r2, r3
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	0e9b      	lsrs	r3, r3, #26
 8002bd4:	f003 011f 	and.w	r1, r3, #31
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	f003 031f 	and.w	r3, r3, #31
 8002bde:	fa01 f303 	lsl.w	r3, r1, r3
 8002be2:	431a      	orrs	r2, r3
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8002be8:	bf00      	nop
 8002bea:	371c      	adds	r7, #28
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr

08002bf4 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b087      	sub	sp, #28
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	60f8      	str	r0, [r7, #12]
 8002bfc:	60b9      	str	r1, [r7, #8]
 8002bfe:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	3314      	adds	r3, #20
 8002c04:	461a      	mov	r2, r3
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	0e5b      	lsrs	r3, r3, #25
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	f003 0304 	and.w	r3, r3, #4
 8002c10:	4413      	add	r3, r2
 8002c12:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	0d1b      	lsrs	r3, r3, #20
 8002c1c:	f003 031f 	and.w	r3, r3, #31
 8002c20:	2107      	movs	r1, #7
 8002c22:	fa01 f303 	lsl.w	r3, r1, r3
 8002c26:	43db      	mvns	r3, r3
 8002c28:	401a      	ands	r2, r3
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	0d1b      	lsrs	r3, r3, #20
 8002c2e:	f003 031f 	and.w	r3, r3, #31
 8002c32:	6879      	ldr	r1, [r7, #4]
 8002c34:	fa01 f303 	lsl.w	r3, r1, r3
 8002c38:	431a      	orrs	r2, r3
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8002c3e:	bf00      	nop
 8002c40:	371c      	adds	r7, #28
 8002c42:	46bd      	mov	sp, r7
 8002c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c48:	4770      	bx	lr
	...

08002c4c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b085      	sub	sp, #20
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	60f8      	str	r0, [r7, #12]
 8002c54:	60b9      	str	r1, [r7, #8]
 8002c56:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c64:	43db      	mvns	r3, r3
 8002c66:	401a      	ands	r2, r3
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	f003 0318 	and.w	r3, r3, #24
 8002c6e:	4908      	ldr	r1, [pc, #32]	@ (8002c90 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002c70:	40d9      	lsrs	r1, r3
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	400b      	ands	r3, r1
 8002c76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c7a:	431a      	orrs	r2, r3
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002c82:	bf00      	nop
 8002c84:	3714      	adds	r7, #20
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr
 8002c8e:	bf00      	nop
 8002c90:	0007ffff 	.word	0x0007ffff

08002c94 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b083      	sub	sp, #12
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	689b      	ldr	r3, [r3, #8]
 8002ca0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002ca4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002ca8:	687a      	ldr	r2, [r7, #4]
 8002caa:	6093      	str	r3, [r2, #8]
}
 8002cac:	bf00      	nop
 8002cae:	370c      	adds	r7, #12
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb6:	4770      	bx	lr

08002cb8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b083      	sub	sp, #12
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	689b      	ldr	r3, [r3, #8]
 8002cc4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002cc8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002ccc:	d101      	bne.n	8002cd2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e000      	b.n	8002cd4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002cd2:	2300      	movs	r3, #0
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	370c      	adds	r7, #12
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cde:	4770      	bx	lr

08002ce0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b083      	sub	sp, #12
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002cf0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002cf4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002cfc:	bf00      	nop
 8002cfe:	370c      	adds	r7, #12
 8002d00:	46bd      	mov	sp, r7
 8002d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d06:	4770      	bx	lr

08002d08 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b083      	sub	sp, #12
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d18:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002d1c:	d101      	bne.n	8002d22 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e000      	b.n	8002d24 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002d22:	2300      	movs	r3, #0
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	370c      	adds	r7, #12
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr

08002d30 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002d40:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002d44:	f043 0201 	orr.w	r2, r3, #1
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002d4c:	bf00      	nop
 8002d4e:	370c      	adds	r7, #12
 8002d50:	46bd      	mov	sp, r7
 8002d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d56:	4770      	bx	lr

08002d58 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b083      	sub	sp, #12
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002d68:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002d6c:	f043 0202 	orr.w	r2, r3, #2
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002d74:	bf00      	nop
 8002d76:	370c      	adds	r7, #12
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr

08002d80 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b083      	sub	sp, #12
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	f003 0301 	and.w	r3, r3, #1
 8002d90:	2b01      	cmp	r3, #1
 8002d92:	d101      	bne.n	8002d98 <LL_ADC_IsEnabled+0x18>
 8002d94:	2301      	movs	r3, #1
 8002d96:	e000      	b.n	8002d9a <LL_ADC_IsEnabled+0x1a>
 8002d98:	2300      	movs	r3, #0
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	370c      	adds	r7, #12
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da4:	4770      	bx	lr

08002da6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002da6:	b480      	push	{r7}
 8002da8:	b083      	sub	sp, #12
 8002daa:	af00      	add	r7, sp, #0
 8002dac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	f003 0302 	and.w	r3, r3, #2
 8002db6:	2b02      	cmp	r3, #2
 8002db8:	d101      	bne.n	8002dbe <LL_ADC_IsDisableOngoing+0x18>
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e000      	b.n	8002dc0 <LL_ADC_IsDisableOngoing+0x1a>
 8002dbe:	2300      	movs	r3, #0
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	370c      	adds	r7, #12
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dca:	4770      	bx	lr

08002dcc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	689b      	ldr	r3, [r3, #8]
 8002dd8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002ddc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002de0:	f043 0204 	orr.w	r2, r3, #4
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002de8:	bf00      	nop
 8002dea:	370c      	adds	r7, #12
 8002dec:	46bd      	mov	sp, r7
 8002dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df2:	4770      	bx	lr

08002df4 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b083      	sub	sp, #12
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002e04:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e08:	f043 0210 	orr.w	r2, r3, #16
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002e10:	bf00      	nop
 8002e12:	370c      	adds	r7, #12
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr

08002e1c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b083      	sub	sp, #12
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	f003 0304 	and.w	r3, r3, #4
 8002e2c:	2b04      	cmp	r3, #4
 8002e2e:	d101      	bne.n	8002e34 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002e30:	2301      	movs	r3, #1
 8002e32:	e000      	b.n	8002e36 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002e34:	2300      	movs	r3, #0
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	370c      	adds	r7, #12
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e40:	4770      	bx	lr

08002e42 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002e42:	b480      	push	{r7}
 8002e44:	b083      	sub	sp, #12
 8002e46:	af00      	add	r7, sp, #0
 8002e48:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002e52:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e56:	f043 0220 	orr.w	r2, r3, #32
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002e5e:	bf00      	nop
 8002e60:	370c      	adds	r7, #12
 8002e62:	46bd      	mov	sp, r7
 8002e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e68:	4770      	bx	lr

08002e6a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002e6a:	b480      	push	{r7}
 8002e6c:	b083      	sub	sp, #12
 8002e6e:	af00      	add	r7, sp, #0
 8002e70:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	f003 0308 	and.w	r3, r3, #8
 8002e7a:	2b08      	cmp	r3, #8
 8002e7c:	d101      	bne.n	8002e82 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e000      	b.n	8002e84 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002e82:	2300      	movs	r3, #0
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	370c      	adds	r7, #12
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr

08002e90 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b088      	sub	sp, #32
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d101      	bne.n	8002eae <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e12e      	b.n	800310c <HAL_ADC_Init+0x27c>
    }
  }
#else
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	691b      	ldr	r3, [r3, #16]
 8002eb2:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d109      	bne.n	8002ed0 <HAL_ADC_Init+0x40>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002ebc:	6878      	ldr	r0, [r7, #4]
 8002ebe:	f7fe ff6b 	bl	8001d98 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f7ff feef 	bl	8002cb8 <LL_ADC_IsDeepPowerDownEnabled>
 8002eda:	4603      	mov	r3, r0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d004      	beq.n	8002eea <HAL_ADC_Init+0x5a>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f7ff fed5 	bl	8002c94 <LL_ADC_DisableDeepPowerDown>
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f7ff ff0a 	bl	8002d08 <LL_ADC_IsInternalRegulatorEnabled>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d115      	bne.n	8002f26 <HAL_ADC_Init+0x96>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4618      	mov	r0, r3
 8002f00:	f7ff feee 	bl	8002ce0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f04:	4b83      	ldr	r3, [pc, #524]	@ (8003114 <HAL_ADC_Init+0x284>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	099b      	lsrs	r3, r3, #6
 8002f0a:	4a83      	ldr	r2, [pc, #524]	@ (8003118 <HAL_ADC_Init+0x288>)
 8002f0c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f10:	099b      	lsrs	r3, r3, #6
 8002f12:	3301      	adds	r3, #1
 8002f14:	005b      	lsls	r3, r3, #1
 8002f16:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002f18:	e002      	b.n	8002f20 <HAL_ADC_Init+0x90>
    {
      wait_loop_index--;
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	3b01      	subs	r3, #1
 8002f1e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d1f9      	bne.n	8002f1a <HAL_ADC_Init+0x8a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f7ff feec 	bl	8002d08 <LL_ADC_IsInternalRegulatorEnabled>
 8002f30:	4603      	mov	r3, r0
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d10d      	bne.n	8002f52 <HAL_ADC_Init+0xc2>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f3a:	f043 0210 	orr.w	r2, r3, #16
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f46:	f043 0201 	orr.w	r2, r3, #1
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4618      	mov	r0, r3
 8002f58:	f7ff ff60 	bl	8002e1c <LL_ADC_REG_IsConversionOngoing>
 8002f5c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f62:	f003 0310 	and.w	r3, r3, #16
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	f040 80c7 	bne.w	80030fa <HAL_ADC_Init+0x26a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	f040 80c3 	bne.w	80030fa <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f78:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002f7c:	f043 0202 	orr.w	r2, r3, #2
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f7ff fef9 	bl	8002d80 <LL_ADC_IsEnabled>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d10b      	bne.n	8002fac <HAL_ADC_Init+0x11c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f94:	4861      	ldr	r0, [pc, #388]	@ (800311c <HAL_ADC_Init+0x28c>)
 8002f96:	f7ff fef3 	bl	8002d80 <LL_ADC_IsEnabled>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d105      	bne.n	8002fac <HAL_ADC_Init+0x11c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	4619      	mov	r1, r3
 8002fa6:	485e      	ldr	r0, [pc, #376]	@ (8003120 <HAL_ADC_Init+0x290>)
 8002fa8:	f7ff fd5c 	bl	8002a64 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	7e5b      	ldrb	r3, [r3, #25]
 8002fb0:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002fb6:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002fbc:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002fc2:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fca:	041b      	lsls	r3, r3, #16
                hadc->Init.Resolution                                                  |
 8002fcc:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002fce:	69ba      	ldr	r2, [r7, #24]
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d106      	bne.n	8002fec <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fe2:	3b01      	subs	r3, #1
 8002fe4:	045b      	lsls	r3, r3, #17
 8002fe6:	69ba      	ldr	r2, [r7, #24]
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d009      	beq.n	8003008 <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ff8:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003000:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003002:	69ba      	ldr	r2, [r7, #24]
 8003004:	4313      	orrs	r3, r2
 8003006:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	68da      	ldr	r2, [r3, #12]
 800300e:	4b45      	ldr	r3, [pc, #276]	@ (8003124 <HAL_ADC_Init+0x294>)
 8003010:	4013      	ands	r3, r2
 8003012:	687a      	ldr	r2, [r7, #4]
 8003014:	6812      	ldr	r2, [r2, #0]
 8003016:	69b9      	ldr	r1, [r7, #24]
 8003018:	430b      	orrs	r3, r1
 800301a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4618      	mov	r0, r3
 8003022:	f7ff fefb 	bl	8002e1c <LL_ADC_REG_IsConversionOngoing>
 8003026:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4618      	mov	r0, r3
 800302e:	f7ff ff1c 	bl	8002e6a <LL_ADC_INJ_IsConversionOngoing>
 8003032:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d13d      	bne.n	80030b6 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d13a      	bne.n	80030b6 <HAL_ADC_Init+0x226>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003044:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800304c:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800304e:	4313      	orrs	r3, r2
 8003050:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	68db      	ldr	r3, [r3, #12]
 8003058:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800305c:	f023 0302 	bic.w	r3, r3, #2
 8003060:	687a      	ldr	r2, [r7, #4]
 8003062:	6812      	ldr	r2, [r2, #0]
 8003064:	69b9      	ldr	r1, [r7, #24]
 8003066:	430b      	orrs	r3, r1
 8003068:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003070:	2b01      	cmp	r3, #1
 8003072:	d118      	bne.n	80030a6 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	691b      	ldr	r3, [r3, #16]
 800307a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800307e:	f023 0304 	bic.w	r3, r3, #4
 8003082:	687a      	ldr	r2, [r7, #4]
 8003084:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8003086:	687a      	ldr	r2, [r7, #4]
 8003088:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800308a:	4311      	orrs	r1, r2
 800308c:	687a      	ldr	r2, [r7, #4]
 800308e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003090:	4311      	orrs	r1, r2
 8003092:	687a      	ldr	r2, [r7, #4]
 8003094:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003096:	430a      	orrs	r2, r1
 8003098:	431a      	orrs	r2, r3
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f042 0201 	orr.w	r2, r2, #1
 80030a2:	611a      	str	r2, [r3, #16]
 80030a4:	e007      	b.n	80030b6 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	691a      	ldr	r2, [r3, #16]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f022 0201 	bic.w	r2, r2, #1
 80030b4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	691b      	ldr	r3, [r3, #16]
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d10c      	bne.n	80030d8 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030c4:	f023 010f 	bic.w	r1, r3, #15
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	69db      	ldr	r3, [r3, #28]
 80030cc:	1e5a      	subs	r2, r3, #1
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	430a      	orrs	r2, r1
 80030d4:	631a      	str	r2, [r3, #48]	@ 0x30
 80030d6:	e007      	b.n	80030e8 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f022 020f 	bic.w	r2, r2, #15
 80030e6:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030ec:	f023 0303 	bic.w	r3, r3, #3
 80030f0:	f043 0201 	orr.w	r2, r3, #1
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	655a      	str	r2, [r3, #84]	@ 0x54
 80030f8:	e007      	b.n	800310a <HAL_ADC_Init+0x27a>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030fe:	f043 0210 	orr.w	r2, r3, #16
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800310a:	7ffb      	ldrb	r3, [r7, #31]
}
 800310c:	4618      	mov	r0, r3
 800310e:	3720      	adds	r7, #32
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}
 8003114:	2000000c 	.word	0x2000000c
 8003118:	053e2d63 	.word	0x053e2d63
 800311c:	50040000 	.word	0x50040000
 8003120:	50040300 	.word	0x50040300
 8003124:	fff0c007 	.word	0xfff0c007

08003128 <HAL_ADC_DeInit>:
  *         and is particularly interesting before entering MCU low-power modes.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b084      	sub	sp, #16
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d101      	bne.n	800313a <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	e118      	b.n	800336c <HAL_ADC_DeInit+0x244>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800313e:	f043 0202 	orr.w	r2, r3, #2
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Stop potential conversion on going */
#if  defined(ADC_SUPPORT_2_5_MSPS)
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
#else
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003146:	2103      	movs	r1, #3
 8003148:	6878      	ldr	r0, [r7, #4]
 800314a:	f000 fe07 	bl	8003d5c <ADC_ConversionStop>
 800314e:	4603      	mov	r3, r0
 8003150:	73fb      	strb	r3, [r7, #15]
  /* Flush register JSQR: reset the queue sequencer when injected             */
  /* queue sequencer is enabled and ADC disabled.                             */
  /* The software and hardware triggers of the injected sequence are both     */
  /* internally disabled just after the completion of the last valid          */
  /* injected sequence.                                                       */
  SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JQM);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	68da      	ldr	r2, [r3, #12]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8003160:	60da      	str	r2, [r3, #12]
#endif

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003162:	7bfb      	ldrb	r3, [r7, #15]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d10a      	bne.n	800317e <HAL_ADC_DeInit+0x56>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003168:	6878      	ldr	r0, [r7, #4]
 800316a:	f000 ff2d 	bl	8003fc8 <ADC_Disable>
 800316e:	4603      	mov	r3, r0
 8003170:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003172:	7bfb      	ldrb	r3, [r7, #15]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d102      	bne.n	800317e <HAL_ADC_DeInit+0x56>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2201      	movs	r2, #1
 800317c:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Reset register IER */
#if defined(ADC_SUPPORT_2_5_MSPS)
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 | ADC_IT_AWD1 |
                              ADC_IT_EOCAL | ADC_IT_CCRDY));
#else
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 | ADC_IT_AWD1 |
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	685a      	ldr	r2, [r3, #4]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f422 62fc 	bic.w	r2, r2, #2016	@ 0x7e0
 800318c:	605a      	str	r2, [r3, #4]
                              ADC_IT_JEOS  | ADC_IT_JEOC | ADC_IT_JQOVF));
#endif /* ADC_SUPPORT_2_5_MSPS */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOS   | ADC_IT_EOC  | ADC_IT_OVR   |
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	685a      	ldr	r2, [r3, #4]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f022 021f 	bic.w	r2, r2, #31
 800319c:	605a      	str	r2, [r3, #4]
  /* Reset register ISR */
#if defined(ADC_SUPPORT_2_5_MSPS)
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 | ADC_FLAG_AWD1 |
                              ADC_FLAG_EOCAL | ADC_FLAG_CCRDY));
#else
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 | ADC_FLAG_AWD1 |
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80031a6:	601a      	str	r2, [r3, #0]
                              ADC_FLAG_JEOS  | ADC_FLAG_JEOC | ADC_FLAG_JQOVF));
#endif /* ADC_SUPPORT_2_5_MSPS */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOS   | ADC_FLAG_EOC  | ADC_FLAG_OVR  |
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	221f      	movs	r2, #31
 80031ae:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_JADSTP, ADC_CR_ADSTP, ADC_CR_JADSTART, ADC_CR_ADSTART,
     ADC_CR_ADCAL, ADC_CR_ADDIS and ADC_CR_ADEN are in access mode "read-set":
     no direct reset applicable.
     Update CR register to reset value where doable by software */
  CLEAR_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN | ADC_CR_ADCALDIF);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	689a      	ldr	r2, [r3, #8]
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f022 42a0 	bic.w	r2, r2, #1342177280	@ 0x50000000
 80031be:	609a      	str	r2, [r3, #8]
  SET_BIT(hadc->Instance->CR, ADC_CR_DEEPPWD);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	689a      	ldr	r2, [r3, #8]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 80031ce:	609a      	str	r2, [r3, #8]

  /* Reset register CFGR */
  CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_FIELDS);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	68d9      	ldr	r1, [r3, #12]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	4b66      	ldr	r3, [pc, #408]	@ (8003374 <HAL_ADC_DeInit+0x24c>)
 80031dc:	400b      	ands	r3, r1
 80031de:	60d3      	str	r3, [r2, #12]
  SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	68da      	ldr	r2, [r3, #12]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80031ee:	60da      	str	r2, [r3, #12]

  /* Reset register CFGR2 */
  CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSM  | ADC_CFGR2_TROVS   | ADC_CFGR2_OVSS |
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	691b      	ldr	r3, [r3, #16]
 80031f6:	687a      	ldr	r2, [r7, #4]
 80031f8:	6812      	ldr	r2, [r2, #0]
 80031fa:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80031fe:	f023 0307 	bic.w	r3, r3, #7
 8003202:	6113      	str	r3, [r2, #16]
            ADC_CFGR2_OVSR  | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSE);

  /* Reset register SMPR1 */
  CLEAR_BIT(hadc->Instance->SMPR1, ADC_SMPR1_FIELDS);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	695a      	ldr	r2, [r3, #20]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f002 4240 	and.w	r2, r2, #3221225472	@ 0xc0000000
 8003212:	615a      	str	r2, [r3, #20]

  /* Reset register SMPR2 */
  CLEAR_BIT(hadc->Instance->SMPR2, ADC_SMPR2_SMP18 | ADC_SMPR2_SMP17 | ADC_SMPR2_SMP16 |
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	699a      	ldr	r2, [r3, #24]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f002 4278 	and.w	r2, r2, #4160749568	@ 0xf8000000
 8003222:	619a      	str	r2, [r3, #24]
            ADC_SMPR2_SMP15 | ADC_SMPR2_SMP14 | ADC_SMPR2_SMP13 |
            ADC_SMPR2_SMP12 | ADC_SMPR2_SMP11 | ADC_SMPR2_SMP10);

  /* Reset register TR1 */
  CLEAR_BIT(hadc->Instance->TR1, ADC_TR1_HT1 | ADC_TR1_LT1);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	6a1a      	ldr	r2, [r3, #32]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 8003232:	621a      	str	r2, [r3, #32]

  /* Reset register TR2 */
  CLEAR_BIT(hadc->Instance->TR2, ADC_TR2_HT2 | ADC_TR2_LT2);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f002 22ff 	and.w	r2, r2, #4278255360	@ 0xff00ff00
 8003242:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset register TR3 */
  CLEAR_BIT(hadc->Instance->TR3, ADC_TR3_HT3 | ADC_TR3_LT3);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f002 22ff 	and.w	r2, r2, #4278255360	@ 0xff00ff00
 8003252:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset register SQR1 */
  CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_SQ4 | ADC_SQR1_SQ3 | ADC_SQR1_SQ2 |
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	4b46      	ldr	r3, [pc, #280]	@ (8003378 <HAL_ADC_DeInit+0x250>)
 8003260:	400b      	ands	r3, r1
 8003262:	6313      	str	r3, [r2, #48]	@ 0x30
            ADC_SQR1_SQ1 | ADC_SQR1_L);

  /* Reset register SQR2 */
  CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ9 | ADC_SQR2_SQ8 | ADC_SQR2_SQ7 |
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	4b43      	ldr	r3, [pc, #268]	@ (800337c <HAL_ADC_DeInit+0x254>)
 8003270:	400b      	ands	r3, r1
 8003272:	6353      	str	r3, [r2, #52]	@ 0x34
            ADC_SQR2_SQ6 | ADC_SQR2_SQ5);

  /* Reset register SQR3 */
  CLEAR_BIT(hadc->Instance->SQR3, ADC_SQR3_SQ14 | ADC_SQR3_SQ13 | ADC_SQR3_SQ12 |
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	4b3f      	ldr	r3, [pc, #252]	@ (800337c <HAL_ADC_DeInit+0x254>)
 8003280:	400b      	ands	r3, r1
 8003282:	6393      	str	r3, [r2, #56]	@ 0x38
            ADC_SQR3_SQ11 | ADC_SQR3_SQ10);

  /* Reset register SQR4 */
  CLEAR_BIT(hadc->Instance->SQR4, ADC_SQR4_SQ16 | ADC_SQR4_SQ15);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800328a:	687a      	ldr	r2, [r7, #4]
 800328c:	6812      	ldr	r2, [r2, #0]
 800328e:	f423 63fb 	bic.w	r3, r3, #2008	@ 0x7d8
 8003292:	f023 0307 	bic.w	r3, r3, #7
 8003296:	63d3      	str	r3, [r2, #60]	@ 0x3c

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable*/

  /* Reset register OFR1 */
  CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	6e19      	ldr	r1, [r3, #96]	@ 0x60
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681a      	ldr	r2, [r3, #0]
 80032a2:	4b37      	ldr	r3, [pc, #220]	@ (8003380 <HAL_ADC_DeInit+0x258>)
 80032a4:	400b      	ands	r3, r1
 80032a6:	6613      	str	r3, [r2, #96]	@ 0x60
  /* Reset register OFR2 */
  CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN | ADC_OFR2_OFFSET2_CH | ADC_OFR2_OFFSET2);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	6e59      	ldr	r1, [r3, #100]	@ 0x64
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681a      	ldr	r2, [r3, #0]
 80032b2:	4b33      	ldr	r3, [pc, #204]	@ (8003380 <HAL_ADC_DeInit+0x258>)
 80032b4:	400b      	ands	r3, r1
 80032b6:	6653      	str	r3, [r2, #100]	@ 0x64
  /* Reset register OFR3 */
  CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN | ADC_OFR3_OFFSET3_CH | ADC_OFR3_OFFSET3);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	6e99      	ldr	r1, [r3, #104]	@ 0x68
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	4b2f      	ldr	r3, [pc, #188]	@ (8003380 <HAL_ADC_DeInit+0x258>)
 80032c4:	400b      	ands	r3, r1
 80032c6:	6693      	str	r3, [r2, #104]	@ 0x68
  /* Reset register OFR4 */
  CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN | ADC_OFR4_OFFSET4_CH | ADC_OFR4_OFFSET4);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681a      	ldr	r2, [r3, #0]
 80032d2:	4b2b      	ldr	r3, [pc, #172]	@ (8003380 <HAL_ADC_DeInit+0x258>)
 80032d4:	400b      	ands	r3, r1
 80032d6:	66d3      	str	r3, [r2, #108]	@ 0x6c

  /* Reset registers JDR1, JDR2, JDR3, JDR4 */
  /* bits in access mode read only, no direct reset applicable*/

  /* Reset register AWD2CR */
  CLEAR_BIT(hadc->Instance->AWD2CR, ADC_AWD2CR_AWD2CH);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80032e0:	687a      	ldr	r2, [r7, #4]
 80032e2:	6812      	ldr	r2, [r2, #0]
 80032e4:	0cdb      	lsrs	r3, r3, #19
 80032e6:	04db      	lsls	r3, r3, #19
 80032e8:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Reset register AWD3CR */
  CLEAR_BIT(hadc->Instance->AWD3CR, ADC_AWD3CR_AWD3CH);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80032f4:	687a      	ldr	r2, [r7, #4]
 80032f6:	6812      	ldr	r2, [r2, #0]
 80032f8:	0cdb      	lsrs	r3, r3, #19
 80032fa:	04db      	lsls	r3, r3, #19
 80032fc:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4

  /* Reset register DIFSEL */
  CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_DIFSEL);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003308:	687a      	ldr	r2, [r7, #4]
 800330a:	6812      	ldr	r2, [r2, #0]
 800330c:	0cdb      	lsrs	r3, r3, #19
 800330e:	04db      	lsls	r3, r3, #19
 8003310:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Reset register CALFACT */
  CLEAR_BIT(hadc->Instance->CALFACT, ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f022 127f 	bic.w	r2, r2, #8323199	@ 0x7f007f
 8003324:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

  /* ========== Reset common ADC registers ========== */

  /* Software is allowed to change common parameters only when all the other
     ADCs are disabled.   */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003328:	4816      	ldr	r0, [pc, #88]	@ (8003384 <HAL_ADC_DeInit+0x25c>)
 800332a:	f7ff fd29 	bl	8002d80 <LL_ADC_IsEnabled>
 800332e:	4603      	mov	r3, r0
 8003330:	2b00      	cmp	r3, #0
 8003332:	d107      	bne.n	8003344 <HAL_ADC_DeInit+0x21c>
      - multimode related parameters (when this feature is available): MDMA,
        DMACFG, DELAY, DUAL (set by HAL_ADCEx_MultiModeConfigChannel() API)
      - internal measurement paths: Vbat, temperature sensor, Vref (set into
        HAL_ADC_ConfigChannel() or HAL_ADCEx_InjectedConfigChannel() )
    */
    ADC_CLEAR_COMMON_CONTROL_REGISTER(hadc);
 8003334:	4b14      	ldr	r3, [pc, #80]	@ (8003388 <HAL_ADC_DeInit+0x260>)
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	4a13      	ldr	r2, [pc, #76]	@ (8003388 <HAL_ADC_DeInit+0x260>)
 800333a:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 800333e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003342:	6093      	str	r3, [r2, #8]

  /* DeInit the low level hardware: RCC clock, NVIC */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware: RCC clock, NVIC */
  HAL_ADC_MspDeInit(hadc);
 8003344:	6878      	ldr	r0, [r7, #4]
 8003346:	f7fe fd79 	bl	8001e3c <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2200      	movs	r2, #0
 800334e:	659a      	str	r2, [r3, #88]	@ 0x58
#if  defined(ADC_SUPPORT_2_5_MSPS)
  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
#else
  /* Reset injected channel configuration parameters */
  hadc->InjectionConfig.ContextQueue = 0;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2200      	movs	r2, #0
 8003354:	65da      	str	r2, [r3, #92]	@ 0x5c
  hadc->InjectionConfig.ChannelCount = 0;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2200      	movs	r2, #0
 800335a:	661a      	str	r2, [r3, #96]	@ 0x60
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2200      	movs	r2, #0
 8003360:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2200      	movs	r2, #0
 8003366:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800336a:	7bfb      	ldrb	r3, [r7, #15]
}
 800336c:	4618      	mov	r0, r3
 800336e:	3710      	adds	r7, #16
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}
 8003374:	80008004 	.word	0x80008004
 8003378:	e0820830 	.word	0xe0820830
 800337c:	e0820820 	.word	0xe0820820
 8003380:	03fff000 	.word	0x03fff000
 8003384:	50040000 	.word	0x50040000
 8003388:	50040300 	.word	0x50040300

0800338c <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b084      	sub	sp, #16
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4618      	mov	r0, r3
 800339a:	f7ff fd3f 	bl	8002e1c <LL_ADC_REG_IsConversionOngoing>
 800339e:	4603      	mov	r3, r0
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d140      	bne.n	8003426 <HAL_ADC_Start+0x9a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	d101      	bne.n	80033b2 <HAL_ADC_Start+0x26>
 80033ae:	2302      	movs	r3, #2
 80033b0:	e03c      	b.n	800342c <HAL_ADC_Start+0xa0>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2201      	movs	r2, #1
 80033b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	f000 fd8a 	bl	8003ed4 <ADC_Enable>
 80033c0:	4603      	mov	r3, r0
 80033c2:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80033c4:	7bfb      	ldrb	r3, [r7, #15]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d128      	bne.n	800341c <HAL_ADC_Start+0x90>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033ce:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80033d2:	f023 0301 	bic.w	r3, r3, #1
 80033d6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	655a      	str	r2, [r3, #84]	@ 0x54
#if defined(ADC_SUPPORT_2_5_MSPS)
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
#else
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033e2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80033e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033ea:	d106      	bne.n	80033fa <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033f0:	f023 0206 	bic.w	r2, r3, #6
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	659a      	str	r2, [r3, #88]	@ 0x58
 80033f8:	e002      	b.n	8003400 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2200      	movs	r2, #0
 80033fe:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_SUPPORT_2_5_MSPS */

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	221c      	movs	r2, #28
 8003406:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2200      	movs	r2, #0
 800340c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4618      	mov	r0, r3
 8003416:	f7ff fcd9 	bl	8002dcc <LL_ADC_REG_StartConversion>
 800341a:	e006      	b.n	800342a <HAL_ADC_Start+0x9e>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2200      	movs	r2, #0
 8003420:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8003424:	e001      	b.n	800342a <HAL_ADC_Start+0x9e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003426:	2302      	movs	r3, #2
 8003428:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 800342a:	7bfb      	ldrb	r3, [r7, #15]
}
 800342c:	4618      	mov	r0, r3
 800342e:	3710      	adds	r7, #16
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}

08003434 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b084      	sub	sp, #16
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003442:	2b01      	cmp	r3, #1
 8003444:	d101      	bne.n	800344a <HAL_ADC_Stop+0x16>
 8003446:	2302      	movs	r3, #2
 8003448:	e023      	b.n	8003492 <HAL_ADC_Stop+0x5e>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2201      	movs	r2, #1
 800344e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
#else
  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003452:	2103      	movs	r1, #3
 8003454:	6878      	ldr	r0, [r7, #4]
 8003456:	f000 fc81 	bl	8003d5c <ADC_ConversionStop>
 800345a:	4603      	mov	r3, r0
 800345c:	73fb      	strb	r3, [r7, #15]
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800345e:	7bfb      	ldrb	r3, [r7, #15]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d111      	bne.n	8003488 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003464:	6878      	ldr	r0, [r7, #4]
 8003466:	f000 fdaf 	bl	8003fc8 <ADC_Disable>
 800346a:	4603      	mov	r3, r0
 800346c:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800346e:	7bfb      	ldrb	r3, [r7, #15]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d109      	bne.n	8003488 <HAL_ADC_Stop+0x54>
#if defined(ADC_SUPPORT_2_5_MSPS)
      ADC_STATE_CLR_SET(hadc->State,
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
#else
      ADC_STATE_CLR_SET(hadc->State,
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003478:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800347c:	f023 0301 	bic.w	r3, r3, #1
 8003480:	f043 0201 	orr.w	r2, r3, #1
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	655a      	str	r2, [r3, #84]	@ 0x54
#endif /* ADC_SUPPORT_2_5_MSPS */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2200      	movs	r2, #0
 800348c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003490:	7bfb      	ldrb	r3, [r7, #15]
}
 8003492:	4618      	mov	r0, r3
 8003494:	3710      	adds	r7, #16
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}

0800349a <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800349a:	b580      	push	{r7, lr}
 800349c:	b084      	sub	sp, #16
 800349e:	af00      	add	r7, sp, #0
 80034a0:	6078      	str	r0, [r7, #4]
 80034a2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	695b      	ldr	r3, [r3, #20]
 80034a8:	2b08      	cmp	r3, #8
 80034aa:	d102      	bne.n	80034b2 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80034ac:	2308      	movs	r3, #8
 80034ae:	60fb      	str	r3, [r7, #12]
 80034b0:	e010      	b.n	80034d4 <HAL_ADC_PollForConversion+0x3a>
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if(READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN) != 0UL)
#else
    if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	f003 0301 	and.w	r3, r3, #1
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d007      	beq.n	80034d0 <HAL_ADC_PollForConversion+0x36>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034c4:	f043 0220 	orr.w	r2, r3, #32
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	655a      	str	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e06d      	b.n	80035ac <HAL_ADC_PollForConversion+0x112>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 80034d0:	2304      	movs	r3, #4
 80034d2:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80034d4:	f7ff fa6a 	bl	80029ac <HAL_GetTick>
 80034d8:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80034da:	e021      	b.n	8003520 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034e2:	d01d      	beq.n	8003520 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80034e4:	f7ff fa62 	bl	80029ac <HAL_GetTick>
 80034e8:	4602      	mov	r2, r0
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	683a      	ldr	r2, [r7, #0]
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d302      	bcc.n	80034fa <HAL_ADC_PollForConversion+0x60>
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d112      	bne.n	8003520 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	4013      	ands	r3, r2
 8003504:	2b00      	cmp	r3, #0
 8003506:	d10b      	bne.n	8003520 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800350c:	f043 0204 	orr.w	r2, r3, #4
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2200      	movs	r2, #0
 8003518:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 800351c:	2303      	movs	r3, #3
 800351e:	e045      	b.n	80035ac <HAL_ADC_PollForConversion+0x112>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	4013      	ands	r3, r2
 800352a:	2b00      	cmp	r3, #0
 800352c:	d0d6      	beq.n	80034dc <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003532:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4618      	mov	r0, r3
 8003540:	f7ff fb19 	bl	8002b76 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003544:	4603      	mov	r3, r0
 8003546:	2b00      	cmp	r3, #0
 8003548:	d01c      	beq.n	8003584 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	7e5b      	ldrb	r3, [r3, #25]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d118      	bne.n	8003584 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 0308 	and.w	r3, r3, #8
 800355c:	2b08      	cmp	r3, #8
 800355e:	d111      	bne.n	8003584 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003564:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003570:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003574:	2b00      	cmp	r3, #0
 8003576:	d105      	bne.n	8003584 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800357c:	f043 0201 	orr.w	r2, r3, #1
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2b08      	cmp	r3, #8
 8003588:	d104      	bne.n	8003594 <HAL_ADC_PollForConversion+0xfa>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	2208      	movs	r2, #8
 8003590:	601a      	str	r2, [r3, #0]
 8003592:	e00a      	b.n	80035aa <HAL_ADC_PollForConversion+0x110>
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_WAIT) == 0UL)
#else
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY) == 0UL)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	68db      	ldr	r3, [r3, #12]
 800359a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d103      	bne.n	80035aa <HAL_ADC_PollForConversion+0x110>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	220c      	movs	r2, #12
 80035a8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80035aa:	2300      	movs	r3, #0
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	3710      	adds	r7, #16
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}

080035b4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b083      	sub	sp, #12
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	370c      	adds	r7, #12
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr
	...

080035d0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b0b6      	sub	sp, #216	@ 0xd8
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
 80035d8:	6039      	str	r1, [r7, #0]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035da:	2300      	movs	r3, #0
 80035dc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80035e0:	2300      	movs	r3, #0
 80035e2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80035ea:	2b01      	cmp	r3, #1
 80035ec:	d101      	bne.n	80035f2 <HAL_ADC_ConfigChannel+0x22>
 80035ee:	2302      	movs	r3, #2
 80035f0:	e39f      	b.n	8003d32 <HAL_ADC_ConfigChannel+0x762>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2201      	movs	r2, #1
 80035f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4618      	mov	r0, r3
 8003600:	f7ff fc0c 	bl	8002e1c <LL_ADC_REG_IsConversionOngoing>
 8003604:	4603      	mov	r3, r0
 8003606:	2b00      	cmp	r3, #0
 8003608:	f040 8384 	bne.w	8003d14 <HAL_ADC_ConfigChannel+0x744>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6818      	ldr	r0, [r3, #0]
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	6859      	ldr	r1, [r3, #4]
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	461a      	mov	r2, r3
 800361a:	f7ff fabf 	bl	8002b9c <LL_ADC_REG_SetSequencerRanks>
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
#else
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4618      	mov	r0, r3
 8003624:	f7ff fbfa 	bl	8002e1c <LL_ADC_REG_IsConversionOngoing>
 8003628:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4618      	mov	r0, r3
 8003632:	f7ff fc1a 	bl	8002e6a <LL_ADC_INJ_IsConversionOngoing>
 8003636:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800363a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800363e:	2b00      	cmp	r3, #0
 8003640:	f040 81a6 	bne.w	8003990 <HAL_ADC_ConfigChannel+0x3c0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003644:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003648:	2b00      	cmp	r3, #0
 800364a:	f040 81a1 	bne.w	8003990 <HAL_ADC_ConfigChannel+0x3c0>
       )
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6818      	ldr	r0, [r3, #0]
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	6819      	ldr	r1, [r3, #0]
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	461a      	mov	r2, r3
 800365c:	f7ff faca 	bl	8002bf4 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	695a      	ldr	r2, [r3, #20]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	68db      	ldr	r3, [r3, #12]
 800366a:	08db      	lsrs	r3, r3, #3
 800366c:	f003 0303 	and.w	r3, r3, #3
 8003670:	005b      	lsls	r3, r3, #1
 8003672:	fa02 f303 	lsl.w	r3, r2, r3
 8003676:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	691b      	ldr	r3, [r3, #16]
 800367e:	2b04      	cmp	r3, #4
 8003680:	d00a      	beq.n	8003698 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6818      	ldr	r0, [r3, #0]
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	6919      	ldr	r1, [r3, #16]
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003692:	f7ff fa1b 	bl	8002acc <LL_ADC_SetOffset>
 8003696:	e17b      	b.n	8003990 <HAL_ADC_ConfigChannel+0x3c0>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	2100      	movs	r1, #0
 800369e:	4618      	mov	r0, r3
 80036a0:	f7ff fa38 	bl	8002b14 <LL_ADC_GetOffsetChannel>
 80036a4:	4603      	mov	r3, r0
 80036a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d10a      	bne.n	80036c4 <HAL_ADC_ConfigChannel+0xf4>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	2100      	movs	r1, #0
 80036b4:	4618      	mov	r0, r3
 80036b6:	f7ff fa2d 	bl	8002b14 <LL_ADC_GetOffsetChannel>
 80036ba:	4603      	mov	r3, r0
 80036bc:	0e9b      	lsrs	r3, r3, #26
 80036be:	f003 021f 	and.w	r2, r3, #31
 80036c2:	e01e      	b.n	8003702 <HAL_ADC_ConfigChannel+0x132>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	2100      	movs	r1, #0
 80036ca:	4618      	mov	r0, r3
 80036cc:	f7ff fa22 	bl	8002b14 <LL_ADC_GetOffsetChannel>
 80036d0:	4603      	mov	r3, r0
 80036d2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036d6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80036da:	fa93 f3a3 	rbit	r3, r3
 80036de:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80036e2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80036e6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80036ea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d101      	bne.n	80036f6 <HAL_ADC_ConfigChannel+0x126>
  {
    return 32U;
 80036f2:	2320      	movs	r3, #32
 80036f4:	e004      	b.n	8003700 <HAL_ADC_ConfigChannel+0x130>
  }
  return __builtin_clz(value);
 80036f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80036fa:	fab3 f383 	clz	r3, r3
 80036fe:	b2db      	uxtb	r3, r3
 8003700:	461a      	mov	r2, r3
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800370a:	2b00      	cmp	r3, #0
 800370c:	d105      	bne.n	800371a <HAL_ADC_ConfigChannel+0x14a>
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	0e9b      	lsrs	r3, r3, #26
 8003714:	f003 031f 	and.w	r3, r3, #31
 8003718:	e018      	b.n	800374c <HAL_ADC_ConfigChannel+0x17c>
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003722:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003726:	fa93 f3a3 	rbit	r3, r3
 800372a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800372e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003732:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8003736:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800373a:	2b00      	cmp	r3, #0
 800373c:	d101      	bne.n	8003742 <HAL_ADC_ConfigChannel+0x172>
    return 32U;
 800373e:	2320      	movs	r3, #32
 8003740:	e004      	b.n	800374c <HAL_ADC_ConfigChannel+0x17c>
  return __builtin_clz(value);
 8003742:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003746:	fab3 f383 	clz	r3, r3
 800374a:	b2db      	uxtb	r3, r3
 800374c:	429a      	cmp	r2, r3
 800374e:	d106      	bne.n	800375e <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	2200      	movs	r2, #0
 8003756:	2100      	movs	r1, #0
 8003758:	4618      	mov	r0, r3
 800375a:	f7ff f9f1 	bl	8002b40 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	2101      	movs	r1, #1
 8003764:	4618      	mov	r0, r3
 8003766:	f7ff f9d5 	bl	8002b14 <LL_ADC_GetOffsetChannel>
 800376a:	4603      	mov	r3, r0
 800376c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003770:	2b00      	cmp	r3, #0
 8003772:	d10a      	bne.n	800378a <HAL_ADC_ConfigChannel+0x1ba>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	2101      	movs	r1, #1
 800377a:	4618      	mov	r0, r3
 800377c:	f7ff f9ca 	bl	8002b14 <LL_ADC_GetOffsetChannel>
 8003780:	4603      	mov	r3, r0
 8003782:	0e9b      	lsrs	r3, r3, #26
 8003784:	f003 021f 	and.w	r2, r3, #31
 8003788:	e01e      	b.n	80037c8 <HAL_ADC_ConfigChannel+0x1f8>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	2101      	movs	r1, #1
 8003790:	4618      	mov	r0, r3
 8003792:	f7ff f9bf 	bl	8002b14 <LL_ADC_GetOffsetChannel>
 8003796:	4603      	mov	r3, r0
 8003798:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800379c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80037a0:	fa93 f3a3 	rbit	r3, r3
 80037a4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80037a8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80037ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80037b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d101      	bne.n	80037bc <HAL_ADC_ConfigChannel+0x1ec>
    return 32U;
 80037b8:	2320      	movs	r3, #32
 80037ba:	e004      	b.n	80037c6 <HAL_ADC_ConfigChannel+0x1f6>
  return __builtin_clz(value);
 80037bc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80037c0:	fab3 f383 	clz	r3, r3
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	461a      	mov	r2, r3
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d105      	bne.n	80037e0 <HAL_ADC_ConfigChannel+0x210>
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	0e9b      	lsrs	r3, r3, #26
 80037da:	f003 031f 	and.w	r3, r3, #31
 80037de:	e018      	b.n	8003812 <HAL_ADC_ConfigChannel+0x242>
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80037ec:	fa93 f3a3 	rbit	r3, r3
 80037f0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80037f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80037f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80037fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003800:	2b00      	cmp	r3, #0
 8003802:	d101      	bne.n	8003808 <HAL_ADC_ConfigChannel+0x238>
    return 32U;
 8003804:	2320      	movs	r3, #32
 8003806:	e004      	b.n	8003812 <HAL_ADC_ConfigChannel+0x242>
  return __builtin_clz(value);
 8003808:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800380c:	fab3 f383 	clz	r3, r3
 8003810:	b2db      	uxtb	r3, r3
 8003812:	429a      	cmp	r2, r3
 8003814:	d106      	bne.n	8003824 <HAL_ADC_ConfigChannel+0x254>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	2200      	movs	r2, #0
 800381c:	2101      	movs	r1, #1
 800381e:	4618      	mov	r0, r3
 8003820:	f7ff f98e 	bl	8002b40 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	2102      	movs	r1, #2
 800382a:	4618      	mov	r0, r3
 800382c:	f7ff f972 	bl	8002b14 <LL_ADC_GetOffsetChannel>
 8003830:	4603      	mov	r3, r0
 8003832:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003836:	2b00      	cmp	r3, #0
 8003838:	d10a      	bne.n	8003850 <HAL_ADC_ConfigChannel+0x280>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	2102      	movs	r1, #2
 8003840:	4618      	mov	r0, r3
 8003842:	f7ff f967 	bl	8002b14 <LL_ADC_GetOffsetChannel>
 8003846:	4603      	mov	r3, r0
 8003848:	0e9b      	lsrs	r3, r3, #26
 800384a:	f003 021f 	and.w	r2, r3, #31
 800384e:	e01e      	b.n	800388e <HAL_ADC_ConfigChannel+0x2be>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	2102      	movs	r1, #2
 8003856:	4618      	mov	r0, r3
 8003858:	f7ff f95c 	bl	8002b14 <LL_ADC_GetOffsetChannel>
 800385c:	4603      	mov	r3, r0
 800385e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003862:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003866:	fa93 f3a3 	rbit	r3, r3
 800386a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800386e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003872:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003876:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800387a:	2b00      	cmp	r3, #0
 800387c:	d101      	bne.n	8003882 <HAL_ADC_ConfigChannel+0x2b2>
    return 32U;
 800387e:	2320      	movs	r3, #32
 8003880:	e004      	b.n	800388c <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8003882:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003886:	fab3 f383 	clz	r3, r3
 800388a:	b2db      	uxtb	r3, r3
 800388c:	461a      	mov	r2, r3
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003896:	2b00      	cmp	r3, #0
 8003898:	d105      	bne.n	80038a6 <HAL_ADC_ConfigChannel+0x2d6>
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	0e9b      	lsrs	r3, r3, #26
 80038a0:	f003 031f 	and.w	r3, r3, #31
 80038a4:	e016      	b.n	80038d4 <HAL_ADC_ConfigChannel+0x304>
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80038b2:	fa93 f3a3 	rbit	r3, r3
 80038b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80038b8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80038ba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80038be:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d101      	bne.n	80038ca <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 80038c6:	2320      	movs	r3, #32
 80038c8:	e004      	b.n	80038d4 <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 80038ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80038ce:	fab3 f383 	clz	r3, r3
 80038d2:	b2db      	uxtb	r3, r3
 80038d4:	429a      	cmp	r2, r3
 80038d6:	d106      	bne.n	80038e6 <HAL_ADC_ConfigChannel+0x316>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	2200      	movs	r2, #0
 80038de:	2102      	movs	r1, #2
 80038e0:	4618      	mov	r0, r3
 80038e2:	f7ff f92d 	bl	8002b40 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	2103      	movs	r1, #3
 80038ec:	4618      	mov	r0, r3
 80038ee:	f7ff f911 	bl	8002b14 <LL_ADC_GetOffsetChannel>
 80038f2:	4603      	mov	r3, r0
 80038f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d10a      	bne.n	8003912 <HAL_ADC_ConfigChannel+0x342>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	2103      	movs	r1, #3
 8003902:	4618      	mov	r0, r3
 8003904:	f7ff f906 	bl	8002b14 <LL_ADC_GetOffsetChannel>
 8003908:	4603      	mov	r3, r0
 800390a:	0e9b      	lsrs	r3, r3, #26
 800390c:	f003 021f 	and.w	r2, r3, #31
 8003910:	e017      	b.n	8003942 <HAL_ADC_ConfigChannel+0x372>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	2103      	movs	r1, #3
 8003918:	4618      	mov	r0, r3
 800391a:	f7ff f8fb 	bl	8002b14 <LL_ADC_GetOffsetChannel>
 800391e:	4603      	mov	r3, r0
 8003920:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003922:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003924:	fa93 f3a3 	rbit	r3, r3
 8003928:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800392a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800392c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800392e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003930:	2b00      	cmp	r3, #0
 8003932:	d101      	bne.n	8003938 <HAL_ADC_ConfigChannel+0x368>
    return 32U;
 8003934:	2320      	movs	r3, #32
 8003936:	e003      	b.n	8003940 <HAL_ADC_ConfigChannel+0x370>
  return __builtin_clz(value);
 8003938:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800393a:	fab3 f383 	clz	r3, r3
 800393e:	b2db      	uxtb	r3, r3
 8003940:	461a      	mov	r2, r3
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800394a:	2b00      	cmp	r3, #0
 800394c:	d105      	bne.n	800395a <HAL_ADC_ConfigChannel+0x38a>
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	0e9b      	lsrs	r3, r3, #26
 8003954:	f003 031f 	and.w	r3, r3, #31
 8003958:	e011      	b.n	800397e <HAL_ADC_ConfigChannel+0x3ae>
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003960:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003962:	fa93 f3a3 	rbit	r3, r3
 8003966:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003968:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800396a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800396c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800396e:	2b00      	cmp	r3, #0
 8003970:	d101      	bne.n	8003976 <HAL_ADC_ConfigChannel+0x3a6>
    return 32U;
 8003972:	2320      	movs	r3, #32
 8003974:	e003      	b.n	800397e <HAL_ADC_ConfigChannel+0x3ae>
  return __builtin_clz(value);
 8003976:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003978:	fab3 f383 	clz	r3, r3
 800397c:	b2db      	uxtb	r3, r3
 800397e:	429a      	cmp	r2, r3
 8003980:	d106      	bne.n	8003990 <HAL_ADC_ConfigChannel+0x3c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	2200      	movs	r2, #0
 8003988:	2103      	movs	r1, #3
 800398a:	4618      	mov	r0, r3
 800398c:	f7ff f8d8 	bl	8002b40 <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4618      	mov	r0, r3
 8003996:	f7ff f9f3 	bl	8002d80 <LL_ADC_IsEnabled>
 800399a:	4603      	mov	r3, r0
 800399c:	2b00      	cmp	r3, #0
 800399e:	f040 81c2 	bne.w	8003d26 <HAL_ADC_ConfigChannel+0x756>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6818      	ldr	r0, [r3, #0]
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	6819      	ldr	r1, [r3, #0]
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	68db      	ldr	r3, [r3, #12]
 80039ae:	461a      	mov	r2, r3
 80039b0:	f7ff f94c 	bl	8002c4c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	68db      	ldr	r3, [r3, #12]
 80039b8:	4a8e      	ldr	r2, [pc, #568]	@ (8003bf4 <HAL_ADC_ConfigChannel+0x624>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	f040 8130 	bne.w	8003c20 <HAL_ADC_ConfigChannel+0x650>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d10b      	bne.n	80039e8 <HAL_ADC_ConfigChannel+0x418>
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	0e9b      	lsrs	r3, r3, #26
 80039d6:	3301      	adds	r3, #1
 80039d8:	f003 031f 	and.w	r3, r3, #31
 80039dc:	2b09      	cmp	r3, #9
 80039de:	bf94      	ite	ls
 80039e0:	2301      	movls	r3, #1
 80039e2:	2300      	movhi	r3, #0
 80039e4:	b2db      	uxtb	r3, r3
 80039e6:	e019      	b.n	8003a1c <HAL_ADC_ConfigChannel+0x44c>
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80039f0:	fa93 f3a3 	rbit	r3, r3
 80039f4:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80039f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80039f8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80039fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d101      	bne.n	8003a04 <HAL_ADC_ConfigChannel+0x434>
    return 32U;
 8003a00:	2320      	movs	r3, #32
 8003a02:	e003      	b.n	8003a0c <HAL_ADC_ConfigChannel+0x43c>
  return __builtin_clz(value);
 8003a04:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003a06:	fab3 f383 	clz	r3, r3
 8003a0a:	b2db      	uxtb	r3, r3
 8003a0c:	3301      	adds	r3, #1
 8003a0e:	f003 031f 	and.w	r3, r3, #31
 8003a12:	2b09      	cmp	r3, #9
 8003a14:	bf94      	ite	ls
 8003a16:	2301      	movls	r3, #1
 8003a18:	2300      	movhi	r3, #0
 8003a1a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d079      	beq.n	8003b14 <HAL_ADC_ConfigChannel+0x544>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d107      	bne.n	8003a3c <HAL_ADC_ConfigChannel+0x46c>
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	0e9b      	lsrs	r3, r3, #26
 8003a32:	3301      	adds	r3, #1
 8003a34:	069b      	lsls	r3, r3, #26
 8003a36:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003a3a:	e015      	b.n	8003a68 <HAL_ADC_ConfigChannel+0x498>
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003a44:	fa93 f3a3 	rbit	r3, r3
 8003a48:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003a4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a4c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003a4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d101      	bne.n	8003a58 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8003a54:	2320      	movs	r3, #32
 8003a56:	e003      	b.n	8003a60 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8003a58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a5a:	fab3 f383 	clz	r3, r3
 8003a5e:	b2db      	uxtb	r3, r3
 8003a60:	3301      	adds	r3, #1
 8003a62:	069b      	lsls	r3, r3, #26
 8003a64:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d109      	bne.n	8003a88 <HAL_ADC_ConfigChannel+0x4b8>
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	0e9b      	lsrs	r3, r3, #26
 8003a7a:	3301      	adds	r3, #1
 8003a7c:	f003 031f 	and.w	r3, r3, #31
 8003a80:	2101      	movs	r1, #1
 8003a82:	fa01 f303 	lsl.w	r3, r1, r3
 8003a86:	e017      	b.n	8003ab8 <HAL_ADC_ConfigChannel+0x4e8>
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a8e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a90:	fa93 f3a3 	rbit	r3, r3
 8003a94:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003a96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a98:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003a9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d101      	bne.n	8003aa4 <HAL_ADC_ConfigChannel+0x4d4>
    return 32U;
 8003aa0:	2320      	movs	r3, #32
 8003aa2:	e003      	b.n	8003aac <HAL_ADC_ConfigChannel+0x4dc>
  return __builtin_clz(value);
 8003aa4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003aa6:	fab3 f383 	clz	r3, r3
 8003aaa:	b2db      	uxtb	r3, r3
 8003aac:	3301      	adds	r3, #1
 8003aae:	f003 031f 	and.w	r3, r3, #31
 8003ab2:	2101      	movs	r1, #1
 8003ab4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ab8:	ea42 0103 	orr.w	r1, r2, r3
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d10a      	bne.n	8003ade <HAL_ADC_ConfigChannel+0x50e>
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	0e9b      	lsrs	r3, r3, #26
 8003ace:	3301      	adds	r3, #1
 8003ad0:	f003 021f 	and.w	r2, r3, #31
 8003ad4:	4613      	mov	r3, r2
 8003ad6:	005b      	lsls	r3, r3, #1
 8003ad8:	4413      	add	r3, r2
 8003ada:	051b      	lsls	r3, r3, #20
 8003adc:	e018      	b.n	8003b10 <HAL_ADC_ConfigChannel+0x540>
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ae4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ae6:	fa93 f3a3 	rbit	r3, r3
 8003aea:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003aec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003aee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003af0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d101      	bne.n	8003afa <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8003af6:	2320      	movs	r3, #32
 8003af8:	e003      	b.n	8003b02 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8003afa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003afc:	fab3 f383 	clz	r3, r3
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	3301      	adds	r3, #1
 8003b04:	f003 021f 	and.w	r2, r3, #31
 8003b08:	4613      	mov	r3, r2
 8003b0a:	005b      	lsls	r3, r3, #1
 8003b0c:	4413      	add	r3, r2
 8003b0e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b10:	430b      	orrs	r3, r1
 8003b12:	e080      	b.n	8003c16 <HAL_ADC_ConfigChannel+0x646>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d107      	bne.n	8003b30 <HAL_ADC_ConfigChannel+0x560>
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	0e9b      	lsrs	r3, r3, #26
 8003b26:	3301      	adds	r3, #1
 8003b28:	069b      	lsls	r3, r3, #26
 8003b2a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003b2e:	e015      	b.n	8003b5c <HAL_ADC_ConfigChannel+0x58c>
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b38:	fa93 f3a3 	rbit	r3, r3
 8003b3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003b3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b40:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d101      	bne.n	8003b4c <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 8003b48:	2320      	movs	r3, #32
 8003b4a:	e003      	b.n	8003b54 <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 8003b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b4e:	fab3 f383 	clz	r3, r3
 8003b52:	b2db      	uxtb	r3, r3
 8003b54:	3301      	adds	r3, #1
 8003b56:	069b      	lsls	r3, r3, #26
 8003b58:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d109      	bne.n	8003b7c <HAL_ADC_ConfigChannel+0x5ac>
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	0e9b      	lsrs	r3, r3, #26
 8003b6e:	3301      	adds	r3, #1
 8003b70:	f003 031f 	and.w	r3, r3, #31
 8003b74:	2101      	movs	r1, #1
 8003b76:	fa01 f303 	lsl.w	r3, r1, r3
 8003b7a:	e017      	b.n	8003bac <HAL_ADC_ConfigChannel+0x5dc>
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b82:	6a3b      	ldr	r3, [r7, #32]
 8003b84:	fa93 f3a3 	rbit	r3, r3
 8003b88:	61fb      	str	r3, [r7, #28]
  return result;
 8003b8a:	69fb      	ldr	r3, [r7, #28]
 8003b8c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d101      	bne.n	8003b98 <HAL_ADC_ConfigChannel+0x5c8>
    return 32U;
 8003b94:	2320      	movs	r3, #32
 8003b96:	e003      	b.n	8003ba0 <HAL_ADC_ConfigChannel+0x5d0>
  return __builtin_clz(value);
 8003b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b9a:	fab3 f383 	clz	r3, r3
 8003b9e:	b2db      	uxtb	r3, r3
 8003ba0:	3301      	adds	r3, #1
 8003ba2:	f003 031f 	and.w	r3, r3, #31
 8003ba6:	2101      	movs	r1, #1
 8003ba8:	fa01 f303 	lsl.w	r3, r1, r3
 8003bac:	ea42 0103 	orr.w	r1, r2, r3
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d10d      	bne.n	8003bd8 <HAL_ADC_ConfigChannel+0x608>
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	0e9b      	lsrs	r3, r3, #26
 8003bc2:	3301      	adds	r3, #1
 8003bc4:	f003 021f 	and.w	r2, r3, #31
 8003bc8:	4613      	mov	r3, r2
 8003bca:	005b      	lsls	r3, r3, #1
 8003bcc:	4413      	add	r3, r2
 8003bce:	3b1e      	subs	r3, #30
 8003bd0:	051b      	lsls	r3, r3, #20
 8003bd2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003bd6:	e01d      	b.n	8003c14 <HAL_ADC_ConfigChannel+0x644>
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	fa93 f3a3 	rbit	r3, r3
 8003be4:	613b      	str	r3, [r7, #16]
  return result;
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003bea:	69bb      	ldr	r3, [r7, #24]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d103      	bne.n	8003bf8 <HAL_ADC_ConfigChannel+0x628>
    return 32U;
 8003bf0:	2320      	movs	r3, #32
 8003bf2:	e005      	b.n	8003c00 <HAL_ADC_ConfigChannel+0x630>
 8003bf4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003bf8:	69bb      	ldr	r3, [r7, #24]
 8003bfa:	fab3 f383 	clz	r3, r3
 8003bfe:	b2db      	uxtb	r3, r3
 8003c00:	3301      	adds	r3, #1
 8003c02:	f003 021f 	and.w	r2, r3, #31
 8003c06:	4613      	mov	r3, r2
 8003c08:	005b      	lsls	r3, r3, #1
 8003c0a:	4413      	add	r3, r2
 8003c0c:	3b1e      	subs	r3, #30
 8003c0e:	051b      	lsls	r3, r3, #20
 8003c10:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c14:	430b      	orrs	r3, r1
                                      sConfig->SamplingTime);
 8003c16:	683a      	ldr	r2, [r7, #0]
 8003c18:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c1a:	4619      	mov	r1, r3
 8003c1c:	f7fe ffea 	bl	8002bf4 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	681a      	ldr	r2, [r3, #0]
 8003c24:	4b45      	ldr	r3, [pc, #276]	@ (8003d3c <HAL_ADC_ConfigChannel+0x76c>)
 8003c26:	4013      	ands	r3, r2
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d07c      	beq.n	8003d26 <HAL_ADC_ConfigChannel+0x756>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c2c:	4844      	ldr	r0, [pc, #272]	@ (8003d40 <HAL_ADC_ConfigChannel+0x770>)
 8003c2e:	f7fe ff3f 	bl	8002ab0 <LL_ADC_GetCommonPathInternalCh>
 8003c32:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003c36:	4843      	ldr	r0, [pc, #268]	@ (8003d44 <HAL_ADC_ConfigChannel+0x774>)
 8003c38:	f7ff f8a2 	bl	8002d80 <LL_ADC_IsEnabled>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d15e      	bne.n	8003d00 <HAL_ADC_ConfigChannel+0x730>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a40      	ldr	r2, [pc, #256]	@ (8003d48 <HAL_ADC_ConfigChannel+0x778>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d127      	bne.n	8003c9c <HAL_ADC_ConfigChannel+0x6cc>
 8003c4c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c50:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d121      	bne.n	8003c9c <HAL_ADC_ConfigChannel+0x6cc>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a39      	ldr	r2, [pc, #228]	@ (8003d44 <HAL_ADC_ConfigChannel+0x774>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d161      	bne.n	8003d26 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003c62:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c66:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003c6a:	4619      	mov	r1, r3
 8003c6c:	4834      	ldr	r0, [pc, #208]	@ (8003d40 <HAL_ADC_ConfigChannel+0x770>)
 8003c6e:	f7fe ff0c 	bl	8002a8a <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003c72:	4b36      	ldr	r3, [pc, #216]	@ (8003d4c <HAL_ADC_ConfigChannel+0x77c>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	099b      	lsrs	r3, r3, #6
 8003c78:	4a35      	ldr	r2, [pc, #212]	@ (8003d50 <HAL_ADC_ConfigChannel+0x780>)
 8003c7a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c7e:	099b      	lsrs	r3, r3, #6
 8003c80:	1c5a      	adds	r2, r3, #1
 8003c82:	4613      	mov	r3, r2
 8003c84:	005b      	lsls	r3, r3, #1
 8003c86:	4413      	add	r3, r2
 8003c88:	009b      	lsls	r3, r3, #2
 8003c8a:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8003c8c:	e002      	b.n	8003c94 <HAL_ADC_ConfigChannel+0x6c4>
              {
                wait_loop_index--;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	3b01      	subs	r3, #1
 8003c92:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d1f9      	bne.n	8003c8e <HAL_ADC_ConfigChannel+0x6be>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003c9a:	e044      	b.n	8003d26 <HAL_ADC_ConfigChannel+0x756>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a2c      	ldr	r2, [pc, #176]	@ (8003d54 <HAL_ADC_ConfigChannel+0x784>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d113      	bne.n	8003cce <HAL_ADC_ConfigChannel+0x6fe>
 8003ca6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003caa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d10d      	bne.n	8003cce <HAL_ADC_ConfigChannel+0x6fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a23      	ldr	r2, [pc, #140]	@ (8003d44 <HAL_ADC_ConfigChannel+0x774>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d134      	bne.n	8003d26 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8003cbc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003cc0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003cc4:	4619      	mov	r1, r3
 8003cc6:	481e      	ldr	r0, [pc, #120]	@ (8003d40 <HAL_ADC_ConfigChannel+0x770>)
 8003cc8:	f7fe fedf 	bl	8002a8a <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003ccc:	e02b      	b.n	8003d26 <HAL_ADC_ConfigChannel+0x756>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a21      	ldr	r2, [pc, #132]	@ (8003d58 <HAL_ADC_ConfigChannel+0x788>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d126      	bne.n	8003d26 <HAL_ADC_ConfigChannel+0x756>
 8003cd8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003cdc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d120      	bne.n	8003d26 <HAL_ADC_ConfigChannel+0x756>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a16      	ldr	r2, [pc, #88]	@ (8003d44 <HAL_ADC_ConfigChannel+0x774>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d11b      	bne.n	8003d26 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003cee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003cf2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003cf6:	4619      	mov	r1, r3
 8003cf8:	4811      	ldr	r0, [pc, #68]	@ (8003d40 <HAL_ADC_ConfigChannel+0x770>)
 8003cfa:	f7fe fec6 	bl	8002a8a <LL_ADC_SetCommonPathInternalCh>
 8003cfe:	e012      	b.n	8003d26 <HAL_ADC_ConfigChannel+0x756>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d04:	f043 0220 	orr.w	r2, r3, #32
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003d12:	e008      	b.n	8003d26 <HAL_ADC_ConfigChannel+0x756>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d18:	f043 0220 	orr.w	r2, r3, #32
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 8003d2e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	37d8      	adds	r7, #216	@ 0xd8
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	bf00      	nop
 8003d3c:	80080000 	.word	0x80080000
 8003d40:	50040300 	.word	0x50040300
 8003d44:	50040000 	.word	0x50040000
 8003d48:	c7520000 	.word	0xc7520000
 8003d4c:	2000000c 	.word	0x2000000c
 8003d50:	053e2d63 	.word	0x053e2d63
 8003d54:	cb840000 	.word	0xcb840000
 8003d58:	80000001 	.word	0x80000001

08003d5c <ADC_ConversionStop>:
  *
  *         (1) On STM32WB series, parameter not available on devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b088      	sub	sp, #32
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
 8003d64:	6039      	str	r1, [r7, #0]
    }
    
  }
#else
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8003d66:	2300      	movs	r3, #0
 8003d68:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4618      	mov	r0, r3
 8003d74:	f7ff f852 	bl	8002e1c <LL_ADC_REG_IsConversionOngoing>
 8003d78:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f7ff f873 	bl	8002e6a <LL_ADC_INJ_IsConversionOngoing>
 8003d84:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d103      	bne.n	8003d94 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	f000 8098 	beq.w	8003ec4 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	68db      	ldr	r3, [r3, #12]
 8003d9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d02a      	beq.n	8003df8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	7e5b      	ldrb	r3, [r3, #25]
 8003da6:	2b01      	cmp	r3, #1
 8003da8:	d126      	bne.n	8003df8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	7e1b      	ldrb	r3, [r3, #24]
 8003dae:	2b01      	cmp	r3, #1
 8003db0:	d122      	bne.n	8003df8 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8003db2:	2301      	movs	r3, #1
 8003db4:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003db6:	e014      	b.n	8003de2 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003db8:	69fb      	ldr	r3, [r7, #28]
 8003dba:	4a45      	ldr	r2, [pc, #276]	@ (8003ed0 <ADC_ConversionStop+0x174>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d90d      	bls.n	8003ddc <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dc4:	f043 0210 	orr.w	r2, r3, #16
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dd0:	f043 0201 	orr.w	r2, r3, #1
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	e074      	b.n	8003ec6 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003ddc:	69fb      	ldr	r3, [r7, #28]
 8003dde:	3301      	adds	r3, #1
 8003de0:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dec:	2b40      	cmp	r3, #64	@ 0x40
 8003dee:	d1e3      	bne.n	8003db8 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	2240      	movs	r2, #64	@ 0x40
 8003df6:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003df8:	69bb      	ldr	r3, [r7, #24]
 8003dfa:	2b02      	cmp	r3, #2
 8003dfc:	d014      	beq.n	8003e28 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4618      	mov	r0, r3
 8003e04:	f7ff f80a 	bl	8002e1c <LL_ADC_REG_IsConversionOngoing>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d00c      	beq.n	8003e28 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4618      	mov	r0, r3
 8003e14:	f7fe ffc7 	bl	8002da6 <LL_ADC_IsDisableOngoing>
 8003e18:	4603      	mov	r3, r0
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d104      	bne.n	8003e28 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4618      	mov	r0, r3
 8003e24:	f7fe ffe6 	bl	8002df4 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003e28:	69bb      	ldr	r3, [r7, #24]
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d014      	beq.n	8003e58 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4618      	mov	r0, r3
 8003e34:	f7ff f819 	bl	8002e6a <LL_ADC_INJ_IsConversionOngoing>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d00c      	beq.n	8003e58 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4618      	mov	r0, r3
 8003e44:	f7fe ffaf 	bl	8002da6 <LL_ADC_IsDisableOngoing>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d104      	bne.n	8003e58 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4618      	mov	r0, r3
 8003e54:	f7fe fff5 	bl	8002e42 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003e58:	69bb      	ldr	r3, [r7, #24]
 8003e5a:	2b02      	cmp	r3, #2
 8003e5c:	d005      	beq.n	8003e6a <ADC_ConversionStop+0x10e>
 8003e5e:	69bb      	ldr	r3, [r7, #24]
 8003e60:	2b03      	cmp	r3, #3
 8003e62:	d105      	bne.n	8003e70 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003e64:	230c      	movs	r3, #12
 8003e66:	617b      	str	r3, [r7, #20]
        break;
 8003e68:	e005      	b.n	8003e76 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003e6a:	2308      	movs	r3, #8
 8003e6c:	617b      	str	r3, [r7, #20]
        break;
 8003e6e:	e002      	b.n	8003e76 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003e70:	2304      	movs	r3, #4
 8003e72:	617b      	str	r3, [r7, #20]
        break;
 8003e74:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003e76:	f7fe fd99 	bl	80029ac <HAL_GetTick>
 8003e7a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003e7c:	e01b      	b.n	8003eb6 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003e7e:	f7fe fd95 	bl	80029ac <HAL_GetTick>
 8003e82:	4602      	mov	r2, r0
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	1ad3      	subs	r3, r2, r3
 8003e88:	2b05      	cmp	r3, #5
 8003e8a:	d914      	bls.n	8003eb6 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	689a      	ldr	r2, [r3, #8]
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	4013      	ands	r3, r2
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d00d      	beq.n	8003eb6 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e9e:	f043 0210 	orr.w	r2, r3, #16
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003eaa:	f043 0201 	orr.w	r2, r3, #1
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e007      	b.n	8003ec6 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	689a      	ldr	r2, [r3, #8]
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	4013      	ands	r3, r2
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d1dc      	bne.n	8003e7e <ADC_ConversionStop+0x122>

  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return HAL status */
  return HAL_OK;
 8003ec4:	2300      	movs	r3, #0
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3720      	adds	r7, #32
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	a33fffff 	.word	0xa33fffff

08003ed4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b084      	sub	sp, #16
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003edc:	2300      	movs	r3, #0
 8003ede:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f7fe ff4b 	bl	8002d80 <LL_ADC_IsEnabled>
 8003eea:	4603      	mov	r3, r0
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d15e      	bne.n	8003fae <ADC_Enable+0xda>
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	689a      	ldr	r2, [r3, #8]
 8003ef6:	4b30      	ldr	r3, [pc, #192]	@ (8003fb8 <ADC_Enable+0xe4>)
 8003ef8:	4013      	ands	r3, r2
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d00d      	beq.n	8003f1a <ADC_Enable+0x46>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f02:	f043 0210 	orr.w	r2, r3, #16
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f0e:	f043 0201 	orr.w	r2, r3, #1
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8003f16:	2301      	movs	r3, #1
 8003f18:	e04a      	b.n	8003fb0 <ADC_Enable+0xdc>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f7fe ff06 	bl	8002d30 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003f24:	4825      	ldr	r0, [pc, #148]	@ (8003fbc <ADC_Enable+0xe8>)
 8003f26:	f7fe fdc3 	bl	8002ab0 <LL_ADC_GetCommonPathInternalCh>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d00f      	beq.n	8003f54 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003f34:	4b22      	ldr	r3, [pc, #136]	@ (8003fc0 <ADC_Enable+0xec>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	099b      	lsrs	r3, r3, #6
 8003f3a:	4a22      	ldr	r2, [pc, #136]	@ (8003fc4 <ADC_Enable+0xf0>)
 8003f3c:	fba2 2303 	umull	r2, r3, r2, r3
 8003f40:	099b      	lsrs	r3, r3, #6
 8003f42:	3301      	adds	r3, #1
 8003f44:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8003f46:	e002      	b.n	8003f4e <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	3b01      	subs	r3, #1
 8003f4c:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d1f9      	bne.n	8003f48 <ADC_Enable+0x74>
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8003f54:	f7fe fd2a 	bl	80029ac <HAL_GetTick>
 8003f58:	60f8      	str	r0, [r7, #12]
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003f5a:	e021      	b.n	8003fa0 <ADC_Enable+0xcc>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4618      	mov	r0, r3
 8003f62:	f7fe ff0d 	bl	8002d80 <LL_ADC_IsEnabled>
 8003f66:	4603      	mov	r3, r0
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d104      	bne.n	8003f76 <ADC_Enable+0xa2>
        {
          LL_ADC_Enable(hadc->Instance);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4618      	mov	r0, r3
 8003f72:	f7fe fedd 	bl	8002d30 <LL_ADC_Enable>
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003f76:	f7fe fd19 	bl	80029ac <HAL_GetTick>
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	1ad3      	subs	r3, r2, r3
 8003f80:	2b02      	cmp	r3, #2
 8003f82:	d90d      	bls.n	8003fa0 <ADC_Enable+0xcc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f88:	f043 0210 	orr.w	r2, r3, #16
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	655a      	str	r2, [r3, #84]	@ 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f94:	f043 0201 	orr.w	r2, r3, #1
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	659a      	str	r2, [r3, #88]	@ 0x58
          
          return HAL_ERROR;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	e007      	b.n	8003fb0 <ADC_Enable+0xdc>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 0301 	and.w	r3, r3, #1
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d1d6      	bne.n	8003f5c <ADC_Enable+0x88>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003fae:	2300      	movs	r3, #0
}
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	3710      	adds	r7, #16
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	bd80      	pop	{r7, pc}
 8003fb8:	8000003f 	.word	0x8000003f
 8003fbc:	50040300 	.word	0x50040300
 8003fc0:	2000000c 	.word	0x2000000c
 8003fc4:	053e2d63 	.word	0x053e2d63

08003fc8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b084      	sub	sp, #16
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	f7fe fee6 	bl	8002da6 <LL_ADC_IsDisableOngoing>
 8003fda:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	f7fe fecd 	bl	8002d80 <LL_ADC_IsEnabled>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d047      	beq.n	800407c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d144      	bne.n	800407c <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
#else
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	f003 030d 	and.w	r3, r3, #13
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	d10c      	bne.n	800401a <ADC_Disable+0x52>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4618      	mov	r0, r3
 8004006:	f7fe fea7 	bl	8002d58 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	2203      	movs	r2, #3
 8004010:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004012:	f7fe fccb 	bl	80029ac <HAL_GetTick>
 8004016:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004018:	e029      	b.n	800406e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800401e:	f043 0210 	orr.w	r2, r3, #16
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800402a:	f043 0201 	orr.w	r2, r3, #1
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e023      	b.n	800407e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004036:	f7fe fcb9 	bl	80029ac <HAL_GetTick>
 800403a:	4602      	mov	r2, r0
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	1ad3      	subs	r3, r2, r3
 8004040:	2b02      	cmp	r3, #2
 8004042:	d914      	bls.n	800406e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	f003 0301 	and.w	r3, r3, #1
 800404e:	2b00      	cmp	r3, #0
 8004050:	d00d      	beq.n	800406e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004056:	f043 0210 	orr.w	r2, r3, #16
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004062:	f043 0201 	orr.w	r2, r3, #1
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	e007      	b.n	800407e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	f003 0301 	and.w	r3, r3, #1
 8004078:	2b00      	cmp	r3, #0
 800407a:	d1dc      	bne.n	8004036 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800407c:	2300      	movs	r3, #0
}
 800407e:	4618      	mov	r0, r3
 8004080:	3710      	adds	r7, #16
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}
	...

08004088 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004088:	b480      	push	{r7}
 800408a:	b085      	sub	sp, #20
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	f003 0307 	and.w	r3, r3, #7
 8004096:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004098:	4b0c      	ldr	r3, [pc, #48]	@ (80040cc <__NVIC_SetPriorityGrouping+0x44>)
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800409e:	68ba      	ldr	r2, [r7, #8]
 80040a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80040a4:	4013      	ands	r3, r2
 80040a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80040b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80040b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80040ba:	4a04      	ldr	r2, [pc, #16]	@ (80040cc <__NVIC_SetPriorityGrouping+0x44>)
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	60d3      	str	r3, [r2, #12]
}
 80040c0:	bf00      	nop
 80040c2:	3714      	adds	r7, #20
 80040c4:	46bd      	mov	sp, r7
 80040c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ca:	4770      	bx	lr
 80040cc:	e000ed00 	.word	0xe000ed00

080040d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80040d0:	b480      	push	{r7}
 80040d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80040d4:	4b04      	ldr	r3, [pc, #16]	@ (80040e8 <__NVIC_GetPriorityGrouping+0x18>)
 80040d6:	68db      	ldr	r3, [r3, #12]
 80040d8:	0a1b      	lsrs	r3, r3, #8
 80040da:	f003 0307 	and.w	r3, r3, #7
}
 80040de:	4618      	mov	r0, r3
 80040e0:	46bd      	mov	sp, r7
 80040e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e6:	4770      	bx	lr
 80040e8:	e000ed00 	.word	0xe000ed00

080040ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b083      	sub	sp, #12
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	4603      	mov	r3, r0
 80040f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	db0b      	blt.n	8004116 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80040fe:	79fb      	ldrb	r3, [r7, #7]
 8004100:	f003 021f 	and.w	r2, r3, #31
 8004104:	4907      	ldr	r1, [pc, #28]	@ (8004124 <__NVIC_EnableIRQ+0x38>)
 8004106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800410a:	095b      	lsrs	r3, r3, #5
 800410c:	2001      	movs	r0, #1
 800410e:	fa00 f202 	lsl.w	r2, r0, r2
 8004112:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004116:	bf00      	nop
 8004118:	370c      	adds	r7, #12
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr
 8004122:	bf00      	nop
 8004124:	e000e100 	.word	0xe000e100

08004128 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004128:	b480      	push	{r7}
 800412a:	b083      	sub	sp, #12
 800412c:	af00      	add	r7, sp, #0
 800412e:	4603      	mov	r3, r0
 8004130:	6039      	str	r1, [r7, #0]
 8004132:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004134:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004138:	2b00      	cmp	r3, #0
 800413a:	db0a      	blt.n	8004152 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	b2da      	uxtb	r2, r3
 8004140:	490c      	ldr	r1, [pc, #48]	@ (8004174 <__NVIC_SetPriority+0x4c>)
 8004142:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004146:	0112      	lsls	r2, r2, #4
 8004148:	b2d2      	uxtb	r2, r2
 800414a:	440b      	add	r3, r1
 800414c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004150:	e00a      	b.n	8004168 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	b2da      	uxtb	r2, r3
 8004156:	4908      	ldr	r1, [pc, #32]	@ (8004178 <__NVIC_SetPriority+0x50>)
 8004158:	79fb      	ldrb	r3, [r7, #7]
 800415a:	f003 030f 	and.w	r3, r3, #15
 800415e:	3b04      	subs	r3, #4
 8004160:	0112      	lsls	r2, r2, #4
 8004162:	b2d2      	uxtb	r2, r2
 8004164:	440b      	add	r3, r1
 8004166:	761a      	strb	r2, [r3, #24]
}
 8004168:	bf00      	nop
 800416a:	370c      	adds	r7, #12
 800416c:	46bd      	mov	sp, r7
 800416e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004172:	4770      	bx	lr
 8004174:	e000e100 	.word	0xe000e100
 8004178:	e000ed00 	.word	0xe000ed00

0800417c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800417c:	b480      	push	{r7}
 800417e:	b089      	sub	sp, #36	@ 0x24
 8004180:	af00      	add	r7, sp, #0
 8004182:	60f8      	str	r0, [r7, #12]
 8004184:	60b9      	str	r1, [r7, #8]
 8004186:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	f003 0307 	and.w	r3, r3, #7
 800418e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004190:	69fb      	ldr	r3, [r7, #28]
 8004192:	f1c3 0307 	rsb	r3, r3, #7
 8004196:	2b04      	cmp	r3, #4
 8004198:	bf28      	it	cs
 800419a:	2304      	movcs	r3, #4
 800419c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800419e:	69fb      	ldr	r3, [r7, #28]
 80041a0:	3304      	adds	r3, #4
 80041a2:	2b06      	cmp	r3, #6
 80041a4:	d902      	bls.n	80041ac <NVIC_EncodePriority+0x30>
 80041a6:	69fb      	ldr	r3, [r7, #28]
 80041a8:	3b03      	subs	r3, #3
 80041aa:	e000      	b.n	80041ae <NVIC_EncodePriority+0x32>
 80041ac:	2300      	movs	r3, #0
 80041ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041b0:	f04f 32ff 	mov.w	r2, #4294967295
 80041b4:	69bb      	ldr	r3, [r7, #24]
 80041b6:	fa02 f303 	lsl.w	r3, r2, r3
 80041ba:	43da      	mvns	r2, r3
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	401a      	ands	r2, r3
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80041c4:	f04f 31ff 	mov.w	r1, #4294967295
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	fa01 f303 	lsl.w	r3, r1, r3
 80041ce:	43d9      	mvns	r1, r3
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041d4:	4313      	orrs	r3, r2
         );
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	3724      	adds	r7, #36	@ 0x24
 80041da:	46bd      	mov	sp, r7
 80041dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e0:	4770      	bx	lr
	...

080041e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b082      	sub	sp, #8
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	3b01      	subs	r3, #1
 80041f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80041f4:	d301      	bcc.n	80041fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80041f6:	2301      	movs	r3, #1
 80041f8:	e00f      	b.n	800421a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80041fa:	4a0a      	ldr	r2, [pc, #40]	@ (8004224 <SysTick_Config+0x40>)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	3b01      	subs	r3, #1
 8004200:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004202:	210f      	movs	r1, #15
 8004204:	f04f 30ff 	mov.w	r0, #4294967295
 8004208:	f7ff ff8e 	bl	8004128 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800420c:	4b05      	ldr	r3, [pc, #20]	@ (8004224 <SysTick_Config+0x40>)
 800420e:	2200      	movs	r2, #0
 8004210:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004212:	4b04      	ldr	r3, [pc, #16]	@ (8004224 <SysTick_Config+0x40>)
 8004214:	2207      	movs	r2, #7
 8004216:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004218:	2300      	movs	r3, #0
}
 800421a:	4618      	mov	r0, r3
 800421c:	3708      	adds	r7, #8
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}
 8004222:	bf00      	nop
 8004224:	e000e010 	.word	0xe000e010

08004228 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b082      	sub	sp, #8
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004230:	6878      	ldr	r0, [r7, #4]
 8004232:	f7ff ff29 	bl	8004088 <__NVIC_SetPriorityGrouping>
}
 8004236:	bf00      	nop
 8004238:	3708      	adds	r7, #8
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}

0800423e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800423e:	b580      	push	{r7, lr}
 8004240:	b086      	sub	sp, #24
 8004242:	af00      	add	r7, sp, #0
 8004244:	4603      	mov	r3, r0
 8004246:	60b9      	str	r1, [r7, #8]
 8004248:	607a      	str	r2, [r7, #4]
 800424a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800424c:	f7ff ff40 	bl	80040d0 <__NVIC_GetPriorityGrouping>
 8004250:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004252:	687a      	ldr	r2, [r7, #4]
 8004254:	68b9      	ldr	r1, [r7, #8]
 8004256:	6978      	ldr	r0, [r7, #20]
 8004258:	f7ff ff90 	bl	800417c <NVIC_EncodePriority>
 800425c:	4602      	mov	r2, r0
 800425e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004262:	4611      	mov	r1, r2
 8004264:	4618      	mov	r0, r3
 8004266:	f7ff ff5f 	bl	8004128 <__NVIC_SetPriority>
}
 800426a:	bf00      	nop
 800426c:	3718      	adds	r7, #24
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}

08004272 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004272:	b580      	push	{r7, lr}
 8004274:	b082      	sub	sp, #8
 8004276:	af00      	add	r7, sp, #0
 8004278:	4603      	mov	r3, r0
 800427a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800427c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004280:	4618      	mov	r0, r3
 8004282:	f7ff ff33 	bl	80040ec <__NVIC_EnableIRQ>
}
 8004286:	bf00      	nop
 8004288:	3708      	adds	r7, #8
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}

0800428e <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800428e:	b580      	push	{r7, lr}
 8004290:	b082      	sub	sp, #8
 8004292:	af00      	add	r7, sp, #0
 8004294:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f7ff ffa4 	bl	80041e4 <SysTick_Config>
 800429c:	4603      	mov	r3, r0
}
 800429e:	4618      	mov	r0, r3
 80042a0:	3708      	adds	r7, #8
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}

080042a6 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80042a6:	b480      	push	{r7}
 80042a8:	b083      	sub	sp, #12
 80042aa:	af00      	add	r7, sp, #0
 80042ac:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d101      	bne.n	80042b8 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80042b4:	2301      	movs	r3, #1
 80042b6:	e04f      	b.n	8004358 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80042be:	b2db      	uxtb	r3, r3
 80042c0:	2b02      	cmp	r3, #2
 80042c2:	d008      	beq.n	80042d6 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2204      	movs	r2, #4
 80042c8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e040      	b.n	8004358 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f022 020e 	bic.w	r2, r2, #14
 80042e4:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042f0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80042f4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	681a      	ldr	r2, [r3, #0]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f022 0201 	bic.w	r2, r2, #1
 8004304:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800430a:	f003 021c 	and.w	r2, r3, #28
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004312:	2101      	movs	r1, #1
 8004314:	fa01 f202 	lsl.w	r2, r1, r2
 8004318:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800431e:	687a      	ldr	r2, [r7, #4]
 8004320:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004322:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004328:	2b00      	cmp	r3, #0
 800432a:	d00c      	beq.n	8004346 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004336:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800433a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004340:	687a      	ldr	r2, [r7, #4]
 8004342:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004344:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2201      	movs	r2, #1
 800434a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2200      	movs	r2, #0
 8004352:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8004356:	2300      	movs	r3, #0
}
 8004358:	4618      	mov	r0, r3
 800435a:	370c      	adds	r7, #12
 800435c:	46bd      	mov	sp, r7
 800435e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004362:	4770      	bx	lr

08004364 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b084      	sub	sp, #16
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800436c:	2300      	movs	r3, #0
 800436e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004376:	b2db      	uxtb	r3, r3
 8004378:	2b02      	cmp	r3, #2
 800437a:	d005      	beq.n	8004388 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2204      	movs	r2, #4
 8004380:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	73fb      	strb	r3, [r7, #15]
 8004386:	e047      	b.n	8004418 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f022 020e 	bic.w	r2, r2, #14
 8004396:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f022 0201 	bic.w	r2, r2, #1
 80043a6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043b2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80043b6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043bc:	f003 021c 	and.w	r2, r3, #28
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c4:	2101      	movs	r1, #1
 80043c6:	fa01 f202 	lsl.w	r2, r1, r2
 80043ca:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043d0:	687a      	ldr	r2, [r7, #4]
 80043d2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80043d4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d00c      	beq.n	80043f8 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043e2:	681a      	ldr	r2, [r3, #0]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80043ec:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043f2:	687a      	ldr	r2, [r7, #4]
 80043f4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80043f6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2201      	movs	r2, #1
 80043fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2200      	movs	r2, #0
 8004404:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800440c:	2b00      	cmp	r3, #0
 800440e:	d003      	beq.n	8004418 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004414:	6878      	ldr	r0, [r7, #4]
 8004416:	4798      	blx	r3
    }
  }
  return status;
 8004418:	7bfb      	ldrb	r3, [r7, #15]
}
 800441a:	4618      	mov	r0, r3
 800441c:	3710      	adds	r7, #16
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}
	...

08004424 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004424:	b480      	push	{r7}
 8004426:	b087      	sub	sp, #28
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
 800442c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800442e:	2300      	movs	r3, #0
 8004430:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004432:	e14c      	b.n	80046ce <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	681a      	ldr	r2, [r3, #0]
 8004438:	2101      	movs	r1, #1
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	fa01 f303 	lsl.w	r3, r1, r3
 8004440:	4013      	ands	r3, r2
 8004442:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2b00      	cmp	r3, #0
 8004448:	f000 813e 	beq.w	80046c8 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	f003 0303 	and.w	r3, r3, #3
 8004454:	2b01      	cmp	r3, #1
 8004456:	d005      	beq.n	8004464 <HAL_GPIO_Init+0x40>
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	f003 0303 	and.w	r3, r3, #3
 8004460:	2b02      	cmp	r3, #2
 8004462:	d130      	bne.n	80044c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	005b      	lsls	r3, r3, #1
 800446e:	2203      	movs	r2, #3
 8004470:	fa02 f303 	lsl.w	r3, r2, r3
 8004474:	43db      	mvns	r3, r3
 8004476:	693a      	ldr	r2, [r7, #16]
 8004478:	4013      	ands	r3, r2
 800447a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	68da      	ldr	r2, [r3, #12]
 8004480:	697b      	ldr	r3, [r7, #20]
 8004482:	005b      	lsls	r3, r3, #1
 8004484:	fa02 f303 	lsl.w	r3, r2, r3
 8004488:	693a      	ldr	r2, [r7, #16]
 800448a:	4313      	orrs	r3, r2
 800448c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	693a      	ldr	r2, [r7, #16]
 8004492:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800449a:	2201      	movs	r2, #1
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	fa02 f303 	lsl.w	r3, r2, r3
 80044a2:	43db      	mvns	r3, r3
 80044a4:	693a      	ldr	r2, [r7, #16]
 80044a6:	4013      	ands	r3, r2
 80044a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	091b      	lsrs	r3, r3, #4
 80044b0:	f003 0201 	and.w	r2, r3, #1
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	fa02 f303 	lsl.w	r3, r2, r3
 80044ba:	693a      	ldr	r2, [r7, #16]
 80044bc:	4313      	orrs	r3, r2
 80044be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	693a      	ldr	r2, [r7, #16]
 80044c4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	f003 0303 	and.w	r3, r3, #3
 80044ce:	2b03      	cmp	r3, #3
 80044d0:	d017      	beq.n	8004502 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	68db      	ldr	r3, [r3, #12]
 80044d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	005b      	lsls	r3, r3, #1
 80044dc:	2203      	movs	r2, #3
 80044de:	fa02 f303 	lsl.w	r3, r2, r3
 80044e2:	43db      	mvns	r3, r3
 80044e4:	693a      	ldr	r2, [r7, #16]
 80044e6:	4013      	ands	r3, r2
 80044e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	689a      	ldr	r2, [r3, #8]
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	005b      	lsls	r3, r3, #1
 80044f2:	fa02 f303 	lsl.w	r3, r2, r3
 80044f6:	693a      	ldr	r2, [r7, #16]
 80044f8:	4313      	orrs	r3, r2
 80044fa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	693a      	ldr	r2, [r7, #16]
 8004500:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	f003 0303 	and.w	r3, r3, #3
 800450a:	2b02      	cmp	r3, #2
 800450c:	d123      	bne.n	8004556 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	08da      	lsrs	r2, r3, #3
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	3208      	adds	r2, #8
 8004516:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800451a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	f003 0307 	and.w	r3, r3, #7
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	220f      	movs	r2, #15
 8004526:	fa02 f303 	lsl.w	r3, r2, r3
 800452a:	43db      	mvns	r3, r3
 800452c:	693a      	ldr	r2, [r7, #16]
 800452e:	4013      	ands	r3, r2
 8004530:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	691a      	ldr	r2, [r3, #16]
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	f003 0307 	and.w	r3, r3, #7
 800453c:	009b      	lsls	r3, r3, #2
 800453e:	fa02 f303 	lsl.w	r3, r2, r3
 8004542:	693a      	ldr	r2, [r7, #16]
 8004544:	4313      	orrs	r3, r2
 8004546:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	08da      	lsrs	r2, r3, #3
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	3208      	adds	r2, #8
 8004550:	6939      	ldr	r1, [r7, #16]
 8004552:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	005b      	lsls	r3, r3, #1
 8004560:	2203      	movs	r2, #3
 8004562:	fa02 f303 	lsl.w	r3, r2, r3
 8004566:	43db      	mvns	r3, r3
 8004568:	693a      	ldr	r2, [r7, #16]
 800456a:	4013      	ands	r3, r2
 800456c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	f003 0203 	and.w	r2, r3, #3
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	005b      	lsls	r3, r3, #1
 800457a:	fa02 f303 	lsl.w	r3, r2, r3
 800457e:	693a      	ldr	r2, [r7, #16]
 8004580:	4313      	orrs	r3, r2
 8004582:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	693a      	ldr	r2, [r7, #16]
 8004588:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004592:	2b00      	cmp	r3, #0
 8004594:	f000 8098 	beq.w	80046c8 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8004598:	4a54      	ldr	r2, [pc, #336]	@ (80046ec <HAL_GPIO_Init+0x2c8>)
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	089b      	lsrs	r3, r3, #2
 800459e:	3302      	adds	r3, #2
 80045a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	f003 0303 	and.w	r3, r3, #3
 80045ac:	009b      	lsls	r3, r3, #2
 80045ae:	220f      	movs	r2, #15
 80045b0:	fa02 f303 	lsl.w	r3, r2, r3
 80045b4:	43db      	mvns	r3, r3
 80045b6:	693a      	ldr	r2, [r7, #16]
 80045b8:	4013      	ands	r3, r2
 80045ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80045c2:	d019      	beq.n	80045f8 <HAL_GPIO_Init+0x1d4>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	4a4a      	ldr	r2, [pc, #296]	@ (80046f0 <HAL_GPIO_Init+0x2cc>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d013      	beq.n	80045f4 <HAL_GPIO_Init+0x1d0>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	4a49      	ldr	r2, [pc, #292]	@ (80046f4 <HAL_GPIO_Init+0x2d0>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d00d      	beq.n	80045f0 <HAL_GPIO_Init+0x1cc>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	4a48      	ldr	r2, [pc, #288]	@ (80046f8 <HAL_GPIO_Init+0x2d4>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d007      	beq.n	80045ec <HAL_GPIO_Init+0x1c8>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	4a47      	ldr	r2, [pc, #284]	@ (80046fc <HAL_GPIO_Init+0x2d8>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d101      	bne.n	80045e8 <HAL_GPIO_Init+0x1c4>
 80045e4:	2304      	movs	r3, #4
 80045e6:	e008      	b.n	80045fa <HAL_GPIO_Init+0x1d6>
 80045e8:	2307      	movs	r3, #7
 80045ea:	e006      	b.n	80045fa <HAL_GPIO_Init+0x1d6>
 80045ec:	2303      	movs	r3, #3
 80045ee:	e004      	b.n	80045fa <HAL_GPIO_Init+0x1d6>
 80045f0:	2302      	movs	r3, #2
 80045f2:	e002      	b.n	80045fa <HAL_GPIO_Init+0x1d6>
 80045f4:	2301      	movs	r3, #1
 80045f6:	e000      	b.n	80045fa <HAL_GPIO_Init+0x1d6>
 80045f8:	2300      	movs	r3, #0
 80045fa:	697a      	ldr	r2, [r7, #20]
 80045fc:	f002 0203 	and.w	r2, r2, #3
 8004600:	0092      	lsls	r2, r2, #2
 8004602:	4093      	lsls	r3, r2
 8004604:	693a      	ldr	r2, [r7, #16]
 8004606:	4313      	orrs	r3, r2
 8004608:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800460a:	4938      	ldr	r1, [pc, #224]	@ (80046ec <HAL_GPIO_Init+0x2c8>)
 800460c:	697b      	ldr	r3, [r7, #20]
 800460e:	089b      	lsrs	r3, r3, #2
 8004610:	3302      	adds	r3, #2
 8004612:	693a      	ldr	r2, [r7, #16]
 8004614:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004618:	4b39      	ldr	r3, [pc, #228]	@ (8004700 <HAL_GPIO_Init+0x2dc>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	43db      	mvns	r3, r3
 8004622:	693a      	ldr	r2, [r7, #16]
 8004624:	4013      	ands	r3, r2
 8004626:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004630:	2b00      	cmp	r3, #0
 8004632:	d003      	beq.n	800463c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8004634:	693a      	ldr	r2, [r7, #16]
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	4313      	orrs	r3, r2
 800463a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800463c:	4a30      	ldr	r2, [pc, #192]	@ (8004700 <HAL_GPIO_Init+0x2dc>)
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004642:	4b2f      	ldr	r3, [pc, #188]	@ (8004700 <HAL_GPIO_Init+0x2dc>)
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	43db      	mvns	r3, r3
 800464c:	693a      	ldr	r2, [r7, #16]
 800464e:	4013      	ands	r3, r2
 8004650:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800465a:	2b00      	cmp	r3, #0
 800465c:	d003      	beq.n	8004666 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800465e:	693a      	ldr	r2, [r7, #16]
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	4313      	orrs	r3, r2
 8004664:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004666:	4a26      	ldr	r2, [pc, #152]	@ (8004700 <HAL_GPIO_Init+0x2dc>)
 8004668:	693b      	ldr	r3, [r7, #16]
 800466a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800466c:	4b24      	ldr	r3, [pc, #144]	@ (8004700 <HAL_GPIO_Init+0x2dc>)
 800466e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004672:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	43db      	mvns	r3, r3
 8004678:	693a      	ldr	r2, [r7, #16]
 800467a:	4013      	ands	r3, r2
 800467c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004686:	2b00      	cmp	r3, #0
 8004688:	d003      	beq.n	8004692 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800468a:	693a      	ldr	r2, [r7, #16]
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	4313      	orrs	r3, r2
 8004690:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004692:	4a1b      	ldr	r2, [pc, #108]	@ (8004700 <HAL_GPIO_Init+0x2dc>)
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 800469a:	4b19      	ldr	r3, [pc, #100]	@ (8004700 <HAL_GPIO_Init+0x2dc>)
 800469c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	43db      	mvns	r3, r3
 80046a6:	693a      	ldr	r2, [r7, #16]
 80046a8:	4013      	ands	r3, r2
 80046aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d003      	beq.n	80046c0 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80046b8:	693a      	ldr	r2, [r7, #16]
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	4313      	orrs	r3, r2
 80046be:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80046c0:	4a0f      	ldr	r2, [pc, #60]	@ (8004700 <HAL_GPIO_Init+0x2dc>)
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 80046c8:	697b      	ldr	r3, [r7, #20]
 80046ca:	3301      	adds	r3, #1
 80046cc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	697b      	ldr	r3, [r7, #20]
 80046d4:	fa22 f303 	lsr.w	r3, r2, r3
 80046d8:	2b00      	cmp	r3, #0
 80046da:	f47f aeab 	bne.w	8004434 <HAL_GPIO_Init+0x10>
  }
}
 80046de:	bf00      	nop
 80046e0:	bf00      	nop
 80046e2:	371c      	adds	r7, #28
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr
 80046ec:	40010000 	.word	0x40010000
 80046f0:	48000400 	.word	0x48000400
 80046f4:	48000800 	.word	0x48000800
 80046f8:	48000c00 	.word	0x48000c00
 80046fc:	48001000 	.word	0x48001000
 8004700:	58000800 	.word	0x58000800

08004704 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004704:	b480      	push	{r7}
 8004706:	b087      	sub	sp, #28
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
 800470c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800470e:	2300      	movs	r3, #0
 8004710:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8004712:	e0bb      	b.n	800488c <HAL_GPIO_DeInit+0x188>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004714:	2201      	movs	r2, #1
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	fa02 f303 	lsl.w	r3, r2, r3
 800471c:	683a      	ldr	r2, [r7, #0]
 800471e:	4013      	ands	r3, r2
 8004720:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	2b00      	cmp	r3, #0
 8004726:	f000 80ae 	beq.w	8004886 <HAL_GPIO_DeInit+0x182>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800472a:	4a5f      	ldr	r2, [pc, #380]	@ (80048a8 <HAL_GPIO_DeInit+0x1a4>)
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	089b      	lsrs	r3, r3, #2
 8004730:	3302      	adds	r3, #2
 8004732:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004736:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4u * (position & 0x03u)));
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	f003 0303 	and.w	r3, r3, #3
 800473e:	009b      	lsls	r3, r3, #2
 8004740:	220f      	movs	r2, #15
 8004742:	fa02 f303 	lsl.w	r3, r2, r3
 8004746:	68fa      	ldr	r2, [r7, #12]
 8004748:	4013      	ands	r3, r2
 800474a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004752:	d019      	beq.n	8004788 <HAL_GPIO_DeInit+0x84>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	4a55      	ldr	r2, [pc, #340]	@ (80048ac <HAL_GPIO_DeInit+0x1a8>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d013      	beq.n	8004784 <HAL_GPIO_DeInit+0x80>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	4a54      	ldr	r2, [pc, #336]	@ (80048b0 <HAL_GPIO_DeInit+0x1ac>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d00d      	beq.n	8004780 <HAL_GPIO_DeInit+0x7c>
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	4a53      	ldr	r2, [pc, #332]	@ (80048b4 <HAL_GPIO_DeInit+0x1b0>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d007      	beq.n	800477c <HAL_GPIO_DeInit+0x78>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	4a52      	ldr	r2, [pc, #328]	@ (80048b8 <HAL_GPIO_DeInit+0x1b4>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d101      	bne.n	8004778 <HAL_GPIO_DeInit+0x74>
 8004774:	2304      	movs	r3, #4
 8004776:	e008      	b.n	800478a <HAL_GPIO_DeInit+0x86>
 8004778:	2307      	movs	r3, #7
 800477a:	e006      	b.n	800478a <HAL_GPIO_DeInit+0x86>
 800477c:	2303      	movs	r3, #3
 800477e:	e004      	b.n	800478a <HAL_GPIO_DeInit+0x86>
 8004780:	2302      	movs	r3, #2
 8004782:	e002      	b.n	800478a <HAL_GPIO_DeInit+0x86>
 8004784:	2301      	movs	r3, #1
 8004786:	e000      	b.n	800478a <HAL_GPIO_DeInit+0x86>
 8004788:	2300      	movs	r3, #0
 800478a:	697a      	ldr	r2, [r7, #20]
 800478c:	f002 0203 	and.w	r2, r2, #3
 8004790:	0092      	lsls	r2, r2, #2
 8004792:	4093      	lsls	r3, r2
 8004794:	68fa      	ldr	r2, [r7, #12]
 8004796:	429a      	cmp	r2, r3
 8004798:	d136      	bne.n	8004808 <HAL_GPIO_DeInit+0x104>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800479a:	4b48      	ldr	r3, [pc, #288]	@ (80048bc <HAL_GPIO_DeInit+0x1b8>)
 800479c:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80047a0:	693b      	ldr	r3, [r7, #16]
 80047a2:	43db      	mvns	r3, r3
 80047a4:	4945      	ldr	r1, [pc, #276]	@ (80048bc <HAL_GPIO_DeInit+0x1b8>)
 80047a6:	4013      	ands	r3, r2
 80047a8:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 80047ac:	4b43      	ldr	r3, [pc, #268]	@ (80048bc <HAL_GPIO_DeInit+0x1b8>)
 80047ae:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	43db      	mvns	r3, r3
 80047b6:	4941      	ldr	r1, [pc, #260]	@ (80048bc <HAL_GPIO_DeInit+0x1b8>)
 80047b8:	4013      	ands	r3, r2
 80047ba:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 80047be:	4b3f      	ldr	r3, [pc, #252]	@ (80048bc <HAL_GPIO_DeInit+0x1b8>)
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	43db      	mvns	r3, r3
 80047c6:	493d      	ldr	r1, [pc, #244]	@ (80048bc <HAL_GPIO_DeInit+0x1b8>)
 80047c8:	4013      	ands	r3, r2
 80047ca:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 80047cc:	4b3b      	ldr	r3, [pc, #236]	@ (80048bc <HAL_GPIO_DeInit+0x1b8>)
 80047ce:	685a      	ldr	r2, [r3, #4]
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	43db      	mvns	r3, r3
 80047d4:	4939      	ldr	r1, [pc, #228]	@ (80048bc <HAL_GPIO_DeInit+0x1b8>)
 80047d6:	4013      	ands	r3, r2
 80047d8:	604b      	str	r3, [r1, #4]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	f003 0303 	and.w	r3, r3, #3
 80047e0:	009b      	lsls	r3, r3, #2
 80047e2:	220f      	movs	r2, #15
 80047e4:	fa02 f303 	lsl.w	r3, r2, r3
 80047e8:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80047ea:	4a2f      	ldr	r2, [pc, #188]	@ (80048a8 <HAL_GPIO_DeInit+0x1a4>)
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	089b      	lsrs	r3, r3, #2
 80047f0:	3302      	adds	r3, #2
 80047f2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	43da      	mvns	r2, r3
 80047fa:	482b      	ldr	r0, [pc, #172]	@ (80048a8 <HAL_GPIO_DeInit+0x1a4>)
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	089b      	lsrs	r3, r3, #2
 8004800:	400a      	ands	r2, r1
 8004802:	3302      	adds	r3, #2
 8004804:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	697b      	ldr	r3, [r7, #20]
 800480e:	005b      	lsls	r3, r3, #1
 8004810:	2103      	movs	r1, #3
 8004812:	fa01 f303 	lsl.w	r3, r1, r3
 8004816:	431a      	orrs	r2, r3
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	08da      	lsrs	r2, r3, #3
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	3208      	adds	r2, #8
 8004824:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004828:	697b      	ldr	r3, [r7, #20]
 800482a:	f003 0307 	and.w	r3, r3, #7
 800482e:	009b      	lsls	r3, r3, #2
 8004830:	220f      	movs	r2, #15
 8004832:	fa02 f303 	lsl.w	r3, r2, r3
 8004836:	43db      	mvns	r3, r3
 8004838:	697a      	ldr	r2, [r7, #20]
 800483a:	08d2      	lsrs	r2, r2, #3
 800483c:	4019      	ands	r1, r3
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	3208      	adds	r2, #8
 8004842:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	68da      	ldr	r2, [r3, #12]
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	005b      	lsls	r3, r3, #1
 800484e:	2103      	movs	r1, #3
 8004850:	fa01 f303 	lsl.w	r3, r1, r3
 8004854:	43db      	mvns	r3, r3
 8004856:	401a      	ands	r2, r3
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	685a      	ldr	r2, [r3, #4]
 8004860:	2101      	movs	r1, #1
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	fa01 f303 	lsl.w	r3, r1, r3
 8004868:	43db      	mvns	r3, r3
 800486a:	401a      	ands	r2, r3
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	689a      	ldr	r2, [r3, #8]
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	005b      	lsls	r3, r3, #1
 8004878:	2103      	movs	r1, #3
 800487a:	fa01 f303 	lsl.w	r3, r1, r3
 800487e:	43db      	mvns	r3, r3
 8004880:	401a      	ands	r2, r3
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	609a      	str	r2, [r3, #8]
    }

    position++;
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	3301      	adds	r3, #1
 800488a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800488c:	683a      	ldr	r2, [r7, #0]
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	fa22 f303 	lsr.w	r3, r2, r3
 8004894:	2b00      	cmp	r3, #0
 8004896:	f47f af3d 	bne.w	8004714 <HAL_GPIO_DeInit+0x10>
  }
}
 800489a:	bf00      	nop
 800489c:	bf00      	nop
 800489e:	371c      	adds	r7, #28
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr
 80048a8:	40010000 	.word	0x40010000
 80048ac:	48000400 	.word	0x48000400
 80048b0:	48000800 	.word	0x48000800
 80048b4:	48000c00 	.word	0x48000c00
 80048b8:	48001000 	.word	0x48001000
 80048bc:	58000800 	.word	0x58000800

080048c0 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b085      	sub	sp, #20
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
 80048c8:	460b      	mov	r3, r1
 80048ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	691a      	ldr	r2, [r3, #16]
 80048d0:	887b      	ldrh	r3, [r7, #2]
 80048d2:	4013      	ands	r3, r2
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d002      	beq.n	80048de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80048d8:	2301      	movs	r3, #1
 80048da:	73fb      	strb	r3, [r7, #15]
 80048dc:	e001      	b.n	80048e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80048de:	2300      	movs	r3, #0
 80048e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80048e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	3714      	adds	r7, #20
 80048e8:	46bd      	mov	sp, r7
 80048ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ee:	4770      	bx	lr

080048f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b083      	sub	sp, #12
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
 80048f8:	460b      	mov	r3, r1
 80048fa:	807b      	strh	r3, [r7, #2]
 80048fc:	4613      	mov	r3, r2
 80048fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004900:	787b      	ldrb	r3, [r7, #1]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d003      	beq.n	800490e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004906:	887a      	ldrh	r2, [r7, #2]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800490c:	e002      	b.n	8004914 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800490e:	887a      	ldrh	r2, [r7, #2]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004914:	bf00      	nop
 8004916:	370c      	adds	r7, #12
 8004918:	46bd      	mov	sp, r7
 800491a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491e:	4770      	bx	lr

08004920 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b082      	sub	sp, #8
 8004924:	af00      	add	r7, sp, #0
 8004926:	4603      	mov	r3, r0
 8004928:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800492a:	4b08      	ldr	r3, [pc, #32]	@ (800494c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800492c:	68da      	ldr	r2, [r3, #12]
 800492e:	88fb      	ldrh	r3, [r7, #6]
 8004930:	4013      	ands	r3, r2
 8004932:	2b00      	cmp	r3, #0
 8004934:	d006      	beq.n	8004944 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004936:	4a05      	ldr	r2, [pc, #20]	@ (800494c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004938:	88fb      	ldrh	r3, [r7, #6]
 800493a:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800493c:	88fb      	ldrh	r3, [r7, #6]
 800493e:	4618      	mov	r0, r3
 8004940:	f7fc fab0 	bl	8000ea4 <HAL_GPIO_EXTI_Callback>
  }
}
 8004944:	bf00      	nop
 8004946:	3708      	adds	r7, #8
 8004948:	46bd      	mov	sp, r7
 800494a:	bd80      	pop	{r7, pc}
 800494c:	58000800 	.word	0x58000800

08004950 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b082      	sub	sp, #8
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d101      	bne.n	8004962 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e08d      	b.n	8004a7e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004968:	b2db      	uxtb	r3, r3
 800496a:	2b00      	cmp	r3, #0
 800496c:	d106      	bne.n	800497c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2200      	movs	r2, #0
 8004972:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004976:	6878      	ldr	r0, [r7, #4]
 8004978:	f7fd fa7a 	bl	8001e70 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2224      	movs	r2, #36	@ 0x24
 8004980:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f022 0201 	bic.w	r2, r2, #1
 8004992:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	685a      	ldr	r2, [r3, #4]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80049a0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	689a      	ldr	r2, [r3, #8]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80049b0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	68db      	ldr	r3, [r3, #12]
 80049b6:	2b01      	cmp	r3, #1
 80049b8:	d107      	bne.n	80049ca <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	689a      	ldr	r2, [r3, #8]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80049c6:	609a      	str	r2, [r3, #8]
 80049c8:	e006      	b.n	80049d8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	689a      	ldr	r2, [r3, #8]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80049d6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	68db      	ldr	r3, [r3, #12]
 80049dc:	2b02      	cmp	r3, #2
 80049de:	d108      	bne.n	80049f2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	685a      	ldr	r2, [r3, #4]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80049ee:	605a      	str	r2, [r3, #4]
 80049f0:	e007      	b.n	8004a02 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	685a      	ldr	r2, [r3, #4]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a00:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	687a      	ldr	r2, [r7, #4]
 8004a0a:	6812      	ldr	r2, [r2, #0]
 8004a0c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004a10:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a14:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	68da      	ldr	r2, [r3, #12]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004a24:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	691a      	ldr	r2, [r3, #16]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	695b      	ldr	r3, [r3, #20]
 8004a2e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	699b      	ldr	r3, [r3, #24]
 8004a36:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	430a      	orrs	r2, r1
 8004a3e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	69d9      	ldr	r1, [r3, #28]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6a1a      	ldr	r2, [r3, #32]
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	430a      	orrs	r2, r1
 8004a4e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	681a      	ldr	r2, [r3, #0]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f042 0201 	orr.w	r2, r2, #1
 8004a5e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2200      	movs	r2, #0
 8004a64:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2220      	movs	r2, #32
 8004a6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2200      	movs	r2, #0
 8004a72:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2200      	movs	r2, #0
 8004a78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004a7c:	2300      	movs	r3, #0
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3708      	adds	r7, #8
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}
	...

08004a88 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b088      	sub	sp, #32
 8004a8c:	af02      	add	r7, sp, #8
 8004a8e:	60f8      	str	r0, [r7, #12]
 8004a90:	607a      	str	r2, [r7, #4]
 8004a92:	461a      	mov	r2, r3
 8004a94:	460b      	mov	r3, r1
 8004a96:	817b      	strh	r3, [r7, #10]
 8004a98:	4613      	mov	r3, r2
 8004a9a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	2b20      	cmp	r3, #32
 8004aa6:	f040 80fd 	bne.w	8004ca4 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	d101      	bne.n	8004ab8 <HAL_I2C_Master_Transmit+0x30>
 8004ab4:	2302      	movs	r3, #2
 8004ab6:	e0f6      	b.n	8004ca6 <HAL_I2C_Master_Transmit+0x21e>
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2201      	movs	r2, #1
 8004abc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004ac0:	f7fd ff74 	bl	80029ac <HAL_GetTick>
 8004ac4:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	9300      	str	r3, [sp, #0]
 8004aca:	2319      	movs	r3, #25
 8004acc:	2201      	movs	r2, #1
 8004ace:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004ad2:	68f8      	ldr	r0, [r7, #12]
 8004ad4:	f000 fce0 	bl	8005498 <I2C_WaitOnFlagUntilTimeout>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d001      	beq.n	8004ae2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	e0e1      	b.n	8004ca6 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	2221      	movs	r2, #33	@ 0x21
 8004ae6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	2210      	movs	r2, #16
 8004aee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2200      	movs	r2, #0
 8004af6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	687a      	ldr	r2, [r7, #4]
 8004afc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	893a      	ldrh	r2, [r7, #8]
 8004b02:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2200      	movs	r2, #0
 8004b08:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b0e:	b29b      	uxth	r3, r3
 8004b10:	2bff      	cmp	r3, #255	@ 0xff
 8004b12:	d906      	bls.n	8004b22 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	22ff      	movs	r2, #255	@ 0xff
 8004b18:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004b1a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004b1e:	617b      	str	r3, [r7, #20]
 8004b20:	e007      	b.n	8004b32 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b26:	b29a      	uxth	r2, r3
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8004b2c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004b30:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d024      	beq.n	8004b84 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b3e:	781a      	ldrb	r2, [r3, #0]
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b4a:	1c5a      	adds	r2, r3, #1
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b54:	b29b      	uxth	r3, r3
 8004b56:	3b01      	subs	r3, #1
 8004b58:	b29a      	uxth	r2, r3
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b62:	3b01      	subs	r3, #1
 8004b64:	b29a      	uxth	r2, r3
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b6e:	b2db      	uxtb	r3, r3
 8004b70:	3301      	adds	r3, #1
 8004b72:	b2da      	uxtb	r2, r3
 8004b74:	8979      	ldrh	r1, [r7, #10]
 8004b76:	4b4e      	ldr	r3, [pc, #312]	@ (8004cb0 <HAL_I2C_Master_Transmit+0x228>)
 8004b78:	9300      	str	r3, [sp, #0]
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	68f8      	ldr	r0, [r7, #12]
 8004b7e:	f000 fedb 	bl	8005938 <I2C_TransferConfig>
 8004b82:	e066      	b.n	8004c52 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b88:	b2da      	uxtb	r2, r3
 8004b8a:	8979      	ldrh	r1, [r7, #10]
 8004b8c:	4b48      	ldr	r3, [pc, #288]	@ (8004cb0 <HAL_I2C_Master_Transmit+0x228>)
 8004b8e:	9300      	str	r3, [sp, #0]
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	68f8      	ldr	r0, [r7, #12]
 8004b94:	f000 fed0 	bl	8005938 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004b98:	e05b      	b.n	8004c52 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b9a:	693a      	ldr	r2, [r7, #16]
 8004b9c:	6a39      	ldr	r1, [r7, #32]
 8004b9e:	68f8      	ldr	r0, [r7, #12]
 8004ba0:	f000 fcd3 	bl	800554a <I2C_WaitOnTXISFlagUntilTimeout>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d001      	beq.n	8004bae <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	e07b      	b.n	8004ca6 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bb2:	781a      	ldrb	r2, [r3, #0]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bbe:	1c5a      	adds	r2, r3, #1
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bc8:	b29b      	uxth	r3, r3
 8004bca:	3b01      	subs	r3, #1
 8004bcc:	b29a      	uxth	r2, r3
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bd6:	3b01      	subs	r3, #1
 8004bd8:	b29a      	uxth	r2, r3
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d034      	beq.n	8004c52 <HAL_I2C_Master_Transmit+0x1ca>
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d130      	bne.n	8004c52 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	9300      	str	r3, [sp, #0]
 8004bf4:	6a3b      	ldr	r3, [r7, #32]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	2180      	movs	r1, #128	@ 0x80
 8004bfa:	68f8      	ldr	r0, [r7, #12]
 8004bfc:	f000 fc4c 	bl	8005498 <I2C_WaitOnFlagUntilTimeout>
 8004c00:	4603      	mov	r3, r0
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d001      	beq.n	8004c0a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e04d      	b.n	8004ca6 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c0e:	b29b      	uxth	r3, r3
 8004c10:	2bff      	cmp	r3, #255	@ 0xff
 8004c12:	d90e      	bls.n	8004c32 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	22ff      	movs	r2, #255	@ 0xff
 8004c18:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c1e:	b2da      	uxtb	r2, r3
 8004c20:	8979      	ldrh	r1, [r7, #10]
 8004c22:	2300      	movs	r3, #0
 8004c24:	9300      	str	r3, [sp, #0]
 8004c26:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004c2a:	68f8      	ldr	r0, [r7, #12]
 8004c2c:	f000 fe84 	bl	8005938 <I2C_TransferConfig>
 8004c30:	e00f      	b.n	8004c52 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c36:	b29a      	uxth	r2, r3
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c40:	b2da      	uxtb	r2, r3
 8004c42:	8979      	ldrh	r1, [r7, #10]
 8004c44:	2300      	movs	r3, #0
 8004c46:	9300      	str	r3, [sp, #0]
 8004c48:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004c4c:	68f8      	ldr	r0, [r7, #12]
 8004c4e:	f000 fe73 	bl	8005938 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c56:	b29b      	uxth	r3, r3
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d19e      	bne.n	8004b9a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c5c:	693a      	ldr	r2, [r7, #16]
 8004c5e:	6a39      	ldr	r1, [r7, #32]
 8004c60:	68f8      	ldr	r0, [r7, #12]
 8004c62:	f000 fcb9 	bl	80055d8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004c66:	4603      	mov	r3, r0
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d001      	beq.n	8004c70 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	e01a      	b.n	8004ca6 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	2220      	movs	r2, #32
 8004c76:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	6859      	ldr	r1, [r3, #4]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	4b0c      	ldr	r3, [pc, #48]	@ (8004cb4 <HAL_I2C_Master_Transmit+0x22c>)
 8004c84:	400b      	ands	r3, r1
 8004c86:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2220      	movs	r2, #32
 8004c8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	2200      	movs	r2, #0
 8004c94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	e000      	b.n	8004ca6 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8004ca4:	2302      	movs	r3, #2
  }
}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	3718      	adds	r7, #24
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bd80      	pop	{r7, pc}
 8004cae:	bf00      	nop
 8004cb0:	80002000 	.word	0x80002000
 8004cb4:	fe00e800 	.word	0xfe00e800

08004cb8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b088      	sub	sp, #32
 8004cbc:	af02      	add	r7, sp, #8
 8004cbe:	60f8      	str	r0, [r7, #12]
 8004cc0:	607a      	str	r2, [r7, #4]
 8004cc2:	461a      	mov	r2, r3
 8004cc4:	460b      	mov	r3, r1
 8004cc6:	817b      	strh	r3, [r7, #10]
 8004cc8:	4613      	mov	r3, r2
 8004cca:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004cd2:	b2db      	uxtb	r3, r3
 8004cd4:	2b20      	cmp	r3, #32
 8004cd6:	f040 80db 	bne.w	8004e90 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004ce0:	2b01      	cmp	r3, #1
 8004ce2:	d101      	bne.n	8004ce8 <HAL_I2C_Master_Receive+0x30>
 8004ce4:	2302      	movs	r3, #2
 8004ce6:	e0d4      	b.n	8004e92 <HAL_I2C_Master_Receive+0x1da>
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	2201      	movs	r2, #1
 8004cec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004cf0:	f7fd fe5c 	bl	80029ac <HAL_GetTick>
 8004cf4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	9300      	str	r3, [sp, #0]
 8004cfa:	2319      	movs	r3, #25
 8004cfc:	2201      	movs	r2, #1
 8004cfe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004d02:	68f8      	ldr	r0, [r7, #12]
 8004d04:	f000 fbc8 	bl	8005498 <I2C_WaitOnFlagUntilTimeout>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d001      	beq.n	8004d12 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	e0bf      	b.n	8004e92 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	2222      	movs	r2, #34	@ 0x22
 8004d16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2210      	movs	r2, #16
 8004d1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2200      	movs	r2, #0
 8004d26:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	687a      	ldr	r2, [r7, #4]
 8004d2c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	893a      	ldrh	r2, [r7, #8]
 8004d32:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2200      	movs	r2, #0
 8004d38:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d3e:	b29b      	uxth	r3, r3
 8004d40:	2bff      	cmp	r3, #255	@ 0xff
 8004d42:	d90e      	bls.n	8004d62 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	22ff      	movs	r2, #255	@ 0xff
 8004d48:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d4e:	b2da      	uxtb	r2, r3
 8004d50:	8979      	ldrh	r1, [r7, #10]
 8004d52:	4b52      	ldr	r3, [pc, #328]	@ (8004e9c <HAL_I2C_Master_Receive+0x1e4>)
 8004d54:	9300      	str	r3, [sp, #0]
 8004d56:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004d5a:	68f8      	ldr	r0, [r7, #12]
 8004d5c:	f000 fdec 	bl	8005938 <I2C_TransferConfig>
 8004d60:	e06d      	b.n	8004e3e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d66:	b29a      	uxth	r2, r3
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d70:	b2da      	uxtb	r2, r3
 8004d72:	8979      	ldrh	r1, [r7, #10]
 8004d74:	4b49      	ldr	r3, [pc, #292]	@ (8004e9c <HAL_I2C_Master_Receive+0x1e4>)
 8004d76:	9300      	str	r3, [sp, #0]
 8004d78:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004d7c:	68f8      	ldr	r0, [r7, #12]
 8004d7e:	f000 fddb 	bl	8005938 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8004d82:	e05c      	b.n	8004e3e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d84:	697a      	ldr	r2, [r7, #20]
 8004d86:	6a39      	ldr	r1, [r7, #32]
 8004d88:	68f8      	ldr	r0, [r7, #12]
 8004d8a:	f000 fc69 	bl	8005660 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d001      	beq.n	8004d98 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8004d94:	2301      	movs	r3, #1
 8004d96:	e07c      	b.n	8004e92 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004da2:	b2d2      	uxtb	r2, r2
 8004da4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004daa:	1c5a      	adds	r2, r3, #1
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004db4:	3b01      	subs	r3, #1
 8004db6:	b29a      	uxth	r2, r3
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dc0:	b29b      	uxth	r3, r3
 8004dc2:	3b01      	subs	r3, #1
 8004dc4:	b29a      	uxth	r2, r3
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dce:	b29b      	uxth	r3, r3
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d034      	beq.n	8004e3e <HAL_I2C_Master_Receive+0x186>
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d130      	bne.n	8004e3e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	9300      	str	r3, [sp, #0]
 8004de0:	6a3b      	ldr	r3, [r7, #32]
 8004de2:	2200      	movs	r2, #0
 8004de4:	2180      	movs	r1, #128	@ 0x80
 8004de6:	68f8      	ldr	r0, [r7, #12]
 8004de8:	f000 fb56 	bl	8005498 <I2C_WaitOnFlagUntilTimeout>
 8004dec:	4603      	mov	r3, r0
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d001      	beq.n	8004df6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8004df2:	2301      	movs	r3, #1
 8004df4:	e04d      	b.n	8004e92 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dfa:	b29b      	uxth	r3, r3
 8004dfc:	2bff      	cmp	r3, #255	@ 0xff
 8004dfe:	d90e      	bls.n	8004e1e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	22ff      	movs	r2, #255	@ 0xff
 8004e04:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e0a:	b2da      	uxtb	r2, r3
 8004e0c:	8979      	ldrh	r1, [r7, #10]
 8004e0e:	2300      	movs	r3, #0
 8004e10:	9300      	str	r3, [sp, #0]
 8004e12:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004e16:	68f8      	ldr	r0, [r7, #12]
 8004e18:	f000 fd8e 	bl	8005938 <I2C_TransferConfig>
 8004e1c:	e00f      	b.n	8004e3e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e22:	b29a      	uxth	r2, r3
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e2c:	b2da      	uxtb	r2, r3
 8004e2e:	8979      	ldrh	r1, [r7, #10]
 8004e30:	2300      	movs	r3, #0
 8004e32:	9300      	str	r3, [sp, #0]
 8004e34:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004e38:	68f8      	ldr	r0, [r7, #12]
 8004e3a:	f000 fd7d 	bl	8005938 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e42:	b29b      	uxth	r3, r3
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d19d      	bne.n	8004d84 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e48:	697a      	ldr	r2, [r7, #20]
 8004e4a:	6a39      	ldr	r1, [r7, #32]
 8004e4c:	68f8      	ldr	r0, [r7, #12]
 8004e4e:	f000 fbc3 	bl	80055d8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004e52:	4603      	mov	r3, r0
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d001      	beq.n	8004e5c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8004e58:	2301      	movs	r3, #1
 8004e5a:	e01a      	b.n	8004e92 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	2220      	movs	r2, #32
 8004e62:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	6859      	ldr	r1, [r3, #4]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681a      	ldr	r2, [r3, #0]
 8004e6e:	4b0c      	ldr	r3, [pc, #48]	@ (8004ea0 <HAL_I2C_Master_Receive+0x1e8>)
 8004e70:	400b      	ands	r3, r1
 8004e72:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	2220      	movs	r2, #32
 8004e78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2200      	movs	r2, #0
 8004e88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	e000      	b.n	8004e92 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8004e90:	2302      	movs	r3, #2
  }
}
 8004e92:	4618      	mov	r0, r3
 8004e94:	3718      	adds	r7, #24
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bd80      	pop	{r7, pc}
 8004e9a:	bf00      	nop
 8004e9c:	80002400 	.word	0x80002400
 8004ea0:	fe00e800 	.word	0xfe00e800

08004ea4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b088      	sub	sp, #32
 8004ea8:	af02      	add	r7, sp, #8
 8004eaa:	60f8      	str	r0, [r7, #12]
 8004eac:	4608      	mov	r0, r1
 8004eae:	4611      	mov	r1, r2
 8004eb0:	461a      	mov	r2, r3
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	817b      	strh	r3, [r7, #10]
 8004eb6:	460b      	mov	r3, r1
 8004eb8:	813b      	strh	r3, [r7, #8]
 8004eba:	4613      	mov	r3, r2
 8004ebc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	2b20      	cmp	r3, #32
 8004ec8:	f040 80f9 	bne.w	80050be <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ecc:	6a3b      	ldr	r3, [r7, #32]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d002      	beq.n	8004ed8 <HAL_I2C_Mem_Write+0x34>
 8004ed2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d105      	bne.n	8004ee4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ede:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	e0ed      	b.n	80050c0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004eea:	2b01      	cmp	r3, #1
 8004eec:	d101      	bne.n	8004ef2 <HAL_I2C_Mem_Write+0x4e>
 8004eee:	2302      	movs	r3, #2
 8004ef0:	e0e6      	b.n	80050c0 <HAL_I2C_Mem_Write+0x21c>
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004efa:	f7fd fd57 	bl	80029ac <HAL_GetTick>
 8004efe:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	9300      	str	r3, [sp, #0]
 8004f04:	2319      	movs	r3, #25
 8004f06:	2201      	movs	r2, #1
 8004f08:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004f0c:	68f8      	ldr	r0, [r7, #12]
 8004f0e:	f000 fac3 	bl	8005498 <I2C_WaitOnFlagUntilTimeout>
 8004f12:	4603      	mov	r3, r0
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d001      	beq.n	8004f1c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e0d1      	b.n	80050c0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	2221      	movs	r2, #33	@ 0x21
 8004f20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2240      	movs	r2, #64	@ 0x40
 8004f28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	6a3a      	ldr	r2, [r7, #32]
 8004f36:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004f3c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2200      	movs	r2, #0
 8004f42:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004f44:	88f8      	ldrh	r0, [r7, #6]
 8004f46:	893a      	ldrh	r2, [r7, #8]
 8004f48:	8979      	ldrh	r1, [r7, #10]
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	9301      	str	r3, [sp, #4]
 8004f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f50:	9300      	str	r3, [sp, #0]
 8004f52:	4603      	mov	r3, r0
 8004f54:	68f8      	ldr	r0, [r7, #12]
 8004f56:	f000 f9d3 	bl	8005300 <I2C_RequestMemoryWrite>
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d005      	beq.n	8004f6c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	2200      	movs	r2, #0
 8004f64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	e0a9      	b.n	80050c0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f70:	b29b      	uxth	r3, r3
 8004f72:	2bff      	cmp	r3, #255	@ 0xff
 8004f74:	d90e      	bls.n	8004f94 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	22ff      	movs	r2, #255	@ 0xff
 8004f7a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f80:	b2da      	uxtb	r2, r3
 8004f82:	8979      	ldrh	r1, [r7, #10]
 8004f84:	2300      	movs	r3, #0
 8004f86:	9300      	str	r3, [sp, #0]
 8004f88:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004f8c:	68f8      	ldr	r0, [r7, #12]
 8004f8e:	f000 fcd3 	bl	8005938 <I2C_TransferConfig>
 8004f92:	e00f      	b.n	8004fb4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f98:	b29a      	uxth	r2, r3
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fa2:	b2da      	uxtb	r2, r3
 8004fa4:	8979      	ldrh	r1, [r7, #10]
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	9300      	str	r3, [sp, #0]
 8004faa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004fae:	68f8      	ldr	r0, [r7, #12]
 8004fb0:	f000 fcc2 	bl	8005938 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004fb4:	697a      	ldr	r2, [r7, #20]
 8004fb6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004fb8:	68f8      	ldr	r0, [r7, #12]
 8004fba:	f000 fac6 	bl	800554a <I2C_WaitOnTXISFlagUntilTimeout>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d001      	beq.n	8004fc8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	e07b      	b.n	80050c0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fcc:	781a      	ldrb	r2, [r3, #0]
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fd8:	1c5a      	adds	r2, r3, #1
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fe2:	b29b      	uxth	r3, r3
 8004fe4:	3b01      	subs	r3, #1
 8004fe6:	b29a      	uxth	r2, r3
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ff0:	3b01      	subs	r3, #1
 8004ff2:	b29a      	uxth	r2, r3
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ffc:	b29b      	uxth	r3, r3
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d034      	beq.n	800506c <HAL_I2C_Mem_Write+0x1c8>
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005006:	2b00      	cmp	r3, #0
 8005008:	d130      	bne.n	800506c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800500a:	697b      	ldr	r3, [r7, #20]
 800500c:	9300      	str	r3, [sp, #0]
 800500e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005010:	2200      	movs	r2, #0
 8005012:	2180      	movs	r1, #128	@ 0x80
 8005014:	68f8      	ldr	r0, [r7, #12]
 8005016:	f000 fa3f 	bl	8005498 <I2C_WaitOnFlagUntilTimeout>
 800501a:	4603      	mov	r3, r0
 800501c:	2b00      	cmp	r3, #0
 800501e:	d001      	beq.n	8005024 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005020:	2301      	movs	r3, #1
 8005022:	e04d      	b.n	80050c0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005028:	b29b      	uxth	r3, r3
 800502a:	2bff      	cmp	r3, #255	@ 0xff
 800502c:	d90e      	bls.n	800504c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	22ff      	movs	r2, #255	@ 0xff
 8005032:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005038:	b2da      	uxtb	r2, r3
 800503a:	8979      	ldrh	r1, [r7, #10]
 800503c:	2300      	movs	r3, #0
 800503e:	9300      	str	r3, [sp, #0]
 8005040:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005044:	68f8      	ldr	r0, [r7, #12]
 8005046:	f000 fc77 	bl	8005938 <I2C_TransferConfig>
 800504a:	e00f      	b.n	800506c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005050:	b29a      	uxth	r2, r3
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800505a:	b2da      	uxtb	r2, r3
 800505c:	8979      	ldrh	r1, [r7, #10]
 800505e:	2300      	movs	r3, #0
 8005060:	9300      	str	r3, [sp, #0]
 8005062:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005066:	68f8      	ldr	r0, [r7, #12]
 8005068:	f000 fc66 	bl	8005938 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005070:	b29b      	uxth	r3, r3
 8005072:	2b00      	cmp	r3, #0
 8005074:	d19e      	bne.n	8004fb4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005076:	697a      	ldr	r2, [r7, #20]
 8005078:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800507a:	68f8      	ldr	r0, [r7, #12]
 800507c:	f000 faac 	bl	80055d8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005080:	4603      	mov	r3, r0
 8005082:	2b00      	cmp	r3, #0
 8005084:	d001      	beq.n	800508a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005086:	2301      	movs	r3, #1
 8005088:	e01a      	b.n	80050c0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	2220      	movs	r2, #32
 8005090:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	6859      	ldr	r1, [r3, #4]
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681a      	ldr	r2, [r3, #0]
 800509c:	4b0a      	ldr	r3, [pc, #40]	@ (80050c8 <HAL_I2C_Mem_Write+0x224>)
 800509e:	400b      	ands	r3, r1
 80050a0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	2220      	movs	r2, #32
 80050a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	2200      	movs	r2, #0
 80050ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	2200      	movs	r2, #0
 80050b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80050ba:	2300      	movs	r3, #0
 80050bc:	e000      	b.n	80050c0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80050be:	2302      	movs	r3, #2
  }
}
 80050c0:	4618      	mov	r0, r3
 80050c2:	3718      	adds	r7, #24
 80050c4:	46bd      	mov	sp, r7
 80050c6:	bd80      	pop	{r7, pc}
 80050c8:	fe00e800 	.word	0xfe00e800

080050cc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b088      	sub	sp, #32
 80050d0:	af02      	add	r7, sp, #8
 80050d2:	60f8      	str	r0, [r7, #12]
 80050d4:	4608      	mov	r0, r1
 80050d6:	4611      	mov	r1, r2
 80050d8:	461a      	mov	r2, r3
 80050da:	4603      	mov	r3, r0
 80050dc:	817b      	strh	r3, [r7, #10]
 80050de:	460b      	mov	r3, r1
 80050e0:	813b      	strh	r3, [r7, #8]
 80050e2:	4613      	mov	r3, r2
 80050e4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050ec:	b2db      	uxtb	r3, r3
 80050ee:	2b20      	cmp	r3, #32
 80050f0:	f040 80fd 	bne.w	80052ee <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80050f4:	6a3b      	ldr	r3, [r7, #32]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d002      	beq.n	8005100 <HAL_I2C_Mem_Read+0x34>
 80050fa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d105      	bne.n	800510c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005106:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005108:	2301      	movs	r3, #1
 800510a:	e0f1      	b.n	80052f0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005112:	2b01      	cmp	r3, #1
 8005114:	d101      	bne.n	800511a <HAL_I2C_Mem_Read+0x4e>
 8005116:	2302      	movs	r3, #2
 8005118:	e0ea      	b.n	80052f0 <HAL_I2C_Mem_Read+0x224>
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	2201      	movs	r2, #1
 800511e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005122:	f7fd fc43 	bl	80029ac <HAL_GetTick>
 8005126:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	9300      	str	r3, [sp, #0]
 800512c:	2319      	movs	r3, #25
 800512e:	2201      	movs	r2, #1
 8005130:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005134:	68f8      	ldr	r0, [r7, #12]
 8005136:	f000 f9af 	bl	8005498 <I2C_WaitOnFlagUntilTimeout>
 800513a:	4603      	mov	r3, r0
 800513c:	2b00      	cmp	r3, #0
 800513e:	d001      	beq.n	8005144 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005140:	2301      	movs	r3, #1
 8005142:	e0d5      	b.n	80052f0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2222      	movs	r2, #34	@ 0x22
 8005148:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2240      	movs	r2, #64	@ 0x40
 8005150:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2200      	movs	r2, #0
 8005158:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	6a3a      	ldr	r2, [r7, #32]
 800515e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005164:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	2200      	movs	r2, #0
 800516a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800516c:	88f8      	ldrh	r0, [r7, #6]
 800516e:	893a      	ldrh	r2, [r7, #8]
 8005170:	8979      	ldrh	r1, [r7, #10]
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	9301      	str	r3, [sp, #4]
 8005176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005178:	9300      	str	r3, [sp, #0]
 800517a:	4603      	mov	r3, r0
 800517c:	68f8      	ldr	r0, [r7, #12]
 800517e:	f000 f913 	bl	80053a8 <I2C_RequestMemoryRead>
 8005182:	4603      	mov	r3, r0
 8005184:	2b00      	cmp	r3, #0
 8005186:	d005      	beq.n	8005194 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	2200      	movs	r2, #0
 800518c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005190:	2301      	movs	r3, #1
 8005192:	e0ad      	b.n	80052f0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005198:	b29b      	uxth	r3, r3
 800519a:	2bff      	cmp	r3, #255	@ 0xff
 800519c:	d90e      	bls.n	80051bc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	22ff      	movs	r2, #255	@ 0xff
 80051a2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051a8:	b2da      	uxtb	r2, r3
 80051aa:	8979      	ldrh	r1, [r7, #10]
 80051ac:	4b52      	ldr	r3, [pc, #328]	@ (80052f8 <HAL_I2C_Mem_Read+0x22c>)
 80051ae:	9300      	str	r3, [sp, #0]
 80051b0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80051b4:	68f8      	ldr	r0, [r7, #12]
 80051b6:	f000 fbbf 	bl	8005938 <I2C_TransferConfig>
 80051ba:	e00f      	b.n	80051dc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051c0:	b29a      	uxth	r2, r3
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051ca:	b2da      	uxtb	r2, r3
 80051cc:	8979      	ldrh	r1, [r7, #10]
 80051ce:	4b4a      	ldr	r3, [pc, #296]	@ (80052f8 <HAL_I2C_Mem_Read+0x22c>)
 80051d0:	9300      	str	r3, [sp, #0]
 80051d2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80051d6:	68f8      	ldr	r0, [r7, #12]
 80051d8:	f000 fbae 	bl	8005938 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	9300      	str	r3, [sp, #0]
 80051e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051e2:	2200      	movs	r2, #0
 80051e4:	2104      	movs	r1, #4
 80051e6:	68f8      	ldr	r0, [r7, #12]
 80051e8:	f000 f956 	bl	8005498 <I2C_WaitOnFlagUntilTimeout>
 80051ec:	4603      	mov	r3, r0
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d001      	beq.n	80051f6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80051f2:	2301      	movs	r3, #1
 80051f4:	e07c      	b.n	80052f0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005200:	b2d2      	uxtb	r2, r2
 8005202:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005208:	1c5a      	adds	r2, r3, #1
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005212:	3b01      	subs	r3, #1
 8005214:	b29a      	uxth	r2, r3
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800521e:	b29b      	uxth	r3, r3
 8005220:	3b01      	subs	r3, #1
 8005222:	b29a      	uxth	r2, r3
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800522c:	b29b      	uxth	r3, r3
 800522e:	2b00      	cmp	r3, #0
 8005230:	d034      	beq.n	800529c <HAL_I2C_Mem_Read+0x1d0>
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005236:	2b00      	cmp	r3, #0
 8005238:	d130      	bne.n	800529c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800523a:	697b      	ldr	r3, [r7, #20]
 800523c:	9300      	str	r3, [sp, #0]
 800523e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005240:	2200      	movs	r2, #0
 8005242:	2180      	movs	r1, #128	@ 0x80
 8005244:	68f8      	ldr	r0, [r7, #12]
 8005246:	f000 f927 	bl	8005498 <I2C_WaitOnFlagUntilTimeout>
 800524a:	4603      	mov	r3, r0
 800524c:	2b00      	cmp	r3, #0
 800524e:	d001      	beq.n	8005254 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005250:	2301      	movs	r3, #1
 8005252:	e04d      	b.n	80052f0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005258:	b29b      	uxth	r3, r3
 800525a:	2bff      	cmp	r3, #255	@ 0xff
 800525c:	d90e      	bls.n	800527c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	22ff      	movs	r2, #255	@ 0xff
 8005262:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005268:	b2da      	uxtb	r2, r3
 800526a:	8979      	ldrh	r1, [r7, #10]
 800526c:	2300      	movs	r3, #0
 800526e:	9300      	str	r3, [sp, #0]
 8005270:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005274:	68f8      	ldr	r0, [r7, #12]
 8005276:	f000 fb5f 	bl	8005938 <I2C_TransferConfig>
 800527a:	e00f      	b.n	800529c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005280:	b29a      	uxth	r2, r3
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800528a:	b2da      	uxtb	r2, r3
 800528c:	8979      	ldrh	r1, [r7, #10]
 800528e:	2300      	movs	r3, #0
 8005290:	9300      	str	r3, [sp, #0]
 8005292:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005296:	68f8      	ldr	r0, [r7, #12]
 8005298:	f000 fb4e 	bl	8005938 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d19a      	bne.n	80051dc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052a6:	697a      	ldr	r2, [r7, #20]
 80052a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80052aa:	68f8      	ldr	r0, [r7, #12]
 80052ac:	f000 f994 	bl	80055d8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80052b0:	4603      	mov	r3, r0
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d001      	beq.n	80052ba <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80052b6:	2301      	movs	r3, #1
 80052b8:	e01a      	b.n	80052f0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	2220      	movs	r2, #32
 80052c0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	6859      	ldr	r1, [r3, #4]
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681a      	ldr	r2, [r3, #0]
 80052cc:	4b0b      	ldr	r3, [pc, #44]	@ (80052fc <HAL_I2C_Mem_Read+0x230>)
 80052ce:	400b      	ands	r3, r1
 80052d0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2220      	movs	r2, #32
 80052d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	2200      	movs	r2, #0
 80052de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	2200      	movs	r2, #0
 80052e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80052ea:	2300      	movs	r3, #0
 80052ec:	e000      	b.n	80052f0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80052ee:	2302      	movs	r3, #2
  }
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	3718      	adds	r7, #24
 80052f4:	46bd      	mov	sp, r7
 80052f6:	bd80      	pop	{r7, pc}
 80052f8:	80002400 	.word	0x80002400
 80052fc:	fe00e800 	.word	0xfe00e800

08005300 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b086      	sub	sp, #24
 8005304:	af02      	add	r7, sp, #8
 8005306:	60f8      	str	r0, [r7, #12]
 8005308:	4608      	mov	r0, r1
 800530a:	4611      	mov	r1, r2
 800530c:	461a      	mov	r2, r3
 800530e:	4603      	mov	r3, r0
 8005310:	817b      	strh	r3, [r7, #10]
 8005312:	460b      	mov	r3, r1
 8005314:	813b      	strh	r3, [r7, #8]
 8005316:	4613      	mov	r3, r2
 8005318:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800531a:	88fb      	ldrh	r3, [r7, #6]
 800531c:	b2da      	uxtb	r2, r3
 800531e:	8979      	ldrh	r1, [r7, #10]
 8005320:	4b20      	ldr	r3, [pc, #128]	@ (80053a4 <I2C_RequestMemoryWrite+0xa4>)
 8005322:	9300      	str	r3, [sp, #0]
 8005324:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005328:	68f8      	ldr	r0, [r7, #12]
 800532a:	f000 fb05 	bl	8005938 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800532e:	69fa      	ldr	r2, [r7, #28]
 8005330:	69b9      	ldr	r1, [r7, #24]
 8005332:	68f8      	ldr	r0, [r7, #12]
 8005334:	f000 f909 	bl	800554a <I2C_WaitOnTXISFlagUntilTimeout>
 8005338:	4603      	mov	r3, r0
 800533a:	2b00      	cmp	r3, #0
 800533c:	d001      	beq.n	8005342 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	e02c      	b.n	800539c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005342:	88fb      	ldrh	r3, [r7, #6]
 8005344:	2b01      	cmp	r3, #1
 8005346:	d105      	bne.n	8005354 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005348:	893b      	ldrh	r3, [r7, #8]
 800534a:	b2da      	uxtb	r2, r3
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	629a      	str	r2, [r3, #40]	@ 0x28
 8005352:	e015      	b.n	8005380 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005354:	893b      	ldrh	r3, [r7, #8]
 8005356:	0a1b      	lsrs	r3, r3, #8
 8005358:	b29b      	uxth	r3, r3
 800535a:	b2da      	uxtb	r2, r3
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005362:	69fa      	ldr	r2, [r7, #28]
 8005364:	69b9      	ldr	r1, [r7, #24]
 8005366:	68f8      	ldr	r0, [r7, #12]
 8005368:	f000 f8ef 	bl	800554a <I2C_WaitOnTXISFlagUntilTimeout>
 800536c:	4603      	mov	r3, r0
 800536e:	2b00      	cmp	r3, #0
 8005370:	d001      	beq.n	8005376 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	e012      	b.n	800539c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005376:	893b      	ldrh	r3, [r7, #8]
 8005378:	b2da      	uxtb	r2, r3
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005380:	69fb      	ldr	r3, [r7, #28]
 8005382:	9300      	str	r3, [sp, #0]
 8005384:	69bb      	ldr	r3, [r7, #24]
 8005386:	2200      	movs	r2, #0
 8005388:	2180      	movs	r1, #128	@ 0x80
 800538a:	68f8      	ldr	r0, [r7, #12]
 800538c:	f000 f884 	bl	8005498 <I2C_WaitOnFlagUntilTimeout>
 8005390:	4603      	mov	r3, r0
 8005392:	2b00      	cmp	r3, #0
 8005394:	d001      	beq.n	800539a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005396:	2301      	movs	r3, #1
 8005398:	e000      	b.n	800539c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800539a:	2300      	movs	r3, #0
}
 800539c:	4618      	mov	r0, r3
 800539e:	3710      	adds	r7, #16
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}
 80053a4:	80002000 	.word	0x80002000

080053a8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b086      	sub	sp, #24
 80053ac:	af02      	add	r7, sp, #8
 80053ae:	60f8      	str	r0, [r7, #12]
 80053b0:	4608      	mov	r0, r1
 80053b2:	4611      	mov	r1, r2
 80053b4:	461a      	mov	r2, r3
 80053b6:	4603      	mov	r3, r0
 80053b8:	817b      	strh	r3, [r7, #10]
 80053ba:	460b      	mov	r3, r1
 80053bc:	813b      	strh	r3, [r7, #8]
 80053be:	4613      	mov	r3, r2
 80053c0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80053c2:	88fb      	ldrh	r3, [r7, #6]
 80053c4:	b2da      	uxtb	r2, r3
 80053c6:	8979      	ldrh	r1, [r7, #10]
 80053c8:	4b20      	ldr	r3, [pc, #128]	@ (800544c <I2C_RequestMemoryRead+0xa4>)
 80053ca:	9300      	str	r3, [sp, #0]
 80053cc:	2300      	movs	r3, #0
 80053ce:	68f8      	ldr	r0, [r7, #12]
 80053d0:	f000 fab2 	bl	8005938 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80053d4:	69fa      	ldr	r2, [r7, #28]
 80053d6:	69b9      	ldr	r1, [r7, #24]
 80053d8:	68f8      	ldr	r0, [r7, #12]
 80053da:	f000 f8b6 	bl	800554a <I2C_WaitOnTXISFlagUntilTimeout>
 80053de:	4603      	mov	r3, r0
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d001      	beq.n	80053e8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80053e4:	2301      	movs	r3, #1
 80053e6:	e02c      	b.n	8005442 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80053e8:	88fb      	ldrh	r3, [r7, #6]
 80053ea:	2b01      	cmp	r3, #1
 80053ec:	d105      	bne.n	80053fa <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80053ee:	893b      	ldrh	r3, [r7, #8]
 80053f0:	b2da      	uxtb	r2, r3
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	629a      	str	r2, [r3, #40]	@ 0x28
 80053f8:	e015      	b.n	8005426 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80053fa:	893b      	ldrh	r3, [r7, #8]
 80053fc:	0a1b      	lsrs	r3, r3, #8
 80053fe:	b29b      	uxth	r3, r3
 8005400:	b2da      	uxtb	r2, r3
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005408:	69fa      	ldr	r2, [r7, #28]
 800540a:	69b9      	ldr	r1, [r7, #24]
 800540c:	68f8      	ldr	r0, [r7, #12]
 800540e:	f000 f89c 	bl	800554a <I2C_WaitOnTXISFlagUntilTimeout>
 8005412:	4603      	mov	r3, r0
 8005414:	2b00      	cmp	r3, #0
 8005416:	d001      	beq.n	800541c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005418:	2301      	movs	r3, #1
 800541a:	e012      	b.n	8005442 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800541c:	893b      	ldrh	r3, [r7, #8]
 800541e:	b2da      	uxtb	r2, r3
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005426:	69fb      	ldr	r3, [r7, #28]
 8005428:	9300      	str	r3, [sp, #0]
 800542a:	69bb      	ldr	r3, [r7, #24]
 800542c:	2200      	movs	r2, #0
 800542e:	2140      	movs	r1, #64	@ 0x40
 8005430:	68f8      	ldr	r0, [r7, #12]
 8005432:	f000 f831 	bl	8005498 <I2C_WaitOnFlagUntilTimeout>
 8005436:	4603      	mov	r3, r0
 8005438:	2b00      	cmp	r3, #0
 800543a:	d001      	beq.n	8005440 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800543c:	2301      	movs	r3, #1
 800543e:	e000      	b.n	8005442 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005440:	2300      	movs	r3, #0
}
 8005442:	4618      	mov	r0, r3
 8005444:	3710      	adds	r7, #16
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}
 800544a:	bf00      	nop
 800544c:	80002000 	.word	0x80002000

08005450 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005450:	b480      	push	{r7}
 8005452:	b083      	sub	sp, #12
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	699b      	ldr	r3, [r3, #24]
 800545e:	f003 0302 	and.w	r3, r3, #2
 8005462:	2b02      	cmp	r3, #2
 8005464:	d103      	bne.n	800546e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	2200      	movs	r2, #0
 800546c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	699b      	ldr	r3, [r3, #24]
 8005474:	f003 0301 	and.w	r3, r3, #1
 8005478:	2b01      	cmp	r3, #1
 800547a:	d007      	beq.n	800548c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	699a      	ldr	r2, [r3, #24]
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f042 0201 	orr.w	r2, r2, #1
 800548a:	619a      	str	r2, [r3, #24]
  }
}
 800548c:	bf00      	nop
 800548e:	370c      	adds	r7, #12
 8005490:	46bd      	mov	sp, r7
 8005492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005496:	4770      	bx	lr

08005498 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b084      	sub	sp, #16
 800549c:	af00      	add	r7, sp, #0
 800549e:	60f8      	str	r0, [r7, #12]
 80054a0:	60b9      	str	r1, [r7, #8]
 80054a2:	603b      	str	r3, [r7, #0]
 80054a4:	4613      	mov	r3, r2
 80054a6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80054a8:	e03b      	b.n	8005522 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80054aa:	69ba      	ldr	r2, [r7, #24]
 80054ac:	6839      	ldr	r1, [r7, #0]
 80054ae:	68f8      	ldr	r0, [r7, #12]
 80054b0:	f000 f962 	bl	8005778 <I2C_IsErrorOccurred>
 80054b4:	4603      	mov	r3, r0
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d001      	beq.n	80054be <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80054ba:	2301      	movs	r3, #1
 80054bc:	e041      	b.n	8005542 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054c4:	d02d      	beq.n	8005522 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054c6:	f7fd fa71 	bl	80029ac <HAL_GetTick>
 80054ca:	4602      	mov	r2, r0
 80054cc:	69bb      	ldr	r3, [r7, #24]
 80054ce:	1ad3      	subs	r3, r2, r3
 80054d0:	683a      	ldr	r2, [r7, #0]
 80054d2:	429a      	cmp	r2, r3
 80054d4:	d302      	bcc.n	80054dc <I2C_WaitOnFlagUntilTimeout+0x44>
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d122      	bne.n	8005522 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	699a      	ldr	r2, [r3, #24]
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	4013      	ands	r3, r2
 80054e6:	68ba      	ldr	r2, [r7, #8]
 80054e8:	429a      	cmp	r2, r3
 80054ea:	bf0c      	ite	eq
 80054ec:	2301      	moveq	r3, #1
 80054ee:	2300      	movne	r3, #0
 80054f0:	b2db      	uxtb	r3, r3
 80054f2:	461a      	mov	r2, r3
 80054f4:	79fb      	ldrb	r3, [r7, #7]
 80054f6:	429a      	cmp	r2, r3
 80054f8:	d113      	bne.n	8005522 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054fe:	f043 0220 	orr.w	r2, r3, #32
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2220      	movs	r2, #32
 800550a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	2200      	movs	r2, #0
 8005512:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2200      	movs	r2, #0
 800551a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800551e:	2301      	movs	r3, #1
 8005520:	e00f      	b.n	8005542 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	699a      	ldr	r2, [r3, #24]
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	4013      	ands	r3, r2
 800552c:	68ba      	ldr	r2, [r7, #8]
 800552e:	429a      	cmp	r2, r3
 8005530:	bf0c      	ite	eq
 8005532:	2301      	moveq	r3, #1
 8005534:	2300      	movne	r3, #0
 8005536:	b2db      	uxtb	r3, r3
 8005538:	461a      	mov	r2, r3
 800553a:	79fb      	ldrb	r3, [r7, #7]
 800553c:	429a      	cmp	r2, r3
 800553e:	d0b4      	beq.n	80054aa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005540:	2300      	movs	r3, #0
}
 8005542:	4618      	mov	r0, r3
 8005544:	3710      	adds	r7, #16
 8005546:	46bd      	mov	sp, r7
 8005548:	bd80      	pop	{r7, pc}

0800554a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800554a:	b580      	push	{r7, lr}
 800554c:	b084      	sub	sp, #16
 800554e:	af00      	add	r7, sp, #0
 8005550:	60f8      	str	r0, [r7, #12]
 8005552:	60b9      	str	r1, [r7, #8]
 8005554:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005556:	e033      	b.n	80055c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005558:	687a      	ldr	r2, [r7, #4]
 800555a:	68b9      	ldr	r1, [r7, #8]
 800555c:	68f8      	ldr	r0, [r7, #12]
 800555e:	f000 f90b 	bl	8005778 <I2C_IsErrorOccurred>
 8005562:	4603      	mov	r3, r0
 8005564:	2b00      	cmp	r3, #0
 8005566:	d001      	beq.n	800556c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005568:	2301      	movs	r3, #1
 800556a:	e031      	b.n	80055d0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005572:	d025      	beq.n	80055c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005574:	f7fd fa1a 	bl	80029ac <HAL_GetTick>
 8005578:	4602      	mov	r2, r0
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	1ad3      	subs	r3, r2, r3
 800557e:	68ba      	ldr	r2, [r7, #8]
 8005580:	429a      	cmp	r2, r3
 8005582:	d302      	bcc.n	800558a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d11a      	bne.n	80055c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	699b      	ldr	r3, [r3, #24]
 8005590:	f003 0302 	and.w	r3, r3, #2
 8005594:	2b02      	cmp	r3, #2
 8005596:	d013      	beq.n	80055c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800559c:	f043 0220 	orr.w	r2, r3, #32
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	2220      	movs	r2, #32
 80055a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2200      	movs	r2, #0
 80055b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	2200      	movs	r2, #0
 80055b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	e007      	b.n	80055d0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	699b      	ldr	r3, [r3, #24]
 80055c6:	f003 0302 	and.w	r3, r3, #2
 80055ca:	2b02      	cmp	r3, #2
 80055cc:	d1c4      	bne.n	8005558 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80055ce:	2300      	movs	r3, #0
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	3710      	adds	r7, #16
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}

080055d8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b084      	sub	sp, #16
 80055dc:	af00      	add	r7, sp, #0
 80055de:	60f8      	str	r0, [r7, #12]
 80055e0:	60b9      	str	r1, [r7, #8]
 80055e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80055e4:	e02f      	b.n	8005646 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80055e6:	687a      	ldr	r2, [r7, #4]
 80055e8:	68b9      	ldr	r1, [r7, #8]
 80055ea:	68f8      	ldr	r0, [r7, #12]
 80055ec:	f000 f8c4 	bl	8005778 <I2C_IsErrorOccurred>
 80055f0:	4603      	mov	r3, r0
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d001      	beq.n	80055fa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80055f6:	2301      	movs	r3, #1
 80055f8:	e02d      	b.n	8005656 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055fa:	f7fd f9d7 	bl	80029ac <HAL_GetTick>
 80055fe:	4602      	mov	r2, r0
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	1ad3      	subs	r3, r2, r3
 8005604:	68ba      	ldr	r2, [r7, #8]
 8005606:	429a      	cmp	r2, r3
 8005608:	d302      	bcc.n	8005610 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d11a      	bne.n	8005646 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	699b      	ldr	r3, [r3, #24]
 8005616:	f003 0320 	and.w	r3, r3, #32
 800561a:	2b20      	cmp	r3, #32
 800561c:	d013      	beq.n	8005646 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005622:	f043 0220 	orr.w	r2, r3, #32
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2220      	movs	r2, #32
 800562e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2200      	movs	r2, #0
 8005636:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2200      	movs	r2, #0
 800563e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	e007      	b.n	8005656 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	699b      	ldr	r3, [r3, #24]
 800564c:	f003 0320 	and.w	r3, r3, #32
 8005650:	2b20      	cmp	r3, #32
 8005652:	d1c8      	bne.n	80055e6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005654:	2300      	movs	r3, #0
}
 8005656:	4618      	mov	r0, r3
 8005658:	3710      	adds	r7, #16
 800565a:	46bd      	mov	sp, r7
 800565c:	bd80      	pop	{r7, pc}
	...

08005660 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b086      	sub	sp, #24
 8005664:	af00      	add	r7, sp, #0
 8005666:	60f8      	str	r0, [r7, #12]
 8005668:	60b9      	str	r1, [r7, #8]
 800566a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800566c:	2300      	movs	r3, #0
 800566e:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8005670:	e071      	b.n	8005756 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005672:	687a      	ldr	r2, [r7, #4]
 8005674:	68b9      	ldr	r1, [r7, #8]
 8005676:	68f8      	ldr	r0, [r7, #12]
 8005678:	f000 f87e 	bl	8005778 <I2C_IsErrorOccurred>
 800567c:	4603      	mov	r3, r0
 800567e:	2b00      	cmp	r3, #0
 8005680:	d001      	beq.n	8005686 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8005682:	2301      	movs	r3, #1
 8005684:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	699b      	ldr	r3, [r3, #24]
 800568c:	f003 0320 	and.w	r3, r3, #32
 8005690:	2b20      	cmp	r3, #32
 8005692:	d13b      	bne.n	800570c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8005694:	7dfb      	ldrb	r3, [r7, #23]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d138      	bne.n	800570c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	699b      	ldr	r3, [r3, #24]
 80056a0:	f003 0304 	and.w	r3, r3, #4
 80056a4:	2b04      	cmp	r3, #4
 80056a6:	d105      	bne.n	80056b4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d001      	beq.n	80056b4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80056b0:	2300      	movs	r3, #0
 80056b2:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	699b      	ldr	r3, [r3, #24]
 80056ba:	f003 0310 	and.w	r3, r3, #16
 80056be:	2b10      	cmp	r3, #16
 80056c0:	d121      	bne.n	8005706 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	2210      	movs	r2, #16
 80056c8:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2204      	movs	r2, #4
 80056ce:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	2220      	movs	r2, #32
 80056d6:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	6859      	ldr	r1, [r3, #4]
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	4b24      	ldr	r3, [pc, #144]	@ (8005774 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80056e4:	400b      	ands	r3, r1
 80056e6:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2220      	movs	r2, #32
 80056ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2200      	movs	r2, #0
 80056f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2200      	movs	r2, #0
 80056fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8005700:	2301      	movs	r3, #1
 8005702:	75fb      	strb	r3, [r7, #23]
 8005704:	e002      	b.n	800570c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	2200      	movs	r2, #0
 800570a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800570c:	f7fd f94e 	bl	80029ac <HAL_GetTick>
 8005710:	4602      	mov	r2, r0
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	1ad3      	subs	r3, r2, r3
 8005716:	68ba      	ldr	r2, [r7, #8]
 8005718:	429a      	cmp	r2, r3
 800571a:	d302      	bcc.n	8005722 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d119      	bne.n	8005756 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8005722:	7dfb      	ldrb	r3, [r7, #23]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d116      	bne.n	8005756 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	699b      	ldr	r3, [r3, #24]
 800572e:	f003 0304 	and.w	r3, r3, #4
 8005732:	2b04      	cmp	r3, #4
 8005734:	d00f      	beq.n	8005756 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800573a:	f043 0220 	orr.w	r2, r3, #32
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2220      	movs	r2, #32
 8005746:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2200      	movs	r2, #0
 800574e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	699b      	ldr	r3, [r3, #24]
 800575c:	f003 0304 	and.w	r3, r3, #4
 8005760:	2b04      	cmp	r3, #4
 8005762:	d002      	beq.n	800576a <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8005764:	7dfb      	ldrb	r3, [r7, #23]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d083      	beq.n	8005672 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800576a:	7dfb      	ldrb	r3, [r7, #23]
}
 800576c:	4618      	mov	r0, r3
 800576e:	3718      	adds	r7, #24
 8005770:	46bd      	mov	sp, r7
 8005772:	bd80      	pop	{r7, pc}
 8005774:	fe00e800 	.word	0xfe00e800

08005778 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b08a      	sub	sp, #40	@ 0x28
 800577c:	af00      	add	r7, sp, #0
 800577e:	60f8      	str	r0, [r7, #12]
 8005780:	60b9      	str	r1, [r7, #8]
 8005782:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005784:	2300      	movs	r3, #0
 8005786:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	699b      	ldr	r3, [r3, #24]
 8005790:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005792:	2300      	movs	r3, #0
 8005794:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800579a:	69bb      	ldr	r3, [r7, #24]
 800579c:	f003 0310 	and.w	r3, r3, #16
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d068      	beq.n	8005876 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	2210      	movs	r2, #16
 80057aa:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80057ac:	e049      	b.n	8005842 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80057ae:	68bb      	ldr	r3, [r7, #8]
 80057b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057b4:	d045      	beq.n	8005842 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80057b6:	f7fd f8f9 	bl	80029ac <HAL_GetTick>
 80057ba:	4602      	mov	r2, r0
 80057bc:	69fb      	ldr	r3, [r7, #28]
 80057be:	1ad3      	subs	r3, r2, r3
 80057c0:	68ba      	ldr	r2, [r7, #8]
 80057c2:	429a      	cmp	r2, r3
 80057c4:	d302      	bcc.n	80057cc <I2C_IsErrorOccurred+0x54>
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d13a      	bne.n	8005842 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80057d6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80057de:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	699b      	ldr	r3, [r3, #24]
 80057e6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80057ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057ee:	d121      	bne.n	8005834 <I2C_IsErrorOccurred+0xbc>
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80057f6:	d01d      	beq.n	8005834 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80057f8:	7cfb      	ldrb	r3, [r7, #19]
 80057fa:	2b20      	cmp	r3, #32
 80057fc:	d01a      	beq.n	8005834 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	685a      	ldr	r2, [r3, #4]
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800580c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800580e:	f7fd f8cd 	bl	80029ac <HAL_GetTick>
 8005812:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005814:	e00e      	b.n	8005834 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005816:	f7fd f8c9 	bl	80029ac <HAL_GetTick>
 800581a:	4602      	mov	r2, r0
 800581c:	69fb      	ldr	r3, [r7, #28]
 800581e:	1ad3      	subs	r3, r2, r3
 8005820:	2b19      	cmp	r3, #25
 8005822:	d907      	bls.n	8005834 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005824:	6a3b      	ldr	r3, [r7, #32]
 8005826:	f043 0320 	orr.w	r3, r3, #32
 800582a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800582c:	2301      	movs	r3, #1
 800582e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005832:	e006      	b.n	8005842 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	699b      	ldr	r3, [r3, #24]
 800583a:	f003 0320 	and.w	r3, r3, #32
 800583e:	2b20      	cmp	r3, #32
 8005840:	d1e9      	bne.n	8005816 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	699b      	ldr	r3, [r3, #24]
 8005848:	f003 0320 	and.w	r3, r3, #32
 800584c:	2b20      	cmp	r3, #32
 800584e:	d003      	beq.n	8005858 <I2C_IsErrorOccurred+0xe0>
 8005850:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005854:	2b00      	cmp	r3, #0
 8005856:	d0aa      	beq.n	80057ae <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005858:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800585c:	2b00      	cmp	r3, #0
 800585e:	d103      	bne.n	8005868 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	2220      	movs	r2, #32
 8005866:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005868:	6a3b      	ldr	r3, [r7, #32]
 800586a:	f043 0304 	orr.w	r3, r3, #4
 800586e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005870:	2301      	movs	r3, #1
 8005872:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	699b      	ldr	r3, [r3, #24]
 800587c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800587e:	69bb      	ldr	r3, [r7, #24]
 8005880:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005884:	2b00      	cmp	r3, #0
 8005886:	d00b      	beq.n	80058a0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005888:	6a3b      	ldr	r3, [r7, #32]
 800588a:	f043 0301 	orr.w	r3, r3, #1
 800588e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005898:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800589a:	2301      	movs	r3, #1
 800589c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80058a0:	69bb      	ldr	r3, [r7, #24]
 80058a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d00b      	beq.n	80058c2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80058aa:	6a3b      	ldr	r3, [r7, #32]
 80058ac:	f043 0308 	orr.w	r3, r3, #8
 80058b0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80058ba:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80058bc:	2301      	movs	r3, #1
 80058be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80058c2:	69bb      	ldr	r3, [r7, #24]
 80058c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d00b      	beq.n	80058e4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80058cc:	6a3b      	ldr	r3, [r7, #32]
 80058ce:	f043 0302 	orr.w	r3, r3, #2
 80058d2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80058dc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80058de:	2301      	movs	r3, #1
 80058e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80058e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d01c      	beq.n	8005926 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80058ec:	68f8      	ldr	r0, [r7, #12]
 80058ee:	f7ff fdaf 	bl	8005450 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	6859      	ldr	r1, [r3, #4]
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	4b0d      	ldr	r3, [pc, #52]	@ (8005934 <I2C_IsErrorOccurred+0x1bc>)
 80058fe:	400b      	ands	r3, r1
 8005900:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005906:	6a3b      	ldr	r3, [r7, #32]
 8005908:	431a      	orrs	r2, r3
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	2220      	movs	r2, #32
 8005912:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	2200      	movs	r2, #0
 800591a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	2200      	movs	r2, #0
 8005922:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005926:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800592a:	4618      	mov	r0, r3
 800592c:	3728      	adds	r7, #40	@ 0x28
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}
 8005932:	bf00      	nop
 8005934:	fe00e800 	.word	0xfe00e800

08005938 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005938:	b480      	push	{r7}
 800593a:	b087      	sub	sp, #28
 800593c:	af00      	add	r7, sp, #0
 800593e:	60f8      	str	r0, [r7, #12]
 8005940:	607b      	str	r3, [r7, #4]
 8005942:	460b      	mov	r3, r1
 8005944:	817b      	strh	r3, [r7, #10]
 8005946:	4613      	mov	r3, r2
 8005948:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800594a:	897b      	ldrh	r3, [r7, #10]
 800594c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005950:	7a7b      	ldrb	r3, [r7, #9]
 8005952:	041b      	lsls	r3, r3, #16
 8005954:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005958:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800595e:	6a3b      	ldr	r3, [r7, #32]
 8005960:	4313      	orrs	r3, r2
 8005962:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005966:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	685a      	ldr	r2, [r3, #4]
 800596e:	6a3b      	ldr	r3, [r7, #32]
 8005970:	0d5b      	lsrs	r3, r3, #21
 8005972:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005976:	4b08      	ldr	r3, [pc, #32]	@ (8005998 <I2C_TransferConfig+0x60>)
 8005978:	430b      	orrs	r3, r1
 800597a:	43db      	mvns	r3, r3
 800597c:	ea02 0103 	and.w	r1, r2, r3
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	697a      	ldr	r2, [r7, #20]
 8005986:	430a      	orrs	r2, r1
 8005988:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800598a:	bf00      	nop
 800598c:	371c      	adds	r7, #28
 800598e:	46bd      	mov	sp, r7
 8005990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005994:	4770      	bx	lr
 8005996:	bf00      	nop
 8005998:	03ff63ff 	.word	0x03ff63ff

0800599c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800599c:	b480      	push	{r7}
 800599e:	b083      	sub	sp, #12
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
 80059a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	2b20      	cmp	r3, #32
 80059b0:	d138      	bne.n	8005a24 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80059b8:	2b01      	cmp	r3, #1
 80059ba:	d101      	bne.n	80059c0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80059bc:	2302      	movs	r3, #2
 80059be:	e032      	b.n	8005a26 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2201      	movs	r2, #1
 80059c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2224      	movs	r2, #36	@ 0x24
 80059cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	681a      	ldr	r2, [r3, #0]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f022 0201 	bic.w	r2, r2, #1
 80059de:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	681a      	ldr	r2, [r3, #0]
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80059ee:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	6819      	ldr	r1, [r3, #0]
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	683a      	ldr	r2, [r7, #0]
 80059fc:	430a      	orrs	r2, r1
 80059fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681a      	ldr	r2, [r3, #0]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f042 0201 	orr.w	r2, r2, #1
 8005a0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2220      	movs	r2, #32
 8005a14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005a20:	2300      	movs	r3, #0
 8005a22:	e000      	b.n	8005a26 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005a24:	2302      	movs	r3, #2
  }
}
 8005a26:	4618      	mov	r0, r3
 8005a28:	370c      	adds	r7, #12
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a30:	4770      	bx	lr

08005a32 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005a32:	b480      	push	{r7}
 8005a34:	b085      	sub	sp, #20
 8005a36:	af00      	add	r7, sp, #0
 8005a38:	6078      	str	r0, [r7, #4]
 8005a3a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a42:	b2db      	uxtb	r3, r3
 8005a44:	2b20      	cmp	r3, #32
 8005a46:	d139      	bne.n	8005abc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005a4e:	2b01      	cmp	r3, #1
 8005a50:	d101      	bne.n	8005a56 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005a52:	2302      	movs	r3, #2
 8005a54:	e033      	b.n	8005abe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2201      	movs	r2, #1
 8005a5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2224      	movs	r2, #36	@ 0x24
 8005a62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	681a      	ldr	r2, [r3, #0]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f022 0201 	bic.w	r2, r2, #1
 8005a74:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005a84:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	021b      	lsls	r3, r3, #8
 8005a8a:	68fa      	ldr	r2, [r7, #12]
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	68fa      	ldr	r2, [r7, #12]
 8005a96:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	681a      	ldr	r2, [r3, #0]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f042 0201 	orr.w	r2, r2, #1
 8005aa6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2220      	movs	r2, #32
 8005aac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005ab8:	2300      	movs	r3, #0
 8005aba:	e000      	b.n	8005abe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005abc:	2302      	movs	r3, #2
  }
}
 8005abe:	4618      	mov	r0, r3
 8005ac0:	3714      	adds	r7, #20
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac8:	4770      	bx	lr
	...

08005acc <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005acc:	b480      	push	{r7}
 8005ace:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005ad0:	4b05      	ldr	r3, [pc, #20]	@ (8005ae8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4a04      	ldr	r2, [pc, #16]	@ (8005ae8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005ad6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ada:	6013      	str	r3, [r2, #0]
}
 8005adc:	bf00      	nop
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae4:	4770      	bx	lr
 8005ae6:	bf00      	nop
 8005ae8:	58000400 	.word	0x58000400

08005aec <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005aec:	b480      	push	{r7}
 8005aee:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8005af0:	4b04      	ldr	r3, [pc, #16]	@ (8005b04 <HAL_PWREx_GetVoltageRange+0x18>)
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	46bd      	mov	sp, r7
 8005afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b00:	4770      	bx	lr
 8005b02:	bf00      	nop
 8005b04:	58000400 	.word	0x58000400

08005b08 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b083      	sub	sp, #12
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	4603      	mov	r3, r0
 8005b10:	71fb      	strb	r3, [r7, #7]
  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 8005b12:	4b11      	ldr	r3, [pc, #68]	@ (8005b58 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f023 0307 	bic.w	r3, r3, #7
 8005b1a:	4a0f      	ldr	r2, [pc, #60]	@ (8005b58 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005b1c:	f043 0302 	orr.w	r3, r3, #2
 8005b20:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005b22:	4b0e      	ldr	r3, [pc, #56]	@ (8005b5c <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8005b24:	691b      	ldr	r3, [r3, #16]
 8005b26:	4a0d      	ldr	r2, [pc, #52]	@ (8005b5c <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8005b28:	f043 0304 	orr.w	r3, r3, #4
 8005b2c:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8005b2e:	79fb      	ldrb	r3, [r7, #7]
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d101      	bne.n	8005b38 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8005b34:	bf30      	wfi
 8005b36:	e002      	b.n	8005b3e <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8005b38:	bf40      	sev
    __WFE();
 8005b3a:	bf20      	wfe
    __WFE();
 8005b3c:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005b3e:	4b07      	ldr	r3, [pc, #28]	@ (8005b5c <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8005b40:	691b      	ldr	r3, [r3, #16]
 8005b42:	4a06      	ldr	r2, [pc, #24]	@ (8005b5c <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8005b44:	f023 0304 	bic.w	r3, r3, #4
 8005b48:	6113      	str	r3, [r2, #16]
}
 8005b4a:	bf00      	nop
 8005b4c:	370c      	adds	r7, #12
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b54:	4770      	bx	lr
 8005b56:	bf00      	nop
 8005b58:	58000400 	.word	0x58000400
 8005b5c:	e000ed00 	.word	0xe000ed00

08005b60 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8005b60:	b480      	push	{r7}
 8005b62:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8005b64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005b6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b72:	d101      	bne.n	8005b78 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8005b74:	2301      	movs	r3, #1
 8005b76:	e000      	b.n	8005b7a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8005b78:	2300      	movs	r3, #0
}
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b82:	4770      	bx	lr

08005b84 <LL_RCC_HSE_Enable>:
{
 8005b84:	b480      	push	{r7}
 8005b86:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8005b88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005b92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b96:	6013      	str	r3, [r2, #0]
}
 8005b98:	bf00      	nop
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba0:	4770      	bx	lr

08005ba2 <LL_RCC_HSE_Disable>:
{
 8005ba2:	b480      	push	{r7}
 8005ba4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8005ba6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005bb0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005bb4:	6013      	str	r3, [r2, #0]
}
 8005bb6:	bf00      	nop
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbe:	4770      	bx	lr

08005bc0 <LL_RCC_HSE_IsReady>:
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005bc4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005bd2:	d101      	bne.n	8005bd8 <LL_RCC_HSE_IsReady+0x18>
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	e000      	b.n	8005bda <LL_RCC_HSE_IsReady+0x1a>
 8005bd8:	2300      	movs	r3, #0
}
 8005bda:	4618      	mov	r0, r3
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be2:	4770      	bx	lr

08005be4 <LL_RCC_HSI_Enable>:
{
 8005be4:	b480      	push	{r7}
 8005be6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005be8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005bf2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bf6:	6013      	str	r3, [r2, #0]
}
 8005bf8:	bf00      	nop
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c00:	4770      	bx	lr

08005c02 <LL_RCC_HSI_Disable>:
{
 8005c02:	b480      	push	{r7}
 8005c04:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8005c06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005c10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c14:	6013      	str	r3, [r2, #0]
}
 8005c16:	bf00      	nop
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1e:	4770      	bx	lr

08005c20 <LL_RCC_HSI_IsReady>:
{
 8005c20:	b480      	push	{r7}
 8005c22:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005c24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c32:	d101      	bne.n	8005c38 <LL_RCC_HSI_IsReady+0x18>
 8005c34:	2301      	movs	r3, #1
 8005c36:	e000      	b.n	8005c3a <LL_RCC_HSI_IsReady+0x1a>
 8005c38:	2300      	movs	r3, #0
}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c42:	4770      	bx	lr

08005c44 <LL_RCC_HSI_SetCalibTrimming>:
{
 8005c44:	b480      	push	{r7}
 8005c46:	b083      	sub	sp, #12
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8005c4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	061b      	lsls	r3, r3, #24
 8005c5a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	604b      	str	r3, [r1, #4]
}
 8005c62:	bf00      	nop
 8005c64:	370c      	adds	r7, #12
 8005c66:	46bd      	mov	sp, r7
 8005c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6c:	4770      	bx	lr

08005c6e <LL_RCC_HSI48_Enable>:
{
 8005c6e:	b480      	push	{r7}
 8005c70:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8005c72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c76:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c7a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005c7e:	f043 0301 	orr.w	r3, r3, #1
 8005c82:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8005c86:	bf00      	nop
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8e:	4770      	bx	lr

08005c90 <LL_RCC_HSI48_Disable>:
{
 8005c90:	b480      	push	{r7}
 8005c92:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8005c94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c98:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c9c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005ca0:	f023 0301 	bic.w	r3, r3, #1
 8005ca4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8005ca8:	bf00      	nop
 8005caa:	46bd      	mov	sp, r7
 8005cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb0:	4770      	bx	lr

08005cb2 <LL_RCC_HSI48_IsReady>:
{
 8005cb2:	b480      	push	{r7}
 8005cb4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8005cb6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005cba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005cbe:	f003 0302 	and.w	r3, r3, #2
 8005cc2:	2b02      	cmp	r3, #2
 8005cc4:	d101      	bne.n	8005cca <LL_RCC_HSI48_IsReady+0x18>
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	e000      	b.n	8005ccc <LL_RCC_HSI48_IsReady+0x1a>
 8005cca:	2300      	movs	r3, #0
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd4:	4770      	bx	lr

08005cd6 <LL_RCC_LSE_Enable>:
{
 8005cd6:	b480      	push	{r7}
 8005cd8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005cda:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ce2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005ce6:	f043 0301 	orr.w	r3, r3, #1
 8005cea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8005cee:	bf00      	nop
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf6:	4770      	bx	lr

08005cf8 <LL_RCC_LSE_Disable>:
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005cfc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d04:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005d08:	f023 0301 	bic.w	r3, r3, #1
 8005d0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8005d10:	bf00      	nop
 8005d12:	46bd      	mov	sp, r7
 8005d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d18:	4770      	bx	lr

08005d1a <LL_RCC_LSE_EnableBypass>:
{
 8005d1a:	b480      	push	{r7}
 8005d1c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005d1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d26:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005d2a:	f043 0304 	orr.w	r3, r3, #4
 8005d2e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8005d32:	bf00      	nop
 8005d34:	46bd      	mov	sp, r7
 8005d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3a:	4770      	bx	lr

08005d3c <LL_RCC_LSE_DisableBypass>:
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005d40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d48:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005d4c:	f023 0304 	bic.w	r3, r3, #4
 8005d50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8005d54:	bf00      	nop
 8005d56:	46bd      	mov	sp, r7
 8005d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5c:	4770      	bx	lr

08005d5e <LL_RCC_LSE_IsReady>:
{
 8005d5e:	b480      	push	{r7}
 8005d60:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005d62:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d6a:	f003 0302 	and.w	r3, r3, #2
 8005d6e:	2b02      	cmp	r3, #2
 8005d70:	d101      	bne.n	8005d76 <LL_RCC_LSE_IsReady+0x18>
 8005d72:	2301      	movs	r3, #1
 8005d74:	e000      	b.n	8005d78 <LL_RCC_LSE_IsReady+0x1a>
 8005d76:	2300      	movs	r3, #0
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d80:	4770      	bx	lr

08005d82 <LL_RCC_LSI1_Enable>:
{
 8005d82:	b480      	push	{r7}
 8005d84:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005d86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d8e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005d92:	f043 0301 	orr.w	r3, r3, #1
 8005d96:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8005d9a:	bf00      	nop
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da2:	4770      	bx	lr

08005da4 <LL_RCC_LSI1_Disable>:
{
 8005da4:	b480      	push	{r7}
 8005da6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005da8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005dac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005db0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005db4:	f023 0301 	bic.w	r3, r3, #1
 8005db8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8005dbc:	bf00      	nop
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc4:	4770      	bx	lr

08005dc6 <LL_RCC_LSI1_IsReady>:
{
 8005dc6:	b480      	push	{r7}
 8005dc8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8005dca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005dce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005dd2:	f003 0302 	and.w	r3, r3, #2
 8005dd6:	2b02      	cmp	r3, #2
 8005dd8:	d101      	bne.n	8005dde <LL_RCC_LSI1_IsReady+0x18>
 8005dda:	2301      	movs	r3, #1
 8005ddc:	e000      	b.n	8005de0 <LL_RCC_LSI1_IsReady+0x1a>
 8005dde:	2300      	movs	r3, #0
}
 8005de0:	4618      	mov	r0, r3
 8005de2:	46bd      	mov	sp, r7
 8005de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de8:	4770      	bx	lr

08005dea <LL_RCC_LSI2_Enable>:
{
 8005dea:	b480      	push	{r7}
 8005dec:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8005dee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005df2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005df6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005dfa:	f043 0304 	orr.w	r3, r3, #4
 8005dfe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8005e02:	bf00      	nop
 8005e04:	46bd      	mov	sp, r7
 8005e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0a:	4770      	bx	lr

08005e0c <LL_RCC_LSI2_Disable>:
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8005e10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e18:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005e1c:	f023 0304 	bic.w	r3, r3, #4
 8005e20:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8005e24:	bf00      	nop
 8005e26:	46bd      	mov	sp, r7
 8005e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2c:	4770      	bx	lr

08005e2e <LL_RCC_LSI2_IsReady>:
{
 8005e2e:	b480      	push	{r7}
 8005e30:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8005e32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e3a:	f003 0308 	and.w	r3, r3, #8
 8005e3e:	2b08      	cmp	r3, #8
 8005e40:	d101      	bne.n	8005e46 <LL_RCC_LSI2_IsReady+0x18>
 8005e42:	2301      	movs	r3, #1
 8005e44:	e000      	b.n	8005e48 <LL_RCC_LSI2_IsReady+0x1a>
 8005e46:	2300      	movs	r3, #0
}
 8005e48:	4618      	mov	r0, r3
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e50:	4770      	bx	lr

08005e52 <LL_RCC_LSI2_SetTrimming>:
{
 8005e52:	b480      	push	{r7}
 8005e54:	b083      	sub	sp, #12
 8005e56:	af00      	add	r7, sp, #0
 8005e58:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8005e5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e62:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	021b      	lsls	r3, r3, #8
 8005e6a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8005e74:	bf00      	nop
 8005e76:	370c      	adds	r7, #12
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7e:	4770      	bx	lr

08005e80 <LL_RCC_MSI_Enable>:
{
 8005e80:	b480      	push	{r7}
 8005e82:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005e84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005e8e:	f043 0301 	orr.w	r3, r3, #1
 8005e92:	6013      	str	r3, [r2, #0]
}
 8005e94:	bf00      	nop
 8005e96:	46bd      	mov	sp, r7
 8005e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9c:	4770      	bx	lr

08005e9e <LL_RCC_MSI_Disable>:
{
 8005e9e:	b480      	push	{r7}
 8005ea0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005ea2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005eac:	f023 0301 	bic.w	r3, r3, #1
 8005eb0:	6013      	str	r3, [r2, #0]
}
 8005eb2:	bf00      	nop
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eba:	4770      	bx	lr

08005ebc <LL_RCC_MSI_IsReady>:
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005ec0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f003 0302 	and.w	r3, r3, #2
 8005eca:	2b02      	cmp	r3, #2
 8005ecc:	d101      	bne.n	8005ed2 <LL_RCC_MSI_IsReady+0x16>
 8005ece:	2301      	movs	r3, #1
 8005ed0:	e000      	b.n	8005ed4 <LL_RCC_MSI_IsReady+0x18>
 8005ed2:	2300      	movs	r3, #0
}
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005edc:	4770      	bx	lr

08005ede <LL_RCC_MSI_SetRange>:
{
 8005ede:	b480      	push	{r7}
 8005ee0:	b083      	sub	sp, #12
 8005ee2:	af00      	add	r7, sp, #0
 8005ee4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8005ee6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005ef0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	600b      	str	r3, [r1, #0]
}
 8005efa:	bf00      	nop
 8005efc:	370c      	adds	r7, #12
 8005efe:	46bd      	mov	sp, r7
 8005f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f04:	4770      	bx	lr

08005f06 <LL_RCC_MSI_GetRange>:
{
 8005f06:	b480      	push	{r7}
 8005f08:	b083      	sub	sp, #12
 8005f0a:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8005f0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f16:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2bb0      	cmp	r3, #176	@ 0xb0
 8005f1c:	d901      	bls.n	8005f22 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8005f1e:	23b0      	movs	r3, #176	@ 0xb0
 8005f20:	607b      	str	r3, [r7, #4]
  return msiRange;
 8005f22:	687b      	ldr	r3, [r7, #4]
}
 8005f24:	4618      	mov	r0, r3
 8005f26:	370c      	adds	r7, #12
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2e:	4770      	bx	lr

08005f30 <LL_RCC_MSI_SetCalibTrimming>:
{
 8005f30:	b480      	push	{r7}
 8005f32:	b083      	sub	sp, #12
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005f38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	021b      	lsls	r3, r3, #8
 8005f46:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	604b      	str	r3, [r1, #4]
}
 8005f4e:	bf00      	nop
 8005f50:	370c      	adds	r7, #12
 8005f52:	46bd      	mov	sp, r7
 8005f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f58:	4770      	bx	lr

08005f5a <LL_RCC_SetSysClkSource>:
{
 8005f5a:	b480      	push	{r7}
 8005f5c:	b083      	sub	sp, #12
 8005f5e:	af00      	add	r7, sp, #0
 8005f60:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8005f62:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f66:	689b      	ldr	r3, [r3, #8]
 8005f68:	f023 0203 	bic.w	r2, r3, #3
 8005f6c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	4313      	orrs	r3, r2
 8005f74:	608b      	str	r3, [r1, #8]
}
 8005f76:	bf00      	nop
 8005f78:	370c      	adds	r7, #12
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f80:	4770      	bx	lr

08005f82 <LL_RCC_GetSysClkSource>:
{
 8005f82:	b480      	push	{r7}
 8005f84:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005f86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f8a:	689b      	ldr	r3, [r3, #8]
 8005f8c:	f003 030c 	and.w	r3, r3, #12
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	46bd      	mov	sp, r7
 8005f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f98:	4770      	bx	lr

08005f9a <LL_RCC_SetAHBPrescaler>:
{
 8005f9a:	b480      	push	{r7}
 8005f9c:	b083      	sub	sp, #12
 8005f9e:	af00      	add	r7, sp, #0
 8005fa0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8005fa2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fa6:	689b      	ldr	r3, [r3, #8]
 8005fa8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005fac:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	608b      	str	r3, [r1, #8]
}
 8005fb6:	bf00      	nop
 8005fb8:	370c      	adds	r7, #12
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc0:	4770      	bx	lr

08005fc2 <LL_C2_RCC_SetAHBPrescaler>:
{
 8005fc2:	b480      	push	{r7}
 8005fc4:	b083      	sub	sp, #12
 8005fc6:	af00      	add	r7, sp, #0
 8005fc8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8005fca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fce:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005fd2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005fd6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8005fe2:	bf00      	nop
 8005fe4:	370c      	adds	r7, #12
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fec:	4770      	bx	lr

08005fee <LL_RCC_SetAHB4Prescaler>:
{
 8005fee:	b480      	push	{r7}
 8005ff0:	b083      	sub	sp, #12
 8005ff2:	af00      	add	r7, sp, #0
 8005ff4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8005ff6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ffa:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005ffe:	f023 020f 	bic.w	r2, r3, #15
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	091b      	lsrs	r3, r3, #4
 8006006:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800600a:	4313      	orrs	r3, r2
 800600c:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8006010:	bf00      	nop
 8006012:	370c      	adds	r7, #12
 8006014:	46bd      	mov	sp, r7
 8006016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601a:	4770      	bx	lr

0800601c <LL_RCC_SetAPB1Prescaler>:
{
 800601c:	b480      	push	{r7}
 800601e:	b083      	sub	sp, #12
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8006024:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006028:	689b      	ldr	r3, [r3, #8]
 800602a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800602e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	4313      	orrs	r3, r2
 8006036:	608b      	str	r3, [r1, #8]
}
 8006038:	bf00      	nop
 800603a:	370c      	adds	r7, #12
 800603c:	46bd      	mov	sp, r7
 800603e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006042:	4770      	bx	lr

08006044 <LL_RCC_SetAPB2Prescaler>:
{
 8006044:	b480      	push	{r7}
 8006046:	b083      	sub	sp, #12
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800604c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006050:	689b      	ldr	r3, [r3, #8]
 8006052:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006056:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	4313      	orrs	r3, r2
 800605e:	608b      	str	r3, [r1, #8]
}
 8006060:	bf00      	nop
 8006062:	370c      	adds	r7, #12
 8006064:	46bd      	mov	sp, r7
 8006066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606a:	4770      	bx	lr

0800606c <LL_RCC_GetAHBPrescaler>:
{
 800606c:	b480      	push	{r7}
 800606e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8006070:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006074:	689b      	ldr	r3, [r3, #8]
 8006076:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800607a:	4618      	mov	r0, r3
 800607c:	46bd      	mov	sp, r7
 800607e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006082:	4770      	bx	lr

08006084 <LL_RCC_GetAHB4Prescaler>:
{
 8006084:	b480      	push	{r7}
 8006086:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8006088:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800608c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006090:	011b      	lsls	r3, r3, #4
 8006092:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8006096:	4618      	mov	r0, r3
 8006098:	46bd      	mov	sp, r7
 800609a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609e:	4770      	bx	lr

080060a0 <LL_RCC_GetAPB1Prescaler>:
{
 80060a0:	b480      	push	{r7}
 80060a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80060a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060a8:	689b      	ldr	r3, [r3, #8]
 80060aa:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 80060ae:	4618      	mov	r0, r3
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr

080060b8 <LL_RCC_GetAPB2Prescaler>:
{
 80060b8:	b480      	push	{r7}
 80060ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80060bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060c0:	689b      	ldr	r3, [r3, #8]
 80060c2:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	46bd      	mov	sp, r7
 80060ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ce:	4770      	bx	lr

080060d0 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80060d0:	b480      	push	{r7}
 80060d2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80060d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80060de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80060e2:	6013      	str	r3, [r2, #0]
}
 80060e4:	bf00      	nop
 80060e6:	46bd      	mov	sp, r7
 80060e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ec:	4770      	bx	lr

080060ee <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80060ee:	b480      	push	{r7}
 80060f0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80060f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80060fc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006100:	6013      	str	r3, [r2, #0]
}
 8006102:	bf00      	nop
 8006104:	46bd      	mov	sp, r7
 8006106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610a:	4770      	bx	lr

0800610c <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800610c:	b480      	push	{r7}
 800610e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8006110:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800611a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800611e:	d101      	bne.n	8006124 <LL_RCC_PLL_IsReady+0x18>
 8006120:	2301      	movs	r3, #1
 8006122:	e000      	b.n	8006126 <LL_RCC_PLL_IsReady+0x1a>
 8006124:	2300      	movs	r3, #0
}
 8006126:	4618      	mov	r0, r3
 8006128:	46bd      	mov	sp, r7
 800612a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612e:	4770      	bx	lr

08006130 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8006130:	b480      	push	{r7}
 8006132:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006134:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006138:	68db      	ldr	r3, [r3, #12]
 800613a:	0a1b      	lsrs	r3, r3, #8
 800613c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8006140:	4618      	mov	r0, r3
 8006142:	46bd      	mov	sp, r7
 8006144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006148:	4770      	bx	lr

0800614a <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800614a:	b480      	push	{r7}
 800614c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800614e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006152:	68db      	ldr	r3, [r3, #12]
 8006154:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8006158:	4618      	mov	r0, r3
 800615a:	46bd      	mov	sp, r7
 800615c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006160:	4770      	bx	lr

08006162 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8006162:	b480      	push	{r7}
 8006164:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006166:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800616a:	68db      	ldr	r3, [r3, #12]
 800616c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8006170:	4618      	mov	r0, r3
 8006172:	46bd      	mov	sp, r7
 8006174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006178:	4770      	bx	lr

0800617a <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800617a:	b480      	push	{r7}
 800617c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800617e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006182:	68db      	ldr	r3, [r3, #12]
 8006184:	f003 0303 	and.w	r3, r3, #3
}
 8006188:	4618      	mov	r0, r3
 800618a:	46bd      	mov	sp, r7
 800618c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006190:	4770      	bx	lr

08006192 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8006192:	b480      	push	{r7}
 8006194:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8006196:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800619a:	689b      	ldr	r3, [r3, #8]
 800619c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80061a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061a4:	d101      	bne.n	80061aa <LL_RCC_IsActiveFlag_HPRE+0x18>
 80061a6:	2301      	movs	r3, #1
 80061a8:	e000      	b.n	80061ac <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80061aa:	2300      	movs	r3, #0
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	46bd      	mov	sp, r7
 80061b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b4:	4770      	bx	lr

080061b6 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 80061b6:	b480      	push	{r7}
 80061b8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80061ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061be:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80061c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061c6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80061ca:	d101      	bne.n	80061d0 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 80061cc:	2301      	movs	r3, #1
 80061ce:	e000      	b.n	80061d2 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 80061d0:	2300      	movs	r3, #0
}
 80061d2:	4618      	mov	r0, r3
 80061d4:	46bd      	mov	sp, r7
 80061d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061da:	4770      	bx	lr

080061dc <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 80061dc:	b480      	push	{r7}
 80061de:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80061e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061e4:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80061e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80061ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061f0:	d101      	bne.n	80061f6 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80061f2:	2301      	movs	r3, #1
 80061f4:	e000      	b.n	80061f8 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80061f6:	2300      	movs	r3, #0
}
 80061f8:	4618      	mov	r0, r3
 80061fa:	46bd      	mov	sp, r7
 80061fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006200:	4770      	bx	lr

08006202 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8006202:	b480      	push	{r7}
 8006204:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8006206:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800620a:	689b      	ldr	r3, [r3, #8]
 800620c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006210:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006214:	d101      	bne.n	800621a <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8006216:	2301      	movs	r3, #1
 8006218:	e000      	b.n	800621c <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800621a:	2300      	movs	r3, #0
}
 800621c:	4618      	mov	r0, r3
 800621e:	46bd      	mov	sp, r7
 8006220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006224:	4770      	bx	lr

08006226 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8006226:	b480      	push	{r7}
 8006228:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800622a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800622e:	689b      	ldr	r3, [r3, #8]
 8006230:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006234:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006238:	d101      	bne.n	800623e <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800623a:	2301      	movs	r3, #1
 800623c:	e000      	b.n	8006240 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800623e:	2300      	movs	r3, #0
}
 8006240:	4618      	mov	r0, r3
 8006242:	46bd      	mov	sp, r7
 8006244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006248:	4770      	bx	lr
	...

0800624c <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800624c:	b590      	push	{r4, r7, lr}
 800624e:	b08d      	sub	sp, #52	@ 0x34
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d101      	bne.n	800625e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800625a:	2301      	movs	r3, #1
 800625c:	e363      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f003 0320 	and.w	r3, r3, #32
 8006266:	2b00      	cmp	r3, #0
 8006268:	f000 808d 	beq.w	8006386 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800626c:	f7ff fe89 	bl	8005f82 <LL_RCC_GetSysClkSource>
 8006270:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006272:	f7ff ff82 	bl	800617a <LL_RCC_PLL_GetMainSource>
 8006276:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006278:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800627a:	2b00      	cmp	r3, #0
 800627c:	d005      	beq.n	800628a <HAL_RCC_OscConfig+0x3e>
 800627e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006280:	2b0c      	cmp	r3, #12
 8006282:	d147      	bne.n	8006314 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8006284:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006286:	2b01      	cmp	r3, #1
 8006288:	d144      	bne.n	8006314 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	69db      	ldr	r3, [r3, #28]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d101      	bne.n	8006296 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8006292:	2301      	movs	r3, #1
 8006294:	e347      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800629a:	f7ff fe34 	bl	8005f06 <LL_RCC_MSI_GetRange>
 800629e:	4603      	mov	r3, r0
 80062a0:	429c      	cmp	r4, r3
 80062a2:	d914      	bls.n	80062ce <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062a8:	4618      	mov	r0, r3
 80062aa:	f000 fd2f 	bl	8006d0c <RCC_SetFlashLatencyFromMSIRange>
 80062ae:	4603      	mov	r3, r0
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d001      	beq.n	80062b8 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 80062b4:	2301      	movs	r3, #1
 80062b6:	e336      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062bc:	4618      	mov	r0, r3
 80062be:	f7ff fe0e 	bl	8005ede <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6a1b      	ldr	r3, [r3, #32]
 80062c6:	4618      	mov	r0, r3
 80062c8:	f7ff fe32 	bl	8005f30 <LL_RCC_MSI_SetCalibTrimming>
 80062cc:	e013      	b.n	80062f6 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062d2:	4618      	mov	r0, r3
 80062d4:	f7ff fe03 	bl	8005ede <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6a1b      	ldr	r3, [r3, #32]
 80062dc:	4618      	mov	r0, r3
 80062de:	f7ff fe27 	bl	8005f30 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062e6:	4618      	mov	r0, r3
 80062e8:	f000 fd10 	bl	8006d0c <RCC_SetFlashLatencyFromMSIRange>
 80062ec:	4603      	mov	r3, r0
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d001      	beq.n	80062f6 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 80062f2:	2301      	movs	r3, #1
 80062f4:	e317      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80062f6:	f000 fcc9 	bl	8006c8c <HAL_RCC_GetHCLKFreq>
 80062fa:	4603      	mov	r3, r0
 80062fc:	4aa4      	ldr	r2, [pc, #656]	@ (8006590 <HAL_RCC_OscConfig+0x344>)
 80062fe:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006300:	4ba4      	ldr	r3, [pc, #656]	@ (8006594 <HAL_RCC_OscConfig+0x348>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4618      	mov	r0, r3
 8006306:	f7fc fb03 	bl	8002910 <HAL_InitTick>
 800630a:	4603      	mov	r3, r0
 800630c:	2b00      	cmp	r3, #0
 800630e:	d039      	beq.n	8006384 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8006310:	2301      	movs	r3, #1
 8006312:	e308      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	69db      	ldr	r3, [r3, #28]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d01e      	beq.n	800635a <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800631c:	f7ff fdb0 	bl	8005e80 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006320:	f7fc fb44 	bl	80029ac <HAL_GetTick>
 8006324:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8006326:	e008      	b.n	800633a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006328:	f7fc fb40 	bl	80029ac <HAL_GetTick>
 800632c:	4602      	mov	r2, r0
 800632e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006330:	1ad3      	subs	r3, r2, r3
 8006332:	2b02      	cmp	r3, #2
 8006334:	d901      	bls.n	800633a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8006336:	2303      	movs	r3, #3
 8006338:	e2f5      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 800633a:	f7ff fdbf 	bl	8005ebc <LL_RCC_MSI_IsReady>
 800633e:	4603      	mov	r3, r0
 8006340:	2b00      	cmp	r3, #0
 8006342:	d0f1      	beq.n	8006328 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006348:	4618      	mov	r0, r3
 800634a:	f7ff fdc8 	bl	8005ede <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6a1b      	ldr	r3, [r3, #32]
 8006352:	4618      	mov	r0, r3
 8006354:	f7ff fdec 	bl	8005f30 <LL_RCC_MSI_SetCalibTrimming>
 8006358:	e015      	b.n	8006386 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800635a:	f7ff fda0 	bl	8005e9e <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800635e:	f7fc fb25 	bl	80029ac <HAL_GetTick>
 8006362:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8006364:	e008      	b.n	8006378 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006366:	f7fc fb21 	bl	80029ac <HAL_GetTick>
 800636a:	4602      	mov	r2, r0
 800636c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800636e:	1ad3      	subs	r3, r2, r3
 8006370:	2b02      	cmp	r3, #2
 8006372:	d901      	bls.n	8006378 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8006374:	2303      	movs	r3, #3
 8006376:	e2d6      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8006378:	f7ff fda0 	bl	8005ebc <LL_RCC_MSI_IsReady>
 800637c:	4603      	mov	r3, r0
 800637e:	2b00      	cmp	r3, #0
 8006380:	d1f1      	bne.n	8006366 <HAL_RCC_OscConfig+0x11a>
 8006382:	e000      	b.n	8006386 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8006384:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f003 0301 	and.w	r3, r3, #1
 800638e:	2b00      	cmp	r3, #0
 8006390:	d047      	beq.n	8006422 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006392:	f7ff fdf6 	bl	8005f82 <LL_RCC_GetSysClkSource>
 8006396:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006398:	f7ff feef 	bl	800617a <LL_RCC_PLL_GetMainSource>
 800639c:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800639e:	6a3b      	ldr	r3, [r7, #32]
 80063a0:	2b08      	cmp	r3, #8
 80063a2:	d005      	beq.n	80063b0 <HAL_RCC_OscConfig+0x164>
 80063a4:	6a3b      	ldr	r3, [r7, #32]
 80063a6:	2b0c      	cmp	r3, #12
 80063a8:	d108      	bne.n	80063bc <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 80063aa:	69fb      	ldr	r3, [r7, #28]
 80063ac:	2b03      	cmp	r3, #3
 80063ae:	d105      	bne.n	80063bc <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d134      	bne.n	8006422 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 80063b8:	2301      	movs	r3, #1
 80063ba:	e2b4      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	685b      	ldr	r3, [r3, #4]
 80063c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80063c4:	d102      	bne.n	80063cc <HAL_RCC_OscConfig+0x180>
 80063c6:	f7ff fbdd 	bl	8005b84 <LL_RCC_HSE_Enable>
 80063ca:	e001      	b.n	80063d0 <HAL_RCC_OscConfig+0x184>
 80063cc:	f7ff fbe9 	bl	8005ba2 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d012      	beq.n	80063fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063d8:	f7fc fae8 	bl	80029ac <HAL_GetTick>
 80063dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80063de:	e008      	b.n	80063f2 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80063e0:	f7fc fae4 	bl	80029ac <HAL_GetTick>
 80063e4:	4602      	mov	r2, r0
 80063e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063e8:	1ad3      	subs	r3, r2, r3
 80063ea:	2b64      	cmp	r3, #100	@ 0x64
 80063ec:	d901      	bls.n	80063f2 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80063ee:	2303      	movs	r3, #3
 80063f0:	e299      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 80063f2:	f7ff fbe5 	bl	8005bc0 <LL_RCC_HSE_IsReady>
 80063f6:	4603      	mov	r3, r0
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d0f1      	beq.n	80063e0 <HAL_RCC_OscConfig+0x194>
 80063fc:	e011      	b.n	8006422 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063fe:	f7fc fad5 	bl	80029ac <HAL_GetTick>
 8006402:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8006404:	e008      	b.n	8006418 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006406:	f7fc fad1 	bl	80029ac <HAL_GetTick>
 800640a:	4602      	mov	r2, r0
 800640c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800640e:	1ad3      	subs	r3, r2, r3
 8006410:	2b64      	cmp	r3, #100	@ 0x64
 8006412:	d901      	bls.n	8006418 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8006414:	2303      	movs	r3, #3
 8006416:	e286      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8006418:	f7ff fbd2 	bl	8005bc0 <LL_RCC_HSE_IsReady>
 800641c:	4603      	mov	r3, r0
 800641e:	2b00      	cmp	r3, #0
 8006420:	d1f1      	bne.n	8006406 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f003 0302 	and.w	r3, r3, #2
 800642a:	2b00      	cmp	r3, #0
 800642c:	d04c      	beq.n	80064c8 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800642e:	f7ff fda8 	bl	8005f82 <LL_RCC_GetSysClkSource>
 8006432:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006434:	f7ff fea1 	bl	800617a <LL_RCC_PLL_GetMainSource>
 8006438:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800643a:	69bb      	ldr	r3, [r7, #24]
 800643c:	2b04      	cmp	r3, #4
 800643e:	d005      	beq.n	800644c <HAL_RCC_OscConfig+0x200>
 8006440:	69bb      	ldr	r3, [r7, #24]
 8006442:	2b0c      	cmp	r3, #12
 8006444:	d10e      	bne.n	8006464 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	2b02      	cmp	r3, #2
 800644a:	d10b      	bne.n	8006464 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	68db      	ldr	r3, [r3, #12]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d101      	bne.n	8006458 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8006454:	2301      	movs	r3, #1
 8006456:	e266      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	691b      	ldr	r3, [r3, #16]
 800645c:	4618      	mov	r0, r3
 800645e:	f7ff fbf1 	bl	8005c44 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8006462:	e031      	b.n	80064c8 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	68db      	ldr	r3, [r3, #12]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d019      	beq.n	80064a0 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800646c:	f7ff fbba 	bl	8005be4 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006470:	f7fc fa9c 	bl	80029ac <HAL_GetTick>
 8006474:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8006476:	e008      	b.n	800648a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006478:	f7fc fa98 	bl	80029ac <HAL_GetTick>
 800647c:	4602      	mov	r2, r0
 800647e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006480:	1ad3      	subs	r3, r2, r3
 8006482:	2b02      	cmp	r3, #2
 8006484:	d901      	bls.n	800648a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8006486:	2303      	movs	r3, #3
 8006488:	e24d      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 800648a:	f7ff fbc9 	bl	8005c20 <LL_RCC_HSI_IsReady>
 800648e:	4603      	mov	r3, r0
 8006490:	2b00      	cmp	r3, #0
 8006492:	d0f1      	beq.n	8006478 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	691b      	ldr	r3, [r3, #16]
 8006498:	4618      	mov	r0, r3
 800649a:	f7ff fbd3 	bl	8005c44 <LL_RCC_HSI_SetCalibTrimming>
 800649e:	e013      	b.n	80064c8 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80064a0:	f7ff fbaf 	bl	8005c02 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064a4:	f7fc fa82 	bl	80029ac <HAL_GetTick>
 80064a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80064aa:	e008      	b.n	80064be <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80064ac:	f7fc fa7e 	bl	80029ac <HAL_GetTick>
 80064b0:	4602      	mov	r2, r0
 80064b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064b4:	1ad3      	subs	r3, r2, r3
 80064b6:	2b02      	cmp	r3, #2
 80064b8:	d901      	bls.n	80064be <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 80064ba:	2303      	movs	r3, #3
 80064bc:	e233      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 80064be:	f7ff fbaf 	bl	8005c20 <LL_RCC_HSI_IsReady>
 80064c2:	4603      	mov	r3, r0
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d1f1      	bne.n	80064ac <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f003 0308 	and.w	r3, r3, #8
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d106      	bne.n	80064e2 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80064dc:	2b00      	cmp	r3, #0
 80064de:	f000 80a3 	beq.w	8006628 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	695b      	ldr	r3, [r3, #20]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d076      	beq.n	80065d8 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f003 0310 	and.w	r3, r3, #16
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d046      	beq.n	8006584 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 80064f6:	f7ff fc66 	bl	8005dc6 <LL_RCC_LSI1_IsReady>
 80064fa:	4603      	mov	r3, r0
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d113      	bne.n	8006528 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8006500:	f7ff fc3f 	bl	8005d82 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006504:	f7fc fa52 	bl	80029ac <HAL_GetTick>
 8006508:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800650a:	e008      	b.n	800651e <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800650c:	f7fc fa4e 	bl	80029ac <HAL_GetTick>
 8006510:	4602      	mov	r2, r0
 8006512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006514:	1ad3      	subs	r3, r2, r3
 8006516:	2b02      	cmp	r3, #2
 8006518:	d901      	bls.n	800651e <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800651a:	2303      	movs	r3, #3
 800651c:	e203      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 800651e:	f7ff fc52 	bl	8005dc6 <LL_RCC_LSI1_IsReady>
 8006522:	4603      	mov	r3, r0
 8006524:	2b00      	cmp	r3, #0
 8006526:	d0f1      	beq.n	800650c <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8006528:	f7ff fc5f 	bl	8005dea <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800652c:	f7fc fa3e 	bl	80029ac <HAL_GetTick>
 8006530:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8006532:	e008      	b.n	8006546 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8006534:	f7fc fa3a 	bl	80029ac <HAL_GetTick>
 8006538:	4602      	mov	r2, r0
 800653a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800653c:	1ad3      	subs	r3, r2, r3
 800653e:	2b03      	cmp	r3, #3
 8006540:	d901      	bls.n	8006546 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8006542:	2303      	movs	r3, #3
 8006544:	e1ef      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8006546:	f7ff fc72 	bl	8005e2e <LL_RCC_LSI2_IsReady>
 800654a:	4603      	mov	r3, r0
 800654c:	2b00      	cmp	r3, #0
 800654e:	d0f1      	beq.n	8006534 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	699b      	ldr	r3, [r3, #24]
 8006554:	4618      	mov	r0, r3
 8006556:	f7ff fc7c 	bl	8005e52 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800655a:	f7ff fc23 	bl	8005da4 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800655e:	f7fc fa25 	bl	80029ac <HAL_GetTick>
 8006562:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8006564:	e008      	b.n	8006578 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8006566:	f7fc fa21 	bl	80029ac <HAL_GetTick>
 800656a:	4602      	mov	r2, r0
 800656c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800656e:	1ad3      	subs	r3, r2, r3
 8006570:	2b02      	cmp	r3, #2
 8006572:	d901      	bls.n	8006578 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8006574:	2303      	movs	r3, #3
 8006576:	e1d6      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8006578:	f7ff fc25 	bl	8005dc6 <LL_RCC_LSI1_IsReady>
 800657c:	4603      	mov	r3, r0
 800657e:	2b00      	cmp	r3, #0
 8006580:	d1f1      	bne.n	8006566 <HAL_RCC_OscConfig+0x31a>
 8006582:	e051      	b.n	8006628 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8006584:	f7ff fbfd 	bl	8005d82 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006588:	f7fc fa10 	bl	80029ac <HAL_GetTick>
 800658c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 800658e:	e00c      	b.n	80065aa <HAL_RCC_OscConfig+0x35e>
 8006590:	2000000c 	.word	0x2000000c
 8006594:	20000010 	.word	0x20000010
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8006598:	f7fc fa08 	bl	80029ac <HAL_GetTick>
 800659c:	4602      	mov	r2, r0
 800659e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065a0:	1ad3      	subs	r3, r2, r3
 80065a2:	2b02      	cmp	r3, #2
 80065a4:	d901      	bls.n	80065aa <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80065a6:	2303      	movs	r3, #3
 80065a8:	e1bd      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 80065aa:	f7ff fc0c 	bl	8005dc6 <LL_RCC_LSI1_IsReady>
 80065ae:	4603      	mov	r3, r0
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d0f1      	beq.n	8006598 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 80065b4:	f7ff fc2a 	bl	8005e0c <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 80065b8:	e008      	b.n	80065cc <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80065ba:	f7fc f9f7 	bl	80029ac <HAL_GetTick>
 80065be:	4602      	mov	r2, r0
 80065c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065c2:	1ad3      	subs	r3, r2, r3
 80065c4:	2b03      	cmp	r3, #3
 80065c6:	d901      	bls.n	80065cc <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 80065c8:	2303      	movs	r3, #3
 80065ca:	e1ac      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 80065cc:	f7ff fc2f 	bl	8005e2e <LL_RCC_LSI2_IsReady>
 80065d0:	4603      	mov	r3, r0
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d1f1      	bne.n	80065ba <HAL_RCC_OscConfig+0x36e>
 80065d6:	e027      	b.n	8006628 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 80065d8:	f7ff fc18 	bl	8005e0c <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065dc:	f7fc f9e6 	bl	80029ac <HAL_GetTick>
 80065e0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 80065e2:	e008      	b.n	80065f6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80065e4:	f7fc f9e2 	bl	80029ac <HAL_GetTick>
 80065e8:	4602      	mov	r2, r0
 80065ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ec:	1ad3      	subs	r3, r2, r3
 80065ee:	2b03      	cmp	r3, #3
 80065f0:	d901      	bls.n	80065f6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80065f2:	2303      	movs	r3, #3
 80065f4:	e197      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 80065f6:	f7ff fc1a 	bl	8005e2e <LL_RCC_LSI2_IsReady>
 80065fa:	4603      	mov	r3, r0
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d1f1      	bne.n	80065e4 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8006600:	f7ff fbd0 	bl	8005da4 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006604:	f7fc f9d2 	bl	80029ac <HAL_GetTick>
 8006608:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800660a:	e008      	b.n	800661e <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800660c:	f7fc f9ce 	bl	80029ac <HAL_GetTick>
 8006610:	4602      	mov	r2, r0
 8006612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006614:	1ad3      	subs	r3, r2, r3
 8006616:	2b02      	cmp	r3, #2
 8006618:	d901      	bls.n	800661e <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800661a:	2303      	movs	r3, #3
 800661c:	e183      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800661e:	f7ff fbd2 	bl	8005dc6 <LL_RCC_LSI1_IsReady>
 8006622:	4603      	mov	r3, r0
 8006624:	2b00      	cmp	r3, #0
 8006626:	d1f1      	bne.n	800660c <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f003 0304 	and.w	r3, r3, #4
 8006630:	2b00      	cmp	r3, #0
 8006632:	d05b      	beq.n	80066ec <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006634:	4ba7      	ldr	r3, [pc, #668]	@ (80068d4 <HAL_RCC_OscConfig+0x688>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800663c:	2b00      	cmp	r3, #0
 800663e:	d114      	bne.n	800666a <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8006640:	f7ff fa44 	bl	8005acc <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006644:	f7fc f9b2 	bl	80029ac <HAL_GetTick>
 8006648:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800664a:	e008      	b.n	800665e <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800664c:	f7fc f9ae 	bl	80029ac <HAL_GetTick>
 8006650:	4602      	mov	r2, r0
 8006652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006654:	1ad3      	subs	r3, r2, r3
 8006656:	2b02      	cmp	r3, #2
 8006658:	d901      	bls.n	800665e <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800665a:	2303      	movs	r3, #3
 800665c:	e163      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800665e:	4b9d      	ldr	r3, [pc, #628]	@ (80068d4 <HAL_RCC_OscConfig+0x688>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006666:	2b00      	cmp	r3, #0
 8006668:	d0f0      	beq.n	800664c <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	689b      	ldr	r3, [r3, #8]
 800666e:	2b01      	cmp	r3, #1
 8006670:	d102      	bne.n	8006678 <HAL_RCC_OscConfig+0x42c>
 8006672:	f7ff fb30 	bl	8005cd6 <LL_RCC_LSE_Enable>
 8006676:	e00c      	b.n	8006692 <HAL_RCC_OscConfig+0x446>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	689b      	ldr	r3, [r3, #8]
 800667c:	2b05      	cmp	r3, #5
 800667e:	d104      	bne.n	800668a <HAL_RCC_OscConfig+0x43e>
 8006680:	f7ff fb4b 	bl	8005d1a <LL_RCC_LSE_EnableBypass>
 8006684:	f7ff fb27 	bl	8005cd6 <LL_RCC_LSE_Enable>
 8006688:	e003      	b.n	8006692 <HAL_RCC_OscConfig+0x446>
 800668a:	f7ff fb35 	bl	8005cf8 <LL_RCC_LSE_Disable>
 800668e:	f7ff fb55 	bl	8005d3c <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	689b      	ldr	r3, [r3, #8]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d014      	beq.n	80066c4 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800669a:	f7fc f987 	bl	80029ac <HAL_GetTick>
 800669e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80066a0:	e00a      	b.n	80066b8 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066a2:	f7fc f983 	bl	80029ac <HAL_GetTick>
 80066a6:	4602      	mov	r2, r0
 80066a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066aa:	1ad3      	subs	r3, r2, r3
 80066ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d901      	bls.n	80066b8 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 80066b4:	2303      	movs	r3, #3
 80066b6:	e136      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 80066b8:	f7ff fb51 	bl	8005d5e <LL_RCC_LSE_IsReady>
 80066bc:	4603      	mov	r3, r0
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d0ef      	beq.n	80066a2 <HAL_RCC_OscConfig+0x456>
 80066c2:	e013      	b.n	80066ec <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066c4:	f7fc f972 	bl	80029ac <HAL_GetTick>
 80066c8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80066ca:	e00a      	b.n	80066e2 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066cc:	f7fc f96e 	bl	80029ac <HAL_GetTick>
 80066d0:	4602      	mov	r2, r0
 80066d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066d4:	1ad3      	subs	r3, r2, r3
 80066d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80066da:	4293      	cmp	r3, r2
 80066dc:	d901      	bls.n	80066e2 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 80066de:	2303      	movs	r3, #3
 80066e0:	e121      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 80066e2:	f7ff fb3c 	bl	8005d5e <LL_RCC_LSE_IsReady>
 80066e6:	4603      	mov	r3, r0
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d1ef      	bne.n	80066cc <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d02c      	beq.n	8006752 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d014      	beq.n	800672a <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006700:	f7ff fab5 	bl	8005c6e <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006704:	f7fc f952 	bl	80029ac <HAL_GetTick>
 8006708:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800670a:	e008      	b.n	800671e <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800670c:	f7fc f94e 	bl	80029ac <HAL_GetTick>
 8006710:	4602      	mov	r2, r0
 8006712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006714:	1ad3      	subs	r3, r2, r3
 8006716:	2b02      	cmp	r3, #2
 8006718:	d901      	bls.n	800671e <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800671a:	2303      	movs	r3, #3
 800671c:	e103      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 800671e:	f7ff fac8 	bl	8005cb2 <LL_RCC_HSI48_IsReady>
 8006722:	4603      	mov	r3, r0
 8006724:	2b00      	cmp	r3, #0
 8006726:	d0f1      	beq.n	800670c <HAL_RCC_OscConfig+0x4c0>
 8006728:	e013      	b.n	8006752 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800672a:	f7ff fab1 	bl	8005c90 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800672e:	f7fc f93d 	bl	80029ac <HAL_GetTick>
 8006732:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8006734:	e008      	b.n	8006748 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006736:	f7fc f939 	bl	80029ac <HAL_GetTick>
 800673a:	4602      	mov	r2, r0
 800673c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800673e:	1ad3      	subs	r3, r2, r3
 8006740:	2b02      	cmp	r3, #2
 8006742:	d901      	bls.n	8006748 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8006744:	2303      	movs	r3, #3
 8006746:	e0ee      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8006748:	f7ff fab3 	bl	8005cb2 <LL_RCC_HSI48_IsReady>
 800674c:	4603      	mov	r3, r0
 800674e:	2b00      	cmp	r3, #0
 8006750:	d1f1      	bne.n	8006736 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006756:	2b00      	cmp	r3, #0
 8006758:	f000 80e4 	beq.w	8006924 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800675c:	f7ff fc11 	bl	8005f82 <LL_RCC_GetSysClkSource>
 8006760:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8006762:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006766:	68db      	ldr	r3, [r3, #12]
 8006768:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800676e:	2b02      	cmp	r3, #2
 8006770:	f040 80b4 	bne.w	80068dc <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	f003 0203 	and.w	r2, r3, #3
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800677e:	429a      	cmp	r2, r3
 8006780:	d123      	bne.n	80067ca <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800678c:	429a      	cmp	r2, r3
 800678e:	d11c      	bne.n	80067ca <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	0a1b      	lsrs	r3, r3, #8
 8006794:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800679c:	429a      	cmp	r2, r3
 800679e:	d114      	bne.n	80067ca <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80067aa:	429a      	cmp	r2, r3
 80067ac:	d10d      	bne.n	80067ca <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80067b8:	429a      	cmp	r2, r3
 80067ba:	d106      	bne.n	80067ca <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80067c6:	429a      	cmp	r2, r3
 80067c8:	d05d      	beq.n	8006886 <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80067ca:	693b      	ldr	r3, [r7, #16]
 80067cc:	2b0c      	cmp	r3, #12
 80067ce:	d058      	beq.n	8006882 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80067d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d001      	beq.n	80067e2 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 80067de:	2301      	movs	r3, #1
 80067e0:	e0a1      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80067e2:	f7ff fc84 	bl	80060ee <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80067e6:	f7fc f8e1 	bl	80029ac <HAL_GetTick>
 80067ea:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80067ec:	e008      	b.n	8006800 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067ee:	f7fc f8dd 	bl	80029ac <HAL_GetTick>
 80067f2:	4602      	mov	r2, r0
 80067f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067f6:	1ad3      	subs	r3, r2, r3
 80067f8:	2b02      	cmp	r3, #2
 80067fa:	d901      	bls.n	8006800 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 80067fc:	2303      	movs	r3, #3
 80067fe:	e092      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006800:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800680a:	2b00      	cmp	r3, #0
 800680c:	d1ef      	bne.n	80067ee <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800680e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006812:	68da      	ldr	r2, [r3, #12]
 8006814:	4b30      	ldr	r3, [pc, #192]	@ (80068d8 <HAL_RCC_OscConfig+0x68c>)
 8006816:	4013      	ands	r3, r2
 8006818:	687a      	ldr	r2, [r7, #4]
 800681a:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800681c:	687a      	ldr	r2, [r7, #4]
 800681e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006820:	4311      	orrs	r1, r2
 8006822:	687a      	ldr	r2, [r7, #4]
 8006824:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006826:	0212      	lsls	r2, r2, #8
 8006828:	4311      	orrs	r1, r2
 800682a:	687a      	ldr	r2, [r7, #4]
 800682c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800682e:	4311      	orrs	r1, r2
 8006830:	687a      	ldr	r2, [r7, #4]
 8006832:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006834:	4311      	orrs	r1, r2
 8006836:	687a      	ldr	r2, [r7, #4]
 8006838:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800683a:	430a      	orrs	r2, r1
 800683c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006840:	4313      	orrs	r3, r2
 8006842:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006844:	f7ff fc44 	bl	80060d0 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006848:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800684c:	68db      	ldr	r3, [r3, #12]
 800684e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006852:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006856:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006858:	f7fc f8a8 	bl	80029ac <HAL_GetTick>
 800685c:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800685e:	e008      	b.n	8006872 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006860:	f7fc f8a4 	bl	80029ac <HAL_GetTick>
 8006864:	4602      	mov	r2, r0
 8006866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006868:	1ad3      	subs	r3, r2, r3
 800686a:	2b02      	cmp	r3, #2
 800686c:	d901      	bls.n	8006872 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 800686e:	2303      	movs	r3, #3
 8006870:	e059      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006872:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800687c:	2b00      	cmp	r3, #0
 800687e:	d0ef      	beq.n	8006860 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006880:	e050      	b.n	8006924 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006882:	2301      	movs	r3, #1
 8006884:	e04f      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006886:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006890:	2b00      	cmp	r3, #0
 8006892:	d147      	bne.n	8006924 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006894:	f7ff fc1c 	bl	80060d0 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006898:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800689c:	68db      	ldr	r3, [r3, #12]
 800689e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80068a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80068a6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80068a8:	f7fc f880 	bl	80029ac <HAL_GetTick>
 80068ac:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80068ae:	e008      	b.n	80068c2 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068b0:	f7fc f87c 	bl	80029ac <HAL_GetTick>
 80068b4:	4602      	mov	r2, r0
 80068b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068b8:	1ad3      	subs	r3, r2, r3
 80068ba:	2b02      	cmp	r3, #2
 80068bc:	d901      	bls.n	80068c2 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 80068be:	2303      	movs	r3, #3
 80068c0:	e031      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80068c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d0ef      	beq.n	80068b0 <HAL_RCC_OscConfig+0x664>
 80068d0:	e028      	b.n	8006924 <HAL_RCC_OscConfig+0x6d8>
 80068d2:	bf00      	nop
 80068d4:	58000400 	.word	0x58000400
 80068d8:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	2b0c      	cmp	r3, #12
 80068e0:	d01e      	beq.n	8006920 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068e2:	f7ff fc04 	bl	80060ee <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068e6:	f7fc f861 	bl	80029ac <HAL_GetTick>
 80068ea:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80068ec:	e008      	b.n	8006900 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068ee:	f7fc f85d 	bl	80029ac <HAL_GetTick>
 80068f2:	4602      	mov	r2, r0
 80068f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068f6:	1ad3      	subs	r3, r2, r3
 80068f8:	2b02      	cmp	r3, #2
 80068fa:	d901      	bls.n	8006900 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 80068fc:	2303      	movs	r3, #3
 80068fe:	e012      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006900:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800690a:	2b00      	cmp	r3, #0
 800690c:	d1ef      	bne.n	80068ee <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 800690e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006912:	68da      	ldr	r2, [r3, #12]
 8006914:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006918:	4b05      	ldr	r3, [pc, #20]	@ (8006930 <HAL_RCC_OscConfig+0x6e4>)
 800691a:	4013      	ands	r3, r2
 800691c:	60cb      	str	r3, [r1, #12]
 800691e:	e001      	b.n	8006924 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006920:	2301      	movs	r3, #1
 8006922:	e000      	b.n	8006926 <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8006924:	2300      	movs	r3, #0
}
 8006926:	4618      	mov	r0, r3
 8006928:	3734      	adds	r7, #52	@ 0x34
 800692a:	46bd      	mov	sp, r7
 800692c:	bd90      	pop	{r4, r7, pc}
 800692e:	bf00      	nop
 8006930:	eefefffc 	.word	0xeefefffc

08006934 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b084      	sub	sp, #16
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
 800693c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d101      	bne.n	8006948 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006944:	2301      	movs	r3, #1
 8006946:	e12d      	b.n	8006ba4 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006948:	4b98      	ldr	r3, [pc, #608]	@ (8006bac <HAL_RCC_ClockConfig+0x278>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f003 0307 	and.w	r3, r3, #7
 8006950:	683a      	ldr	r2, [r7, #0]
 8006952:	429a      	cmp	r2, r3
 8006954:	d91b      	bls.n	800698e <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006956:	4b95      	ldr	r3, [pc, #596]	@ (8006bac <HAL_RCC_ClockConfig+0x278>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f023 0207 	bic.w	r2, r3, #7
 800695e:	4993      	ldr	r1, [pc, #588]	@ (8006bac <HAL_RCC_ClockConfig+0x278>)
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	4313      	orrs	r3, r2
 8006964:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006966:	f7fc f821 	bl	80029ac <HAL_GetTick>
 800696a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800696c:	e008      	b.n	8006980 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800696e:	f7fc f81d 	bl	80029ac <HAL_GetTick>
 8006972:	4602      	mov	r2, r0
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	1ad3      	subs	r3, r2, r3
 8006978:	2b02      	cmp	r3, #2
 800697a:	d901      	bls.n	8006980 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800697c:	2303      	movs	r3, #3
 800697e:	e111      	b.n	8006ba4 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006980:	4b8a      	ldr	r3, [pc, #552]	@ (8006bac <HAL_RCC_ClockConfig+0x278>)
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f003 0307 	and.w	r3, r3, #7
 8006988:	683a      	ldr	r2, [r7, #0]
 800698a:	429a      	cmp	r2, r3
 800698c:	d1ef      	bne.n	800696e <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f003 0302 	and.w	r3, r3, #2
 8006996:	2b00      	cmp	r3, #0
 8006998:	d016      	beq.n	80069c8 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	689b      	ldr	r3, [r3, #8]
 800699e:	4618      	mov	r0, r3
 80069a0:	f7ff fafb 	bl	8005f9a <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80069a4:	f7fc f802 	bl	80029ac <HAL_GetTick>
 80069a8:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80069aa:	e008      	b.n	80069be <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80069ac:	f7fb fffe 	bl	80029ac <HAL_GetTick>
 80069b0:	4602      	mov	r2, r0
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	1ad3      	subs	r3, r2, r3
 80069b6:	2b02      	cmp	r3, #2
 80069b8:	d901      	bls.n	80069be <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80069ba:	2303      	movs	r3, #3
 80069bc:	e0f2      	b.n	8006ba4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80069be:	f7ff fbe8 	bl	8006192 <LL_RCC_IsActiveFlag_HPRE>
 80069c2:	4603      	mov	r3, r0
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d0f1      	beq.n	80069ac <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f003 0320 	and.w	r3, r3, #32
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d016      	beq.n	8006a02 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	695b      	ldr	r3, [r3, #20]
 80069d8:	4618      	mov	r0, r3
 80069da:	f7ff faf2 	bl	8005fc2 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80069de:	f7fb ffe5 	bl	80029ac <HAL_GetTick>
 80069e2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80069e4:	e008      	b.n	80069f8 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80069e6:	f7fb ffe1 	bl	80029ac <HAL_GetTick>
 80069ea:	4602      	mov	r2, r0
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	1ad3      	subs	r3, r2, r3
 80069f0:	2b02      	cmp	r3, #2
 80069f2:	d901      	bls.n	80069f8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80069f4:	2303      	movs	r3, #3
 80069f6:	e0d5      	b.n	8006ba4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80069f8:	f7ff fbdd 	bl	80061b6 <LL_RCC_IsActiveFlag_C2HPRE>
 80069fc:	4603      	mov	r3, r0
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d0f1      	beq.n	80069e6 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d016      	beq.n	8006a3c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	699b      	ldr	r3, [r3, #24]
 8006a12:	4618      	mov	r0, r3
 8006a14:	f7ff faeb 	bl	8005fee <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006a18:	f7fb ffc8 	bl	80029ac <HAL_GetTick>
 8006a1c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006a1e:	e008      	b.n	8006a32 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006a20:	f7fb ffc4 	bl	80029ac <HAL_GetTick>
 8006a24:	4602      	mov	r2, r0
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	1ad3      	subs	r3, r2, r3
 8006a2a:	2b02      	cmp	r3, #2
 8006a2c:	d901      	bls.n	8006a32 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8006a2e:	2303      	movs	r3, #3
 8006a30:	e0b8      	b.n	8006ba4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006a32:	f7ff fbd3 	bl	80061dc <LL_RCC_IsActiveFlag_SHDHPRE>
 8006a36:	4603      	mov	r3, r0
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d0f1      	beq.n	8006a20 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f003 0304 	and.w	r3, r3, #4
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d016      	beq.n	8006a76 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	68db      	ldr	r3, [r3, #12]
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	f7ff fae5 	bl	800601c <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006a52:	f7fb ffab 	bl	80029ac <HAL_GetTick>
 8006a56:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006a58:	e008      	b.n	8006a6c <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006a5a:	f7fb ffa7 	bl	80029ac <HAL_GetTick>
 8006a5e:	4602      	mov	r2, r0
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	1ad3      	subs	r3, r2, r3
 8006a64:	2b02      	cmp	r3, #2
 8006a66:	d901      	bls.n	8006a6c <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8006a68:	2303      	movs	r3, #3
 8006a6a:	e09b      	b.n	8006ba4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006a6c:	f7ff fbc9 	bl	8006202 <LL_RCC_IsActiveFlag_PPRE1>
 8006a70:	4603      	mov	r3, r0
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d0f1      	beq.n	8006a5a <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f003 0308 	and.w	r3, r3, #8
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d017      	beq.n	8006ab2 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	691b      	ldr	r3, [r3, #16]
 8006a86:	00db      	lsls	r3, r3, #3
 8006a88:	4618      	mov	r0, r3
 8006a8a:	f7ff fadb 	bl	8006044 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006a8e:	f7fb ff8d 	bl	80029ac <HAL_GetTick>
 8006a92:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006a94:	e008      	b.n	8006aa8 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006a96:	f7fb ff89 	bl	80029ac <HAL_GetTick>
 8006a9a:	4602      	mov	r2, r0
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	1ad3      	subs	r3, r2, r3
 8006aa0:	2b02      	cmp	r3, #2
 8006aa2:	d901      	bls.n	8006aa8 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8006aa4:	2303      	movs	r3, #3
 8006aa6:	e07d      	b.n	8006ba4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006aa8:	f7ff fbbd 	bl	8006226 <LL_RCC_IsActiveFlag_PPRE2>
 8006aac:	4603      	mov	r3, r0
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d0f1      	beq.n	8006a96 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f003 0301 	and.w	r3, r3, #1
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d043      	beq.n	8006b46 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	2b02      	cmp	r3, #2
 8006ac4:	d106      	bne.n	8006ad4 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8006ac6:	f7ff f87b 	bl	8005bc0 <LL_RCC_HSE_IsReady>
 8006aca:	4603      	mov	r3, r0
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d11e      	bne.n	8006b0e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	e067      	b.n	8006ba4 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	685b      	ldr	r3, [r3, #4]
 8006ad8:	2b03      	cmp	r3, #3
 8006ada:	d106      	bne.n	8006aea <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8006adc:	f7ff fb16 	bl	800610c <LL_RCC_PLL_IsReady>
 8006ae0:	4603      	mov	r3, r0
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d113      	bne.n	8006b0e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	e05c      	b.n	8006ba4 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d106      	bne.n	8006b00 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8006af2:	f7ff f9e3 	bl	8005ebc <LL_RCC_MSI_IsReady>
 8006af6:	4603      	mov	r3, r0
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d108      	bne.n	8006b0e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006afc:	2301      	movs	r3, #1
 8006afe:	e051      	b.n	8006ba4 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8006b00:	f7ff f88e 	bl	8005c20 <LL_RCC_HSI_IsReady>
 8006b04:	4603      	mov	r3, r0
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d101      	bne.n	8006b0e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	e04a      	b.n	8006ba4 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	685b      	ldr	r3, [r3, #4]
 8006b12:	4618      	mov	r0, r3
 8006b14:	f7ff fa21 	bl	8005f5a <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b18:	f7fb ff48 	bl	80029ac <HAL_GetTick>
 8006b1c:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b1e:	e00a      	b.n	8006b36 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b20:	f7fb ff44 	bl	80029ac <HAL_GetTick>
 8006b24:	4602      	mov	r2, r0
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	1ad3      	subs	r3, r2, r3
 8006b2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d901      	bls.n	8006b36 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8006b32:	2303      	movs	r3, #3
 8006b34:	e036      	b.n	8006ba4 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b36:	f7ff fa24 	bl	8005f82 <LL_RCC_GetSysClkSource>
 8006b3a:	4602      	mov	r2, r0
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	685b      	ldr	r3, [r3, #4]
 8006b40:	009b      	lsls	r3, r3, #2
 8006b42:	429a      	cmp	r2, r3
 8006b44:	d1ec      	bne.n	8006b20 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006b46:	4b19      	ldr	r3, [pc, #100]	@ (8006bac <HAL_RCC_ClockConfig+0x278>)
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f003 0307 	and.w	r3, r3, #7
 8006b4e:	683a      	ldr	r2, [r7, #0]
 8006b50:	429a      	cmp	r2, r3
 8006b52:	d21b      	bcs.n	8006b8c <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b54:	4b15      	ldr	r3, [pc, #84]	@ (8006bac <HAL_RCC_ClockConfig+0x278>)
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f023 0207 	bic.w	r2, r3, #7
 8006b5c:	4913      	ldr	r1, [pc, #76]	@ (8006bac <HAL_RCC_ClockConfig+0x278>)
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	4313      	orrs	r3, r2
 8006b62:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b64:	f7fb ff22 	bl	80029ac <HAL_GetTick>
 8006b68:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b6a:	e008      	b.n	8006b7e <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006b6c:	f7fb ff1e 	bl	80029ac <HAL_GetTick>
 8006b70:	4602      	mov	r2, r0
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	1ad3      	subs	r3, r2, r3
 8006b76:	2b02      	cmp	r3, #2
 8006b78:	d901      	bls.n	8006b7e <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8006b7a:	2303      	movs	r3, #3
 8006b7c:	e012      	b.n	8006ba4 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b7e:	4b0b      	ldr	r3, [pc, #44]	@ (8006bac <HAL_RCC_ClockConfig+0x278>)
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f003 0307 	and.w	r3, r3, #7
 8006b86:	683a      	ldr	r2, [r7, #0]
 8006b88:	429a      	cmp	r2, r3
 8006b8a:	d1ef      	bne.n	8006b6c <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006b8c:	f000 f87e 	bl	8006c8c <HAL_RCC_GetHCLKFreq>
 8006b90:	4603      	mov	r3, r0
 8006b92:	4a07      	ldr	r2, [pc, #28]	@ (8006bb0 <HAL_RCC_ClockConfig+0x27c>)
 8006b94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8006b96:	f7fb ff15 	bl	80029c4 <HAL_GetTickPrio>
 8006b9a:	4603      	mov	r3, r0
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	f7fb feb7 	bl	8002910 <HAL_InitTick>
 8006ba2:	4603      	mov	r3, r0
}
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	3710      	adds	r7, #16
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd80      	pop	{r7, pc}
 8006bac:	58004000 	.word	0x58004000
 8006bb0:	2000000c 	.word	0x2000000c

08006bb4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006bb4:	b590      	push	{r4, r7, lr}
 8006bb6:	b085      	sub	sp, #20
 8006bb8:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006bba:	f7ff f9e2 	bl	8005f82 <LL_RCC_GetSysClkSource>
 8006bbe:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d10a      	bne.n	8006bdc <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8006bc6:	f7ff f99e 	bl	8005f06 <LL_RCC_MSI_GetRange>
 8006bca:	4603      	mov	r3, r0
 8006bcc:	091b      	lsrs	r3, r3, #4
 8006bce:	f003 030f 	and.w	r3, r3, #15
 8006bd2:	4a2b      	ldr	r2, [pc, #172]	@ (8006c80 <HAL_RCC_GetSysClockFreq+0xcc>)
 8006bd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006bd8:	60fb      	str	r3, [r7, #12]
 8006bda:	e04b      	b.n	8006c74 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2b04      	cmp	r3, #4
 8006be0:	d102      	bne.n	8006be8 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006be2:	4b28      	ldr	r3, [pc, #160]	@ (8006c84 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006be4:	60fb      	str	r3, [r7, #12]
 8006be6:	e045      	b.n	8006c74 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2b08      	cmp	r3, #8
 8006bec:	d10a      	bne.n	8006c04 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006bee:	f7fe ffb7 	bl	8005b60 <LL_RCC_HSE_IsEnabledDiv2>
 8006bf2:	4603      	mov	r3, r0
 8006bf4:	2b01      	cmp	r3, #1
 8006bf6:	d102      	bne.n	8006bfe <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8006bf8:	4b22      	ldr	r3, [pc, #136]	@ (8006c84 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006bfa:	60fb      	str	r3, [r7, #12]
 8006bfc:	e03a      	b.n	8006c74 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8006bfe:	4b22      	ldr	r3, [pc, #136]	@ (8006c88 <HAL_RCC_GetSysClockFreq+0xd4>)
 8006c00:	60fb      	str	r3, [r7, #12]
 8006c02:	e037      	b.n	8006c74 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8006c04:	f7ff fab9 	bl	800617a <LL_RCC_PLL_GetMainSource>
 8006c08:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	2b02      	cmp	r3, #2
 8006c0e:	d003      	beq.n	8006c18 <HAL_RCC_GetSysClockFreq+0x64>
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	2b03      	cmp	r3, #3
 8006c14:	d003      	beq.n	8006c1e <HAL_RCC_GetSysClockFreq+0x6a>
 8006c16:	e00d      	b.n	8006c34 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8006c18:	4b1a      	ldr	r3, [pc, #104]	@ (8006c84 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006c1a:	60bb      	str	r3, [r7, #8]
        break;
 8006c1c:	e015      	b.n	8006c4a <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006c1e:	f7fe ff9f 	bl	8005b60 <LL_RCC_HSE_IsEnabledDiv2>
 8006c22:	4603      	mov	r3, r0
 8006c24:	2b01      	cmp	r3, #1
 8006c26:	d102      	bne.n	8006c2e <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8006c28:	4b16      	ldr	r3, [pc, #88]	@ (8006c84 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006c2a:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8006c2c:	e00d      	b.n	8006c4a <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8006c2e:	4b16      	ldr	r3, [pc, #88]	@ (8006c88 <HAL_RCC_GetSysClockFreq+0xd4>)
 8006c30:	60bb      	str	r3, [r7, #8]
        break;
 8006c32:	e00a      	b.n	8006c4a <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8006c34:	f7ff f967 	bl	8005f06 <LL_RCC_MSI_GetRange>
 8006c38:	4603      	mov	r3, r0
 8006c3a:	091b      	lsrs	r3, r3, #4
 8006c3c:	f003 030f 	and.w	r3, r3, #15
 8006c40:	4a0f      	ldr	r2, [pc, #60]	@ (8006c80 <HAL_RCC_GetSysClockFreq+0xcc>)
 8006c42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c46:	60bb      	str	r3, [r7, #8]
        break;
 8006c48:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8006c4a:	f7ff fa71 	bl	8006130 <LL_RCC_PLL_GetN>
 8006c4e:	4602      	mov	r2, r0
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	fb03 f402 	mul.w	r4, r3, r2
 8006c56:	f7ff fa84 	bl	8006162 <LL_RCC_PLL_GetDivider>
 8006c5a:	4603      	mov	r3, r0
 8006c5c:	091b      	lsrs	r3, r3, #4
 8006c5e:	3301      	adds	r3, #1
 8006c60:	fbb4 f4f3 	udiv	r4, r4, r3
 8006c64:	f7ff fa71 	bl	800614a <LL_RCC_PLL_GetR>
 8006c68:	4603      	mov	r3, r0
 8006c6a:	0f5b      	lsrs	r3, r3, #29
 8006c6c:	3301      	adds	r3, #1
 8006c6e:	fbb4 f3f3 	udiv	r3, r4, r3
 8006c72:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8006c74:	68fb      	ldr	r3, [r7, #12]
}
 8006c76:	4618      	mov	r0, r3
 8006c78:	3714      	adds	r7, #20
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	bd90      	pop	{r4, r7, pc}
 8006c7e:	bf00      	nop
 8006c80:	0800e7b8 	.word	0x0800e7b8
 8006c84:	00f42400 	.word	0x00f42400
 8006c88:	01e84800 	.word	0x01e84800

08006c8c <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006c8c:	b598      	push	{r3, r4, r7, lr}
 8006c8e:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8006c90:	f7ff ff90 	bl	8006bb4 <HAL_RCC_GetSysClockFreq>
 8006c94:	4604      	mov	r4, r0
 8006c96:	f7ff f9e9 	bl	800606c <LL_RCC_GetAHBPrescaler>
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	091b      	lsrs	r3, r3, #4
 8006c9e:	f003 030f 	and.w	r3, r3, #15
 8006ca2:	4a03      	ldr	r2, [pc, #12]	@ (8006cb0 <HAL_RCC_GetHCLKFreq+0x24>)
 8006ca4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ca8:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8006cac:	4618      	mov	r0, r3
 8006cae:	bd98      	pop	{r3, r4, r7, pc}
 8006cb0:	0800e758 	.word	0x0800e758

08006cb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006cb4:	b598      	push	{r3, r4, r7, lr}
 8006cb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006cb8:	f7ff ffe8 	bl	8006c8c <HAL_RCC_GetHCLKFreq>
 8006cbc:	4604      	mov	r4, r0
 8006cbe:	f7ff f9ef 	bl	80060a0 <LL_RCC_GetAPB1Prescaler>
 8006cc2:	4603      	mov	r3, r0
 8006cc4:	0a1b      	lsrs	r3, r3, #8
 8006cc6:	f003 0307 	and.w	r3, r3, #7
 8006cca:	4a04      	ldr	r2, [pc, #16]	@ (8006cdc <HAL_RCC_GetPCLK1Freq+0x28>)
 8006ccc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cd0:	f003 031f 	and.w	r3, r3, #31
 8006cd4:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006cd8:	4618      	mov	r0, r3
 8006cda:	bd98      	pop	{r3, r4, r7, pc}
 8006cdc:	0800e798 	.word	0x0800e798

08006ce0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006ce0:	b598      	push	{r3, r4, r7, lr}
 8006ce2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8006ce4:	f7ff ffd2 	bl	8006c8c <HAL_RCC_GetHCLKFreq>
 8006ce8:	4604      	mov	r4, r0
 8006cea:	f7ff f9e5 	bl	80060b8 <LL_RCC_GetAPB2Prescaler>
 8006cee:	4603      	mov	r3, r0
 8006cf0:	0adb      	lsrs	r3, r3, #11
 8006cf2:	f003 0307 	and.w	r3, r3, #7
 8006cf6:	4a04      	ldr	r2, [pc, #16]	@ (8006d08 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006cf8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cfc:	f003 031f 	and.w	r3, r3, #31
 8006d00:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006d04:	4618      	mov	r0, r3
 8006d06:	bd98      	pop	{r3, r4, r7, pc}
 8006d08:	0800e798 	.word	0x0800e798

08006d0c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8006d0c:	b590      	push	{r4, r7, lr}
 8006d0e:	b085      	sub	sp, #20
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2bb0      	cmp	r3, #176	@ 0xb0
 8006d18:	d903      	bls.n	8006d22 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8006d1a:	4b15      	ldr	r3, [pc, #84]	@ (8006d70 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8006d1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d1e:	60fb      	str	r3, [r7, #12]
 8006d20:	e007      	b.n	8006d32 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	091b      	lsrs	r3, r3, #4
 8006d26:	f003 030f 	and.w	r3, r3, #15
 8006d2a:	4a11      	ldr	r2, [pc, #68]	@ (8006d70 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8006d2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d30:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8006d32:	f7ff f9a7 	bl	8006084 <LL_RCC_GetAHB4Prescaler>
 8006d36:	4603      	mov	r3, r0
 8006d38:	091b      	lsrs	r3, r3, #4
 8006d3a:	f003 030f 	and.w	r3, r3, #15
 8006d3e:	4a0d      	ldr	r2, [pc, #52]	@ (8006d74 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8006d40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d44:	68fa      	ldr	r2, [r7, #12]
 8006d46:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d4a:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	4a0a      	ldr	r2, [pc, #40]	@ (8006d78 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8006d50:	fba2 2303 	umull	r2, r3, r2, r3
 8006d54:	0c9c      	lsrs	r4, r3, #18
 8006d56:	f7fe fec9 	bl	8005aec <HAL_PWREx_GetVoltageRange>
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	4619      	mov	r1, r3
 8006d5e:	4620      	mov	r0, r4
 8006d60:	f000 f80c 	bl	8006d7c <RCC_SetFlashLatency>
 8006d64:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	3714      	adds	r7, #20
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bd90      	pop	{r4, r7, pc}
 8006d6e:	bf00      	nop
 8006d70:	0800e7b8 	.word	0x0800e7b8
 8006d74:	0800e758 	.word	0x0800e758
 8006d78:	431bde83 	.word	0x431bde83

08006d7c <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8006d7c:	b590      	push	{r4, r7, lr}
 8006d7e:	b093      	sub	sp, #76	@ 0x4c
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
 8006d84:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8006d86:	4b37      	ldr	r3, [pc, #220]	@ (8006e64 <RCC_SetFlashLatency+0xe8>)
 8006d88:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8006d8c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006d8e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8006d92:	4a35      	ldr	r2, [pc, #212]	@ (8006e68 <RCC_SetFlashLatency+0xec>)
 8006d94:	f107 031c 	add.w	r3, r7, #28
 8006d98:	ca07      	ldmia	r2, {r0, r1, r2}
 8006d9a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8006d9e:	4b33      	ldr	r3, [pc, #204]	@ (8006e6c <RCC_SetFlashLatency+0xf0>)
 8006da0:	f107 040c 	add.w	r4, r7, #12
 8006da4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006da6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8006daa:	2300      	movs	r3, #0
 8006dac:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006db4:	d11a      	bne.n	8006dec <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006db6:	2300      	movs	r3, #0
 8006db8:	643b      	str	r3, [r7, #64]	@ 0x40
 8006dba:	e013      	b.n	8006de4 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8006dbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006dbe:	009b      	lsls	r3, r3, #2
 8006dc0:	3348      	adds	r3, #72	@ 0x48
 8006dc2:	443b      	add	r3, r7
 8006dc4:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8006dc8:	687a      	ldr	r2, [r7, #4]
 8006dca:	429a      	cmp	r2, r3
 8006dcc:	d807      	bhi.n	8006dde <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006dce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006dd0:	009b      	lsls	r3, r3, #2
 8006dd2:	3348      	adds	r3, #72	@ 0x48
 8006dd4:	443b      	add	r3, r7
 8006dd6:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8006dda:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8006ddc:	e020      	b.n	8006e20 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006dde:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006de0:	3301      	adds	r3, #1
 8006de2:	643b      	str	r3, [r7, #64]	@ 0x40
 8006de4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006de6:	2b03      	cmp	r3, #3
 8006de8:	d9e8      	bls.n	8006dbc <RCC_SetFlashLatency+0x40>
 8006dea:	e019      	b.n	8006e20 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006dec:	2300      	movs	r3, #0
 8006dee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006df0:	e013      	b.n	8006e1a <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8006df2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006df4:	009b      	lsls	r3, r3, #2
 8006df6:	3348      	adds	r3, #72	@ 0x48
 8006df8:	443b      	add	r3, r7
 8006dfa:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006dfe:	687a      	ldr	r2, [r7, #4]
 8006e00:	429a      	cmp	r2, r3
 8006e02:	d807      	bhi.n	8006e14 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006e04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e06:	009b      	lsls	r3, r3, #2
 8006e08:	3348      	adds	r3, #72	@ 0x48
 8006e0a:	443b      	add	r3, r7
 8006e0c:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8006e10:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8006e12:	e005      	b.n	8006e20 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006e14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e16:	3301      	adds	r3, #1
 8006e18:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e1c:	2b02      	cmp	r3, #2
 8006e1e:	d9e8      	bls.n	8006df2 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8006e20:	4b13      	ldr	r3, [pc, #76]	@ (8006e70 <RCC_SetFlashLatency+0xf4>)
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f023 0207 	bic.w	r2, r3, #7
 8006e28:	4911      	ldr	r1, [pc, #68]	@ (8006e70 <RCC_SetFlashLatency+0xf4>)
 8006e2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e2c:	4313      	orrs	r3, r2
 8006e2e:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006e30:	f7fb fdbc 	bl	80029ac <HAL_GetTick>
 8006e34:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006e36:	e008      	b.n	8006e4a <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006e38:	f7fb fdb8 	bl	80029ac <HAL_GetTick>
 8006e3c:	4602      	mov	r2, r0
 8006e3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e40:	1ad3      	subs	r3, r2, r3
 8006e42:	2b02      	cmp	r3, #2
 8006e44:	d901      	bls.n	8006e4a <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8006e46:	2303      	movs	r3, #3
 8006e48:	e007      	b.n	8006e5a <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006e4a:	4b09      	ldr	r3, [pc, #36]	@ (8006e70 <RCC_SetFlashLatency+0xf4>)
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f003 0307 	and.w	r3, r3, #7
 8006e52:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e54:	429a      	cmp	r2, r3
 8006e56:	d1ef      	bne.n	8006e38 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8006e58:	2300      	movs	r3, #0
}
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	374c      	adds	r7, #76	@ 0x4c
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	bd90      	pop	{r4, r7, pc}
 8006e62:	bf00      	nop
 8006e64:	0800e724 	.word	0x0800e724
 8006e68:	0800e734 	.word	0x0800e734
 8006e6c:	0800e740 	.word	0x0800e740
 8006e70:	58004000 	.word	0x58004000

08006e74 <LL_RCC_LSE_IsEnabled>:
{
 8006e74:	b480      	push	{r7}
 8006e76:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8006e78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e80:	f003 0301 	and.w	r3, r3, #1
 8006e84:	2b01      	cmp	r3, #1
 8006e86:	d101      	bne.n	8006e8c <LL_RCC_LSE_IsEnabled+0x18>
 8006e88:	2301      	movs	r3, #1
 8006e8a:	e000      	b.n	8006e8e <LL_RCC_LSE_IsEnabled+0x1a>
 8006e8c:	2300      	movs	r3, #0
}
 8006e8e:	4618      	mov	r0, r3
 8006e90:	46bd      	mov	sp, r7
 8006e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e96:	4770      	bx	lr

08006e98 <LL_RCC_LSE_IsReady>:
{
 8006e98:	b480      	push	{r7}
 8006e9a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006e9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ea0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ea4:	f003 0302 	and.w	r3, r3, #2
 8006ea8:	2b02      	cmp	r3, #2
 8006eaa:	d101      	bne.n	8006eb0 <LL_RCC_LSE_IsReady+0x18>
 8006eac:	2301      	movs	r3, #1
 8006eae:	e000      	b.n	8006eb2 <LL_RCC_LSE_IsReady+0x1a>
 8006eb0:	2300      	movs	r3, #0
}
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eba:	4770      	bx	lr

08006ebc <LL_RCC_SetRFWKPClockSource>:
{
 8006ebc:	b480      	push	{r7}
 8006ebe:	b083      	sub	sp, #12
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8006ec4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ec8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006ecc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006ed0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	4313      	orrs	r3, r2
 8006ed8:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8006edc:	bf00      	nop
 8006ede:	370c      	adds	r7, #12
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee6:	4770      	bx	lr

08006ee8 <LL_RCC_SetSMPSClockSource>:
{
 8006ee8:	b480      	push	{r7}
 8006eea:	b083      	sub	sp, #12
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8006ef0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ef6:	f023 0203 	bic.w	r2, r3, #3
 8006efa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	4313      	orrs	r3, r2
 8006f02:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8006f04:	bf00      	nop
 8006f06:	370c      	adds	r7, #12
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0e:	4770      	bx	lr

08006f10 <LL_RCC_SetSMPSPrescaler>:
{
 8006f10:	b480      	push	{r7}
 8006f12:	b083      	sub	sp, #12
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8006f18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f1e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006f22:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	4313      	orrs	r3, r2
 8006f2a:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8006f2c:	bf00      	nop
 8006f2e:	370c      	adds	r7, #12
 8006f30:	46bd      	mov	sp, r7
 8006f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f36:	4770      	bx	lr

08006f38 <LL_RCC_SetUSARTClockSource>:
{
 8006f38:	b480      	push	{r7}
 8006f3a:	b083      	sub	sp, #12
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8006f40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f48:	f023 0203 	bic.w	r2, r3, #3
 8006f4c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	4313      	orrs	r3, r2
 8006f54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006f58:	bf00      	nop
 8006f5a:	370c      	adds	r7, #12
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f62:	4770      	bx	lr

08006f64 <LL_RCC_SetLPUARTClockSource>:
{
 8006f64:	b480      	push	{r7}
 8006f66:	b083      	sub	sp, #12
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8006f6c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f74:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006f78:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	4313      	orrs	r3, r2
 8006f80:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006f84:	bf00      	nop
 8006f86:	370c      	adds	r7, #12
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8e:	4770      	bx	lr

08006f90 <LL_RCC_SetI2CClockSource>:
{
 8006f90:	b480      	push	{r7}
 8006f92:	b083      	sub	sp, #12
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8006f98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f9c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	091b      	lsrs	r3, r3, #4
 8006fa4:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8006fa8:	43db      	mvns	r3, r3
 8006faa:	401a      	ands	r2, r3
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	011b      	lsls	r3, r3, #4
 8006fb0:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8006fb4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006fb8:	4313      	orrs	r3, r2
 8006fba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006fbe:	bf00      	nop
 8006fc0:	370c      	adds	r7, #12
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc8:	4770      	bx	lr

08006fca <LL_RCC_SetLPTIMClockSource>:
{
 8006fca:	b480      	push	{r7}
 8006fcc:	b083      	sub	sp, #12
 8006fce:	af00      	add	r7, sp, #0
 8006fd0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8006fd2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006fd6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	0c1b      	lsrs	r3, r3, #16
 8006fde:	041b      	lsls	r3, r3, #16
 8006fe0:	43db      	mvns	r3, r3
 8006fe2:	401a      	ands	r2, r3
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	041b      	lsls	r3, r3, #16
 8006fe8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006fec:	4313      	orrs	r3, r2
 8006fee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006ff2:	bf00      	nop
 8006ff4:	370c      	adds	r7, #12
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffc:	4770      	bx	lr

08006ffe <LL_RCC_SetSAIClockSource>:
{
 8006ffe:	b480      	push	{r7}
 8007000:	b083      	sub	sp, #12
 8007002:	af00      	add	r7, sp, #0
 8007004:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8007006:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800700a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800700e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007012:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	4313      	orrs	r3, r2
 800701a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800701e:	bf00      	nop
 8007020:	370c      	adds	r7, #12
 8007022:	46bd      	mov	sp, r7
 8007024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007028:	4770      	bx	lr

0800702a <LL_RCC_SetRNGClockSource>:
{
 800702a:	b480      	push	{r7}
 800702c:	b083      	sub	sp, #12
 800702e:	af00      	add	r7, sp, #0
 8007030:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8007032:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007036:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800703a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800703e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	4313      	orrs	r3, r2
 8007046:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800704a:	bf00      	nop
 800704c:	370c      	adds	r7, #12
 800704e:	46bd      	mov	sp, r7
 8007050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007054:	4770      	bx	lr

08007056 <LL_RCC_SetCLK48ClockSource>:
{
 8007056:	b480      	push	{r7}
 8007058:	b083      	sub	sp, #12
 800705a:	af00      	add	r7, sp, #0
 800705c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800705e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007062:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007066:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800706a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	4313      	orrs	r3, r2
 8007072:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007076:	bf00      	nop
 8007078:	370c      	adds	r7, #12
 800707a:	46bd      	mov	sp, r7
 800707c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007080:	4770      	bx	lr

08007082 <LL_RCC_SetUSBClockSource>:
{
 8007082:	b580      	push	{r7, lr}
 8007084:	b082      	sub	sp, #8
 8007086:	af00      	add	r7, sp, #0
 8007088:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800708a:	6878      	ldr	r0, [r7, #4]
 800708c:	f7ff ffe3 	bl	8007056 <LL_RCC_SetCLK48ClockSource>
}
 8007090:	bf00      	nop
 8007092:	3708      	adds	r7, #8
 8007094:	46bd      	mov	sp, r7
 8007096:	bd80      	pop	{r7, pc}

08007098 <LL_RCC_SetADCClockSource>:
{
 8007098:	b480      	push	{r7}
 800709a:	b083      	sub	sp, #12
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80070a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80070a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070a8:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80070ac:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	4313      	orrs	r3, r2
 80070b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80070b8:	bf00      	nop
 80070ba:	370c      	adds	r7, #12
 80070bc:	46bd      	mov	sp, r7
 80070be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c2:	4770      	bx	lr

080070c4 <LL_RCC_SetRTCClockSource>:
{
 80070c4:	b480      	push	{r7}
 80070c6:	b083      	sub	sp, #12
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80070cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80070d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80070d8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	4313      	orrs	r3, r2
 80070e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80070e4:	bf00      	nop
 80070e6:	370c      	adds	r7, #12
 80070e8:	46bd      	mov	sp, r7
 80070ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ee:	4770      	bx	lr

080070f0 <LL_RCC_GetRTCClockSource>:
{
 80070f0:	b480      	push	{r7}
 80070f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80070f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80070f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8007100:	4618      	mov	r0, r3
 8007102:	46bd      	mov	sp, r7
 8007104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007108:	4770      	bx	lr

0800710a <LL_RCC_ForceBackupDomainReset>:
{
 800710a:	b480      	push	{r7}
 800710c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800710e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007112:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007116:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800711a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800711e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007122:	bf00      	nop
 8007124:	46bd      	mov	sp, r7
 8007126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712a:	4770      	bx	lr

0800712c <LL_RCC_ReleaseBackupDomainReset>:
{
 800712c:	b480      	push	{r7}
 800712e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8007130:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007134:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007138:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800713c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007140:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007144:	bf00      	nop
 8007146:	46bd      	mov	sp, r7
 8007148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714c:	4770      	bx	lr

0800714e <LL_RCC_PLLSAI1_Enable>:
{
 800714e:	b480      	push	{r7}
 8007150:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8007152:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800715c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007160:	6013      	str	r3, [r2, #0]
}
 8007162:	bf00      	nop
 8007164:	46bd      	mov	sp, r7
 8007166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716a:	4770      	bx	lr

0800716c <LL_RCC_PLLSAI1_Disable>:
{
 800716c:	b480      	push	{r7}
 800716e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8007170:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800717a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800717e:	6013      	str	r3, [r2, #0]
}
 8007180:	bf00      	nop
 8007182:	46bd      	mov	sp, r7
 8007184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007188:	4770      	bx	lr

0800718a <LL_RCC_PLLSAI1_IsReady>:
{
 800718a:	b480      	push	{r7}
 800718c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800718e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007198:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800719c:	d101      	bne.n	80071a2 <LL_RCC_PLLSAI1_IsReady+0x18>
 800719e:	2301      	movs	r3, #1
 80071a0:	e000      	b.n	80071a4 <LL_RCC_PLLSAI1_IsReady+0x1a>
 80071a2:	2300      	movs	r3, #0
}
 80071a4:	4618      	mov	r0, r3
 80071a6:	46bd      	mov	sp, r7
 80071a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ac:	4770      	bx	lr

080071ae <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80071ae:	b580      	push	{r7, lr}
 80071b0:	b088      	sub	sp, #32
 80071b2:	af00      	add	r7, sp, #0
 80071b4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 80071b6:	2300      	movs	r3, #0
 80071b8:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80071ba:	2300      	movs	r3, #0
 80071bc:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d034      	beq.n	8007234 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071ce:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80071d2:	d021      	beq.n	8007218 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80071d4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80071d8:	d81b      	bhi.n	8007212 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80071da:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80071de:	d01d      	beq.n	800721c <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80071e0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80071e4:	d815      	bhi.n	8007212 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d00b      	beq.n	8007202 <HAL_RCCEx_PeriphCLKConfig+0x54>
 80071ea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80071ee:	d110      	bne.n	8007212 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 80071f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80071f4:	68db      	ldr	r3, [r3, #12]
 80071f6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80071fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80071fe:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8007200:	e00d      	b.n	800721e <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	3304      	adds	r3, #4
 8007206:	4618      	mov	r0, r3
 8007208:	f000 f947 	bl	800749a <RCCEx_PLLSAI1_ConfigNP>
 800720c:	4603      	mov	r3, r0
 800720e:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8007210:	e005      	b.n	800721e <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8007212:	2301      	movs	r3, #1
 8007214:	77fb      	strb	r3, [r7, #31]
        break;
 8007216:	e002      	b.n	800721e <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8007218:	bf00      	nop
 800721a:	e000      	b.n	800721e <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800721c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800721e:	7ffb      	ldrb	r3, [r7, #31]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d105      	bne.n	8007230 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007228:	4618      	mov	r0, r3
 800722a:	f7ff fee8 	bl	8006ffe <LL_RCC_SetSAIClockSource>
 800722e:	e001      	b.n	8007234 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007230:	7ffb      	ldrb	r3, [r7, #31]
 8007232:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800723c:	2b00      	cmp	r3, #0
 800723e:	d046      	beq.n	80072ce <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8007240:	f7ff ff56 	bl	80070f0 <LL_RCC_GetRTCClockSource>
 8007244:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800724a:	69ba      	ldr	r2, [r7, #24]
 800724c:	429a      	cmp	r2, r3
 800724e:	d03c      	beq.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8007250:	f7fe fc3c 	bl	8005acc <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8007254:	69bb      	ldr	r3, [r7, #24]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d105      	bne.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800725e:	4618      	mov	r0, r3
 8007260:	f7ff ff30 	bl	80070c4 <LL_RCC_SetRTCClockSource>
 8007264:	e02e      	b.n	80072c4 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8007266:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800726a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800726e:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8007270:	f7ff ff4b 	bl	800710a <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8007274:	f7ff ff5a 	bl	800712c <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8007278:	697b      	ldr	r3, [r7, #20]
 800727a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007282:	4313      	orrs	r3, r2
 8007284:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8007286:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800728a:	697b      	ldr	r3, [r7, #20]
 800728c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8007290:	f7ff fdf0 	bl	8006e74 <LL_RCC_LSE_IsEnabled>
 8007294:	4603      	mov	r3, r0
 8007296:	2b01      	cmp	r3, #1
 8007298:	d114      	bne.n	80072c4 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800729a:	f7fb fb87 	bl	80029ac <HAL_GetTick>
 800729e:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 80072a0:	e00b      	b.n	80072ba <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80072a2:	f7fb fb83 	bl	80029ac <HAL_GetTick>
 80072a6:	4602      	mov	r2, r0
 80072a8:	693b      	ldr	r3, [r7, #16]
 80072aa:	1ad3      	subs	r3, r2, r3
 80072ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d902      	bls.n	80072ba <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 80072b4:	2303      	movs	r3, #3
 80072b6:	77fb      	strb	r3, [r7, #31]
              break;
 80072b8:	e004      	b.n	80072c4 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 80072ba:	f7ff fded 	bl	8006e98 <LL_RCC_LSE_IsReady>
 80072be:	4603      	mov	r3, r0
 80072c0:	2b01      	cmp	r3, #1
 80072c2:	d1ee      	bne.n	80072a2 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 80072c4:	7ffb      	ldrb	r3, [r7, #31]
 80072c6:	77bb      	strb	r3, [r7, #30]
 80072c8:	e001      	b.n	80072ce <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072ca:	7ffb      	ldrb	r3, [r7, #31]
 80072cc:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f003 0301 	and.w	r3, r3, #1
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d004      	beq.n	80072e4 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	699b      	ldr	r3, [r3, #24]
 80072de:	4618      	mov	r0, r3
 80072e0:	f7ff fe2a 	bl	8006f38 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f003 0302 	and.w	r3, r3, #2
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d004      	beq.n	80072fa <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	69db      	ldr	r3, [r3, #28]
 80072f4:	4618      	mov	r0, r3
 80072f6:	f7ff fe35 	bl	8006f64 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f003 0310 	and.w	r3, r3, #16
 8007302:	2b00      	cmp	r3, #0
 8007304:	d004      	beq.n	8007310 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800730a:	4618      	mov	r0, r3
 800730c:	f7ff fe5d 	bl	8006fca <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f003 0320 	and.w	r3, r3, #32
 8007318:	2b00      	cmp	r3, #0
 800731a:	d004      	beq.n	8007326 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007320:	4618      	mov	r0, r3
 8007322:	f7ff fe52 	bl	8006fca <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f003 0304 	and.w	r3, r3, #4
 800732e:	2b00      	cmp	r3, #0
 8007330:	d004      	beq.n	800733c <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6a1b      	ldr	r3, [r3, #32]
 8007336:	4618      	mov	r0, r3
 8007338:	f7ff fe2a 	bl	8006f90 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f003 0308 	and.w	r3, r3, #8
 8007344:	2b00      	cmp	r3, #0
 8007346:	d004      	beq.n	8007352 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800734c:	4618      	mov	r0, r3
 800734e:	f7ff fe1f 	bl	8006f90 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800735a:	2b00      	cmp	r3, #0
 800735c:	d022      	beq.n	80073a4 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007362:	4618      	mov	r0, r3
 8007364:	f7ff fe8d 	bl	8007082 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800736c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007370:	d107      	bne.n	8007382 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8007372:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007376:	68db      	ldr	r3, [r3, #12]
 8007378:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800737c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007380:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007386:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800738a:	d10b      	bne.n	80073a4 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	3304      	adds	r3, #4
 8007390:	4618      	mov	r0, r3
 8007392:	f000 f8dd 	bl	8007550 <RCCEx_PLLSAI1_ConfigNQ>
 8007396:	4603      	mov	r3, r0
 8007398:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800739a:	7ffb      	ldrb	r3, [r7, #31]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d001      	beq.n	80073a4 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 80073a0:	7ffb      	ldrb	r3, [r7, #31]
 80073a2:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d02b      	beq.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073b8:	d008      	beq.n	80073cc <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80073c2:	d003      	beq.n	80073cc <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d105      	bne.n	80073d8 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073d0:	4618      	mov	r0, r3
 80073d2:	f7ff fe2a 	bl	800702a <LL_RCC_SetRNGClockSource>
 80073d6:	e00a      	b.n	80073ee <HAL_RCCEx_PeriphCLKConfig+0x240>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80073e0:	60fb      	str	r3, [r7, #12]
 80073e2:	2000      	movs	r0, #0
 80073e4:	f7ff fe21 	bl	800702a <LL_RCC_SetRNGClockSource>
 80073e8:	68f8      	ldr	r0, [r7, #12]
 80073ea:	f7ff fe34 	bl	8007056 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073f2:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80073f6:	d107      	bne.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80073f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80073fc:	68db      	ldr	r3, [r3, #12]
 80073fe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007402:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007406:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007410:	2b00      	cmp	r3, #0
 8007412:	d022      	beq.n	800745a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007418:	4618      	mov	r0, r3
 800741a:	f7ff fe3d 	bl	8007098 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007422:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007426:	d107      	bne.n	8007438 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007428:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800742c:	68db      	ldr	r3, [r3, #12]
 800742e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007432:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007436:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800743c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007440:	d10b      	bne.n	800745a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	3304      	adds	r3, #4
 8007446:	4618      	mov	r0, r3
 8007448:	f000 f8dd 	bl	8007606 <RCCEx_PLLSAI1_ConfigNR>
 800744c:	4603      	mov	r3, r0
 800744e:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8007450:	7ffb      	ldrb	r3, [r7, #31]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d001      	beq.n	800745a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 8007456:	7ffb      	ldrb	r3, [r7, #31]
 8007458:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007462:	2b00      	cmp	r3, #0
 8007464:	d004      	beq.n	8007470 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800746a:	4618      	mov	r0, r3
 800746c:	f7ff fd26 	bl	8006ebc <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007478:	2b00      	cmp	r3, #0
 800747a:	d009      	beq.n	8007490 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007480:	4618      	mov	r0, r3
 8007482:	f7ff fd45 	bl	8006f10 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800748a:	4618      	mov	r0, r3
 800748c:	f7ff fd2c 	bl	8006ee8 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8007490:	7fbb      	ldrb	r3, [r7, #30]
}
 8007492:	4618      	mov	r0, r3
 8007494:	3720      	adds	r7, #32
 8007496:	46bd      	mov	sp, r7
 8007498:	bd80      	pop	{r7, pc}

0800749a <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800749a:	b580      	push	{r7, lr}
 800749c:	b084      	sub	sp, #16
 800749e:	af00      	add	r7, sp, #0
 80074a0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80074a2:	2300      	movs	r3, #0
 80074a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80074a6:	f7ff fe61 	bl	800716c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80074aa:	f7fb fa7f 	bl	80029ac <HAL_GetTick>
 80074ae:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80074b0:	e009      	b.n	80074c6 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80074b2:	f7fb fa7b 	bl	80029ac <HAL_GetTick>
 80074b6:	4602      	mov	r2, r0
 80074b8:	68bb      	ldr	r3, [r7, #8]
 80074ba:	1ad3      	subs	r3, r2, r3
 80074bc:	2b02      	cmp	r3, #2
 80074be:	d902      	bls.n	80074c6 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 80074c0:	2303      	movs	r3, #3
 80074c2:	73fb      	strb	r3, [r7, #15]
      break;
 80074c4:	e004      	b.n	80074d0 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80074c6:	f7ff fe60 	bl	800718a <LL_RCC_PLLSAI1_IsReady>
 80074ca:	4603      	mov	r3, r0
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d1f0      	bne.n	80074b2 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 80074d0:	7bfb      	ldrb	r3, [r7, #15]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d137      	bne.n	8007546 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80074d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80074da:	691b      	ldr	r3, [r3, #16]
 80074dc:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	021b      	lsls	r3, r3, #8
 80074e6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80074ea:	4313      	orrs	r3, r2
 80074ec:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 80074ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80074f2:	691b      	ldr	r3, [r3, #16]
 80074f4:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	685b      	ldr	r3, [r3, #4]
 80074fc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007500:	4313      	orrs	r3, r2
 8007502:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8007504:	f7ff fe23 	bl	800714e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007508:	f7fb fa50 	bl	80029ac <HAL_GetTick>
 800750c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800750e:	e009      	b.n	8007524 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007510:	f7fb fa4c 	bl	80029ac <HAL_GetTick>
 8007514:	4602      	mov	r2, r0
 8007516:	68bb      	ldr	r3, [r7, #8]
 8007518:	1ad3      	subs	r3, r2, r3
 800751a:	2b02      	cmp	r3, #2
 800751c:	d902      	bls.n	8007524 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800751e:	2303      	movs	r3, #3
 8007520:	73fb      	strb	r3, [r7, #15]
        break;
 8007522:	e004      	b.n	800752e <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8007524:	f7ff fe31 	bl	800718a <LL_RCC_PLLSAI1_IsReady>
 8007528:	4603      	mov	r3, r0
 800752a:	2b01      	cmp	r3, #1
 800752c:	d1f0      	bne.n	8007510 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800752e:	7bfb      	ldrb	r3, [r7, #15]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d108      	bne.n	8007546 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8007534:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007538:	691a      	ldr	r2, [r3, #16]
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	691b      	ldr	r3, [r3, #16]
 800753e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007542:	4313      	orrs	r3, r2
 8007544:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8007546:	7bfb      	ldrb	r3, [r7, #15]
}
 8007548:	4618      	mov	r0, r3
 800754a:	3710      	adds	r7, #16
 800754c:	46bd      	mov	sp, r7
 800754e:	bd80      	pop	{r7, pc}

08007550 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b084      	sub	sp, #16
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007558:	2300      	movs	r3, #0
 800755a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800755c:	f7ff fe06 	bl	800716c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007560:	f7fb fa24 	bl	80029ac <HAL_GetTick>
 8007564:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8007566:	e009      	b.n	800757c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007568:	f7fb fa20 	bl	80029ac <HAL_GetTick>
 800756c:	4602      	mov	r2, r0
 800756e:	68bb      	ldr	r3, [r7, #8]
 8007570:	1ad3      	subs	r3, r2, r3
 8007572:	2b02      	cmp	r3, #2
 8007574:	d902      	bls.n	800757c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8007576:	2303      	movs	r3, #3
 8007578:	73fb      	strb	r3, [r7, #15]
      break;
 800757a:	e004      	b.n	8007586 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800757c:	f7ff fe05 	bl	800718a <LL_RCC_PLLSAI1_IsReady>
 8007580:	4603      	mov	r3, r0
 8007582:	2b00      	cmp	r3, #0
 8007584:	d1f0      	bne.n	8007568 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8007586:	7bfb      	ldrb	r3, [r7, #15]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d137      	bne.n	80075fc <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800758c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007590:	691b      	ldr	r3, [r3, #16]
 8007592:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	021b      	lsls	r3, r3, #8
 800759c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80075a0:	4313      	orrs	r3, r2
 80075a2:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 80075a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80075a8:	691b      	ldr	r3, [r3, #16]
 80075aa:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	689b      	ldr	r3, [r3, #8]
 80075b2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80075b6:	4313      	orrs	r3, r2
 80075b8:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80075ba:	f7ff fdc8 	bl	800714e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80075be:	f7fb f9f5 	bl	80029ac <HAL_GetTick>
 80075c2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80075c4:	e009      	b.n	80075da <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80075c6:	f7fb f9f1 	bl	80029ac <HAL_GetTick>
 80075ca:	4602      	mov	r2, r0
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	1ad3      	subs	r3, r2, r3
 80075d0:	2b02      	cmp	r3, #2
 80075d2:	d902      	bls.n	80075da <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 80075d4:	2303      	movs	r3, #3
 80075d6:	73fb      	strb	r3, [r7, #15]
        break;
 80075d8:	e004      	b.n	80075e4 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80075da:	f7ff fdd6 	bl	800718a <LL_RCC_PLLSAI1_IsReady>
 80075de:	4603      	mov	r3, r0
 80075e0:	2b01      	cmp	r3, #1
 80075e2:	d1f0      	bne.n	80075c6 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 80075e4:	7bfb      	ldrb	r3, [r7, #15]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d108      	bne.n	80075fc <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80075ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80075ee:	691a      	ldr	r2, [r3, #16]
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	691b      	ldr	r3, [r3, #16]
 80075f4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80075f8:	4313      	orrs	r3, r2
 80075fa:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80075fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80075fe:	4618      	mov	r0, r3
 8007600:	3710      	adds	r7, #16
 8007602:	46bd      	mov	sp, r7
 8007604:	bd80      	pop	{r7, pc}

08007606 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8007606:	b580      	push	{r7, lr}
 8007608:	b084      	sub	sp, #16
 800760a:	af00      	add	r7, sp, #0
 800760c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800760e:	2300      	movs	r3, #0
 8007610:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8007612:	f7ff fdab 	bl	800716c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007616:	f7fb f9c9 	bl	80029ac <HAL_GetTick>
 800761a:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800761c:	e009      	b.n	8007632 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800761e:	f7fb f9c5 	bl	80029ac <HAL_GetTick>
 8007622:	4602      	mov	r2, r0
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	1ad3      	subs	r3, r2, r3
 8007628:	2b02      	cmp	r3, #2
 800762a:	d902      	bls.n	8007632 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800762c:	2303      	movs	r3, #3
 800762e:	73fb      	strb	r3, [r7, #15]
      break;
 8007630:	e004      	b.n	800763c <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8007632:	f7ff fdaa 	bl	800718a <LL_RCC_PLLSAI1_IsReady>
 8007636:	4603      	mov	r3, r0
 8007638:	2b00      	cmp	r3, #0
 800763a:	d1f0      	bne.n	800761e <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800763c:	7bfb      	ldrb	r3, [r7, #15]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d137      	bne.n	80076b2 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8007642:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007646:	691b      	ldr	r3, [r3, #16]
 8007648:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	021b      	lsls	r3, r3, #8
 8007652:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007656:	4313      	orrs	r3, r2
 8007658:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800765a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800765e:	691b      	ldr	r3, [r3, #16]
 8007660:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	68db      	ldr	r3, [r3, #12]
 8007668:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800766c:	4313      	orrs	r3, r2
 800766e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8007670:	f7ff fd6d 	bl	800714e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007674:	f7fb f99a 	bl	80029ac <HAL_GetTick>
 8007678:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800767a:	e009      	b.n	8007690 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800767c:	f7fb f996 	bl	80029ac <HAL_GetTick>
 8007680:	4602      	mov	r2, r0
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	1ad3      	subs	r3, r2, r3
 8007686:	2b02      	cmp	r3, #2
 8007688:	d902      	bls.n	8007690 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800768a:	2303      	movs	r3, #3
 800768c:	73fb      	strb	r3, [r7, #15]
        break;
 800768e:	e004      	b.n	800769a <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8007690:	f7ff fd7b 	bl	800718a <LL_RCC_PLLSAI1_IsReady>
 8007694:	4603      	mov	r3, r0
 8007696:	2b01      	cmp	r3, #1
 8007698:	d1f0      	bne.n	800767c <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800769a:	7bfb      	ldrb	r3, [r7, #15]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d108      	bne.n	80076b2 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80076a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80076a4:	691a      	ldr	r2, [r3, #16]
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	691b      	ldr	r3, [r3, #16]
 80076aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80076ae:	4313      	orrs	r3, r2
 80076b0:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80076b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80076b4:	4618      	mov	r0, r3
 80076b6:	3710      	adds	r7, #16
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}

080076bc <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b084      	sub	sp, #16
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d101      	bne.n	80076ce <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80076ca:	2301      	movs	r3, #1
 80076cc:	e07a      	b.n	80077c4 <HAL_RTC_Init+0x108>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80076d4:	b2db      	uxtb	r3, r3
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d106      	bne.n	80076e8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2200      	movs	r2, #0
 80076de:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80076e2:	6878      	ldr	r0, [r7, #4]
 80076e4:	f7fa fc0a 	bl	8001efc <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2202      	movs	r2, #2
 80076ec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	68db      	ldr	r3, [r3, #12]
 80076f6:	f003 0310 	and.w	r3, r3, #16
 80076fa:	2b10      	cmp	r3, #16
 80076fc:	d058      	beq.n	80077b0 <HAL_RTC_Init+0xf4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	22ca      	movs	r2, #202	@ 0xca
 8007704:	625a      	str	r2, [r3, #36]	@ 0x24
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	2253      	movs	r2, #83	@ 0x53
 800770c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800770e:	6878      	ldr	r0, [r7, #4]
 8007710:	f000 fa58 	bl	8007bc4 <RTC_EnterInitMode>
 8007714:	4603      	mov	r3, r0
 8007716:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8007718:	7bfb      	ldrb	r3, [r7, #15]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d12c      	bne.n	8007778 <HAL_RTC_Init+0xbc>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	689b      	ldr	r3, [r3, #8]
 8007724:	687a      	ldr	r2, [r7, #4]
 8007726:	6812      	ldr	r2, [r2, #0]
 8007728:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800772c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007730:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	6899      	ldr	r1, [r3, #8]
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	685a      	ldr	r2, [r3, #4]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	691b      	ldr	r3, [r3, #16]
 8007740:	431a      	orrs	r2, r3
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	699b      	ldr	r3, [r3, #24]
 8007746:	431a      	orrs	r2, r3
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	430a      	orrs	r2, r1
 800774e:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	687a      	ldr	r2, [r7, #4]
 8007756:	68d2      	ldr	r2, [r2, #12]
 8007758:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	6919      	ldr	r1, [r3, #16]
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	689b      	ldr	r3, [r3, #8]
 8007764:	041a      	lsls	r2, r3, #16
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	430a      	orrs	r2, r1
 800776c:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800776e:	6878      	ldr	r0, [r7, #4]
 8007770:	f000 fa60 	bl	8007c34 <RTC_ExitInitMode>
 8007774:	4603      	mov	r3, r0
 8007776:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8007778:	7bfb      	ldrb	r3, [r7, #15]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d113      	bne.n	80077a6 <HAL_RTC_Init+0xea>
    {
#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f022 0203 	bic.w	r2, r2, #3
 800778c:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	69da      	ldr	r2, [r3, #28]
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	695b      	ldr	r3, [r3, #20]
 800779c:	431a      	orrs	r2, r3
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	430a      	orrs	r2, r1
 80077a4:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutRemap);
#endif /* RTC_OR_ALARMOUTTYPE */
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	22ff      	movs	r2, #255	@ 0xff
 80077ac:	625a      	str	r2, [r3, #36]	@ 0x24
 80077ae:	e001      	b.n	80077b4 <HAL_RTC_Init+0xf8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80077b0:	2300      	movs	r3, #0
 80077b2:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80077b4:	7bfb      	ldrb	r3, [r7, #15]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d103      	bne.n	80077c2 <HAL_RTC_Init+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2201      	movs	r2, #1
 80077be:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 80077c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80077c4:	4618      	mov	r0, r3
 80077c6:	3710      	adds	r7, #16
 80077c8:	46bd      	mov	sp, r7
 80077ca:	bd80      	pop	{r7, pc}

080077cc <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80077cc:	b590      	push	{r4, r7, lr}
 80077ce:	b087      	sub	sp, #28
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	60f8      	str	r0, [r7, #12]
 80077d4:	60b9      	str	r1, [r7, #8]
 80077d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80077d8:	2300      	movs	r3, #0
 80077da:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80077e2:	2b01      	cmp	r3, #1
 80077e4:	d101      	bne.n	80077ea <HAL_RTC_SetTime+0x1e>
 80077e6:	2302      	movs	r3, #2
 80077e8:	e08b      	b.n	8007902 <HAL_RTC_SetTime+0x136>
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	2201      	movs	r2, #1
 80077ee:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	2202      	movs	r2, #2
 80077f6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d126      	bne.n	800784e <HAL_RTC_SetTime+0x82>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	689b      	ldr	r3, [r3, #8]
 8007806:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800780a:	2b00      	cmp	r3, #0
 800780c:	d102      	bne.n	8007814 <HAL_RTC_SetTime+0x48>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	2200      	movs	r2, #0
 8007812:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	781b      	ldrb	r3, [r3, #0]
 8007818:	4618      	mov	r0, r3
 800781a:	f000 fa31 	bl	8007c80 <RTC_ByteToBcd2>
 800781e:	4603      	mov	r3, r0
 8007820:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	785b      	ldrb	r3, [r3, #1]
 8007826:	4618      	mov	r0, r3
 8007828:	f000 fa2a 	bl	8007c80 <RTC_ByteToBcd2>
 800782c:	4603      	mov	r3, r0
 800782e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007830:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8007832:	68bb      	ldr	r3, [r7, #8]
 8007834:	789b      	ldrb	r3, [r3, #2]
 8007836:	4618      	mov	r0, r3
 8007838:	f000 fa22 	bl	8007c80 <RTC_ByteToBcd2>
 800783c:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800783e:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8007842:	68bb      	ldr	r3, [r7, #8]
 8007844:	78db      	ldrb	r3, [r3, #3]
 8007846:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007848:	4313      	orrs	r3, r2
 800784a:	617b      	str	r3, [r7, #20]
 800784c:	e018      	b.n	8007880 <HAL_RTC_SetTime+0xb4>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	689b      	ldr	r3, [r3, #8]
 8007854:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007858:	2b00      	cmp	r3, #0
 800785a:	d102      	bne.n	8007862 <HAL_RTC_SetTime+0x96>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800785c:	68bb      	ldr	r3, [r7, #8]
 800785e:	2200      	movs	r2, #0
 8007860:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8007862:	68bb      	ldr	r3, [r7, #8]
 8007864:	781b      	ldrb	r3, [r3, #0]
 8007866:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8007868:	68bb      	ldr	r3, [r7, #8]
 800786a:	785b      	ldrb	r3, [r3, #1]
 800786c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800786e:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8007870:	68ba      	ldr	r2, [r7, #8]
 8007872:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8007874:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8007876:	68bb      	ldr	r3, [r7, #8]
 8007878:	78db      	ldrb	r3, [r3, #3]
 800787a:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800787c:	4313      	orrs	r3, r2
 800787e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	22ca      	movs	r2, #202	@ 0xca
 8007886:	625a      	str	r2, [r3, #36]	@ 0x24
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	2253      	movs	r2, #83	@ 0x53
 800788e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007890:	68f8      	ldr	r0, [r7, #12]
 8007892:	f000 f997 	bl	8007bc4 <RTC_EnterInitMode>
 8007896:	4603      	mov	r3, r0
 8007898:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800789a:	7cfb      	ldrb	r3, [r7, #19]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d120      	bne.n	80078e2 <HAL_RTC_SetTime+0x116>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	681a      	ldr	r2, [r3, #0]
 80078a4:	697b      	ldr	r3, [r7, #20]
 80078a6:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80078aa:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80078ae:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	689a      	ldr	r2, [r3, #8]
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80078be:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	6899      	ldr	r1, [r3, #8]
 80078c6:	68bb      	ldr	r3, [r7, #8]
 80078c8:	68da      	ldr	r2, [r3, #12]
 80078ca:	68bb      	ldr	r3, [r7, #8]
 80078cc:	691b      	ldr	r3, [r3, #16]
 80078ce:	431a      	orrs	r2, r3
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	430a      	orrs	r2, r1
 80078d6:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80078d8:	68f8      	ldr	r0, [r7, #12]
 80078da:	f000 f9ab 	bl	8007c34 <RTC_ExitInitMode>
 80078de:	4603      	mov	r3, r0
 80078e0:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80078e2:	7cfb      	ldrb	r3, [r7, #19]
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d103      	bne.n	80078f0 <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	2201      	movs	r2, #1
 80078ec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	22ff      	movs	r2, #255	@ 0xff
 80078f6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	2200      	movs	r2, #0
 80078fc:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8007900:	7cfb      	ldrb	r3, [r7, #19]
}
 8007902:	4618      	mov	r0, r3
 8007904:	371c      	adds	r7, #28
 8007906:	46bd      	mov	sp, r7
 8007908:	bd90      	pop	{r4, r7, pc}

0800790a <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800790a:	b580      	push	{r7, lr}
 800790c:	b086      	sub	sp, #24
 800790e:	af00      	add	r7, sp, #0
 8007910:	60f8      	str	r0, [r7, #12]
 8007912:	60b9      	str	r1, [r7, #8]
 8007914:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8007916:	2300      	movs	r3, #0
 8007918:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007920:	68bb      	ldr	r3, [r7, #8]
 8007922:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	691b      	ldr	r3, [r3, #16]
 800792a:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800792e:	68bb      	ldr	r3, [r7, #8]
 8007930:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800793c:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8007940:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8007942:	697b      	ldr	r3, [r7, #20]
 8007944:	0c1b      	lsrs	r3, r3, #16
 8007946:	b2db      	uxtb	r3, r3
 8007948:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800794c:	b2da      	uxtb	r2, r3
 800794e:	68bb      	ldr	r3, [r7, #8]
 8007950:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8007952:	697b      	ldr	r3, [r7, #20]
 8007954:	0a1b      	lsrs	r3, r3, #8
 8007956:	b2db      	uxtb	r3, r3
 8007958:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800795c:	b2da      	uxtb	r2, r3
 800795e:	68bb      	ldr	r3, [r7, #8]
 8007960:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8007962:	697b      	ldr	r3, [r7, #20]
 8007964:	b2db      	uxtb	r3, r3
 8007966:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800796a:	b2da      	uxtb	r2, r3
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8007970:	697b      	ldr	r3, [r7, #20]
 8007972:	0d9b      	lsrs	r3, r3, #22
 8007974:	b2db      	uxtb	r3, r3
 8007976:	f003 0301 	and.w	r3, r3, #1
 800797a:	b2da      	uxtb	r2, r3
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d11a      	bne.n	80079bc <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8007986:	68bb      	ldr	r3, [r7, #8]
 8007988:	781b      	ldrb	r3, [r3, #0]
 800798a:	4618      	mov	r0, r3
 800798c:	f000 f996 	bl	8007cbc <RTC_Bcd2ToByte>
 8007990:	4603      	mov	r3, r0
 8007992:	461a      	mov	r2, r3
 8007994:	68bb      	ldr	r3, [r7, #8]
 8007996:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	785b      	ldrb	r3, [r3, #1]
 800799c:	4618      	mov	r0, r3
 800799e:	f000 f98d 	bl	8007cbc <RTC_Bcd2ToByte>
 80079a2:	4603      	mov	r3, r0
 80079a4:	461a      	mov	r2, r3
 80079a6:	68bb      	ldr	r3, [r7, #8]
 80079a8:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80079aa:	68bb      	ldr	r3, [r7, #8]
 80079ac:	789b      	ldrb	r3, [r3, #2]
 80079ae:	4618      	mov	r0, r3
 80079b0:	f000 f984 	bl	8007cbc <RTC_Bcd2ToByte>
 80079b4:	4603      	mov	r3, r0
 80079b6:	461a      	mov	r2, r3
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80079bc:	2300      	movs	r3, #0
}
 80079be:	4618      	mov	r0, r3
 80079c0:	3718      	adds	r7, #24
 80079c2:	46bd      	mov	sp, r7
 80079c4:	bd80      	pop	{r7, pc}

080079c6 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80079c6:	b590      	push	{r4, r7, lr}
 80079c8:	b087      	sub	sp, #28
 80079ca:	af00      	add	r7, sp, #0
 80079cc:	60f8      	str	r0, [r7, #12]
 80079ce:	60b9      	str	r1, [r7, #8]
 80079d0:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80079d2:	2300      	movs	r3, #0
 80079d4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80079dc:	2b01      	cmp	r3, #1
 80079de:	d101      	bne.n	80079e4 <HAL_RTC_SetDate+0x1e>
 80079e0:	2302      	movs	r3, #2
 80079e2:	e075      	b.n	8007ad0 <HAL_RTC_SetDate+0x10a>
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	2201      	movs	r2, #1
 80079e8:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	2202      	movs	r2, #2
 80079f0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d10e      	bne.n	8007a18 <HAL_RTC_SetDate+0x52>
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	785b      	ldrb	r3, [r3, #1]
 80079fe:	f003 0310 	and.w	r3, r3, #16
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d008      	beq.n	8007a18 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8007a06:	68bb      	ldr	r3, [r7, #8]
 8007a08:	785b      	ldrb	r3, [r3, #1]
 8007a0a:	f023 0310 	bic.w	r3, r3, #16
 8007a0e:	b2db      	uxtb	r3, r3
 8007a10:	330a      	adds	r3, #10
 8007a12:	b2da      	uxtb	r2, r3
 8007a14:	68bb      	ldr	r3, [r7, #8]
 8007a16:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d11c      	bne.n	8007a58 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	78db      	ldrb	r3, [r3, #3]
 8007a22:	4618      	mov	r0, r3
 8007a24:	f000 f92c 	bl	8007c80 <RTC_ByteToBcd2>
 8007a28:	4603      	mov	r3, r0
 8007a2a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007a2c:	68bb      	ldr	r3, [r7, #8]
 8007a2e:	785b      	ldrb	r3, [r3, #1]
 8007a30:	4618      	mov	r0, r3
 8007a32:	f000 f925 	bl	8007c80 <RTC_ByteToBcd2>
 8007a36:	4603      	mov	r3, r0
 8007a38:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007a3a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8007a3c:	68bb      	ldr	r3, [r7, #8]
 8007a3e:	789b      	ldrb	r3, [r3, #2]
 8007a40:	4618      	mov	r0, r3
 8007a42:	f000 f91d 	bl	8007c80 <RTC_ByteToBcd2>
 8007a46:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007a48:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8007a4c:	68bb      	ldr	r3, [r7, #8]
 8007a4e:	781b      	ldrb	r3, [r3, #0]
 8007a50:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007a52:	4313      	orrs	r3, r2
 8007a54:	617b      	str	r3, [r7, #20]
 8007a56:	e00e      	b.n	8007a76 <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007a58:	68bb      	ldr	r3, [r7, #8]
 8007a5a:	78db      	ldrb	r3, [r3, #3]
 8007a5c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8007a5e:	68bb      	ldr	r3, [r7, #8]
 8007a60:	785b      	ldrb	r3, [r3, #1]
 8007a62:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007a64:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8007a66:	68ba      	ldr	r2, [r7, #8]
 8007a68:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8007a6a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8007a6c:	68bb      	ldr	r3, [r7, #8]
 8007a6e:	781b      	ldrb	r3, [r3, #0]
 8007a70:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007a72:	4313      	orrs	r3, r2
 8007a74:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	22ca      	movs	r2, #202	@ 0xca
 8007a7c:	625a      	str	r2, [r3, #36]	@ 0x24
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	2253      	movs	r2, #83	@ 0x53
 8007a84:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007a86:	68f8      	ldr	r0, [r7, #12]
 8007a88:	f000 f89c 	bl	8007bc4 <RTC_EnterInitMode>
 8007a8c:	4603      	mov	r3, r0
 8007a8e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8007a90:	7cfb      	ldrb	r3, [r7, #19]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d10c      	bne.n	8007ab0 <HAL_RTC_SetDate+0xea>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681a      	ldr	r2, [r3, #0]
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007aa0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007aa4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007aa6:	68f8      	ldr	r0, [r7, #12]
 8007aa8:	f000 f8c4 	bl	8007c34 <RTC_ExitInitMode>
 8007aac:	4603      	mov	r3, r0
 8007aae:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8007ab0:	7cfb      	ldrb	r3, [r7, #19]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d103      	bne.n	8007abe <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	2201      	movs	r2, #1
 8007aba:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	22ff      	movs	r2, #255	@ 0xff
 8007ac4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	2200      	movs	r2, #0
 8007aca:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8007ace:	7cfb      	ldrb	r3, [r7, #19]
}
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	371c      	adds	r7, #28
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	bd90      	pop	{r4, r7, pc}

08007ad8 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b086      	sub	sp, #24
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	60f8      	str	r0, [r7, #12]
 8007ae0:	60b9      	str	r1, [r7, #8]
 8007ae2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	685b      	ldr	r3, [r3, #4]
 8007aee:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007af2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007af6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8007af8:	697b      	ldr	r3, [r7, #20]
 8007afa:	0c1b      	lsrs	r3, r3, #16
 8007afc:	b2da      	uxtb	r2, r3
 8007afe:	68bb      	ldr	r3, [r7, #8]
 8007b00:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	0a1b      	lsrs	r3, r3, #8
 8007b06:	b2db      	uxtb	r3, r3
 8007b08:	f003 031f 	and.w	r3, r3, #31
 8007b0c:	b2da      	uxtb	r2, r3
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8007b12:	697b      	ldr	r3, [r7, #20]
 8007b14:	b2db      	uxtb	r3, r3
 8007b16:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007b1a:	b2da      	uxtb	r2, r3
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8007b20:	697b      	ldr	r3, [r7, #20]
 8007b22:	0b5b      	lsrs	r3, r3, #13
 8007b24:	b2db      	uxtb	r3, r3
 8007b26:	f003 0307 	and.w	r3, r3, #7
 8007b2a:	b2da      	uxtb	r2, r3
 8007b2c:	68bb      	ldr	r3, [r7, #8]
 8007b2e:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d11a      	bne.n	8007b6c <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8007b36:	68bb      	ldr	r3, [r7, #8]
 8007b38:	78db      	ldrb	r3, [r3, #3]
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	f000 f8be 	bl	8007cbc <RTC_Bcd2ToByte>
 8007b40:	4603      	mov	r3, r0
 8007b42:	461a      	mov	r2, r3
 8007b44:	68bb      	ldr	r3, [r7, #8]
 8007b46:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8007b48:	68bb      	ldr	r3, [r7, #8]
 8007b4a:	785b      	ldrb	r3, [r3, #1]
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	f000 f8b5 	bl	8007cbc <RTC_Bcd2ToByte>
 8007b52:	4603      	mov	r3, r0
 8007b54:	461a      	mov	r2, r3
 8007b56:	68bb      	ldr	r3, [r7, #8]
 8007b58:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8007b5a:	68bb      	ldr	r3, [r7, #8]
 8007b5c:	789b      	ldrb	r3, [r3, #2]
 8007b5e:	4618      	mov	r0, r3
 8007b60:	f000 f8ac 	bl	8007cbc <RTC_Bcd2ToByte>
 8007b64:	4603      	mov	r3, r0
 8007b66:	461a      	mov	r2, r3
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8007b6c:	2300      	movs	r3, #0
}
 8007b6e:	4618      	mov	r0, r3
 8007b70:	3718      	adds	r7, #24
 8007b72:	46bd      	mov	sp, r7
 8007b74:	bd80      	pop	{r7, pc}
	...

08007b78 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b084      	sub	sp, #16
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007b80:	2300      	movs	r3, #0
 8007b82:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	4a0d      	ldr	r2, [pc, #52]	@ (8007bc0 <HAL_RTC_WaitForSynchro+0x48>)
 8007b8a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007b8c:	f7fa ff0e 	bl	80029ac <HAL_GetTick>
 8007b90:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007b92:	e009      	b.n	8007ba8 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007b94:	f7fa ff0a 	bl	80029ac <HAL_GetTick>
 8007b98:	4602      	mov	r2, r0
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	1ad3      	subs	r3, r2, r3
 8007b9e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007ba2:	d901      	bls.n	8007ba8 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8007ba4:	2303      	movs	r3, #3
 8007ba6:	e007      	b.n	8007bb8 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	68db      	ldr	r3, [r3, #12]
 8007bae:	f003 0320 	and.w	r3, r3, #32
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d0ee      	beq.n	8007b94 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8007bb6:	2300      	movs	r3, #0
}
 8007bb8:	4618      	mov	r0, r3
 8007bba:	3710      	adds	r7, #16
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	bd80      	pop	{r7, pc}
 8007bc0:	0001ff5f 	.word	0x0001ff5f

08007bc4 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b084      	sub	sp, #16
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007bcc:	2300      	movs	r3, #0
 8007bce:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	68db      	ldr	r3, [r3, #12]
 8007bda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d123      	bne.n	8007c2a <RTC_EnterInitMode+0x66>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	68da      	ldr	r2, [r3, #12]
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007bf0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007bf2:	f7fa fedb 	bl	80029ac <HAL_GetTick>
 8007bf6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007bf8:	e00d      	b.n	8007c16 <RTC_EnterInitMode+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007bfa:	f7fa fed7 	bl	80029ac <HAL_GetTick>
 8007bfe:	4602      	mov	r2, r0
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	1ad3      	subs	r3, r2, r3
 8007c04:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007c08:	d905      	bls.n	8007c16 <RTC_EnterInitMode+0x52>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2204      	movs	r2, #4
 8007c0e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        status = HAL_ERROR;
 8007c12:	2301      	movs	r3, #1
 8007c14:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	68db      	ldr	r3, [r3, #12]
 8007c1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d102      	bne.n	8007c2a <RTC_EnterInitMode+0x66>
 8007c24:	7bfb      	ldrb	r3, [r7, #15]
 8007c26:	2b01      	cmp	r3, #1
 8007c28:	d1e7      	bne.n	8007bfa <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8007c2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	3710      	adds	r7, #16
 8007c30:	46bd      	mov	sp, r7
 8007c32:	bd80      	pop	{r7, pc}

08007c34 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	b084      	sub	sp, #16
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	68da      	ldr	r2, [r3, #12]
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007c4e:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	689b      	ldr	r3, [r3, #8]
 8007c56:	f003 0320 	and.w	r3, r3, #32
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d10b      	bne.n	8007c76 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007c5e:	6878      	ldr	r0, [r7, #4]
 8007c60:	f7ff ff8a 	bl	8007b78 <HAL_RTC_WaitForSynchro>
 8007c64:	4603      	mov	r3, r0
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d005      	beq.n	8007c76 <RTC_ExitInitMode+0x42>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2204      	movs	r2, #4
 8007c6e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_ERROR;
 8007c72:	2301      	movs	r3, #1
 8007c74:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8007c76:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c78:	4618      	mov	r0, r3
 8007c7a:	3710      	adds	r7, #16
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bd80      	pop	{r7, pc}

08007c80 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8007c80:	b480      	push	{r7}
 8007c82:	b085      	sub	sp, #20
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	4603      	mov	r3, r0
 8007c88:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8007c8e:	e005      	b.n	8007c9c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	3301      	adds	r3, #1
 8007c94:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8007c96:	79fb      	ldrb	r3, [r7, #7]
 8007c98:	3b0a      	subs	r3, #10
 8007c9a:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8007c9c:	79fb      	ldrb	r3, [r7, #7]
 8007c9e:	2b09      	cmp	r3, #9
 8007ca0:	d8f6      	bhi.n	8007c90 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	b2db      	uxtb	r3, r3
 8007ca6:	011b      	lsls	r3, r3, #4
 8007ca8:	b2da      	uxtb	r2, r3
 8007caa:	79fb      	ldrb	r3, [r7, #7]
 8007cac:	4313      	orrs	r3, r2
 8007cae:	b2db      	uxtb	r3, r3
}
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	3714      	adds	r7, #20
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cba:	4770      	bx	lr

08007cbc <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8007cbc:	b480      	push	{r7}
 8007cbe:	b085      	sub	sp, #20
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	4603      	mov	r3, r0
 8007cc4:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8007cca:	79fb      	ldrb	r3, [r7, #7]
 8007ccc:	091b      	lsrs	r3, r3, #4
 8007cce:	b2db      	uxtb	r3, r3
 8007cd0:	461a      	mov	r2, r3
 8007cd2:	4613      	mov	r3, r2
 8007cd4:	009b      	lsls	r3, r3, #2
 8007cd6:	4413      	add	r3, r2
 8007cd8:	005b      	lsls	r3, r3, #1
 8007cda:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	b2da      	uxtb	r2, r3
 8007ce0:	79fb      	ldrb	r3, [r7, #7]
 8007ce2:	f003 030f 	and.w	r3, r3, #15
 8007ce6:	b2db      	uxtb	r3, r3
 8007ce8:	4413      	add	r3, r2
 8007cea:	b2db      	uxtb	r3, r3
}
 8007cec:	4618      	mov	r0, r3
 8007cee:	3714      	adds	r7, #20
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf6:	4770      	bx	lr

08007cf8 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b087      	sub	sp, #28
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	60f8      	str	r0, [r7, #12]
 8007d00:	60b9      	str	r1, [r7, #8]
 8007d02:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8007d04:	4b5f      	ldr	r3, [pc, #380]	@ (8007e84 <HAL_RTCEx_SetWakeUpTimer_IT+0x18c>)
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	4a5f      	ldr	r2, [pc, #380]	@ (8007e88 <HAL_RTCEx_SetWakeUpTimer_IT+0x190>)
 8007d0a:	fba2 2303 	umull	r2, r3, r2, r3
 8007d0e:	0adb      	lsrs	r3, r3, #11
 8007d10:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007d14:	fb02 f303 	mul.w	r3, r2, r3
 8007d18:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007d20:	2b01      	cmp	r3, #1
 8007d22:	d101      	bne.n	8007d28 <HAL_RTCEx_SetWakeUpTimer_IT+0x30>
 8007d24:	2302      	movs	r3, #2
 8007d26:	e0a7      	b.n	8007e78 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	2201      	movs	r2, #1
 8007d2c:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	2202      	movs	r2, #2
 8007d34:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	22ca      	movs	r2, #202	@ 0xca
 8007d3e:	625a      	str	r2, [r3, #36]	@ 0x24
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	2253      	movs	r2, #83	@ 0x53
 8007d46:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	689b      	ldr	r3, [r3, #8]
 8007d4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d01a      	beq.n	8007d8c <HAL_RTCEx_SetWakeUpTimer_IT+0x94>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8007d56:	697b      	ldr	r3, [r7, #20]
 8007d58:	3b01      	subs	r3, #1
 8007d5a:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8007d5c:	697b      	ldr	r3, [r7, #20]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d10d      	bne.n	8007d7e <HAL_RTCEx_SetWakeUpTimer_IT+0x86>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	22ff      	movs	r2, #255	@ 0xff
 8007d68:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	2203      	movs	r2, #3
 8007d6e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	2200      	movs	r2, #0
 8007d76:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8007d7a:	2303      	movs	r3, #3
 8007d7c:	e07c      	b.n	8007e78 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	68db      	ldr	r3, [r3, #12]
 8007d84:	f003 0304 	and.w	r3, r3, #4
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d1e4      	bne.n	8007d56 <HAL_RTCEx_SetWakeUpTimer_IT+0x5e>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	689a      	ldr	r2, [r3, #8]
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007d9a:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	68db      	ldr	r3, [r3, #12]
 8007da2:	b2da      	uxtb	r2, r3
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8007dac:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8007dae:	4b35      	ldr	r3, [pc, #212]	@ (8007e84 <HAL_RTCEx_SetWakeUpTimer_IT+0x18c>)
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	4a35      	ldr	r2, [pc, #212]	@ (8007e88 <HAL_RTCEx_SetWakeUpTimer_IT+0x190>)
 8007db4:	fba2 2303 	umull	r2, r3, r2, r3
 8007db8:	0adb      	lsrs	r3, r3, #11
 8007dba:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007dbe:	fb02 f303 	mul.w	r3, r2, r3
 8007dc2:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 8007dc4:	697b      	ldr	r3, [r7, #20]
 8007dc6:	3b01      	subs	r3, #1
 8007dc8:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 8007dca:	697b      	ldr	r3, [r7, #20]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d10d      	bne.n	8007dec <HAL_RTCEx_SetWakeUpTimer_IT+0xf4>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	22ff      	movs	r2, #255	@ 0xff
 8007dd6:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	2203      	movs	r2, #3
 8007ddc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	2200      	movs	r2, #0
 8007de4:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 8007de8:	2303      	movs	r3, #3
 8007dea:	e045      	b.n	8007e78 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	68db      	ldr	r3, [r3, #12]
 8007df2:	f003 0304 	and.w	r3, r3, #4
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d0e4      	beq.n	8007dc4 <HAL_RTCEx_SetWakeUpTimer_IT+0xcc>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	689a      	ldr	r2, [r3, #8]
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f022 0207 	bic.w	r2, r2, #7
 8007e08:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	6899      	ldr	r1, [r3, #8]
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	687a      	ldr	r2, [r7, #4]
 8007e16:	430a      	orrs	r2, r1
 8007e18:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	68ba      	ldr	r2, [r7, #8]
 8007e20:	615a      	str	r2, [r3, #20]

  /* Enable and configure the EXTI line associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8007e22:	4b1a      	ldr	r3, [pc, #104]	@ (8007e8c <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8007e24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e28:	4a18      	ldr	r2, [pc, #96]	@ (8007e8c <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8007e2a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007e2e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8007e32:	4b16      	ldr	r3, [pc, #88]	@ (8007e8c <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	4a15      	ldr	r2, [pc, #84]	@ (8007e8c <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8007e38:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007e3c:	6013      	str	r3, [r2, #0]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	689a      	ldr	r2, [r3, #8]
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007e4c:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	689a      	ldr	r2, [r3, #8]
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007e5c:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	22ff      	movs	r2, #255	@ 0xff
 8007e64:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	2201      	movs	r2, #1
 8007e6a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	2200      	movs	r2, #0
 8007e72:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8007e76:	2300      	movs	r3, #0
}
 8007e78:	4618      	mov	r0, r3
 8007e7a:	371c      	adds	r7, #28
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e82:	4770      	bx	lr
 8007e84:	2000000c 	.word	0x2000000c
 8007e88:	10624dd3 	.word	0x10624dd3
 8007e8c:	58000800 	.word	0x58000800

08007e90 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 8007e90:	b580      	push	{r7, lr}
 8007e92:	b084      	sub	sp, #16
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007e98:	2300      	movs	r3, #0
 8007e9a:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007ea2:	2b01      	cmp	r3, #1
 8007ea4:	d101      	bne.n	8007eaa <HAL_RTCEx_DeactivateWakeUpTimer+0x1a>
 8007ea6:	2302      	movs	r3, #2
 8007ea8:	e04d      	b.n	8007f46 <HAL_RTCEx_DeactivateWakeUpTimer+0xb6>
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2201      	movs	r2, #1
 8007eae:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	2202      	movs	r2, #2
 8007eb6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	22ca      	movs	r2, #202	@ 0xca
 8007ec0:	625a      	str	r2, [r3, #36]	@ 0x24
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	2253      	movs	r2, #83	@ 0x53
 8007ec8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	689a      	ldr	r2, [r3, #8]
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ed8:	609a      	str	r2, [r3, #8]

  /* In case interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc, RTC_IT_WUT);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	689a      	ldr	r2, [r3, #8]
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007ee8:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007eea:	f7fa fd5f 	bl	80029ac <HAL_GetTick>
 8007eee:	60f8      	str	r0, [r7, #12]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8007ef0:	e015      	b.n	8007f1e <HAL_RTCEx_DeactivateWakeUpTimer+0x8e>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007ef2:	f7fa fd5b 	bl	80029ac <HAL_GetTick>
 8007ef6:	4602      	mov	r2, r0
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	1ad3      	subs	r3, r2, r3
 8007efc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007f00:	d90d      	bls.n	8007f1e <HAL_RTCEx_DeactivateWakeUpTimer+0x8e>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	22ff      	movs	r2, #255	@ 0xff
 8007f08:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2203      	movs	r2, #3
 8007f0e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2200      	movs	r2, #0
 8007f16:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 8007f1a:	2303      	movs	r3, #3
 8007f1c:	e013      	b.n	8007f46 <HAL_RTCEx_DeactivateWakeUpTimer+0xb6>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	68db      	ldr	r3, [r3, #12]
 8007f24:	f003 0304 	and.w	r3, r3, #4
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d0e2      	beq.n	8007ef2 <HAL_RTCEx_DeactivateWakeUpTimer+0x62>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	22ff      	movs	r2, #255	@ 0xff
 8007f32:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2201      	movs	r2, #1
 8007f38:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2200      	movs	r2, #0
 8007f40:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8007f44:	2300      	movs	r3, #0
}
 8007f46:	4618      	mov	r0, r3
 8007f48:	3710      	adds	r7, #16
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	bd80      	pop	{r7, pc}
	...

08007f50 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007f50:	b580      	push	{r7, lr}
 8007f52:	b082      	sub	sp, #8
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8007f58:	4b0f      	ldr	r3, [pc, #60]	@ (8007f98 <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>)
 8007f5a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8007f5e:	60da      	str	r2, [r3, #12]

  /* Get the pending status of the Wakeup timer Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	68db      	ldr	r3, [r3, #12]
 8007f66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d00b      	beq.n	8007f86 <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the Wakeup timer interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	68db      	ldr	r3, [r3, #12]
 8007f74:	b2da      	uxtb	r2, r3
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8007f7e:	60da      	str	r2, [r3, #12]

    /* Wakeup timer callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8007f80:	6878      	ldr	r0, [r7, #4]
 8007f82:	f7f8 ff7f 	bl	8000e84 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2201      	movs	r2, #1
 8007f8a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 8007f8e:	bf00      	nop
 8007f90:	3708      	adds	r7, #8
 8007f92:	46bd      	mov	sp, r7
 8007f94:	bd80      	pop	{r7, pc}
 8007f96:	bf00      	nop
 8007f98:	58000800 	.word	0x58000800

08007f9c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b084      	sub	sp, #16
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d101      	bne.n	8007fae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007faa:	2301      	movs	r3, #1
 8007fac:	e095      	b.n	80080da <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d108      	bne.n	8007fc8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	685b      	ldr	r3, [r3, #4]
 8007fba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007fbe:	d009      	beq.n	8007fd4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	61da      	str	r2, [r3, #28]
 8007fc6:	e005      	b.n	8007fd4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2200      	movs	r2, #0
 8007fcc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007fe0:	b2db      	uxtb	r3, r3
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d106      	bne.n	8007ff4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	2200      	movs	r2, #0
 8007fea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007fee:	6878      	ldr	r0, [r7, #4]
 8007ff0:	f7f9 ffb8 	bl	8001f64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2202      	movs	r2, #2
 8007ff8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	681a      	ldr	r2, [r3, #0]
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800800a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	68db      	ldr	r3, [r3, #12]
 8008010:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008014:	d902      	bls.n	800801c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008016:	2300      	movs	r3, #0
 8008018:	60fb      	str	r3, [r7, #12]
 800801a:	e002      	b.n	8008022 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800801c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008020:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	68db      	ldr	r3, [r3, #12]
 8008026:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800802a:	d007      	beq.n	800803c <HAL_SPI_Init+0xa0>
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	68db      	ldr	r3, [r3, #12]
 8008030:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008034:	d002      	beq.n	800803c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2200      	movs	r2, #0
 800803a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	685b      	ldr	r3, [r3, #4]
 8008040:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	689b      	ldr	r3, [r3, #8]
 8008048:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800804c:	431a      	orrs	r2, r3
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	691b      	ldr	r3, [r3, #16]
 8008052:	f003 0302 	and.w	r3, r3, #2
 8008056:	431a      	orrs	r2, r3
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	695b      	ldr	r3, [r3, #20]
 800805c:	f003 0301 	and.w	r3, r3, #1
 8008060:	431a      	orrs	r2, r3
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	699b      	ldr	r3, [r3, #24]
 8008066:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800806a:	431a      	orrs	r2, r3
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	69db      	ldr	r3, [r3, #28]
 8008070:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008074:	431a      	orrs	r2, r3
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6a1b      	ldr	r3, [r3, #32]
 800807a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800807e:	ea42 0103 	orr.w	r1, r2, r3
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008086:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	430a      	orrs	r2, r1
 8008090:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	699b      	ldr	r3, [r3, #24]
 8008096:	0c1b      	lsrs	r3, r3, #16
 8008098:	f003 0204 	and.w	r2, r3, #4
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080a0:	f003 0310 	and.w	r3, r3, #16
 80080a4:	431a      	orrs	r2, r3
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080aa:	f003 0308 	and.w	r3, r3, #8
 80080ae:	431a      	orrs	r2, r3
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	68db      	ldr	r3, [r3, #12]
 80080b4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80080b8:	ea42 0103 	orr.w	r1, r2, r3
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	430a      	orrs	r2, r1
 80080c8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2200      	movs	r2, #0
 80080ce:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2201      	movs	r2, #1
 80080d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80080d8:	2300      	movs	r3, #0
}
 80080da:	4618      	mov	r0, r3
 80080dc:	3710      	adds	r7, #16
 80080de:	46bd      	mov	sp, r7
 80080e0:	bd80      	pop	{r7, pc}

080080e2 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80080e2:	b580      	push	{r7, lr}
 80080e4:	b088      	sub	sp, #32
 80080e6:	af00      	add	r7, sp, #0
 80080e8:	60f8      	str	r0, [r7, #12]
 80080ea:	60b9      	str	r1, [r7, #8]
 80080ec:	603b      	str	r3, [r7, #0]
 80080ee:	4613      	mov	r3, r2
 80080f0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80080f2:	f7fa fc5b 	bl	80029ac <HAL_GetTick>
 80080f6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80080f8:	88fb      	ldrh	r3, [r7, #6]
 80080fa:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008102:	b2db      	uxtb	r3, r3
 8008104:	2b01      	cmp	r3, #1
 8008106:	d001      	beq.n	800810c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8008108:	2302      	movs	r3, #2
 800810a:	e15c      	b.n	80083c6 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800810c:	68bb      	ldr	r3, [r7, #8]
 800810e:	2b00      	cmp	r3, #0
 8008110:	d002      	beq.n	8008118 <HAL_SPI_Transmit+0x36>
 8008112:	88fb      	ldrh	r3, [r7, #6]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d101      	bne.n	800811c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8008118:	2301      	movs	r3, #1
 800811a:	e154      	b.n	80083c6 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008122:	2b01      	cmp	r3, #1
 8008124:	d101      	bne.n	800812a <HAL_SPI_Transmit+0x48>
 8008126:	2302      	movs	r3, #2
 8008128:	e14d      	b.n	80083c6 <HAL_SPI_Transmit+0x2e4>
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	2201      	movs	r2, #1
 800812e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	2203      	movs	r2, #3
 8008136:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	2200      	movs	r2, #0
 800813e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	68ba      	ldr	r2, [r7, #8]
 8008144:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	88fa      	ldrh	r2, [r7, #6]
 800814a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	88fa      	ldrh	r2, [r7, #6]
 8008150:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	2200      	movs	r2, #0
 8008156:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	2200      	movs	r2, #0
 800815c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	2200      	movs	r2, #0
 8008164:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	2200      	movs	r2, #0
 800816c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	2200      	movs	r2, #0
 8008172:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	689b      	ldr	r3, [r3, #8]
 8008178:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800817c:	d10f      	bne.n	800819e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	681a      	ldr	r2, [r3, #0]
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800818c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	681a      	ldr	r2, [r3, #0]
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800819c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081a8:	2b40      	cmp	r3, #64	@ 0x40
 80081aa:	d007      	beq.n	80081bc <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	681a      	ldr	r2, [r3, #0]
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80081ba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	68db      	ldr	r3, [r3, #12]
 80081c0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80081c4:	d952      	bls.n	800826c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	685b      	ldr	r3, [r3, #4]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d002      	beq.n	80081d4 <HAL_SPI_Transmit+0xf2>
 80081ce:	8b7b      	ldrh	r3, [r7, #26]
 80081d0:	2b01      	cmp	r3, #1
 80081d2:	d145      	bne.n	8008260 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081d8:	881a      	ldrh	r2, [r3, #0]
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081e4:	1c9a      	adds	r2, r3, #2
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80081ee:	b29b      	uxth	r3, r3
 80081f0:	3b01      	subs	r3, #1
 80081f2:	b29a      	uxth	r2, r3
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80081f8:	e032      	b.n	8008260 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	689b      	ldr	r3, [r3, #8]
 8008200:	f003 0302 	and.w	r3, r3, #2
 8008204:	2b02      	cmp	r3, #2
 8008206:	d112      	bne.n	800822e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800820c:	881a      	ldrh	r2, [r3, #0]
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008218:	1c9a      	adds	r2, r3, #2
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008222:	b29b      	uxth	r3, r3
 8008224:	3b01      	subs	r3, #1
 8008226:	b29a      	uxth	r2, r3
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800822c:	e018      	b.n	8008260 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800822e:	f7fa fbbd 	bl	80029ac <HAL_GetTick>
 8008232:	4602      	mov	r2, r0
 8008234:	69fb      	ldr	r3, [r7, #28]
 8008236:	1ad3      	subs	r3, r2, r3
 8008238:	683a      	ldr	r2, [r7, #0]
 800823a:	429a      	cmp	r2, r3
 800823c:	d803      	bhi.n	8008246 <HAL_SPI_Transmit+0x164>
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008244:	d102      	bne.n	800824c <HAL_SPI_Transmit+0x16a>
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d109      	bne.n	8008260 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	2201      	movs	r2, #1
 8008250:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	2200      	movs	r2, #0
 8008258:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800825c:	2303      	movs	r3, #3
 800825e:	e0b2      	b.n	80083c6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008264:	b29b      	uxth	r3, r3
 8008266:	2b00      	cmp	r3, #0
 8008268:	d1c7      	bne.n	80081fa <HAL_SPI_Transmit+0x118>
 800826a:	e083      	b.n	8008374 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	685b      	ldr	r3, [r3, #4]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d002      	beq.n	800827a <HAL_SPI_Transmit+0x198>
 8008274:	8b7b      	ldrh	r3, [r7, #26]
 8008276:	2b01      	cmp	r3, #1
 8008278:	d177      	bne.n	800836a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800827e:	b29b      	uxth	r3, r3
 8008280:	2b01      	cmp	r3, #1
 8008282:	d912      	bls.n	80082aa <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008288:	881a      	ldrh	r2, [r3, #0]
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008294:	1c9a      	adds	r2, r3, #2
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800829e:	b29b      	uxth	r3, r3
 80082a0:	3b02      	subs	r3, #2
 80082a2:	b29a      	uxth	r2, r3
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80082a8:	e05f      	b.n	800836a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	330c      	adds	r3, #12
 80082b4:	7812      	ldrb	r2, [r2, #0]
 80082b6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082bc:	1c5a      	adds	r2, r3, #1
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082c6:	b29b      	uxth	r3, r3
 80082c8:	3b01      	subs	r3, #1
 80082ca:	b29a      	uxth	r2, r3
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80082d0:	e04b      	b.n	800836a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	689b      	ldr	r3, [r3, #8]
 80082d8:	f003 0302 	and.w	r3, r3, #2
 80082dc:	2b02      	cmp	r3, #2
 80082de:	d12b      	bne.n	8008338 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082e4:	b29b      	uxth	r3, r3
 80082e6:	2b01      	cmp	r3, #1
 80082e8:	d912      	bls.n	8008310 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082ee:	881a      	ldrh	r2, [r3, #0]
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082fa:	1c9a      	adds	r2, r3, #2
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008304:	b29b      	uxth	r3, r3
 8008306:	3b02      	subs	r3, #2
 8008308:	b29a      	uxth	r2, r3
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800830e:	e02c      	b.n	800836a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	330c      	adds	r3, #12
 800831a:	7812      	ldrb	r2, [r2, #0]
 800831c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008322:	1c5a      	adds	r2, r3, #1
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800832c:	b29b      	uxth	r3, r3
 800832e:	3b01      	subs	r3, #1
 8008330:	b29a      	uxth	r2, r3
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008336:	e018      	b.n	800836a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008338:	f7fa fb38 	bl	80029ac <HAL_GetTick>
 800833c:	4602      	mov	r2, r0
 800833e:	69fb      	ldr	r3, [r7, #28]
 8008340:	1ad3      	subs	r3, r2, r3
 8008342:	683a      	ldr	r2, [r7, #0]
 8008344:	429a      	cmp	r2, r3
 8008346:	d803      	bhi.n	8008350 <HAL_SPI_Transmit+0x26e>
 8008348:	683b      	ldr	r3, [r7, #0]
 800834a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800834e:	d102      	bne.n	8008356 <HAL_SPI_Transmit+0x274>
 8008350:	683b      	ldr	r3, [r7, #0]
 8008352:	2b00      	cmp	r3, #0
 8008354:	d109      	bne.n	800836a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2201      	movs	r2, #1
 800835a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	2200      	movs	r2, #0
 8008362:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008366:	2303      	movs	r3, #3
 8008368:	e02d      	b.n	80083c6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800836e:	b29b      	uxth	r3, r3
 8008370:	2b00      	cmp	r3, #0
 8008372:	d1ae      	bne.n	80082d2 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008374:	69fa      	ldr	r2, [r7, #28]
 8008376:	6839      	ldr	r1, [r7, #0]
 8008378:	68f8      	ldr	r0, [r7, #12]
 800837a:	f000 fcf5 	bl	8008d68 <SPI_EndRxTxTransaction>
 800837e:	4603      	mov	r3, r0
 8008380:	2b00      	cmp	r3, #0
 8008382:	d002      	beq.n	800838a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	2220      	movs	r2, #32
 8008388:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	689b      	ldr	r3, [r3, #8]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d10a      	bne.n	80083a8 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008392:	2300      	movs	r3, #0
 8008394:	617b      	str	r3, [r7, #20]
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	68db      	ldr	r3, [r3, #12]
 800839c:	617b      	str	r3, [r7, #20]
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	689b      	ldr	r3, [r3, #8]
 80083a4:	617b      	str	r3, [r7, #20]
 80083a6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	2201      	movs	r2, #1
 80083ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	2200      	movs	r2, #0
 80083b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d001      	beq.n	80083c4 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80083c0:	2301      	movs	r3, #1
 80083c2:	e000      	b.n	80083c6 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80083c4:	2300      	movs	r3, #0
  }
}
 80083c6:	4618      	mov	r0, r3
 80083c8:	3720      	adds	r7, #32
 80083ca:	46bd      	mov	sp, r7
 80083cc:	bd80      	pop	{r7, pc}

080083ce <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80083ce:	b580      	push	{r7, lr}
 80083d0:	b088      	sub	sp, #32
 80083d2:	af02      	add	r7, sp, #8
 80083d4:	60f8      	str	r0, [r7, #12]
 80083d6:	60b9      	str	r1, [r7, #8]
 80083d8:	603b      	str	r3, [r7, #0]
 80083da:	4613      	mov	r3, r2
 80083dc:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80083e4:	b2db      	uxtb	r3, r3
 80083e6:	2b01      	cmp	r3, #1
 80083e8:	d001      	beq.n	80083ee <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80083ea:	2302      	movs	r3, #2
 80083ec:	e123      	b.n	8008636 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d002      	beq.n	80083fa <HAL_SPI_Receive+0x2c>
 80083f4:	88fb      	ldrh	r3, [r7, #6]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d101      	bne.n	80083fe <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80083fa:	2301      	movs	r3, #1
 80083fc:	e11b      	b.n	8008636 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	685b      	ldr	r3, [r3, #4]
 8008402:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008406:	d112      	bne.n	800842e <HAL_SPI_Receive+0x60>
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	689b      	ldr	r3, [r3, #8]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d10e      	bne.n	800842e <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	2204      	movs	r2, #4
 8008414:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008418:	88fa      	ldrh	r2, [r7, #6]
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	9300      	str	r3, [sp, #0]
 800841e:	4613      	mov	r3, r2
 8008420:	68ba      	ldr	r2, [r7, #8]
 8008422:	68b9      	ldr	r1, [r7, #8]
 8008424:	68f8      	ldr	r0, [r7, #12]
 8008426:	f000 f90a 	bl	800863e <HAL_SPI_TransmitReceive>
 800842a:	4603      	mov	r3, r0
 800842c:	e103      	b.n	8008636 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800842e:	f7fa fabd 	bl	80029ac <HAL_GetTick>
 8008432:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800843a:	2b01      	cmp	r3, #1
 800843c:	d101      	bne.n	8008442 <HAL_SPI_Receive+0x74>
 800843e:	2302      	movs	r3, #2
 8008440:	e0f9      	b.n	8008636 <HAL_SPI_Receive+0x268>
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	2201      	movs	r2, #1
 8008446:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	2204      	movs	r2, #4
 800844e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	2200      	movs	r2, #0
 8008456:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	68ba      	ldr	r2, [r7, #8]
 800845c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	88fa      	ldrh	r2, [r7, #6]
 8008462:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	88fa      	ldrh	r2, [r7, #6]
 800846a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	2200      	movs	r2, #0
 8008472:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	2200      	movs	r2, #0
 8008478:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	2200      	movs	r2, #0
 800847e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	2200      	movs	r2, #0
 8008484:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	2200      	movs	r2, #0
 800848a:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	68db      	ldr	r3, [r3, #12]
 8008490:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008494:	d908      	bls.n	80084a8 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	685a      	ldr	r2, [r3, #4]
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80084a4:	605a      	str	r2, [r3, #4]
 80084a6:	e007      	b.n	80084b8 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	685a      	ldr	r2, [r3, #4]
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80084b6:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	689b      	ldr	r3, [r3, #8]
 80084bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80084c0:	d10f      	bne.n	80084e2 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	681a      	ldr	r2, [r3, #0]
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80084d0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	681a      	ldr	r2, [r3, #0]
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80084e0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084ec:	2b40      	cmp	r3, #64	@ 0x40
 80084ee:	d007      	beq.n	8008500 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	681a      	ldr	r2, [r3, #0]
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80084fe:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	68db      	ldr	r3, [r3, #12]
 8008504:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008508:	d875      	bhi.n	80085f6 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800850a:	e037      	b.n	800857c <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	689b      	ldr	r3, [r3, #8]
 8008512:	f003 0301 	and.w	r3, r3, #1
 8008516:	2b01      	cmp	r3, #1
 8008518:	d117      	bne.n	800854a <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	f103 020c 	add.w	r2, r3, #12
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008526:	7812      	ldrb	r2, [r2, #0]
 8008528:	b2d2      	uxtb	r2, r2
 800852a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008530:	1c5a      	adds	r2, r3, #1
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800853c:	b29b      	uxth	r3, r3
 800853e:	3b01      	subs	r3, #1
 8008540:	b29a      	uxth	r2, r3
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8008548:	e018      	b.n	800857c <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800854a:	f7fa fa2f 	bl	80029ac <HAL_GetTick>
 800854e:	4602      	mov	r2, r0
 8008550:	697b      	ldr	r3, [r7, #20]
 8008552:	1ad3      	subs	r3, r2, r3
 8008554:	683a      	ldr	r2, [r7, #0]
 8008556:	429a      	cmp	r2, r3
 8008558:	d803      	bhi.n	8008562 <HAL_SPI_Receive+0x194>
 800855a:	683b      	ldr	r3, [r7, #0]
 800855c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008560:	d102      	bne.n	8008568 <HAL_SPI_Receive+0x19a>
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d109      	bne.n	800857c <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	2201      	movs	r2, #1
 800856c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	2200      	movs	r2, #0
 8008574:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008578:	2303      	movs	r3, #3
 800857a:	e05c      	b.n	8008636 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008582:	b29b      	uxth	r3, r3
 8008584:	2b00      	cmp	r3, #0
 8008586:	d1c1      	bne.n	800850c <HAL_SPI_Receive+0x13e>
 8008588:	e03b      	b.n	8008602 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	689b      	ldr	r3, [r3, #8]
 8008590:	f003 0301 	and.w	r3, r3, #1
 8008594:	2b01      	cmp	r3, #1
 8008596:	d115      	bne.n	80085c4 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	68da      	ldr	r2, [r3, #12]
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085a2:	b292      	uxth	r2, r2
 80085a4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085aa:	1c9a      	adds	r2, r3, #2
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80085b6:	b29b      	uxth	r3, r3
 80085b8:	3b01      	subs	r3, #1
 80085ba:	b29a      	uxth	r2, r3
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80085c2:	e018      	b.n	80085f6 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80085c4:	f7fa f9f2 	bl	80029ac <HAL_GetTick>
 80085c8:	4602      	mov	r2, r0
 80085ca:	697b      	ldr	r3, [r7, #20]
 80085cc:	1ad3      	subs	r3, r2, r3
 80085ce:	683a      	ldr	r2, [r7, #0]
 80085d0:	429a      	cmp	r2, r3
 80085d2:	d803      	bhi.n	80085dc <HAL_SPI_Receive+0x20e>
 80085d4:	683b      	ldr	r3, [r7, #0]
 80085d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085da:	d102      	bne.n	80085e2 <HAL_SPI_Receive+0x214>
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d109      	bne.n	80085f6 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	2201      	movs	r2, #1
 80085e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	2200      	movs	r2, #0
 80085ee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80085f2:	2303      	movs	r3, #3
 80085f4:	e01f      	b.n	8008636 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80085fc:	b29b      	uxth	r3, r3
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d1c3      	bne.n	800858a <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008602:	697a      	ldr	r2, [r7, #20]
 8008604:	6839      	ldr	r1, [r7, #0]
 8008606:	68f8      	ldr	r0, [r7, #12]
 8008608:	f000 fb56 	bl	8008cb8 <SPI_EndRxTransaction>
 800860c:	4603      	mov	r3, r0
 800860e:	2b00      	cmp	r3, #0
 8008610:	d002      	beq.n	8008618 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	2220      	movs	r2, #32
 8008616:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	2201      	movs	r2, #1
 800861c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	2200      	movs	r2, #0
 8008624:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800862c:	2b00      	cmp	r3, #0
 800862e:	d001      	beq.n	8008634 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8008630:	2301      	movs	r3, #1
 8008632:	e000      	b.n	8008636 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8008634:	2300      	movs	r3, #0
  }
}
 8008636:	4618      	mov	r0, r3
 8008638:	3718      	adds	r7, #24
 800863a:	46bd      	mov	sp, r7
 800863c:	bd80      	pop	{r7, pc}

0800863e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800863e:	b580      	push	{r7, lr}
 8008640:	b08a      	sub	sp, #40	@ 0x28
 8008642:	af00      	add	r7, sp, #0
 8008644:	60f8      	str	r0, [r7, #12]
 8008646:	60b9      	str	r1, [r7, #8]
 8008648:	607a      	str	r2, [r7, #4]
 800864a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800864c:	2301      	movs	r3, #1
 800864e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008650:	f7fa f9ac 	bl	80029ac <HAL_GetTick>
 8008654:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800865c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	685b      	ldr	r3, [r3, #4]
 8008662:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8008664:	887b      	ldrh	r3, [r7, #2]
 8008666:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8008668:	887b      	ldrh	r3, [r7, #2]
 800866a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800866c:	7ffb      	ldrb	r3, [r7, #31]
 800866e:	2b01      	cmp	r3, #1
 8008670:	d00c      	beq.n	800868c <HAL_SPI_TransmitReceive+0x4e>
 8008672:	69bb      	ldr	r3, [r7, #24]
 8008674:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008678:	d106      	bne.n	8008688 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	689b      	ldr	r3, [r3, #8]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d102      	bne.n	8008688 <HAL_SPI_TransmitReceive+0x4a>
 8008682:	7ffb      	ldrb	r3, [r7, #31]
 8008684:	2b04      	cmp	r3, #4
 8008686:	d001      	beq.n	800868c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8008688:	2302      	movs	r3, #2
 800868a:	e1f3      	b.n	8008a74 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800868c:	68bb      	ldr	r3, [r7, #8]
 800868e:	2b00      	cmp	r3, #0
 8008690:	d005      	beq.n	800869e <HAL_SPI_TransmitReceive+0x60>
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d002      	beq.n	800869e <HAL_SPI_TransmitReceive+0x60>
 8008698:	887b      	ldrh	r3, [r7, #2]
 800869a:	2b00      	cmp	r3, #0
 800869c:	d101      	bne.n	80086a2 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800869e:	2301      	movs	r3, #1
 80086a0:	e1e8      	b.n	8008a74 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80086a8:	2b01      	cmp	r3, #1
 80086aa:	d101      	bne.n	80086b0 <HAL_SPI_TransmitReceive+0x72>
 80086ac:	2302      	movs	r3, #2
 80086ae:	e1e1      	b.n	8008a74 <HAL_SPI_TransmitReceive+0x436>
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	2201      	movs	r2, #1
 80086b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80086be:	b2db      	uxtb	r3, r3
 80086c0:	2b04      	cmp	r3, #4
 80086c2:	d003      	beq.n	80086cc <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	2205      	movs	r2, #5
 80086c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	2200      	movs	r2, #0
 80086d0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	687a      	ldr	r2, [r7, #4]
 80086d6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	887a      	ldrh	r2, [r7, #2]
 80086dc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	887a      	ldrh	r2, [r7, #2]
 80086e4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	68ba      	ldr	r2, [r7, #8]
 80086ec:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	887a      	ldrh	r2, [r7, #2]
 80086f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	887a      	ldrh	r2, [r7, #2]
 80086f8:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	2200      	movs	r2, #0
 80086fe:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	2200      	movs	r2, #0
 8008704:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	68db      	ldr	r3, [r3, #12]
 800870a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800870e:	d802      	bhi.n	8008716 <HAL_SPI_TransmitReceive+0xd8>
 8008710:	8abb      	ldrh	r3, [r7, #20]
 8008712:	2b01      	cmp	r3, #1
 8008714:	d908      	bls.n	8008728 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	685a      	ldr	r2, [r3, #4]
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008724:	605a      	str	r2, [r3, #4]
 8008726:	e007      	b.n	8008738 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	685a      	ldr	r2, [r3, #4]
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008736:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008742:	2b40      	cmp	r3, #64	@ 0x40
 8008744:	d007      	beq.n	8008756 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	681a      	ldr	r2, [r3, #0]
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008754:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	68db      	ldr	r3, [r3, #12]
 800875a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800875e:	f240 8083 	bls.w	8008868 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	685b      	ldr	r3, [r3, #4]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d002      	beq.n	8008770 <HAL_SPI_TransmitReceive+0x132>
 800876a:	8afb      	ldrh	r3, [r7, #22]
 800876c:	2b01      	cmp	r3, #1
 800876e:	d16f      	bne.n	8008850 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008774:	881a      	ldrh	r2, [r3, #0]
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008780:	1c9a      	adds	r2, r3, #2
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800878a:	b29b      	uxth	r3, r3
 800878c:	3b01      	subs	r3, #1
 800878e:	b29a      	uxth	r2, r3
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008794:	e05c      	b.n	8008850 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	689b      	ldr	r3, [r3, #8]
 800879c:	f003 0302 	and.w	r3, r3, #2
 80087a0:	2b02      	cmp	r3, #2
 80087a2:	d11b      	bne.n	80087dc <HAL_SPI_TransmitReceive+0x19e>
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80087a8:	b29b      	uxth	r3, r3
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d016      	beq.n	80087dc <HAL_SPI_TransmitReceive+0x19e>
 80087ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087b0:	2b01      	cmp	r3, #1
 80087b2:	d113      	bne.n	80087dc <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087b8:	881a      	ldrh	r2, [r3, #0]
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087c4:	1c9a      	adds	r2, r3, #2
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80087ce:	b29b      	uxth	r3, r3
 80087d0:	3b01      	subs	r3, #1
 80087d2:	b29a      	uxth	r2, r3
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80087d8:	2300      	movs	r3, #0
 80087da:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	689b      	ldr	r3, [r3, #8]
 80087e2:	f003 0301 	and.w	r3, r3, #1
 80087e6:	2b01      	cmp	r3, #1
 80087e8:	d11c      	bne.n	8008824 <HAL_SPI_TransmitReceive+0x1e6>
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80087f0:	b29b      	uxth	r3, r3
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d016      	beq.n	8008824 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	68da      	ldr	r2, [r3, #12]
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008800:	b292      	uxth	r2, r2
 8008802:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008808:	1c9a      	adds	r2, r3, #2
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008814:	b29b      	uxth	r3, r3
 8008816:	3b01      	subs	r3, #1
 8008818:	b29a      	uxth	r2, r3
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008820:	2301      	movs	r3, #1
 8008822:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008824:	f7fa f8c2 	bl	80029ac <HAL_GetTick>
 8008828:	4602      	mov	r2, r0
 800882a:	6a3b      	ldr	r3, [r7, #32]
 800882c:	1ad3      	subs	r3, r2, r3
 800882e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008830:	429a      	cmp	r2, r3
 8008832:	d80d      	bhi.n	8008850 <HAL_SPI_TransmitReceive+0x212>
 8008834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800883a:	d009      	beq.n	8008850 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	2201      	movs	r2, #1
 8008840:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	2200      	movs	r2, #0
 8008848:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800884c:	2303      	movs	r3, #3
 800884e:	e111      	b.n	8008a74 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008854:	b29b      	uxth	r3, r3
 8008856:	2b00      	cmp	r3, #0
 8008858:	d19d      	bne.n	8008796 <HAL_SPI_TransmitReceive+0x158>
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008860:	b29b      	uxth	r3, r3
 8008862:	2b00      	cmp	r3, #0
 8008864:	d197      	bne.n	8008796 <HAL_SPI_TransmitReceive+0x158>
 8008866:	e0e5      	b.n	8008a34 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	685b      	ldr	r3, [r3, #4]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d003      	beq.n	8008878 <HAL_SPI_TransmitReceive+0x23a>
 8008870:	8afb      	ldrh	r3, [r7, #22]
 8008872:	2b01      	cmp	r3, #1
 8008874:	f040 80d1 	bne.w	8008a1a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800887c:	b29b      	uxth	r3, r3
 800887e:	2b01      	cmp	r3, #1
 8008880:	d912      	bls.n	80088a8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008886:	881a      	ldrh	r2, [r3, #0]
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008892:	1c9a      	adds	r2, r3, #2
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800889c:	b29b      	uxth	r3, r3
 800889e:	3b02      	subs	r3, #2
 80088a0:	b29a      	uxth	r2, r3
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80088a6:	e0b8      	b.n	8008a1a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	330c      	adds	r3, #12
 80088b2:	7812      	ldrb	r2, [r2, #0]
 80088b4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088ba:	1c5a      	adds	r2, r3, #1
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80088c4:	b29b      	uxth	r3, r3
 80088c6:	3b01      	subs	r3, #1
 80088c8:	b29a      	uxth	r2, r3
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80088ce:	e0a4      	b.n	8008a1a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	689b      	ldr	r3, [r3, #8]
 80088d6:	f003 0302 	and.w	r3, r3, #2
 80088da:	2b02      	cmp	r3, #2
 80088dc:	d134      	bne.n	8008948 <HAL_SPI_TransmitReceive+0x30a>
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80088e2:	b29b      	uxth	r3, r3
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d02f      	beq.n	8008948 <HAL_SPI_TransmitReceive+0x30a>
 80088e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088ea:	2b01      	cmp	r3, #1
 80088ec:	d12c      	bne.n	8008948 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80088f2:	b29b      	uxth	r3, r3
 80088f4:	2b01      	cmp	r3, #1
 80088f6:	d912      	bls.n	800891e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088fc:	881a      	ldrh	r2, [r3, #0]
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008908:	1c9a      	adds	r2, r3, #2
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008912:	b29b      	uxth	r3, r3
 8008914:	3b02      	subs	r3, #2
 8008916:	b29a      	uxth	r2, r3
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800891c:	e012      	b.n	8008944 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	330c      	adds	r3, #12
 8008928:	7812      	ldrb	r2, [r2, #0]
 800892a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008930:	1c5a      	adds	r2, r3, #1
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800893a:	b29b      	uxth	r3, r3
 800893c:	3b01      	subs	r3, #1
 800893e:	b29a      	uxth	r2, r3
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008944:	2300      	movs	r3, #0
 8008946:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	689b      	ldr	r3, [r3, #8]
 800894e:	f003 0301 	and.w	r3, r3, #1
 8008952:	2b01      	cmp	r3, #1
 8008954:	d148      	bne.n	80089e8 <HAL_SPI_TransmitReceive+0x3aa>
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800895c:	b29b      	uxth	r3, r3
 800895e:	2b00      	cmp	r3, #0
 8008960:	d042      	beq.n	80089e8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008968:	b29b      	uxth	r3, r3
 800896a:	2b01      	cmp	r3, #1
 800896c:	d923      	bls.n	80089b6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	68da      	ldr	r2, [r3, #12]
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008978:	b292      	uxth	r2, r2
 800897a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008980:	1c9a      	adds	r2, r3, #2
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800898c:	b29b      	uxth	r3, r3
 800898e:	3b02      	subs	r3, #2
 8008990:	b29a      	uxth	r2, r3
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800899e:	b29b      	uxth	r3, r3
 80089a0:	2b01      	cmp	r3, #1
 80089a2:	d81f      	bhi.n	80089e4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	685a      	ldr	r2, [r3, #4]
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80089b2:	605a      	str	r2, [r3, #4]
 80089b4:	e016      	b.n	80089e4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	f103 020c 	add.w	r2, r3, #12
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089c2:	7812      	ldrb	r2, [r2, #0]
 80089c4:	b2d2      	uxtb	r2, r2
 80089c6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089cc:	1c5a      	adds	r2, r3, #1
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80089d8:	b29b      	uxth	r3, r3
 80089da:	3b01      	subs	r3, #1
 80089dc:	b29a      	uxth	r2, r3
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80089e4:	2301      	movs	r3, #1
 80089e6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80089e8:	f7f9 ffe0 	bl	80029ac <HAL_GetTick>
 80089ec:	4602      	mov	r2, r0
 80089ee:	6a3b      	ldr	r3, [r7, #32]
 80089f0:	1ad3      	subs	r3, r2, r3
 80089f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089f4:	429a      	cmp	r2, r3
 80089f6:	d803      	bhi.n	8008a00 <HAL_SPI_TransmitReceive+0x3c2>
 80089f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089fe:	d102      	bne.n	8008a06 <HAL_SPI_TransmitReceive+0x3c8>
 8008a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d109      	bne.n	8008a1a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	2201      	movs	r2, #1
 8008a0a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	2200      	movs	r2, #0
 8008a12:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8008a16:	2303      	movs	r3, #3
 8008a18:	e02c      	b.n	8008a74 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008a1e:	b29b      	uxth	r3, r3
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	f47f af55 	bne.w	80088d0 <HAL_SPI_TransmitReceive+0x292>
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008a2c:	b29b      	uxth	r3, r3
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	f47f af4e 	bne.w	80088d0 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008a34:	6a3a      	ldr	r2, [r7, #32]
 8008a36:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008a38:	68f8      	ldr	r0, [r7, #12]
 8008a3a:	f000 f995 	bl	8008d68 <SPI_EndRxTxTransaction>
 8008a3e:	4603      	mov	r3, r0
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d008      	beq.n	8008a56 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	2220      	movs	r2, #32
 8008a48:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	2200      	movs	r2, #0
 8008a4e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8008a52:	2301      	movs	r3, #1
 8008a54:	e00e      	b.n	8008a74 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	2201      	movs	r2, #1
 8008a5a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	2200      	movs	r2, #0
 8008a62:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d001      	beq.n	8008a72 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8008a6e:	2301      	movs	r3, #1
 8008a70:	e000      	b.n	8008a74 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8008a72:	2300      	movs	r3, #0
  }
}
 8008a74:	4618      	mov	r0, r3
 8008a76:	3728      	adds	r7, #40	@ 0x28
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	bd80      	pop	{r7, pc}

08008a7c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	b088      	sub	sp, #32
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	60f8      	str	r0, [r7, #12]
 8008a84:	60b9      	str	r1, [r7, #8]
 8008a86:	603b      	str	r3, [r7, #0]
 8008a88:	4613      	mov	r3, r2
 8008a8a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008a8c:	f7f9 ff8e 	bl	80029ac <HAL_GetTick>
 8008a90:	4602      	mov	r2, r0
 8008a92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a94:	1a9b      	subs	r3, r3, r2
 8008a96:	683a      	ldr	r2, [r7, #0]
 8008a98:	4413      	add	r3, r2
 8008a9a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008a9c:	f7f9 ff86 	bl	80029ac <HAL_GetTick>
 8008aa0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008aa2:	4b39      	ldr	r3, [pc, #228]	@ (8008b88 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	015b      	lsls	r3, r3, #5
 8008aa8:	0d1b      	lsrs	r3, r3, #20
 8008aaa:	69fa      	ldr	r2, [r7, #28]
 8008aac:	fb02 f303 	mul.w	r3, r2, r3
 8008ab0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008ab2:	e055      	b.n	8008b60 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008ab4:	683b      	ldr	r3, [r7, #0]
 8008ab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008aba:	d051      	beq.n	8008b60 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008abc:	f7f9 ff76 	bl	80029ac <HAL_GetTick>
 8008ac0:	4602      	mov	r2, r0
 8008ac2:	69bb      	ldr	r3, [r7, #24]
 8008ac4:	1ad3      	subs	r3, r2, r3
 8008ac6:	69fa      	ldr	r2, [r7, #28]
 8008ac8:	429a      	cmp	r2, r3
 8008aca:	d902      	bls.n	8008ad2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008acc:	69fb      	ldr	r3, [r7, #28]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d13d      	bne.n	8008b4e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	685a      	ldr	r2, [r3, #4]
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008ae0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	685b      	ldr	r3, [r3, #4]
 8008ae6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008aea:	d111      	bne.n	8008b10 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	689b      	ldr	r3, [r3, #8]
 8008af0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008af4:	d004      	beq.n	8008b00 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	689b      	ldr	r3, [r3, #8]
 8008afa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008afe:	d107      	bne.n	8008b10 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	681a      	ldr	r2, [r3, #0]
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008b0e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b14:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008b18:	d10f      	bne.n	8008b3a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	681a      	ldr	r2, [r3, #0]
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008b28:	601a      	str	r2, [r3, #0]
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	681a      	ldr	r2, [r3, #0]
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008b38:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	2201      	movs	r2, #1
 8008b3e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	2200      	movs	r2, #0
 8008b46:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008b4a:	2303      	movs	r3, #3
 8008b4c:	e018      	b.n	8008b80 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008b4e:	697b      	ldr	r3, [r7, #20]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d102      	bne.n	8008b5a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8008b54:	2300      	movs	r3, #0
 8008b56:	61fb      	str	r3, [r7, #28]
 8008b58:	e002      	b.n	8008b60 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8008b5a:	697b      	ldr	r3, [r7, #20]
 8008b5c:	3b01      	subs	r3, #1
 8008b5e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	689a      	ldr	r2, [r3, #8]
 8008b66:	68bb      	ldr	r3, [r7, #8]
 8008b68:	4013      	ands	r3, r2
 8008b6a:	68ba      	ldr	r2, [r7, #8]
 8008b6c:	429a      	cmp	r2, r3
 8008b6e:	bf0c      	ite	eq
 8008b70:	2301      	moveq	r3, #1
 8008b72:	2300      	movne	r3, #0
 8008b74:	b2db      	uxtb	r3, r3
 8008b76:	461a      	mov	r2, r3
 8008b78:	79fb      	ldrb	r3, [r7, #7]
 8008b7a:	429a      	cmp	r2, r3
 8008b7c:	d19a      	bne.n	8008ab4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8008b7e:	2300      	movs	r3, #0
}
 8008b80:	4618      	mov	r0, r3
 8008b82:	3720      	adds	r7, #32
 8008b84:	46bd      	mov	sp, r7
 8008b86:	bd80      	pop	{r7, pc}
 8008b88:	2000000c 	.word	0x2000000c

08008b8c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b08a      	sub	sp, #40	@ 0x28
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	60f8      	str	r0, [r7, #12]
 8008b94:	60b9      	str	r1, [r7, #8]
 8008b96:	607a      	str	r2, [r7, #4]
 8008b98:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008b9e:	f7f9 ff05 	bl	80029ac <HAL_GetTick>
 8008ba2:	4602      	mov	r2, r0
 8008ba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ba6:	1a9b      	subs	r3, r3, r2
 8008ba8:	683a      	ldr	r2, [r7, #0]
 8008baa:	4413      	add	r3, r2
 8008bac:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8008bae:	f7f9 fefd 	bl	80029ac <HAL_GetTick>
 8008bb2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	330c      	adds	r3, #12
 8008bba:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008bbc:	4b3d      	ldr	r3, [pc, #244]	@ (8008cb4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8008bbe:	681a      	ldr	r2, [r3, #0]
 8008bc0:	4613      	mov	r3, r2
 8008bc2:	009b      	lsls	r3, r3, #2
 8008bc4:	4413      	add	r3, r2
 8008bc6:	00da      	lsls	r2, r3, #3
 8008bc8:	1ad3      	subs	r3, r2, r3
 8008bca:	0d1b      	lsrs	r3, r3, #20
 8008bcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008bce:	fb02 f303 	mul.w	r3, r2, r3
 8008bd2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008bd4:	e061      	b.n	8008c9a <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008bd6:	68bb      	ldr	r3, [r7, #8]
 8008bd8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008bdc:	d107      	bne.n	8008bee <SPI_WaitFifoStateUntilTimeout+0x62>
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d104      	bne.n	8008bee <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008be4:	69fb      	ldr	r3, [r7, #28]
 8008be6:	781b      	ldrb	r3, [r3, #0]
 8008be8:	b2db      	uxtb	r3, r3
 8008bea:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008bec:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008bee:	683b      	ldr	r3, [r7, #0]
 8008bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bf4:	d051      	beq.n	8008c9a <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008bf6:	f7f9 fed9 	bl	80029ac <HAL_GetTick>
 8008bfa:	4602      	mov	r2, r0
 8008bfc:	6a3b      	ldr	r3, [r7, #32]
 8008bfe:	1ad3      	subs	r3, r2, r3
 8008c00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c02:	429a      	cmp	r2, r3
 8008c04:	d902      	bls.n	8008c0c <SPI_WaitFifoStateUntilTimeout+0x80>
 8008c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d13d      	bne.n	8008c88 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	685a      	ldr	r2, [r3, #4]
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008c1a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	685b      	ldr	r3, [r3, #4]
 8008c20:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008c24:	d111      	bne.n	8008c4a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	689b      	ldr	r3, [r3, #8]
 8008c2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008c2e:	d004      	beq.n	8008c3a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	689b      	ldr	r3, [r3, #8]
 8008c34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008c38:	d107      	bne.n	8008c4a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	681a      	ldr	r2, [r3, #0]
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008c48:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c52:	d10f      	bne.n	8008c74 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	681a      	ldr	r2, [r3, #0]
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008c62:	601a      	str	r2, [r3, #0]
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	681a      	ldr	r2, [r3, #0]
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008c72:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	2201      	movs	r2, #1
 8008c78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	2200      	movs	r2, #0
 8008c80:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008c84:	2303      	movs	r3, #3
 8008c86:	e011      	b.n	8008cac <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008c88:	69bb      	ldr	r3, [r7, #24]
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d102      	bne.n	8008c94 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8008c8e:	2300      	movs	r3, #0
 8008c90:	627b      	str	r3, [r7, #36]	@ 0x24
 8008c92:	e002      	b.n	8008c9a <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8008c94:	69bb      	ldr	r3, [r7, #24]
 8008c96:	3b01      	subs	r3, #1
 8008c98:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	689a      	ldr	r2, [r3, #8]
 8008ca0:	68bb      	ldr	r3, [r7, #8]
 8008ca2:	4013      	ands	r3, r2
 8008ca4:	687a      	ldr	r2, [r7, #4]
 8008ca6:	429a      	cmp	r2, r3
 8008ca8:	d195      	bne.n	8008bd6 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8008caa:	2300      	movs	r3, #0
}
 8008cac:	4618      	mov	r0, r3
 8008cae:	3728      	adds	r7, #40	@ 0x28
 8008cb0:	46bd      	mov	sp, r7
 8008cb2:	bd80      	pop	{r7, pc}
 8008cb4:	2000000c 	.word	0x2000000c

08008cb8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008cb8:	b580      	push	{r7, lr}
 8008cba:	b086      	sub	sp, #24
 8008cbc:	af02      	add	r7, sp, #8
 8008cbe:	60f8      	str	r0, [r7, #12]
 8008cc0:	60b9      	str	r1, [r7, #8]
 8008cc2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	685b      	ldr	r3, [r3, #4]
 8008cc8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008ccc:	d111      	bne.n	8008cf2 <SPI_EndRxTransaction+0x3a>
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	689b      	ldr	r3, [r3, #8]
 8008cd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008cd6:	d004      	beq.n	8008ce2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	689b      	ldr	r3, [r3, #8]
 8008cdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ce0:	d107      	bne.n	8008cf2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	681a      	ldr	r2, [r3, #0]
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008cf0:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	9300      	str	r3, [sp, #0]
 8008cf6:	68bb      	ldr	r3, [r7, #8]
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	2180      	movs	r1, #128	@ 0x80
 8008cfc:	68f8      	ldr	r0, [r7, #12]
 8008cfe:	f7ff febd 	bl	8008a7c <SPI_WaitFlagStateUntilTimeout>
 8008d02:	4603      	mov	r3, r0
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d007      	beq.n	8008d18 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d0c:	f043 0220 	orr.w	r2, r3, #32
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008d14:	2303      	movs	r3, #3
 8008d16:	e023      	b.n	8008d60 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	685b      	ldr	r3, [r3, #4]
 8008d1c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008d20:	d11d      	bne.n	8008d5e <SPI_EndRxTransaction+0xa6>
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	689b      	ldr	r3, [r3, #8]
 8008d26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008d2a:	d004      	beq.n	8008d36 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	689b      	ldr	r3, [r3, #8]
 8008d30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d34:	d113      	bne.n	8008d5e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	9300      	str	r3, [sp, #0]
 8008d3a:	68bb      	ldr	r3, [r7, #8]
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008d42:	68f8      	ldr	r0, [r7, #12]
 8008d44:	f7ff ff22 	bl	8008b8c <SPI_WaitFifoStateUntilTimeout>
 8008d48:	4603      	mov	r3, r0
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d007      	beq.n	8008d5e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d52:	f043 0220 	orr.w	r2, r3, #32
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8008d5a:	2303      	movs	r3, #3
 8008d5c:	e000      	b.n	8008d60 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8008d5e:	2300      	movs	r3, #0
}
 8008d60:	4618      	mov	r0, r3
 8008d62:	3710      	adds	r7, #16
 8008d64:	46bd      	mov	sp, r7
 8008d66:	bd80      	pop	{r7, pc}

08008d68 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b086      	sub	sp, #24
 8008d6c:	af02      	add	r7, sp, #8
 8008d6e:	60f8      	str	r0, [r7, #12]
 8008d70:	60b9      	str	r1, [r7, #8]
 8008d72:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	9300      	str	r3, [sp, #0]
 8008d78:	68bb      	ldr	r3, [r7, #8]
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8008d80:	68f8      	ldr	r0, [r7, #12]
 8008d82:	f7ff ff03 	bl	8008b8c <SPI_WaitFifoStateUntilTimeout>
 8008d86:	4603      	mov	r3, r0
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d007      	beq.n	8008d9c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d90:	f043 0220 	orr.w	r2, r3, #32
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008d98:	2303      	movs	r3, #3
 8008d9a:	e027      	b.n	8008dec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	9300      	str	r3, [sp, #0]
 8008da0:	68bb      	ldr	r3, [r7, #8]
 8008da2:	2200      	movs	r2, #0
 8008da4:	2180      	movs	r1, #128	@ 0x80
 8008da6:	68f8      	ldr	r0, [r7, #12]
 8008da8:	f7ff fe68 	bl	8008a7c <SPI_WaitFlagStateUntilTimeout>
 8008dac:	4603      	mov	r3, r0
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d007      	beq.n	8008dc2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008db6:	f043 0220 	orr.w	r2, r3, #32
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008dbe:	2303      	movs	r3, #3
 8008dc0:	e014      	b.n	8008dec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	9300      	str	r3, [sp, #0]
 8008dc6:	68bb      	ldr	r3, [r7, #8]
 8008dc8:	2200      	movs	r2, #0
 8008dca:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008dce:	68f8      	ldr	r0, [r7, #12]
 8008dd0:	f7ff fedc 	bl	8008b8c <SPI_WaitFifoStateUntilTimeout>
 8008dd4:	4603      	mov	r3, r0
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d007      	beq.n	8008dea <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008dde:	f043 0220 	orr.w	r2, r3, #32
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008de6:	2303      	movs	r3, #3
 8008de8:	e000      	b.n	8008dec <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8008dea:	2300      	movs	r3, #0
}
 8008dec:	4618      	mov	r0, r3
 8008dee:	3710      	adds	r7, #16
 8008df0:	46bd      	mov	sp, r7
 8008df2:	bd80      	pop	{r7, pc}

08008df4 <LL_RCC_GetUSARTClockSource>:
{
 8008df4:	b480      	push	{r7}
 8008df6:	b083      	sub	sp, #12
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8008dfc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008e00:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	4013      	ands	r3, r2
}
 8008e08:	4618      	mov	r0, r3
 8008e0a:	370c      	adds	r7, #12
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e12:	4770      	bx	lr

08008e14 <LL_RCC_GetLPUARTClockSource>:
{
 8008e14:	b480      	push	{r7}
 8008e16:	b083      	sub	sp, #12
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8008e1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008e20:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	4013      	ands	r3, r2
}
 8008e28:	4618      	mov	r0, r3
 8008e2a:	370c      	adds	r7, #12
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e32:	4770      	bx	lr

08008e34 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	b082      	sub	sp, #8
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d101      	bne.n	8008e46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008e42:	2301      	movs	r3, #1
 8008e44:	e042      	b.n	8008ecc <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d106      	bne.n	8008e5e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2200      	movs	r2, #0
 8008e54:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008e58:	6878      	ldr	r0, [r7, #4]
 8008e5a:	f7f9 f8b5 	bl	8001fc8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	2224      	movs	r2, #36	@ 0x24
 8008e62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	681a      	ldr	r2, [r3, #0]
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	f022 0201 	bic.w	r2, r2, #1
 8008e74:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d002      	beq.n	8008e84 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008e7e:	6878      	ldr	r0, [r7, #4]
 8008e80:	f000 fe40 	bl	8009b04 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008e84:	6878      	ldr	r0, [r7, #4]
 8008e86:	f000 fc15 	bl	80096b4 <UART_SetConfig>
 8008e8a:	4603      	mov	r3, r0
 8008e8c:	2b01      	cmp	r3, #1
 8008e8e:	d101      	bne.n	8008e94 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008e90:	2301      	movs	r3, #1
 8008e92:	e01b      	b.n	8008ecc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	685a      	ldr	r2, [r3, #4]
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008ea2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	689a      	ldr	r2, [r3, #8]
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008eb2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	681a      	ldr	r2, [r3, #0]
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f042 0201 	orr.w	r2, r2, #1
 8008ec2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008ec4:	6878      	ldr	r0, [r7, #4]
 8008ec6:	f000 febf 	bl	8009c48 <UART_CheckIdleState>
 8008eca:	4603      	mov	r3, r0
}
 8008ecc:	4618      	mov	r0, r3
 8008ece:	3708      	adds	r7, #8
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	bd80      	pop	{r7, pc}

08008ed4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b08a      	sub	sp, #40	@ 0x28
 8008ed8:	af02      	add	r7, sp, #8
 8008eda:	60f8      	str	r0, [r7, #12]
 8008edc:	60b9      	str	r1, [r7, #8]
 8008ede:	603b      	str	r3, [r7, #0]
 8008ee0:	4613      	mov	r3, r2
 8008ee2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008eea:	2b20      	cmp	r3, #32
 8008eec:	d17b      	bne.n	8008fe6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008eee:	68bb      	ldr	r3, [r7, #8]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d002      	beq.n	8008efa <HAL_UART_Transmit+0x26>
 8008ef4:	88fb      	ldrh	r3, [r7, #6]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d101      	bne.n	8008efe <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008efa:	2301      	movs	r3, #1
 8008efc:	e074      	b.n	8008fe8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	2200      	movs	r2, #0
 8008f02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	2221      	movs	r2, #33	@ 0x21
 8008f0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008f0e:	f7f9 fd4d 	bl	80029ac <HAL_GetTick>
 8008f12:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	88fa      	ldrh	r2, [r7, #6]
 8008f18:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	88fa      	ldrh	r2, [r7, #6]
 8008f20:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	689b      	ldr	r3, [r3, #8]
 8008f28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f2c:	d108      	bne.n	8008f40 <HAL_UART_Transmit+0x6c>
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	691b      	ldr	r3, [r3, #16]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d104      	bne.n	8008f40 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008f36:	2300      	movs	r3, #0
 8008f38:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	61bb      	str	r3, [r7, #24]
 8008f3e:	e003      	b.n	8008f48 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008f40:	68bb      	ldr	r3, [r7, #8]
 8008f42:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008f44:	2300      	movs	r3, #0
 8008f46:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008f48:	e030      	b.n	8008fac <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008f4a:	683b      	ldr	r3, [r7, #0]
 8008f4c:	9300      	str	r3, [sp, #0]
 8008f4e:	697b      	ldr	r3, [r7, #20]
 8008f50:	2200      	movs	r2, #0
 8008f52:	2180      	movs	r1, #128	@ 0x80
 8008f54:	68f8      	ldr	r0, [r7, #12]
 8008f56:	f000 ff21 	bl	8009d9c <UART_WaitOnFlagUntilTimeout>
 8008f5a:	4603      	mov	r3, r0
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d005      	beq.n	8008f6c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	2220      	movs	r2, #32
 8008f64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008f68:	2303      	movs	r3, #3
 8008f6a:	e03d      	b.n	8008fe8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008f6c:	69fb      	ldr	r3, [r7, #28]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d10b      	bne.n	8008f8a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008f72:	69bb      	ldr	r3, [r7, #24]
 8008f74:	881b      	ldrh	r3, [r3, #0]
 8008f76:	461a      	mov	r2, r3
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008f80:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008f82:	69bb      	ldr	r3, [r7, #24]
 8008f84:	3302      	adds	r3, #2
 8008f86:	61bb      	str	r3, [r7, #24]
 8008f88:	e007      	b.n	8008f9a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008f8a:	69fb      	ldr	r3, [r7, #28]
 8008f8c:	781a      	ldrb	r2, [r3, #0]
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008f94:	69fb      	ldr	r3, [r7, #28]
 8008f96:	3301      	adds	r3, #1
 8008f98:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008fa0:	b29b      	uxth	r3, r3
 8008fa2:	3b01      	subs	r3, #1
 8008fa4:	b29a      	uxth	r2, r3
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008fb2:	b29b      	uxth	r3, r3
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d1c8      	bne.n	8008f4a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008fb8:	683b      	ldr	r3, [r7, #0]
 8008fba:	9300      	str	r3, [sp, #0]
 8008fbc:	697b      	ldr	r3, [r7, #20]
 8008fbe:	2200      	movs	r2, #0
 8008fc0:	2140      	movs	r1, #64	@ 0x40
 8008fc2:	68f8      	ldr	r0, [r7, #12]
 8008fc4:	f000 feea 	bl	8009d9c <UART_WaitOnFlagUntilTimeout>
 8008fc8:	4603      	mov	r3, r0
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d005      	beq.n	8008fda <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	2220      	movs	r2, #32
 8008fd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008fd6:	2303      	movs	r3, #3
 8008fd8:	e006      	b.n	8008fe8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	2220      	movs	r2, #32
 8008fde:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	e000      	b.n	8008fe8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008fe6:	2302      	movs	r3, #2
  }
}
 8008fe8:	4618      	mov	r0, r3
 8008fea:	3720      	adds	r7, #32
 8008fec:	46bd      	mov	sp, r7
 8008fee:	bd80      	pop	{r7, pc}

08008ff0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b0ba      	sub	sp, #232	@ 0xe8
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	69db      	ldr	r3, [r3, #28]
 8008ffe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	689b      	ldr	r3, [r3, #8]
 8009012:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009016:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800901a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800901e:	4013      	ands	r3, r2
 8009020:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009024:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009028:	2b00      	cmp	r3, #0
 800902a:	d11b      	bne.n	8009064 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800902c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009030:	f003 0320 	and.w	r3, r3, #32
 8009034:	2b00      	cmp	r3, #0
 8009036:	d015      	beq.n	8009064 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009038:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800903c:	f003 0320 	and.w	r3, r3, #32
 8009040:	2b00      	cmp	r3, #0
 8009042:	d105      	bne.n	8009050 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009044:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009048:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800904c:	2b00      	cmp	r3, #0
 800904e:	d009      	beq.n	8009064 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009054:	2b00      	cmp	r3, #0
 8009056:	f000 8300 	beq.w	800965a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800905e:	6878      	ldr	r0, [r7, #4]
 8009060:	4798      	blx	r3
      }
      return;
 8009062:	e2fa      	b.n	800965a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009064:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009068:	2b00      	cmp	r3, #0
 800906a:	f000 8123 	beq.w	80092b4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800906e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009072:	4b8d      	ldr	r3, [pc, #564]	@ (80092a8 <HAL_UART_IRQHandler+0x2b8>)
 8009074:	4013      	ands	r3, r2
 8009076:	2b00      	cmp	r3, #0
 8009078:	d106      	bne.n	8009088 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800907a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800907e:	4b8b      	ldr	r3, [pc, #556]	@ (80092ac <HAL_UART_IRQHandler+0x2bc>)
 8009080:	4013      	ands	r3, r2
 8009082:	2b00      	cmp	r3, #0
 8009084:	f000 8116 	beq.w	80092b4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009088:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800908c:	f003 0301 	and.w	r3, r3, #1
 8009090:	2b00      	cmp	r3, #0
 8009092:	d011      	beq.n	80090b8 <HAL_UART_IRQHandler+0xc8>
 8009094:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009098:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800909c:	2b00      	cmp	r3, #0
 800909e:	d00b      	beq.n	80090b8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	2201      	movs	r2, #1
 80090a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090ae:	f043 0201 	orr.w	r2, r3, #1
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80090b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090bc:	f003 0302 	and.w	r3, r3, #2
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d011      	beq.n	80090e8 <HAL_UART_IRQHandler+0xf8>
 80090c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80090c8:	f003 0301 	and.w	r3, r3, #1
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d00b      	beq.n	80090e8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	2202      	movs	r2, #2
 80090d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090de:	f043 0204 	orr.w	r2, r3, #4
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80090e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090ec:	f003 0304 	and.w	r3, r3, #4
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d011      	beq.n	8009118 <HAL_UART_IRQHandler+0x128>
 80090f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80090f8:	f003 0301 	and.w	r3, r3, #1
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d00b      	beq.n	8009118 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	2204      	movs	r2, #4
 8009106:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800910e:	f043 0202 	orr.w	r2, r3, #2
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009118:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800911c:	f003 0308 	and.w	r3, r3, #8
 8009120:	2b00      	cmp	r3, #0
 8009122:	d017      	beq.n	8009154 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009124:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009128:	f003 0320 	and.w	r3, r3, #32
 800912c:	2b00      	cmp	r3, #0
 800912e:	d105      	bne.n	800913c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009130:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009134:	4b5c      	ldr	r3, [pc, #368]	@ (80092a8 <HAL_UART_IRQHandler+0x2b8>)
 8009136:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009138:	2b00      	cmp	r3, #0
 800913a:	d00b      	beq.n	8009154 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	2208      	movs	r2, #8
 8009142:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800914a:	f043 0208 	orr.w	r2, r3, #8
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009154:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009158:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800915c:	2b00      	cmp	r3, #0
 800915e:	d012      	beq.n	8009186 <HAL_UART_IRQHandler+0x196>
 8009160:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009164:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009168:	2b00      	cmp	r3, #0
 800916a:	d00c      	beq.n	8009186 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009174:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800917c:	f043 0220 	orr.w	r2, r3, #32
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800918c:	2b00      	cmp	r3, #0
 800918e:	f000 8266 	beq.w	800965e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009192:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009196:	f003 0320 	and.w	r3, r3, #32
 800919a:	2b00      	cmp	r3, #0
 800919c:	d013      	beq.n	80091c6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800919e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091a2:	f003 0320 	and.w	r3, r3, #32
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d105      	bne.n	80091b6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80091aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80091ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d007      	beq.n	80091c6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d003      	beq.n	80091c6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80091c2:	6878      	ldr	r0, [r7, #4]
 80091c4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091cc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	689b      	ldr	r3, [r3, #8]
 80091d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091da:	2b40      	cmp	r3, #64	@ 0x40
 80091dc:	d005      	beq.n	80091ea <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80091de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80091e2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d054      	beq.n	8009294 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80091ea:	6878      	ldr	r0, [r7, #4]
 80091ec:	f000 fe43 	bl	8009e76 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	689b      	ldr	r3, [r3, #8]
 80091f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091fa:	2b40      	cmp	r3, #64	@ 0x40
 80091fc:	d146      	bne.n	800928c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	3308      	adds	r3, #8
 8009204:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009208:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800920c:	e853 3f00 	ldrex	r3, [r3]
 8009210:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009214:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009218:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800921c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	3308      	adds	r3, #8
 8009226:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800922a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800922e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009232:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009236:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800923a:	e841 2300 	strex	r3, r2, [r1]
 800923e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009242:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009246:	2b00      	cmp	r3, #0
 8009248:	d1d9      	bne.n	80091fe <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009250:	2b00      	cmp	r3, #0
 8009252:	d017      	beq.n	8009284 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800925a:	4a15      	ldr	r2, [pc, #84]	@ (80092b0 <HAL_UART_IRQHandler+0x2c0>)
 800925c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009264:	4618      	mov	r0, r3
 8009266:	f7fb f87d 	bl	8004364 <HAL_DMA_Abort_IT>
 800926a:	4603      	mov	r3, r0
 800926c:	2b00      	cmp	r3, #0
 800926e:	d019      	beq.n	80092a4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009276:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009278:	687a      	ldr	r2, [r7, #4]
 800927a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800927e:	4610      	mov	r0, r2
 8009280:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009282:	e00f      	b.n	80092a4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009284:	6878      	ldr	r0, [r7, #4]
 8009286:	f000 f9ff 	bl	8009688 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800928a:	e00b      	b.n	80092a4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800928c:	6878      	ldr	r0, [r7, #4]
 800928e:	f000 f9fb 	bl	8009688 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009292:	e007      	b.n	80092a4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009294:	6878      	ldr	r0, [r7, #4]
 8009296:	f000 f9f7 	bl	8009688 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	2200      	movs	r2, #0
 800929e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80092a2:	e1dc      	b.n	800965e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092a4:	bf00      	nop
    return;
 80092a6:	e1da      	b.n	800965e <HAL_UART_IRQHandler+0x66e>
 80092a8:	10000001 	.word	0x10000001
 80092ac:	04000120 	.word	0x04000120
 80092b0:	08009f43 	.word	0x08009f43

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80092b8:	2b01      	cmp	r3, #1
 80092ba:	f040 8170 	bne.w	800959e <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80092be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092c2:	f003 0310 	and.w	r3, r3, #16
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	f000 8169 	beq.w	800959e <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80092cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80092d0:	f003 0310 	and.w	r3, r3, #16
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	f000 8162 	beq.w	800959e <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	2210      	movs	r2, #16
 80092e0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	689b      	ldr	r3, [r3, #8]
 80092e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092ec:	2b40      	cmp	r3, #64	@ 0x40
 80092ee:	f040 80d8 	bne.w	80094a2 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	685b      	ldr	r3, [r3, #4]
 80092fc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009300:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009304:	2b00      	cmp	r3, #0
 8009306:	f000 80af 	beq.w	8009468 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009310:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009314:	429a      	cmp	r2, r3
 8009316:	f080 80a7 	bcs.w	8009468 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009320:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	f003 0320 	and.w	r3, r3, #32
 8009332:	2b00      	cmp	r3, #0
 8009334:	f040 8087 	bne.w	8009446 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009340:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009344:	e853 3f00 	ldrex	r3, [r3]
 8009348:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800934c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009350:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009354:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	461a      	mov	r2, r3
 800935e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009362:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009366:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800936a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800936e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009372:	e841 2300 	strex	r3, r2, [r1]
 8009376:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800937a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800937e:	2b00      	cmp	r3, #0
 8009380:	d1da      	bne.n	8009338 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	3308      	adds	r3, #8
 8009388:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800938a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800938c:	e853 3f00 	ldrex	r3, [r3]
 8009390:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009392:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009394:	f023 0301 	bic.w	r3, r3, #1
 8009398:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	3308      	adds	r3, #8
 80093a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80093a6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80093aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093ac:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80093ae:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80093b2:	e841 2300 	strex	r3, r2, [r1]
 80093b6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80093b8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d1e1      	bne.n	8009382 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	3308      	adds	r3, #8
 80093c4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80093c8:	e853 3f00 	ldrex	r3, [r3]
 80093cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80093ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80093d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80093d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	3308      	adds	r3, #8
 80093de:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80093e2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80093e4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093e6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80093e8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80093ea:	e841 2300 	strex	r3, r2, [r1]
 80093ee:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80093f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d1e3      	bne.n	80093be <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	2220      	movs	r2, #32
 80093fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	2200      	movs	r2, #0
 8009402:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800940a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800940c:	e853 3f00 	ldrex	r3, [r3]
 8009410:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009412:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009414:	f023 0310 	bic.w	r3, r3, #16
 8009418:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	461a      	mov	r2, r3
 8009422:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009426:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009428:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800942a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800942c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800942e:	e841 2300 	strex	r3, r2, [r1]
 8009432:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009434:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009436:	2b00      	cmp	r3, #0
 8009438:	d1e4      	bne.n	8009404 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009440:	4618      	mov	r0, r3
 8009442:	f7fa ff30 	bl	80042a6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	2202      	movs	r2, #2
 800944a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009458:	b29b      	uxth	r3, r3
 800945a:	1ad3      	subs	r3, r2, r3
 800945c:	b29b      	uxth	r3, r3
 800945e:	4619      	mov	r1, r3
 8009460:	6878      	ldr	r0, [r7, #4]
 8009462:	f000 f91b 	bl	800969c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009466:	e0fc      	b.n	8009662 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800946e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009472:	429a      	cmp	r2, r3
 8009474:	f040 80f5 	bne.w	8009662 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	f003 0320 	and.w	r3, r3, #32
 8009486:	2b20      	cmp	r3, #32
 8009488:	f040 80eb 	bne.w	8009662 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	2202      	movs	r2, #2
 8009490:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009498:	4619      	mov	r1, r3
 800949a:	6878      	ldr	r0, [r7, #4]
 800949c:	f000 f8fe 	bl	800969c <HAL_UARTEx_RxEventCallback>
      return;
 80094a0:	e0df      	b.n	8009662 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80094ae:	b29b      	uxth	r3, r3
 80094b0:	1ad3      	subs	r3, r2, r3
 80094b2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80094bc:	b29b      	uxth	r3, r3
 80094be:	2b00      	cmp	r3, #0
 80094c0:	f000 80d1 	beq.w	8009666 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80094c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	f000 80cc 	beq.w	8009666 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094d6:	e853 3f00 	ldrex	r3, [r3]
 80094da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80094dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094de:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80094e2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	461a      	mov	r2, r3
 80094ec:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80094f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80094f2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80094f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80094f8:	e841 2300 	strex	r3, r2, [r1]
 80094fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80094fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009500:	2b00      	cmp	r3, #0
 8009502:	d1e4      	bne.n	80094ce <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	3308      	adds	r3, #8
 800950a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800950c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800950e:	e853 3f00 	ldrex	r3, [r3]
 8009512:	623b      	str	r3, [r7, #32]
   return(result);
 8009514:	6a3b      	ldr	r3, [r7, #32]
 8009516:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800951a:	f023 0301 	bic.w	r3, r3, #1
 800951e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	3308      	adds	r3, #8
 8009528:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800952c:	633a      	str	r2, [r7, #48]	@ 0x30
 800952e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009530:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009532:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009534:	e841 2300 	strex	r3, r2, [r1]
 8009538:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800953a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800953c:	2b00      	cmp	r3, #0
 800953e:	d1e1      	bne.n	8009504 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	2220      	movs	r2, #32
 8009544:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	2200      	movs	r2, #0
 800954c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	2200      	movs	r2, #0
 8009552:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800955a:	693b      	ldr	r3, [r7, #16]
 800955c:	e853 3f00 	ldrex	r3, [r3]
 8009560:	60fb      	str	r3, [r7, #12]
   return(result);
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	f023 0310 	bic.w	r3, r3, #16
 8009568:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	461a      	mov	r2, r3
 8009572:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009576:	61fb      	str	r3, [r7, #28]
 8009578:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800957a:	69b9      	ldr	r1, [r7, #24]
 800957c:	69fa      	ldr	r2, [r7, #28]
 800957e:	e841 2300 	strex	r3, r2, [r1]
 8009582:	617b      	str	r3, [r7, #20]
   return(result);
 8009584:	697b      	ldr	r3, [r7, #20]
 8009586:	2b00      	cmp	r3, #0
 8009588:	d1e4      	bne.n	8009554 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	2202      	movs	r2, #2
 800958e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009590:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009594:	4619      	mov	r1, r3
 8009596:	6878      	ldr	r0, [r7, #4]
 8009598:	f000 f880 	bl	800969c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800959c:	e063      	b.n	8009666 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800959e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d00e      	beq.n	80095c8 <HAL_UART_IRQHandler+0x5d8>
 80095aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80095ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d008      	beq.n	80095c8 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80095be:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80095c0:	6878      	ldr	r0, [r7, #4]
 80095c2:	f000 fcfb 	bl	8009fbc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80095c6:	e051      	b.n	800966c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80095c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d014      	beq.n	80095fe <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80095d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80095d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d105      	bne.n	80095ec <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80095e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80095e4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d008      	beq.n	80095fe <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d03a      	beq.n	800966a <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80095f8:	6878      	ldr	r0, [r7, #4]
 80095fa:	4798      	blx	r3
    }
    return;
 80095fc:	e035      	b.n	800966a <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80095fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009602:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009606:	2b00      	cmp	r3, #0
 8009608:	d009      	beq.n	800961e <HAL_UART_IRQHandler+0x62e>
 800960a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800960e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009612:	2b00      	cmp	r3, #0
 8009614:	d003      	beq.n	800961e <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8009616:	6878      	ldr	r0, [r7, #4]
 8009618:	f000 fca5 	bl	8009f66 <UART_EndTransmit_IT>
    return;
 800961c:	e026      	b.n	800966c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800961e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009622:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009626:	2b00      	cmp	r3, #0
 8009628:	d009      	beq.n	800963e <HAL_UART_IRQHandler+0x64e>
 800962a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800962e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009632:	2b00      	cmp	r3, #0
 8009634:	d003      	beq.n	800963e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009636:	6878      	ldr	r0, [r7, #4]
 8009638:	f000 fcd4 	bl	8009fe4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800963c:	e016      	b.n	800966c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800963e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009642:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009646:	2b00      	cmp	r3, #0
 8009648:	d010      	beq.n	800966c <HAL_UART_IRQHandler+0x67c>
 800964a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800964e:	2b00      	cmp	r3, #0
 8009650:	da0c      	bge.n	800966c <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009652:	6878      	ldr	r0, [r7, #4]
 8009654:	f000 fcbc 	bl	8009fd0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009658:	e008      	b.n	800966c <HAL_UART_IRQHandler+0x67c>
      return;
 800965a:	bf00      	nop
 800965c:	e006      	b.n	800966c <HAL_UART_IRQHandler+0x67c>
    return;
 800965e:	bf00      	nop
 8009660:	e004      	b.n	800966c <HAL_UART_IRQHandler+0x67c>
      return;
 8009662:	bf00      	nop
 8009664:	e002      	b.n	800966c <HAL_UART_IRQHandler+0x67c>
      return;
 8009666:	bf00      	nop
 8009668:	e000      	b.n	800966c <HAL_UART_IRQHandler+0x67c>
    return;
 800966a:	bf00      	nop
  }
}
 800966c:	37e8      	adds	r7, #232	@ 0xe8
 800966e:	46bd      	mov	sp, r7
 8009670:	bd80      	pop	{r7, pc}
 8009672:	bf00      	nop

08009674 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009674:	b480      	push	{r7}
 8009676:	b083      	sub	sp, #12
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800967c:	bf00      	nop
 800967e:	370c      	adds	r7, #12
 8009680:	46bd      	mov	sp, r7
 8009682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009686:	4770      	bx	lr

08009688 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009688:	b480      	push	{r7}
 800968a:	b083      	sub	sp, #12
 800968c:	af00      	add	r7, sp, #0
 800968e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009690:	bf00      	nop
 8009692:	370c      	adds	r7, #12
 8009694:	46bd      	mov	sp, r7
 8009696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969a:	4770      	bx	lr

0800969c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800969c:	b480      	push	{r7}
 800969e:	b083      	sub	sp, #12
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
 80096a4:	460b      	mov	r3, r1
 80096a6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80096a8:	bf00      	nop
 80096aa:	370c      	adds	r7, #12
 80096ac:	46bd      	mov	sp, r7
 80096ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b2:	4770      	bx	lr

080096b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80096b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80096b8:	b08c      	sub	sp, #48	@ 0x30
 80096ba:	af00      	add	r7, sp, #0
 80096bc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80096be:	2300      	movs	r3, #0
 80096c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80096c4:	697b      	ldr	r3, [r7, #20]
 80096c6:	689a      	ldr	r2, [r3, #8]
 80096c8:	697b      	ldr	r3, [r7, #20]
 80096ca:	691b      	ldr	r3, [r3, #16]
 80096cc:	431a      	orrs	r2, r3
 80096ce:	697b      	ldr	r3, [r7, #20]
 80096d0:	695b      	ldr	r3, [r3, #20]
 80096d2:	431a      	orrs	r2, r3
 80096d4:	697b      	ldr	r3, [r7, #20]
 80096d6:	69db      	ldr	r3, [r3, #28]
 80096d8:	4313      	orrs	r3, r2
 80096da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80096dc:	697b      	ldr	r3, [r7, #20]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	681a      	ldr	r2, [r3, #0]
 80096e2:	4baf      	ldr	r3, [pc, #700]	@ (80099a0 <UART_SetConfig+0x2ec>)
 80096e4:	4013      	ands	r3, r2
 80096e6:	697a      	ldr	r2, [r7, #20]
 80096e8:	6812      	ldr	r2, [r2, #0]
 80096ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80096ec:	430b      	orrs	r3, r1
 80096ee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80096f0:	697b      	ldr	r3, [r7, #20]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	685b      	ldr	r3, [r3, #4]
 80096f6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80096fa:	697b      	ldr	r3, [r7, #20]
 80096fc:	68da      	ldr	r2, [r3, #12]
 80096fe:	697b      	ldr	r3, [r7, #20]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	430a      	orrs	r2, r1
 8009704:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009706:	697b      	ldr	r3, [r7, #20]
 8009708:	699b      	ldr	r3, [r3, #24]
 800970a:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800970c:	697b      	ldr	r3, [r7, #20]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	4aa4      	ldr	r2, [pc, #656]	@ (80099a4 <UART_SetConfig+0x2f0>)
 8009712:	4293      	cmp	r3, r2
 8009714:	d004      	beq.n	8009720 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009716:	697b      	ldr	r3, [r7, #20]
 8009718:	6a1b      	ldr	r3, [r3, #32]
 800971a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800971c:	4313      	orrs	r3, r2
 800971e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009720:	697b      	ldr	r3, [r7, #20]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	689b      	ldr	r3, [r3, #8]
 8009726:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800972a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800972e:	697a      	ldr	r2, [r7, #20]
 8009730:	6812      	ldr	r2, [r2, #0]
 8009732:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009734:	430b      	orrs	r3, r1
 8009736:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009738:	697b      	ldr	r3, [r7, #20]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800973e:	f023 010f 	bic.w	r1, r3, #15
 8009742:	697b      	ldr	r3, [r7, #20]
 8009744:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009746:	697b      	ldr	r3, [r7, #20]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	430a      	orrs	r2, r1
 800974c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800974e:	697b      	ldr	r3, [r7, #20]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	4a95      	ldr	r2, [pc, #596]	@ (80099a8 <UART_SetConfig+0x2f4>)
 8009754:	4293      	cmp	r3, r2
 8009756:	d125      	bne.n	80097a4 <UART_SetConfig+0xf0>
 8009758:	2003      	movs	r0, #3
 800975a:	f7ff fb4b 	bl	8008df4 <LL_RCC_GetUSARTClockSource>
 800975e:	4603      	mov	r3, r0
 8009760:	2b03      	cmp	r3, #3
 8009762:	d81b      	bhi.n	800979c <UART_SetConfig+0xe8>
 8009764:	a201      	add	r2, pc, #4	@ (adr r2, 800976c <UART_SetConfig+0xb8>)
 8009766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800976a:	bf00      	nop
 800976c:	0800977d 	.word	0x0800977d
 8009770:	0800978d 	.word	0x0800978d
 8009774:	08009785 	.word	0x08009785
 8009778:	08009795 	.word	0x08009795
 800977c:	2301      	movs	r3, #1
 800977e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009782:	e042      	b.n	800980a <UART_SetConfig+0x156>
 8009784:	2302      	movs	r3, #2
 8009786:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800978a:	e03e      	b.n	800980a <UART_SetConfig+0x156>
 800978c:	2304      	movs	r3, #4
 800978e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009792:	e03a      	b.n	800980a <UART_SetConfig+0x156>
 8009794:	2308      	movs	r3, #8
 8009796:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800979a:	e036      	b.n	800980a <UART_SetConfig+0x156>
 800979c:	2310      	movs	r3, #16
 800979e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097a2:	e032      	b.n	800980a <UART_SetConfig+0x156>
 80097a4:	697b      	ldr	r3, [r7, #20]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	4a7e      	ldr	r2, [pc, #504]	@ (80099a4 <UART_SetConfig+0x2f0>)
 80097aa:	4293      	cmp	r3, r2
 80097ac:	d12a      	bne.n	8009804 <UART_SetConfig+0x150>
 80097ae:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 80097b2:	f7ff fb2f 	bl	8008e14 <LL_RCC_GetLPUARTClockSource>
 80097b6:	4603      	mov	r3, r0
 80097b8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80097bc:	d01a      	beq.n	80097f4 <UART_SetConfig+0x140>
 80097be:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80097c2:	d81b      	bhi.n	80097fc <UART_SetConfig+0x148>
 80097c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80097c8:	d00c      	beq.n	80097e4 <UART_SetConfig+0x130>
 80097ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80097ce:	d815      	bhi.n	80097fc <UART_SetConfig+0x148>
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d003      	beq.n	80097dc <UART_SetConfig+0x128>
 80097d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80097d8:	d008      	beq.n	80097ec <UART_SetConfig+0x138>
 80097da:	e00f      	b.n	80097fc <UART_SetConfig+0x148>
 80097dc:	2300      	movs	r3, #0
 80097de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097e2:	e012      	b.n	800980a <UART_SetConfig+0x156>
 80097e4:	2302      	movs	r3, #2
 80097e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097ea:	e00e      	b.n	800980a <UART_SetConfig+0x156>
 80097ec:	2304      	movs	r3, #4
 80097ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097f2:	e00a      	b.n	800980a <UART_SetConfig+0x156>
 80097f4:	2308      	movs	r3, #8
 80097f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097fa:	e006      	b.n	800980a <UART_SetConfig+0x156>
 80097fc:	2310      	movs	r3, #16
 80097fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009802:	e002      	b.n	800980a <UART_SetConfig+0x156>
 8009804:	2310      	movs	r3, #16
 8009806:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800980a:	697b      	ldr	r3, [r7, #20]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	4a65      	ldr	r2, [pc, #404]	@ (80099a4 <UART_SetConfig+0x2f0>)
 8009810:	4293      	cmp	r3, r2
 8009812:	f040 8097 	bne.w	8009944 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009816:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800981a:	2b08      	cmp	r3, #8
 800981c:	d823      	bhi.n	8009866 <UART_SetConfig+0x1b2>
 800981e:	a201      	add	r2, pc, #4	@ (adr r2, 8009824 <UART_SetConfig+0x170>)
 8009820:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009824:	08009849 	.word	0x08009849
 8009828:	08009867 	.word	0x08009867
 800982c:	08009851 	.word	0x08009851
 8009830:	08009867 	.word	0x08009867
 8009834:	08009857 	.word	0x08009857
 8009838:	08009867 	.word	0x08009867
 800983c:	08009867 	.word	0x08009867
 8009840:	08009867 	.word	0x08009867
 8009844:	0800985f 	.word	0x0800985f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009848:	f7fd fa34 	bl	8006cb4 <HAL_RCC_GetPCLK1Freq>
 800984c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800984e:	e010      	b.n	8009872 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009850:	4b56      	ldr	r3, [pc, #344]	@ (80099ac <UART_SetConfig+0x2f8>)
 8009852:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009854:	e00d      	b.n	8009872 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009856:	f7fd f9ad 	bl	8006bb4 <HAL_RCC_GetSysClockFreq>
 800985a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800985c:	e009      	b.n	8009872 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800985e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009862:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009864:	e005      	b.n	8009872 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 8009866:	2300      	movs	r3, #0
 8009868:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800986a:	2301      	movs	r3, #1
 800986c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009870:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009874:	2b00      	cmp	r3, #0
 8009876:	f000 812b 	beq.w	8009ad0 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800987a:	697b      	ldr	r3, [r7, #20]
 800987c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800987e:	4a4c      	ldr	r2, [pc, #304]	@ (80099b0 <UART_SetConfig+0x2fc>)
 8009880:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009884:	461a      	mov	r2, r3
 8009886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009888:	fbb3 f3f2 	udiv	r3, r3, r2
 800988c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800988e:	697b      	ldr	r3, [r7, #20]
 8009890:	685a      	ldr	r2, [r3, #4]
 8009892:	4613      	mov	r3, r2
 8009894:	005b      	lsls	r3, r3, #1
 8009896:	4413      	add	r3, r2
 8009898:	69ba      	ldr	r2, [r7, #24]
 800989a:	429a      	cmp	r2, r3
 800989c:	d305      	bcc.n	80098aa <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800989e:	697b      	ldr	r3, [r7, #20]
 80098a0:	685b      	ldr	r3, [r3, #4]
 80098a2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80098a4:	69ba      	ldr	r2, [r7, #24]
 80098a6:	429a      	cmp	r2, r3
 80098a8:	d903      	bls.n	80098b2 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 80098aa:	2301      	movs	r3, #1
 80098ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80098b0:	e10e      	b.n	8009ad0 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80098b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098b4:	2200      	movs	r2, #0
 80098b6:	60bb      	str	r3, [r7, #8]
 80098b8:	60fa      	str	r2, [r7, #12]
 80098ba:	697b      	ldr	r3, [r7, #20]
 80098bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098be:	4a3c      	ldr	r2, [pc, #240]	@ (80099b0 <UART_SetConfig+0x2fc>)
 80098c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80098c4:	b29b      	uxth	r3, r3
 80098c6:	2200      	movs	r2, #0
 80098c8:	603b      	str	r3, [r7, #0]
 80098ca:	607a      	str	r2, [r7, #4]
 80098cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80098d0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80098d4:	f7f7 f940 	bl	8000b58 <__aeabi_uldivmod>
 80098d8:	4602      	mov	r2, r0
 80098da:	460b      	mov	r3, r1
 80098dc:	4610      	mov	r0, r2
 80098de:	4619      	mov	r1, r3
 80098e0:	f04f 0200 	mov.w	r2, #0
 80098e4:	f04f 0300 	mov.w	r3, #0
 80098e8:	020b      	lsls	r3, r1, #8
 80098ea:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80098ee:	0202      	lsls	r2, r0, #8
 80098f0:	6979      	ldr	r1, [r7, #20]
 80098f2:	6849      	ldr	r1, [r1, #4]
 80098f4:	0849      	lsrs	r1, r1, #1
 80098f6:	2000      	movs	r0, #0
 80098f8:	460c      	mov	r4, r1
 80098fa:	4605      	mov	r5, r0
 80098fc:	eb12 0804 	adds.w	r8, r2, r4
 8009900:	eb43 0905 	adc.w	r9, r3, r5
 8009904:	697b      	ldr	r3, [r7, #20]
 8009906:	685b      	ldr	r3, [r3, #4]
 8009908:	2200      	movs	r2, #0
 800990a:	469a      	mov	sl, r3
 800990c:	4693      	mov	fp, r2
 800990e:	4652      	mov	r2, sl
 8009910:	465b      	mov	r3, fp
 8009912:	4640      	mov	r0, r8
 8009914:	4649      	mov	r1, r9
 8009916:	f7f7 f91f 	bl	8000b58 <__aeabi_uldivmod>
 800991a:	4602      	mov	r2, r0
 800991c:	460b      	mov	r3, r1
 800991e:	4613      	mov	r3, r2
 8009920:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009922:	6a3b      	ldr	r3, [r7, #32]
 8009924:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009928:	d308      	bcc.n	800993c <UART_SetConfig+0x288>
 800992a:	6a3b      	ldr	r3, [r7, #32]
 800992c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009930:	d204      	bcs.n	800993c <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8009932:	697b      	ldr	r3, [r7, #20]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	6a3a      	ldr	r2, [r7, #32]
 8009938:	60da      	str	r2, [r3, #12]
 800993a:	e0c9      	b.n	8009ad0 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 800993c:	2301      	movs	r3, #1
 800993e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009942:	e0c5      	b.n	8009ad0 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009944:	697b      	ldr	r3, [r7, #20]
 8009946:	69db      	ldr	r3, [r3, #28]
 8009948:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800994c:	d16d      	bne.n	8009a2a <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 800994e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009952:	3b01      	subs	r3, #1
 8009954:	2b07      	cmp	r3, #7
 8009956:	d82d      	bhi.n	80099b4 <UART_SetConfig+0x300>
 8009958:	a201      	add	r2, pc, #4	@ (adr r2, 8009960 <UART_SetConfig+0x2ac>)
 800995a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800995e:	bf00      	nop
 8009960:	08009981 	.word	0x08009981
 8009964:	08009989 	.word	0x08009989
 8009968:	080099b5 	.word	0x080099b5
 800996c:	0800998f 	.word	0x0800998f
 8009970:	080099b5 	.word	0x080099b5
 8009974:	080099b5 	.word	0x080099b5
 8009978:	080099b5 	.word	0x080099b5
 800997c:	08009997 	.word	0x08009997
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009980:	f7fd f9ae 	bl	8006ce0 <HAL_RCC_GetPCLK2Freq>
 8009984:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009986:	e01b      	b.n	80099c0 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009988:	4b08      	ldr	r3, [pc, #32]	@ (80099ac <UART_SetConfig+0x2f8>)
 800998a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800998c:	e018      	b.n	80099c0 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800998e:	f7fd f911 	bl	8006bb4 <HAL_RCC_GetSysClockFreq>
 8009992:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009994:	e014      	b.n	80099c0 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009996:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800999a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800999c:	e010      	b.n	80099c0 <UART_SetConfig+0x30c>
 800999e:	bf00      	nop
 80099a0:	cfff69f3 	.word	0xcfff69f3
 80099a4:	40008000 	.word	0x40008000
 80099a8:	40013800 	.word	0x40013800
 80099ac:	00f42400 	.word	0x00f42400
 80099b0:	0800e7f8 	.word	0x0800e7f8
      default:
        pclk = 0U;
 80099b4:	2300      	movs	r3, #0
 80099b6:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80099b8:	2301      	movs	r3, #1
 80099ba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80099be:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80099c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	f000 8084 	beq.w	8009ad0 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80099c8:	697b      	ldr	r3, [r7, #20]
 80099ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099cc:	4a4b      	ldr	r2, [pc, #300]	@ (8009afc <UART_SetConfig+0x448>)
 80099ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80099d2:	461a      	mov	r2, r3
 80099d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099d6:	fbb3 f3f2 	udiv	r3, r3, r2
 80099da:	005a      	lsls	r2, r3, #1
 80099dc:	697b      	ldr	r3, [r7, #20]
 80099de:	685b      	ldr	r3, [r3, #4]
 80099e0:	085b      	lsrs	r3, r3, #1
 80099e2:	441a      	add	r2, r3
 80099e4:	697b      	ldr	r3, [r7, #20]
 80099e6:	685b      	ldr	r3, [r3, #4]
 80099e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80099ec:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80099ee:	6a3b      	ldr	r3, [r7, #32]
 80099f0:	2b0f      	cmp	r3, #15
 80099f2:	d916      	bls.n	8009a22 <UART_SetConfig+0x36e>
 80099f4:	6a3b      	ldr	r3, [r7, #32]
 80099f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80099fa:	d212      	bcs.n	8009a22 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80099fc:	6a3b      	ldr	r3, [r7, #32]
 80099fe:	b29b      	uxth	r3, r3
 8009a00:	f023 030f 	bic.w	r3, r3, #15
 8009a04:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009a06:	6a3b      	ldr	r3, [r7, #32]
 8009a08:	085b      	lsrs	r3, r3, #1
 8009a0a:	b29b      	uxth	r3, r3
 8009a0c:	f003 0307 	and.w	r3, r3, #7
 8009a10:	b29a      	uxth	r2, r3
 8009a12:	8bfb      	ldrh	r3, [r7, #30]
 8009a14:	4313      	orrs	r3, r2
 8009a16:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009a18:	697b      	ldr	r3, [r7, #20]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	8bfa      	ldrh	r2, [r7, #30]
 8009a1e:	60da      	str	r2, [r3, #12]
 8009a20:	e056      	b.n	8009ad0 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8009a22:	2301      	movs	r3, #1
 8009a24:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009a28:	e052      	b.n	8009ad0 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009a2a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009a2e:	3b01      	subs	r3, #1
 8009a30:	2b07      	cmp	r3, #7
 8009a32:	d822      	bhi.n	8009a7a <UART_SetConfig+0x3c6>
 8009a34:	a201      	add	r2, pc, #4	@ (adr r2, 8009a3c <UART_SetConfig+0x388>)
 8009a36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a3a:	bf00      	nop
 8009a3c:	08009a5d 	.word	0x08009a5d
 8009a40:	08009a65 	.word	0x08009a65
 8009a44:	08009a7b 	.word	0x08009a7b
 8009a48:	08009a6b 	.word	0x08009a6b
 8009a4c:	08009a7b 	.word	0x08009a7b
 8009a50:	08009a7b 	.word	0x08009a7b
 8009a54:	08009a7b 	.word	0x08009a7b
 8009a58:	08009a73 	.word	0x08009a73
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009a5c:	f7fd f940 	bl	8006ce0 <HAL_RCC_GetPCLK2Freq>
 8009a60:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009a62:	e010      	b.n	8009a86 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009a64:	4b26      	ldr	r3, [pc, #152]	@ (8009b00 <UART_SetConfig+0x44c>)
 8009a66:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009a68:	e00d      	b.n	8009a86 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009a6a:	f7fd f8a3 	bl	8006bb4 <HAL_RCC_GetSysClockFreq>
 8009a6e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009a70:	e009      	b.n	8009a86 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009a72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009a76:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009a78:	e005      	b.n	8009a86 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009a7e:	2301      	movs	r3, #1
 8009a80:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009a84:	bf00      	nop
    }

    if (pclk != 0U)
 8009a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d021      	beq.n	8009ad0 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009a8c:	697b      	ldr	r3, [r7, #20]
 8009a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a90:	4a1a      	ldr	r2, [pc, #104]	@ (8009afc <UART_SetConfig+0x448>)
 8009a92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009a96:	461a      	mov	r2, r3
 8009a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a9a:	fbb3 f2f2 	udiv	r2, r3, r2
 8009a9e:	697b      	ldr	r3, [r7, #20]
 8009aa0:	685b      	ldr	r3, [r3, #4]
 8009aa2:	085b      	lsrs	r3, r3, #1
 8009aa4:	441a      	add	r2, r3
 8009aa6:	697b      	ldr	r3, [r7, #20]
 8009aa8:	685b      	ldr	r3, [r3, #4]
 8009aaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8009aae:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009ab0:	6a3b      	ldr	r3, [r7, #32]
 8009ab2:	2b0f      	cmp	r3, #15
 8009ab4:	d909      	bls.n	8009aca <UART_SetConfig+0x416>
 8009ab6:	6a3b      	ldr	r3, [r7, #32]
 8009ab8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009abc:	d205      	bcs.n	8009aca <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009abe:	6a3b      	ldr	r3, [r7, #32]
 8009ac0:	b29a      	uxth	r2, r3
 8009ac2:	697b      	ldr	r3, [r7, #20]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	60da      	str	r2, [r3, #12]
 8009ac8:	e002      	b.n	8009ad0 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8009aca:	2301      	movs	r3, #1
 8009acc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009ad0:	697b      	ldr	r3, [r7, #20]
 8009ad2:	2201      	movs	r2, #1
 8009ad4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009ad8:	697b      	ldr	r3, [r7, #20]
 8009ada:	2201      	movs	r2, #1
 8009adc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009ae0:	697b      	ldr	r3, [r7, #20]
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009ae6:	697b      	ldr	r3, [r7, #20]
 8009ae8:	2200      	movs	r2, #0
 8009aea:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009aec:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009af0:	4618      	mov	r0, r3
 8009af2:	3730      	adds	r7, #48	@ 0x30
 8009af4:	46bd      	mov	sp, r7
 8009af6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009afa:	bf00      	nop
 8009afc:	0800e7f8 	.word	0x0800e7f8
 8009b00:	00f42400 	.word	0x00f42400

08009b04 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009b04:	b480      	push	{r7}
 8009b06:	b083      	sub	sp, #12
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b10:	f003 0308 	and.w	r3, r3, #8
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d00a      	beq.n	8009b2e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	685b      	ldr	r3, [r3, #4]
 8009b1e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	430a      	orrs	r2, r1
 8009b2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b32:	f003 0301 	and.w	r3, r3, #1
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d00a      	beq.n	8009b50 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	685b      	ldr	r3, [r3, #4]
 8009b40:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	430a      	orrs	r2, r1
 8009b4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b54:	f003 0302 	and.w	r3, r3, #2
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d00a      	beq.n	8009b72 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	685b      	ldr	r3, [r3, #4]
 8009b62:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	430a      	orrs	r2, r1
 8009b70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b76:	f003 0304 	and.w	r3, r3, #4
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d00a      	beq.n	8009b94 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	685b      	ldr	r3, [r3, #4]
 8009b84:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	430a      	orrs	r2, r1
 8009b92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b98:	f003 0310 	and.w	r3, r3, #16
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d00a      	beq.n	8009bb6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	689b      	ldr	r3, [r3, #8]
 8009ba6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	430a      	orrs	r2, r1
 8009bb4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bba:	f003 0320 	and.w	r3, r3, #32
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d00a      	beq.n	8009bd8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	689b      	ldr	r3, [r3, #8]
 8009bc8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	430a      	orrs	r2, r1
 8009bd6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d01a      	beq.n	8009c1a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	685b      	ldr	r3, [r3, #4]
 8009bea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	430a      	orrs	r2, r1
 8009bf8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009bfe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009c02:	d10a      	bne.n	8009c1a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	685b      	ldr	r3, [r3, #4]
 8009c0a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	430a      	orrs	r2, r1
 8009c18:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d00a      	beq.n	8009c3c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	685b      	ldr	r3, [r3, #4]
 8009c2c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	430a      	orrs	r2, r1
 8009c3a:	605a      	str	r2, [r3, #4]
  }
}
 8009c3c:	bf00      	nop
 8009c3e:	370c      	adds	r7, #12
 8009c40:	46bd      	mov	sp, r7
 8009c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c46:	4770      	bx	lr

08009c48 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	b098      	sub	sp, #96	@ 0x60
 8009c4c:	af02      	add	r7, sp, #8
 8009c4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	2200      	movs	r2, #0
 8009c54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009c58:	f7f8 fea8 	bl	80029ac <HAL_GetTick>
 8009c5c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	f003 0308 	and.w	r3, r3, #8
 8009c68:	2b08      	cmp	r3, #8
 8009c6a:	d12f      	bne.n	8009ccc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009c6c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009c70:	9300      	str	r3, [sp, #0]
 8009c72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009c74:	2200      	movs	r2, #0
 8009c76:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009c7a:	6878      	ldr	r0, [r7, #4]
 8009c7c:	f000 f88e 	bl	8009d9c <UART_WaitOnFlagUntilTimeout>
 8009c80:	4603      	mov	r3, r0
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d022      	beq.n	8009ccc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c8e:	e853 3f00 	ldrex	r3, [r3]
 8009c92:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009c94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009c9a:	653b      	str	r3, [r7, #80]	@ 0x50
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	461a      	mov	r2, r3
 8009ca2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009ca4:	647b      	str	r3, [r7, #68]	@ 0x44
 8009ca6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ca8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009caa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009cac:	e841 2300 	strex	r3, r2, [r1]
 8009cb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009cb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d1e6      	bne.n	8009c86 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	2220      	movs	r2, #32
 8009cbc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009cc8:	2303      	movs	r3, #3
 8009cca:	e063      	b.n	8009d94 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	f003 0304 	and.w	r3, r3, #4
 8009cd6:	2b04      	cmp	r3, #4
 8009cd8:	d149      	bne.n	8009d6e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009cda:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009cde:	9300      	str	r3, [sp, #0]
 8009ce0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009ce2:	2200      	movs	r2, #0
 8009ce4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009ce8:	6878      	ldr	r0, [r7, #4]
 8009cea:	f000 f857 	bl	8009d9c <UART_WaitOnFlagUntilTimeout>
 8009cee:	4603      	mov	r3, r0
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d03c      	beq.n	8009d6e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cfc:	e853 3f00 	ldrex	r3, [r3]
 8009d00:	623b      	str	r3, [r7, #32]
   return(result);
 8009d02:	6a3b      	ldr	r3, [r7, #32]
 8009d04:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009d08:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	461a      	mov	r2, r3
 8009d10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d12:	633b      	str	r3, [r7, #48]	@ 0x30
 8009d14:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d16:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009d18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d1a:	e841 2300 	strex	r3, r2, [r1]
 8009d1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009d20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d1e6      	bne.n	8009cf4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	3308      	adds	r3, #8
 8009d2c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d2e:	693b      	ldr	r3, [r7, #16]
 8009d30:	e853 3f00 	ldrex	r3, [r3]
 8009d34:	60fb      	str	r3, [r7, #12]
   return(result);
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	f023 0301 	bic.w	r3, r3, #1
 8009d3c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	3308      	adds	r3, #8
 8009d44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009d46:	61fa      	str	r2, [r7, #28]
 8009d48:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d4a:	69b9      	ldr	r1, [r7, #24]
 8009d4c:	69fa      	ldr	r2, [r7, #28]
 8009d4e:	e841 2300 	strex	r3, r2, [r1]
 8009d52:	617b      	str	r3, [r7, #20]
   return(result);
 8009d54:	697b      	ldr	r3, [r7, #20]
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d1e5      	bne.n	8009d26 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	2220      	movs	r2, #32
 8009d5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	2200      	movs	r2, #0
 8009d66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009d6a:	2303      	movs	r3, #3
 8009d6c:	e012      	b.n	8009d94 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	2220      	movs	r2, #32
 8009d72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	2220      	movs	r2, #32
 8009d7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	2200      	movs	r2, #0
 8009d82:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	2200      	movs	r2, #0
 8009d88:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	2200      	movs	r2, #0
 8009d8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009d92:	2300      	movs	r3, #0
}
 8009d94:	4618      	mov	r0, r3
 8009d96:	3758      	adds	r7, #88	@ 0x58
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	bd80      	pop	{r7, pc}

08009d9c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009d9c:	b580      	push	{r7, lr}
 8009d9e:	b084      	sub	sp, #16
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	60f8      	str	r0, [r7, #12]
 8009da4:	60b9      	str	r1, [r7, #8]
 8009da6:	603b      	str	r3, [r7, #0]
 8009da8:	4613      	mov	r3, r2
 8009daa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009dac:	e04f      	b.n	8009e4e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009dae:	69bb      	ldr	r3, [r7, #24]
 8009db0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009db4:	d04b      	beq.n	8009e4e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009db6:	f7f8 fdf9 	bl	80029ac <HAL_GetTick>
 8009dba:	4602      	mov	r2, r0
 8009dbc:	683b      	ldr	r3, [r7, #0]
 8009dbe:	1ad3      	subs	r3, r2, r3
 8009dc0:	69ba      	ldr	r2, [r7, #24]
 8009dc2:	429a      	cmp	r2, r3
 8009dc4:	d302      	bcc.n	8009dcc <UART_WaitOnFlagUntilTimeout+0x30>
 8009dc6:	69bb      	ldr	r3, [r7, #24]
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d101      	bne.n	8009dd0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009dcc:	2303      	movs	r3, #3
 8009dce:	e04e      	b.n	8009e6e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	f003 0304 	and.w	r3, r3, #4
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d037      	beq.n	8009e4e <UART_WaitOnFlagUntilTimeout+0xb2>
 8009dde:	68bb      	ldr	r3, [r7, #8]
 8009de0:	2b80      	cmp	r3, #128	@ 0x80
 8009de2:	d034      	beq.n	8009e4e <UART_WaitOnFlagUntilTimeout+0xb2>
 8009de4:	68bb      	ldr	r3, [r7, #8]
 8009de6:	2b40      	cmp	r3, #64	@ 0x40
 8009de8:	d031      	beq.n	8009e4e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	69db      	ldr	r3, [r3, #28]
 8009df0:	f003 0308 	and.w	r3, r3, #8
 8009df4:	2b08      	cmp	r3, #8
 8009df6:	d110      	bne.n	8009e1a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	2208      	movs	r2, #8
 8009dfe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009e00:	68f8      	ldr	r0, [r7, #12]
 8009e02:	f000 f838 	bl	8009e76 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	2208      	movs	r2, #8
 8009e0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	2200      	movs	r2, #0
 8009e12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009e16:	2301      	movs	r3, #1
 8009e18:	e029      	b.n	8009e6e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	69db      	ldr	r3, [r3, #28]
 8009e20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009e24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009e28:	d111      	bne.n	8009e4e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009e32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009e34:	68f8      	ldr	r0, [r7, #12]
 8009e36:	f000 f81e 	bl	8009e76 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	2220      	movs	r2, #32
 8009e3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	2200      	movs	r2, #0
 8009e46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009e4a:	2303      	movs	r3, #3
 8009e4c:	e00f      	b.n	8009e6e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	69da      	ldr	r2, [r3, #28]
 8009e54:	68bb      	ldr	r3, [r7, #8]
 8009e56:	4013      	ands	r3, r2
 8009e58:	68ba      	ldr	r2, [r7, #8]
 8009e5a:	429a      	cmp	r2, r3
 8009e5c:	bf0c      	ite	eq
 8009e5e:	2301      	moveq	r3, #1
 8009e60:	2300      	movne	r3, #0
 8009e62:	b2db      	uxtb	r3, r3
 8009e64:	461a      	mov	r2, r3
 8009e66:	79fb      	ldrb	r3, [r7, #7]
 8009e68:	429a      	cmp	r2, r3
 8009e6a:	d0a0      	beq.n	8009dae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009e6c:	2300      	movs	r3, #0
}
 8009e6e:	4618      	mov	r0, r3
 8009e70:	3710      	adds	r7, #16
 8009e72:	46bd      	mov	sp, r7
 8009e74:	bd80      	pop	{r7, pc}

08009e76 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009e76:	b480      	push	{r7}
 8009e78:	b095      	sub	sp, #84	@ 0x54
 8009e7a:	af00      	add	r7, sp, #0
 8009e7c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e86:	e853 3f00 	ldrex	r3, [r3]
 8009e8a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009e8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e8e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009e92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	461a      	mov	r2, r3
 8009e9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e9c:	643b      	str	r3, [r7, #64]	@ 0x40
 8009e9e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ea0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009ea2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009ea4:	e841 2300 	strex	r3, r2, [r1]
 8009ea8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009eaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d1e6      	bne.n	8009e7e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	3308      	adds	r3, #8
 8009eb6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eb8:	6a3b      	ldr	r3, [r7, #32]
 8009eba:	e853 3f00 	ldrex	r3, [r3]
 8009ebe:	61fb      	str	r3, [r7, #28]
   return(result);
 8009ec0:	69fb      	ldr	r3, [r7, #28]
 8009ec2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009ec6:	f023 0301 	bic.w	r3, r3, #1
 8009eca:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	3308      	adds	r3, #8
 8009ed2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009ed4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009ed6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ed8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009eda:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009edc:	e841 2300 	strex	r3, r2, [r1]
 8009ee0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d1e3      	bne.n	8009eb0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009eec:	2b01      	cmp	r3, #1
 8009eee:	d118      	bne.n	8009f22 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	e853 3f00 	ldrex	r3, [r3]
 8009efc:	60bb      	str	r3, [r7, #8]
   return(result);
 8009efe:	68bb      	ldr	r3, [r7, #8]
 8009f00:	f023 0310 	bic.w	r3, r3, #16
 8009f04:	647b      	str	r3, [r7, #68]	@ 0x44
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	461a      	mov	r2, r3
 8009f0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009f0e:	61bb      	str	r3, [r7, #24]
 8009f10:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f12:	6979      	ldr	r1, [r7, #20]
 8009f14:	69ba      	ldr	r2, [r7, #24]
 8009f16:	e841 2300 	strex	r3, r2, [r1]
 8009f1a:	613b      	str	r3, [r7, #16]
   return(result);
 8009f1c:	693b      	ldr	r3, [r7, #16]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d1e6      	bne.n	8009ef0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	2220      	movs	r2, #32
 8009f26:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	2200      	movs	r2, #0
 8009f34:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009f36:	bf00      	nop
 8009f38:	3754      	adds	r7, #84	@ 0x54
 8009f3a:	46bd      	mov	sp, r7
 8009f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f40:	4770      	bx	lr

08009f42 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009f42:	b580      	push	{r7, lr}
 8009f44:	b084      	sub	sp, #16
 8009f46:	af00      	add	r7, sp, #0
 8009f48:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f4e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	2200      	movs	r2, #0
 8009f54:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009f58:	68f8      	ldr	r0, [r7, #12]
 8009f5a:	f7ff fb95 	bl	8009688 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f5e:	bf00      	nop
 8009f60:	3710      	adds	r7, #16
 8009f62:	46bd      	mov	sp, r7
 8009f64:	bd80      	pop	{r7, pc}

08009f66 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009f66:	b580      	push	{r7, lr}
 8009f68:	b088      	sub	sp, #32
 8009f6a:	af00      	add	r7, sp, #0
 8009f6c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	e853 3f00 	ldrex	r3, [r3]
 8009f7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f7c:	68bb      	ldr	r3, [r7, #8]
 8009f7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009f82:	61fb      	str	r3, [r7, #28]
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	461a      	mov	r2, r3
 8009f8a:	69fb      	ldr	r3, [r7, #28]
 8009f8c:	61bb      	str	r3, [r7, #24]
 8009f8e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f90:	6979      	ldr	r1, [r7, #20]
 8009f92:	69ba      	ldr	r2, [r7, #24]
 8009f94:	e841 2300 	strex	r3, r2, [r1]
 8009f98:	613b      	str	r3, [r7, #16]
   return(result);
 8009f9a:	693b      	ldr	r3, [r7, #16]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d1e6      	bne.n	8009f6e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	2220      	movs	r2, #32
 8009fa4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	2200      	movs	r2, #0
 8009fac:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009fae:	6878      	ldr	r0, [r7, #4]
 8009fb0:	f7ff fb60 	bl	8009674 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009fb4:	bf00      	nop
 8009fb6:	3720      	adds	r7, #32
 8009fb8:	46bd      	mov	sp, r7
 8009fba:	bd80      	pop	{r7, pc}

08009fbc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009fbc:	b480      	push	{r7}
 8009fbe:	b083      	sub	sp, #12
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009fc4:	bf00      	nop
 8009fc6:	370c      	adds	r7, #12
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fce:	4770      	bx	lr

08009fd0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009fd0:	b480      	push	{r7}
 8009fd2:	b083      	sub	sp, #12
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009fd8:	bf00      	nop
 8009fda:	370c      	adds	r7, #12
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe2:	4770      	bx	lr

08009fe4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009fe4:	b480      	push	{r7}
 8009fe6:	b083      	sub	sp, #12
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009fec:	bf00      	nop
 8009fee:	370c      	adds	r7, #12
 8009ff0:	46bd      	mov	sp, r7
 8009ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff6:	4770      	bx	lr

08009ff8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009ff8:	b480      	push	{r7}
 8009ffa:	b085      	sub	sp, #20
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a006:	2b01      	cmp	r3, #1
 800a008:	d101      	bne.n	800a00e <HAL_UARTEx_DisableFifoMode+0x16>
 800a00a:	2302      	movs	r3, #2
 800a00c:	e027      	b.n	800a05e <HAL_UARTEx_DisableFifoMode+0x66>
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	2201      	movs	r2, #1
 800a012:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	2224      	movs	r2, #36	@ 0x24
 800a01a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	681a      	ldr	r2, [r3, #0]
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	f022 0201 	bic.w	r2, r2, #1
 800a034:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a03c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	2200      	movs	r2, #0
 800a042:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	68fa      	ldr	r2, [r7, #12]
 800a04a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	2220      	movs	r2, #32
 800a050:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	2200      	movs	r2, #0
 800a058:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a05c:	2300      	movs	r3, #0
}
 800a05e:	4618      	mov	r0, r3
 800a060:	3714      	adds	r7, #20
 800a062:	46bd      	mov	sp, r7
 800a064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a068:	4770      	bx	lr

0800a06a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a06a:	b580      	push	{r7, lr}
 800a06c:	b084      	sub	sp, #16
 800a06e:	af00      	add	r7, sp, #0
 800a070:	6078      	str	r0, [r7, #4]
 800a072:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a07a:	2b01      	cmp	r3, #1
 800a07c:	d101      	bne.n	800a082 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a07e:	2302      	movs	r3, #2
 800a080:	e02d      	b.n	800a0de <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	2201      	movs	r2, #1
 800a086:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	2224      	movs	r2, #36	@ 0x24
 800a08e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	681a      	ldr	r2, [r3, #0]
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	f022 0201 	bic.w	r2, r2, #1
 800a0a8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	689b      	ldr	r3, [r3, #8]
 800a0b0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	683a      	ldr	r2, [r7, #0]
 800a0ba:	430a      	orrs	r2, r1
 800a0bc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a0be:	6878      	ldr	r0, [r7, #4]
 800a0c0:	f000 f850 	bl	800a164 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	68fa      	ldr	r2, [r7, #12]
 800a0ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	2220      	movs	r2, #32
 800a0d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a0dc:	2300      	movs	r3, #0
}
 800a0de:	4618      	mov	r0, r3
 800a0e0:	3710      	adds	r7, #16
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	bd80      	pop	{r7, pc}

0800a0e6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a0e6:	b580      	push	{r7, lr}
 800a0e8:	b084      	sub	sp, #16
 800a0ea:	af00      	add	r7, sp, #0
 800a0ec:	6078      	str	r0, [r7, #4]
 800a0ee:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a0f6:	2b01      	cmp	r3, #1
 800a0f8:	d101      	bne.n	800a0fe <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a0fa:	2302      	movs	r3, #2
 800a0fc:	e02d      	b.n	800a15a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	2201      	movs	r2, #1
 800a102:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	2224      	movs	r2, #36	@ 0x24
 800a10a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	681a      	ldr	r2, [r3, #0]
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	f022 0201 	bic.w	r2, r2, #1
 800a124:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	689b      	ldr	r3, [r3, #8]
 800a12c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	683a      	ldr	r2, [r7, #0]
 800a136:	430a      	orrs	r2, r1
 800a138:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a13a:	6878      	ldr	r0, [r7, #4]
 800a13c:	f000 f812 	bl	800a164 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	68fa      	ldr	r2, [r7, #12]
 800a146:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	2220      	movs	r2, #32
 800a14c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	2200      	movs	r2, #0
 800a154:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a158:	2300      	movs	r3, #0
}
 800a15a:	4618      	mov	r0, r3
 800a15c:	3710      	adds	r7, #16
 800a15e:	46bd      	mov	sp, r7
 800a160:	bd80      	pop	{r7, pc}
	...

0800a164 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a164:	b480      	push	{r7}
 800a166:	b085      	sub	sp, #20
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a170:	2b00      	cmp	r3, #0
 800a172:	d108      	bne.n	800a186 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	2201      	movs	r2, #1
 800a178:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	2201      	movs	r2, #1
 800a180:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a184:	e031      	b.n	800a1ea <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a186:	2308      	movs	r3, #8
 800a188:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a18a:	2308      	movs	r3, #8
 800a18c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	689b      	ldr	r3, [r3, #8]
 800a194:	0e5b      	lsrs	r3, r3, #25
 800a196:	b2db      	uxtb	r3, r3
 800a198:	f003 0307 	and.w	r3, r3, #7
 800a19c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	689b      	ldr	r3, [r3, #8]
 800a1a4:	0f5b      	lsrs	r3, r3, #29
 800a1a6:	b2db      	uxtb	r3, r3
 800a1a8:	f003 0307 	and.w	r3, r3, #7
 800a1ac:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a1ae:	7bbb      	ldrb	r3, [r7, #14]
 800a1b0:	7b3a      	ldrb	r2, [r7, #12]
 800a1b2:	4911      	ldr	r1, [pc, #68]	@ (800a1f8 <UARTEx_SetNbDataToProcess+0x94>)
 800a1b4:	5c8a      	ldrb	r2, [r1, r2]
 800a1b6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a1ba:	7b3a      	ldrb	r2, [r7, #12]
 800a1bc:	490f      	ldr	r1, [pc, #60]	@ (800a1fc <UARTEx_SetNbDataToProcess+0x98>)
 800a1be:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a1c0:	fb93 f3f2 	sdiv	r3, r3, r2
 800a1c4:	b29a      	uxth	r2, r3
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a1cc:	7bfb      	ldrb	r3, [r7, #15]
 800a1ce:	7b7a      	ldrb	r2, [r7, #13]
 800a1d0:	4909      	ldr	r1, [pc, #36]	@ (800a1f8 <UARTEx_SetNbDataToProcess+0x94>)
 800a1d2:	5c8a      	ldrb	r2, [r1, r2]
 800a1d4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a1d8:	7b7a      	ldrb	r2, [r7, #13]
 800a1da:	4908      	ldr	r1, [pc, #32]	@ (800a1fc <UARTEx_SetNbDataToProcess+0x98>)
 800a1dc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a1de:	fb93 f3f2 	sdiv	r3, r3, r2
 800a1e2:	b29a      	uxth	r2, r3
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a1ea:	bf00      	nop
 800a1ec:	3714      	adds	r7, #20
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f4:	4770      	bx	lr
 800a1f6:	bf00      	nop
 800a1f8:	0800e810 	.word	0x0800e810
 800a1fc:	0800e818 	.word	0x0800e818

0800a200 <csLow>:
 *      Author: pzaragoza
 */

#include "MB85RS256B.h"

static inline void csLow(MB85RS256B_t *dev) {
 800a200:	b580      	push	{r7, lr}
 800a202:	b082      	sub	sp, #8
 800a204:	af00      	add	r7, sp, #0
 800a206:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(dev->cs_port, dev->cs_pin, GPIO_PIN_RESET);
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	6858      	ldr	r0, [r3, #4]
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	891b      	ldrh	r3, [r3, #8]
 800a210:	2200      	movs	r2, #0
 800a212:	4619      	mov	r1, r3
 800a214:	f7fa fb6c 	bl	80048f0 <HAL_GPIO_WritePin>
}
 800a218:	bf00      	nop
 800a21a:	3708      	adds	r7, #8
 800a21c:	46bd      	mov	sp, r7
 800a21e:	bd80      	pop	{r7, pc}

0800a220 <csHigh>:

static inline void csHigh(MB85RS256B_t *dev) {
 800a220:	b580      	push	{r7, lr}
 800a222:	b082      	sub	sp, #8
 800a224:	af00      	add	r7, sp, #0
 800a226:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(dev->cs_port, dev->cs_pin, GPIO_PIN_SET);
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	6858      	ldr	r0, [r3, #4]
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	891b      	ldrh	r3, [r3, #8]
 800a230:	2201      	movs	r2, #1
 800a232:	4619      	mov	r1, r3
 800a234:	f7fa fb5c 	bl	80048f0 <HAL_GPIO_WritePin>
}
 800a238:	bf00      	nop
 800a23a:	3708      	adds	r7, #8
 800a23c:	46bd      	mov	sp, r7
 800a23e:	bd80      	pop	{r7, pc}

0800a240 <spiTransmit>:

static HAL_StatusTypeDef spiTransmit(MB85RS256B_t *dev, const uint8_t *buf, uint16_t len) {
 800a240:	b580      	push	{r7, lr}
 800a242:	b084      	sub	sp, #16
 800a244:	af00      	add	r7, sp, #0
 800a246:	60f8      	str	r0, [r7, #12]
 800a248:	60b9      	str	r1, [r7, #8]
 800a24a:	4613      	mov	r3, r2
 800a24c:	80fb      	strh	r3, [r7, #6]
    return HAL_SPI_Transmit(dev->hspi, (uint8_t*)buf, len, MB85RS256B_TIMEOUT);
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	6818      	ldr	r0, [r3, #0]
 800a252:	88fa      	ldrh	r2, [r7, #6]
 800a254:	2332      	movs	r3, #50	@ 0x32
 800a256:	68b9      	ldr	r1, [r7, #8]
 800a258:	f7fd ff43 	bl	80080e2 <HAL_SPI_Transmit>
 800a25c:	4603      	mov	r3, r0
}
 800a25e:	4618      	mov	r0, r3
 800a260:	3710      	adds	r7, #16
 800a262:	46bd      	mov	sp, r7
 800a264:	bd80      	pop	{r7, pc}

0800a266 <spiReceive>:

static HAL_StatusTypeDef spiReceive(MB85RS256B_t *dev, uint8_t *buf, uint16_t len) {
 800a266:	b580      	push	{r7, lr}
 800a268:	b084      	sub	sp, #16
 800a26a:	af00      	add	r7, sp, #0
 800a26c:	60f8      	str	r0, [r7, #12]
 800a26e:	60b9      	str	r1, [r7, #8]
 800a270:	4613      	mov	r3, r2
 800a272:	80fb      	strh	r3, [r7, #6]
    return HAL_SPI_Receive(dev->hspi, buf, len, MB85RS256B_TIMEOUT);
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	6818      	ldr	r0, [r3, #0]
 800a278:	88fa      	ldrh	r2, [r7, #6]
 800a27a:	2332      	movs	r3, #50	@ 0x32
 800a27c:	68b9      	ldr	r1, [r7, #8]
 800a27e:	f7fe f8a6 	bl	80083ce <HAL_SPI_Receive>
 800a282:	4603      	mov	r3, r0
}
 800a284:	4618      	mov	r0, r3
 800a286:	3710      	adds	r7, #16
 800a288:	46bd      	mov	sp, r7
 800a28a:	bd80      	pop	{r7, pc}

0800a28c <writeEnable>:

static HAL_StatusTypeDef writeEnable(MB85RS256B_t *dev) {
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b084      	sub	sp, #16
 800a290:	af00      	add	r7, sp, #0
 800a292:	6078      	str	r0, [r7, #4]
    uint8_t cmd = MB85RS256B_CMD_WREN;
 800a294:	2306      	movs	r3, #6
 800a296:	73bb      	strb	r3, [r7, #14]
    csLow(dev);
 800a298:	6878      	ldr	r0, [r7, #4]
 800a29a:	f7ff ffb1 	bl	800a200 <csLow>
    HAL_StatusTypeDef status = spiTransmit(dev, &cmd, 1);
 800a29e:	f107 030e 	add.w	r3, r7, #14
 800a2a2:	2201      	movs	r2, #1
 800a2a4:	4619      	mov	r1, r3
 800a2a6:	6878      	ldr	r0, [r7, #4]
 800a2a8:	f7ff ffca 	bl	800a240 <spiTransmit>
 800a2ac:	4603      	mov	r3, r0
 800a2ae:	73fb      	strb	r3, [r7, #15]
    csHigh(dev);
 800a2b0:	6878      	ldr	r0, [r7, #4]
 800a2b2:	f7ff ffb5 	bl	800a220 <csHigh>
    return status;
 800a2b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2b8:	4618      	mov	r0, r3
 800a2ba:	3710      	adds	r7, #16
 800a2bc:	46bd      	mov	sp, r7
 800a2be:	bd80      	pop	{r7, pc}

0800a2c0 <writeDisable>:

static HAL_StatusTypeDef writeDisable(MB85RS256B_t *dev) {
 800a2c0:	b580      	push	{r7, lr}
 800a2c2:	b084      	sub	sp, #16
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	6078      	str	r0, [r7, #4]
    uint8_t cmd = MB85RS256B_CMD_WRDI;
 800a2c8:	2304      	movs	r3, #4
 800a2ca:	73bb      	strb	r3, [r7, #14]
    csLow(dev);
 800a2cc:	6878      	ldr	r0, [r7, #4]
 800a2ce:	f7ff ff97 	bl	800a200 <csLow>
    HAL_StatusTypeDef status = spiTransmit(dev, &cmd, 1);
 800a2d2:	f107 030e 	add.w	r3, r7, #14
 800a2d6:	2201      	movs	r2, #1
 800a2d8:	4619      	mov	r1, r3
 800a2da:	6878      	ldr	r0, [r7, #4]
 800a2dc:	f7ff ffb0 	bl	800a240 <spiTransmit>
 800a2e0:	4603      	mov	r3, r0
 800a2e2:	73fb      	strb	r3, [r7, #15]
    csHigh(dev);
 800a2e4:	6878      	ldr	r0, [r7, #4]
 800a2e6:	f7ff ff9b 	bl	800a220 <csHigh>
    return status;
 800a2ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2ec:	4618      	mov	r0, r3
 800a2ee:	3710      	adds	r7, #16
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	bd80      	pop	{r7, pc}

0800a2f4 <MB85RS256B_Init>:
    if (status == HAL_OK) status = spiReceive(dev, id, 3);
    csHigh(dev);
    return status;
}

HAL_StatusTypeDef MB85RS256B_Init(MB85RS256B_t *dev) {
 800a2f4:	b580      	push	{r7, lr}
 800a2f6:	b082      	sub	sp, #8
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	6078      	str	r0, [r7, #4]
	if (!dev || !dev->hspi || !dev->cs_port) return HAL_ERROR;
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d007      	beq.n	800a312 <MB85RS256B_Init+0x1e>
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	2b00      	cmp	r3, #0
 800a308:	d003      	beq.n	800a312 <MB85RS256B_Init+0x1e>
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	685b      	ldr	r3, [r3, #4]
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d101      	bne.n	800a316 <MB85RS256B_Init+0x22>
 800a312:	2301      	movs	r3, #1
 800a314:	e009      	b.n	800a32a <MB85RS256B_Init+0x36>

	csHigh(dev);
 800a316:	6878      	ldr	r0, [r7, #4]
 800a318:	f7ff ff82 	bl	800a220 <csHigh>
	HAL_Delay(1);
 800a31c:	2001      	movs	r0, #1
 800a31e:	f7f8 fb5d 	bl	80029dc <HAL_Delay>

	writeDisable(dev);
 800a322:	6878      	ldr	r0, [r7, #4]
 800a324:	f7ff ffcc 	bl	800a2c0 <writeDisable>

	return HAL_OK;
 800a328:	2300      	movs	r3, #0
}
 800a32a:	4618      	mov	r0, r3
 800a32c:	3708      	adds	r7, #8
 800a32e:	46bd      	mov	sp, r7
 800a330:	bd80      	pop	{r7, pc}

0800a332 <MB85RS256B_Read>:

HAL_StatusTypeDef MB85RS256B_Read(MB85RS256B_t *dev, uint16_t addr, uint8_t *data, size_t len) {
 800a332:	b580      	push	{r7, lr}
 800a334:	b086      	sub	sp, #24
 800a336:	af00      	add	r7, sp, #0
 800a338:	60f8      	str	r0, [r7, #12]
 800a33a:	607a      	str	r2, [r7, #4]
 800a33c:	603b      	str	r3, [r7, #0]
 800a33e:	460b      	mov	r3, r1
 800a340:	817b      	strh	r3, [r7, #10]
	if (!dev || !data) return HAL_ERROR;
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d002      	beq.n	800a34e <MB85RS256B_Read+0x1c>
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d101      	bne.n	800a352 <MB85RS256B_Read+0x20>
 800a34e:	2301      	movs	r3, #1
 800a350:	e032      	b.n	800a3b8 <MB85RS256B_Read+0x86>
	if (len == 0) return HAL_OK;
 800a352:	683b      	ldr	r3, [r7, #0]
 800a354:	2b00      	cmp	r3, #0
 800a356:	d101      	bne.n	800a35c <MB85RS256B_Read+0x2a>
 800a358:	2300      	movs	r3, #0
 800a35a:	e02d      	b.n	800a3b8 <MB85RS256B_Read+0x86>

	// Rango dentro de la FRAM
	if ((uint32_t)addr + (uint32_t)len > MB85RS256B_SIZE) return HAL_ERROR;
 800a35c:	897a      	ldrh	r2, [r7, #10]
 800a35e:	683b      	ldr	r3, [r7, #0]
 800a360:	4413      	add	r3, r2
 800a362:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a366:	d901      	bls.n	800a36c <MB85RS256B_Read+0x3a>
 800a368:	2301      	movs	r3, #1
 800a36a:	e025      	b.n	800a3b8 <MB85RS256B_Read+0x86>

	uint8_t hdr[3];
	hdr[0] = MB85RS256B_CMD_READ;
 800a36c:	2303      	movs	r3, #3
 800a36e:	753b      	strb	r3, [r7, #20]
	hdr[1] = (uint8_t)(addr >> 8);
 800a370:	897b      	ldrh	r3, [r7, #10]
 800a372:	0a1b      	lsrs	r3, r3, #8
 800a374:	b29b      	uxth	r3, r3
 800a376:	b2db      	uxtb	r3, r3
 800a378:	757b      	strb	r3, [r7, #21]
	hdr[2] = (uint8_t)(addr & 0xFF);
 800a37a:	897b      	ldrh	r3, [r7, #10]
 800a37c:	b2db      	uxtb	r3, r3
 800a37e:	75bb      	strb	r3, [r7, #22]

	csLow(dev);
 800a380:	68f8      	ldr	r0, [r7, #12]
 800a382:	f7ff ff3d 	bl	800a200 <csLow>

	HAL_StatusTypeDef status = spiTransmit(dev, hdr, sizeof(hdr));
 800a386:	f107 0314 	add.w	r3, r7, #20
 800a38a:	2203      	movs	r2, #3
 800a38c:	4619      	mov	r1, r3
 800a38e:	68f8      	ldr	r0, [r7, #12]
 800a390:	f7ff ff56 	bl	800a240 <spiTransmit>
 800a394:	4603      	mov	r3, r0
 800a396:	75fb      	strb	r3, [r7, #23]
	if (status == HAL_OK) {
 800a398:	7dfb      	ldrb	r3, [r7, #23]
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d108      	bne.n	800a3b0 <MB85RS256B_Read+0x7e>
		status = spiReceive(dev, data, (uint16_t)len);
 800a39e:	683b      	ldr	r3, [r7, #0]
 800a3a0:	b29b      	uxth	r3, r3
 800a3a2:	461a      	mov	r2, r3
 800a3a4:	6879      	ldr	r1, [r7, #4]
 800a3a6:	68f8      	ldr	r0, [r7, #12]
 800a3a8:	f7ff ff5d 	bl	800a266 <spiReceive>
 800a3ac:	4603      	mov	r3, r0
 800a3ae:	75fb      	strb	r3, [r7, #23]
	}

	csHigh(dev);
 800a3b0:	68f8      	ldr	r0, [r7, #12]
 800a3b2:	f7ff ff35 	bl	800a220 <csHigh>
	return status;
 800a3b6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	3718      	adds	r7, #24
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	bd80      	pop	{r7, pc}

0800a3c0 <MB85RS256B_Write>:

HAL_StatusTypeDef MB85RS256B_Write(MB85RS256B_t *dev, uint16_t addr, const uint8_t *data, size_t len) {
 800a3c0:	b580      	push	{r7, lr}
 800a3c2:	b086      	sub	sp, #24
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	60f8      	str	r0, [r7, #12]
 800a3c8:	607a      	str	r2, [r7, #4]
 800a3ca:	603b      	str	r3, [r7, #0]
 800a3cc:	460b      	mov	r3, r1
 800a3ce:	817b      	strh	r3, [r7, #10]
	if (!dev || !data) return HAL_ERROR;
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d002      	beq.n	800a3dc <MB85RS256B_Write+0x1c>
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d101      	bne.n	800a3e0 <MB85RS256B_Write+0x20>
 800a3dc:	2301      	movs	r3, #1
 800a3de:	e03f      	b.n	800a460 <MB85RS256B_Write+0xa0>
	if (len == 0) return HAL_OK;
 800a3e0:	683b      	ldr	r3, [r7, #0]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d101      	bne.n	800a3ea <MB85RS256B_Write+0x2a>
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	e03a      	b.n	800a460 <MB85RS256B_Write+0xa0>

	// Rango dentro de la FRAM
	if ((uint32_t)addr + (uint32_t)len > MB85RS256B_SIZE) return HAL_ERROR;
 800a3ea:	897a      	ldrh	r2, [r7, #10]
 800a3ec:	683b      	ldr	r3, [r7, #0]
 800a3ee:	4413      	add	r3, r2
 800a3f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a3f4:	d901      	bls.n	800a3fa <MB85RS256B_Write+0x3a>
 800a3f6:	2301      	movs	r3, #1
 800a3f8:	e032      	b.n	800a460 <MB85RS256B_Write+0xa0>

	HAL_StatusTypeDef status = writeEnable(dev);
 800a3fa:	68f8      	ldr	r0, [r7, #12]
 800a3fc:	f7ff ff46 	bl	800a28c <writeEnable>
 800a400:	4603      	mov	r3, r0
 800a402:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) return status;
 800a404:	7dfb      	ldrb	r3, [r7, #23]
 800a406:	2b00      	cmp	r3, #0
 800a408:	d001      	beq.n	800a40e <MB85RS256B_Write+0x4e>
 800a40a:	7dfb      	ldrb	r3, [r7, #23]
 800a40c:	e028      	b.n	800a460 <MB85RS256B_Write+0xa0>

	uint8_t hdr[3];
	hdr[0] = MB85RS256B_CMD_WRITE;
 800a40e:	2302      	movs	r3, #2
 800a410:	753b      	strb	r3, [r7, #20]
	hdr[1] = (uint8_t)(addr >> 8);
 800a412:	897b      	ldrh	r3, [r7, #10]
 800a414:	0a1b      	lsrs	r3, r3, #8
 800a416:	b29b      	uxth	r3, r3
 800a418:	b2db      	uxtb	r3, r3
 800a41a:	757b      	strb	r3, [r7, #21]
	hdr[2] = (uint8_t)(addr & 0xFF);
 800a41c:	897b      	ldrh	r3, [r7, #10]
 800a41e:	b2db      	uxtb	r3, r3
 800a420:	75bb      	strb	r3, [r7, #22]

	csLow(dev);
 800a422:	68f8      	ldr	r0, [r7, #12]
 800a424:	f7ff feec 	bl	800a200 <csLow>

	status = spiTransmit(dev, hdr, sizeof(hdr));
 800a428:	f107 0314 	add.w	r3, r7, #20
 800a42c:	2203      	movs	r2, #3
 800a42e:	4619      	mov	r1, r3
 800a430:	68f8      	ldr	r0, [r7, #12]
 800a432:	f7ff ff05 	bl	800a240 <spiTransmit>
 800a436:	4603      	mov	r3, r0
 800a438:	75fb      	strb	r3, [r7, #23]
	if (status == HAL_OK) {
 800a43a:	7dfb      	ldrb	r3, [r7, #23]
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d108      	bne.n	800a452 <MB85RS256B_Write+0x92>
		status = spiTransmit(dev, data, (uint16_t)len);
 800a440:	683b      	ldr	r3, [r7, #0]
 800a442:	b29b      	uxth	r3, r3
 800a444:	461a      	mov	r2, r3
 800a446:	6879      	ldr	r1, [r7, #4]
 800a448:	68f8      	ldr	r0, [r7, #12]
 800a44a:	f7ff fef9 	bl	800a240 <spiTransmit>
 800a44e:	4603      	mov	r3, r0
 800a450:	75fb      	strb	r3, [r7, #23]
	}

	csHigh(dev);
 800a452:	68f8      	ldr	r0, [r7, #12]
 800a454:	f7ff fee4 	bl	800a220 <csHigh>

	writeDisable(dev);
 800a458:	68f8      	ldr	r0, [r7, #12]
 800a45a:	f7ff ff31 	bl	800a2c0 <writeDisable>

	return status;
 800a45e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a460:	4618      	mov	r0, r3
 800a462:	3718      	adds	r7, #24
 800a464:	46bd      	mov	sp, r7
 800a466:	bd80      	pop	{r7, pc}

0800a468 <crc16_ccitt_false>:
 *      Author: pzaragoza
 */

#include "fram.h"

static uint16_t crc16_ccitt_false(const uint8_t *data, size_t len) {
 800a468:	b480      	push	{r7}
 800a46a:	b087      	sub	sp, #28
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	6078      	str	r0, [r7, #4]
 800a470:	6039      	str	r1, [r7, #0]
    uint16_t crc = 0xFFFF;
 800a472:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a476:	82fb      	strh	r3, [r7, #22]
    for (size_t i = 0; i < len; i++) {
 800a478:	2300      	movs	r3, #0
 800a47a:	613b      	str	r3, [r7, #16]
 800a47c:	e02a      	b.n	800a4d4 <crc16_ccitt_false+0x6c>
        crc ^= (uint16_t)data[i] << 8;
 800a47e:	687a      	ldr	r2, [r7, #4]
 800a480:	693b      	ldr	r3, [r7, #16]
 800a482:	4413      	add	r3, r2
 800a484:	781b      	ldrb	r3, [r3, #0]
 800a486:	b21b      	sxth	r3, r3
 800a488:	021b      	lsls	r3, r3, #8
 800a48a:	b21a      	sxth	r2, r3
 800a48c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800a490:	4053      	eors	r3, r2
 800a492:	b21b      	sxth	r3, r3
 800a494:	82fb      	strh	r3, [r7, #22]
        for (int b = 0; b < 8; b++) {
 800a496:	2300      	movs	r3, #0
 800a498:	60fb      	str	r3, [r7, #12]
 800a49a:	e015      	b.n	800a4c8 <crc16_ccitt_false+0x60>
            crc = (crc & 0x8000) ? (uint16_t)((crc << 1) ^ 0x1021) : (uint16_t)(crc << 1);
 800a49c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	da0a      	bge.n	800a4ba <crc16_ccitt_false+0x52>
 800a4a4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800a4a8:	005b      	lsls	r3, r3, #1
 800a4aa:	b21b      	sxth	r3, r3
 800a4ac:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 800a4b0:	f083 0301 	eor.w	r3, r3, #1
 800a4b4:	b21b      	sxth	r3, r3
 800a4b6:	b29b      	uxth	r3, r3
 800a4b8:	e002      	b.n	800a4c0 <crc16_ccitt_false+0x58>
 800a4ba:	8afb      	ldrh	r3, [r7, #22]
 800a4bc:	005b      	lsls	r3, r3, #1
 800a4be:	b29b      	uxth	r3, r3
 800a4c0:	82fb      	strh	r3, [r7, #22]
        for (int b = 0; b < 8; b++) {
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	3301      	adds	r3, #1
 800a4c6:	60fb      	str	r3, [r7, #12]
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	2b07      	cmp	r3, #7
 800a4cc:	dde6      	ble.n	800a49c <crc16_ccitt_false+0x34>
    for (size_t i = 0; i < len; i++) {
 800a4ce:	693b      	ldr	r3, [r7, #16]
 800a4d0:	3301      	adds	r3, #1
 800a4d2:	613b      	str	r3, [r7, #16]
 800a4d4:	693a      	ldr	r2, [r7, #16]
 800a4d6:	683b      	ldr	r3, [r7, #0]
 800a4d8:	429a      	cmp	r2, r3
 800a4da:	d3d0      	bcc.n	800a47e <crc16_ccitt_false+0x16>
        }
    }
    return crc;
 800a4dc:	8afb      	ldrh	r3, [r7, #22]
}
 800a4de:	4618      	mov	r0, r3
 800a4e0:	371c      	adds	r7, #28
 800a4e2:	46bd      	mov	sp, r7
 800a4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e8:	4770      	bx	lr

0800a4ea <metaIsValid>:

static uint8_t metaIsValid(MetaFrame_t *meta) {
 800a4ea:	b590      	push	{r4, r7, lr}
 800a4ec:	b083      	sub	sp, #12
 800a4ee:	af00      	add	r7, sp, #0
 800a4f0:	6078      	str	r0, [r7, #4]
    if (meta->commit != FRAM_META_COMMIT_VALUE) return 0;
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	79db      	ldrb	r3, [r3, #7]
 800a4f6:	2ba5      	cmp	r3, #165	@ 0xa5
 800a4f8:	d001      	beq.n	800a4fe <metaIsValid+0x14>
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	e01a      	b.n	800a534 <metaIsValid+0x4a>
    if (meta->write_idx >= FRAM_DATA_SLOTS) return 0;
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	881b      	ldrh	r3, [r3, #0]
 800a502:	f240 32fe 	movw	r2, #1022	@ 0x3fe
 800a506:	4293      	cmp	r3, r2
 800a508:	d901      	bls.n	800a50e <metaIsValid+0x24>
 800a50a:	2300      	movs	r3, #0
 800a50c:	e012      	b.n	800a534 <metaIsValid+0x4a>
    if (meta->count > FRAM_DATA_SLOTS) return 0;
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	885b      	ldrh	r3, [r3, #2]
 800a512:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a516:	d301      	bcc.n	800a51c <metaIsValid+0x32>
 800a518:	2300      	movs	r3, #0
 800a51a:	e00b      	b.n	800a534 <metaIsValid+0x4a>

    return (meta->crc == crc16_ccitt_false((const uint8_t *)meta, offsetof(MetaFrame_t, crc)));
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	889c      	ldrh	r4, [r3, #4]
 800a520:	2104      	movs	r1, #4
 800a522:	6878      	ldr	r0, [r7, #4]
 800a524:	f7ff ffa0 	bl	800a468 <crc16_ccitt_false>
 800a528:	4603      	mov	r3, r0
 800a52a:	429c      	cmp	r4, r3
 800a52c:	bf0c      	ite	eq
 800a52e:	2301      	moveq	r3, #1
 800a530:	2300      	movne	r3, #0
 800a532:	b2db      	uxtb	r3, r3
}
 800a534:	4618      	mov	r0, r3
 800a536:	370c      	adds	r7, #12
 800a538:	46bd      	mov	sp, r7
 800a53a:	bd90      	pop	{r4, r7, pc}

0800a53c <frameIsValid>:

static uint8_t frameIsValid(const DataFrame_t *frame) {
 800a53c:	b590      	push	{r4, r7, lr}
 800a53e:	b083      	sub	sp, #12
 800a540:	af00      	add	r7, sp, #0
 800a542:	6078      	str	r0, [r7, #4]
    if (frame->commit != FRAM_FRAME_COMMIT_VALUE) return 0;
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	7e9b      	ldrb	r3, [r3, #26]
 800a548:	2b3c      	cmp	r3, #60	@ 0x3c
 800a54a:	d001      	beq.n	800a550 <frameIsValid+0x14>
 800a54c:	2300      	movs	r3, #0
 800a54e:	e00b      	b.n	800a568 <frameIsValid+0x2c>

    return (frame->crc == crc16_ccitt_false((const uint8_t*)frame, offsetof(DataFrame_t, crc)));
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	8b1c      	ldrh	r4, [r3, #24]
 800a554:	2118      	movs	r1, #24
 800a556:	6878      	ldr	r0, [r7, #4]
 800a558:	f7ff ff86 	bl	800a468 <crc16_ccitt_false>
 800a55c:	4603      	mov	r3, r0
 800a55e:	429c      	cmp	r4, r3
 800a560:	bf0c      	ite	eq
 800a562:	2301      	moveq	r3, #1
 800a564:	2300      	movne	r3, #0
 800a566:	b2db      	uxtb	r3, r3
}
 800a568:	4618      	mov	r0, r3
 800a56a:	370c      	adds	r7, #12
 800a56c:	46bd      	mov	sp, r7
 800a56e:	bd90      	pop	{r4, r7, pc}

0800a570 <seqIsNewer>:

static inline uint8_t seqIsNewer(uint8_t a, uint8_t b) {
 800a570:	b480      	push	{r7}
 800a572:	b083      	sub	sp, #12
 800a574:	af00      	add	r7, sp, #0
 800a576:	4603      	mov	r3, r0
 800a578:	460a      	mov	r2, r1
 800a57a:	71fb      	strb	r3, [r7, #7]
 800a57c:	4613      	mov	r3, r2
 800a57e:	71bb      	strb	r3, [r7, #6]
	return (uint8_t)((uint8_t)(a - b) < 128);
 800a580:	79fa      	ldrb	r2, [r7, #7]
 800a582:	79bb      	ldrb	r3, [r7, #6]
 800a584:	1ad3      	subs	r3, r2, r3
 800a586:	b2db      	uxtb	r3, r3
 800a588:	b25b      	sxtb	r3, r3
 800a58a:	43db      	mvns	r3, r3
 800a58c:	b2db      	uxtb	r3, r3
 800a58e:	09db      	lsrs	r3, r3, #7
 800a590:	b2db      	uxtb	r3, r3
}
 800a592:	4618      	mov	r0, r3
 800a594:	370c      	adds	r7, #12
 800a596:	46bd      	mov	sp, r7
 800a598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59c:	4770      	bx	lr

0800a59e <metaClear>:

static HAL_StatusTypeDef metaClear(MB85RS256B_t *fram, uint16_t addr) {
 800a59e:	b580      	push	{r7, lr}
 800a5a0:	b084      	sub	sp, #16
 800a5a2:	af00      	add	r7, sp, #0
 800a5a4:	6078      	str	r0, [r7, #4]
 800a5a6:	460b      	mov	r3, r1
 800a5a8:	807b      	strh	r3, [r7, #2]
    MetaFrame_t meta = {0};
 800a5aa:	f107 0308 	add.w	r3, r7, #8
 800a5ae:	2200      	movs	r2, #0
 800a5b0:	601a      	str	r2, [r3, #0]
 800a5b2:	605a      	str	r2, [r3, #4]

    return MB85RS256B_Write(fram, addr, (const uint8_t*)&meta, sizeof(meta));
 800a5b4:	f107 0208 	add.w	r2, r7, #8
 800a5b8:	8879      	ldrh	r1, [r7, #2]
 800a5ba:	2308      	movs	r3, #8
 800a5bc:	6878      	ldr	r0, [r7, #4]
 800a5be:	f7ff feff 	bl	800a3c0 <MB85RS256B_Write>
 800a5c2:	4603      	mov	r3, r0
}
 800a5c4:	4618      	mov	r0, r3
 800a5c6:	3710      	adds	r7, #16
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	bd80      	pop	{r7, pc}

0800a5cc <metaWriteSafe>:

static HAL_StatusTypeDef metaWriteSafe(MB85RS256B_t *fram, uint16_t addr, MetaFrame_t *meta) {
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	b086      	sub	sp, #24
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	60f8      	str	r0, [r7, #12]
 800a5d4:	460b      	mov	r3, r1
 800a5d6:	607a      	str	r2, [r7, #4]
 800a5d8:	817b      	strh	r3, [r7, #10]
	meta->commit = 0;
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	2200      	movs	r2, #0
 800a5de:	71da      	strb	r2, [r3, #7]
	meta->crc = crc16_ccitt_false((const uint8_t*)meta, offsetof(MetaFrame_t, crc));
 800a5e0:	2104      	movs	r1, #4
 800a5e2:	6878      	ldr	r0, [r7, #4]
 800a5e4:	f7ff ff40 	bl	800a468 <crc16_ccitt_false>
 800a5e8:	4603      	mov	r3, r0
 800a5ea:	461a      	mov	r2, r3
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	809a      	strh	r2, [r3, #4]

    HAL_StatusTypeDef status = MB85RS256B_Write(fram, addr, (const uint8_t*)meta, sizeof(*meta));
 800a5f0:	8979      	ldrh	r1, [r7, #10]
 800a5f2:	2308      	movs	r3, #8
 800a5f4:	687a      	ldr	r2, [r7, #4]
 800a5f6:	68f8      	ldr	r0, [r7, #12]
 800a5f8:	f7ff fee2 	bl	800a3c0 <MB85RS256B_Write>
 800a5fc:	4603      	mov	r3, r0
 800a5fe:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) return status;
 800a600:	7dfb      	ldrb	r3, [r7, #23]
 800a602:	2b00      	cmp	r3, #0
 800a604:	d001      	beq.n	800a60a <metaWriteSafe+0x3e>
 800a606:	7dfb      	ldrb	r3, [r7, #23]
 800a608:	e00b      	b.n	800a622 <metaWriteSafe+0x56>

    uint8_t c = FRAM_META_COMMIT_VALUE;
 800a60a:	23a5      	movs	r3, #165	@ 0xa5
 800a60c:	75bb      	strb	r3, [r7, #22]
    return MB85RS256B_Write(fram, (uint16_t)(addr + offsetof(MetaFrame_t, commit)), &c, 1);
 800a60e:	897b      	ldrh	r3, [r7, #10]
 800a610:	3307      	adds	r3, #7
 800a612:	b299      	uxth	r1, r3
 800a614:	f107 0216 	add.w	r2, r7, #22
 800a618:	2301      	movs	r3, #1
 800a61a:	68f8      	ldr	r0, [r7, #12]
 800a61c:	f7ff fed0 	bl	800a3c0 <MB85RS256B_Write>
 800a620:	4603      	mov	r3, r0
}
 800a622:	4618      	mov	r0, r3
 800a624:	3718      	adds	r7, #24
 800a626:	46bd      	mov	sp, r7
 800a628:	bd80      	pop	{r7, pc}

0800a62a <dataWriteSafe>:

static HAL_StatusTypeDef dataWriteSafe(MB85RS256B_t *fram, uint16_t addr, DataSample_t *data) {
 800a62a:	b5b0      	push	{r4, r5, r7, lr}
 800a62c:	b08e      	sub	sp, #56	@ 0x38
 800a62e:	af00      	add	r7, sp, #0
 800a630:	60f8      	str	r0, [r7, #12]
 800a632:	460b      	mov	r3, r1
 800a634:	607a      	str	r2, [r7, #4]
 800a636:	817b      	strh	r3, [r7, #10]
	DataFrame_t frame = {0};
 800a638:	f107 0314 	add.w	r3, r7, #20
 800a63c:	2220      	movs	r2, #32
 800a63e:	2100      	movs	r1, #0
 800a640:	4618      	mov	r0, r3
 800a642:	f001 fe81 	bl	800c348 <memset>
	frame.data = *data;
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	f107 0414 	add.w	r4, r7, #20
 800a64c:	461d      	mov	r5, r3
 800a64e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a650:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a652:	e895 0003 	ldmia.w	r5, {r0, r1}
 800a656:	e884 0003 	stmia.w	r4, {r0, r1}
	frame.commit = 0;
 800a65a:	2300      	movs	r3, #0
 800a65c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

	frame.crc = crc16_ccitt_false((const uint8_t*)&frame, offsetof(DataFrame_t, crc));
 800a660:	f107 0314 	add.w	r3, r7, #20
 800a664:	2118      	movs	r1, #24
 800a666:	4618      	mov	r0, r3
 800a668:	f7ff fefe 	bl	800a468 <crc16_ccitt_false>
 800a66c:	4603      	mov	r3, r0
 800a66e:	85bb      	strh	r3, [r7, #44]	@ 0x2c

	HAL_StatusTypeDef status = MB85RS256B_Write(fram, addr, (const uint8_t*)&frame, sizeof(frame));
 800a670:	f107 0214 	add.w	r2, r7, #20
 800a674:	8979      	ldrh	r1, [r7, #10]
 800a676:	2320      	movs	r3, #32
 800a678:	68f8      	ldr	r0, [r7, #12]
 800a67a:	f7ff fea1 	bl	800a3c0 <MB85RS256B_Write>
 800a67e:	4603      	mov	r3, r0
 800a680:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (status != HAL_OK) return status;
 800a684:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d002      	beq.n	800a692 <dataWriteSafe+0x68>
 800a68c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a690:	e00b      	b.n	800a6aa <dataWriteSafe+0x80>

	uint8_t c = FRAM_FRAME_COMMIT_VALUE;
 800a692:	233c      	movs	r3, #60	@ 0x3c
 800a694:	74fb      	strb	r3, [r7, #19]
	return MB85RS256B_Write(fram, (uint16_t)(addr + offsetof(DataFrame_t, commit)), &c, 1);
 800a696:	897b      	ldrh	r3, [r7, #10]
 800a698:	331a      	adds	r3, #26
 800a69a:	b299      	uxth	r1, r3
 800a69c:	f107 0213 	add.w	r2, r7, #19
 800a6a0:	2301      	movs	r3, #1
 800a6a2:	68f8      	ldr	r0, [r7, #12]
 800a6a4:	f7ff fe8c 	bl	800a3c0 <MB85RS256B_Write>
 800a6a8:	4603      	mov	r3, r0
}
 800a6aa:	4618      	mov	r0, r3
 800a6ac:	3738      	adds	r7, #56	@ 0x38
 800a6ae:	46bd      	mov	sp, r7
 800a6b0:	bdb0      	pop	{r4, r5, r7, pc}

0800a6b2 <dataSlotAddr>:

static inline uint16_t dataSlotAddr(uint16_t slot_idx) {
 800a6b2:	b480      	push	{r7}
 800a6b4:	b083      	sub	sp, #12
 800a6b6:	af00      	add	r7, sp, #0
 800a6b8:	4603      	mov	r3, r0
 800a6ba:	80fb      	strh	r3, [r7, #6]
    return (uint16_t)(FRAM_DATA_START + slot_idx * FRAM_SLOT_SIZE);
 800a6bc:	88fb      	ldrh	r3, [r7, #6]
 800a6be:	3301      	adds	r3, #1
 800a6c0:	b29b      	uxth	r3, r3
 800a6c2:	015b      	lsls	r3, r3, #5
 800a6c4:	b29b      	uxth	r3, r3
}
 800a6c6:	4618      	mov	r0, r3
 800a6c8:	370c      	adds	r7, #12
 800a6ca:	46bd      	mov	sp, r7
 800a6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d0:	4770      	bx	lr
	...

0800a6d4 <FRAM_SelfTest>:

HAL_StatusTypeDef FRAM_SelfTest(MB85RS256B_t *fram) {
 800a6d4:	b580      	push	{r7, lr}
 800a6d6:	b088      	sub	sp, #32
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	6078      	str	r0, [r7, #4]
    uint8_t w[8] = { 0x5A, 0xA5, 0xC3, 0x3C, 0x00, 0xFF, 0x12, 0x34 };
 800a6dc:	4a1a      	ldr	r2, [pc, #104]	@ (800a748 <FRAM_SelfTest+0x74>)
 800a6de:	f107 0314 	add.w	r3, r7, #20
 800a6e2:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a6e6:	e883 0003 	stmia.w	r3, {r0, r1}
    uint8_t r[8];

    HAL_StatusTypeDef status;

    status = MB85RS256B_Write(fram, FRAM_TEST_START, w, 8);
 800a6ea:	f107 0214 	add.w	r2, r7, #20
 800a6ee:	2308      	movs	r3, #8
 800a6f0:	2108      	movs	r1, #8
 800a6f2:	6878      	ldr	r0, [r7, #4]
 800a6f4:	f7ff fe64 	bl	800a3c0 <MB85RS256B_Write>
 800a6f8:	4603      	mov	r3, r0
 800a6fa:	77fb      	strb	r3, [r7, #31]
    if (status != HAL_OK) return status;
 800a6fc:	7ffb      	ldrb	r3, [r7, #31]
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d001      	beq.n	800a706 <FRAM_SelfTest+0x32>
 800a702:	7ffb      	ldrb	r3, [r7, #31]
 800a704:	e01b      	b.n	800a73e <FRAM_SelfTest+0x6a>

    status = MB85RS256B_Read(fram, FRAM_TEST_START, r, 8);
 800a706:	f107 020c 	add.w	r2, r7, #12
 800a70a:	2308      	movs	r3, #8
 800a70c:	2108      	movs	r1, #8
 800a70e:	6878      	ldr	r0, [r7, #4]
 800a710:	f7ff fe0f 	bl	800a332 <MB85RS256B_Read>
 800a714:	4603      	mov	r3, r0
 800a716:	77fb      	strb	r3, [r7, #31]
    if (status != HAL_OK) return status;
 800a718:	7ffb      	ldrb	r3, [r7, #31]
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d001      	beq.n	800a722 <FRAM_SelfTest+0x4e>
 800a71e:	7ffb      	ldrb	r3, [r7, #31]
 800a720:	e00d      	b.n	800a73e <FRAM_SelfTest+0x6a>

    if (memcmp(w, r, 8) != 0) return HAL_ERROR;
 800a722:	f107 010c 	add.w	r1, r7, #12
 800a726:	f107 0314 	add.w	r3, r7, #20
 800a72a:	2208      	movs	r2, #8
 800a72c:	4618      	mov	r0, r3
 800a72e:	f001 fdfb 	bl	800c328 <memcmp>
 800a732:	4603      	mov	r3, r0
 800a734:	2b00      	cmp	r3, #0
 800a736:	d001      	beq.n	800a73c <FRAM_SelfTest+0x68>
 800a738:	2301      	movs	r3, #1
 800a73a:	e000      	b.n	800a73e <FRAM_SelfTest+0x6a>

    return HAL_OK;
 800a73c:	2300      	movs	r3, #0
}
 800a73e:	4618      	mov	r0, r3
 800a740:	3720      	adds	r7, #32
 800a742:	46bd      	mov	sp, r7
 800a744:	bd80      	pop	{r7, pc}
 800a746:	bf00      	nop
 800a748:	0800e750 	.word	0x0800e750

0800a74c <FRAM_Init>:


HAL_StatusTypeDef FRAM_Init(FramRing_t *mem) {
 800a74c:	b580      	push	{r7, lr}
 800a74e:	b08c      	sub	sp, #48	@ 0x30
 800a750:	af00      	add	r7, sp, #0
 800a752:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status;

	// Inicializar FRAM
	status = MB85RS256B_Init(mem->fram);
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	4618      	mov	r0, r3
 800a75a:	f7ff fdcb 	bl	800a2f4 <MB85RS256B_Init>
 800a75e:	4603      	mov	r3, r0
 800a760:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (status != HAL_OK) return status;
 800a764:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d002      	beq.n	800a772 <FRAM_Init+0x26>
 800a76c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a770:	e0bc      	b.n	800a8ec <FRAM_Init+0x1a0>

	status = FRAM_SelfTest(mem->fram);
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	4618      	mov	r0, r3
 800a778:	f7ff ffac 	bl	800a6d4 <FRAM_SelfTest>
 800a77c:	4603      	mov	r3, r0
 800a77e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (status != HAL_OK) return status;
 800a782:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a786:	2b00      	cmp	r3, #0
 800a788:	d002      	beq.n	800a790 <FRAM_Init+0x44>
 800a78a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a78e:	e0ad      	b.n	800a8ec <FRAM_Init+0x1a0>

	MetaFrame_t metaA, metaB, best;

	// Leer ambas cabeceras meta
	status = MB85RS256B_Read(mem->fram, FRAM_META_A_START, (uint8_t *)&metaA, sizeof(metaA));
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	6818      	ldr	r0, [r3, #0]
 800a794:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800a798:	2308      	movs	r3, #8
 800a79a:	2110      	movs	r1, #16
 800a79c:	f7ff fdc9 	bl	800a332 <MB85RS256B_Read>
 800a7a0:	4603      	mov	r3, r0
 800a7a2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (status != HAL_OK) return status;
 800a7a6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d002      	beq.n	800a7b4 <FRAM_Init+0x68>
 800a7ae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a7b2:	e09b      	b.n	800a8ec <FRAM_Init+0x1a0>
	status = MB85RS256B_Read(mem->fram, FRAM_META_B_START, (uint8_t *)&metaB, sizeof(metaB));
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	6818      	ldr	r0, [r3, #0]
 800a7b8:	f107 021c 	add.w	r2, r7, #28
 800a7bc:	2308      	movs	r3, #8
 800a7be:	2118      	movs	r1, #24
 800a7c0:	f7ff fdb7 	bl	800a332 <MB85RS256B_Read>
 800a7c4:	4603      	mov	r3, r0
 800a7c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (status != HAL_OK) return status;
 800a7ca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d002      	beq.n	800a7d8 <FRAM_Init+0x8c>
 800a7d2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a7d6:	e089      	b.n	800a8ec <FRAM_Init+0x1a0>

	uint8_t validA = metaIsValid(&metaA);
 800a7d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a7dc:	4618      	mov	r0, r3
 800a7de:	f7ff fe84 	bl	800a4ea <metaIsValid>
 800a7e2:	4603      	mov	r3, r0
 800a7e4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
	uint8_t validB = metaIsValid(&metaB);
 800a7e8:	f107 031c 	add.w	r3, r7, #28
 800a7ec:	4618      	mov	r0, r3
 800a7ee:	f7ff fe7c 	bl	800a4ea <metaIsValid>
 800a7f2:	4603      	mov	r3, r0
 800a7f4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

	// Meta A y Meta B validas: se guarda la ms nueva
	if (validA && validB) {
 800a7f8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d020      	beq.n	800a842 <FRAM_Init+0xf6>
 800a800:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800a804:	2b00      	cmp	r3, #0
 800a806:	d01c      	beq.n	800a842 <FRAM_Init+0xf6>
		best = (seqIsNewer(metaA.seq, metaB.seq)) ? metaA : metaB;
 800a808:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a80c:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800a810:	4611      	mov	r1, r2
 800a812:	4618      	mov	r0, r3
 800a814:	f7ff feac 	bl	800a570 <seqIsNewer>
 800a818:	4603      	mov	r3, r0
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d008      	beq.n	800a830 <FRAM_Init+0xe4>
 800a81e:	f107 0314 	add.w	r3, r7, #20
 800a822:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800a826:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a82a:	e883 0003 	stmia.w	r3, {r0, r1}
 800a82e:	e053      	b.n	800a8d8 <FRAM_Init+0x18c>
 800a830:	f107 0314 	add.w	r3, r7, #20
 800a834:	f107 021c 	add.w	r2, r7, #28
 800a838:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a83c:	e883 0003 	stmia.w	r3, {r0, r1}
 800a840:	e04a      	b.n	800a8d8 <FRAM_Init+0x18c>
		//printf("Both meta valid\r\n");
	}
	// Meta A o Meta B validas: se guarda la valida
	else if (validA || validB) {
 800a842:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a846:	2b00      	cmp	r3, #0
 800a848:	d103      	bne.n	800a852 <FRAM_Init+0x106>
 800a84a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d015      	beq.n	800a87e <FRAM_Init+0x132>
		best = (validA) ? metaA : metaB;
 800a852:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a856:	2b00      	cmp	r3, #0
 800a858:	d008      	beq.n	800a86c <FRAM_Init+0x120>
 800a85a:	f107 0314 	add.w	r3, r7, #20
 800a85e:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800a862:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a866:	e883 0003 	stmia.w	r3, {r0, r1}
 800a86a:	e035      	b.n	800a8d8 <FRAM_Init+0x18c>
 800a86c:	f107 0314 	add.w	r3, r7, #20
 800a870:	f107 021c 	add.w	r2, r7, #28
 800a874:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a878:	e883 0003 	stmia.w	r3, {r0, r1}
 800a87c:	e02c      	b.n	800a8d8 <FRAM_Init+0x18c>
	}
	// Meta A y Meta B invalidas: se inicializa
	else {
		//printf("None meta valid\r\n");

		best = (MetaFrame_t){0};
 800a87e:	f107 0314 	add.w	r3, r7, #20
 800a882:	2200      	movs	r2, #0
 800a884:	601a      	str	r2, [r3, #0]
 800a886:	605a      	str	r2, [r3, #4]
		best.write_idx = 0;
 800a888:	2300      	movs	r3, #0
 800a88a:	82bb      	strh	r3, [r7, #20]
		best.count = 0;
 800a88c:	2300      	movs	r3, #0
 800a88e:	82fb      	strh	r3, [r7, #22]
		best.seq = 0;
 800a890:	2300      	movs	r3, #0
 800a892:	76bb      	strb	r3, [r7, #26]

		status = metaWriteSafe(mem->fram, FRAM_META_A_START, &best);
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	f107 0214 	add.w	r2, r7, #20
 800a89c:	2110      	movs	r1, #16
 800a89e:	4618      	mov	r0, r3
 800a8a0:	f7ff fe94 	bl	800a5cc <metaWriteSafe>
 800a8a4:	4603      	mov	r3, r0
 800a8a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (status != HAL_OK) return status;
 800a8aa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d002      	beq.n	800a8b8 <FRAM_Init+0x16c>
 800a8b2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a8b6:	e019      	b.n	800a8ec <FRAM_Init+0x1a0>

		status = metaClear(mem->fram, FRAM_META_B_START);
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	2118      	movs	r1, #24
 800a8be:	4618      	mov	r0, r3
 800a8c0:	f7ff fe6d 	bl	800a59e <metaClear>
 800a8c4:	4603      	mov	r3, r0
 800a8c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (status != HAL_OK) return status;
 800a8ca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d002      	beq.n	800a8d8 <FRAM_Init+0x18c>
 800a8d2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a8d6:	e009      	b.n	800a8ec <FRAM_Init+0x1a0>
	}

	// Guardar contexto
	mem->write_idx = best.write_idx;
 800a8d8:	8aba      	ldrh	r2, [r7, #20]
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	809a      	strh	r2, [r3, #4]
	mem->count = best.count;
 800a8de:	8afa      	ldrh	r2, [r7, #22]
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	80da      	strh	r2, [r3, #6]
	mem->seq = best.seq;
 800a8e4:	7eba      	ldrb	r2, [r7, #26]
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	721a      	strb	r2, [r3, #8]

	return HAL_OK;
 800a8ea:	2300      	movs	r3, #0
}
 800a8ec:	4618      	mov	r0, r3
 800a8ee:	3730      	adds	r7, #48	@ 0x30
 800a8f0:	46bd      	mov	sp, r7
 800a8f2:	bd80      	pop	{r7, pc}

0800a8f4 <FRAM_SaveData>:

HAL_StatusTypeDef FRAM_SaveData(FramRing_t *mem, DataSample_t *data) {
 800a8f4:	b580      	push	{r7, lr}
 800a8f6:	b086      	sub	sp, #24
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]
 800a8fc:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef status;

	uint16_t addr = dataSlotAddr(mem->write_idx);
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	889b      	ldrh	r3, [r3, #4]
 800a902:	4618      	mov	r0, r3
 800a904:	f7ff fed5 	bl	800a6b2 <dataSlotAddr>
 800a908:	4603      	mov	r3, r0
 800a90a:	82fb      	strh	r3, [r7, #22]
	//printf("Write Slot: %u (0x%04X)\r\n", mem->write_idx, addr);

	status = dataWriteSafe(mem->fram, addr, data);
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	8af9      	ldrh	r1, [r7, #22]
 800a912:	683a      	ldr	r2, [r7, #0]
 800a914:	4618      	mov	r0, r3
 800a916:	f7ff fe88 	bl	800a62a <dataWriteSafe>
 800a91a:	4603      	mov	r3, r0
 800a91c:	757b      	strb	r3, [r7, #21]
	if (status != HAL_OK) return status;
 800a91e:	7d7b      	ldrb	r3, [r7, #21]
 800a920:	2b00      	cmp	r3, #0
 800a922:	d001      	beq.n	800a928 <FRAM_SaveData+0x34>
 800a924:	7d7b      	ldrb	r3, [r7, #21]
 800a926:	e042      	b.n	800a9ae <FRAM_SaveData+0xba>

	mem->write_idx = (uint16_t)((mem->write_idx + 1) % FRAM_DATA_SLOTS);
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	889b      	ldrh	r3, [r3, #4]
 800a92c:	1c5a      	adds	r2, r3, #1
 800a92e:	4b22      	ldr	r3, [pc, #136]	@ (800a9b8 <FRAM_SaveData+0xc4>)
 800a930:	fb83 1302 	smull	r1, r3, r3, r2
 800a934:	4413      	add	r3, r2
 800a936:	1259      	asrs	r1, r3, #9
 800a938:	17d3      	asrs	r3, r2, #31
 800a93a:	1ac9      	subs	r1, r1, r3
 800a93c:	460b      	mov	r3, r1
 800a93e:	029b      	lsls	r3, r3, #10
 800a940:	1a5b      	subs	r3, r3, r1
 800a942:	1ad1      	subs	r1, r2, r3
 800a944:	b28a      	uxth	r2, r1
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	809a      	strh	r2, [r3, #4]
	mem->count = (mem->count < FRAM_DATA_SLOTS) ? mem->count + 1 : FRAM_DATA_SLOTS;
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	88db      	ldrh	r3, [r3, #6]
 800a94e:	f240 32fe 	movw	r2, #1022	@ 0x3fe
 800a952:	4293      	cmp	r3, r2
 800a954:	bf28      	it	cs
 800a956:	4613      	movcs	r3, r2
 800a958:	b29b      	uxth	r3, r3
 800a95a:	3301      	adds	r3, #1
 800a95c:	b29a      	uxth	r2, r3
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	80da      	strh	r2, [r3, #6]

	//printf("Write Count: %u\r\n", mem->count);

	mem->seq++;
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	7a1b      	ldrb	r3, [r3, #8]
 800a966:	3301      	adds	r3, #1
 800a968:	b2da      	uxtb	r2, r3
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	721a      	strb	r2, [r3, #8]

	MetaFrame_t meta = {0};
 800a96e:	f107 0308 	add.w	r3, r7, #8
 800a972:	2200      	movs	r2, #0
 800a974:	601a      	str	r2, [r3, #0]
 800a976:	605a      	str	r2, [r3, #4]
	meta.write_idx = mem->write_idx;
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	889b      	ldrh	r3, [r3, #4]
 800a97c:	813b      	strh	r3, [r7, #8]
	meta.count = mem->count;
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	88db      	ldrh	r3, [r3, #6]
 800a982:	817b      	strh	r3, [r7, #10]
	meta.seq = mem->seq;
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	7a1b      	ldrb	r3, [r3, #8]
 800a988:	73bb      	strb	r3, [r7, #14]

	uint16_t meta_addr = (meta.seq & 1) ? FRAM_META_B_START : FRAM_META_A_START;
 800a98a:	7bbb      	ldrb	r3, [r7, #14]
 800a98c:	f003 0301 	and.w	r3, r3, #1
 800a990:	2b00      	cmp	r3, #0
 800a992:	d001      	beq.n	800a998 <FRAM_SaveData+0xa4>
 800a994:	2318      	movs	r3, #24
 800a996:	e000      	b.n	800a99a <FRAM_SaveData+0xa6>
 800a998:	2310      	movs	r3, #16
 800a99a:	827b      	strh	r3, [r7, #18]
	//printf("Write Meta %c\r\n", (meta_addr == FRAM_META_A_START) ? 'A':'B');
	return metaWriteSafe(mem->fram, meta_addr, &meta);
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	f107 0208 	add.w	r2, r7, #8
 800a9a4:	8a79      	ldrh	r1, [r7, #18]
 800a9a6:	4618      	mov	r0, r3
 800a9a8:	f7ff fe10 	bl	800a5cc <metaWriteSafe>
 800a9ac:	4603      	mov	r3, r0
}
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	3718      	adds	r7, #24
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	bd80      	pop	{r7, pc}
 800a9b6:	bf00      	nop
 800a9b8:	80200803 	.word	0x80200803

0800a9bc <FRAM_GetSlot>:

HAL_StatusTypeDef FRAM_GetSlot(FramRing_t *mem, uint16_t slot, DataSample_t *data, uint8_t *valid) {
 800a9bc:	b5b0      	push	{r4, r5, r7, lr}
 800a9be:	b08e      	sub	sp, #56	@ 0x38
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	60f8      	str	r0, [r7, #12]
 800a9c4:	607a      	str	r2, [r7, #4]
 800a9c6:	603b      	str	r3, [r7, #0]
 800a9c8:	460b      	mov	r3, r1
 800a9ca:	817b      	strh	r3, [r7, #10]
	HAL_StatusTypeDef status;

	uint16_t addr = dataSlotAddr(slot);
 800a9cc:	897b      	ldrh	r3, [r7, #10]
 800a9ce:	4618      	mov	r0, r3
 800a9d0:	f7ff fe6f 	bl	800a6b2 <dataSlotAddr>
 800a9d4:	4603      	mov	r3, r0
 800a9d6:	86fb      	strh	r3, [r7, #54]	@ 0x36
	//printf("Read Slot: %u (0x%04X)\r\n", slot, addr);

	DataFrame_t frame;
	status = MB85RS256B_Read(mem->fram, addr, (uint8_t *)&frame, sizeof(frame));
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	6818      	ldr	r0, [r3, #0]
 800a9dc:	f107 0214 	add.w	r2, r7, #20
 800a9e0:	8ef9      	ldrh	r1, [r7, #54]	@ 0x36
 800a9e2:	2320      	movs	r3, #32
 800a9e4:	f7ff fca5 	bl	800a332 <MB85RS256B_Read>
 800a9e8:	4603      	mov	r3, r0
 800a9ea:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
	if (status != HAL_OK) return status;
 800a9ee:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d002      	beq.n	800a9fc <FRAM_GetSlot+0x40>
 800a9f6:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800a9fa:	e013      	b.n	800aa24 <FRAM_GetSlot+0x68>

	*valid = frameIsValid(&frame);
 800a9fc:	f107 0314 	add.w	r3, r7, #20
 800aa00:	4618      	mov	r0, r3
 800aa02:	f7ff fd9b 	bl	800a53c <frameIsValid>
 800aa06:	4603      	mov	r3, r0
 800aa08:	461a      	mov	r2, r3
 800aa0a:	683b      	ldr	r3, [r7, #0]
 800aa0c:	701a      	strb	r2, [r3, #0]
	//printf("Read Valid: %u\r\n", *valid);

	*data = frame.data;
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	461d      	mov	r5, r3
 800aa12:	f107 0414 	add.w	r4, r7, #20
 800aa16:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800aa18:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800aa1a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800aa1e:	e885 0003 	stmia.w	r5, {r0, r1}
	return HAL_OK;
 800aa22:	2300      	movs	r3, #0
}
 800aa24:	4618      	mov	r0, r3
 800aa26:	3738      	adds	r7, #56	@ 0x38
 800aa28:	46bd      	mov	sp, r7
 800aa2a:	bdb0      	pop	{r4, r5, r7, pc}

0800aa2c <FRAM_Reset>:
	HAL_StatusTypeDef status = MB85RS256B_Write(mem->fram, FRAM_DEVICE_START, (uint8_t *)dev_info, sizeof(*dev_info));

	return status;
}

HAL_StatusTypeDef FRAM_Reset(FramRing_t *mem) {
 800aa2c:	b580      	push	{r7, lr}
 800aa2e:	b08e      	sub	sp, #56	@ 0x38
 800aa30:	af00      	add	r7, sp, #0
 800aa32:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status;

	const uint8_t chunk[32] = {0};
 800aa34:	f107 0310 	add.w	r3, r7, #16
 800aa38:	2220      	movs	r2, #32
 800aa3a:	2100      	movs	r1, #0
 800aa3c:	4618      	mov	r0, r3
 800aa3e:	f001 fc83 	bl	800c348 <memset>

	for (uint16_t slot = 0; slot < FRAM_DATA_SLOTS; ++slot) {
 800aa42:	2300      	movs	r3, #0
 800aa44:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800aa46:	e01a      	b.n	800aa7e <FRAM_Reset+0x52>
		uint16_t addr = dataSlotAddr(slot);
 800aa48:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	f7ff fe31 	bl	800a6b2 <dataSlotAddr>
 800aa50:	4603      	mov	r3, r0
 800aa52:	867b      	strh	r3, [r7, #50]	@ 0x32

		status = MB85RS256B_Write(mem->fram, addr, chunk, sizeof(chunk));
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	6818      	ldr	r0, [r3, #0]
 800aa58:	f107 0210 	add.w	r2, r7, #16
 800aa5c:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 800aa5e:	2320      	movs	r3, #32
 800aa60:	f7ff fcae 	bl	800a3c0 <MB85RS256B_Write>
 800aa64:	4603      	mov	r3, r0
 800aa66:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
		if (status != HAL_OK) return status;
 800aa6a:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d002      	beq.n	800aa78 <FRAM_Reset+0x4c>
 800aa72:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800aa76:	e03e      	b.n	800aaf6 <FRAM_Reset+0xca>
	for (uint16_t slot = 0; slot < FRAM_DATA_SLOTS; ++slot) {
 800aa78:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800aa7a:	3301      	adds	r3, #1
 800aa7c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800aa7e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800aa80:	f240 32fe 	movw	r2, #1022	@ 0x3fe
 800aa84:	4293      	cmp	r3, r2
 800aa86:	d9df      	bls.n	800aa48 <FRAM_Reset+0x1c>
	}

	MetaFrame_t meta = {0};
 800aa88:	f107 0308 	add.w	r3, r7, #8
 800aa8c:	2200      	movs	r2, #0
 800aa8e:	601a      	str	r2, [r3, #0]
 800aa90:	605a      	str	r2, [r3, #4]
	meta.write_idx = 0;
 800aa92:	2300      	movs	r3, #0
 800aa94:	813b      	strh	r3, [r7, #8]
	meta.count = 0;
 800aa96:	2300      	movs	r3, #0
 800aa98:	817b      	strh	r3, [r7, #10]
	meta.seq = 0;
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	73bb      	strb	r3, [r7, #14]

	status = metaWriteSafe(mem->fram, FRAM_META_A_START, &meta);
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	f107 0208 	add.w	r2, r7, #8
 800aaa6:	2110      	movs	r1, #16
 800aaa8:	4618      	mov	r0, r3
 800aaaa:	f7ff fd8f 	bl	800a5cc <metaWriteSafe>
 800aaae:	4603      	mov	r3, r0
 800aab0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
	if (status != HAL_OK) return status;
 800aab4:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d002      	beq.n	800aac2 <FRAM_Reset+0x96>
 800aabc:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800aac0:	e019      	b.n	800aaf6 <FRAM_Reset+0xca>

	status = metaClear(mem->fram, FRAM_META_B_START);
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	2118      	movs	r1, #24
 800aac8:	4618      	mov	r0, r3
 800aaca:	f7ff fd68 	bl	800a59e <metaClear>
 800aace:	4603      	mov	r3, r0
 800aad0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
	if (status != HAL_OK) return status;
 800aad4:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d002      	beq.n	800aae2 <FRAM_Reset+0xb6>
 800aadc:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800aae0:	e009      	b.n	800aaf6 <FRAM_Reset+0xca>

	mem->write_idx = meta.write_idx;
 800aae2:	893a      	ldrh	r2, [r7, #8]
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	809a      	strh	r2, [r3, #4]
	mem->count = meta.count;
 800aae8:	897a      	ldrh	r2, [r7, #10]
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	80da      	strh	r2, [r3, #6]
	mem->seq = meta.seq;
 800aaee:	7bba      	ldrb	r2, [r7, #14]
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	721a      	strb	r2, [r3, #8]

	return HAL_OK;
 800aaf4:	2300      	movs	r3, #0
}
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	3738      	adds	r7, #56	@ 0x38
 800aafa:	46bd      	mov	sp, r7
 800aafc:	bd80      	pop	{r7, pc}

0800aafe <writeRegister>:
 *      Author: pzaragoza
 */

#include "INA3221.h"

static HAL_StatusTypeDef writeRegister(INA3221_t *dev, uint8_t reg, uint16_t value) {
 800aafe:	b580      	push	{r7, lr}
 800ab00:	b088      	sub	sp, #32
 800ab02:	af04      	add	r7, sp, #16
 800ab04:	6078      	str	r0, [r7, #4]
 800ab06:	460b      	mov	r3, r1
 800ab08:	70fb      	strb	r3, [r7, #3]
 800ab0a:	4613      	mov	r3, r2
 800ab0c:	803b      	strh	r3, [r7, #0]
    uint8_t data[2];
    data[0] = (value >> 8) & 0xFF;
 800ab0e:	883b      	ldrh	r3, [r7, #0]
 800ab10:	0a1b      	lsrs	r3, r3, #8
 800ab12:	b29b      	uxth	r3, r3
 800ab14:	b2db      	uxtb	r3, r3
 800ab16:	733b      	strb	r3, [r7, #12]
    data[1] = value & 0xFF;
 800ab18:	883b      	ldrh	r3, [r7, #0]
 800ab1a:	b2db      	uxtb	r3, r3
 800ab1c:	737b      	strb	r3, [r7, #13]

    return HAL_I2C_Mem_Write(dev->hi2c,
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	6818      	ldr	r0, [r3, #0]
 800ab22:	78fb      	ldrb	r3, [r7, #3]
 800ab24:	b29a      	uxth	r2, r3
 800ab26:	f04f 33ff 	mov.w	r3, #4294967295
 800ab2a:	9302      	str	r3, [sp, #8]
 800ab2c:	2302      	movs	r3, #2
 800ab2e:	9301      	str	r3, [sp, #4]
 800ab30:	f107 030c 	add.w	r3, r7, #12
 800ab34:	9300      	str	r3, [sp, #0]
 800ab36:	2301      	movs	r3, #1
 800ab38:	2180      	movs	r1, #128	@ 0x80
 800ab3a:	f7fa f9b3 	bl	8004ea4 <HAL_I2C_Mem_Write>
 800ab3e:	4603      	mov	r3, r0
                             reg,
                             I2C_MEMADD_SIZE_8BIT,
                             data,
                             2,
                             HAL_MAX_DELAY);
}
 800ab40:	4618      	mov	r0, r3
 800ab42:	3710      	adds	r7, #16
 800ab44:	46bd      	mov	sp, r7
 800ab46:	bd80      	pop	{r7, pc}

0800ab48 <readRegister>:

static HAL_StatusTypeDef readRegister(INA3221_t *dev, uint8_t reg, uint8_t *value) {
 800ab48:	b580      	push	{r7, lr}
 800ab4a:	b088      	sub	sp, #32
 800ab4c:	af04      	add	r7, sp, #16
 800ab4e:	60f8      	str	r0, [r7, #12]
 800ab50:	460b      	mov	r3, r1
 800ab52:	607a      	str	r2, [r7, #4]
 800ab54:	72fb      	strb	r3, [r7, #11]
    return HAL_I2C_Mem_Read(dev->hi2c,
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	6818      	ldr	r0, [r3, #0]
 800ab5a:	7afb      	ldrb	r3, [r7, #11]
 800ab5c:	b29a      	uxth	r2, r3
 800ab5e:	f04f 33ff 	mov.w	r3, #4294967295
 800ab62:	9302      	str	r3, [sp, #8]
 800ab64:	2302      	movs	r3, #2
 800ab66:	9301      	str	r3, [sp, #4]
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	9300      	str	r3, [sp, #0]
 800ab6c:	2301      	movs	r3, #1
 800ab6e:	2180      	movs	r1, #128	@ 0x80
 800ab70:	f7fa faac 	bl	80050cc <HAL_I2C_Mem_Read>
 800ab74:	4603      	mov	r3, r0
                            reg,
                            I2C_MEMADD_SIZE_8BIT,
                            value,
                            2,
                            HAL_MAX_DELAY);
}
 800ab76:	4618      	mov	r0, r3
 800ab78:	3710      	adds	r7, #16
 800ab7a:	46bd      	mov	sp, r7
 800ab7c:	bd80      	pop	{r7, pc}

0800ab7e <INA3221_Init>:

HAL_StatusTypeDef INA3221_Init(INA3221_t *dev) {
 800ab7e:	b580      	push	{r7, lr}
 800ab80:	b084      	sub	sp, #16
 800ab82:	af00      	add	r7, sp, #0
 800ab84:	6078      	str	r0, [r7, #4]
	uint16_t config = (1<<14) | (1<<13) | (1<<12) | (dev->averagingMode << 9) | (dev->convTimeBus << 6) | (dev->convTimeShunt << 3) | (dev->operatingMode);
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	7c1b      	ldrb	r3, [r3, #16]
 800ab8a:	b21b      	sxth	r3, r3
 800ab8c:	025b      	lsls	r3, r3, #9
 800ab8e:	b21b      	sxth	r3, r3
 800ab90:	f443 43e0 	orr.w	r3, r3, #28672	@ 0x7000
 800ab94:	b21a      	sxth	r2, r3
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	7c9b      	ldrb	r3, [r3, #18]
 800ab9a:	b21b      	sxth	r3, r3
 800ab9c:	019b      	lsls	r3, r3, #6
 800ab9e:	b21b      	sxth	r3, r3
 800aba0:	4313      	orrs	r3, r2
 800aba2:	b21a      	sxth	r2, r3
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	7c5b      	ldrb	r3, [r3, #17]
 800aba8:	b21b      	sxth	r3, r3
 800abaa:	00db      	lsls	r3, r3, #3
 800abac:	b21b      	sxth	r3, r3
 800abae:	4313      	orrs	r3, r2
 800abb0:	b21a      	sxth	r2, r3
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	7cdb      	ldrb	r3, [r3, #19]
 800abb6:	b21b      	sxth	r3, r3
 800abb8:	4313      	orrs	r3, r2
 800abba:	b21b      	sxth	r3, r3
 800abbc:	81fb      	strh	r3, [r7, #14]

    return writeRegister(dev, INA3221_REG_CONFIG, config);
 800abbe:	89fb      	ldrh	r3, [r7, #14]
 800abc0:	461a      	mov	r2, r3
 800abc2:	2100      	movs	r1, #0
 800abc4:	6878      	ldr	r0, [r7, #4]
 800abc6:	f7ff ff9a 	bl	800aafe <writeRegister>
 800abca:	4603      	mov	r3, r0
}
 800abcc:	4618      	mov	r0, r3
 800abce:	3710      	adds	r7, #16
 800abd0:	46bd      	mov	sp, r7
 800abd2:	bd80      	pop	{r7, pc}

0800abd4 <INA3221_ReadVoltage>:

HAL_StatusTypeDef INA3221_ReadVoltage(INA3221_t *dev, uint8_t channel, float *busVoltage, float *shuntVoltage) {
 800abd4:	b580      	push	{r7, lr}
 800abd6:	b088      	sub	sp, #32
 800abd8:	af00      	add	r7, sp, #0
 800abda:	60f8      	str	r0, [r7, #12]
 800abdc:	607a      	str	r2, [r7, #4]
 800abde:	603b      	str	r3, [r7, #0]
 800abe0:	460b      	mov	r3, r1
 800abe2:	72fb      	strb	r3, [r7, #11]
    if (channel < 1 || channel > 3) return HAL_ERROR;
 800abe4:	7afb      	ldrb	r3, [r7, #11]
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d002      	beq.n	800abf0 <INA3221_ReadVoltage+0x1c>
 800abea:	7afb      	ldrb	r3, [r7, #11]
 800abec:	2b03      	cmp	r3, #3
 800abee:	d901      	bls.n	800abf4 <INA3221_ReadVoltage+0x20>
 800abf0:	2301      	movs	r3, #1
 800abf2:	e051      	b.n	800ac98 <INA3221_ReadVoltage+0xc4>
    uint8_t buf1[2], buf2[2];
    HAL_StatusTypeDef status;

    uint16_t rawShunt, rawBus;

    status = readRegister(dev, INA3221_REG_SHUNT_VOLTAGE_1 + (channel - 1) * 2, buf1);
 800abf4:	7afb      	ldrb	r3, [r7, #11]
 800abf6:	005b      	lsls	r3, r3, #1
 800abf8:	b2db      	uxtb	r3, r3
 800abfa:	3b01      	subs	r3, #1
 800abfc:	b2db      	uxtb	r3, r3
 800abfe:	f107 0218 	add.w	r2, r7, #24
 800ac02:	4619      	mov	r1, r3
 800ac04:	68f8      	ldr	r0, [r7, #12]
 800ac06:	f7ff ff9f 	bl	800ab48 <readRegister>
 800ac0a:	4603      	mov	r3, r0
 800ac0c:	77fb      	strb	r3, [r7, #31]
	if (status != HAL_OK) return status;
 800ac0e:	7ffb      	ldrb	r3, [r7, #31]
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d001      	beq.n	800ac18 <INA3221_ReadVoltage+0x44>
 800ac14:	7ffb      	ldrb	r3, [r7, #31]
 800ac16:	e03f      	b.n	800ac98 <INA3221_ReadVoltage+0xc4>

	status = readRegister(dev, INA3221_REG_BUS_VOLTAGE_1 + (channel - 1) * 2, buf2);
 800ac18:	7afb      	ldrb	r3, [r7, #11]
 800ac1a:	005b      	lsls	r3, r3, #1
 800ac1c:	b2db      	uxtb	r3, r3
 800ac1e:	f107 0214 	add.w	r2, r7, #20
 800ac22:	4619      	mov	r1, r3
 800ac24:	68f8      	ldr	r0, [r7, #12]
 800ac26:	f7ff ff8f 	bl	800ab48 <readRegister>
 800ac2a:	4603      	mov	r3, r0
 800ac2c:	77fb      	strb	r3, [r7, #31]
	if (status != HAL_OK) return status;
 800ac2e:	7ffb      	ldrb	r3, [r7, #31]
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d001      	beq.n	800ac38 <INA3221_ReadVoltage+0x64>
 800ac34:	7ffb      	ldrb	r3, [r7, #31]
 800ac36:	e02f      	b.n	800ac98 <INA3221_ReadVoltage+0xc4>

    rawShunt = ((uint16_t)buf1[0] << 8) | buf1[1];
 800ac38:	7e3b      	ldrb	r3, [r7, #24]
 800ac3a:	b21b      	sxth	r3, r3
 800ac3c:	021b      	lsls	r3, r3, #8
 800ac3e:	b21a      	sxth	r2, r3
 800ac40:	7e7b      	ldrb	r3, [r7, #25]
 800ac42:	b21b      	sxth	r3, r3
 800ac44:	4313      	orrs	r3, r2
 800ac46:	b21b      	sxth	r3, r3
 800ac48:	83bb      	strh	r3, [r7, #28]
    rawBus = ((uint16_t)buf2[0] << 8) | buf2[1];
 800ac4a:	7d3b      	ldrb	r3, [r7, #20]
 800ac4c:	b21b      	sxth	r3, r3
 800ac4e:	021b      	lsls	r3, r3, #8
 800ac50:	b21a      	sxth	r2, r3
 800ac52:	7d7b      	ldrb	r3, [r7, #21]
 800ac54:	b21b      	sxth	r3, r3
 800ac56:	4313      	orrs	r3, r2
 800ac58:	b21b      	sxth	r3, r3
 800ac5a:	837b      	strh	r3, [r7, #26]

    *shuntVoltage = ((float)((int16_t)rawShunt >> 3)) * INA3221_SHUNT_VOLTAGE_LSB;
 800ac5c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800ac60:	10db      	asrs	r3, r3, #3
 800ac62:	b21b      	sxth	r3, r3
 800ac64:	ee07 3a90 	vmov	s15, r3
 800ac68:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ac6c:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 800aca0 <INA3221_ReadVoltage+0xcc>
 800ac70:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ac74:	683b      	ldr	r3, [r7, #0]
 800ac76:	edc3 7a00 	vstr	s15, [r3]
    *busVoltage   = ((float)(rawBus   >> 3)) * INA3221_BUS_VOLTAGE_LSB;
 800ac7a:	8b7b      	ldrh	r3, [r7, #26]
 800ac7c:	08db      	lsrs	r3, r3, #3
 800ac7e:	b29b      	uxth	r3, r3
 800ac80:	ee07 3a90 	vmov	s15, r3
 800ac84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ac88:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 800aca4 <INA3221_ReadVoltage+0xd0>
 800ac8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	edc3 7a00 	vstr	s15, [r3]

    return HAL_OK;
 800ac96:	2300      	movs	r3, #0
}
 800ac98:	4618      	mov	r0, r3
 800ac9a:	3720      	adds	r7, #32
 800ac9c:	46bd      	mov	sp, r7
 800ac9e:	bd80      	pop	{r7, pc}
 800aca0:	3827c5ac 	.word	0x3827c5ac
 800aca4:	3c03126f 	.word	0x3c03126f

0800aca8 <INA3221_CalculateCurrent_mA>:

float INA3221_CalculateCurrent_mA(INA3221_t *dev, uint8_t channel, float shuntVoltage) {
 800aca8:	b480      	push	{r7}
 800acaa:	b085      	sub	sp, #20
 800acac:	af00      	add	r7, sp, #0
 800acae:	60f8      	str	r0, [r7, #12]
 800acb0:	460b      	mov	r3, r1
 800acb2:	ed87 0a01 	vstr	s0, [r7, #4]
 800acb6:	72fb      	strb	r3, [r7, #11]
    return (shuntVoltage / dev->shuntResistance[channel - 1]) * 1000.0f;
 800acb8:	7afb      	ldrb	r3, [r7, #11]
 800acba:	3b01      	subs	r3, #1
 800acbc:	68fa      	ldr	r2, [r7, #12]
 800acbe:	009b      	lsls	r3, r3, #2
 800acc0:	4413      	add	r3, r2
 800acc2:	3304      	adds	r3, #4
 800acc4:	ed93 7a00 	vldr	s14, [r3]
 800acc8:	edd7 6a01 	vldr	s13, [r7, #4]
 800accc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800acd0:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 800ace8 <INA3221_CalculateCurrent_mA+0x40>
 800acd4:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800acd8:	eeb0 0a67 	vmov.f32	s0, s15
 800acdc:	3714      	adds	r7, #20
 800acde:	46bd      	mov	sp, r7
 800ace0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace4:	4770      	bx	lr
 800ace6:	bf00      	nop
 800ace8:	447a0000 	.word	0x447a0000

0800acec <SEN0308_Init>:
 */

#include <stdio.h>
#include "SEN0308.h"

HAL_StatusTypeDef SEN0308_Init(SEN0308_t *dev) {
 800acec:	b480      	push	{r7}
 800acee:	b083      	sub	sp, #12
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	6078      	str	r0, [r7, #4]
	// check adc works

	return HAL_OK;
 800acf4:	2300      	movs	r3, #0
}
 800acf6:	4618      	mov	r0, r3
 800acf8:	370c      	adds	r7, #12
 800acfa:	46bd      	mov	sp, r7
 800acfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad00:	4770      	bx	lr

0800ad02 <SEN0308_ReadRaw>:

HAL_StatusTypeDef SEN0308_ReadRaw(SEN0308_t *dev, uint16_t *rawMoisture) {
 800ad02:	b580      	push	{r7, lr}
 800ad04:	b084      	sub	sp, #16
 800ad06:	af00      	add	r7, sp, #0
 800ad08:	6078      	str	r0, [r7, #4]
 800ad0a:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef status;

	status = HAL_ADC_Start(dev->hadc);
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	4618      	mov	r0, r3
 800ad12:	f7f8 fb3b 	bl	800338c <HAL_ADC_Start>
 800ad16:	4603      	mov	r3, r0
 800ad18:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) {
 800ad1a:	7bfb      	ldrb	r3, [r7, #15]
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d006      	beq.n	800ad2e <SEN0308_ReadRaw+0x2c>
		HAL_ADC_Stop(dev->hadc);
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	4618      	mov	r0, r3
 800ad26:	f7f8 fb85 	bl	8003434 <HAL_ADC_Stop>
		return status;
 800ad2a:	7bfb      	ldrb	r3, [r7, #15]
 800ad2c:	e027      	b.n	800ad7e <SEN0308_ReadRaw+0x7c>
	}

	status = HAL_ADC_PollForConversion(dev->hadc, SEN0308_POLL_TIMEOUT_MS);
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	2132      	movs	r1, #50	@ 0x32
 800ad34:	4618      	mov	r0, r3
 800ad36:	f7f8 fbb0 	bl	800349a <HAL_ADC_PollForConversion>
 800ad3a:	4603      	mov	r3, r0
 800ad3c:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) {
 800ad3e:	7bfb      	ldrb	r3, [r7, #15]
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d006      	beq.n	800ad52 <SEN0308_ReadRaw+0x50>
		HAL_ADC_Stop(dev->hadc);
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	4618      	mov	r0, r3
 800ad4a:	f7f8 fb73 	bl	8003434 <HAL_ADC_Stop>
		return status;
 800ad4e:	7bfb      	ldrb	r3, [r7, #15]
 800ad50:	e015      	b.n	800ad7e <SEN0308_ReadRaw+0x7c>
	}

	*rawMoisture = (uint32_t)HAL_ADC_GetValue(dev->hadc);
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	4618      	mov	r0, r3
 800ad58:	f7f8 fc2c 	bl	80035b4 <HAL_ADC_GetValue>
 800ad5c:	4603      	mov	r3, r0
 800ad5e:	b29a      	uxth	r2, r3
 800ad60:	683b      	ldr	r3, [r7, #0]
 800ad62:	801a      	strh	r2, [r3, #0]

	status = HAL_ADC_Stop(dev->hadc);
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	4618      	mov	r0, r3
 800ad6a:	f7f8 fb63 	bl	8003434 <HAL_ADC_Stop>
 800ad6e:	4603      	mov	r3, r0
 800ad70:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 800ad72:	7bfb      	ldrb	r3, [r7, #15]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d001      	beq.n	800ad7c <SEN0308_ReadRaw+0x7a>
 800ad78:	7bfb      	ldrb	r3, [r7, #15]
 800ad7a:	e000      	b.n	800ad7e <SEN0308_ReadRaw+0x7c>

	return HAL_OK;
 800ad7c:	2300      	movs	r3, #0
}
 800ad7e:	4618      	mov	r0, r3
 800ad80:	3710      	adds	r7, #16
 800ad82:	46bd      	mov	sp, r7
 800ad84:	bd80      	pop	{r7, pc}

0800ad86 <SEN0308_ReadRawAvg>:

HAL_StatusTypeDef SEN0308_ReadRawAvg(SEN0308_t *dev, uint16_t *rawMoisture, uint8_t numSamples) {
 800ad86:	b580      	push	{r7, lr}
 800ad88:	b086      	sub	sp, #24
 800ad8a:	af00      	add	r7, sp, #0
 800ad8c:	60f8      	str	r0, [r7, #12]
 800ad8e:	60b9      	str	r1, [r7, #8]
 800ad90:	4613      	mov	r3, r2
 800ad92:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef status;

	if (numSamples == 0) return HAL_ERROR;
 800ad94:	79fb      	ldrb	r3, [r7, #7]
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d101      	bne.n	800ad9e <SEN0308_ReadRawAvg+0x18>
 800ad9a:	2301      	movs	r3, #1
 800ad9c:	e02a      	b.n	800adf4 <SEN0308_ReadRawAvg+0x6e>

	uint32_t moistureAcc = 0;
 800ad9e:	2300      	movs	r3, #0
 800ada0:	617b      	str	r3, [r7, #20]

	for (uint8_t s = 0; s < numSamples; ++s) {
 800ada2:	2300      	movs	r3, #0
 800ada4:	74fb      	strb	r3, [r7, #19]
 800ada6:	e019      	b.n	800addc <SEN0308_ReadRawAvg+0x56>
		uint16_t rawRead = 0;
 800ada8:	2300      	movs	r3, #0
 800adaa:	823b      	strh	r3, [r7, #16]

		status = SEN0308_ReadRaw(dev, &rawRead);
 800adac:	f107 0310 	add.w	r3, r7, #16
 800adb0:	4619      	mov	r1, r3
 800adb2:	68f8      	ldr	r0, [r7, #12]
 800adb4:	f7ff ffa5 	bl	800ad02 <SEN0308_ReadRaw>
 800adb8:	4603      	mov	r3, r0
 800adba:	74bb      	strb	r3, [r7, #18]
		if (status != HAL_OK) return status;
 800adbc:	7cbb      	ldrb	r3, [r7, #18]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d001      	beq.n	800adc6 <SEN0308_ReadRawAvg+0x40>
 800adc2:	7cbb      	ldrb	r3, [r7, #18]
 800adc4:	e016      	b.n	800adf4 <SEN0308_ReadRawAvg+0x6e>

		moistureAcc += (uint32_t)rawRead;
 800adc6:	8a3b      	ldrh	r3, [r7, #16]
 800adc8:	461a      	mov	r2, r3
 800adca:	697b      	ldr	r3, [r7, #20]
 800adcc:	4413      	add	r3, r2
 800adce:	617b      	str	r3, [r7, #20]

		HAL_Delay(5);
 800add0:	2005      	movs	r0, #5
 800add2:	f7f7 fe03 	bl	80029dc <HAL_Delay>
	for (uint8_t s = 0; s < numSamples; ++s) {
 800add6:	7cfb      	ldrb	r3, [r7, #19]
 800add8:	3301      	adds	r3, #1
 800adda:	74fb      	strb	r3, [r7, #19]
 800addc:	7cfa      	ldrb	r2, [r7, #19]
 800adde:	79fb      	ldrb	r3, [r7, #7]
 800ade0:	429a      	cmp	r2, r3
 800ade2:	d3e1      	bcc.n	800ada8 <SEN0308_ReadRawAvg+0x22>
	}

	*rawMoisture = (uint16_t)(moistureAcc/numSamples);
 800ade4:	79fb      	ldrb	r3, [r7, #7]
 800ade6:	697a      	ldr	r2, [r7, #20]
 800ade8:	fbb2 f3f3 	udiv	r3, r2, r3
 800adec:	b29a      	uxth	r2, r3
 800adee:	68bb      	ldr	r3, [r7, #8]
 800adf0:	801a      	strh	r2, [r3, #0]

	return HAL_OK;
 800adf2:	2300      	movs	r3, #0
}
 800adf4:	4618      	mov	r0, r3
 800adf6:	3718      	adds	r7, #24
 800adf8:	46bd      	mov	sp, r7
 800adfa:	bd80      	pop	{r7, pc}

0800adfc <SEN0308_CalculateRelative>:

uint8_t SEN0308_CalculateRelative(SEN0308_t *dev, uint16_t rawMoisture) {
 800adfc:	b480      	push	{r7}
 800adfe:	b085      	sub	sp, #20
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
 800ae04:	460b      	mov	r3, r1
 800ae06:	807b      	strh	r3, [r7, #2]
	if (rawMoisture > dev->airRaw) rawMoisture = dev->airRaw;
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	895b      	ldrh	r3, [r3, #10]
 800ae0c:	887a      	ldrh	r2, [r7, #2]
 800ae0e:	429a      	cmp	r2, r3
 800ae10:	d902      	bls.n	800ae18 <SEN0308_CalculateRelative+0x1c>
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	895b      	ldrh	r3, [r3, #10]
 800ae16:	807b      	strh	r3, [r7, #2]
	if (rawMoisture < dev->waterRaw) rawMoisture = dev->waterRaw;
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	899b      	ldrh	r3, [r3, #12]
 800ae1c:	887a      	ldrh	r2, [r7, #2]
 800ae1e:	429a      	cmp	r2, r3
 800ae20:	d202      	bcs.n	800ae28 <SEN0308_CalculateRelative+0x2c>
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	899b      	ldrh	r3, [r3, #12]
 800ae26:	807b      	strh	r3, [r7, #2]

	uint32_t num = (uint32_t)(dev->airRaw - rawMoisture) * 100;
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	895b      	ldrh	r3, [r3, #10]
 800ae2c:	461a      	mov	r2, r3
 800ae2e:	887b      	ldrh	r3, [r7, #2]
 800ae30:	1ad3      	subs	r3, r2, r3
 800ae32:	461a      	mov	r2, r3
 800ae34:	2364      	movs	r3, #100	@ 0x64
 800ae36:	fb02 f303 	mul.w	r3, r2, r3
 800ae3a:	60fb      	str	r3, [r7, #12]
	uint32_t den = (uint32_t)(dev->airRaw - dev->waterRaw);
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	895b      	ldrh	r3, [r3, #10]
 800ae40:	461a      	mov	r2, r3
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	899b      	ldrh	r3, [r3, #12]
 800ae46:	1ad3      	subs	r3, r2, r3
 800ae48:	60bb      	str	r3, [r7, #8]
	return (uint8_t)((num + den / 2) / den);
 800ae4a:	68bb      	ldr	r3, [r7, #8]
 800ae4c:	085a      	lsrs	r2, r3, #1
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	441a      	add	r2, r3
 800ae52:	68bb      	ldr	r3, [r7, #8]
 800ae54:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae58:	b2db      	uxtb	r3, r3
}
 800ae5a:	4618      	mov	r0, r3
 800ae5c:	3714      	adds	r7, #20
 800ae5e:	46bd      	mov	sp, r7
 800ae60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae64:	4770      	bx	lr

0800ae66 <calculateCRC>:
 *      Author: pzaragoza
 */

#include "SHT3x.h"

static uint8_t calculateCRC(const uint8_t *data, int len) {
 800ae66:	b480      	push	{r7}
 800ae68:	b087      	sub	sp, #28
 800ae6a:	af00      	add	r7, sp, #0
 800ae6c:	6078      	str	r0, [r7, #4]
 800ae6e:	6039      	str	r1, [r7, #0]
    uint8_t crc = 0xFF;
 800ae70:	23ff      	movs	r3, #255	@ 0xff
 800ae72:	75fb      	strb	r3, [r7, #23]
    for (int i = 0; i < len; i++) {
 800ae74:	2300      	movs	r3, #0
 800ae76:	613b      	str	r3, [r7, #16]
 800ae78:	e023      	b.n	800aec2 <calculateCRC+0x5c>
        crc ^= data[i];
 800ae7a:	693b      	ldr	r3, [r7, #16]
 800ae7c:	687a      	ldr	r2, [r7, #4]
 800ae7e:	4413      	add	r3, r2
 800ae80:	781a      	ldrb	r2, [r3, #0]
 800ae82:	7dfb      	ldrb	r3, [r7, #23]
 800ae84:	4053      	eors	r3, r2
 800ae86:	75fb      	strb	r3, [r7, #23]
        for (int b = 0; b < 8; b++) {
 800ae88:	2300      	movs	r3, #0
 800ae8a:	60fb      	str	r3, [r7, #12]
 800ae8c:	e013      	b.n	800aeb6 <calculateCRC+0x50>
            crc = (crc & 0x80) ? (uint8_t)((crc << 1) ^ 0x31) : (uint8_t)(crc << 1);
 800ae8e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	da08      	bge.n	800aea8 <calculateCRC+0x42>
 800ae96:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ae9a:	005b      	lsls	r3, r3, #1
 800ae9c:	b25b      	sxtb	r3, r3
 800ae9e:	f083 0331 	eor.w	r3, r3, #49	@ 0x31
 800aea2:	b25b      	sxtb	r3, r3
 800aea4:	b2db      	uxtb	r3, r3
 800aea6:	e002      	b.n	800aeae <calculateCRC+0x48>
 800aea8:	7dfb      	ldrb	r3, [r7, #23]
 800aeaa:	005b      	lsls	r3, r3, #1
 800aeac:	b2db      	uxtb	r3, r3
 800aeae:	75fb      	strb	r3, [r7, #23]
        for (int b = 0; b < 8; b++) {
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	3301      	adds	r3, #1
 800aeb4:	60fb      	str	r3, [r7, #12]
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	2b07      	cmp	r3, #7
 800aeba:	dde8      	ble.n	800ae8e <calculateCRC+0x28>
    for (int i = 0; i < len; i++) {
 800aebc:	693b      	ldr	r3, [r7, #16]
 800aebe:	3301      	adds	r3, #1
 800aec0:	613b      	str	r3, [r7, #16]
 800aec2:	693a      	ldr	r2, [r7, #16]
 800aec4:	683b      	ldr	r3, [r7, #0]
 800aec6:	429a      	cmp	r2, r3
 800aec8:	dbd7      	blt.n	800ae7a <calculateCRC+0x14>
        }
    }
    return crc;
 800aeca:	7dfb      	ldrb	r3, [r7, #23]
}
 800aecc:	4618      	mov	r0, r3
 800aece:	371c      	adds	r7, #28
 800aed0:	46bd      	mov	sp, r7
 800aed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed6:	4770      	bx	lr

0800aed8 <singleShotCMD>:

static uint16_t singleShotCMD(SHT3X_t *dev) {
 800aed8:	b480      	push	{r7}
 800aeda:	b083      	sub	sp, #12
 800aedc:	af00      	add	r7, sp, #0
 800aede:	6078      	str	r0, [r7, #4]
    if (dev->clockStretch == SHT3X_STRETCH) {
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	795b      	ldrb	r3, [r3, #5]
 800aee4:	2b01      	cmp	r3, #1
 800aee6:	d10e      	bne.n	800af06 <singleShotCMD+0x2e>
        switch (dev->repeatability) {
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	791b      	ldrb	r3, [r3, #4]
 800aeec:	2b01      	cmp	r3, #1
 800aeee:	d004      	beq.n	800aefa <singleShotCMD+0x22>
 800aef0:	2b02      	cmp	r3, #2
 800aef2:	d105      	bne.n	800af00 <singleShotCMD+0x28>
            case SHT3X_REPEAT_HIGH: return SHT3X_CMD_SS_CS_HIGH;
 800aef4:	f642 4306 	movw	r3, #11270	@ 0x2c06
 800aef8:	e013      	b.n	800af22 <singleShotCMD+0x4a>
            case SHT3X_REPEAT_MED:  return SHT3X_CMD_SS_CS_MED;
 800aefa:	f642 430d 	movw	r3, #11277	@ 0x2c0d
 800aefe:	e010      	b.n	800af22 <singleShotCMD+0x4a>
            default:                return SHT3X_CMD_SS_CS_LOW;
 800af00:	f642 4310 	movw	r3, #11280	@ 0x2c10
 800af04:	e00d      	b.n	800af22 <singleShotCMD+0x4a>
        }
    } else {
        switch (dev->repeatability) {
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	791b      	ldrb	r3, [r3, #4]
 800af0a:	2b01      	cmp	r3, #1
 800af0c:	d004      	beq.n	800af18 <singleShotCMD+0x40>
 800af0e:	2b02      	cmp	r3, #2
 800af10:	d105      	bne.n	800af1e <singleShotCMD+0x46>
            case SHT3X_REPEAT_HIGH: return SHT3X_CMD_SS_NCS_HIGH;
 800af12:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 800af16:	e004      	b.n	800af22 <singleShotCMD+0x4a>
            case SHT3X_REPEAT_MED:  return SHT3X_CMD_SS_NCS_MED;
 800af18:	f242 430b 	movw	r3, #9227	@ 0x240b
 800af1c:	e001      	b.n	800af22 <singleShotCMD+0x4a>
            default:                return SHT3X_CMD_SS_NCS_LOW;
 800af1e:	f242 4316 	movw	r3, #9238	@ 0x2416
        }
    }
}
 800af22:	4618      	mov	r0, r3
 800af24:	370c      	adds	r7, #12
 800af26:	46bd      	mov	sp, r7
 800af28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af2c:	4770      	bx	lr

0800af2e <sendCommand>:

static HAL_StatusTypeDef sendCommand(SHT3X_t *dev, uint16_t cmd) {
 800af2e:	b580      	push	{r7, lr}
 800af30:	b086      	sub	sp, #24
 800af32:	af02      	add	r7, sp, #8
 800af34:	6078      	str	r0, [r7, #4]
 800af36:	460b      	mov	r3, r1
 800af38:	807b      	strh	r3, [r7, #2]
    uint8_t tx[2] = { (uint8_t)(cmd >> 8), (uint8_t)(cmd & 0xFF) };
 800af3a:	887b      	ldrh	r3, [r7, #2]
 800af3c:	0a1b      	lsrs	r3, r3, #8
 800af3e:	b29b      	uxth	r3, r3
 800af40:	b2db      	uxtb	r3, r3
 800af42:	733b      	strb	r3, [r7, #12]
 800af44:	887b      	ldrh	r3, [r7, #2]
 800af46:	b2db      	uxtb	r3, r3
 800af48:	737b      	strb	r3, [r7, #13]

    return HAL_I2C_Master_Transmit(dev->hi2c, SHT3X_I2C_ADDR, tx, 2, HAL_MAX_DELAY);
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	6818      	ldr	r0, [r3, #0]
 800af4e:	f107 020c 	add.w	r2, r7, #12
 800af52:	f04f 33ff 	mov.w	r3, #4294967295
 800af56:	9300      	str	r3, [sp, #0]
 800af58:	2302      	movs	r3, #2
 800af5a:	2188      	movs	r1, #136	@ 0x88
 800af5c:	f7f9 fd94 	bl	8004a88 <HAL_I2C_Master_Transmit>
 800af60:	4603      	mov	r3, r0
}
 800af62:	4618      	mov	r0, r3
 800af64:	3710      	adds	r7, #16
 800af66:	46bd      	mov	sp, r7
 800af68:	bd80      	pop	{r7, pc}

0800af6a <readRegister>:

static HAL_StatusTypeDef readRegister(SHT3X_t *dev, uint8_t *data, uint16_t size) {
 800af6a:	b580      	push	{r7, lr}
 800af6c:	b086      	sub	sp, #24
 800af6e:	af02      	add	r7, sp, #8
 800af70:	60f8      	str	r0, [r7, #12]
 800af72:	60b9      	str	r1, [r7, #8]
 800af74:	4613      	mov	r3, r2
 800af76:	80fb      	strh	r3, [r7, #6]
    return HAL_I2C_Master_Receive(dev->hi2c, SHT3X_I2C_ADDR, data, size, HAL_MAX_DELAY);
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	6818      	ldr	r0, [r3, #0]
 800af7c:	88fb      	ldrh	r3, [r7, #6]
 800af7e:	f04f 32ff 	mov.w	r2, #4294967295
 800af82:	9200      	str	r2, [sp, #0]
 800af84:	68ba      	ldr	r2, [r7, #8]
 800af86:	2188      	movs	r1, #136	@ 0x88
 800af88:	f7f9 fe96 	bl	8004cb8 <HAL_I2C_Master_Receive>
 800af8c:	4603      	mov	r3, r0
}
 800af8e:	4618      	mov	r0, r3
 800af90:	3710      	adds	r7, #16
 800af92:	46bd      	mov	sp, r7
 800af94:	bd80      	pop	{r7, pc}

0800af96 <convTime_ms>:

static uint32_t convTime_ms(SHT3X_t *dev) {
 800af96:	b480      	push	{r7}
 800af98:	b083      	sub	sp, #12
 800af9a:	af00      	add	r7, sp, #0
 800af9c:	6078      	str	r0, [r7, #4]
    switch (dev->repeatability) {
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	791b      	ldrb	r3, [r3, #4]
 800afa2:	2b01      	cmp	r3, #1
 800afa4:	d003      	beq.n	800afae <convTime_ms+0x18>
 800afa6:	2b02      	cmp	r3, #2
 800afa8:	d103      	bne.n	800afb2 <convTime_ms+0x1c>
        case SHT3X_REPEAT_HIGH: return 20; // ~15ms
 800afaa:	2314      	movs	r3, #20
 800afac:	e002      	b.n	800afb4 <convTime_ms+0x1e>
        case SHT3X_REPEAT_MED:  return 10; // ~6ms
 800afae:	230a      	movs	r3, #10
 800afb0:	e000      	b.n	800afb4 <convTime_ms+0x1e>
        default:                return 6;  // ~4ms
 800afb2:	2306      	movs	r3, #6
    }
}
 800afb4:	4618      	mov	r0, r3
 800afb6:	370c      	adds	r7, #12
 800afb8:	46bd      	mov	sp, r7
 800afba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afbe:	4770      	bx	lr

0800afc0 <SHT3X_Init>:

HAL_StatusTypeDef SHT3X_Init(SHT3X_t *dev) {
 800afc0:	b580      	push	{r7, lr}
 800afc2:	b084      	sub	sp, #16
 800afc4:	af00      	add	r7, sp, #0
 800afc6:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef ret;

    // Soft reset
	ret = SHT3X_SoftReset(dev);
 800afc8:	6878      	ldr	r0, [r7, #4]
 800afca:	f000 f80a 	bl	800afe2 <SHT3X_SoftReset>
 800afce:	4603      	mov	r3, r0
 800afd0:	73fb      	strb	r3, [r7, #15]
    HAL_Delay(5);
 800afd2:	2005      	movs	r0, #5
 800afd4:	f7f7 fd02 	bl	80029dc <HAL_Delay>

    return ret;
 800afd8:	7bfb      	ldrb	r3, [r7, #15]
}
 800afda:	4618      	mov	r0, r3
 800afdc:	3710      	adds	r7, #16
 800afde:	46bd      	mov	sp, r7
 800afe0:	bd80      	pop	{r7, pc}

0800afe2 <SHT3X_SoftReset>:

HAL_StatusTypeDef SHT3X_SoftReset(SHT3X_t *dev) {
 800afe2:	b580      	push	{r7, lr}
 800afe4:	b082      	sub	sp, #8
 800afe6:	af00      	add	r7, sp, #0
 800afe8:	6078      	str	r0, [r7, #4]
	return sendCommand(dev, SHT3X_CMD_SOFT_RESET);
 800afea:	f243 01a2 	movw	r1, #12450	@ 0x30a2
 800afee:	6878      	ldr	r0, [r7, #4]
 800aff0:	f7ff ff9d 	bl	800af2e <sendCommand>
 800aff4:	4603      	mov	r3, r0
}
 800aff6:	4618      	mov	r0, r3
 800aff8:	3708      	adds	r7, #8
 800affa:	46bd      	mov	sp, r7
 800affc:	bd80      	pop	{r7, pc}

0800affe <SHT3X_ReadRaw>:

HAL_StatusTypeDef SHT3X_ReadRaw(SHT3X_t *dev, uint16_t *rawT, uint16_t *rawRH) {
 800affe:	b580      	push	{r7, lr}
 800b000:	b088      	sub	sp, #32
 800b002:	af00      	add	r7, sp, #0
 800b004:	60f8      	str	r0, [r7, #12]
 800b006:	60b9      	str	r1, [r7, #8]
 800b008:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef ret;
    uint16_t cmd = singleShotCMD(dev);
 800b00a:	68f8      	ldr	r0, [r7, #12]
 800b00c:	f7ff ff64 	bl	800aed8 <singleShotCMD>
 800b010:	4603      	mov	r3, r0
 800b012:	83fb      	strh	r3, [r7, #30]

    // Lanzar medicin
    ret = sendCommand(dev, cmd);
 800b014:	8bfb      	ldrh	r3, [r7, #30]
 800b016:	4619      	mov	r1, r3
 800b018:	68f8      	ldr	r0, [r7, #12]
 800b01a:	f7ff ff88 	bl	800af2e <sendCommand>
 800b01e:	4603      	mov	r3, r0
 800b020:	777b      	strb	r3, [r7, #29]
    if (ret != HAL_OK) return ret;
 800b022:	7f7b      	ldrb	r3, [r7, #29]
 800b024:	2b00      	cmp	r3, #0
 800b026:	d001      	beq.n	800b02c <SHT3X_ReadRaw+0x2e>
 800b028:	7f7b      	ldrb	r3, [r7, #29]
 800b02a:	e04a      	b.n	800b0c2 <SHT3X_ReadRaw+0xc4>

    // Si no usamos clock stretching, esperamos conversin
    if (dev->clockStretch == SHT3X_NOSTRETCH) {
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	795b      	ldrb	r3, [r3, #5]
 800b030:	2b00      	cmp	r3, #0
 800b032:	d106      	bne.n	800b042 <SHT3X_ReadRaw+0x44>
        HAL_Delay(convTime_ms(dev));
 800b034:	68f8      	ldr	r0, [r7, #12]
 800b036:	f7ff ffae 	bl	800af96 <convTime_ms>
 800b03a:	4603      	mov	r3, r0
 800b03c:	4618      	mov	r0, r3
 800b03e:	f7f7 fccd 	bl	80029dc <HAL_Delay>
    }

    // Leer 6 bytes: T[2]+CRC, RH[2]+CRC
    uint8_t buf[6];
    ret = readRegister(dev, buf, sizeof(buf));
 800b042:	f107 0314 	add.w	r3, r7, #20
 800b046:	2206      	movs	r2, #6
 800b048:	4619      	mov	r1, r3
 800b04a:	68f8      	ldr	r0, [r7, #12]
 800b04c:	f7ff ff8d 	bl	800af6a <readRegister>
 800b050:	4603      	mov	r3, r0
 800b052:	777b      	strb	r3, [r7, #29]
    if (ret != HAL_OK) return ret;
 800b054:	7f7b      	ldrb	r3, [r7, #29]
 800b056:	2b00      	cmp	r3, #0
 800b058:	d001      	beq.n	800b05e <SHT3X_ReadRaw+0x60>
 800b05a:	7f7b      	ldrb	r3, [r7, #29]
 800b05c:	e031      	b.n	800b0c2 <SHT3X_ReadRaw+0xc4>

    // Verificar CRC
    if (calculateCRC(buf, 2) != buf[2]) return HAL_ERROR;
 800b05e:	f107 0314 	add.w	r3, r7, #20
 800b062:	2102      	movs	r1, #2
 800b064:	4618      	mov	r0, r3
 800b066:	f7ff fefe 	bl	800ae66 <calculateCRC>
 800b06a:	4603      	mov	r3, r0
 800b06c:	461a      	mov	r2, r3
 800b06e:	7dbb      	ldrb	r3, [r7, #22]
 800b070:	429a      	cmp	r2, r3
 800b072:	d001      	beq.n	800b078 <SHT3X_ReadRaw+0x7a>
 800b074:	2301      	movs	r3, #1
 800b076:	e024      	b.n	800b0c2 <SHT3X_ReadRaw+0xc4>
    if (calculateCRC(buf + 3, 2) != buf[5]) return HAL_ERROR;
 800b078:	f107 0314 	add.w	r3, r7, #20
 800b07c:	3303      	adds	r3, #3
 800b07e:	2102      	movs	r1, #2
 800b080:	4618      	mov	r0, r3
 800b082:	f7ff fef0 	bl	800ae66 <calculateCRC>
 800b086:	4603      	mov	r3, r0
 800b088:	461a      	mov	r2, r3
 800b08a:	7e7b      	ldrb	r3, [r7, #25]
 800b08c:	429a      	cmp	r2, r3
 800b08e:	d001      	beq.n	800b094 <SHT3X_ReadRaw+0x96>
 800b090:	2301      	movs	r3, #1
 800b092:	e016      	b.n	800b0c2 <SHT3X_ReadRaw+0xc4>

    *rawT  = (uint16_t)((buf[0] << 8) | buf[1]);
 800b094:	7d3b      	ldrb	r3, [r7, #20]
 800b096:	b21b      	sxth	r3, r3
 800b098:	021b      	lsls	r3, r3, #8
 800b09a:	b21a      	sxth	r2, r3
 800b09c:	7d7b      	ldrb	r3, [r7, #21]
 800b09e:	b21b      	sxth	r3, r3
 800b0a0:	4313      	orrs	r3, r2
 800b0a2:	b21b      	sxth	r3, r3
 800b0a4:	b29a      	uxth	r2, r3
 800b0a6:	68bb      	ldr	r3, [r7, #8]
 800b0a8:	801a      	strh	r2, [r3, #0]
    *rawRH = (uint16_t)((buf[3] << 8) | buf[4]);
 800b0aa:	7dfb      	ldrb	r3, [r7, #23]
 800b0ac:	b21b      	sxth	r3, r3
 800b0ae:	021b      	lsls	r3, r3, #8
 800b0b0:	b21a      	sxth	r2, r3
 800b0b2:	7e3b      	ldrb	r3, [r7, #24]
 800b0b4:	b21b      	sxth	r3, r3
 800b0b6:	4313      	orrs	r3, r2
 800b0b8:	b21b      	sxth	r3, r3
 800b0ba:	b29a      	uxth	r2, r3
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	801a      	strh	r2, [r3, #0]

    return HAL_OK;
 800b0c0:	2300      	movs	r3, #0
}
 800b0c2:	4618      	mov	r0, r3
 800b0c4:	3720      	adds	r7, #32
 800b0c6:	46bd      	mov	sp, r7
 800b0c8:	bd80      	pop	{r7, pc}
	...

0800b0cc <SHT3X_ReadSingleShot>:

HAL_StatusTypeDef SHT3X_ReadSingleShot(SHT3X_t *dev, float *temp_c, float *rh_perc) {
 800b0cc:	b580      	push	{r7, lr}
 800b0ce:	b086      	sub	sp, #24
 800b0d0:	af00      	add	r7, sp, #0
 800b0d2:	60f8      	str	r0, [r7, #12]
 800b0d4:	60b9      	str	r1, [r7, #8]
 800b0d6:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef ret;
    uint16_t rawT, rawRH;

    ret = SHT3X_ReadRaw(dev, &rawT, &rawRH);
 800b0d8:	f107 0212 	add.w	r2, r7, #18
 800b0dc:	f107 0314 	add.w	r3, r7, #20
 800b0e0:	4619      	mov	r1, r3
 800b0e2:	68f8      	ldr	r0, [r7, #12]
 800b0e4:	f7ff ff8b 	bl	800affe <SHT3X_ReadRaw>
 800b0e8:	4603      	mov	r3, r0
 800b0ea:	75fb      	strb	r3, [r7, #23]
    if (ret != HAL_OK) return ret;
 800b0ec:	7dfb      	ldrb	r3, [r7, #23]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d001      	beq.n	800b0f6 <SHT3X_ReadSingleShot+0x2a>
 800b0f2:	7dfb      	ldrb	r3, [r7, #23]
 800b0f4:	e03d      	b.n	800b172 <SHT3X_ReadSingleShot+0xa6>

    // Conversin
    *temp_c  = -45.0f + 175.0f * ((float)rawT  / 65535.0f);
 800b0f6:	8abb      	ldrh	r3, [r7, #20]
 800b0f8:	ee07 3a90 	vmov	s15, r3
 800b0fc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b100:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800b17c <SHT3X_ReadSingleShot+0xb0>
 800b104:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b108:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800b180 <SHT3X_ReadSingleShot+0xb4>
 800b10c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b110:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 800b184 <SHT3X_ReadSingleShot+0xb8>
 800b114:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b118:	68bb      	ldr	r3, [r7, #8]
 800b11a:	edc3 7a00 	vstr	s15, [r3]
    *rh_perc = 100.0f * ((float)rawRH / 65535.0f);
 800b11e:	8a7b      	ldrh	r3, [r7, #18]
 800b120:	ee07 3a90 	vmov	s15, r3
 800b124:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b128:	eddf 6a14 	vldr	s13, [pc, #80]	@ 800b17c <SHT3X_ReadSingleShot+0xb0>
 800b12c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b130:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 800b188 <SHT3X_ReadSingleShot+0xbc>
 800b134:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	edc3 7a00 	vstr	s15, [r3]

    // Limitar RH a [0,100]
    if (*rh_perc < 0.0f)   *rh_perc = 0.0f;
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	edd3 7a00 	vldr	s15, [r3]
 800b144:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b14c:	d503      	bpl.n	800b156 <SHT3X_ReadSingleShot+0x8a>
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	f04f 0200 	mov.w	r2, #0
 800b154:	601a      	str	r2, [r3, #0]
    if (*rh_perc > 100.0f) *rh_perc = 100.0f;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	edd3 7a00 	vldr	s15, [r3]
 800b15c:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800b188 <SHT3X_ReadSingleShot+0xbc>
 800b160:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b164:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b168:	dd02      	ble.n	800b170 <SHT3X_ReadSingleShot+0xa4>
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	4a07      	ldr	r2, [pc, #28]	@ (800b18c <SHT3X_ReadSingleShot+0xc0>)
 800b16e:	601a      	str	r2, [r3, #0]
    return HAL_OK;
 800b170:	2300      	movs	r3, #0
}
 800b172:	4618      	mov	r0, r3
 800b174:	3718      	adds	r7, #24
 800b176:	46bd      	mov	sp, r7
 800b178:	bd80      	pop	{r7, pc}
 800b17a:	bf00      	nop
 800b17c:	477fff00 	.word	0x477fff00
 800b180:	432f0000 	.word	0x432f0000
 800b184:	42340000 	.word	0x42340000
 800b188:	42c80000 	.word	0x42c80000
 800b18c:	42c80000 	.word	0x42c80000

0800b190 <SHT3X_CalculateDewpoint>:

float SHT3X_CalculateDewpoint(float temp_c, float rh_perc) {
 800b190:	b580      	push	{r7, lr}
 800b192:	b086      	sub	sp, #24
 800b194:	af00      	add	r7, sp, #0
 800b196:	ed87 0a01 	vstr	s0, [r7, #4]
 800b19a:	edc7 0a00 	vstr	s1, [r7]
	if (rh_perc < 1.0f) rh_perc = 1.0f; // Evita log(0)
 800b19e:	edd7 7a00 	vldr	s15, [r7]
 800b1a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b1a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b1aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1ae:	d502      	bpl.n	800b1b6 <SHT3X_CalculateDewpoint+0x26>
 800b1b0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800b1b4:	603b      	str	r3, [r7, #0]
	if (rh_perc > 100.0f) rh_perc = 100.0f;
 800b1b6:	edd7 7a00 	vldr	s15, [r7]
 800b1ba:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 800b2fc <SHT3X_CalculateDewpoint+0x16c>
 800b1be:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b1c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1c6:	dd01      	ble.n	800b1cc <SHT3X_CalculateDewpoint+0x3c>
 800b1c8:	4b4d      	ldr	r3, [pc, #308]	@ (800b300 <SHT3X_CalculateDewpoint+0x170>)
 800b1ca:	603b      	str	r3, [r7, #0]

	float es = (temp_c >= 0.0f) ?
				6.1121f * expf((18.678f - temp_c/234.5f) * (temp_c / (257.14f + temp_c))) :
 800b1cc:	edd7 7a01 	vldr	s15, [r7, #4]
 800b1d0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b1d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1d8:	db20      	blt.n	800b21c <SHT3X_CalculateDewpoint+0x8c>
 800b1da:	ed97 7a01 	vldr	s14, [r7, #4]
 800b1de:	eddf 6a49 	vldr	s13, [pc, #292]	@ 800b304 <SHT3X_CalculateDewpoint+0x174>
 800b1e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b1e6:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800b308 <SHT3X_CalculateDewpoint+0x178>
 800b1ea:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b1ee:	edd7 7a01 	vldr	s15, [r7, #4]
 800b1f2:	eddf 6a46 	vldr	s13, [pc, #280]	@ 800b30c <SHT3X_CalculateDewpoint+0x17c>
 800b1f6:	ee77 6aa6 	vadd.f32	s13, s15, s13
 800b1fa:	ed97 6a01 	vldr	s12, [r7, #4]
 800b1fe:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800b202:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b206:	eeb0 0a67 	vmov.f32	s0, s15
 800b20a:	f002 ff2f 	bl	800e06c <expf>
 800b20e:	eef0 7a40 	vmov.f32	s15, s0
 800b212:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800b310 <SHT3X_CalculateDewpoint+0x180>
 800b216:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b21a:	e01f      	b.n	800b25c <SHT3X_CalculateDewpoint+0xcc>
				6.1115f * expf((23.036f - temp_c/333.7f) * (temp_c / (279.82f + temp_c)));
 800b21c:	ed97 7a01 	vldr	s14, [r7, #4]
 800b220:	eddf 6a3c 	vldr	s13, [pc, #240]	@ 800b314 <SHT3X_CalculateDewpoint+0x184>
 800b224:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b228:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800b318 <SHT3X_CalculateDewpoint+0x188>
 800b22c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b230:	edd7 7a01 	vldr	s15, [r7, #4]
 800b234:	eddf 6a39 	vldr	s13, [pc, #228]	@ 800b31c <SHT3X_CalculateDewpoint+0x18c>
 800b238:	ee77 6aa6 	vadd.f32	s13, s15, s13
 800b23c:	ed97 6a01 	vldr	s12, [r7, #4]
 800b240:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800b244:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b248:	eeb0 0a67 	vmov.f32	s0, s15
 800b24c:	f002 ff0e 	bl	800e06c <expf>
 800b250:	eef0 7a40 	vmov.f32	s15, s0
				6.1121f * expf((18.678f - temp_c/234.5f) * (temp_c / (257.14f + temp_c))) :
 800b254:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800b320 <SHT3X_CalculateDewpoint+0x190>
 800b258:	ee67 7a87 	vmul.f32	s15, s15, s14
	float es = (temp_c >= 0.0f) ?
 800b25c:	edc7 7a05 	vstr	s15, [r7, #20]
	float e  = (rh_perc / 100.0f) * es;
 800b260:	ed97 7a00 	vldr	s14, [r7]
 800b264:	eddf 6a25 	vldr	s13, [pc, #148]	@ 800b2fc <SHT3X_CalculateDewpoint+0x16c>
 800b268:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b26c:	ed97 7a05 	vldr	s14, [r7, #20]
 800b270:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b274:	edc7 7a04 	vstr	s15, [r7, #16]

	if (temp_c >= 0.0f) {
 800b278:	edd7 7a01 	vldr	s15, [r7, #4]
 800b27c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b280:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b284:	db1a      	blt.n	800b2bc <SHT3X_CalculateDewpoint+0x12c>
		float x = logf(e / 6.1121f);
 800b286:	edd7 7a04 	vldr	s15, [r7, #16]
 800b28a:	eddf 6a21 	vldr	s13, [pc, #132]	@ 800b310 <SHT3X_CalculateDewpoint+0x180>
 800b28e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800b292:	eeb0 0a47 	vmov.f32	s0, s14
 800b296:	f002 ff1f 	bl	800e0d8 <logf>
 800b29a:	ed87 0a02 	vstr	s0, [r7, #8]
		return (257.14f * x) / (18.678f - x);
 800b29e:	edd7 7a02 	vldr	s15, [r7, #8]
 800b2a2:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 800b30c <SHT3X_CalculateDewpoint+0x17c>
 800b2a6:	ee67 6a87 	vmul.f32	s13, s15, s14
 800b2aa:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800b308 <SHT3X_CalculateDewpoint+0x178>
 800b2ae:	edd7 7a02 	vldr	s15, [r7, #8]
 800b2b2:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b2b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b2ba:	e019      	b.n	800b2f0 <SHT3X_CalculateDewpoint+0x160>
	}
	else {
		float x = logf(e / 6.1115f);
 800b2bc:	edd7 7a04 	vldr	s15, [r7, #16]
 800b2c0:	eddf 6a17 	vldr	s13, [pc, #92]	@ 800b320 <SHT3X_CalculateDewpoint+0x190>
 800b2c4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800b2c8:	eeb0 0a47 	vmov.f32	s0, s14
 800b2cc:	f002 ff04 	bl	800e0d8 <logf>
 800b2d0:	ed87 0a03 	vstr	s0, [r7, #12]
		return (279.82f * x) / (23.036f - x);
 800b2d4:	edd7 7a03 	vldr	s15, [r7, #12]
 800b2d8:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 800b31c <SHT3X_CalculateDewpoint+0x18c>
 800b2dc:	ee67 6a87 	vmul.f32	s13, s15, s14
 800b2e0:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800b318 <SHT3X_CalculateDewpoint+0x188>
 800b2e4:	edd7 7a03 	vldr	s15, [r7, #12]
 800b2e8:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b2ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
	}
}
 800b2f0:	eeb0 0a67 	vmov.f32	s0, s15
 800b2f4:	3718      	adds	r7, #24
 800b2f6:	46bd      	mov	sp, r7
 800b2f8:	bd80      	pop	{r7, pc}
 800b2fa:	bf00      	nop
 800b2fc:	42c80000 	.word	0x42c80000
 800b300:	42c80000 	.word	0x42c80000
 800b304:	436a8000 	.word	0x436a8000
 800b308:	41956c8b 	.word	0x41956c8b
 800b30c:	438091ec 	.word	0x438091ec
 800b310:	40c39653 	.word	0x40c39653
 800b314:	43a6d99a 	.word	0x43a6d99a
 800b318:	41b849ba 	.word	0x41b849ba
 800b31c:	438be8f6 	.word	0x438be8f6
 800b320:	40c39168 	.word	0x40c39168

0800b324 <SHT3X_Heater>:

HAL_StatusTypeDef SHT3X_ClearStatus(SHT3X_t *dev) {
    return sendCommand(dev, SHT3X_CMD_STATUS_CLEAR);
}

HAL_StatusTypeDef SHT3X_Heater(SHT3X_t *dev, SHT3X_Heater_t state) {
 800b324:	b580      	push	{r7, lr}
 800b326:	b082      	sub	sp, #8
 800b328:	af00      	add	r7, sp, #0
 800b32a:	6078      	str	r0, [r7, #4]
 800b32c:	460b      	mov	r3, r1
 800b32e:	70fb      	strb	r3, [r7, #3]
    return sendCommand(dev, (state == SHT3X_HEATER_ON) ? SHT3X_CMD_HEATER_ENABLE : SHT3X_CMD_HEATER_DISABLE);
 800b330:	78fb      	ldrb	r3, [r7, #3]
 800b332:	2b01      	cmp	r3, #1
 800b334:	d102      	bne.n	800b33c <SHT3X_Heater+0x18>
 800b336:	f243 036d 	movw	r3, #12397	@ 0x306d
 800b33a:	e001      	b.n	800b340 <SHT3X_Heater+0x1c>
 800b33c:	f243 0366 	movw	r3, #12390	@ 0x3066
 800b340:	4619      	mov	r1, r3
 800b342:	6878      	ldr	r0, [r7, #4]
 800b344:	f7ff fdf3 	bl	800af2e <sendCommand>
 800b348:	4603      	mov	r3, r0
}
 800b34a:	4618      	mov	r0, r3
 800b34c:	3708      	adds	r7, #8
 800b34e:	46bd      	mov	sp, r7
 800b350:	bd80      	pop	{r7, pc}

0800b352 <writeRegister>:

#include "tsl2591.h"

#include <math.h>

static HAL_StatusTypeDef writeRegister(TSL2591_t *dev, uint8_t reg, uint8_t value) {
 800b352:	b580      	push	{r7, lr}
 800b354:	b086      	sub	sp, #24
 800b356:	af04      	add	r7, sp, #16
 800b358:	6078      	str	r0, [r7, #4]
 800b35a:	460b      	mov	r3, r1
 800b35c:	70fb      	strb	r3, [r7, #3]
 800b35e:	4613      	mov	r3, r2
 800b360:	70bb      	strb	r3, [r7, #2]
    return HAL_I2C_Mem_Write(dev->hi2c,
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	6818      	ldr	r0, [r3, #0]
 800b366:	78fb      	ldrb	r3, [r7, #3]
 800b368:	f063 035f 	orn	r3, r3, #95	@ 0x5f
 800b36c:	b2db      	uxtb	r3, r3
 800b36e:	461a      	mov	r2, r3
 800b370:	f04f 33ff 	mov.w	r3, #4294967295
 800b374:	9302      	str	r3, [sp, #8]
 800b376:	2301      	movs	r3, #1
 800b378:	9301      	str	r3, [sp, #4]
 800b37a:	1cbb      	adds	r3, r7, #2
 800b37c:	9300      	str	r3, [sp, #0]
 800b37e:	2301      	movs	r3, #1
 800b380:	2152      	movs	r1, #82	@ 0x52
 800b382:	f7f9 fd8f 	bl	8004ea4 <HAL_I2C_Mem_Write>
 800b386:	4603      	mov	r3, r0
                             TSL2591_CMD_BIT | reg,
                             I2C_MEMADD_SIZE_8BIT,
                             &value,
                             1,
                             HAL_MAX_DELAY);
}
 800b388:	4618      	mov	r0, r3
 800b38a:	3708      	adds	r7, #8
 800b38c:	46bd      	mov	sp, r7
 800b38e:	bd80      	pop	{r7, pc}

0800b390 <readRegister>:

static HAL_StatusTypeDef readRegister(TSL2591_t *dev, uint8_t reg, uint8_t *data, uint8_t len) {
 800b390:	b580      	push	{r7, lr}
 800b392:	b088      	sub	sp, #32
 800b394:	af04      	add	r7, sp, #16
 800b396:	60f8      	str	r0, [r7, #12]
 800b398:	607a      	str	r2, [r7, #4]
 800b39a:	461a      	mov	r2, r3
 800b39c:	460b      	mov	r3, r1
 800b39e:	72fb      	strb	r3, [r7, #11]
 800b3a0:	4613      	mov	r3, r2
 800b3a2:	72bb      	strb	r3, [r7, #10]
    return HAL_I2C_Mem_Read(dev->hi2c,
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	6818      	ldr	r0, [r3, #0]
 800b3a8:	7afb      	ldrb	r3, [r7, #11]
 800b3aa:	f063 035f 	orn	r3, r3, #95	@ 0x5f
 800b3ae:	b2db      	uxtb	r3, r3
 800b3b0:	4619      	mov	r1, r3
 800b3b2:	7abb      	ldrb	r3, [r7, #10]
 800b3b4:	b29b      	uxth	r3, r3
 800b3b6:	f04f 32ff 	mov.w	r2, #4294967295
 800b3ba:	9202      	str	r2, [sp, #8]
 800b3bc:	9301      	str	r3, [sp, #4]
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	9300      	str	r3, [sp, #0]
 800b3c2:	2301      	movs	r3, #1
 800b3c4:	460a      	mov	r2, r1
 800b3c6:	2152      	movs	r1, #82	@ 0x52
 800b3c8:	f7f9 fe80 	bl	80050cc <HAL_I2C_Mem_Read>
 800b3cc:	4603      	mov	r3, r0
                            TSL2591_CMD_BIT | reg,
                            I2C_MEMADD_SIZE_8BIT,
                            data,
                            len,
                            HAL_MAX_DELAY);
}
 800b3ce:	4618      	mov	r0, r3
 800b3d0:	3710      	adds	r7, #16
 800b3d2:	46bd      	mov	sp, r7
 800b3d4:	bd80      	pop	{r7, pc}

0800b3d6 <TSL2591_Init>:

HAL_StatusTypeDef TSL2591_Init(TSL2591_t *dev) {
 800b3d6:	b580      	push	{r7, lr}
 800b3d8:	b084      	sub	sp, #16
 800b3da:	af00      	add	r7, sp, #0
 800b3dc:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef ret;

    // Encender el sensor
    TSL2591_Enable(dev);
 800b3de:	6878      	ldr	r0, [r7, #4]
 800b3e0:	f000 f819 	bl	800b416 <TSL2591_Enable>
    HAL_Delay(10);
 800b3e4:	200a      	movs	r0, #10
 800b3e6:	f7f7 faf9 	bl	80029dc <HAL_Delay>

    // Configurar ganancia e integracin
    uint8_t ctrl = dev->integrationTime | dev->gain;
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	795a      	ldrb	r2, [r3, #5]
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	791b      	ldrb	r3, [r3, #4]
 800b3f2:	4313      	orrs	r3, r2
 800b3f4:	73fb      	strb	r3, [r7, #15]
    ret = writeRegister(dev, TSL2591_CONTROL, ctrl);
 800b3f6:	7bfb      	ldrb	r3, [r7, #15]
 800b3f8:	461a      	mov	r2, r3
 800b3fa:	2101      	movs	r1, #1
 800b3fc:	6878      	ldr	r0, [r7, #4]
 800b3fe:	f7ff ffa8 	bl	800b352 <writeRegister>
 800b402:	4603      	mov	r3, r0
 800b404:	73bb      	strb	r3, [r7, #14]
    HAL_Delay(100);
 800b406:	2064      	movs	r0, #100	@ 0x64
 800b408:	f7f7 fae8 	bl	80029dc <HAL_Delay>

    return ret;
 800b40c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b40e:	4618      	mov	r0, r3
 800b410:	3710      	adds	r7, #16
 800b412:	46bd      	mov	sp, r7
 800b414:	bd80      	pop	{r7, pc}

0800b416 <TSL2591_Enable>:

void TSL2591_Enable(TSL2591_t *dev) {
 800b416:	b580      	push	{r7, lr}
 800b418:	b084      	sub	sp, #16
 800b41a:	af00      	add	r7, sp, #0
 800b41c:	6078      	str	r0, [r7, #4]
    uint8_t val = TSL2591_ENABLE_PON | TSL2591_ENABLE_AEN;
 800b41e:	2303      	movs	r3, #3
 800b420:	73fb      	strb	r3, [r7, #15]
    writeRegister(dev, TSL2591_ENABLE, val);
 800b422:	7bfb      	ldrb	r3, [r7, #15]
 800b424:	461a      	mov	r2, r3
 800b426:	2100      	movs	r1, #0
 800b428:	6878      	ldr	r0, [r7, #4]
 800b42a:	f7ff ff92 	bl	800b352 <writeRegister>
}
 800b42e:	bf00      	nop
 800b430:	3710      	adds	r7, #16
 800b432:	46bd      	mov	sp, r7
 800b434:	bd80      	pop	{r7, pc}

0800b436 <TSL2591_ReadChannels>:
void TSL2591_Disable(TSL2591_t *dev) {
    uint8_t val = 0x00;
    writeRegister(dev, TSL2591_ENABLE, val);
}

HAL_StatusTypeDef TSL2591_ReadChannels(TSL2591_t *dev, uint16_t *ch0, uint16_t *ch1) {
 800b436:	b580      	push	{r7, lr}
 800b438:	b086      	sub	sp, #24
 800b43a:	af00      	add	r7, sp, #0
 800b43c:	60f8      	str	r0, [r7, #12]
 800b43e:	60b9      	str	r1, [r7, #8]
 800b440:	607a      	str	r2, [r7, #4]
    uint8_t buf[4];
    HAL_StatusTypeDef ret;

    ret = readRegister(dev, TSL2591_CHAN0_LOW, buf, 4);
 800b442:	f107 0210 	add.w	r2, r7, #16
 800b446:	2304      	movs	r3, #4
 800b448:	2114      	movs	r1, #20
 800b44a:	68f8      	ldr	r0, [r7, #12]
 800b44c:	f7ff ffa0 	bl	800b390 <readRegister>
 800b450:	4603      	mov	r3, r0
 800b452:	75fb      	strb	r3, [r7, #23]
    if (ret != HAL_OK) return ret;
 800b454:	7dfb      	ldrb	r3, [r7, #23]
 800b456:	2b00      	cmp	r3, #0
 800b458:	d001      	beq.n	800b45e <TSL2591_ReadChannels+0x28>
 800b45a:	7dfb      	ldrb	r3, [r7, #23]
 800b45c:	e016      	b.n	800b48c <TSL2591_ReadChannels+0x56>

    *ch0 = (buf[1] << 8) | buf[0]; // FULL spectrum (CH0)
 800b45e:	7c7b      	ldrb	r3, [r7, #17]
 800b460:	b21b      	sxth	r3, r3
 800b462:	021b      	lsls	r3, r3, #8
 800b464:	b21a      	sxth	r2, r3
 800b466:	7c3b      	ldrb	r3, [r7, #16]
 800b468:	b21b      	sxth	r3, r3
 800b46a:	4313      	orrs	r3, r2
 800b46c:	b21b      	sxth	r3, r3
 800b46e:	b29a      	uxth	r2, r3
 800b470:	68bb      	ldr	r3, [r7, #8]
 800b472:	801a      	strh	r2, [r3, #0]
    *ch1 = (buf[3] << 8) | buf[2]; // IR only (CH1)
 800b474:	7cfb      	ldrb	r3, [r7, #19]
 800b476:	b21b      	sxth	r3, r3
 800b478:	021b      	lsls	r3, r3, #8
 800b47a:	b21a      	sxth	r2, r3
 800b47c:	7cbb      	ldrb	r3, [r7, #18]
 800b47e:	b21b      	sxth	r3, r3
 800b480:	4313      	orrs	r3, r2
 800b482:	b21b      	sxth	r3, r3
 800b484:	b29a      	uxth	r2, r3
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	801a      	strh	r2, [r3, #0]

    return HAL_OK;
 800b48a:	2300      	movs	r3, #0
}
 800b48c:	4618      	mov	r0, r3
 800b48e:	3718      	adds	r7, #24
 800b490:	46bd      	mov	sp, r7
 800b492:	bd80      	pop	{r7, pc}

0800b494 <TSL2591_CalculateLux>:

float TSL2591_CalculateLux(TSL2591_t *dev, uint16_t full, uint16_t ir) {
 800b494:	b480      	push	{r7}
 800b496:	b089      	sub	sp, #36	@ 0x24
 800b498:	af00      	add	r7, sp, #0
 800b49a:	6078      	str	r0, [r7, #4]
 800b49c:	460b      	mov	r3, r1
 800b49e:	807b      	strh	r3, [r7, #2]
 800b4a0:	4613      	mov	r3, r2
 800b4a2:	803b      	strh	r3, [r7, #0]
	if ((full == 0xFFFF) || (ir == 0xFFFF)) return -1.0f;  // Overflow
 800b4a4:	887b      	ldrh	r3, [r7, #2]
 800b4a6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b4aa:	4293      	cmp	r3, r2
 800b4ac:	d004      	beq.n	800b4b8 <TSL2591_CalculateLux+0x24>
 800b4ae:	883b      	ldrh	r3, [r7, #0]
 800b4b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b4b4:	4293      	cmp	r3, r2
 800b4b6:	d101      	bne.n	800b4bc <TSL2591_CalculateLux+0x28>
 800b4b8:	4b54      	ldr	r3, [pc, #336]	@ (800b60c <TSL2591_CalculateLux+0x178>)
 800b4ba:	e09d      	b.n	800b5f8 <TSL2591_CalculateLux+0x164>

    float atime_ms, again;
	switch (dev->integrationTime) {
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	795b      	ldrb	r3, [r3, #5]
 800b4c0:	2b05      	cmp	r3, #5
 800b4c2:	d821      	bhi.n	800b508 <TSL2591_CalculateLux+0x74>
 800b4c4:	a201      	add	r2, pc, #4	@ (adr r2, 800b4cc <TSL2591_CalculateLux+0x38>)
 800b4c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4ca:	bf00      	nop
 800b4cc:	0800b4e5 	.word	0x0800b4e5
 800b4d0:	0800b4eb 	.word	0x0800b4eb
 800b4d4:	0800b4f1 	.word	0x0800b4f1
 800b4d8:	0800b4f7 	.word	0x0800b4f7
 800b4dc:	0800b4fd 	.word	0x0800b4fd
 800b4e0:	0800b503 	.word	0x0800b503
		case TSL2591_INTEGRATION_100MS: atime_ms = 100.0f; break;
 800b4e4:	4b4a      	ldr	r3, [pc, #296]	@ (800b610 <TSL2591_CalculateLux+0x17c>)
 800b4e6:	61fb      	str	r3, [r7, #28]
 800b4e8:	e011      	b.n	800b50e <TSL2591_CalculateLux+0x7a>
		case TSL2591_INTEGRATION_200MS: atime_ms = 200.0f; break;
 800b4ea:	4b4a      	ldr	r3, [pc, #296]	@ (800b614 <TSL2591_CalculateLux+0x180>)
 800b4ec:	61fb      	str	r3, [r7, #28]
 800b4ee:	e00e      	b.n	800b50e <TSL2591_CalculateLux+0x7a>
		case TSL2591_INTEGRATION_300MS: atime_ms = 300.0f; break;
 800b4f0:	4b49      	ldr	r3, [pc, #292]	@ (800b618 <TSL2591_CalculateLux+0x184>)
 800b4f2:	61fb      	str	r3, [r7, #28]
 800b4f4:	e00b      	b.n	800b50e <TSL2591_CalculateLux+0x7a>
		case TSL2591_INTEGRATION_400MS: atime_ms = 400.0f; break;
 800b4f6:	4b49      	ldr	r3, [pc, #292]	@ (800b61c <TSL2591_CalculateLux+0x188>)
 800b4f8:	61fb      	str	r3, [r7, #28]
 800b4fa:	e008      	b.n	800b50e <TSL2591_CalculateLux+0x7a>
		case TSL2591_INTEGRATION_500MS: atime_ms = 500.0f; break;
 800b4fc:	4b48      	ldr	r3, [pc, #288]	@ (800b620 <TSL2591_CalculateLux+0x18c>)
 800b4fe:	61fb      	str	r3, [r7, #28]
 800b500:	e005      	b.n	800b50e <TSL2591_CalculateLux+0x7a>
		case TSL2591_INTEGRATION_600MS: atime_ms = 600.0f; break;
 800b502:	4b48      	ldr	r3, [pc, #288]	@ (800b624 <TSL2591_CalculateLux+0x190>)
 800b504:	61fb      	str	r3, [r7, #28]
 800b506:	e002      	b.n	800b50e <TSL2591_CalculateLux+0x7a>
		default: atime_ms = 100.0f; break;
 800b508:	4b41      	ldr	r3, [pc, #260]	@ (800b610 <TSL2591_CalculateLux+0x17c>)
 800b50a:	61fb      	str	r3, [r7, #28]
 800b50c:	bf00      	nop
	}

	switch (dev->gain) {
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	791b      	ldrb	r3, [r3, #4]
 800b512:	2b30      	cmp	r3, #48	@ 0x30
 800b514:	d014      	beq.n	800b540 <TSL2591_CalculateLux+0xac>
 800b516:	2b30      	cmp	r3, #48	@ 0x30
 800b518:	dc15      	bgt.n	800b546 <TSL2591_CalculateLux+0xb2>
 800b51a:	2b20      	cmp	r3, #32
 800b51c:	d00d      	beq.n	800b53a <TSL2591_CalculateLux+0xa6>
 800b51e:	2b20      	cmp	r3, #32
 800b520:	dc11      	bgt.n	800b546 <TSL2591_CalculateLux+0xb2>
 800b522:	2b00      	cmp	r3, #0
 800b524:	d002      	beq.n	800b52c <TSL2591_CalculateLux+0x98>
 800b526:	2b10      	cmp	r3, #16
 800b528:	d004      	beq.n	800b534 <TSL2591_CalculateLux+0xa0>
 800b52a:	e00c      	b.n	800b546 <TSL2591_CalculateLux+0xb2>
		case TSL2591_GAIN_LOW:  again = 1.0f; break;
 800b52c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800b530:	61bb      	str	r3, [r7, #24]
 800b532:	e00c      	b.n	800b54e <TSL2591_CalculateLux+0xba>
		case TSL2591_GAIN_MED:  again = 25.0f; break;
 800b534:	4b3c      	ldr	r3, [pc, #240]	@ (800b628 <TSL2591_CalculateLux+0x194>)
 800b536:	61bb      	str	r3, [r7, #24]
 800b538:	e009      	b.n	800b54e <TSL2591_CalculateLux+0xba>
		case TSL2591_GAIN_HIGH: again = 428.0f; break;
 800b53a:	4b3c      	ldr	r3, [pc, #240]	@ (800b62c <TSL2591_CalculateLux+0x198>)
 800b53c:	61bb      	str	r3, [r7, #24]
 800b53e:	e006      	b.n	800b54e <TSL2591_CalculateLux+0xba>
		case TSL2591_GAIN_MAX:  again = 9876.0f; break;
 800b540:	4b3b      	ldr	r3, [pc, #236]	@ (800b630 <TSL2591_CalculateLux+0x19c>)
 800b542:	61bb      	str	r3, [r7, #24]
 800b544:	e003      	b.n	800b54e <TSL2591_CalculateLux+0xba>
		default: again = 1.0f; break;
 800b546:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800b54a:	61bb      	str	r3, [r7, #24]
 800b54c:	bf00      	nop
	}

    float cpl = (atime_ms * again) / TSL2591_LUX_DF;
 800b54e:	ed97 7a07 	vldr	s14, [r7, #28]
 800b552:	edd7 7a06 	vldr	s15, [r7, #24]
 800b556:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b55a:	eddf 6a36 	vldr	s13, [pc, #216]	@ 800b634 <TSL2591_CalculateLux+0x1a0>
 800b55e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b562:	edc7 7a03 	vstr	s15, [r7, #12]
    if (cpl <= 0.0f || full == 0) return 0.0f;
 800b566:	edd7 7a03 	vldr	s15, [r7, #12]
 800b56a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b56e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b572:	d902      	bls.n	800b57a <TSL2591_CalculateLux+0xe6>
 800b574:	887b      	ldrh	r3, [r7, #2]
 800b576:	2b00      	cmp	r3, #0
 800b578:	d102      	bne.n	800b580 <TSL2591_CalculateLux+0xec>
 800b57a:	f04f 0300 	mov.w	r3, #0
 800b57e:	e03b      	b.n	800b5f8 <TSL2591_CalculateLux+0x164>

    float lux_raw = ((float)(full - ir)) * (1.0f - ((float)ir / (float)full)) / cpl;
 800b580:	887a      	ldrh	r2, [r7, #2]
 800b582:	883b      	ldrh	r3, [r7, #0]
 800b584:	1ad3      	subs	r3, r2, r3
 800b586:	ee07 3a90 	vmov	s15, r3
 800b58a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b58e:	883b      	ldrh	r3, [r7, #0]
 800b590:	ee07 3a90 	vmov	s15, r3
 800b594:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 800b598:	887b      	ldrh	r3, [r7, #2]
 800b59a:	ee07 3a90 	vmov	s15, r3
 800b59e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b5a2:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800b5a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b5aa:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800b5ae:	ee67 6a27 	vmul.f32	s13, s14, s15
 800b5b2:	ed97 7a03 	vldr	s14, [r7, #12]
 800b5b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b5ba:	edc7 7a05 	vstr	s15, [r7, #20]
    if (lux_raw < 0.0f) lux_raw = 0.0f;
 800b5be:	edd7 7a05 	vldr	s15, [r7, #20]
 800b5c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b5c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b5ca:	d502      	bpl.n	800b5d2 <TSL2591_CalculateLux+0x13e>
 800b5cc:	f04f 0300 	mov.w	r3, #0
 800b5d0:	617b      	str	r3, [r7, #20]

    float lux_cal = (TSL2591_CALIB_A * lux_raw) + TSL2591_CALIB_B;
 800b5d2:	edd7 7a05 	vldr	s15, [r7, #20]
 800b5d6:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800b638 <TSL2591_CalculateLux+0x1a4>
 800b5da:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b5de:	edc7 7a04 	vstr	s15, [r7, #16]
    if (lux_cal < 0.0f) lux_cal = 0.0f;
 800b5e2:	edd7 7a04 	vldr	s15, [r7, #16]
 800b5e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b5ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b5ee:	d502      	bpl.n	800b5f6 <TSL2591_CalculateLux+0x162>
 800b5f0:	f04f 0300 	mov.w	r3, #0
 800b5f4:	613b      	str	r3, [r7, #16]

    return lux_cal;
 800b5f6:	693b      	ldr	r3, [r7, #16]
}
 800b5f8:	ee07 3a90 	vmov	s15, r3
 800b5fc:	eeb0 0a67 	vmov.f32	s0, s15
 800b600:	3724      	adds	r7, #36	@ 0x24
 800b602:	46bd      	mov	sp, r7
 800b604:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b608:	4770      	bx	lr
 800b60a:	bf00      	nop
 800b60c:	bf800000 	.word	0xbf800000
 800b610:	42c80000 	.word	0x42c80000
 800b614:	43480000 	.word	0x43480000
 800b618:	43960000 	.word	0x43960000
 800b61c:	43c80000 	.word	0x43c80000
 800b620:	43fa0000 	.word	0x43fa0000
 800b624:	44160000 	.word	0x44160000
 800b628:	41c80000 	.word	0x41c80000
 800b62c:	43d60000 	.word	0x43d60000
 800b630:	461a5000 	.word	0x461a5000
 800b634:	43cc0000 	.word	0x43cc0000
 800b638:	00000000 	.word	0x00000000

0800b63c <TSL2591_CalculateIrradiance>:

float TSL2591_CalculateIrradiance(float lux) {
 800b63c:	b480      	push	{r7}
 800b63e:	b083      	sub	sp, #12
 800b640:	af00      	add	r7, sp, #0
 800b642:	ed87 0a01 	vstr	s0, [r7, #4]
	return lux / TSL2591_LUM_EFF;
 800b646:	edd7 7a01 	vldr	s15, [r7, #4]
 800b64a:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 800b664 <TSL2591_CalculateIrradiance+0x28>
 800b64e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800b652:	eef0 7a66 	vmov.f32	s15, s13
}
 800b656:	eeb0 0a67 	vmov.f32	s0, s15
 800b65a:	370c      	adds	r7, #12
 800b65c:	46bd      	mov	sp, r7
 800b65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b662:	4770      	bx	lr
 800b664:	42ba0000 	.word	0x42ba0000

0800b668 <__cvt>:
 800b668:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b66c:	ec57 6b10 	vmov	r6, r7, d0
 800b670:	2f00      	cmp	r7, #0
 800b672:	460c      	mov	r4, r1
 800b674:	4619      	mov	r1, r3
 800b676:	463b      	mov	r3, r7
 800b678:	bfbb      	ittet	lt
 800b67a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b67e:	461f      	movlt	r7, r3
 800b680:	2300      	movge	r3, #0
 800b682:	232d      	movlt	r3, #45	@ 0x2d
 800b684:	700b      	strb	r3, [r1, #0]
 800b686:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b688:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b68c:	4691      	mov	r9, r2
 800b68e:	f023 0820 	bic.w	r8, r3, #32
 800b692:	bfbc      	itt	lt
 800b694:	4632      	movlt	r2, r6
 800b696:	4616      	movlt	r6, r2
 800b698:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b69c:	d005      	beq.n	800b6aa <__cvt+0x42>
 800b69e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b6a2:	d100      	bne.n	800b6a6 <__cvt+0x3e>
 800b6a4:	3401      	adds	r4, #1
 800b6a6:	2102      	movs	r1, #2
 800b6a8:	e000      	b.n	800b6ac <__cvt+0x44>
 800b6aa:	2103      	movs	r1, #3
 800b6ac:	ab03      	add	r3, sp, #12
 800b6ae:	9301      	str	r3, [sp, #4]
 800b6b0:	ab02      	add	r3, sp, #8
 800b6b2:	9300      	str	r3, [sp, #0]
 800b6b4:	ec47 6b10 	vmov	d0, r6, r7
 800b6b8:	4653      	mov	r3, sl
 800b6ba:	4622      	mov	r2, r4
 800b6bc:	f000 ff4c 	bl	800c558 <_dtoa_r>
 800b6c0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b6c4:	4605      	mov	r5, r0
 800b6c6:	d119      	bne.n	800b6fc <__cvt+0x94>
 800b6c8:	f019 0f01 	tst.w	r9, #1
 800b6cc:	d00e      	beq.n	800b6ec <__cvt+0x84>
 800b6ce:	eb00 0904 	add.w	r9, r0, r4
 800b6d2:	2200      	movs	r2, #0
 800b6d4:	2300      	movs	r3, #0
 800b6d6:	4630      	mov	r0, r6
 800b6d8:	4639      	mov	r1, r7
 800b6da:	f7f5 f9cd 	bl	8000a78 <__aeabi_dcmpeq>
 800b6de:	b108      	cbz	r0, 800b6e4 <__cvt+0x7c>
 800b6e0:	f8cd 900c 	str.w	r9, [sp, #12]
 800b6e4:	2230      	movs	r2, #48	@ 0x30
 800b6e6:	9b03      	ldr	r3, [sp, #12]
 800b6e8:	454b      	cmp	r3, r9
 800b6ea:	d31e      	bcc.n	800b72a <__cvt+0xc2>
 800b6ec:	9b03      	ldr	r3, [sp, #12]
 800b6ee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b6f0:	1b5b      	subs	r3, r3, r5
 800b6f2:	4628      	mov	r0, r5
 800b6f4:	6013      	str	r3, [r2, #0]
 800b6f6:	b004      	add	sp, #16
 800b6f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6fc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b700:	eb00 0904 	add.w	r9, r0, r4
 800b704:	d1e5      	bne.n	800b6d2 <__cvt+0x6a>
 800b706:	7803      	ldrb	r3, [r0, #0]
 800b708:	2b30      	cmp	r3, #48	@ 0x30
 800b70a:	d10a      	bne.n	800b722 <__cvt+0xba>
 800b70c:	2200      	movs	r2, #0
 800b70e:	2300      	movs	r3, #0
 800b710:	4630      	mov	r0, r6
 800b712:	4639      	mov	r1, r7
 800b714:	f7f5 f9b0 	bl	8000a78 <__aeabi_dcmpeq>
 800b718:	b918      	cbnz	r0, 800b722 <__cvt+0xba>
 800b71a:	f1c4 0401 	rsb	r4, r4, #1
 800b71e:	f8ca 4000 	str.w	r4, [sl]
 800b722:	f8da 3000 	ldr.w	r3, [sl]
 800b726:	4499      	add	r9, r3
 800b728:	e7d3      	b.n	800b6d2 <__cvt+0x6a>
 800b72a:	1c59      	adds	r1, r3, #1
 800b72c:	9103      	str	r1, [sp, #12]
 800b72e:	701a      	strb	r2, [r3, #0]
 800b730:	e7d9      	b.n	800b6e6 <__cvt+0x7e>

0800b732 <__exponent>:
 800b732:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b734:	2900      	cmp	r1, #0
 800b736:	bfba      	itte	lt
 800b738:	4249      	neglt	r1, r1
 800b73a:	232d      	movlt	r3, #45	@ 0x2d
 800b73c:	232b      	movge	r3, #43	@ 0x2b
 800b73e:	2909      	cmp	r1, #9
 800b740:	7002      	strb	r2, [r0, #0]
 800b742:	7043      	strb	r3, [r0, #1]
 800b744:	dd29      	ble.n	800b79a <__exponent+0x68>
 800b746:	f10d 0307 	add.w	r3, sp, #7
 800b74a:	461d      	mov	r5, r3
 800b74c:	270a      	movs	r7, #10
 800b74e:	461a      	mov	r2, r3
 800b750:	fbb1 f6f7 	udiv	r6, r1, r7
 800b754:	fb07 1416 	mls	r4, r7, r6, r1
 800b758:	3430      	adds	r4, #48	@ 0x30
 800b75a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b75e:	460c      	mov	r4, r1
 800b760:	2c63      	cmp	r4, #99	@ 0x63
 800b762:	f103 33ff 	add.w	r3, r3, #4294967295
 800b766:	4631      	mov	r1, r6
 800b768:	dcf1      	bgt.n	800b74e <__exponent+0x1c>
 800b76a:	3130      	adds	r1, #48	@ 0x30
 800b76c:	1e94      	subs	r4, r2, #2
 800b76e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b772:	1c41      	adds	r1, r0, #1
 800b774:	4623      	mov	r3, r4
 800b776:	42ab      	cmp	r3, r5
 800b778:	d30a      	bcc.n	800b790 <__exponent+0x5e>
 800b77a:	f10d 0309 	add.w	r3, sp, #9
 800b77e:	1a9b      	subs	r3, r3, r2
 800b780:	42ac      	cmp	r4, r5
 800b782:	bf88      	it	hi
 800b784:	2300      	movhi	r3, #0
 800b786:	3302      	adds	r3, #2
 800b788:	4403      	add	r3, r0
 800b78a:	1a18      	subs	r0, r3, r0
 800b78c:	b003      	add	sp, #12
 800b78e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b790:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b794:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b798:	e7ed      	b.n	800b776 <__exponent+0x44>
 800b79a:	2330      	movs	r3, #48	@ 0x30
 800b79c:	3130      	adds	r1, #48	@ 0x30
 800b79e:	7083      	strb	r3, [r0, #2]
 800b7a0:	70c1      	strb	r1, [r0, #3]
 800b7a2:	1d03      	adds	r3, r0, #4
 800b7a4:	e7f1      	b.n	800b78a <__exponent+0x58>
	...

0800b7a8 <_printf_float>:
 800b7a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7ac:	b08d      	sub	sp, #52	@ 0x34
 800b7ae:	460c      	mov	r4, r1
 800b7b0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b7b4:	4616      	mov	r6, r2
 800b7b6:	461f      	mov	r7, r3
 800b7b8:	4605      	mov	r5, r0
 800b7ba:	f000 fdcd 	bl	800c358 <_localeconv_r>
 800b7be:	6803      	ldr	r3, [r0, #0]
 800b7c0:	9304      	str	r3, [sp, #16]
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	f7f4 fd2c 	bl	8000220 <strlen>
 800b7c8:	2300      	movs	r3, #0
 800b7ca:	930a      	str	r3, [sp, #40]	@ 0x28
 800b7cc:	f8d8 3000 	ldr.w	r3, [r8]
 800b7d0:	9005      	str	r0, [sp, #20]
 800b7d2:	3307      	adds	r3, #7
 800b7d4:	f023 0307 	bic.w	r3, r3, #7
 800b7d8:	f103 0208 	add.w	r2, r3, #8
 800b7dc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b7e0:	f8d4 b000 	ldr.w	fp, [r4]
 800b7e4:	f8c8 2000 	str.w	r2, [r8]
 800b7e8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b7ec:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b7f0:	9307      	str	r3, [sp, #28]
 800b7f2:	f8cd 8018 	str.w	r8, [sp, #24]
 800b7f6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b7fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b7fe:	4b9c      	ldr	r3, [pc, #624]	@ (800ba70 <_printf_float+0x2c8>)
 800b800:	f04f 32ff 	mov.w	r2, #4294967295
 800b804:	f7f5 f96a 	bl	8000adc <__aeabi_dcmpun>
 800b808:	bb70      	cbnz	r0, 800b868 <_printf_float+0xc0>
 800b80a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b80e:	4b98      	ldr	r3, [pc, #608]	@ (800ba70 <_printf_float+0x2c8>)
 800b810:	f04f 32ff 	mov.w	r2, #4294967295
 800b814:	f7f5 f944 	bl	8000aa0 <__aeabi_dcmple>
 800b818:	bb30      	cbnz	r0, 800b868 <_printf_float+0xc0>
 800b81a:	2200      	movs	r2, #0
 800b81c:	2300      	movs	r3, #0
 800b81e:	4640      	mov	r0, r8
 800b820:	4649      	mov	r1, r9
 800b822:	f7f5 f933 	bl	8000a8c <__aeabi_dcmplt>
 800b826:	b110      	cbz	r0, 800b82e <_printf_float+0x86>
 800b828:	232d      	movs	r3, #45	@ 0x2d
 800b82a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b82e:	4a91      	ldr	r2, [pc, #580]	@ (800ba74 <_printf_float+0x2cc>)
 800b830:	4b91      	ldr	r3, [pc, #580]	@ (800ba78 <_printf_float+0x2d0>)
 800b832:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b836:	bf8c      	ite	hi
 800b838:	4690      	movhi	r8, r2
 800b83a:	4698      	movls	r8, r3
 800b83c:	2303      	movs	r3, #3
 800b83e:	6123      	str	r3, [r4, #16]
 800b840:	f02b 0304 	bic.w	r3, fp, #4
 800b844:	6023      	str	r3, [r4, #0]
 800b846:	f04f 0900 	mov.w	r9, #0
 800b84a:	9700      	str	r7, [sp, #0]
 800b84c:	4633      	mov	r3, r6
 800b84e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b850:	4621      	mov	r1, r4
 800b852:	4628      	mov	r0, r5
 800b854:	f000 f9d2 	bl	800bbfc <_printf_common>
 800b858:	3001      	adds	r0, #1
 800b85a:	f040 808d 	bne.w	800b978 <_printf_float+0x1d0>
 800b85e:	f04f 30ff 	mov.w	r0, #4294967295
 800b862:	b00d      	add	sp, #52	@ 0x34
 800b864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b868:	4642      	mov	r2, r8
 800b86a:	464b      	mov	r3, r9
 800b86c:	4640      	mov	r0, r8
 800b86e:	4649      	mov	r1, r9
 800b870:	f7f5 f934 	bl	8000adc <__aeabi_dcmpun>
 800b874:	b140      	cbz	r0, 800b888 <_printf_float+0xe0>
 800b876:	464b      	mov	r3, r9
 800b878:	2b00      	cmp	r3, #0
 800b87a:	bfbc      	itt	lt
 800b87c:	232d      	movlt	r3, #45	@ 0x2d
 800b87e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b882:	4a7e      	ldr	r2, [pc, #504]	@ (800ba7c <_printf_float+0x2d4>)
 800b884:	4b7e      	ldr	r3, [pc, #504]	@ (800ba80 <_printf_float+0x2d8>)
 800b886:	e7d4      	b.n	800b832 <_printf_float+0x8a>
 800b888:	6863      	ldr	r3, [r4, #4]
 800b88a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b88e:	9206      	str	r2, [sp, #24]
 800b890:	1c5a      	adds	r2, r3, #1
 800b892:	d13b      	bne.n	800b90c <_printf_float+0x164>
 800b894:	2306      	movs	r3, #6
 800b896:	6063      	str	r3, [r4, #4]
 800b898:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b89c:	2300      	movs	r3, #0
 800b89e:	6022      	str	r2, [r4, #0]
 800b8a0:	9303      	str	r3, [sp, #12]
 800b8a2:	ab0a      	add	r3, sp, #40	@ 0x28
 800b8a4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b8a8:	ab09      	add	r3, sp, #36	@ 0x24
 800b8aa:	9300      	str	r3, [sp, #0]
 800b8ac:	6861      	ldr	r1, [r4, #4]
 800b8ae:	ec49 8b10 	vmov	d0, r8, r9
 800b8b2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b8b6:	4628      	mov	r0, r5
 800b8b8:	f7ff fed6 	bl	800b668 <__cvt>
 800b8bc:	9b06      	ldr	r3, [sp, #24]
 800b8be:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b8c0:	2b47      	cmp	r3, #71	@ 0x47
 800b8c2:	4680      	mov	r8, r0
 800b8c4:	d129      	bne.n	800b91a <_printf_float+0x172>
 800b8c6:	1cc8      	adds	r0, r1, #3
 800b8c8:	db02      	blt.n	800b8d0 <_printf_float+0x128>
 800b8ca:	6863      	ldr	r3, [r4, #4]
 800b8cc:	4299      	cmp	r1, r3
 800b8ce:	dd41      	ble.n	800b954 <_printf_float+0x1ac>
 800b8d0:	f1aa 0a02 	sub.w	sl, sl, #2
 800b8d4:	fa5f fa8a 	uxtb.w	sl, sl
 800b8d8:	3901      	subs	r1, #1
 800b8da:	4652      	mov	r2, sl
 800b8dc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b8e0:	9109      	str	r1, [sp, #36]	@ 0x24
 800b8e2:	f7ff ff26 	bl	800b732 <__exponent>
 800b8e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b8e8:	1813      	adds	r3, r2, r0
 800b8ea:	2a01      	cmp	r2, #1
 800b8ec:	4681      	mov	r9, r0
 800b8ee:	6123      	str	r3, [r4, #16]
 800b8f0:	dc02      	bgt.n	800b8f8 <_printf_float+0x150>
 800b8f2:	6822      	ldr	r2, [r4, #0]
 800b8f4:	07d2      	lsls	r2, r2, #31
 800b8f6:	d501      	bpl.n	800b8fc <_printf_float+0x154>
 800b8f8:	3301      	adds	r3, #1
 800b8fa:	6123      	str	r3, [r4, #16]
 800b8fc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b900:	2b00      	cmp	r3, #0
 800b902:	d0a2      	beq.n	800b84a <_printf_float+0xa2>
 800b904:	232d      	movs	r3, #45	@ 0x2d
 800b906:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b90a:	e79e      	b.n	800b84a <_printf_float+0xa2>
 800b90c:	9a06      	ldr	r2, [sp, #24]
 800b90e:	2a47      	cmp	r2, #71	@ 0x47
 800b910:	d1c2      	bne.n	800b898 <_printf_float+0xf0>
 800b912:	2b00      	cmp	r3, #0
 800b914:	d1c0      	bne.n	800b898 <_printf_float+0xf0>
 800b916:	2301      	movs	r3, #1
 800b918:	e7bd      	b.n	800b896 <_printf_float+0xee>
 800b91a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b91e:	d9db      	bls.n	800b8d8 <_printf_float+0x130>
 800b920:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b924:	d118      	bne.n	800b958 <_printf_float+0x1b0>
 800b926:	2900      	cmp	r1, #0
 800b928:	6863      	ldr	r3, [r4, #4]
 800b92a:	dd0b      	ble.n	800b944 <_printf_float+0x19c>
 800b92c:	6121      	str	r1, [r4, #16]
 800b92e:	b913      	cbnz	r3, 800b936 <_printf_float+0x18e>
 800b930:	6822      	ldr	r2, [r4, #0]
 800b932:	07d0      	lsls	r0, r2, #31
 800b934:	d502      	bpl.n	800b93c <_printf_float+0x194>
 800b936:	3301      	adds	r3, #1
 800b938:	440b      	add	r3, r1
 800b93a:	6123      	str	r3, [r4, #16]
 800b93c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b93e:	f04f 0900 	mov.w	r9, #0
 800b942:	e7db      	b.n	800b8fc <_printf_float+0x154>
 800b944:	b913      	cbnz	r3, 800b94c <_printf_float+0x1a4>
 800b946:	6822      	ldr	r2, [r4, #0]
 800b948:	07d2      	lsls	r2, r2, #31
 800b94a:	d501      	bpl.n	800b950 <_printf_float+0x1a8>
 800b94c:	3302      	adds	r3, #2
 800b94e:	e7f4      	b.n	800b93a <_printf_float+0x192>
 800b950:	2301      	movs	r3, #1
 800b952:	e7f2      	b.n	800b93a <_printf_float+0x192>
 800b954:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b958:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b95a:	4299      	cmp	r1, r3
 800b95c:	db05      	blt.n	800b96a <_printf_float+0x1c2>
 800b95e:	6823      	ldr	r3, [r4, #0]
 800b960:	6121      	str	r1, [r4, #16]
 800b962:	07d8      	lsls	r0, r3, #31
 800b964:	d5ea      	bpl.n	800b93c <_printf_float+0x194>
 800b966:	1c4b      	adds	r3, r1, #1
 800b968:	e7e7      	b.n	800b93a <_printf_float+0x192>
 800b96a:	2900      	cmp	r1, #0
 800b96c:	bfd4      	ite	le
 800b96e:	f1c1 0202 	rsble	r2, r1, #2
 800b972:	2201      	movgt	r2, #1
 800b974:	4413      	add	r3, r2
 800b976:	e7e0      	b.n	800b93a <_printf_float+0x192>
 800b978:	6823      	ldr	r3, [r4, #0]
 800b97a:	055a      	lsls	r2, r3, #21
 800b97c:	d407      	bmi.n	800b98e <_printf_float+0x1e6>
 800b97e:	6923      	ldr	r3, [r4, #16]
 800b980:	4642      	mov	r2, r8
 800b982:	4631      	mov	r1, r6
 800b984:	4628      	mov	r0, r5
 800b986:	47b8      	blx	r7
 800b988:	3001      	adds	r0, #1
 800b98a:	d12b      	bne.n	800b9e4 <_printf_float+0x23c>
 800b98c:	e767      	b.n	800b85e <_printf_float+0xb6>
 800b98e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b992:	f240 80dd 	bls.w	800bb50 <_printf_float+0x3a8>
 800b996:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b99a:	2200      	movs	r2, #0
 800b99c:	2300      	movs	r3, #0
 800b99e:	f7f5 f86b 	bl	8000a78 <__aeabi_dcmpeq>
 800b9a2:	2800      	cmp	r0, #0
 800b9a4:	d033      	beq.n	800ba0e <_printf_float+0x266>
 800b9a6:	4a37      	ldr	r2, [pc, #220]	@ (800ba84 <_printf_float+0x2dc>)
 800b9a8:	2301      	movs	r3, #1
 800b9aa:	4631      	mov	r1, r6
 800b9ac:	4628      	mov	r0, r5
 800b9ae:	47b8      	blx	r7
 800b9b0:	3001      	adds	r0, #1
 800b9b2:	f43f af54 	beq.w	800b85e <_printf_float+0xb6>
 800b9b6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b9ba:	4543      	cmp	r3, r8
 800b9bc:	db02      	blt.n	800b9c4 <_printf_float+0x21c>
 800b9be:	6823      	ldr	r3, [r4, #0]
 800b9c0:	07d8      	lsls	r0, r3, #31
 800b9c2:	d50f      	bpl.n	800b9e4 <_printf_float+0x23c>
 800b9c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b9c8:	4631      	mov	r1, r6
 800b9ca:	4628      	mov	r0, r5
 800b9cc:	47b8      	blx	r7
 800b9ce:	3001      	adds	r0, #1
 800b9d0:	f43f af45 	beq.w	800b85e <_printf_float+0xb6>
 800b9d4:	f04f 0900 	mov.w	r9, #0
 800b9d8:	f108 38ff 	add.w	r8, r8, #4294967295
 800b9dc:	f104 0a1a 	add.w	sl, r4, #26
 800b9e0:	45c8      	cmp	r8, r9
 800b9e2:	dc09      	bgt.n	800b9f8 <_printf_float+0x250>
 800b9e4:	6823      	ldr	r3, [r4, #0]
 800b9e6:	079b      	lsls	r3, r3, #30
 800b9e8:	f100 8103 	bmi.w	800bbf2 <_printf_float+0x44a>
 800b9ec:	68e0      	ldr	r0, [r4, #12]
 800b9ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b9f0:	4298      	cmp	r0, r3
 800b9f2:	bfb8      	it	lt
 800b9f4:	4618      	movlt	r0, r3
 800b9f6:	e734      	b.n	800b862 <_printf_float+0xba>
 800b9f8:	2301      	movs	r3, #1
 800b9fa:	4652      	mov	r2, sl
 800b9fc:	4631      	mov	r1, r6
 800b9fe:	4628      	mov	r0, r5
 800ba00:	47b8      	blx	r7
 800ba02:	3001      	adds	r0, #1
 800ba04:	f43f af2b 	beq.w	800b85e <_printf_float+0xb6>
 800ba08:	f109 0901 	add.w	r9, r9, #1
 800ba0c:	e7e8      	b.n	800b9e0 <_printf_float+0x238>
 800ba0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	dc39      	bgt.n	800ba88 <_printf_float+0x2e0>
 800ba14:	4a1b      	ldr	r2, [pc, #108]	@ (800ba84 <_printf_float+0x2dc>)
 800ba16:	2301      	movs	r3, #1
 800ba18:	4631      	mov	r1, r6
 800ba1a:	4628      	mov	r0, r5
 800ba1c:	47b8      	blx	r7
 800ba1e:	3001      	adds	r0, #1
 800ba20:	f43f af1d 	beq.w	800b85e <_printf_float+0xb6>
 800ba24:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ba28:	ea59 0303 	orrs.w	r3, r9, r3
 800ba2c:	d102      	bne.n	800ba34 <_printf_float+0x28c>
 800ba2e:	6823      	ldr	r3, [r4, #0]
 800ba30:	07d9      	lsls	r1, r3, #31
 800ba32:	d5d7      	bpl.n	800b9e4 <_printf_float+0x23c>
 800ba34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ba38:	4631      	mov	r1, r6
 800ba3a:	4628      	mov	r0, r5
 800ba3c:	47b8      	blx	r7
 800ba3e:	3001      	adds	r0, #1
 800ba40:	f43f af0d 	beq.w	800b85e <_printf_float+0xb6>
 800ba44:	f04f 0a00 	mov.w	sl, #0
 800ba48:	f104 0b1a 	add.w	fp, r4, #26
 800ba4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba4e:	425b      	negs	r3, r3
 800ba50:	4553      	cmp	r3, sl
 800ba52:	dc01      	bgt.n	800ba58 <_printf_float+0x2b0>
 800ba54:	464b      	mov	r3, r9
 800ba56:	e793      	b.n	800b980 <_printf_float+0x1d8>
 800ba58:	2301      	movs	r3, #1
 800ba5a:	465a      	mov	r2, fp
 800ba5c:	4631      	mov	r1, r6
 800ba5e:	4628      	mov	r0, r5
 800ba60:	47b8      	blx	r7
 800ba62:	3001      	adds	r0, #1
 800ba64:	f43f aefb 	beq.w	800b85e <_printf_float+0xb6>
 800ba68:	f10a 0a01 	add.w	sl, sl, #1
 800ba6c:	e7ee      	b.n	800ba4c <_printf_float+0x2a4>
 800ba6e:	bf00      	nop
 800ba70:	7fefffff 	.word	0x7fefffff
 800ba74:	0800e824 	.word	0x0800e824
 800ba78:	0800e820 	.word	0x0800e820
 800ba7c:	0800e82c 	.word	0x0800e82c
 800ba80:	0800e828 	.word	0x0800e828
 800ba84:	0800e830 	.word	0x0800e830
 800ba88:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ba8a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ba8e:	4553      	cmp	r3, sl
 800ba90:	bfa8      	it	ge
 800ba92:	4653      	movge	r3, sl
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	4699      	mov	r9, r3
 800ba98:	dc36      	bgt.n	800bb08 <_printf_float+0x360>
 800ba9a:	f04f 0b00 	mov.w	fp, #0
 800ba9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800baa2:	f104 021a 	add.w	r2, r4, #26
 800baa6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800baa8:	9306      	str	r3, [sp, #24]
 800baaa:	eba3 0309 	sub.w	r3, r3, r9
 800baae:	455b      	cmp	r3, fp
 800bab0:	dc31      	bgt.n	800bb16 <_printf_float+0x36e>
 800bab2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bab4:	459a      	cmp	sl, r3
 800bab6:	dc3a      	bgt.n	800bb2e <_printf_float+0x386>
 800bab8:	6823      	ldr	r3, [r4, #0]
 800baba:	07da      	lsls	r2, r3, #31
 800babc:	d437      	bmi.n	800bb2e <_printf_float+0x386>
 800babe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bac0:	ebaa 0903 	sub.w	r9, sl, r3
 800bac4:	9b06      	ldr	r3, [sp, #24]
 800bac6:	ebaa 0303 	sub.w	r3, sl, r3
 800baca:	4599      	cmp	r9, r3
 800bacc:	bfa8      	it	ge
 800bace:	4699      	movge	r9, r3
 800bad0:	f1b9 0f00 	cmp.w	r9, #0
 800bad4:	dc33      	bgt.n	800bb3e <_printf_float+0x396>
 800bad6:	f04f 0800 	mov.w	r8, #0
 800bada:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bade:	f104 0b1a 	add.w	fp, r4, #26
 800bae2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bae4:	ebaa 0303 	sub.w	r3, sl, r3
 800bae8:	eba3 0309 	sub.w	r3, r3, r9
 800baec:	4543      	cmp	r3, r8
 800baee:	f77f af79 	ble.w	800b9e4 <_printf_float+0x23c>
 800baf2:	2301      	movs	r3, #1
 800baf4:	465a      	mov	r2, fp
 800baf6:	4631      	mov	r1, r6
 800baf8:	4628      	mov	r0, r5
 800bafa:	47b8      	blx	r7
 800bafc:	3001      	adds	r0, #1
 800bafe:	f43f aeae 	beq.w	800b85e <_printf_float+0xb6>
 800bb02:	f108 0801 	add.w	r8, r8, #1
 800bb06:	e7ec      	b.n	800bae2 <_printf_float+0x33a>
 800bb08:	4642      	mov	r2, r8
 800bb0a:	4631      	mov	r1, r6
 800bb0c:	4628      	mov	r0, r5
 800bb0e:	47b8      	blx	r7
 800bb10:	3001      	adds	r0, #1
 800bb12:	d1c2      	bne.n	800ba9a <_printf_float+0x2f2>
 800bb14:	e6a3      	b.n	800b85e <_printf_float+0xb6>
 800bb16:	2301      	movs	r3, #1
 800bb18:	4631      	mov	r1, r6
 800bb1a:	4628      	mov	r0, r5
 800bb1c:	9206      	str	r2, [sp, #24]
 800bb1e:	47b8      	blx	r7
 800bb20:	3001      	adds	r0, #1
 800bb22:	f43f ae9c 	beq.w	800b85e <_printf_float+0xb6>
 800bb26:	9a06      	ldr	r2, [sp, #24]
 800bb28:	f10b 0b01 	add.w	fp, fp, #1
 800bb2c:	e7bb      	b.n	800baa6 <_printf_float+0x2fe>
 800bb2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb32:	4631      	mov	r1, r6
 800bb34:	4628      	mov	r0, r5
 800bb36:	47b8      	blx	r7
 800bb38:	3001      	adds	r0, #1
 800bb3a:	d1c0      	bne.n	800babe <_printf_float+0x316>
 800bb3c:	e68f      	b.n	800b85e <_printf_float+0xb6>
 800bb3e:	9a06      	ldr	r2, [sp, #24]
 800bb40:	464b      	mov	r3, r9
 800bb42:	4442      	add	r2, r8
 800bb44:	4631      	mov	r1, r6
 800bb46:	4628      	mov	r0, r5
 800bb48:	47b8      	blx	r7
 800bb4a:	3001      	adds	r0, #1
 800bb4c:	d1c3      	bne.n	800bad6 <_printf_float+0x32e>
 800bb4e:	e686      	b.n	800b85e <_printf_float+0xb6>
 800bb50:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bb54:	f1ba 0f01 	cmp.w	sl, #1
 800bb58:	dc01      	bgt.n	800bb5e <_printf_float+0x3b6>
 800bb5a:	07db      	lsls	r3, r3, #31
 800bb5c:	d536      	bpl.n	800bbcc <_printf_float+0x424>
 800bb5e:	2301      	movs	r3, #1
 800bb60:	4642      	mov	r2, r8
 800bb62:	4631      	mov	r1, r6
 800bb64:	4628      	mov	r0, r5
 800bb66:	47b8      	blx	r7
 800bb68:	3001      	adds	r0, #1
 800bb6a:	f43f ae78 	beq.w	800b85e <_printf_float+0xb6>
 800bb6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb72:	4631      	mov	r1, r6
 800bb74:	4628      	mov	r0, r5
 800bb76:	47b8      	blx	r7
 800bb78:	3001      	adds	r0, #1
 800bb7a:	f43f ae70 	beq.w	800b85e <_printf_float+0xb6>
 800bb7e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bb82:	2200      	movs	r2, #0
 800bb84:	2300      	movs	r3, #0
 800bb86:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bb8a:	f7f4 ff75 	bl	8000a78 <__aeabi_dcmpeq>
 800bb8e:	b9c0      	cbnz	r0, 800bbc2 <_printf_float+0x41a>
 800bb90:	4653      	mov	r3, sl
 800bb92:	f108 0201 	add.w	r2, r8, #1
 800bb96:	4631      	mov	r1, r6
 800bb98:	4628      	mov	r0, r5
 800bb9a:	47b8      	blx	r7
 800bb9c:	3001      	adds	r0, #1
 800bb9e:	d10c      	bne.n	800bbba <_printf_float+0x412>
 800bba0:	e65d      	b.n	800b85e <_printf_float+0xb6>
 800bba2:	2301      	movs	r3, #1
 800bba4:	465a      	mov	r2, fp
 800bba6:	4631      	mov	r1, r6
 800bba8:	4628      	mov	r0, r5
 800bbaa:	47b8      	blx	r7
 800bbac:	3001      	adds	r0, #1
 800bbae:	f43f ae56 	beq.w	800b85e <_printf_float+0xb6>
 800bbb2:	f108 0801 	add.w	r8, r8, #1
 800bbb6:	45d0      	cmp	r8, sl
 800bbb8:	dbf3      	blt.n	800bba2 <_printf_float+0x3fa>
 800bbba:	464b      	mov	r3, r9
 800bbbc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bbc0:	e6df      	b.n	800b982 <_printf_float+0x1da>
 800bbc2:	f04f 0800 	mov.w	r8, #0
 800bbc6:	f104 0b1a 	add.w	fp, r4, #26
 800bbca:	e7f4      	b.n	800bbb6 <_printf_float+0x40e>
 800bbcc:	2301      	movs	r3, #1
 800bbce:	4642      	mov	r2, r8
 800bbd0:	e7e1      	b.n	800bb96 <_printf_float+0x3ee>
 800bbd2:	2301      	movs	r3, #1
 800bbd4:	464a      	mov	r2, r9
 800bbd6:	4631      	mov	r1, r6
 800bbd8:	4628      	mov	r0, r5
 800bbda:	47b8      	blx	r7
 800bbdc:	3001      	adds	r0, #1
 800bbde:	f43f ae3e 	beq.w	800b85e <_printf_float+0xb6>
 800bbe2:	f108 0801 	add.w	r8, r8, #1
 800bbe6:	68e3      	ldr	r3, [r4, #12]
 800bbe8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bbea:	1a5b      	subs	r3, r3, r1
 800bbec:	4543      	cmp	r3, r8
 800bbee:	dcf0      	bgt.n	800bbd2 <_printf_float+0x42a>
 800bbf0:	e6fc      	b.n	800b9ec <_printf_float+0x244>
 800bbf2:	f04f 0800 	mov.w	r8, #0
 800bbf6:	f104 0919 	add.w	r9, r4, #25
 800bbfa:	e7f4      	b.n	800bbe6 <_printf_float+0x43e>

0800bbfc <_printf_common>:
 800bbfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc00:	4616      	mov	r6, r2
 800bc02:	4698      	mov	r8, r3
 800bc04:	688a      	ldr	r2, [r1, #8]
 800bc06:	690b      	ldr	r3, [r1, #16]
 800bc08:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bc0c:	4293      	cmp	r3, r2
 800bc0e:	bfb8      	it	lt
 800bc10:	4613      	movlt	r3, r2
 800bc12:	6033      	str	r3, [r6, #0]
 800bc14:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bc18:	4607      	mov	r7, r0
 800bc1a:	460c      	mov	r4, r1
 800bc1c:	b10a      	cbz	r2, 800bc22 <_printf_common+0x26>
 800bc1e:	3301      	adds	r3, #1
 800bc20:	6033      	str	r3, [r6, #0]
 800bc22:	6823      	ldr	r3, [r4, #0]
 800bc24:	0699      	lsls	r1, r3, #26
 800bc26:	bf42      	ittt	mi
 800bc28:	6833      	ldrmi	r3, [r6, #0]
 800bc2a:	3302      	addmi	r3, #2
 800bc2c:	6033      	strmi	r3, [r6, #0]
 800bc2e:	6825      	ldr	r5, [r4, #0]
 800bc30:	f015 0506 	ands.w	r5, r5, #6
 800bc34:	d106      	bne.n	800bc44 <_printf_common+0x48>
 800bc36:	f104 0a19 	add.w	sl, r4, #25
 800bc3a:	68e3      	ldr	r3, [r4, #12]
 800bc3c:	6832      	ldr	r2, [r6, #0]
 800bc3e:	1a9b      	subs	r3, r3, r2
 800bc40:	42ab      	cmp	r3, r5
 800bc42:	dc26      	bgt.n	800bc92 <_printf_common+0x96>
 800bc44:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bc48:	6822      	ldr	r2, [r4, #0]
 800bc4a:	3b00      	subs	r3, #0
 800bc4c:	bf18      	it	ne
 800bc4e:	2301      	movne	r3, #1
 800bc50:	0692      	lsls	r2, r2, #26
 800bc52:	d42b      	bmi.n	800bcac <_printf_common+0xb0>
 800bc54:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bc58:	4641      	mov	r1, r8
 800bc5a:	4638      	mov	r0, r7
 800bc5c:	47c8      	blx	r9
 800bc5e:	3001      	adds	r0, #1
 800bc60:	d01e      	beq.n	800bca0 <_printf_common+0xa4>
 800bc62:	6823      	ldr	r3, [r4, #0]
 800bc64:	6922      	ldr	r2, [r4, #16]
 800bc66:	f003 0306 	and.w	r3, r3, #6
 800bc6a:	2b04      	cmp	r3, #4
 800bc6c:	bf02      	ittt	eq
 800bc6e:	68e5      	ldreq	r5, [r4, #12]
 800bc70:	6833      	ldreq	r3, [r6, #0]
 800bc72:	1aed      	subeq	r5, r5, r3
 800bc74:	68a3      	ldr	r3, [r4, #8]
 800bc76:	bf0c      	ite	eq
 800bc78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bc7c:	2500      	movne	r5, #0
 800bc7e:	4293      	cmp	r3, r2
 800bc80:	bfc4      	itt	gt
 800bc82:	1a9b      	subgt	r3, r3, r2
 800bc84:	18ed      	addgt	r5, r5, r3
 800bc86:	2600      	movs	r6, #0
 800bc88:	341a      	adds	r4, #26
 800bc8a:	42b5      	cmp	r5, r6
 800bc8c:	d11a      	bne.n	800bcc4 <_printf_common+0xc8>
 800bc8e:	2000      	movs	r0, #0
 800bc90:	e008      	b.n	800bca4 <_printf_common+0xa8>
 800bc92:	2301      	movs	r3, #1
 800bc94:	4652      	mov	r2, sl
 800bc96:	4641      	mov	r1, r8
 800bc98:	4638      	mov	r0, r7
 800bc9a:	47c8      	blx	r9
 800bc9c:	3001      	adds	r0, #1
 800bc9e:	d103      	bne.n	800bca8 <_printf_common+0xac>
 800bca0:	f04f 30ff 	mov.w	r0, #4294967295
 800bca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bca8:	3501      	adds	r5, #1
 800bcaa:	e7c6      	b.n	800bc3a <_printf_common+0x3e>
 800bcac:	18e1      	adds	r1, r4, r3
 800bcae:	1c5a      	adds	r2, r3, #1
 800bcb0:	2030      	movs	r0, #48	@ 0x30
 800bcb2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bcb6:	4422      	add	r2, r4
 800bcb8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bcbc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bcc0:	3302      	adds	r3, #2
 800bcc2:	e7c7      	b.n	800bc54 <_printf_common+0x58>
 800bcc4:	2301      	movs	r3, #1
 800bcc6:	4622      	mov	r2, r4
 800bcc8:	4641      	mov	r1, r8
 800bcca:	4638      	mov	r0, r7
 800bccc:	47c8      	blx	r9
 800bcce:	3001      	adds	r0, #1
 800bcd0:	d0e6      	beq.n	800bca0 <_printf_common+0xa4>
 800bcd2:	3601      	adds	r6, #1
 800bcd4:	e7d9      	b.n	800bc8a <_printf_common+0x8e>
	...

0800bcd8 <_printf_i>:
 800bcd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bcdc:	7e0f      	ldrb	r7, [r1, #24]
 800bcde:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bce0:	2f78      	cmp	r7, #120	@ 0x78
 800bce2:	4691      	mov	r9, r2
 800bce4:	4680      	mov	r8, r0
 800bce6:	460c      	mov	r4, r1
 800bce8:	469a      	mov	sl, r3
 800bcea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bcee:	d807      	bhi.n	800bd00 <_printf_i+0x28>
 800bcf0:	2f62      	cmp	r7, #98	@ 0x62
 800bcf2:	d80a      	bhi.n	800bd0a <_printf_i+0x32>
 800bcf4:	2f00      	cmp	r7, #0
 800bcf6:	f000 80d1 	beq.w	800be9c <_printf_i+0x1c4>
 800bcfa:	2f58      	cmp	r7, #88	@ 0x58
 800bcfc:	f000 80b8 	beq.w	800be70 <_printf_i+0x198>
 800bd00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bd04:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bd08:	e03a      	b.n	800bd80 <_printf_i+0xa8>
 800bd0a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bd0e:	2b15      	cmp	r3, #21
 800bd10:	d8f6      	bhi.n	800bd00 <_printf_i+0x28>
 800bd12:	a101      	add	r1, pc, #4	@ (adr r1, 800bd18 <_printf_i+0x40>)
 800bd14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bd18:	0800bd71 	.word	0x0800bd71
 800bd1c:	0800bd85 	.word	0x0800bd85
 800bd20:	0800bd01 	.word	0x0800bd01
 800bd24:	0800bd01 	.word	0x0800bd01
 800bd28:	0800bd01 	.word	0x0800bd01
 800bd2c:	0800bd01 	.word	0x0800bd01
 800bd30:	0800bd85 	.word	0x0800bd85
 800bd34:	0800bd01 	.word	0x0800bd01
 800bd38:	0800bd01 	.word	0x0800bd01
 800bd3c:	0800bd01 	.word	0x0800bd01
 800bd40:	0800bd01 	.word	0x0800bd01
 800bd44:	0800be83 	.word	0x0800be83
 800bd48:	0800bdaf 	.word	0x0800bdaf
 800bd4c:	0800be3d 	.word	0x0800be3d
 800bd50:	0800bd01 	.word	0x0800bd01
 800bd54:	0800bd01 	.word	0x0800bd01
 800bd58:	0800bea5 	.word	0x0800bea5
 800bd5c:	0800bd01 	.word	0x0800bd01
 800bd60:	0800bdaf 	.word	0x0800bdaf
 800bd64:	0800bd01 	.word	0x0800bd01
 800bd68:	0800bd01 	.word	0x0800bd01
 800bd6c:	0800be45 	.word	0x0800be45
 800bd70:	6833      	ldr	r3, [r6, #0]
 800bd72:	1d1a      	adds	r2, r3, #4
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	6032      	str	r2, [r6, #0]
 800bd78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bd7c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bd80:	2301      	movs	r3, #1
 800bd82:	e09c      	b.n	800bebe <_printf_i+0x1e6>
 800bd84:	6833      	ldr	r3, [r6, #0]
 800bd86:	6820      	ldr	r0, [r4, #0]
 800bd88:	1d19      	adds	r1, r3, #4
 800bd8a:	6031      	str	r1, [r6, #0]
 800bd8c:	0606      	lsls	r6, r0, #24
 800bd8e:	d501      	bpl.n	800bd94 <_printf_i+0xbc>
 800bd90:	681d      	ldr	r5, [r3, #0]
 800bd92:	e003      	b.n	800bd9c <_printf_i+0xc4>
 800bd94:	0645      	lsls	r5, r0, #25
 800bd96:	d5fb      	bpl.n	800bd90 <_printf_i+0xb8>
 800bd98:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bd9c:	2d00      	cmp	r5, #0
 800bd9e:	da03      	bge.n	800bda8 <_printf_i+0xd0>
 800bda0:	232d      	movs	r3, #45	@ 0x2d
 800bda2:	426d      	negs	r5, r5
 800bda4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bda8:	4858      	ldr	r0, [pc, #352]	@ (800bf0c <_printf_i+0x234>)
 800bdaa:	230a      	movs	r3, #10
 800bdac:	e011      	b.n	800bdd2 <_printf_i+0xfa>
 800bdae:	6821      	ldr	r1, [r4, #0]
 800bdb0:	6833      	ldr	r3, [r6, #0]
 800bdb2:	0608      	lsls	r0, r1, #24
 800bdb4:	f853 5b04 	ldr.w	r5, [r3], #4
 800bdb8:	d402      	bmi.n	800bdc0 <_printf_i+0xe8>
 800bdba:	0649      	lsls	r1, r1, #25
 800bdbc:	bf48      	it	mi
 800bdbe:	b2ad      	uxthmi	r5, r5
 800bdc0:	2f6f      	cmp	r7, #111	@ 0x6f
 800bdc2:	4852      	ldr	r0, [pc, #328]	@ (800bf0c <_printf_i+0x234>)
 800bdc4:	6033      	str	r3, [r6, #0]
 800bdc6:	bf14      	ite	ne
 800bdc8:	230a      	movne	r3, #10
 800bdca:	2308      	moveq	r3, #8
 800bdcc:	2100      	movs	r1, #0
 800bdce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bdd2:	6866      	ldr	r6, [r4, #4]
 800bdd4:	60a6      	str	r6, [r4, #8]
 800bdd6:	2e00      	cmp	r6, #0
 800bdd8:	db05      	blt.n	800bde6 <_printf_i+0x10e>
 800bdda:	6821      	ldr	r1, [r4, #0]
 800bddc:	432e      	orrs	r6, r5
 800bdde:	f021 0104 	bic.w	r1, r1, #4
 800bde2:	6021      	str	r1, [r4, #0]
 800bde4:	d04b      	beq.n	800be7e <_printf_i+0x1a6>
 800bde6:	4616      	mov	r6, r2
 800bde8:	fbb5 f1f3 	udiv	r1, r5, r3
 800bdec:	fb03 5711 	mls	r7, r3, r1, r5
 800bdf0:	5dc7      	ldrb	r7, [r0, r7]
 800bdf2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bdf6:	462f      	mov	r7, r5
 800bdf8:	42bb      	cmp	r3, r7
 800bdfa:	460d      	mov	r5, r1
 800bdfc:	d9f4      	bls.n	800bde8 <_printf_i+0x110>
 800bdfe:	2b08      	cmp	r3, #8
 800be00:	d10b      	bne.n	800be1a <_printf_i+0x142>
 800be02:	6823      	ldr	r3, [r4, #0]
 800be04:	07df      	lsls	r7, r3, #31
 800be06:	d508      	bpl.n	800be1a <_printf_i+0x142>
 800be08:	6923      	ldr	r3, [r4, #16]
 800be0a:	6861      	ldr	r1, [r4, #4]
 800be0c:	4299      	cmp	r1, r3
 800be0e:	bfde      	ittt	le
 800be10:	2330      	movle	r3, #48	@ 0x30
 800be12:	f806 3c01 	strble.w	r3, [r6, #-1]
 800be16:	f106 36ff 	addle.w	r6, r6, #4294967295
 800be1a:	1b92      	subs	r2, r2, r6
 800be1c:	6122      	str	r2, [r4, #16]
 800be1e:	f8cd a000 	str.w	sl, [sp]
 800be22:	464b      	mov	r3, r9
 800be24:	aa03      	add	r2, sp, #12
 800be26:	4621      	mov	r1, r4
 800be28:	4640      	mov	r0, r8
 800be2a:	f7ff fee7 	bl	800bbfc <_printf_common>
 800be2e:	3001      	adds	r0, #1
 800be30:	d14a      	bne.n	800bec8 <_printf_i+0x1f0>
 800be32:	f04f 30ff 	mov.w	r0, #4294967295
 800be36:	b004      	add	sp, #16
 800be38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be3c:	6823      	ldr	r3, [r4, #0]
 800be3e:	f043 0320 	orr.w	r3, r3, #32
 800be42:	6023      	str	r3, [r4, #0]
 800be44:	4832      	ldr	r0, [pc, #200]	@ (800bf10 <_printf_i+0x238>)
 800be46:	2778      	movs	r7, #120	@ 0x78
 800be48:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800be4c:	6823      	ldr	r3, [r4, #0]
 800be4e:	6831      	ldr	r1, [r6, #0]
 800be50:	061f      	lsls	r7, r3, #24
 800be52:	f851 5b04 	ldr.w	r5, [r1], #4
 800be56:	d402      	bmi.n	800be5e <_printf_i+0x186>
 800be58:	065f      	lsls	r7, r3, #25
 800be5a:	bf48      	it	mi
 800be5c:	b2ad      	uxthmi	r5, r5
 800be5e:	6031      	str	r1, [r6, #0]
 800be60:	07d9      	lsls	r1, r3, #31
 800be62:	bf44      	itt	mi
 800be64:	f043 0320 	orrmi.w	r3, r3, #32
 800be68:	6023      	strmi	r3, [r4, #0]
 800be6a:	b11d      	cbz	r5, 800be74 <_printf_i+0x19c>
 800be6c:	2310      	movs	r3, #16
 800be6e:	e7ad      	b.n	800bdcc <_printf_i+0xf4>
 800be70:	4826      	ldr	r0, [pc, #152]	@ (800bf0c <_printf_i+0x234>)
 800be72:	e7e9      	b.n	800be48 <_printf_i+0x170>
 800be74:	6823      	ldr	r3, [r4, #0]
 800be76:	f023 0320 	bic.w	r3, r3, #32
 800be7a:	6023      	str	r3, [r4, #0]
 800be7c:	e7f6      	b.n	800be6c <_printf_i+0x194>
 800be7e:	4616      	mov	r6, r2
 800be80:	e7bd      	b.n	800bdfe <_printf_i+0x126>
 800be82:	6833      	ldr	r3, [r6, #0]
 800be84:	6825      	ldr	r5, [r4, #0]
 800be86:	6961      	ldr	r1, [r4, #20]
 800be88:	1d18      	adds	r0, r3, #4
 800be8a:	6030      	str	r0, [r6, #0]
 800be8c:	062e      	lsls	r6, r5, #24
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	d501      	bpl.n	800be96 <_printf_i+0x1be>
 800be92:	6019      	str	r1, [r3, #0]
 800be94:	e002      	b.n	800be9c <_printf_i+0x1c4>
 800be96:	0668      	lsls	r0, r5, #25
 800be98:	d5fb      	bpl.n	800be92 <_printf_i+0x1ba>
 800be9a:	8019      	strh	r1, [r3, #0]
 800be9c:	2300      	movs	r3, #0
 800be9e:	6123      	str	r3, [r4, #16]
 800bea0:	4616      	mov	r6, r2
 800bea2:	e7bc      	b.n	800be1e <_printf_i+0x146>
 800bea4:	6833      	ldr	r3, [r6, #0]
 800bea6:	1d1a      	adds	r2, r3, #4
 800bea8:	6032      	str	r2, [r6, #0]
 800beaa:	681e      	ldr	r6, [r3, #0]
 800beac:	6862      	ldr	r2, [r4, #4]
 800beae:	2100      	movs	r1, #0
 800beb0:	4630      	mov	r0, r6
 800beb2:	f7f4 f965 	bl	8000180 <memchr>
 800beb6:	b108      	cbz	r0, 800bebc <_printf_i+0x1e4>
 800beb8:	1b80      	subs	r0, r0, r6
 800beba:	6060      	str	r0, [r4, #4]
 800bebc:	6863      	ldr	r3, [r4, #4]
 800bebe:	6123      	str	r3, [r4, #16]
 800bec0:	2300      	movs	r3, #0
 800bec2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bec6:	e7aa      	b.n	800be1e <_printf_i+0x146>
 800bec8:	6923      	ldr	r3, [r4, #16]
 800beca:	4632      	mov	r2, r6
 800becc:	4649      	mov	r1, r9
 800bece:	4640      	mov	r0, r8
 800bed0:	47d0      	blx	sl
 800bed2:	3001      	adds	r0, #1
 800bed4:	d0ad      	beq.n	800be32 <_printf_i+0x15a>
 800bed6:	6823      	ldr	r3, [r4, #0]
 800bed8:	079b      	lsls	r3, r3, #30
 800beda:	d413      	bmi.n	800bf04 <_printf_i+0x22c>
 800bedc:	68e0      	ldr	r0, [r4, #12]
 800bede:	9b03      	ldr	r3, [sp, #12]
 800bee0:	4298      	cmp	r0, r3
 800bee2:	bfb8      	it	lt
 800bee4:	4618      	movlt	r0, r3
 800bee6:	e7a6      	b.n	800be36 <_printf_i+0x15e>
 800bee8:	2301      	movs	r3, #1
 800beea:	4632      	mov	r2, r6
 800beec:	4649      	mov	r1, r9
 800beee:	4640      	mov	r0, r8
 800bef0:	47d0      	blx	sl
 800bef2:	3001      	adds	r0, #1
 800bef4:	d09d      	beq.n	800be32 <_printf_i+0x15a>
 800bef6:	3501      	adds	r5, #1
 800bef8:	68e3      	ldr	r3, [r4, #12]
 800befa:	9903      	ldr	r1, [sp, #12]
 800befc:	1a5b      	subs	r3, r3, r1
 800befe:	42ab      	cmp	r3, r5
 800bf00:	dcf2      	bgt.n	800bee8 <_printf_i+0x210>
 800bf02:	e7eb      	b.n	800bedc <_printf_i+0x204>
 800bf04:	2500      	movs	r5, #0
 800bf06:	f104 0619 	add.w	r6, r4, #25
 800bf0a:	e7f5      	b.n	800bef8 <_printf_i+0x220>
 800bf0c:	0800e832 	.word	0x0800e832
 800bf10:	0800e843 	.word	0x0800e843

0800bf14 <std>:
 800bf14:	2300      	movs	r3, #0
 800bf16:	b510      	push	{r4, lr}
 800bf18:	4604      	mov	r4, r0
 800bf1a:	e9c0 3300 	strd	r3, r3, [r0]
 800bf1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bf22:	6083      	str	r3, [r0, #8]
 800bf24:	8181      	strh	r1, [r0, #12]
 800bf26:	6643      	str	r3, [r0, #100]	@ 0x64
 800bf28:	81c2      	strh	r2, [r0, #14]
 800bf2a:	6183      	str	r3, [r0, #24]
 800bf2c:	4619      	mov	r1, r3
 800bf2e:	2208      	movs	r2, #8
 800bf30:	305c      	adds	r0, #92	@ 0x5c
 800bf32:	f000 fa09 	bl	800c348 <memset>
 800bf36:	4b0d      	ldr	r3, [pc, #52]	@ (800bf6c <std+0x58>)
 800bf38:	6263      	str	r3, [r4, #36]	@ 0x24
 800bf3a:	4b0d      	ldr	r3, [pc, #52]	@ (800bf70 <std+0x5c>)
 800bf3c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bf3e:	4b0d      	ldr	r3, [pc, #52]	@ (800bf74 <std+0x60>)
 800bf40:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bf42:	4b0d      	ldr	r3, [pc, #52]	@ (800bf78 <std+0x64>)
 800bf44:	6323      	str	r3, [r4, #48]	@ 0x30
 800bf46:	4b0d      	ldr	r3, [pc, #52]	@ (800bf7c <std+0x68>)
 800bf48:	6224      	str	r4, [r4, #32]
 800bf4a:	429c      	cmp	r4, r3
 800bf4c:	d006      	beq.n	800bf5c <std+0x48>
 800bf4e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bf52:	4294      	cmp	r4, r2
 800bf54:	d002      	beq.n	800bf5c <std+0x48>
 800bf56:	33d0      	adds	r3, #208	@ 0xd0
 800bf58:	429c      	cmp	r4, r3
 800bf5a:	d105      	bne.n	800bf68 <std+0x54>
 800bf5c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bf60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf64:	f000 ba6c 	b.w	800c440 <__retarget_lock_init_recursive>
 800bf68:	bd10      	pop	{r4, pc}
 800bf6a:	bf00      	nop
 800bf6c:	0800c179 	.word	0x0800c179
 800bf70:	0800c19b 	.word	0x0800c19b
 800bf74:	0800c1d3 	.word	0x0800c1d3
 800bf78:	0800c1f7 	.word	0x0800c1f7
 800bf7c:	2000045c 	.word	0x2000045c

0800bf80 <stdio_exit_handler>:
 800bf80:	4a02      	ldr	r2, [pc, #8]	@ (800bf8c <stdio_exit_handler+0xc>)
 800bf82:	4903      	ldr	r1, [pc, #12]	@ (800bf90 <stdio_exit_handler+0x10>)
 800bf84:	4803      	ldr	r0, [pc, #12]	@ (800bf94 <stdio_exit_handler+0x14>)
 800bf86:	f000 b869 	b.w	800c05c <_fwalk_sglue>
 800bf8a:	bf00      	nop
 800bf8c:	20000018 	.word	0x20000018
 800bf90:	0800dd79 	.word	0x0800dd79
 800bf94:	20000028 	.word	0x20000028

0800bf98 <cleanup_stdio>:
 800bf98:	6841      	ldr	r1, [r0, #4]
 800bf9a:	4b0c      	ldr	r3, [pc, #48]	@ (800bfcc <cleanup_stdio+0x34>)
 800bf9c:	4299      	cmp	r1, r3
 800bf9e:	b510      	push	{r4, lr}
 800bfa0:	4604      	mov	r4, r0
 800bfa2:	d001      	beq.n	800bfa8 <cleanup_stdio+0x10>
 800bfa4:	f001 fee8 	bl	800dd78 <_fflush_r>
 800bfa8:	68a1      	ldr	r1, [r4, #8]
 800bfaa:	4b09      	ldr	r3, [pc, #36]	@ (800bfd0 <cleanup_stdio+0x38>)
 800bfac:	4299      	cmp	r1, r3
 800bfae:	d002      	beq.n	800bfb6 <cleanup_stdio+0x1e>
 800bfb0:	4620      	mov	r0, r4
 800bfb2:	f001 fee1 	bl	800dd78 <_fflush_r>
 800bfb6:	68e1      	ldr	r1, [r4, #12]
 800bfb8:	4b06      	ldr	r3, [pc, #24]	@ (800bfd4 <cleanup_stdio+0x3c>)
 800bfba:	4299      	cmp	r1, r3
 800bfbc:	d004      	beq.n	800bfc8 <cleanup_stdio+0x30>
 800bfbe:	4620      	mov	r0, r4
 800bfc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bfc4:	f001 bed8 	b.w	800dd78 <_fflush_r>
 800bfc8:	bd10      	pop	{r4, pc}
 800bfca:	bf00      	nop
 800bfcc:	2000045c 	.word	0x2000045c
 800bfd0:	200004c4 	.word	0x200004c4
 800bfd4:	2000052c 	.word	0x2000052c

0800bfd8 <global_stdio_init.part.0>:
 800bfd8:	b510      	push	{r4, lr}
 800bfda:	4b0b      	ldr	r3, [pc, #44]	@ (800c008 <global_stdio_init.part.0+0x30>)
 800bfdc:	4c0b      	ldr	r4, [pc, #44]	@ (800c00c <global_stdio_init.part.0+0x34>)
 800bfde:	4a0c      	ldr	r2, [pc, #48]	@ (800c010 <global_stdio_init.part.0+0x38>)
 800bfe0:	601a      	str	r2, [r3, #0]
 800bfe2:	4620      	mov	r0, r4
 800bfe4:	2200      	movs	r2, #0
 800bfe6:	2104      	movs	r1, #4
 800bfe8:	f7ff ff94 	bl	800bf14 <std>
 800bfec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bff0:	2201      	movs	r2, #1
 800bff2:	2109      	movs	r1, #9
 800bff4:	f7ff ff8e 	bl	800bf14 <std>
 800bff8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bffc:	2202      	movs	r2, #2
 800bffe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c002:	2112      	movs	r1, #18
 800c004:	f7ff bf86 	b.w	800bf14 <std>
 800c008:	20000594 	.word	0x20000594
 800c00c:	2000045c 	.word	0x2000045c
 800c010:	0800bf81 	.word	0x0800bf81

0800c014 <__sfp_lock_acquire>:
 800c014:	4801      	ldr	r0, [pc, #4]	@ (800c01c <__sfp_lock_acquire+0x8>)
 800c016:	f000 ba14 	b.w	800c442 <__retarget_lock_acquire_recursive>
 800c01a:	bf00      	nop
 800c01c:	2000059d 	.word	0x2000059d

0800c020 <__sfp_lock_release>:
 800c020:	4801      	ldr	r0, [pc, #4]	@ (800c028 <__sfp_lock_release+0x8>)
 800c022:	f000 ba0f 	b.w	800c444 <__retarget_lock_release_recursive>
 800c026:	bf00      	nop
 800c028:	2000059d 	.word	0x2000059d

0800c02c <__sinit>:
 800c02c:	b510      	push	{r4, lr}
 800c02e:	4604      	mov	r4, r0
 800c030:	f7ff fff0 	bl	800c014 <__sfp_lock_acquire>
 800c034:	6a23      	ldr	r3, [r4, #32]
 800c036:	b11b      	cbz	r3, 800c040 <__sinit+0x14>
 800c038:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c03c:	f7ff bff0 	b.w	800c020 <__sfp_lock_release>
 800c040:	4b04      	ldr	r3, [pc, #16]	@ (800c054 <__sinit+0x28>)
 800c042:	6223      	str	r3, [r4, #32]
 800c044:	4b04      	ldr	r3, [pc, #16]	@ (800c058 <__sinit+0x2c>)
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d1f5      	bne.n	800c038 <__sinit+0xc>
 800c04c:	f7ff ffc4 	bl	800bfd8 <global_stdio_init.part.0>
 800c050:	e7f2      	b.n	800c038 <__sinit+0xc>
 800c052:	bf00      	nop
 800c054:	0800bf99 	.word	0x0800bf99
 800c058:	20000594 	.word	0x20000594

0800c05c <_fwalk_sglue>:
 800c05c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c060:	4607      	mov	r7, r0
 800c062:	4688      	mov	r8, r1
 800c064:	4614      	mov	r4, r2
 800c066:	2600      	movs	r6, #0
 800c068:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c06c:	f1b9 0901 	subs.w	r9, r9, #1
 800c070:	d505      	bpl.n	800c07e <_fwalk_sglue+0x22>
 800c072:	6824      	ldr	r4, [r4, #0]
 800c074:	2c00      	cmp	r4, #0
 800c076:	d1f7      	bne.n	800c068 <_fwalk_sglue+0xc>
 800c078:	4630      	mov	r0, r6
 800c07a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c07e:	89ab      	ldrh	r3, [r5, #12]
 800c080:	2b01      	cmp	r3, #1
 800c082:	d907      	bls.n	800c094 <_fwalk_sglue+0x38>
 800c084:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c088:	3301      	adds	r3, #1
 800c08a:	d003      	beq.n	800c094 <_fwalk_sglue+0x38>
 800c08c:	4629      	mov	r1, r5
 800c08e:	4638      	mov	r0, r7
 800c090:	47c0      	blx	r8
 800c092:	4306      	orrs	r6, r0
 800c094:	3568      	adds	r5, #104	@ 0x68
 800c096:	e7e9      	b.n	800c06c <_fwalk_sglue+0x10>

0800c098 <iprintf>:
 800c098:	b40f      	push	{r0, r1, r2, r3}
 800c09a:	b507      	push	{r0, r1, r2, lr}
 800c09c:	4906      	ldr	r1, [pc, #24]	@ (800c0b8 <iprintf+0x20>)
 800c09e:	ab04      	add	r3, sp, #16
 800c0a0:	6808      	ldr	r0, [r1, #0]
 800c0a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c0a6:	6881      	ldr	r1, [r0, #8]
 800c0a8:	9301      	str	r3, [sp, #4]
 800c0aa:	f001 fcc9 	bl	800da40 <_vfiprintf_r>
 800c0ae:	b003      	add	sp, #12
 800c0b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800c0b4:	b004      	add	sp, #16
 800c0b6:	4770      	bx	lr
 800c0b8:	20000024 	.word	0x20000024

0800c0bc <_puts_r>:
 800c0bc:	6a03      	ldr	r3, [r0, #32]
 800c0be:	b570      	push	{r4, r5, r6, lr}
 800c0c0:	6884      	ldr	r4, [r0, #8]
 800c0c2:	4605      	mov	r5, r0
 800c0c4:	460e      	mov	r6, r1
 800c0c6:	b90b      	cbnz	r3, 800c0cc <_puts_r+0x10>
 800c0c8:	f7ff ffb0 	bl	800c02c <__sinit>
 800c0cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c0ce:	07db      	lsls	r3, r3, #31
 800c0d0:	d405      	bmi.n	800c0de <_puts_r+0x22>
 800c0d2:	89a3      	ldrh	r3, [r4, #12]
 800c0d4:	0598      	lsls	r0, r3, #22
 800c0d6:	d402      	bmi.n	800c0de <_puts_r+0x22>
 800c0d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c0da:	f000 f9b2 	bl	800c442 <__retarget_lock_acquire_recursive>
 800c0de:	89a3      	ldrh	r3, [r4, #12]
 800c0e0:	0719      	lsls	r1, r3, #28
 800c0e2:	d502      	bpl.n	800c0ea <_puts_r+0x2e>
 800c0e4:	6923      	ldr	r3, [r4, #16]
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d135      	bne.n	800c156 <_puts_r+0x9a>
 800c0ea:	4621      	mov	r1, r4
 800c0ec:	4628      	mov	r0, r5
 800c0ee:	f000 f8c5 	bl	800c27c <__swsetup_r>
 800c0f2:	b380      	cbz	r0, 800c156 <_puts_r+0x9a>
 800c0f4:	f04f 35ff 	mov.w	r5, #4294967295
 800c0f8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c0fa:	07da      	lsls	r2, r3, #31
 800c0fc:	d405      	bmi.n	800c10a <_puts_r+0x4e>
 800c0fe:	89a3      	ldrh	r3, [r4, #12]
 800c100:	059b      	lsls	r3, r3, #22
 800c102:	d402      	bmi.n	800c10a <_puts_r+0x4e>
 800c104:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c106:	f000 f99d 	bl	800c444 <__retarget_lock_release_recursive>
 800c10a:	4628      	mov	r0, r5
 800c10c:	bd70      	pop	{r4, r5, r6, pc}
 800c10e:	2b00      	cmp	r3, #0
 800c110:	da04      	bge.n	800c11c <_puts_r+0x60>
 800c112:	69a2      	ldr	r2, [r4, #24]
 800c114:	429a      	cmp	r2, r3
 800c116:	dc17      	bgt.n	800c148 <_puts_r+0x8c>
 800c118:	290a      	cmp	r1, #10
 800c11a:	d015      	beq.n	800c148 <_puts_r+0x8c>
 800c11c:	6823      	ldr	r3, [r4, #0]
 800c11e:	1c5a      	adds	r2, r3, #1
 800c120:	6022      	str	r2, [r4, #0]
 800c122:	7019      	strb	r1, [r3, #0]
 800c124:	68a3      	ldr	r3, [r4, #8]
 800c126:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c12a:	3b01      	subs	r3, #1
 800c12c:	60a3      	str	r3, [r4, #8]
 800c12e:	2900      	cmp	r1, #0
 800c130:	d1ed      	bne.n	800c10e <_puts_r+0x52>
 800c132:	2b00      	cmp	r3, #0
 800c134:	da11      	bge.n	800c15a <_puts_r+0x9e>
 800c136:	4622      	mov	r2, r4
 800c138:	210a      	movs	r1, #10
 800c13a:	4628      	mov	r0, r5
 800c13c:	f000 f85f 	bl	800c1fe <__swbuf_r>
 800c140:	3001      	adds	r0, #1
 800c142:	d0d7      	beq.n	800c0f4 <_puts_r+0x38>
 800c144:	250a      	movs	r5, #10
 800c146:	e7d7      	b.n	800c0f8 <_puts_r+0x3c>
 800c148:	4622      	mov	r2, r4
 800c14a:	4628      	mov	r0, r5
 800c14c:	f000 f857 	bl	800c1fe <__swbuf_r>
 800c150:	3001      	adds	r0, #1
 800c152:	d1e7      	bne.n	800c124 <_puts_r+0x68>
 800c154:	e7ce      	b.n	800c0f4 <_puts_r+0x38>
 800c156:	3e01      	subs	r6, #1
 800c158:	e7e4      	b.n	800c124 <_puts_r+0x68>
 800c15a:	6823      	ldr	r3, [r4, #0]
 800c15c:	1c5a      	adds	r2, r3, #1
 800c15e:	6022      	str	r2, [r4, #0]
 800c160:	220a      	movs	r2, #10
 800c162:	701a      	strb	r2, [r3, #0]
 800c164:	e7ee      	b.n	800c144 <_puts_r+0x88>
	...

0800c168 <puts>:
 800c168:	4b02      	ldr	r3, [pc, #8]	@ (800c174 <puts+0xc>)
 800c16a:	4601      	mov	r1, r0
 800c16c:	6818      	ldr	r0, [r3, #0]
 800c16e:	f7ff bfa5 	b.w	800c0bc <_puts_r>
 800c172:	bf00      	nop
 800c174:	20000024 	.word	0x20000024

0800c178 <__sread>:
 800c178:	b510      	push	{r4, lr}
 800c17a:	460c      	mov	r4, r1
 800c17c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c180:	f000 f910 	bl	800c3a4 <_read_r>
 800c184:	2800      	cmp	r0, #0
 800c186:	bfab      	itete	ge
 800c188:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c18a:	89a3      	ldrhlt	r3, [r4, #12]
 800c18c:	181b      	addge	r3, r3, r0
 800c18e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c192:	bfac      	ite	ge
 800c194:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c196:	81a3      	strhlt	r3, [r4, #12]
 800c198:	bd10      	pop	{r4, pc}

0800c19a <__swrite>:
 800c19a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c19e:	461f      	mov	r7, r3
 800c1a0:	898b      	ldrh	r3, [r1, #12]
 800c1a2:	05db      	lsls	r3, r3, #23
 800c1a4:	4605      	mov	r5, r0
 800c1a6:	460c      	mov	r4, r1
 800c1a8:	4616      	mov	r6, r2
 800c1aa:	d505      	bpl.n	800c1b8 <__swrite+0x1e>
 800c1ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1b0:	2302      	movs	r3, #2
 800c1b2:	2200      	movs	r2, #0
 800c1b4:	f000 f8e4 	bl	800c380 <_lseek_r>
 800c1b8:	89a3      	ldrh	r3, [r4, #12]
 800c1ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c1be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c1c2:	81a3      	strh	r3, [r4, #12]
 800c1c4:	4632      	mov	r2, r6
 800c1c6:	463b      	mov	r3, r7
 800c1c8:	4628      	mov	r0, r5
 800c1ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c1ce:	f000 b8fb 	b.w	800c3c8 <_write_r>

0800c1d2 <__sseek>:
 800c1d2:	b510      	push	{r4, lr}
 800c1d4:	460c      	mov	r4, r1
 800c1d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1da:	f000 f8d1 	bl	800c380 <_lseek_r>
 800c1de:	1c43      	adds	r3, r0, #1
 800c1e0:	89a3      	ldrh	r3, [r4, #12]
 800c1e2:	bf15      	itete	ne
 800c1e4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c1e6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c1ea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c1ee:	81a3      	strheq	r3, [r4, #12]
 800c1f0:	bf18      	it	ne
 800c1f2:	81a3      	strhne	r3, [r4, #12]
 800c1f4:	bd10      	pop	{r4, pc}

0800c1f6 <__sclose>:
 800c1f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1fa:	f000 b8b1 	b.w	800c360 <_close_r>

0800c1fe <__swbuf_r>:
 800c1fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c200:	460e      	mov	r6, r1
 800c202:	4614      	mov	r4, r2
 800c204:	4605      	mov	r5, r0
 800c206:	b118      	cbz	r0, 800c210 <__swbuf_r+0x12>
 800c208:	6a03      	ldr	r3, [r0, #32]
 800c20a:	b90b      	cbnz	r3, 800c210 <__swbuf_r+0x12>
 800c20c:	f7ff ff0e 	bl	800c02c <__sinit>
 800c210:	69a3      	ldr	r3, [r4, #24]
 800c212:	60a3      	str	r3, [r4, #8]
 800c214:	89a3      	ldrh	r3, [r4, #12]
 800c216:	071a      	lsls	r2, r3, #28
 800c218:	d501      	bpl.n	800c21e <__swbuf_r+0x20>
 800c21a:	6923      	ldr	r3, [r4, #16]
 800c21c:	b943      	cbnz	r3, 800c230 <__swbuf_r+0x32>
 800c21e:	4621      	mov	r1, r4
 800c220:	4628      	mov	r0, r5
 800c222:	f000 f82b 	bl	800c27c <__swsetup_r>
 800c226:	b118      	cbz	r0, 800c230 <__swbuf_r+0x32>
 800c228:	f04f 37ff 	mov.w	r7, #4294967295
 800c22c:	4638      	mov	r0, r7
 800c22e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c230:	6823      	ldr	r3, [r4, #0]
 800c232:	6922      	ldr	r2, [r4, #16]
 800c234:	1a98      	subs	r0, r3, r2
 800c236:	6963      	ldr	r3, [r4, #20]
 800c238:	b2f6      	uxtb	r6, r6
 800c23a:	4283      	cmp	r3, r0
 800c23c:	4637      	mov	r7, r6
 800c23e:	dc05      	bgt.n	800c24c <__swbuf_r+0x4e>
 800c240:	4621      	mov	r1, r4
 800c242:	4628      	mov	r0, r5
 800c244:	f001 fd98 	bl	800dd78 <_fflush_r>
 800c248:	2800      	cmp	r0, #0
 800c24a:	d1ed      	bne.n	800c228 <__swbuf_r+0x2a>
 800c24c:	68a3      	ldr	r3, [r4, #8]
 800c24e:	3b01      	subs	r3, #1
 800c250:	60a3      	str	r3, [r4, #8]
 800c252:	6823      	ldr	r3, [r4, #0]
 800c254:	1c5a      	adds	r2, r3, #1
 800c256:	6022      	str	r2, [r4, #0]
 800c258:	701e      	strb	r6, [r3, #0]
 800c25a:	6962      	ldr	r2, [r4, #20]
 800c25c:	1c43      	adds	r3, r0, #1
 800c25e:	429a      	cmp	r2, r3
 800c260:	d004      	beq.n	800c26c <__swbuf_r+0x6e>
 800c262:	89a3      	ldrh	r3, [r4, #12]
 800c264:	07db      	lsls	r3, r3, #31
 800c266:	d5e1      	bpl.n	800c22c <__swbuf_r+0x2e>
 800c268:	2e0a      	cmp	r6, #10
 800c26a:	d1df      	bne.n	800c22c <__swbuf_r+0x2e>
 800c26c:	4621      	mov	r1, r4
 800c26e:	4628      	mov	r0, r5
 800c270:	f001 fd82 	bl	800dd78 <_fflush_r>
 800c274:	2800      	cmp	r0, #0
 800c276:	d0d9      	beq.n	800c22c <__swbuf_r+0x2e>
 800c278:	e7d6      	b.n	800c228 <__swbuf_r+0x2a>
	...

0800c27c <__swsetup_r>:
 800c27c:	b538      	push	{r3, r4, r5, lr}
 800c27e:	4b29      	ldr	r3, [pc, #164]	@ (800c324 <__swsetup_r+0xa8>)
 800c280:	4605      	mov	r5, r0
 800c282:	6818      	ldr	r0, [r3, #0]
 800c284:	460c      	mov	r4, r1
 800c286:	b118      	cbz	r0, 800c290 <__swsetup_r+0x14>
 800c288:	6a03      	ldr	r3, [r0, #32]
 800c28a:	b90b      	cbnz	r3, 800c290 <__swsetup_r+0x14>
 800c28c:	f7ff fece 	bl	800c02c <__sinit>
 800c290:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c294:	0719      	lsls	r1, r3, #28
 800c296:	d422      	bmi.n	800c2de <__swsetup_r+0x62>
 800c298:	06da      	lsls	r2, r3, #27
 800c29a:	d407      	bmi.n	800c2ac <__swsetup_r+0x30>
 800c29c:	2209      	movs	r2, #9
 800c29e:	602a      	str	r2, [r5, #0]
 800c2a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c2a4:	81a3      	strh	r3, [r4, #12]
 800c2a6:	f04f 30ff 	mov.w	r0, #4294967295
 800c2aa:	e033      	b.n	800c314 <__swsetup_r+0x98>
 800c2ac:	0758      	lsls	r0, r3, #29
 800c2ae:	d512      	bpl.n	800c2d6 <__swsetup_r+0x5a>
 800c2b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c2b2:	b141      	cbz	r1, 800c2c6 <__swsetup_r+0x4a>
 800c2b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c2b8:	4299      	cmp	r1, r3
 800c2ba:	d002      	beq.n	800c2c2 <__swsetup_r+0x46>
 800c2bc:	4628      	mov	r0, r5
 800c2be:	f000 ff1b 	bl	800d0f8 <_free_r>
 800c2c2:	2300      	movs	r3, #0
 800c2c4:	6363      	str	r3, [r4, #52]	@ 0x34
 800c2c6:	89a3      	ldrh	r3, [r4, #12]
 800c2c8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c2cc:	81a3      	strh	r3, [r4, #12]
 800c2ce:	2300      	movs	r3, #0
 800c2d0:	6063      	str	r3, [r4, #4]
 800c2d2:	6923      	ldr	r3, [r4, #16]
 800c2d4:	6023      	str	r3, [r4, #0]
 800c2d6:	89a3      	ldrh	r3, [r4, #12]
 800c2d8:	f043 0308 	orr.w	r3, r3, #8
 800c2dc:	81a3      	strh	r3, [r4, #12]
 800c2de:	6923      	ldr	r3, [r4, #16]
 800c2e0:	b94b      	cbnz	r3, 800c2f6 <__swsetup_r+0x7a>
 800c2e2:	89a3      	ldrh	r3, [r4, #12]
 800c2e4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c2e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c2ec:	d003      	beq.n	800c2f6 <__swsetup_r+0x7a>
 800c2ee:	4621      	mov	r1, r4
 800c2f0:	4628      	mov	r0, r5
 800c2f2:	f001 fd8f 	bl	800de14 <__smakebuf_r>
 800c2f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c2fa:	f013 0201 	ands.w	r2, r3, #1
 800c2fe:	d00a      	beq.n	800c316 <__swsetup_r+0x9a>
 800c300:	2200      	movs	r2, #0
 800c302:	60a2      	str	r2, [r4, #8]
 800c304:	6962      	ldr	r2, [r4, #20]
 800c306:	4252      	negs	r2, r2
 800c308:	61a2      	str	r2, [r4, #24]
 800c30a:	6922      	ldr	r2, [r4, #16]
 800c30c:	b942      	cbnz	r2, 800c320 <__swsetup_r+0xa4>
 800c30e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c312:	d1c5      	bne.n	800c2a0 <__swsetup_r+0x24>
 800c314:	bd38      	pop	{r3, r4, r5, pc}
 800c316:	0799      	lsls	r1, r3, #30
 800c318:	bf58      	it	pl
 800c31a:	6962      	ldrpl	r2, [r4, #20]
 800c31c:	60a2      	str	r2, [r4, #8]
 800c31e:	e7f4      	b.n	800c30a <__swsetup_r+0x8e>
 800c320:	2000      	movs	r0, #0
 800c322:	e7f7      	b.n	800c314 <__swsetup_r+0x98>
 800c324:	20000024 	.word	0x20000024

0800c328 <memcmp>:
 800c328:	b510      	push	{r4, lr}
 800c32a:	3901      	subs	r1, #1
 800c32c:	4402      	add	r2, r0
 800c32e:	4290      	cmp	r0, r2
 800c330:	d101      	bne.n	800c336 <memcmp+0xe>
 800c332:	2000      	movs	r0, #0
 800c334:	e005      	b.n	800c342 <memcmp+0x1a>
 800c336:	7803      	ldrb	r3, [r0, #0]
 800c338:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c33c:	42a3      	cmp	r3, r4
 800c33e:	d001      	beq.n	800c344 <memcmp+0x1c>
 800c340:	1b18      	subs	r0, r3, r4
 800c342:	bd10      	pop	{r4, pc}
 800c344:	3001      	adds	r0, #1
 800c346:	e7f2      	b.n	800c32e <memcmp+0x6>

0800c348 <memset>:
 800c348:	4402      	add	r2, r0
 800c34a:	4603      	mov	r3, r0
 800c34c:	4293      	cmp	r3, r2
 800c34e:	d100      	bne.n	800c352 <memset+0xa>
 800c350:	4770      	bx	lr
 800c352:	f803 1b01 	strb.w	r1, [r3], #1
 800c356:	e7f9      	b.n	800c34c <memset+0x4>

0800c358 <_localeconv_r>:
 800c358:	4800      	ldr	r0, [pc, #0]	@ (800c35c <_localeconv_r+0x4>)
 800c35a:	4770      	bx	lr
 800c35c:	20000164 	.word	0x20000164

0800c360 <_close_r>:
 800c360:	b538      	push	{r3, r4, r5, lr}
 800c362:	4d06      	ldr	r5, [pc, #24]	@ (800c37c <_close_r+0x1c>)
 800c364:	2300      	movs	r3, #0
 800c366:	4604      	mov	r4, r0
 800c368:	4608      	mov	r0, r1
 800c36a:	602b      	str	r3, [r5, #0]
 800c36c:	f7f5 ff22 	bl	80021b4 <_close>
 800c370:	1c43      	adds	r3, r0, #1
 800c372:	d102      	bne.n	800c37a <_close_r+0x1a>
 800c374:	682b      	ldr	r3, [r5, #0]
 800c376:	b103      	cbz	r3, 800c37a <_close_r+0x1a>
 800c378:	6023      	str	r3, [r4, #0]
 800c37a:	bd38      	pop	{r3, r4, r5, pc}
 800c37c:	20000598 	.word	0x20000598

0800c380 <_lseek_r>:
 800c380:	b538      	push	{r3, r4, r5, lr}
 800c382:	4d07      	ldr	r5, [pc, #28]	@ (800c3a0 <_lseek_r+0x20>)
 800c384:	4604      	mov	r4, r0
 800c386:	4608      	mov	r0, r1
 800c388:	4611      	mov	r1, r2
 800c38a:	2200      	movs	r2, #0
 800c38c:	602a      	str	r2, [r5, #0]
 800c38e:	461a      	mov	r2, r3
 800c390:	f7f5 ff37 	bl	8002202 <_lseek>
 800c394:	1c43      	adds	r3, r0, #1
 800c396:	d102      	bne.n	800c39e <_lseek_r+0x1e>
 800c398:	682b      	ldr	r3, [r5, #0]
 800c39a:	b103      	cbz	r3, 800c39e <_lseek_r+0x1e>
 800c39c:	6023      	str	r3, [r4, #0]
 800c39e:	bd38      	pop	{r3, r4, r5, pc}
 800c3a0:	20000598 	.word	0x20000598

0800c3a4 <_read_r>:
 800c3a4:	b538      	push	{r3, r4, r5, lr}
 800c3a6:	4d07      	ldr	r5, [pc, #28]	@ (800c3c4 <_read_r+0x20>)
 800c3a8:	4604      	mov	r4, r0
 800c3aa:	4608      	mov	r0, r1
 800c3ac:	4611      	mov	r1, r2
 800c3ae:	2200      	movs	r2, #0
 800c3b0:	602a      	str	r2, [r5, #0]
 800c3b2:	461a      	mov	r2, r3
 800c3b4:	f7f5 fee1 	bl	800217a <_read>
 800c3b8:	1c43      	adds	r3, r0, #1
 800c3ba:	d102      	bne.n	800c3c2 <_read_r+0x1e>
 800c3bc:	682b      	ldr	r3, [r5, #0]
 800c3be:	b103      	cbz	r3, 800c3c2 <_read_r+0x1e>
 800c3c0:	6023      	str	r3, [r4, #0]
 800c3c2:	bd38      	pop	{r3, r4, r5, pc}
 800c3c4:	20000598 	.word	0x20000598

0800c3c8 <_write_r>:
 800c3c8:	b538      	push	{r3, r4, r5, lr}
 800c3ca:	4d07      	ldr	r5, [pc, #28]	@ (800c3e8 <_write_r+0x20>)
 800c3cc:	4604      	mov	r4, r0
 800c3ce:	4608      	mov	r0, r1
 800c3d0:	4611      	mov	r1, r2
 800c3d2:	2200      	movs	r2, #0
 800c3d4:	602a      	str	r2, [r5, #0]
 800c3d6:	461a      	mov	r2, r3
 800c3d8:	f7f5 f960 	bl	800169c <_write>
 800c3dc:	1c43      	adds	r3, r0, #1
 800c3de:	d102      	bne.n	800c3e6 <_write_r+0x1e>
 800c3e0:	682b      	ldr	r3, [r5, #0]
 800c3e2:	b103      	cbz	r3, 800c3e6 <_write_r+0x1e>
 800c3e4:	6023      	str	r3, [r4, #0]
 800c3e6:	bd38      	pop	{r3, r4, r5, pc}
 800c3e8:	20000598 	.word	0x20000598

0800c3ec <__errno>:
 800c3ec:	4b01      	ldr	r3, [pc, #4]	@ (800c3f4 <__errno+0x8>)
 800c3ee:	6818      	ldr	r0, [r3, #0]
 800c3f0:	4770      	bx	lr
 800c3f2:	bf00      	nop
 800c3f4:	20000024 	.word	0x20000024

0800c3f8 <__libc_init_array>:
 800c3f8:	b570      	push	{r4, r5, r6, lr}
 800c3fa:	4d0d      	ldr	r5, [pc, #52]	@ (800c430 <__libc_init_array+0x38>)
 800c3fc:	4c0d      	ldr	r4, [pc, #52]	@ (800c434 <__libc_init_array+0x3c>)
 800c3fe:	1b64      	subs	r4, r4, r5
 800c400:	10a4      	asrs	r4, r4, #2
 800c402:	2600      	movs	r6, #0
 800c404:	42a6      	cmp	r6, r4
 800c406:	d109      	bne.n	800c41c <__libc_init_array+0x24>
 800c408:	4d0b      	ldr	r5, [pc, #44]	@ (800c438 <__libc_init_array+0x40>)
 800c40a:	4c0c      	ldr	r4, [pc, #48]	@ (800c43c <__libc_init_array+0x44>)
 800c40c:	f002 f888 	bl	800e520 <_init>
 800c410:	1b64      	subs	r4, r4, r5
 800c412:	10a4      	asrs	r4, r4, #2
 800c414:	2600      	movs	r6, #0
 800c416:	42a6      	cmp	r6, r4
 800c418:	d105      	bne.n	800c426 <__libc_init_array+0x2e>
 800c41a:	bd70      	pop	{r4, r5, r6, pc}
 800c41c:	f855 3b04 	ldr.w	r3, [r5], #4
 800c420:	4798      	blx	r3
 800c422:	3601      	adds	r6, #1
 800c424:	e7ee      	b.n	800c404 <__libc_init_array+0xc>
 800c426:	f855 3b04 	ldr.w	r3, [r5], #4
 800c42a:	4798      	blx	r3
 800c42c:	3601      	adds	r6, #1
 800c42e:	e7f2      	b.n	800c416 <__libc_init_array+0x1e>
 800c430:	0800ebb4 	.word	0x0800ebb4
 800c434:	0800ebb4 	.word	0x0800ebb4
 800c438:	0800ebb4 	.word	0x0800ebb4
 800c43c:	0800ebb8 	.word	0x0800ebb8

0800c440 <__retarget_lock_init_recursive>:
 800c440:	4770      	bx	lr

0800c442 <__retarget_lock_acquire_recursive>:
 800c442:	4770      	bx	lr

0800c444 <__retarget_lock_release_recursive>:
 800c444:	4770      	bx	lr

0800c446 <quorem>:
 800c446:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c44a:	6903      	ldr	r3, [r0, #16]
 800c44c:	690c      	ldr	r4, [r1, #16]
 800c44e:	42a3      	cmp	r3, r4
 800c450:	4607      	mov	r7, r0
 800c452:	db7e      	blt.n	800c552 <quorem+0x10c>
 800c454:	3c01      	subs	r4, #1
 800c456:	f101 0814 	add.w	r8, r1, #20
 800c45a:	00a3      	lsls	r3, r4, #2
 800c45c:	f100 0514 	add.w	r5, r0, #20
 800c460:	9300      	str	r3, [sp, #0]
 800c462:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c466:	9301      	str	r3, [sp, #4]
 800c468:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c46c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c470:	3301      	adds	r3, #1
 800c472:	429a      	cmp	r2, r3
 800c474:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c478:	fbb2 f6f3 	udiv	r6, r2, r3
 800c47c:	d32e      	bcc.n	800c4dc <quorem+0x96>
 800c47e:	f04f 0a00 	mov.w	sl, #0
 800c482:	46c4      	mov	ip, r8
 800c484:	46ae      	mov	lr, r5
 800c486:	46d3      	mov	fp, sl
 800c488:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c48c:	b298      	uxth	r0, r3
 800c48e:	fb06 a000 	mla	r0, r6, r0, sl
 800c492:	0c02      	lsrs	r2, r0, #16
 800c494:	0c1b      	lsrs	r3, r3, #16
 800c496:	fb06 2303 	mla	r3, r6, r3, r2
 800c49a:	f8de 2000 	ldr.w	r2, [lr]
 800c49e:	b280      	uxth	r0, r0
 800c4a0:	b292      	uxth	r2, r2
 800c4a2:	1a12      	subs	r2, r2, r0
 800c4a4:	445a      	add	r2, fp
 800c4a6:	f8de 0000 	ldr.w	r0, [lr]
 800c4aa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c4ae:	b29b      	uxth	r3, r3
 800c4b0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c4b4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c4b8:	b292      	uxth	r2, r2
 800c4ba:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c4be:	45e1      	cmp	r9, ip
 800c4c0:	f84e 2b04 	str.w	r2, [lr], #4
 800c4c4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c4c8:	d2de      	bcs.n	800c488 <quorem+0x42>
 800c4ca:	9b00      	ldr	r3, [sp, #0]
 800c4cc:	58eb      	ldr	r3, [r5, r3]
 800c4ce:	b92b      	cbnz	r3, 800c4dc <quorem+0x96>
 800c4d0:	9b01      	ldr	r3, [sp, #4]
 800c4d2:	3b04      	subs	r3, #4
 800c4d4:	429d      	cmp	r5, r3
 800c4d6:	461a      	mov	r2, r3
 800c4d8:	d32f      	bcc.n	800c53a <quorem+0xf4>
 800c4da:	613c      	str	r4, [r7, #16]
 800c4dc:	4638      	mov	r0, r7
 800c4de:	f001 f97d 	bl	800d7dc <__mcmp>
 800c4e2:	2800      	cmp	r0, #0
 800c4e4:	db25      	blt.n	800c532 <quorem+0xec>
 800c4e6:	4629      	mov	r1, r5
 800c4e8:	2000      	movs	r0, #0
 800c4ea:	f858 2b04 	ldr.w	r2, [r8], #4
 800c4ee:	f8d1 c000 	ldr.w	ip, [r1]
 800c4f2:	fa1f fe82 	uxth.w	lr, r2
 800c4f6:	fa1f f38c 	uxth.w	r3, ip
 800c4fa:	eba3 030e 	sub.w	r3, r3, lr
 800c4fe:	4403      	add	r3, r0
 800c500:	0c12      	lsrs	r2, r2, #16
 800c502:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c506:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c50a:	b29b      	uxth	r3, r3
 800c50c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c510:	45c1      	cmp	r9, r8
 800c512:	f841 3b04 	str.w	r3, [r1], #4
 800c516:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c51a:	d2e6      	bcs.n	800c4ea <quorem+0xa4>
 800c51c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c520:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c524:	b922      	cbnz	r2, 800c530 <quorem+0xea>
 800c526:	3b04      	subs	r3, #4
 800c528:	429d      	cmp	r5, r3
 800c52a:	461a      	mov	r2, r3
 800c52c:	d30b      	bcc.n	800c546 <quorem+0x100>
 800c52e:	613c      	str	r4, [r7, #16]
 800c530:	3601      	adds	r6, #1
 800c532:	4630      	mov	r0, r6
 800c534:	b003      	add	sp, #12
 800c536:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c53a:	6812      	ldr	r2, [r2, #0]
 800c53c:	3b04      	subs	r3, #4
 800c53e:	2a00      	cmp	r2, #0
 800c540:	d1cb      	bne.n	800c4da <quorem+0x94>
 800c542:	3c01      	subs	r4, #1
 800c544:	e7c6      	b.n	800c4d4 <quorem+0x8e>
 800c546:	6812      	ldr	r2, [r2, #0]
 800c548:	3b04      	subs	r3, #4
 800c54a:	2a00      	cmp	r2, #0
 800c54c:	d1ef      	bne.n	800c52e <quorem+0xe8>
 800c54e:	3c01      	subs	r4, #1
 800c550:	e7ea      	b.n	800c528 <quorem+0xe2>
 800c552:	2000      	movs	r0, #0
 800c554:	e7ee      	b.n	800c534 <quorem+0xee>
	...

0800c558 <_dtoa_r>:
 800c558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c55c:	69c7      	ldr	r7, [r0, #28]
 800c55e:	b097      	sub	sp, #92	@ 0x5c
 800c560:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c564:	ec55 4b10 	vmov	r4, r5, d0
 800c568:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c56a:	9107      	str	r1, [sp, #28]
 800c56c:	4681      	mov	r9, r0
 800c56e:	920c      	str	r2, [sp, #48]	@ 0x30
 800c570:	9311      	str	r3, [sp, #68]	@ 0x44
 800c572:	b97f      	cbnz	r7, 800c594 <_dtoa_r+0x3c>
 800c574:	2010      	movs	r0, #16
 800c576:	f000 fe09 	bl	800d18c <malloc>
 800c57a:	4602      	mov	r2, r0
 800c57c:	f8c9 001c 	str.w	r0, [r9, #28]
 800c580:	b920      	cbnz	r0, 800c58c <_dtoa_r+0x34>
 800c582:	4ba9      	ldr	r3, [pc, #676]	@ (800c828 <_dtoa_r+0x2d0>)
 800c584:	21ef      	movs	r1, #239	@ 0xef
 800c586:	48a9      	ldr	r0, [pc, #676]	@ (800c82c <_dtoa_r+0x2d4>)
 800c588:	f001 fcc0 	bl	800df0c <__assert_func>
 800c58c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c590:	6007      	str	r7, [r0, #0]
 800c592:	60c7      	str	r7, [r0, #12]
 800c594:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c598:	6819      	ldr	r1, [r3, #0]
 800c59a:	b159      	cbz	r1, 800c5b4 <_dtoa_r+0x5c>
 800c59c:	685a      	ldr	r2, [r3, #4]
 800c59e:	604a      	str	r2, [r1, #4]
 800c5a0:	2301      	movs	r3, #1
 800c5a2:	4093      	lsls	r3, r2
 800c5a4:	608b      	str	r3, [r1, #8]
 800c5a6:	4648      	mov	r0, r9
 800c5a8:	f000 fee6 	bl	800d378 <_Bfree>
 800c5ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c5b0:	2200      	movs	r2, #0
 800c5b2:	601a      	str	r2, [r3, #0]
 800c5b4:	1e2b      	subs	r3, r5, #0
 800c5b6:	bfb9      	ittee	lt
 800c5b8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c5bc:	9305      	strlt	r3, [sp, #20]
 800c5be:	2300      	movge	r3, #0
 800c5c0:	6033      	strge	r3, [r6, #0]
 800c5c2:	9f05      	ldr	r7, [sp, #20]
 800c5c4:	4b9a      	ldr	r3, [pc, #616]	@ (800c830 <_dtoa_r+0x2d8>)
 800c5c6:	bfbc      	itt	lt
 800c5c8:	2201      	movlt	r2, #1
 800c5ca:	6032      	strlt	r2, [r6, #0]
 800c5cc:	43bb      	bics	r3, r7
 800c5ce:	d112      	bne.n	800c5f6 <_dtoa_r+0x9e>
 800c5d0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c5d2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c5d6:	6013      	str	r3, [r2, #0]
 800c5d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c5dc:	4323      	orrs	r3, r4
 800c5de:	f000 855a 	beq.w	800d096 <_dtoa_r+0xb3e>
 800c5e2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c5e4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c844 <_dtoa_r+0x2ec>
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	f000 855c 	beq.w	800d0a6 <_dtoa_r+0xb4e>
 800c5ee:	f10a 0303 	add.w	r3, sl, #3
 800c5f2:	f000 bd56 	b.w	800d0a2 <_dtoa_r+0xb4a>
 800c5f6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c5fa:	2200      	movs	r2, #0
 800c5fc:	ec51 0b17 	vmov	r0, r1, d7
 800c600:	2300      	movs	r3, #0
 800c602:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c606:	f7f4 fa37 	bl	8000a78 <__aeabi_dcmpeq>
 800c60a:	4680      	mov	r8, r0
 800c60c:	b158      	cbz	r0, 800c626 <_dtoa_r+0xce>
 800c60e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c610:	2301      	movs	r3, #1
 800c612:	6013      	str	r3, [r2, #0]
 800c614:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c616:	b113      	cbz	r3, 800c61e <_dtoa_r+0xc6>
 800c618:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c61a:	4b86      	ldr	r3, [pc, #536]	@ (800c834 <_dtoa_r+0x2dc>)
 800c61c:	6013      	str	r3, [r2, #0]
 800c61e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c848 <_dtoa_r+0x2f0>
 800c622:	f000 bd40 	b.w	800d0a6 <_dtoa_r+0xb4e>
 800c626:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c62a:	aa14      	add	r2, sp, #80	@ 0x50
 800c62c:	a915      	add	r1, sp, #84	@ 0x54
 800c62e:	4648      	mov	r0, r9
 800c630:	f001 f984 	bl	800d93c <__d2b>
 800c634:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c638:	9002      	str	r0, [sp, #8]
 800c63a:	2e00      	cmp	r6, #0
 800c63c:	d078      	beq.n	800c730 <_dtoa_r+0x1d8>
 800c63e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c640:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c644:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c648:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c64c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c650:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c654:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c658:	4619      	mov	r1, r3
 800c65a:	2200      	movs	r2, #0
 800c65c:	4b76      	ldr	r3, [pc, #472]	@ (800c838 <_dtoa_r+0x2e0>)
 800c65e:	f7f3 fdeb 	bl	8000238 <__aeabi_dsub>
 800c662:	a36b      	add	r3, pc, #428	@ (adr r3, 800c810 <_dtoa_r+0x2b8>)
 800c664:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c668:	f7f3 ff9e 	bl	80005a8 <__aeabi_dmul>
 800c66c:	a36a      	add	r3, pc, #424	@ (adr r3, 800c818 <_dtoa_r+0x2c0>)
 800c66e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c672:	f7f3 fde3 	bl	800023c <__adddf3>
 800c676:	4604      	mov	r4, r0
 800c678:	4630      	mov	r0, r6
 800c67a:	460d      	mov	r5, r1
 800c67c:	f7f3 ff2a 	bl	80004d4 <__aeabi_i2d>
 800c680:	a367      	add	r3, pc, #412	@ (adr r3, 800c820 <_dtoa_r+0x2c8>)
 800c682:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c686:	f7f3 ff8f 	bl	80005a8 <__aeabi_dmul>
 800c68a:	4602      	mov	r2, r0
 800c68c:	460b      	mov	r3, r1
 800c68e:	4620      	mov	r0, r4
 800c690:	4629      	mov	r1, r5
 800c692:	f7f3 fdd3 	bl	800023c <__adddf3>
 800c696:	4604      	mov	r4, r0
 800c698:	460d      	mov	r5, r1
 800c69a:	f7f4 fa35 	bl	8000b08 <__aeabi_d2iz>
 800c69e:	2200      	movs	r2, #0
 800c6a0:	4607      	mov	r7, r0
 800c6a2:	2300      	movs	r3, #0
 800c6a4:	4620      	mov	r0, r4
 800c6a6:	4629      	mov	r1, r5
 800c6a8:	f7f4 f9f0 	bl	8000a8c <__aeabi_dcmplt>
 800c6ac:	b140      	cbz	r0, 800c6c0 <_dtoa_r+0x168>
 800c6ae:	4638      	mov	r0, r7
 800c6b0:	f7f3 ff10 	bl	80004d4 <__aeabi_i2d>
 800c6b4:	4622      	mov	r2, r4
 800c6b6:	462b      	mov	r3, r5
 800c6b8:	f7f4 f9de 	bl	8000a78 <__aeabi_dcmpeq>
 800c6bc:	b900      	cbnz	r0, 800c6c0 <_dtoa_r+0x168>
 800c6be:	3f01      	subs	r7, #1
 800c6c0:	2f16      	cmp	r7, #22
 800c6c2:	d852      	bhi.n	800c76a <_dtoa_r+0x212>
 800c6c4:	4b5d      	ldr	r3, [pc, #372]	@ (800c83c <_dtoa_r+0x2e4>)
 800c6c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c6ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c6d2:	f7f4 f9db 	bl	8000a8c <__aeabi_dcmplt>
 800c6d6:	2800      	cmp	r0, #0
 800c6d8:	d049      	beq.n	800c76e <_dtoa_r+0x216>
 800c6da:	3f01      	subs	r7, #1
 800c6dc:	2300      	movs	r3, #0
 800c6de:	9310      	str	r3, [sp, #64]	@ 0x40
 800c6e0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c6e2:	1b9b      	subs	r3, r3, r6
 800c6e4:	1e5a      	subs	r2, r3, #1
 800c6e6:	bf45      	ittet	mi
 800c6e8:	f1c3 0301 	rsbmi	r3, r3, #1
 800c6ec:	9300      	strmi	r3, [sp, #0]
 800c6ee:	2300      	movpl	r3, #0
 800c6f0:	2300      	movmi	r3, #0
 800c6f2:	9206      	str	r2, [sp, #24]
 800c6f4:	bf54      	ite	pl
 800c6f6:	9300      	strpl	r3, [sp, #0]
 800c6f8:	9306      	strmi	r3, [sp, #24]
 800c6fa:	2f00      	cmp	r7, #0
 800c6fc:	db39      	blt.n	800c772 <_dtoa_r+0x21a>
 800c6fe:	9b06      	ldr	r3, [sp, #24]
 800c700:	970d      	str	r7, [sp, #52]	@ 0x34
 800c702:	443b      	add	r3, r7
 800c704:	9306      	str	r3, [sp, #24]
 800c706:	2300      	movs	r3, #0
 800c708:	9308      	str	r3, [sp, #32]
 800c70a:	9b07      	ldr	r3, [sp, #28]
 800c70c:	2b09      	cmp	r3, #9
 800c70e:	d863      	bhi.n	800c7d8 <_dtoa_r+0x280>
 800c710:	2b05      	cmp	r3, #5
 800c712:	bfc4      	itt	gt
 800c714:	3b04      	subgt	r3, #4
 800c716:	9307      	strgt	r3, [sp, #28]
 800c718:	9b07      	ldr	r3, [sp, #28]
 800c71a:	f1a3 0302 	sub.w	r3, r3, #2
 800c71e:	bfcc      	ite	gt
 800c720:	2400      	movgt	r4, #0
 800c722:	2401      	movle	r4, #1
 800c724:	2b03      	cmp	r3, #3
 800c726:	d863      	bhi.n	800c7f0 <_dtoa_r+0x298>
 800c728:	e8df f003 	tbb	[pc, r3]
 800c72c:	2b375452 	.word	0x2b375452
 800c730:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c734:	441e      	add	r6, r3
 800c736:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c73a:	2b20      	cmp	r3, #32
 800c73c:	bfc1      	itttt	gt
 800c73e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c742:	409f      	lslgt	r7, r3
 800c744:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c748:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c74c:	bfd6      	itet	le
 800c74e:	f1c3 0320 	rsble	r3, r3, #32
 800c752:	ea47 0003 	orrgt.w	r0, r7, r3
 800c756:	fa04 f003 	lslle.w	r0, r4, r3
 800c75a:	f7f3 feab 	bl	80004b4 <__aeabi_ui2d>
 800c75e:	2201      	movs	r2, #1
 800c760:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c764:	3e01      	subs	r6, #1
 800c766:	9212      	str	r2, [sp, #72]	@ 0x48
 800c768:	e776      	b.n	800c658 <_dtoa_r+0x100>
 800c76a:	2301      	movs	r3, #1
 800c76c:	e7b7      	b.n	800c6de <_dtoa_r+0x186>
 800c76e:	9010      	str	r0, [sp, #64]	@ 0x40
 800c770:	e7b6      	b.n	800c6e0 <_dtoa_r+0x188>
 800c772:	9b00      	ldr	r3, [sp, #0]
 800c774:	1bdb      	subs	r3, r3, r7
 800c776:	9300      	str	r3, [sp, #0]
 800c778:	427b      	negs	r3, r7
 800c77a:	9308      	str	r3, [sp, #32]
 800c77c:	2300      	movs	r3, #0
 800c77e:	930d      	str	r3, [sp, #52]	@ 0x34
 800c780:	e7c3      	b.n	800c70a <_dtoa_r+0x1b2>
 800c782:	2301      	movs	r3, #1
 800c784:	9309      	str	r3, [sp, #36]	@ 0x24
 800c786:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c788:	eb07 0b03 	add.w	fp, r7, r3
 800c78c:	f10b 0301 	add.w	r3, fp, #1
 800c790:	2b01      	cmp	r3, #1
 800c792:	9303      	str	r3, [sp, #12]
 800c794:	bfb8      	it	lt
 800c796:	2301      	movlt	r3, #1
 800c798:	e006      	b.n	800c7a8 <_dtoa_r+0x250>
 800c79a:	2301      	movs	r3, #1
 800c79c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c79e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	dd28      	ble.n	800c7f6 <_dtoa_r+0x29e>
 800c7a4:	469b      	mov	fp, r3
 800c7a6:	9303      	str	r3, [sp, #12]
 800c7a8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c7ac:	2100      	movs	r1, #0
 800c7ae:	2204      	movs	r2, #4
 800c7b0:	f102 0514 	add.w	r5, r2, #20
 800c7b4:	429d      	cmp	r5, r3
 800c7b6:	d926      	bls.n	800c806 <_dtoa_r+0x2ae>
 800c7b8:	6041      	str	r1, [r0, #4]
 800c7ba:	4648      	mov	r0, r9
 800c7bc:	f000 fd9c 	bl	800d2f8 <_Balloc>
 800c7c0:	4682      	mov	sl, r0
 800c7c2:	2800      	cmp	r0, #0
 800c7c4:	d142      	bne.n	800c84c <_dtoa_r+0x2f4>
 800c7c6:	4b1e      	ldr	r3, [pc, #120]	@ (800c840 <_dtoa_r+0x2e8>)
 800c7c8:	4602      	mov	r2, r0
 800c7ca:	f240 11af 	movw	r1, #431	@ 0x1af
 800c7ce:	e6da      	b.n	800c586 <_dtoa_r+0x2e>
 800c7d0:	2300      	movs	r3, #0
 800c7d2:	e7e3      	b.n	800c79c <_dtoa_r+0x244>
 800c7d4:	2300      	movs	r3, #0
 800c7d6:	e7d5      	b.n	800c784 <_dtoa_r+0x22c>
 800c7d8:	2401      	movs	r4, #1
 800c7da:	2300      	movs	r3, #0
 800c7dc:	9307      	str	r3, [sp, #28]
 800c7de:	9409      	str	r4, [sp, #36]	@ 0x24
 800c7e0:	f04f 3bff 	mov.w	fp, #4294967295
 800c7e4:	2200      	movs	r2, #0
 800c7e6:	f8cd b00c 	str.w	fp, [sp, #12]
 800c7ea:	2312      	movs	r3, #18
 800c7ec:	920c      	str	r2, [sp, #48]	@ 0x30
 800c7ee:	e7db      	b.n	800c7a8 <_dtoa_r+0x250>
 800c7f0:	2301      	movs	r3, #1
 800c7f2:	9309      	str	r3, [sp, #36]	@ 0x24
 800c7f4:	e7f4      	b.n	800c7e0 <_dtoa_r+0x288>
 800c7f6:	f04f 0b01 	mov.w	fp, #1
 800c7fa:	f8cd b00c 	str.w	fp, [sp, #12]
 800c7fe:	465b      	mov	r3, fp
 800c800:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c804:	e7d0      	b.n	800c7a8 <_dtoa_r+0x250>
 800c806:	3101      	adds	r1, #1
 800c808:	0052      	lsls	r2, r2, #1
 800c80a:	e7d1      	b.n	800c7b0 <_dtoa_r+0x258>
 800c80c:	f3af 8000 	nop.w
 800c810:	636f4361 	.word	0x636f4361
 800c814:	3fd287a7 	.word	0x3fd287a7
 800c818:	8b60c8b3 	.word	0x8b60c8b3
 800c81c:	3fc68a28 	.word	0x3fc68a28
 800c820:	509f79fb 	.word	0x509f79fb
 800c824:	3fd34413 	.word	0x3fd34413
 800c828:	0800e861 	.word	0x0800e861
 800c82c:	0800e878 	.word	0x0800e878
 800c830:	7ff00000 	.word	0x7ff00000
 800c834:	0800e831 	.word	0x0800e831
 800c838:	3ff80000 	.word	0x3ff80000
 800c83c:	0800e9c8 	.word	0x0800e9c8
 800c840:	0800e8d0 	.word	0x0800e8d0
 800c844:	0800e85d 	.word	0x0800e85d
 800c848:	0800e830 	.word	0x0800e830
 800c84c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c850:	6018      	str	r0, [r3, #0]
 800c852:	9b03      	ldr	r3, [sp, #12]
 800c854:	2b0e      	cmp	r3, #14
 800c856:	f200 80a1 	bhi.w	800c99c <_dtoa_r+0x444>
 800c85a:	2c00      	cmp	r4, #0
 800c85c:	f000 809e 	beq.w	800c99c <_dtoa_r+0x444>
 800c860:	2f00      	cmp	r7, #0
 800c862:	dd33      	ble.n	800c8cc <_dtoa_r+0x374>
 800c864:	4b9c      	ldr	r3, [pc, #624]	@ (800cad8 <_dtoa_r+0x580>)
 800c866:	f007 020f 	and.w	r2, r7, #15
 800c86a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c86e:	ed93 7b00 	vldr	d7, [r3]
 800c872:	05f8      	lsls	r0, r7, #23
 800c874:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c878:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c87c:	d516      	bpl.n	800c8ac <_dtoa_r+0x354>
 800c87e:	4b97      	ldr	r3, [pc, #604]	@ (800cadc <_dtoa_r+0x584>)
 800c880:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c884:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c888:	f7f3 ffb8 	bl	80007fc <__aeabi_ddiv>
 800c88c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c890:	f004 040f 	and.w	r4, r4, #15
 800c894:	2603      	movs	r6, #3
 800c896:	4d91      	ldr	r5, [pc, #580]	@ (800cadc <_dtoa_r+0x584>)
 800c898:	b954      	cbnz	r4, 800c8b0 <_dtoa_r+0x358>
 800c89a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c89e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c8a2:	f7f3 ffab 	bl	80007fc <__aeabi_ddiv>
 800c8a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c8aa:	e028      	b.n	800c8fe <_dtoa_r+0x3a6>
 800c8ac:	2602      	movs	r6, #2
 800c8ae:	e7f2      	b.n	800c896 <_dtoa_r+0x33e>
 800c8b0:	07e1      	lsls	r1, r4, #31
 800c8b2:	d508      	bpl.n	800c8c6 <_dtoa_r+0x36e>
 800c8b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c8b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c8bc:	f7f3 fe74 	bl	80005a8 <__aeabi_dmul>
 800c8c0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c8c4:	3601      	adds	r6, #1
 800c8c6:	1064      	asrs	r4, r4, #1
 800c8c8:	3508      	adds	r5, #8
 800c8ca:	e7e5      	b.n	800c898 <_dtoa_r+0x340>
 800c8cc:	f000 80af 	beq.w	800ca2e <_dtoa_r+0x4d6>
 800c8d0:	427c      	negs	r4, r7
 800c8d2:	4b81      	ldr	r3, [pc, #516]	@ (800cad8 <_dtoa_r+0x580>)
 800c8d4:	4d81      	ldr	r5, [pc, #516]	@ (800cadc <_dtoa_r+0x584>)
 800c8d6:	f004 020f 	and.w	r2, r4, #15
 800c8da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c8de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c8e6:	f7f3 fe5f 	bl	80005a8 <__aeabi_dmul>
 800c8ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c8ee:	1124      	asrs	r4, r4, #4
 800c8f0:	2300      	movs	r3, #0
 800c8f2:	2602      	movs	r6, #2
 800c8f4:	2c00      	cmp	r4, #0
 800c8f6:	f040 808f 	bne.w	800ca18 <_dtoa_r+0x4c0>
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d1d3      	bne.n	800c8a6 <_dtoa_r+0x34e>
 800c8fe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c900:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c904:	2b00      	cmp	r3, #0
 800c906:	f000 8094 	beq.w	800ca32 <_dtoa_r+0x4da>
 800c90a:	4b75      	ldr	r3, [pc, #468]	@ (800cae0 <_dtoa_r+0x588>)
 800c90c:	2200      	movs	r2, #0
 800c90e:	4620      	mov	r0, r4
 800c910:	4629      	mov	r1, r5
 800c912:	f7f4 f8bb 	bl	8000a8c <__aeabi_dcmplt>
 800c916:	2800      	cmp	r0, #0
 800c918:	f000 808b 	beq.w	800ca32 <_dtoa_r+0x4da>
 800c91c:	9b03      	ldr	r3, [sp, #12]
 800c91e:	2b00      	cmp	r3, #0
 800c920:	f000 8087 	beq.w	800ca32 <_dtoa_r+0x4da>
 800c924:	f1bb 0f00 	cmp.w	fp, #0
 800c928:	dd34      	ble.n	800c994 <_dtoa_r+0x43c>
 800c92a:	4620      	mov	r0, r4
 800c92c:	4b6d      	ldr	r3, [pc, #436]	@ (800cae4 <_dtoa_r+0x58c>)
 800c92e:	2200      	movs	r2, #0
 800c930:	4629      	mov	r1, r5
 800c932:	f7f3 fe39 	bl	80005a8 <__aeabi_dmul>
 800c936:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c93a:	f107 38ff 	add.w	r8, r7, #4294967295
 800c93e:	3601      	adds	r6, #1
 800c940:	465c      	mov	r4, fp
 800c942:	4630      	mov	r0, r6
 800c944:	f7f3 fdc6 	bl	80004d4 <__aeabi_i2d>
 800c948:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c94c:	f7f3 fe2c 	bl	80005a8 <__aeabi_dmul>
 800c950:	4b65      	ldr	r3, [pc, #404]	@ (800cae8 <_dtoa_r+0x590>)
 800c952:	2200      	movs	r2, #0
 800c954:	f7f3 fc72 	bl	800023c <__adddf3>
 800c958:	4605      	mov	r5, r0
 800c95a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c95e:	2c00      	cmp	r4, #0
 800c960:	d16a      	bne.n	800ca38 <_dtoa_r+0x4e0>
 800c962:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c966:	4b61      	ldr	r3, [pc, #388]	@ (800caec <_dtoa_r+0x594>)
 800c968:	2200      	movs	r2, #0
 800c96a:	f7f3 fc65 	bl	8000238 <__aeabi_dsub>
 800c96e:	4602      	mov	r2, r0
 800c970:	460b      	mov	r3, r1
 800c972:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c976:	462a      	mov	r2, r5
 800c978:	4633      	mov	r3, r6
 800c97a:	f7f4 f8a5 	bl	8000ac8 <__aeabi_dcmpgt>
 800c97e:	2800      	cmp	r0, #0
 800c980:	f040 8298 	bne.w	800ceb4 <_dtoa_r+0x95c>
 800c984:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c988:	462a      	mov	r2, r5
 800c98a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c98e:	f7f4 f87d 	bl	8000a8c <__aeabi_dcmplt>
 800c992:	bb38      	cbnz	r0, 800c9e4 <_dtoa_r+0x48c>
 800c994:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c998:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c99c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	f2c0 8157 	blt.w	800cc52 <_dtoa_r+0x6fa>
 800c9a4:	2f0e      	cmp	r7, #14
 800c9a6:	f300 8154 	bgt.w	800cc52 <_dtoa_r+0x6fa>
 800c9aa:	4b4b      	ldr	r3, [pc, #300]	@ (800cad8 <_dtoa_r+0x580>)
 800c9ac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c9b0:	ed93 7b00 	vldr	d7, [r3]
 800c9b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	ed8d 7b00 	vstr	d7, [sp]
 800c9bc:	f280 80e5 	bge.w	800cb8a <_dtoa_r+0x632>
 800c9c0:	9b03      	ldr	r3, [sp, #12]
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	f300 80e1 	bgt.w	800cb8a <_dtoa_r+0x632>
 800c9c8:	d10c      	bne.n	800c9e4 <_dtoa_r+0x48c>
 800c9ca:	4b48      	ldr	r3, [pc, #288]	@ (800caec <_dtoa_r+0x594>)
 800c9cc:	2200      	movs	r2, #0
 800c9ce:	ec51 0b17 	vmov	r0, r1, d7
 800c9d2:	f7f3 fde9 	bl	80005a8 <__aeabi_dmul>
 800c9d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c9da:	f7f4 f86b 	bl	8000ab4 <__aeabi_dcmpge>
 800c9de:	2800      	cmp	r0, #0
 800c9e0:	f000 8266 	beq.w	800ceb0 <_dtoa_r+0x958>
 800c9e4:	2400      	movs	r4, #0
 800c9e6:	4625      	mov	r5, r4
 800c9e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c9ea:	4656      	mov	r6, sl
 800c9ec:	ea6f 0803 	mvn.w	r8, r3
 800c9f0:	2700      	movs	r7, #0
 800c9f2:	4621      	mov	r1, r4
 800c9f4:	4648      	mov	r0, r9
 800c9f6:	f000 fcbf 	bl	800d378 <_Bfree>
 800c9fa:	2d00      	cmp	r5, #0
 800c9fc:	f000 80bd 	beq.w	800cb7a <_dtoa_r+0x622>
 800ca00:	b12f      	cbz	r7, 800ca0e <_dtoa_r+0x4b6>
 800ca02:	42af      	cmp	r7, r5
 800ca04:	d003      	beq.n	800ca0e <_dtoa_r+0x4b6>
 800ca06:	4639      	mov	r1, r7
 800ca08:	4648      	mov	r0, r9
 800ca0a:	f000 fcb5 	bl	800d378 <_Bfree>
 800ca0e:	4629      	mov	r1, r5
 800ca10:	4648      	mov	r0, r9
 800ca12:	f000 fcb1 	bl	800d378 <_Bfree>
 800ca16:	e0b0      	b.n	800cb7a <_dtoa_r+0x622>
 800ca18:	07e2      	lsls	r2, r4, #31
 800ca1a:	d505      	bpl.n	800ca28 <_dtoa_r+0x4d0>
 800ca1c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ca20:	f7f3 fdc2 	bl	80005a8 <__aeabi_dmul>
 800ca24:	3601      	adds	r6, #1
 800ca26:	2301      	movs	r3, #1
 800ca28:	1064      	asrs	r4, r4, #1
 800ca2a:	3508      	adds	r5, #8
 800ca2c:	e762      	b.n	800c8f4 <_dtoa_r+0x39c>
 800ca2e:	2602      	movs	r6, #2
 800ca30:	e765      	b.n	800c8fe <_dtoa_r+0x3a6>
 800ca32:	9c03      	ldr	r4, [sp, #12]
 800ca34:	46b8      	mov	r8, r7
 800ca36:	e784      	b.n	800c942 <_dtoa_r+0x3ea>
 800ca38:	4b27      	ldr	r3, [pc, #156]	@ (800cad8 <_dtoa_r+0x580>)
 800ca3a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ca3c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ca40:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ca44:	4454      	add	r4, sl
 800ca46:	2900      	cmp	r1, #0
 800ca48:	d054      	beq.n	800caf4 <_dtoa_r+0x59c>
 800ca4a:	4929      	ldr	r1, [pc, #164]	@ (800caf0 <_dtoa_r+0x598>)
 800ca4c:	2000      	movs	r0, #0
 800ca4e:	f7f3 fed5 	bl	80007fc <__aeabi_ddiv>
 800ca52:	4633      	mov	r3, r6
 800ca54:	462a      	mov	r2, r5
 800ca56:	f7f3 fbef 	bl	8000238 <__aeabi_dsub>
 800ca5a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ca5e:	4656      	mov	r6, sl
 800ca60:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ca64:	f7f4 f850 	bl	8000b08 <__aeabi_d2iz>
 800ca68:	4605      	mov	r5, r0
 800ca6a:	f7f3 fd33 	bl	80004d4 <__aeabi_i2d>
 800ca6e:	4602      	mov	r2, r0
 800ca70:	460b      	mov	r3, r1
 800ca72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ca76:	f7f3 fbdf 	bl	8000238 <__aeabi_dsub>
 800ca7a:	3530      	adds	r5, #48	@ 0x30
 800ca7c:	4602      	mov	r2, r0
 800ca7e:	460b      	mov	r3, r1
 800ca80:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ca84:	f806 5b01 	strb.w	r5, [r6], #1
 800ca88:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ca8c:	f7f3 fffe 	bl	8000a8c <__aeabi_dcmplt>
 800ca90:	2800      	cmp	r0, #0
 800ca92:	d172      	bne.n	800cb7a <_dtoa_r+0x622>
 800ca94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca98:	4911      	ldr	r1, [pc, #68]	@ (800cae0 <_dtoa_r+0x588>)
 800ca9a:	2000      	movs	r0, #0
 800ca9c:	f7f3 fbcc 	bl	8000238 <__aeabi_dsub>
 800caa0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800caa4:	f7f3 fff2 	bl	8000a8c <__aeabi_dcmplt>
 800caa8:	2800      	cmp	r0, #0
 800caaa:	f040 80b4 	bne.w	800cc16 <_dtoa_r+0x6be>
 800caae:	42a6      	cmp	r6, r4
 800cab0:	f43f af70 	beq.w	800c994 <_dtoa_r+0x43c>
 800cab4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cab8:	4b0a      	ldr	r3, [pc, #40]	@ (800cae4 <_dtoa_r+0x58c>)
 800caba:	2200      	movs	r2, #0
 800cabc:	f7f3 fd74 	bl	80005a8 <__aeabi_dmul>
 800cac0:	4b08      	ldr	r3, [pc, #32]	@ (800cae4 <_dtoa_r+0x58c>)
 800cac2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cac6:	2200      	movs	r2, #0
 800cac8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cacc:	f7f3 fd6c 	bl	80005a8 <__aeabi_dmul>
 800cad0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cad4:	e7c4      	b.n	800ca60 <_dtoa_r+0x508>
 800cad6:	bf00      	nop
 800cad8:	0800e9c8 	.word	0x0800e9c8
 800cadc:	0800e9a0 	.word	0x0800e9a0
 800cae0:	3ff00000 	.word	0x3ff00000
 800cae4:	40240000 	.word	0x40240000
 800cae8:	401c0000 	.word	0x401c0000
 800caec:	40140000 	.word	0x40140000
 800caf0:	3fe00000 	.word	0x3fe00000
 800caf4:	4631      	mov	r1, r6
 800caf6:	4628      	mov	r0, r5
 800caf8:	f7f3 fd56 	bl	80005a8 <__aeabi_dmul>
 800cafc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cb00:	9413      	str	r4, [sp, #76]	@ 0x4c
 800cb02:	4656      	mov	r6, sl
 800cb04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb08:	f7f3 fffe 	bl	8000b08 <__aeabi_d2iz>
 800cb0c:	4605      	mov	r5, r0
 800cb0e:	f7f3 fce1 	bl	80004d4 <__aeabi_i2d>
 800cb12:	4602      	mov	r2, r0
 800cb14:	460b      	mov	r3, r1
 800cb16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb1a:	f7f3 fb8d 	bl	8000238 <__aeabi_dsub>
 800cb1e:	3530      	adds	r5, #48	@ 0x30
 800cb20:	f806 5b01 	strb.w	r5, [r6], #1
 800cb24:	4602      	mov	r2, r0
 800cb26:	460b      	mov	r3, r1
 800cb28:	42a6      	cmp	r6, r4
 800cb2a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cb2e:	f04f 0200 	mov.w	r2, #0
 800cb32:	d124      	bne.n	800cb7e <_dtoa_r+0x626>
 800cb34:	4baf      	ldr	r3, [pc, #700]	@ (800cdf4 <_dtoa_r+0x89c>)
 800cb36:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cb3a:	f7f3 fb7f 	bl	800023c <__adddf3>
 800cb3e:	4602      	mov	r2, r0
 800cb40:	460b      	mov	r3, r1
 800cb42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb46:	f7f3 ffbf 	bl	8000ac8 <__aeabi_dcmpgt>
 800cb4a:	2800      	cmp	r0, #0
 800cb4c:	d163      	bne.n	800cc16 <_dtoa_r+0x6be>
 800cb4e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cb52:	49a8      	ldr	r1, [pc, #672]	@ (800cdf4 <_dtoa_r+0x89c>)
 800cb54:	2000      	movs	r0, #0
 800cb56:	f7f3 fb6f 	bl	8000238 <__aeabi_dsub>
 800cb5a:	4602      	mov	r2, r0
 800cb5c:	460b      	mov	r3, r1
 800cb5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb62:	f7f3 ff93 	bl	8000a8c <__aeabi_dcmplt>
 800cb66:	2800      	cmp	r0, #0
 800cb68:	f43f af14 	beq.w	800c994 <_dtoa_r+0x43c>
 800cb6c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800cb6e:	1e73      	subs	r3, r6, #1
 800cb70:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cb72:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cb76:	2b30      	cmp	r3, #48	@ 0x30
 800cb78:	d0f8      	beq.n	800cb6c <_dtoa_r+0x614>
 800cb7a:	4647      	mov	r7, r8
 800cb7c:	e03b      	b.n	800cbf6 <_dtoa_r+0x69e>
 800cb7e:	4b9e      	ldr	r3, [pc, #632]	@ (800cdf8 <_dtoa_r+0x8a0>)
 800cb80:	f7f3 fd12 	bl	80005a8 <__aeabi_dmul>
 800cb84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cb88:	e7bc      	b.n	800cb04 <_dtoa_r+0x5ac>
 800cb8a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800cb8e:	4656      	mov	r6, sl
 800cb90:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb94:	4620      	mov	r0, r4
 800cb96:	4629      	mov	r1, r5
 800cb98:	f7f3 fe30 	bl	80007fc <__aeabi_ddiv>
 800cb9c:	f7f3 ffb4 	bl	8000b08 <__aeabi_d2iz>
 800cba0:	4680      	mov	r8, r0
 800cba2:	f7f3 fc97 	bl	80004d4 <__aeabi_i2d>
 800cba6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cbaa:	f7f3 fcfd 	bl	80005a8 <__aeabi_dmul>
 800cbae:	4602      	mov	r2, r0
 800cbb0:	460b      	mov	r3, r1
 800cbb2:	4620      	mov	r0, r4
 800cbb4:	4629      	mov	r1, r5
 800cbb6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800cbba:	f7f3 fb3d 	bl	8000238 <__aeabi_dsub>
 800cbbe:	f806 4b01 	strb.w	r4, [r6], #1
 800cbc2:	9d03      	ldr	r5, [sp, #12]
 800cbc4:	eba6 040a 	sub.w	r4, r6, sl
 800cbc8:	42a5      	cmp	r5, r4
 800cbca:	4602      	mov	r2, r0
 800cbcc:	460b      	mov	r3, r1
 800cbce:	d133      	bne.n	800cc38 <_dtoa_r+0x6e0>
 800cbd0:	f7f3 fb34 	bl	800023c <__adddf3>
 800cbd4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cbd8:	4604      	mov	r4, r0
 800cbda:	460d      	mov	r5, r1
 800cbdc:	f7f3 ff74 	bl	8000ac8 <__aeabi_dcmpgt>
 800cbe0:	b9c0      	cbnz	r0, 800cc14 <_dtoa_r+0x6bc>
 800cbe2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cbe6:	4620      	mov	r0, r4
 800cbe8:	4629      	mov	r1, r5
 800cbea:	f7f3 ff45 	bl	8000a78 <__aeabi_dcmpeq>
 800cbee:	b110      	cbz	r0, 800cbf6 <_dtoa_r+0x69e>
 800cbf0:	f018 0f01 	tst.w	r8, #1
 800cbf4:	d10e      	bne.n	800cc14 <_dtoa_r+0x6bc>
 800cbf6:	9902      	ldr	r1, [sp, #8]
 800cbf8:	4648      	mov	r0, r9
 800cbfa:	f000 fbbd 	bl	800d378 <_Bfree>
 800cbfe:	2300      	movs	r3, #0
 800cc00:	7033      	strb	r3, [r6, #0]
 800cc02:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cc04:	3701      	adds	r7, #1
 800cc06:	601f      	str	r7, [r3, #0]
 800cc08:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	f000 824b 	beq.w	800d0a6 <_dtoa_r+0xb4e>
 800cc10:	601e      	str	r6, [r3, #0]
 800cc12:	e248      	b.n	800d0a6 <_dtoa_r+0xb4e>
 800cc14:	46b8      	mov	r8, r7
 800cc16:	4633      	mov	r3, r6
 800cc18:	461e      	mov	r6, r3
 800cc1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cc1e:	2a39      	cmp	r2, #57	@ 0x39
 800cc20:	d106      	bne.n	800cc30 <_dtoa_r+0x6d8>
 800cc22:	459a      	cmp	sl, r3
 800cc24:	d1f8      	bne.n	800cc18 <_dtoa_r+0x6c0>
 800cc26:	2230      	movs	r2, #48	@ 0x30
 800cc28:	f108 0801 	add.w	r8, r8, #1
 800cc2c:	f88a 2000 	strb.w	r2, [sl]
 800cc30:	781a      	ldrb	r2, [r3, #0]
 800cc32:	3201      	adds	r2, #1
 800cc34:	701a      	strb	r2, [r3, #0]
 800cc36:	e7a0      	b.n	800cb7a <_dtoa_r+0x622>
 800cc38:	4b6f      	ldr	r3, [pc, #444]	@ (800cdf8 <_dtoa_r+0x8a0>)
 800cc3a:	2200      	movs	r2, #0
 800cc3c:	f7f3 fcb4 	bl	80005a8 <__aeabi_dmul>
 800cc40:	2200      	movs	r2, #0
 800cc42:	2300      	movs	r3, #0
 800cc44:	4604      	mov	r4, r0
 800cc46:	460d      	mov	r5, r1
 800cc48:	f7f3 ff16 	bl	8000a78 <__aeabi_dcmpeq>
 800cc4c:	2800      	cmp	r0, #0
 800cc4e:	d09f      	beq.n	800cb90 <_dtoa_r+0x638>
 800cc50:	e7d1      	b.n	800cbf6 <_dtoa_r+0x69e>
 800cc52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cc54:	2a00      	cmp	r2, #0
 800cc56:	f000 80ea 	beq.w	800ce2e <_dtoa_r+0x8d6>
 800cc5a:	9a07      	ldr	r2, [sp, #28]
 800cc5c:	2a01      	cmp	r2, #1
 800cc5e:	f300 80cd 	bgt.w	800cdfc <_dtoa_r+0x8a4>
 800cc62:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800cc64:	2a00      	cmp	r2, #0
 800cc66:	f000 80c1 	beq.w	800cdec <_dtoa_r+0x894>
 800cc6a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800cc6e:	9c08      	ldr	r4, [sp, #32]
 800cc70:	9e00      	ldr	r6, [sp, #0]
 800cc72:	9a00      	ldr	r2, [sp, #0]
 800cc74:	441a      	add	r2, r3
 800cc76:	9200      	str	r2, [sp, #0]
 800cc78:	9a06      	ldr	r2, [sp, #24]
 800cc7a:	2101      	movs	r1, #1
 800cc7c:	441a      	add	r2, r3
 800cc7e:	4648      	mov	r0, r9
 800cc80:	9206      	str	r2, [sp, #24]
 800cc82:	f000 fc2d 	bl	800d4e0 <__i2b>
 800cc86:	4605      	mov	r5, r0
 800cc88:	b166      	cbz	r6, 800cca4 <_dtoa_r+0x74c>
 800cc8a:	9b06      	ldr	r3, [sp, #24]
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	dd09      	ble.n	800cca4 <_dtoa_r+0x74c>
 800cc90:	42b3      	cmp	r3, r6
 800cc92:	9a00      	ldr	r2, [sp, #0]
 800cc94:	bfa8      	it	ge
 800cc96:	4633      	movge	r3, r6
 800cc98:	1ad2      	subs	r2, r2, r3
 800cc9a:	9200      	str	r2, [sp, #0]
 800cc9c:	9a06      	ldr	r2, [sp, #24]
 800cc9e:	1af6      	subs	r6, r6, r3
 800cca0:	1ad3      	subs	r3, r2, r3
 800cca2:	9306      	str	r3, [sp, #24]
 800cca4:	9b08      	ldr	r3, [sp, #32]
 800cca6:	b30b      	cbz	r3, 800ccec <_dtoa_r+0x794>
 800cca8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	f000 80c6 	beq.w	800ce3c <_dtoa_r+0x8e4>
 800ccb0:	2c00      	cmp	r4, #0
 800ccb2:	f000 80c0 	beq.w	800ce36 <_dtoa_r+0x8de>
 800ccb6:	4629      	mov	r1, r5
 800ccb8:	4622      	mov	r2, r4
 800ccba:	4648      	mov	r0, r9
 800ccbc:	f000 fcc8 	bl	800d650 <__pow5mult>
 800ccc0:	9a02      	ldr	r2, [sp, #8]
 800ccc2:	4601      	mov	r1, r0
 800ccc4:	4605      	mov	r5, r0
 800ccc6:	4648      	mov	r0, r9
 800ccc8:	f000 fc20 	bl	800d50c <__multiply>
 800cccc:	9902      	ldr	r1, [sp, #8]
 800ccce:	4680      	mov	r8, r0
 800ccd0:	4648      	mov	r0, r9
 800ccd2:	f000 fb51 	bl	800d378 <_Bfree>
 800ccd6:	9b08      	ldr	r3, [sp, #32]
 800ccd8:	1b1b      	subs	r3, r3, r4
 800ccda:	9308      	str	r3, [sp, #32]
 800ccdc:	f000 80b1 	beq.w	800ce42 <_dtoa_r+0x8ea>
 800cce0:	9a08      	ldr	r2, [sp, #32]
 800cce2:	4641      	mov	r1, r8
 800cce4:	4648      	mov	r0, r9
 800cce6:	f000 fcb3 	bl	800d650 <__pow5mult>
 800ccea:	9002      	str	r0, [sp, #8]
 800ccec:	2101      	movs	r1, #1
 800ccee:	4648      	mov	r0, r9
 800ccf0:	f000 fbf6 	bl	800d4e0 <__i2b>
 800ccf4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ccf6:	4604      	mov	r4, r0
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	f000 81d8 	beq.w	800d0ae <_dtoa_r+0xb56>
 800ccfe:	461a      	mov	r2, r3
 800cd00:	4601      	mov	r1, r0
 800cd02:	4648      	mov	r0, r9
 800cd04:	f000 fca4 	bl	800d650 <__pow5mult>
 800cd08:	9b07      	ldr	r3, [sp, #28]
 800cd0a:	2b01      	cmp	r3, #1
 800cd0c:	4604      	mov	r4, r0
 800cd0e:	f300 809f 	bgt.w	800ce50 <_dtoa_r+0x8f8>
 800cd12:	9b04      	ldr	r3, [sp, #16]
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	f040 8097 	bne.w	800ce48 <_dtoa_r+0x8f0>
 800cd1a:	9b05      	ldr	r3, [sp, #20]
 800cd1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	f040 8093 	bne.w	800ce4c <_dtoa_r+0x8f4>
 800cd26:	9b05      	ldr	r3, [sp, #20]
 800cd28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cd2c:	0d1b      	lsrs	r3, r3, #20
 800cd2e:	051b      	lsls	r3, r3, #20
 800cd30:	b133      	cbz	r3, 800cd40 <_dtoa_r+0x7e8>
 800cd32:	9b00      	ldr	r3, [sp, #0]
 800cd34:	3301      	adds	r3, #1
 800cd36:	9300      	str	r3, [sp, #0]
 800cd38:	9b06      	ldr	r3, [sp, #24]
 800cd3a:	3301      	adds	r3, #1
 800cd3c:	9306      	str	r3, [sp, #24]
 800cd3e:	2301      	movs	r3, #1
 800cd40:	9308      	str	r3, [sp, #32]
 800cd42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	f000 81b8 	beq.w	800d0ba <_dtoa_r+0xb62>
 800cd4a:	6923      	ldr	r3, [r4, #16]
 800cd4c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cd50:	6918      	ldr	r0, [r3, #16]
 800cd52:	f000 fb79 	bl	800d448 <__hi0bits>
 800cd56:	f1c0 0020 	rsb	r0, r0, #32
 800cd5a:	9b06      	ldr	r3, [sp, #24]
 800cd5c:	4418      	add	r0, r3
 800cd5e:	f010 001f 	ands.w	r0, r0, #31
 800cd62:	f000 8082 	beq.w	800ce6a <_dtoa_r+0x912>
 800cd66:	f1c0 0320 	rsb	r3, r0, #32
 800cd6a:	2b04      	cmp	r3, #4
 800cd6c:	dd73      	ble.n	800ce56 <_dtoa_r+0x8fe>
 800cd6e:	9b00      	ldr	r3, [sp, #0]
 800cd70:	f1c0 001c 	rsb	r0, r0, #28
 800cd74:	4403      	add	r3, r0
 800cd76:	9300      	str	r3, [sp, #0]
 800cd78:	9b06      	ldr	r3, [sp, #24]
 800cd7a:	4403      	add	r3, r0
 800cd7c:	4406      	add	r6, r0
 800cd7e:	9306      	str	r3, [sp, #24]
 800cd80:	9b00      	ldr	r3, [sp, #0]
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	dd05      	ble.n	800cd92 <_dtoa_r+0x83a>
 800cd86:	9902      	ldr	r1, [sp, #8]
 800cd88:	461a      	mov	r2, r3
 800cd8a:	4648      	mov	r0, r9
 800cd8c:	f000 fcba 	bl	800d704 <__lshift>
 800cd90:	9002      	str	r0, [sp, #8]
 800cd92:	9b06      	ldr	r3, [sp, #24]
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	dd05      	ble.n	800cda4 <_dtoa_r+0x84c>
 800cd98:	4621      	mov	r1, r4
 800cd9a:	461a      	mov	r2, r3
 800cd9c:	4648      	mov	r0, r9
 800cd9e:	f000 fcb1 	bl	800d704 <__lshift>
 800cda2:	4604      	mov	r4, r0
 800cda4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d061      	beq.n	800ce6e <_dtoa_r+0x916>
 800cdaa:	9802      	ldr	r0, [sp, #8]
 800cdac:	4621      	mov	r1, r4
 800cdae:	f000 fd15 	bl	800d7dc <__mcmp>
 800cdb2:	2800      	cmp	r0, #0
 800cdb4:	da5b      	bge.n	800ce6e <_dtoa_r+0x916>
 800cdb6:	2300      	movs	r3, #0
 800cdb8:	9902      	ldr	r1, [sp, #8]
 800cdba:	220a      	movs	r2, #10
 800cdbc:	4648      	mov	r0, r9
 800cdbe:	f000 fafd 	bl	800d3bc <__multadd>
 800cdc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cdc4:	9002      	str	r0, [sp, #8]
 800cdc6:	f107 38ff 	add.w	r8, r7, #4294967295
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	f000 8177 	beq.w	800d0be <_dtoa_r+0xb66>
 800cdd0:	4629      	mov	r1, r5
 800cdd2:	2300      	movs	r3, #0
 800cdd4:	220a      	movs	r2, #10
 800cdd6:	4648      	mov	r0, r9
 800cdd8:	f000 faf0 	bl	800d3bc <__multadd>
 800cddc:	f1bb 0f00 	cmp.w	fp, #0
 800cde0:	4605      	mov	r5, r0
 800cde2:	dc6f      	bgt.n	800cec4 <_dtoa_r+0x96c>
 800cde4:	9b07      	ldr	r3, [sp, #28]
 800cde6:	2b02      	cmp	r3, #2
 800cde8:	dc49      	bgt.n	800ce7e <_dtoa_r+0x926>
 800cdea:	e06b      	b.n	800cec4 <_dtoa_r+0x96c>
 800cdec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cdee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800cdf2:	e73c      	b.n	800cc6e <_dtoa_r+0x716>
 800cdf4:	3fe00000 	.word	0x3fe00000
 800cdf8:	40240000 	.word	0x40240000
 800cdfc:	9b03      	ldr	r3, [sp, #12]
 800cdfe:	1e5c      	subs	r4, r3, #1
 800ce00:	9b08      	ldr	r3, [sp, #32]
 800ce02:	42a3      	cmp	r3, r4
 800ce04:	db09      	blt.n	800ce1a <_dtoa_r+0x8c2>
 800ce06:	1b1c      	subs	r4, r3, r4
 800ce08:	9b03      	ldr	r3, [sp, #12]
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	f6bf af30 	bge.w	800cc70 <_dtoa_r+0x718>
 800ce10:	9b00      	ldr	r3, [sp, #0]
 800ce12:	9a03      	ldr	r2, [sp, #12]
 800ce14:	1a9e      	subs	r6, r3, r2
 800ce16:	2300      	movs	r3, #0
 800ce18:	e72b      	b.n	800cc72 <_dtoa_r+0x71a>
 800ce1a:	9b08      	ldr	r3, [sp, #32]
 800ce1c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ce1e:	9408      	str	r4, [sp, #32]
 800ce20:	1ae3      	subs	r3, r4, r3
 800ce22:	441a      	add	r2, r3
 800ce24:	9e00      	ldr	r6, [sp, #0]
 800ce26:	9b03      	ldr	r3, [sp, #12]
 800ce28:	920d      	str	r2, [sp, #52]	@ 0x34
 800ce2a:	2400      	movs	r4, #0
 800ce2c:	e721      	b.n	800cc72 <_dtoa_r+0x71a>
 800ce2e:	9c08      	ldr	r4, [sp, #32]
 800ce30:	9e00      	ldr	r6, [sp, #0]
 800ce32:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800ce34:	e728      	b.n	800cc88 <_dtoa_r+0x730>
 800ce36:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ce3a:	e751      	b.n	800cce0 <_dtoa_r+0x788>
 800ce3c:	9a08      	ldr	r2, [sp, #32]
 800ce3e:	9902      	ldr	r1, [sp, #8]
 800ce40:	e750      	b.n	800cce4 <_dtoa_r+0x78c>
 800ce42:	f8cd 8008 	str.w	r8, [sp, #8]
 800ce46:	e751      	b.n	800ccec <_dtoa_r+0x794>
 800ce48:	2300      	movs	r3, #0
 800ce4a:	e779      	b.n	800cd40 <_dtoa_r+0x7e8>
 800ce4c:	9b04      	ldr	r3, [sp, #16]
 800ce4e:	e777      	b.n	800cd40 <_dtoa_r+0x7e8>
 800ce50:	2300      	movs	r3, #0
 800ce52:	9308      	str	r3, [sp, #32]
 800ce54:	e779      	b.n	800cd4a <_dtoa_r+0x7f2>
 800ce56:	d093      	beq.n	800cd80 <_dtoa_r+0x828>
 800ce58:	9a00      	ldr	r2, [sp, #0]
 800ce5a:	331c      	adds	r3, #28
 800ce5c:	441a      	add	r2, r3
 800ce5e:	9200      	str	r2, [sp, #0]
 800ce60:	9a06      	ldr	r2, [sp, #24]
 800ce62:	441a      	add	r2, r3
 800ce64:	441e      	add	r6, r3
 800ce66:	9206      	str	r2, [sp, #24]
 800ce68:	e78a      	b.n	800cd80 <_dtoa_r+0x828>
 800ce6a:	4603      	mov	r3, r0
 800ce6c:	e7f4      	b.n	800ce58 <_dtoa_r+0x900>
 800ce6e:	9b03      	ldr	r3, [sp, #12]
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	46b8      	mov	r8, r7
 800ce74:	dc20      	bgt.n	800ceb8 <_dtoa_r+0x960>
 800ce76:	469b      	mov	fp, r3
 800ce78:	9b07      	ldr	r3, [sp, #28]
 800ce7a:	2b02      	cmp	r3, #2
 800ce7c:	dd1e      	ble.n	800cebc <_dtoa_r+0x964>
 800ce7e:	f1bb 0f00 	cmp.w	fp, #0
 800ce82:	f47f adb1 	bne.w	800c9e8 <_dtoa_r+0x490>
 800ce86:	4621      	mov	r1, r4
 800ce88:	465b      	mov	r3, fp
 800ce8a:	2205      	movs	r2, #5
 800ce8c:	4648      	mov	r0, r9
 800ce8e:	f000 fa95 	bl	800d3bc <__multadd>
 800ce92:	4601      	mov	r1, r0
 800ce94:	4604      	mov	r4, r0
 800ce96:	9802      	ldr	r0, [sp, #8]
 800ce98:	f000 fca0 	bl	800d7dc <__mcmp>
 800ce9c:	2800      	cmp	r0, #0
 800ce9e:	f77f ada3 	ble.w	800c9e8 <_dtoa_r+0x490>
 800cea2:	4656      	mov	r6, sl
 800cea4:	2331      	movs	r3, #49	@ 0x31
 800cea6:	f806 3b01 	strb.w	r3, [r6], #1
 800ceaa:	f108 0801 	add.w	r8, r8, #1
 800ceae:	e59f      	b.n	800c9f0 <_dtoa_r+0x498>
 800ceb0:	9c03      	ldr	r4, [sp, #12]
 800ceb2:	46b8      	mov	r8, r7
 800ceb4:	4625      	mov	r5, r4
 800ceb6:	e7f4      	b.n	800cea2 <_dtoa_r+0x94a>
 800ceb8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800cebc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	f000 8101 	beq.w	800d0c6 <_dtoa_r+0xb6e>
 800cec4:	2e00      	cmp	r6, #0
 800cec6:	dd05      	ble.n	800ced4 <_dtoa_r+0x97c>
 800cec8:	4629      	mov	r1, r5
 800ceca:	4632      	mov	r2, r6
 800cecc:	4648      	mov	r0, r9
 800cece:	f000 fc19 	bl	800d704 <__lshift>
 800ced2:	4605      	mov	r5, r0
 800ced4:	9b08      	ldr	r3, [sp, #32]
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d05c      	beq.n	800cf94 <_dtoa_r+0xa3c>
 800ceda:	6869      	ldr	r1, [r5, #4]
 800cedc:	4648      	mov	r0, r9
 800cede:	f000 fa0b 	bl	800d2f8 <_Balloc>
 800cee2:	4606      	mov	r6, r0
 800cee4:	b928      	cbnz	r0, 800cef2 <_dtoa_r+0x99a>
 800cee6:	4b82      	ldr	r3, [pc, #520]	@ (800d0f0 <_dtoa_r+0xb98>)
 800cee8:	4602      	mov	r2, r0
 800ceea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ceee:	f7ff bb4a 	b.w	800c586 <_dtoa_r+0x2e>
 800cef2:	692a      	ldr	r2, [r5, #16]
 800cef4:	3202      	adds	r2, #2
 800cef6:	0092      	lsls	r2, r2, #2
 800cef8:	f105 010c 	add.w	r1, r5, #12
 800cefc:	300c      	adds	r0, #12
 800cefe:	f000 fff7 	bl	800def0 <memcpy>
 800cf02:	2201      	movs	r2, #1
 800cf04:	4631      	mov	r1, r6
 800cf06:	4648      	mov	r0, r9
 800cf08:	f000 fbfc 	bl	800d704 <__lshift>
 800cf0c:	f10a 0301 	add.w	r3, sl, #1
 800cf10:	9300      	str	r3, [sp, #0]
 800cf12:	eb0a 030b 	add.w	r3, sl, fp
 800cf16:	9308      	str	r3, [sp, #32]
 800cf18:	9b04      	ldr	r3, [sp, #16]
 800cf1a:	f003 0301 	and.w	r3, r3, #1
 800cf1e:	462f      	mov	r7, r5
 800cf20:	9306      	str	r3, [sp, #24]
 800cf22:	4605      	mov	r5, r0
 800cf24:	9b00      	ldr	r3, [sp, #0]
 800cf26:	9802      	ldr	r0, [sp, #8]
 800cf28:	4621      	mov	r1, r4
 800cf2a:	f103 3bff 	add.w	fp, r3, #4294967295
 800cf2e:	f7ff fa8a 	bl	800c446 <quorem>
 800cf32:	4603      	mov	r3, r0
 800cf34:	3330      	adds	r3, #48	@ 0x30
 800cf36:	9003      	str	r0, [sp, #12]
 800cf38:	4639      	mov	r1, r7
 800cf3a:	9802      	ldr	r0, [sp, #8]
 800cf3c:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf3e:	f000 fc4d 	bl	800d7dc <__mcmp>
 800cf42:	462a      	mov	r2, r5
 800cf44:	9004      	str	r0, [sp, #16]
 800cf46:	4621      	mov	r1, r4
 800cf48:	4648      	mov	r0, r9
 800cf4a:	f000 fc63 	bl	800d814 <__mdiff>
 800cf4e:	68c2      	ldr	r2, [r0, #12]
 800cf50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf52:	4606      	mov	r6, r0
 800cf54:	bb02      	cbnz	r2, 800cf98 <_dtoa_r+0xa40>
 800cf56:	4601      	mov	r1, r0
 800cf58:	9802      	ldr	r0, [sp, #8]
 800cf5a:	f000 fc3f 	bl	800d7dc <__mcmp>
 800cf5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf60:	4602      	mov	r2, r0
 800cf62:	4631      	mov	r1, r6
 800cf64:	4648      	mov	r0, r9
 800cf66:	920c      	str	r2, [sp, #48]	@ 0x30
 800cf68:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf6a:	f000 fa05 	bl	800d378 <_Bfree>
 800cf6e:	9b07      	ldr	r3, [sp, #28]
 800cf70:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800cf72:	9e00      	ldr	r6, [sp, #0]
 800cf74:	ea42 0103 	orr.w	r1, r2, r3
 800cf78:	9b06      	ldr	r3, [sp, #24]
 800cf7a:	4319      	orrs	r1, r3
 800cf7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf7e:	d10d      	bne.n	800cf9c <_dtoa_r+0xa44>
 800cf80:	2b39      	cmp	r3, #57	@ 0x39
 800cf82:	d027      	beq.n	800cfd4 <_dtoa_r+0xa7c>
 800cf84:	9a04      	ldr	r2, [sp, #16]
 800cf86:	2a00      	cmp	r2, #0
 800cf88:	dd01      	ble.n	800cf8e <_dtoa_r+0xa36>
 800cf8a:	9b03      	ldr	r3, [sp, #12]
 800cf8c:	3331      	adds	r3, #49	@ 0x31
 800cf8e:	f88b 3000 	strb.w	r3, [fp]
 800cf92:	e52e      	b.n	800c9f2 <_dtoa_r+0x49a>
 800cf94:	4628      	mov	r0, r5
 800cf96:	e7b9      	b.n	800cf0c <_dtoa_r+0x9b4>
 800cf98:	2201      	movs	r2, #1
 800cf9a:	e7e2      	b.n	800cf62 <_dtoa_r+0xa0a>
 800cf9c:	9904      	ldr	r1, [sp, #16]
 800cf9e:	2900      	cmp	r1, #0
 800cfa0:	db04      	blt.n	800cfac <_dtoa_r+0xa54>
 800cfa2:	9807      	ldr	r0, [sp, #28]
 800cfa4:	4301      	orrs	r1, r0
 800cfa6:	9806      	ldr	r0, [sp, #24]
 800cfa8:	4301      	orrs	r1, r0
 800cfaa:	d120      	bne.n	800cfee <_dtoa_r+0xa96>
 800cfac:	2a00      	cmp	r2, #0
 800cfae:	ddee      	ble.n	800cf8e <_dtoa_r+0xa36>
 800cfb0:	9902      	ldr	r1, [sp, #8]
 800cfb2:	9300      	str	r3, [sp, #0]
 800cfb4:	2201      	movs	r2, #1
 800cfb6:	4648      	mov	r0, r9
 800cfb8:	f000 fba4 	bl	800d704 <__lshift>
 800cfbc:	4621      	mov	r1, r4
 800cfbe:	9002      	str	r0, [sp, #8]
 800cfc0:	f000 fc0c 	bl	800d7dc <__mcmp>
 800cfc4:	2800      	cmp	r0, #0
 800cfc6:	9b00      	ldr	r3, [sp, #0]
 800cfc8:	dc02      	bgt.n	800cfd0 <_dtoa_r+0xa78>
 800cfca:	d1e0      	bne.n	800cf8e <_dtoa_r+0xa36>
 800cfcc:	07da      	lsls	r2, r3, #31
 800cfce:	d5de      	bpl.n	800cf8e <_dtoa_r+0xa36>
 800cfd0:	2b39      	cmp	r3, #57	@ 0x39
 800cfd2:	d1da      	bne.n	800cf8a <_dtoa_r+0xa32>
 800cfd4:	2339      	movs	r3, #57	@ 0x39
 800cfd6:	f88b 3000 	strb.w	r3, [fp]
 800cfda:	4633      	mov	r3, r6
 800cfdc:	461e      	mov	r6, r3
 800cfde:	3b01      	subs	r3, #1
 800cfe0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800cfe4:	2a39      	cmp	r2, #57	@ 0x39
 800cfe6:	d04e      	beq.n	800d086 <_dtoa_r+0xb2e>
 800cfe8:	3201      	adds	r2, #1
 800cfea:	701a      	strb	r2, [r3, #0]
 800cfec:	e501      	b.n	800c9f2 <_dtoa_r+0x49a>
 800cfee:	2a00      	cmp	r2, #0
 800cff0:	dd03      	ble.n	800cffa <_dtoa_r+0xaa2>
 800cff2:	2b39      	cmp	r3, #57	@ 0x39
 800cff4:	d0ee      	beq.n	800cfd4 <_dtoa_r+0xa7c>
 800cff6:	3301      	adds	r3, #1
 800cff8:	e7c9      	b.n	800cf8e <_dtoa_r+0xa36>
 800cffa:	9a00      	ldr	r2, [sp, #0]
 800cffc:	9908      	ldr	r1, [sp, #32]
 800cffe:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d002:	428a      	cmp	r2, r1
 800d004:	d028      	beq.n	800d058 <_dtoa_r+0xb00>
 800d006:	9902      	ldr	r1, [sp, #8]
 800d008:	2300      	movs	r3, #0
 800d00a:	220a      	movs	r2, #10
 800d00c:	4648      	mov	r0, r9
 800d00e:	f000 f9d5 	bl	800d3bc <__multadd>
 800d012:	42af      	cmp	r7, r5
 800d014:	9002      	str	r0, [sp, #8]
 800d016:	f04f 0300 	mov.w	r3, #0
 800d01a:	f04f 020a 	mov.w	r2, #10
 800d01e:	4639      	mov	r1, r7
 800d020:	4648      	mov	r0, r9
 800d022:	d107      	bne.n	800d034 <_dtoa_r+0xadc>
 800d024:	f000 f9ca 	bl	800d3bc <__multadd>
 800d028:	4607      	mov	r7, r0
 800d02a:	4605      	mov	r5, r0
 800d02c:	9b00      	ldr	r3, [sp, #0]
 800d02e:	3301      	adds	r3, #1
 800d030:	9300      	str	r3, [sp, #0]
 800d032:	e777      	b.n	800cf24 <_dtoa_r+0x9cc>
 800d034:	f000 f9c2 	bl	800d3bc <__multadd>
 800d038:	4629      	mov	r1, r5
 800d03a:	4607      	mov	r7, r0
 800d03c:	2300      	movs	r3, #0
 800d03e:	220a      	movs	r2, #10
 800d040:	4648      	mov	r0, r9
 800d042:	f000 f9bb 	bl	800d3bc <__multadd>
 800d046:	4605      	mov	r5, r0
 800d048:	e7f0      	b.n	800d02c <_dtoa_r+0xad4>
 800d04a:	f1bb 0f00 	cmp.w	fp, #0
 800d04e:	bfcc      	ite	gt
 800d050:	465e      	movgt	r6, fp
 800d052:	2601      	movle	r6, #1
 800d054:	4456      	add	r6, sl
 800d056:	2700      	movs	r7, #0
 800d058:	9902      	ldr	r1, [sp, #8]
 800d05a:	9300      	str	r3, [sp, #0]
 800d05c:	2201      	movs	r2, #1
 800d05e:	4648      	mov	r0, r9
 800d060:	f000 fb50 	bl	800d704 <__lshift>
 800d064:	4621      	mov	r1, r4
 800d066:	9002      	str	r0, [sp, #8]
 800d068:	f000 fbb8 	bl	800d7dc <__mcmp>
 800d06c:	2800      	cmp	r0, #0
 800d06e:	dcb4      	bgt.n	800cfda <_dtoa_r+0xa82>
 800d070:	d102      	bne.n	800d078 <_dtoa_r+0xb20>
 800d072:	9b00      	ldr	r3, [sp, #0]
 800d074:	07db      	lsls	r3, r3, #31
 800d076:	d4b0      	bmi.n	800cfda <_dtoa_r+0xa82>
 800d078:	4633      	mov	r3, r6
 800d07a:	461e      	mov	r6, r3
 800d07c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d080:	2a30      	cmp	r2, #48	@ 0x30
 800d082:	d0fa      	beq.n	800d07a <_dtoa_r+0xb22>
 800d084:	e4b5      	b.n	800c9f2 <_dtoa_r+0x49a>
 800d086:	459a      	cmp	sl, r3
 800d088:	d1a8      	bne.n	800cfdc <_dtoa_r+0xa84>
 800d08a:	2331      	movs	r3, #49	@ 0x31
 800d08c:	f108 0801 	add.w	r8, r8, #1
 800d090:	f88a 3000 	strb.w	r3, [sl]
 800d094:	e4ad      	b.n	800c9f2 <_dtoa_r+0x49a>
 800d096:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d098:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d0f4 <_dtoa_r+0xb9c>
 800d09c:	b11b      	cbz	r3, 800d0a6 <_dtoa_r+0xb4e>
 800d09e:	f10a 0308 	add.w	r3, sl, #8
 800d0a2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d0a4:	6013      	str	r3, [r2, #0]
 800d0a6:	4650      	mov	r0, sl
 800d0a8:	b017      	add	sp, #92	@ 0x5c
 800d0aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0ae:	9b07      	ldr	r3, [sp, #28]
 800d0b0:	2b01      	cmp	r3, #1
 800d0b2:	f77f ae2e 	ble.w	800cd12 <_dtoa_r+0x7ba>
 800d0b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d0b8:	9308      	str	r3, [sp, #32]
 800d0ba:	2001      	movs	r0, #1
 800d0bc:	e64d      	b.n	800cd5a <_dtoa_r+0x802>
 800d0be:	f1bb 0f00 	cmp.w	fp, #0
 800d0c2:	f77f aed9 	ble.w	800ce78 <_dtoa_r+0x920>
 800d0c6:	4656      	mov	r6, sl
 800d0c8:	9802      	ldr	r0, [sp, #8]
 800d0ca:	4621      	mov	r1, r4
 800d0cc:	f7ff f9bb 	bl	800c446 <quorem>
 800d0d0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d0d4:	f806 3b01 	strb.w	r3, [r6], #1
 800d0d8:	eba6 020a 	sub.w	r2, r6, sl
 800d0dc:	4593      	cmp	fp, r2
 800d0de:	ddb4      	ble.n	800d04a <_dtoa_r+0xaf2>
 800d0e0:	9902      	ldr	r1, [sp, #8]
 800d0e2:	2300      	movs	r3, #0
 800d0e4:	220a      	movs	r2, #10
 800d0e6:	4648      	mov	r0, r9
 800d0e8:	f000 f968 	bl	800d3bc <__multadd>
 800d0ec:	9002      	str	r0, [sp, #8]
 800d0ee:	e7eb      	b.n	800d0c8 <_dtoa_r+0xb70>
 800d0f0:	0800e8d0 	.word	0x0800e8d0
 800d0f4:	0800e854 	.word	0x0800e854

0800d0f8 <_free_r>:
 800d0f8:	b538      	push	{r3, r4, r5, lr}
 800d0fa:	4605      	mov	r5, r0
 800d0fc:	2900      	cmp	r1, #0
 800d0fe:	d041      	beq.n	800d184 <_free_r+0x8c>
 800d100:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d104:	1f0c      	subs	r4, r1, #4
 800d106:	2b00      	cmp	r3, #0
 800d108:	bfb8      	it	lt
 800d10a:	18e4      	addlt	r4, r4, r3
 800d10c:	f000 f8e8 	bl	800d2e0 <__malloc_lock>
 800d110:	4a1d      	ldr	r2, [pc, #116]	@ (800d188 <_free_r+0x90>)
 800d112:	6813      	ldr	r3, [r2, #0]
 800d114:	b933      	cbnz	r3, 800d124 <_free_r+0x2c>
 800d116:	6063      	str	r3, [r4, #4]
 800d118:	6014      	str	r4, [r2, #0]
 800d11a:	4628      	mov	r0, r5
 800d11c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d120:	f000 b8e4 	b.w	800d2ec <__malloc_unlock>
 800d124:	42a3      	cmp	r3, r4
 800d126:	d908      	bls.n	800d13a <_free_r+0x42>
 800d128:	6820      	ldr	r0, [r4, #0]
 800d12a:	1821      	adds	r1, r4, r0
 800d12c:	428b      	cmp	r3, r1
 800d12e:	bf01      	itttt	eq
 800d130:	6819      	ldreq	r1, [r3, #0]
 800d132:	685b      	ldreq	r3, [r3, #4]
 800d134:	1809      	addeq	r1, r1, r0
 800d136:	6021      	streq	r1, [r4, #0]
 800d138:	e7ed      	b.n	800d116 <_free_r+0x1e>
 800d13a:	461a      	mov	r2, r3
 800d13c:	685b      	ldr	r3, [r3, #4]
 800d13e:	b10b      	cbz	r3, 800d144 <_free_r+0x4c>
 800d140:	42a3      	cmp	r3, r4
 800d142:	d9fa      	bls.n	800d13a <_free_r+0x42>
 800d144:	6811      	ldr	r1, [r2, #0]
 800d146:	1850      	adds	r0, r2, r1
 800d148:	42a0      	cmp	r0, r4
 800d14a:	d10b      	bne.n	800d164 <_free_r+0x6c>
 800d14c:	6820      	ldr	r0, [r4, #0]
 800d14e:	4401      	add	r1, r0
 800d150:	1850      	adds	r0, r2, r1
 800d152:	4283      	cmp	r3, r0
 800d154:	6011      	str	r1, [r2, #0]
 800d156:	d1e0      	bne.n	800d11a <_free_r+0x22>
 800d158:	6818      	ldr	r0, [r3, #0]
 800d15a:	685b      	ldr	r3, [r3, #4]
 800d15c:	6053      	str	r3, [r2, #4]
 800d15e:	4408      	add	r0, r1
 800d160:	6010      	str	r0, [r2, #0]
 800d162:	e7da      	b.n	800d11a <_free_r+0x22>
 800d164:	d902      	bls.n	800d16c <_free_r+0x74>
 800d166:	230c      	movs	r3, #12
 800d168:	602b      	str	r3, [r5, #0]
 800d16a:	e7d6      	b.n	800d11a <_free_r+0x22>
 800d16c:	6820      	ldr	r0, [r4, #0]
 800d16e:	1821      	adds	r1, r4, r0
 800d170:	428b      	cmp	r3, r1
 800d172:	bf04      	itt	eq
 800d174:	6819      	ldreq	r1, [r3, #0]
 800d176:	685b      	ldreq	r3, [r3, #4]
 800d178:	6063      	str	r3, [r4, #4]
 800d17a:	bf04      	itt	eq
 800d17c:	1809      	addeq	r1, r1, r0
 800d17e:	6021      	streq	r1, [r4, #0]
 800d180:	6054      	str	r4, [r2, #4]
 800d182:	e7ca      	b.n	800d11a <_free_r+0x22>
 800d184:	bd38      	pop	{r3, r4, r5, pc}
 800d186:	bf00      	nop
 800d188:	200005a4 	.word	0x200005a4

0800d18c <malloc>:
 800d18c:	4b02      	ldr	r3, [pc, #8]	@ (800d198 <malloc+0xc>)
 800d18e:	4601      	mov	r1, r0
 800d190:	6818      	ldr	r0, [r3, #0]
 800d192:	f000 b825 	b.w	800d1e0 <_malloc_r>
 800d196:	bf00      	nop
 800d198:	20000024 	.word	0x20000024

0800d19c <sbrk_aligned>:
 800d19c:	b570      	push	{r4, r5, r6, lr}
 800d19e:	4e0f      	ldr	r6, [pc, #60]	@ (800d1dc <sbrk_aligned+0x40>)
 800d1a0:	460c      	mov	r4, r1
 800d1a2:	6831      	ldr	r1, [r6, #0]
 800d1a4:	4605      	mov	r5, r0
 800d1a6:	b911      	cbnz	r1, 800d1ae <sbrk_aligned+0x12>
 800d1a8:	f000 fe92 	bl	800ded0 <_sbrk_r>
 800d1ac:	6030      	str	r0, [r6, #0]
 800d1ae:	4621      	mov	r1, r4
 800d1b0:	4628      	mov	r0, r5
 800d1b2:	f000 fe8d 	bl	800ded0 <_sbrk_r>
 800d1b6:	1c43      	adds	r3, r0, #1
 800d1b8:	d103      	bne.n	800d1c2 <sbrk_aligned+0x26>
 800d1ba:	f04f 34ff 	mov.w	r4, #4294967295
 800d1be:	4620      	mov	r0, r4
 800d1c0:	bd70      	pop	{r4, r5, r6, pc}
 800d1c2:	1cc4      	adds	r4, r0, #3
 800d1c4:	f024 0403 	bic.w	r4, r4, #3
 800d1c8:	42a0      	cmp	r0, r4
 800d1ca:	d0f8      	beq.n	800d1be <sbrk_aligned+0x22>
 800d1cc:	1a21      	subs	r1, r4, r0
 800d1ce:	4628      	mov	r0, r5
 800d1d0:	f000 fe7e 	bl	800ded0 <_sbrk_r>
 800d1d4:	3001      	adds	r0, #1
 800d1d6:	d1f2      	bne.n	800d1be <sbrk_aligned+0x22>
 800d1d8:	e7ef      	b.n	800d1ba <sbrk_aligned+0x1e>
 800d1da:	bf00      	nop
 800d1dc:	200005a0 	.word	0x200005a0

0800d1e0 <_malloc_r>:
 800d1e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d1e4:	1ccd      	adds	r5, r1, #3
 800d1e6:	f025 0503 	bic.w	r5, r5, #3
 800d1ea:	3508      	adds	r5, #8
 800d1ec:	2d0c      	cmp	r5, #12
 800d1ee:	bf38      	it	cc
 800d1f0:	250c      	movcc	r5, #12
 800d1f2:	2d00      	cmp	r5, #0
 800d1f4:	4606      	mov	r6, r0
 800d1f6:	db01      	blt.n	800d1fc <_malloc_r+0x1c>
 800d1f8:	42a9      	cmp	r1, r5
 800d1fa:	d904      	bls.n	800d206 <_malloc_r+0x26>
 800d1fc:	230c      	movs	r3, #12
 800d1fe:	6033      	str	r3, [r6, #0]
 800d200:	2000      	movs	r0, #0
 800d202:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d206:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d2dc <_malloc_r+0xfc>
 800d20a:	f000 f869 	bl	800d2e0 <__malloc_lock>
 800d20e:	f8d8 3000 	ldr.w	r3, [r8]
 800d212:	461c      	mov	r4, r3
 800d214:	bb44      	cbnz	r4, 800d268 <_malloc_r+0x88>
 800d216:	4629      	mov	r1, r5
 800d218:	4630      	mov	r0, r6
 800d21a:	f7ff ffbf 	bl	800d19c <sbrk_aligned>
 800d21e:	1c43      	adds	r3, r0, #1
 800d220:	4604      	mov	r4, r0
 800d222:	d158      	bne.n	800d2d6 <_malloc_r+0xf6>
 800d224:	f8d8 4000 	ldr.w	r4, [r8]
 800d228:	4627      	mov	r7, r4
 800d22a:	2f00      	cmp	r7, #0
 800d22c:	d143      	bne.n	800d2b6 <_malloc_r+0xd6>
 800d22e:	2c00      	cmp	r4, #0
 800d230:	d04b      	beq.n	800d2ca <_malloc_r+0xea>
 800d232:	6823      	ldr	r3, [r4, #0]
 800d234:	4639      	mov	r1, r7
 800d236:	4630      	mov	r0, r6
 800d238:	eb04 0903 	add.w	r9, r4, r3
 800d23c:	f000 fe48 	bl	800ded0 <_sbrk_r>
 800d240:	4581      	cmp	r9, r0
 800d242:	d142      	bne.n	800d2ca <_malloc_r+0xea>
 800d244:	6821      	ldr	r1, [r4, #0]
 800d246:	1a6d      	subs	r5, r5, r1
 800d248:	4629      	mov	r1, r5
 800d24a:	4630      	mov	r0, r6
 800d24c:	f7ff ffa6 	bl	800d19c <sbrk_aligned>
 800d250:	3001      	adds	r0, #1
 800d252:	d03a      	beq.n	800d2ca <_malloc_r+0xea>
 800d254:	6823      	ldr	r3, [r4, #0]
 800d256:	442b      	add	r3, r5
 800d258:	6023      	str	r3, [r4, #0]
 800d25a:	f8d8 3000 	ldr.w	r3, [r8]
 800d25e:	685a      	ldr	r2, [r3, #4]
 800d260:	bb62      	cbnz	r2, 800d2bc <_malloc_r+0xdc>
 800d262:	f8c8 7000 	str.w	r7, [r8]
 800d266:	e00f      	b.n	800d288 <_malloc_r+0xa8>
 800d268:	6822      	ldr	r2, [r4, #0]
 800d26a:	1b52      	subs	r2, r2, r5
 800d26c:	d420      	bmi.n	800d2b0 <_malloc_r+0xd0>
 800d26e:	2a0b      	cmp	r2, #11
 800d270:	d917      	bls.n	800d2a2 <_malloc_r+0xc2>
 800d272:	1961      	adds	r1, r4, r5
 800d274:	42a3      	cmp	r3, r4
 800d276:	6025      	str	r5, [r4, #0]
 800d278:	bf18      	it	ne
 800d27a:	6059      	strne	r1, [r3, #4]
 800d27c:	6863      	ldr	r3, [r4, #4]
 800d27e:	bf08      	it	eq
 800d280:	f8c8 1000 	streq.w	r1, [r8]
 800d284:	5162      	str	r2, [r4, r5]
 800d286:	604b      	str	r3, [r1, #4]
 800d288:	4630      	mov	r0, r6
 800d28a:	f000 f82f 	bl	800d2ec <__malloc_unlock>
 800d28e:	f104 000b 	add.w	r0, r4, #11
 800d292:	1d23      	adds	r3, r4, #4
 800d294:	f020 0007 	bic.w	r0, r0, #7
 800d298:	1ac2      	subs	r2, r0, r3
 800d29a:	bf1c      	itt	ne
 800d29c:	1a1b      	subne	r3, r3, r0
 800d29e:	50a3      	strne	r3, [r4, r2]
 800d2a0:	e7af      	b.n	800d202 <_malloc_r+0x22>
 800d2a2:	6862      	ldr	r2, [r4, #4]
 800d2a4:	42a3      	cmp	r3, r4
 800d2a6:	bf0c      	ite	eq
 800d2a8:	f8c8 2000 	streq.w	r2, [r8]
 800d2ac:	605a      	strne	r2, [r3, #4]
 800d2ae:	e7eb      	b.n	800d288 <_malloc_r+0xa8>
 800d2b0:	4623      	mov	r3, r4
 800d2b2:	6864      	ldr	r4, [r4, #4]
 800d2b4:	e7ae      	b.n	800d214 <_malloc_r+0x34>
 800d2b6:	463c      	mov	r4, r7
 800d2b8:	687f      	ldr	r7, [r7, #4]
 800d2ba:	e7b6      	b.n	800d22a <_malloc_r+0x4a>
 800d2bc:	461a      	mov	r2, r3
 800d2be:	685b      	ldr	r3, [r3, #4]
 800d2c0:	42a3      	cmp	r3, r4
 800d2c2:	d1fb      	bne.n	800d2bc <_malloc_r+0xdc>
 800d2c4:	2300      	movs	r3, #0
 800d2c6:	6053      	str	r3, [r2, #4]
 800d2c8:	e7de      	b.n	800d288 <_malloc_r+0xa8>
 800d2ca:	230c      	movs	r3, #12
 800d2cc:	6033      	str	r3, [r6, #0]
 800d2ce:	4630      	mov	r0, r6
 800d2d0:	f000 f80c 	bl	800d2ec <__malloc_unlock>
 800d2d4:	e794      	b.n	800d200 <_malloc_r+0x20>
 800d2d6:	6005      	str	r5, [r0, #0]
 800d2d8:	e7d6      	b.n	800d288 <_malloc_r+0xa8>
 800d2da:	bf00      	nop
 800d2dc:	200005a4 	.word	0x200005a4

0800d2e0 <__malloc_lock>:
 800d2e0:	4801      	ldr	r0, [pc, #4]	@ (800d2e8 <__malloc_lock+0x8>)
 800d2e2:	f7ff b8ae 	b.w	800c442 <__retarget_lock_acquire_recursive>
 800d2e6:	bf00      	nop
 800d2e8:	2000059c 	.word	0x2000059c

0800d2ec <__malloc_unlock>:
 800d2ec:	4801      	ldr	r0, [pc, #4]	@ (800d2f4 <__malloc_unlock+0x8>)
 800d2ee:	f7ff b8a9 	b.w	800c444 <__retarget_lock_release_recursive>
 800d2f2:	bf00      	nop
 800d2f4:	2000059c 	.word	0x2000059c

0800d2f8 <_Balloc>:
 800d2f8:	b570      	push	{r4, r5, r6, lr}
 800d2fa:	69c6      	ldr	r6, [r0, #28]
 800d2fc:	4604      	mov	r4, r0
 800d2fe:	460d      	mov	r5, r1
 800d300:	b976      	cbnz	r6, 800d320 <_Balloc+0x28>
 800d302:	2010      	movs	r0, #16
 800d304:	f7ff ff42 	bl	800d18c <malloc>
 800d308:	4602      	mov	r2, r0
 800d30a:	61e0      	str	r0, [r4, #28]
 800d30c:	b920      	cbnz	r0, 800d318 <_Balloc+0x20>
 800d30e:	4b18      	ldr	r3, [pc, #96]	@ (800d370 <_Balloc+0x78>)
 800d310:	4818      	ldr	r0, [pc, #96]	@ (800d374 <_Balloc+0x7c>)
 800d312:	216b      	movs	r1, #107	@ 0x6b
 800d314:	f000 fdfa 	bl	800df0c <__assert_func>
 800d318:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d31c:	6006      	str	r6, [r0, #0]
 800d31e:	60c6      	str	r6, [r0, #12]
 800d320:	69e6      	ldr	r6, [r4, #28]
 800d322:	68f3      	ldr	r3, [r6, #12]
 800d324:	b183      	cbz	r3, 800d348 <_Balloc+0x50>
 800d326:	69e3      	ldr	r3, [r4, #28]
 800d328:	68db      	ldr	r3, [r3, #12]
 800d32a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d32e:	b9b8      	cbnz	r0, 800d360 <_Balloc+0x68>
 800d330:	2101      	movs	r1, #1
 800d332:	fa01 f605 	lsl.w	r6, r1, r5
 800d336:	1d72      	adds	r2, r6, #5
 800d338:	0092      	lsls	r2, r2, #2
 800d33a:	4620      	mov	r0, r4
 800d33c:	f000 fe04 	bl	800df48 <_calloc_r>
 800d340:	b160      	cbz	r0, 800d35c <_Balloc+0x64>
 800d342:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d346:	e00e      	b.n	800d366 <_Balloc+0x6e>
 800d348:	2221      	movs	r2, #33	@ 0x21
 800d34a:	2104      	movs	r1, #4
 800d34c:	4620      	mov	r0, r4
 800d34e:	f000 fdfb 	bl	800df48 <_calloc_r>
 800d352:	69e3      	ldr	r3, [r4, #28]
 800d354:	60f0      	str	r0, [r6, #12]
 800d356:	68db      	ldr	r3, [r3, #12]
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d1e4      	bne.n	800d326 <_Balloc+0x2e>
 800d35c:	2000      	movs	r0, #0
 800d35e:	bd70      	pop	{r4, r5, r6, pc}
 800d360:	6802      	ldr	r2, [r0, #0]
 800d362:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d366:	2300      	movs	r3, #0
 800d368:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d36c:	e7f7      	b.n	800d35e <_Balloc+0x66>
 800d36e:	bf00      	nop
 800d370:	0800e861 	.word	0x0800e861
 800d374:	0800e8e1 	.word	0x0800e8e1

0800d378 <_Bfree>:
 800d378:	b570      	push	{r4, r5, r6, lr}
 800d37a:	69c6      	ldr	r6, [r0, #28]
 800d37c:	4605      	mov	r5, r0
 800d37e:	460c      	mov	r4, r1
 800d380:	b976      	cbnz	r6, 800d3a0 <_Bfree+0x28>
 800d382:	2010      	movs	r0, #16
 800d384:	f7ff ff02 	bl	800d18c <malloc>
 800d388:	4602      	mov	r2, r0
 800d38a:	61e8      	str	r0, [r5, #28]
 800d38c:	b920      	cbnz	r0, 800d398 <_Bfree+0x20>
 800d38e:	4b09      	ldr	r3, [pc, #36]	@ (800d3b4 <_Bfree+0x3c>)
 800d390:	4809      	ldr	r0, [pc, #36]	@ (800d3b8 <_Bfree+0x40>)
 800d392:	218f      	movs	r1, #143	@ 0x8f
 800d394:	f000 fdba 	bl	800df0c <__assert_func>
 800d398:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d39c:	6006      	str	r6, [r0, #0]
 800d39e:	60c6      	str	r6, [r0, #12]
 800d3a0:	b13c      	cbz	r4, 800d3b2 <_Bfree+0x3a>
 800d3a2:	69eb      	ldr	r3, [r5, #28]
 800d3a4:	6862      	ldr	r2, [r4, #4]
 800d3a6:	68db      	ldr	r3, [r3, #12]
 800d3a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d3ac:	6021      	str	r1, [r4, #0]
 800d3ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d3b2:	bd70      	pop	{r4, r5, r6, pc}
 800d3b4:	0800e861 	.word	0x0800e861
 800d3b8:	0800e8e1 	.word	0x0800e8e1

0800d3bc <__multadd>:
 800d3bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d3c0:	690d      	ldr	r5, [r1, #16]
 800d3c2:	4607      	mov	r7, r0
 800d3c4:	460c      	mov	r4, r1
 800d3c6:	461e      	mov	r6, r3
 800d3c8:	f101 0c14 	add.w	ip, r1, #20
 800d3cc:	2000      	movs	r0, #0
 800d3ce:	f8dc 3000 	ldr.w	r3, [ip]
 800d3d2:	b299      	uxth	r1, r3
 800d3d4:	fb02 6101 	mla	r1, r2, r1, r6
 800d3d8:	0c1e      	lsrs	r6, r3, #16
 800d3da:	0c0b      	lsrs	r3, r1, #16
 800d3dc:	fb02 3306 	mla	r3, r2, r6, r3
 800d3e0:	b289      	uxth	r1, r1
 800d3e2:	3001      	adds	r0, #1
 800d3e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d3e8:	4285      	cmp	r5, r0
 800d3ea:	f84c 1b04 	str.w	r1, [ip], #4
 800d3ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d3f2:	dcec      	bgt.n	800d3ce <__multadd+0x12>
 800d3f4:	b30e      	cbz	r6, 800d43a <__multadd+0x7e>
 800d3f6:	68a3      	ldr	r3, [r4, #8]
 800d3f8:	42ab      	cmp	r3, r5
 800d3fa:	dc19      	bgt.n	800d430 <__multadd+0x74>
 800d3fc:	6861      	ldr	r1, [r4, #4]
 800d3fe:	4638      	mov	r0, r7
 800d400:	3101      	adds	r1, #1
 800d402:	f7ff ff79 	bl	800d2f8 <_Balloc>
 800d406:	4680      	mov	r8, r0
 800d408:	b928      	cbnz	r0, 800d416 <__multadd+0x5a>
 800d40a:	4602      	mov	r2, r0
 800d40c:	4b0c      	ldr	r3, [pc, #48]	@ (800d440 <__multadd+0x84>)
 800d40e:	480d      	ldr	r0, [pc, #52]	@ (800d444 <__multadd+0x88>)
 800d410:	21ba      	movs	r1, #186	@ 0xba
 800d412:	f000 fd7b 	bl	800df0c <__assert_func>
 800d416:	6922      	ldr	r2, [r4, #16]
 800d418:	3202      	adds	r2, #2
 800d41a:	f104 010c 	add.w	r1, r4, #12
 800d41e:	0092      	lsls	r2, r2, #2
 800d420:	300c      	adds	r0, #12
 800d422:	f000 fd65 	bl	800def0 <memcpy>
 800d426:	4621      	mov	r1, r4
 800d428:	4638      	mov	r0, r7
 800d42a:	f7ff ffa5 	bl	800d378 <_Bfree>
 800d42e:	4644      	mov	r4, r8
 800d430:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d434:	3501      	adds	r5, #1
 800d436:	615e      	str	r6, [r3, #20]
 800d438:	6125      	str	r5, [r4, #16]
 800d43a:	4620      	mov	r0, r4
 800d43c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d440:	0800e8d0 	.word	0x0800e8d0
 800d444:	0800e8e1 	.word	0x0800e8e1

0800d448 <__hi0bits>:
 800d448:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d44c:	4603      	mov	r3, r0
 800d44e:	bf36      	itet	cc
 800d450:	0403      	lslcc	r3, r0, #16
 800d452:	2000      	movcs	r0, #0
 800d454:	2010      	movcc	r0, #16
 800d456:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d45a:	bf3c      	itt	cc
 800d45c:	021b      	lslcc	r3, r3, #8
 800d45e:	3008      	addcc	r0, #8
 800d460:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d464:	bf3c      	itt	cc
 800d466:	011b      	lslcc	r3, r3, #4
 800d468:	3004      	addcc	r0, #4
 800d46a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d46e:	bf3c      	itt	cc
 800d470:	009b      	lslcc	r3, r3, #2
 800d472:	3002      	addcc	r0, #2
 800d474:	2b00      	cmp	r3, #0
 800d476:	db05      	blt.n	800d484 <__hi0bits+0x3c>
 800d478:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d47c:	f100 0001 	add.w	r0, r0, #1
 800d480:	bf08      	it	eq
 800d482:	2020      	moveq	r0, #32
 800d484:	4770      	bx	lr

0800d486 <__lo0bits>:
 800d486:	6803      	ldr	r3, [r0, #0]
 800d488:	4602      	mov	r2, r0
 800d48a:	f013 0007 	ands.w	r0, r3, #7
 800d48e:	d00b      	beq.n	800d4a8 <__lo0bits+0x22>
 800d490:	07d9      	lsls	r1, r3, #31
 800d492:	d421      	bmi.n	800d4d8 <__lo0bits+0x52>
 800d494:	0798      	lsls	r0, r3, #30
 800d496:	bf49      	itett	mi
 800d498:	085b      	lsrmi	r3, r3, #1
 800d49a:	089b      	lsrpl	r3, r3, #2
 800d49c:	2001      	movmi	r0, #1
 800d49e:	6013      	strmi	r3, [r2, #0]
 800d4a0:	bf5c      	itt	pl
 800d4a2:	6013      	strpl	r3, [r2, #0]
 800d4a4:	2002      	movpl	r0, #2
 800d4a6:	4770      	bx	lr
 800d4a8:	b299      	uxth	r1, r3
 800d4aa:	b909      	cbnz	r1, 800d4b0 <__lo0bits+0x2a>
 800d4ac:	0c1b      	lsrs	r3, r3, #16
 800d4ae:	2010      	movs	r0, #16
 800d4b0:	b2d9      	uxtb	r1, r3
 800d4b2:	b909      	cbnz	r1, 800d4b8 <__lo0bits+0x32>
 800d4b4:	3008      	adds	r0, #8
 800d4b6:	0a1b      	lsrs	r3, r3, #8
 800d4b8:	0719      	lsls	r1, r3, #28
 800d4ba:	bf04      	itt	eq
 800d4bc:	091b      	lsreq	r3, r3, #4
 800d4be:	3004      	addeq	r0, #4
 800d4c0:	0799      	lsls	r1, r3, #30
 800d4c2:	bf04      	itt	eq
 800d4c4:	089b      	lsreq	r3, r3, #2
 800d4c6:	3002      	addeq	r0, #2
 800d4c8:	07d9      	lsls	r1, r3, #31
 800d4ca:	d403      	bmi.n	800d4d4 <__lo0bits+0x4e>
 800d4cc:	085b      	lsrs	r3, r3, #1
 800d4ce:	f100 0001 	add.w	r0, r0, #1
 800d4d2:	d003      	beq.n	800d4dc <__lo0bits+0x56>
 800d4d4:	6013      	str	r3, [r2, #0]
 800d4d6:	4770      	bx	lr
 800d4d8:	2000      	movs	r0, #0
 800d4da:	4770      	bx	lr
 800d4dc:	2020      	movs	r0, #32
 800d4de:	4770      	bx	lr

0800d4e0 <__i2b>:
 800d4e0:	b510      	push	{r4, lr}
 800d4e2:	460c      	mov	r4, r1
 800d4e4:	2101      	movs	r1, #1
 800d4e6:	f7ff ff07 	bl	800d2f8 <_Balloc>
 800d4ea:	4602      	mov	r2, r0
 800d4ec:	b928      	cbnz	r0, 800d4fa <__i2b+0x1a>
 800d4ee:	4b05      	ldr	r3, [pc, #20]	@ (800d504 <__i2b+0x24>)
 800d4f0:	4805      	ldr	r0, [pc, #20]	@ (800d508 <__i2b+0x28>)
 800d4f2:	f240 1145 	movw	r1, #325	@ 0x145
 800d4f6:	f000 fd09 	bl	800df0c <__assert_func>
 800d4fa:	2301      	movs	r3, #1
 800d4fc:	6144      	str	r4, [r0, #20]
 800d4fe:	6103      	str	r3, [r0, #16]
 800d500:	bd10      	pop	{r4, pc}
 800d502:	bf00      	nop
 800d504:	0800e8d0 	.word	0x0800e8d0
 800d508:	0800e8e1 	.word	0x0800e8e1

0800d50c <__multiply>:
 800d50c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d510:	4617      	mov	r7, r2
 800d512:	690a      	ldr	r2, [r1, #16]
 800d514:	693b      	ldr	r3, [r7, #16]
 800d516:	429a      	cmp	r2, r3
 800d518:	bfa8      	it	ge
 800d51a:	463b      	movge	r3, r7
 800d51c:	4689      	mov	r9, r1
 800d51e:	bfa4      	itt	ge
 800d520:	460f      	movge	r7, r1
 800d522:	4699      	movge	r9, r3
 800d524:	693d      	ldr	r5, [r7, #16]
 800d526:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d52a:	68bb      	ldr	r3, [r7, #8]
 800d52c:	6879      	ldr	r1, [r7, #4]
 800d52e:	eb05 060a 	add.w	r6, r5, sl
 800d532:	42b3      	cmp	r3, r6
 800d534:	b085      	sub	sp, #20
 800d536:	bfb8      	it	lt
 800d538:	3101      	addlt	r1, #1
 800d53a:	f7ff fedd 	bl	800d2f8 <_Balloc>
 800d53e:	b930      	cbnz	r0, 800d54e <__multiply+0x42>
 800d540:	4602      	mov	r2, r0
 800d542:	4b41      	ldr	r3, [pc, #260]	@ (800d648 <__multiply+0x13c>)
 800d544:	4841      	ldr	r0, [pc, #260]	@ (800d64c <__multiply+0x140>)
 800d546:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d54a:	f000 fcdf 	bl	800df0c <__assert_func>
 800d54e:	f100 0414 	add.w	r4, r0, #20
 800d552:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d556:	4623      	mov	r3, r4
 800d558:	2200      	movs	r2, #0
 800d55a:	4573      	cmp	r3, lr
 800d55c:	d320      	bcc.n	800d5a0 <__multiply+0x94>
 800d55e:	f107 0814 	add.w	r8, r7, #20
 800d562:	f109 0114 	add.w	r1, r9, #20
 800d566:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d56a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d56e:	9302      	str	r3, [sp, #8]
 800d570:	1beb      	subs	r3, r5, r7
 800d572:	3b15      	subs	r3, #21
 800d574:	f023 0303 	bic.w	r3, r3, #3
 800d578:	3304      	adds	r3, #4
 800d57a:	3715      	adds	r7, #21
 800d57c:	42bd      	cmp	r5, r7
 800d57e:	bf38      	it	cc
 800d580:	2304      	movcc	r3, #4
 800d582:	9301      	str	r3, [sp, #4]
 800d584:	9b02      	ldr	r3, [sp, #8]
 800d586:	9103      	str	r1, [sp, #12]
 800d588:	428b      	cmp	r3, r1
 800d58a:	d80c      	bhi.n	800d5a6 <__multiply+0x9a>
 800d58c:	2e00      	cmp	r6, #0
 800d58e:	dd03      	ble.n	800d598 <__multiply+0x8c>
 800d590:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d594:	2b00      	cmp	r3, #0
 800d596:	d055      	beq.n	800d644 <__multiply+0x138>
 800d598:	6106      	str	r6, [r0, #16]
 800d59a:	b005      	add	sp, #20
 800d59c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5a0:	f843 2b04 	str.w	r2, [r3], #4
 800d5a4:	e7d9      	b.n	800d55a <__multiply+0x4e>
 800d5a6:	f8b1 a000 	ldrh.w	sl, [r1]
 800d5aa:	f1ba 0f00 	cmp.w	sl, #0
 800d5ae:	d01f      	beq.n	800d5f0 <__multiply+0xe4>
 800d5b0:	46c4      	mov	ip, r8
 800d5b2:	46a1      	mov	r9, r4
 800d5b4:	2700      	movs	r7, #0
 800d5b6:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d5ba:	f8d9 3000 	ldr.w	r3, [r9]
 800d5be:	fa1f fb82 	uxth.w	fp, r2
 800d5c2:	b29b      	uxth	r3, r3
 800d5c4:	fb0a 330b 	mla	r3, sl, fp, r3
 800d5c8:	443b      	add	r3, r7
 800d5ca:	f8d9 7000 	ldr.w	r7, [r9]
 800d5ce:	0c12      	lsrs	r2, r2, #16
 800d5d0:	0c3f      	lsrs	r7, r7, #16
 800d5d2:	fb0a 7202 	mla	r2, sl, r2, r7
 800d5d6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d5da:	b29b      	uxth	r3, r3
 800d5dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d5e0:	4565      	cmp	r5, ip
 800d5e2:	f849 3b04 	str.w	r3, [r9], #4
 800d5e6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d5ea:	d8e4      	bhi.n	800d5b6 <__multiply+0xaa>
 800d5ec:	9b01      	ldr	r3, [sp, #4]
 800d5ee:	50e7      	str	r7, [r4, r3]
 800d5f0:	9b03      	ldr	r3, [sp, #12]
 800d5f2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d5f6:	3104      	adds	r1, #4
 800d5f8:	f1b9 0f00 	cmp.w	r9, #0
 800d5fc:	d020      	beq.n	800d640 <__multiply+0x134>
 800d5fe:	6823      	ldr	r3, [r4, #0]
 800d600:	4647      	mov	r7, r8
 800d602:	46a4      	mov	ip, r4
 800d604:	f04f 0a00 	mov.w	sl, #0
 800d608:	f8b7 b000 	ldrh.w	fp, [r7]
 800d60c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d610:	fb09 220b 	mla	r2, r9, fp, r2
 800d614:	4452      	add	r2, sl
 800d616:	b29b      	uxth	r3, r3
 800d618:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d61c:	f84c 3b04 	str.w	r3, [ip], #4
 800d620:	f857 3b04 	ldr.w	r3, [r7], #4
 800d624:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d628:	f8bc 3000 	ldrh.w	r3, [ip]
 800d62c:	fb09 330a 	mla	r3, r9, sl, r3
 800d630:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d634:	42bd      	cmp	r5, r7
 800d636:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d63a:	d8e5      	bhi.n	800d608 <__multiply+0xfc>
 800d63c:	9a01      	ldr	r2, [sp, #4]
 800d63e:	50a3      	str	r3, [r4, r2]
 800d640:	3404      	adds	r4, #4
 800d642:	e79f      	b.n	800d584 <__multiply+0x78>
 800d644:	3e01      	subs	r6, #1
 800d646:	e7a1      	b.n	800d58c <__multiply+0x80>
 800d648:	0800e8d0 	.word	0x0800e8d0
 800d64c:	0800e8e1 	.word	0x0800e8e1

0800d650 <__pow5mult>:
 800d650:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d654:	4615      	mov	r5, r2
 800d656:	f012 0203 	ands.w	r2, r2, #3
 800d65a:	4607      	mov	r7, r0
 800d65c:	460e      	mov	r6, r1
 800d65e:	d007      	beq.n	800d670 <__pow5mult+0x20>
 800d660:	4c25      	ldr	r4, [pc, #148]	@ (800d6f8 <__pow5mult+0xa8>)
 800d662:	3a01      	subs	r2, #1
 800d664:	2300      	movs	r3, #0
 800d666:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d66a:	f7ff fea7 	bl	800d3bc <__multadd>
 800d66e:	4606      	mov	r6, r0
 800d670:	10ad      	asrs	r5, r5, #2
 800d672:	d03d      	beq.n	800d6f0 <__pow5mult+0xa0>
 800d674:	69fc      	ldr	r4, [r7, #28]
 800d676:	b97c      	cbnz	r4, 800d698 <__pow5mult+0x48>
 800d678:	2010      	movs	r0, #16
 800d67a:	f7ff fd87 	bl	800d18c <malloc>
 800d67e:	4602      	mov	r2, r0
 800d680:	61f8      	str	r0, [r7, #28]
 800d682:	b928      	cbnz	r0, 800d690 <__pow5mult+0x40>
 800d684:	4b1d      	ldr	r3, [pc, #116]	@ (800d6fc <__pow5mult+0xac>)
 800d686:	481e      	ldr	r0, [pc, #120]	@ (800d700 <__pow5mult+0xb0>)
 800d688:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d68c:	f000 fc3e 	bl	800df0c <__assert_func>
 800d690:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d694:	6004      	str	r4, [r0, #0]
 800d696:	60c4      	str	r4, [r0, #12]
 800d698:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d69c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d6a0:	b94c      	cbnz	r4, 800d6b6 <__pow5mult+0x66>
 800d6a2:	f240 2171 	movw	r1, #625	@ 0x271
 800d6a6:	4638      	mov	r0, r7
 800d6a8:	f7ff ff1a 	bl	800d4e0 <__i2b>
 800d6ac:	2300      	movs	r3, #0
 800d6ae:	f8c8 0008 	str.w	r0, [r8, #8]
 800d6b2:	4604      	mov	r4, r0
 800d6b4:	6003      	str	r3, [r0, #0]
 800d6b6:	f04f 0900 	mov.w	r9, #0
 800d6ba:	07eb      	lsls	r3, r5, #31
 800d6bc:	d50a      	bpl.n	800d6d4 <__pow5mult+0x84>
 800d6be:	4631      	mov	r1, r6
 800d6c0:	4622      	mov	r2, r4
 800d6c2:	4638      	mov	r0, r7
 800d6c4:	f7ff ff22 	bl	800d50c <__multiply>
 800d6c8:	4631      	mov	r1, r6
 800d6ca:	4680      	mov	r8, r0
 800d6cc:	4638      	mov	r0, r7
 800d6ce:	f7ff fe53 	bl	800d378 <_Bfree>
 800d6d2:	4646      	mov	r6, r8
 800d6d4:	106d      	asrs	r5, r5, #1
 800d6d6:	d00b      	beq.n	800d6f0 <__pow5mult+0xa0>
 800d6d8:	6820      	ldr	r0, [r4, #0]
 800d6da:	b938      	cbnz	r0, 800d6ec <__pow5mult+0x9c>
 800d6dc:	4622      	mov	r2, r4
 800d6de:	4621      	mov	r1, r4
 800d6e0:	4638      	mov	r0, r7
 800d6e2:	f7ff ff13 	bl	800d50c <__multiply>
 800d6e6:	6020      	str	r0, [r4, #0]
 800d6e8:	f8c0 9000 	str.w	r9, [r0]
 800d6ec:	4604      	mov	r4, r0
 800d6ee:	e7e4      	b.n	800d6ba <__pow5mult+0x6a>
 800d6f0:	4630      	mov	r0, r6
 800d6f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d6f6:	bf00      	nop
 800d6f8:	0800e994 	.word	0x0800e994
 800d6fc:	0800e861 	.word	0x0800e861
 800d700:	0800e8e1 	.word	0x0800e8e1

0800d704 <__lshift>:
 800d704:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d708:	460c      	mov	r4, r1
 800d70a:	6849      	ldr	r1, [r1, #4]
 800d70c:	6923      	ldr	r3, [r4, #16]
 800d70e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d712:	68a3      	ldr	r3, [r4, #8]
 800d714:	4607      	mov	r7, r0
 800d716:	4691      	mov	r9, r2
 800d718:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d71c:	f108 0601 	add.w	r6, r8, #1
 800d720:	42b3      	cmp	r3, r6
 800d722:	db0b      	blt.n	800d73c <__lshift+0x38>
 800d724:	4638      	mov	r0, r7
 800d726:	f7ff fde7 	bl	800d2f8 <_Balloc>
 800d72a:	4605      	mov	r5, r0
 800d72c:	b948      	cbnz	r0, 800d742 <__lshift+0x3e>
 800d72e:	4602      	mov	r2, r0
 800d730:	4b28      	ldr	r3, [pc, #160]	@ (800d7d4 <__lshift+0xd0>)
 800d732:	4829      	ldr	r0, [pc, #164]	@ (800d7d8 <__lshift+0xd4>)
 800d734:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d738:	f000 fbe8 	bl	800df0c <__assert_func>
 800d73c:	3101      	adds	r1, #1
 800d73e:	005b      	lsls	r3, r3, #1
 800d740:	e7ee      	b.n	800d720 <__lshift+0x1c>
 800d742:	2300      	movs	r3, #0
 800d744:	f100 0114 	add.w	r1, r0, #20
 800d748:	f100 0210 	add.w	r2, r0, #16
 800d74c:	4618      	mov	r0, r3
 800d74e:	4553      	cmp	r3, sl
 800d750:	db33      	blt.n	800d7ba <__lshift+0xb6>
 800d752:	6920      	ldr	r0, [r4, #16]
 800d754:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d758:	f104 0314 	add.w	r3, r4, #20
 800d75c:	f019 091f 	ands.w	r9, r9, #31
 800d760:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d764:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d768:	d02b      	beq.n	800d7c2 <__lshift+0xbe>
 800d76a:	f1c9 0e20 	rsb	lr, r9, #32
 800d76e:	468a      	mov	sl, r1
 800d770:	2200      	movs	r2, #0
 800d772:	6818      	ldr	r0, [r3, #0]
 800d774:	fa00 f009 	lsl.w	r0, r0, r9
 800d778:	4310      	orrs	r0, r2
 800d77a:	f84a 0b04 	str.w	r0, [sl], #4
 800d77e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d782:	459c      	cmp	ip, r3
 800d784:	fa22 f20e 	lsr.w	r2, r2, lr
 800d788:	d8f3      	bhi.n	800d772 <__lshift+0x6e>
 800d78a:	ebac 0304 	sub.w	r3, ip, r4
 800d78e:	3b15      	subs	r3, #21
 800d790:	f023 0303 	bic.w	r3, r3, #3
 800d794:	3304      	adds	r3, #4
 800d796:	f104 0015 	add.w	r0, r4, #21
 800d79a:	4560      	cmp	r0, ip
 800d79c:	bf88      	it	hi
 800d79e:	2304      	movhi	r3, #4
 800d7a0:	50ca      	str	r2, [r1, r3]
 800d7a2:	b10a      	cbz	r2, 800d7a8 <__lshift+0xa4>
 800d7a4:	f108 0602 	add.w	r6, r8, #2
 800d7a8:	3e01      	subs	r6, #1
 800d7aa:	4638      	mov	r0, r7
 800d7ac:	612e      	str	r6, [r5, #16]
 800d7ae:	4621      	mov	r1, r4
 800d7b0:	f7ff fde2 	bl	800d378 <_Bfree>
 800d7b4:	4628      	mov	r0, r5
 800d7b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d7ba:	f842 0f04 	str.w	r0, [r2, #4]!
 800d7be:	3301      	adds	r3, #1
 800d7c0:	e7c5      	b.n	800d74e <__lshift+0x4a>
 800d7c2:	3904      	subs	r1, #4
 800d7c4:	f853 2b04 	ldr.w	r2, [r3], #4
 800d7c8:	f841 2f04 	str.w	r2, [r1, #4]!
 800d7cc:	459c      	cmp	ip, r3
 800d7ce:	d8f9      	bhi.n	800d7c4 <__lshift+0xc0>
 800d7d0:	e7ea      	b.n	800d7a8 <__lshift+0xa4>
 800d7d2:	bf00      	nop
 800d7d4:	0800e8d0 	.word	0x0800e8d0
 800d7d8:	0800e8e1 	.word	0x0800e8e1

0800d7dc <__mcmp>:
 800d7dc:	690a      	ldr	r2, [r1, #16]
 800d7de:	4603      	mov	r3, r0
 800d7e0:	6900      	ldr	r0, [r0, #16]
 800d7e2:	1a80      	subs	r0, r0, r2
 800d7e4:	b530      	push	{r4, r5, lr}
 800d7e6:	d10e      	bne.n	800d806 <__mcmp+0x2a>
 800d7e8:	3314      	adds	r3, #20
 800d7ea:	3114      	adds	r1, #20
 800d7ec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d7f0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d7f4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d7f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d7fc:	4295      	cmp	r5, r2
 800d7fe:	d003      	beq.n	800d808 <__mcmp+0x2c>
 800d800:	d205      	bcs.n	800d80e <__mcmp+0x32>
 800d802:	f04f 30ff 	mov.w	r0, #4294967295
 800d806:	bd30      	pop	{r4, r5, pc}
 800d808:	42a3      	cmp	r3, r4
 800d80a:	d3f3      	bcc.n	800d7f4 <__mcmp+0x18>
 800d80c:	e7fb      	b.n	800d806 <__mcmp+0x2a>
 800d80e:	2001      	movs	r0, #1
 800d810:	e7f9      	b.n	800d806 <__mcmp+0x2a>
	...

0800d814 <__mdiff>:
 800d814:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d818:	4689      	mov	r9, r1
 800d81a:	4606      	mov	r6, r0
 800d81c:	4611      	mov	r1, r2
 800d81e:	4648      	mov	r0, r9
 800d820:	4614      	mov	r4, r2
 800d822:	f7ff ffdb 	bl	800d7dc <__mcmp>
 800d826:	1e05      	subs	r5, r0, #0
 800d828:	d112      	bne.n	800d850 <__mdiff+0x3c>
 800d82a:	4629      	mov	r1, r5
 800d82c:	4630      	mov	r0, r6
 800d82e:	f7ff fd63 	bl	800d2f8 <_Balloc>
 800d832:	4602      	mov	r2, r0
 800d834:	b928      	cbnz	r0, 800d842 <__mdiff+0x2e>
 800d836:	4b3f      	ldr	r3, [pc, #252]	@ (800d934 <__mdiff+0x120>)
 800d838:	f240 2137 	movw	r1, #567	@ 0x237
 800d83c:	483e      	ldr	r0, [pc, #248]	@ (800d938 <__mdiff+0x124>)
 800d83e:	f000 fb65 	bl	800df0c <__assert_func>
 800d842:	2301      	movs	r3, #1
 800d844:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d848:	4610      	mov	r0, r2
 800d84a:	b003      	add	sp, #12
 800d84c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d850:	bfbc      	itt	lt
 800d852:	464b      	movlt	r3, r9
 800d854:	46a1      	movlt	r9, r4
 800d856:	4630      	mov	r0, r6
 800d858:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d85c:	bfba      	itte	lt
 800d85e:	461c      	movlt	r4, r3
 800d860:	2501      	movlt	r5, #1
 800d862:	2500      	movge	r5, #0
 800d864:	f7ff fd48 	bl	800d2f8 <_Balloc>
 800d868:	4602      	mov	r2, r0
 800d86a:	b918      	cbnz	r0, 800d874 <__mdiff+0x60>
 800d86c:	4b31      	ldr	r3, [pc, #196]	@ (800d934 <__mdiff+0x120>)
 800d86e:	f240 2145 	movw	r1, #581	@ 0x245
 800d872:	e7e3      	b.n	800d83c <__mdiff+0x28>
 800d874:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d878:	6926      	ldr	r6, [r4, #16]
 800d87a:	60c5      	str	r5, [r0, #12]
 800d87c:	f109 0310 	add.w	r3, r9, #16
 800d880:	f109 0514 	add.w	r5, r9, #20
 800d884:	f104 0e14 	add.w	lr, r4, #20
 800d888:	f100 0b14 	add.w	fp, r0, #20
 800d88c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d890:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d894:	9301      	str	r3, [sp, #4]
 800d896:	46d9      	mov	r9, fp
 800d898:	f04f 0c00 	mov.w	ip, #0
 800d89c:	9b01      	ldr	r3, [sp, #4]
 800d89e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d8a2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d8a6:	9301      	str	r3, [sp, #4]
 800d8a8:	fa1f f38a 	uxth.w	r3, sl
 800d8ac:	4619      	mov	r1, r3
 800d8ae:	b283      	uxth	r3, r0
 800d8b0:	1acb      	subs	r3, r1, r3
 800d8b2:	0c00      	lsrs	r0, r0, #16
 800d8b4:	4463      	add	r3, ip
 800d8b6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d8ba:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d8be:	b29b      	uxth	r3, r3
 800d8c0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d8c4:	4576      	cmp	r6, lr
 800d8c6:	f849 3b04 	str.w	r3, [r9], #4
 800d8ca:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d8ce:	d8e5      	bhi.n	800d89c <__mdiff+0x88>
 800d8d0:	1b33      	subs	r3, r6, r4
 800d8d2:	3b15      	subs	r3, #21
 800d8d4:	f023 0303 	bic.w	r3, r3, #3
 800d8d8:	3415      	adds	r4, #21
 800d8da:	3304      	adds	r3, #4
 800d8dc:	42a6      	cmp	r6, r4
 800d8de:	bf38      	it	cc
 800d8e0:	2304      	movcc	r3, #4
 800d8e2:	441d      	add	r5, r3
 800d8e4:	445b      	add	r3, fp
 800d8e6:	461e      	mov	r6, r3
 800d8e8:	462c      	mov	r4, r5
 800d8ea:	4544      	cmp	r4, r8
 800d8ec:	d30e      	bcc.n	800d90c <__mdiff+0xf8>
 800d8ee:	f108 0103 	add.w	r1, r8, #3
 800d8f2:	1b49      	subs	r1, r1, r5
 800d8f4:	f021 0103 	bic.w	r1, r1, #3
 800d8f8:	3d03      	subs	r5, #3
 800d8fa:	45a8      	cmp	r8, r5
 800d8fc:	bf38      	it	cc
 800d8fe:	2100      	movcc	r1, #0
 800d900:	440b      	add	r3, r1
 800d902:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d906:	b191      	cbz	r1, 800d92e <__mdiff+0x11a>
 800d908:	6117      	str	r7, [r2, #16]
 800d90a:	e79d      	b.n	800d848 <__mdiff+0x34>
 800d90c:	f854 1b04 	ldr.w	r1, [r4], #4
 800d910:	46e6      	mov	lr, ip
 800d912:	0c08      	lsrs	r0, r1, #16
 800d914:	fa1c fc81 	uxtah	ip, ip, r1
 800d918:	4471      	add	r1, lr
 800d91a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d91e:	b289      	uxth	r1, r1
 800d920:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d924:	f846 1b04 	str.w	r1, [r6], #4
 800d928:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d92c:	e7dd      	b.n	800d8ea <__mdiff+0xd6>
 800d92e:	3f01      	subs	r7, #1
 800d930:	e7e7      	b.n	800d902 <__mdiff+0xee>
 800d932:	bf00      	nop
 800d934:	0800e8d0 	.word	0x0800e8d0
 800d938:	0800e8e1 	.word	0x0800e8e1

0800d93c <__d2b>:
 800d93c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d940:	460f      	mov	r7, r1
 800d942:	2101      	movs	r1, #1
 800d944:	ec59 8b10 	vmov	r8, r9, d0
 800d948:	4616      	mov	r6, r2
 800d94a:	f7ff fcd5 	bl	800d2f8 <_Balloc>
 800d94e:	4604      	mov	r4, r0
 800d950:	b930      	cbnz	r0, 800d960 <__d2b+0x24>
 800d952:	4602      	mov	r2, r0
 800d954:	4b23      	ldr	r3, [pc, #140]	@ (800d9e4 <__d2b+0xa8>)
 800d956:	4824      	ldr	r0, [pc, #144]	@ (800d9e8 <__d2b+0xac>)
 800d958:	f240 310f 	movw	r1, #783	@ 0x30f
 800d95c:	f000 fad6 	bl	800df0c <__assert_func>
 800d960:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d964:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d968:	b10d      	cbz	r5, 800d96e <__d2b+0x32>
 800d96a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d96e:	9301      	str	r3, [sp, #4]
 800d970:	f1b8 0300 	subs.w	r3, r8, #0
 800d974:	d023      	beq.n	800d9be <__d2b+0x82>
 800d976:	4668      	mov	r0, sp
 800d978:	9300      	str	r3, [sp, #0]
 800d97a:	f7ff fd84 	bl	800d486 <__lo0bits>
 800d97e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d982:	b1d0      	cbz	r0, 800d9ba <__d2b+0x7e>
 800d984:	f1c0 0320 	rsb	r3, r0, #32
 800d988:	fa02 f303 	lsl.w	r3, r2, r3
 800d98c:	430b      	orrs	r3, r1
 800d98e:	40c2      	lsrs	r2, r0
 800d990:	6163      	str	r3, [r4, #20]
 800d992:	9201      	str	r2, [sp, #4]
 800d994:	9b01      	ldr	r3, [sp, #4]
 800d996:	61a3      	str	r3, [r4, #24]
 800d998:	2b00      	cmp	r3, #0
 800d99a:	bf0c      	ite	eq
 800d99c:	2201      	moveq	r2, #1
 800d99e:	2202      	movne	r2, #2
 800d9a0:	6122      	str	r2, [r4, #16]
 800d9a2:	b1a5      	cbz	r5, 800d9ce <__d2b+0x92>
 800d9a4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d9a8:	4405      	add	r5, r0
 800d9aa:	603d      	str	r5, [r7, #0]
 800d9ac:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d9b0:	6030      	str	r0, [r6, #0]
 800d9b2:	4620      	mov	r0, r4
 800d9b4:	b003      	add	sp, #12
 800d9b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d9ba:	6161      	str	r1, [r4, #20]
 800d9bc:	e7ea      	b.n	800d994 <__d2b+0x58>
 800d9be:	a801      	add	r0, sp, #4
 800d9c0:	f7ff fd61 	bl	800d486 <__lo0bits>
 800d9c4:	9b01      	ldr	r3, [sp, #4]
 800d9c6:	6163      	str	r3, [r4, #20]
 800d9c8:	3020      	adds	r0, #32
 800d9ca:	2201      	movs	r2, #1
 800d9cc:	e7e8      	b.n	800d9a0 <__d2b+0x64>
 800d9ce:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d9d2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d9d6:	6038      	str	r0, [r7, #0]
 800d9d8:	6918      	ldr	r0, [r3, #16]
 800d9da:	f7ff fd35 	bl	800d448 <__hi0bits>
 800d9de:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d9e2:	e7e5      	b.n	800d9b0 <__d2b+0x74>
 800d9e4:	0800e8d0 	.word	0x0800e8d0
 800d9e8:	0800e8e1 	.word	0x0800e8e1

0800d9ec <__sfputc_r>:
 800d9ec:	6893      	ldr	r3, [r2, #8]
 800d9ee:	3b01      	subs	r3, #1
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	b410      	push	{r4}
 800d9f4:	6093      	str	r3, [r2, #8]
 800d9f6:	da08      	bge.n	800da0a <__sfputc_r+0x1e>
 800d9f8:	6994      	ldr	r4, [r2, #24]
 800d9fa:	42a3      	cmp	r3, r4
 800d9fc:	db01      	blt.n	800da02 <__sfputc_r+0x16>
 800d9fe:	290a      	cmp	r1, #10
 800da00:	d103      	bne.n	800da0a <__sfputc_r+0x1e>
 800da02:	f85d 4b04 	ldr.w	r4, [sp], #4
 800da06:	f7fe bbfa 	b.w	800c1fe <__swbuf_r>
 800da0a:	6813      	ldr	r3, [r2, #0]
 800da0c:	1c58      	adds	r0, r3, #1
 800da0e:	6010      	str	r0, [r2, #0]
 800da10:	7019      	strb	r1, [r3, #0]
 800da12:	4608      	mov	r0, r1
 800da14:	f85d 4b04 	ldr.w	r4, [sp], #4
 800da18:	4770      	bx	lr

0800da1a <__sfputs_r>:
 800da1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da1c:	4606      	mov	r6, r0
 800da1e:	460f      	mov	r7, r1
 800da20:	4614      	mov	r4, r2
 800da22:	18d5      	adds	r5, r2, r3
 800da24:	42ac      	cmp	r4, r5
 800da26:	d101      	bne.n	800da2c <__sfputs_r+0x12>
 800da28:	2000      	movs	r0, #0
 800da2a:	e007      	b.n	800da3c <__sfputs_r+0x22>
 800da2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da30:	463a      	mov	r2, r7
 800da32:	4630      	mov	r0, r6
 800da34:	f7ff ffda 	bl	800d9ec <__sfputc_r>
 800da38:	1c43      	adds	r3, r0, #1
 800da3a:	d1f3      	bne.n	800da24 <__sfputs_r+0xa>
 800da3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800da40 <_vfiprintf_r>:
 800da40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da44:	460d      	mov	r5, r1
 800da46:	b09d      	sub	sp, #116	@ 0x74
 800da48:	4614      	mov	r4, r2
 800da4a:	4698      	mov	r8, r3
 800da4c:	4606      	mov	r6, r0
 800da4e:	b118      	cbz	r0, 800da58 <_vfiprintf_r+0x18>
 800da50:	6a03      	ldr	r3, [r0, #32]
 800da52:	b90b      	cbnz	r3, 800da58 <_vfiprintf_r+0x18>
 800da54:	f7fe faea 	bl	800c02c <__sinit>
 800da58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800da5a:	07d9      	lsls	r1, r3, #31
 800da5c:	d405      	bmi.n	800da6a <_vfiprintf_r+0x2a>
 800da5e:	89ab      	ldrh	r3, [r5, #12]
 800da60:	059a      	lsls	r2, r3, #22
 800da62:	d402      	bmi.n	800da6a <_vfiprintf_r+0x2a>
 800da64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800da66:	f7fe fcec 	bl	800c442 <__retarget_lock_acquire_recursive>
 800da6a:	89ab      	ldrh	r3, [r5, #12]
 800da6c:	071b      	lsls	r3, r3, #28
 800da6e:	d501      	bpl.n	800da74 <_vfiprintf_r+0x34>
 800da70:	692b      	ldr	r3, [r5, #16]
 800da72:	b99b      	cbnz	r3, 800da9c <_vfiprintf_r+0x5c>
 800da74:	4629      	mov	r1, r5
 800da76:	4630      	mov	r0, r6
 800da78:	f7fe fc00 	bl	800c27c <__swsetup_r>
 800da7c:	b170      	cbz	r0, 800da9c <_vfiprintf_r+0x5c>
 800da7e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800da80:	07dc      	lsls	r4, r3, #31
 800da82:	d504      	bpl.n	800da8e <_vfiprintf_r+0x4e>
 800da84:	f04f 30ff 	mov.w	r0, #4294967295
 800da88:	b01d      	add	sp, #116	@ 0x74
 800da8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da8e:	89ab      	ldrh	r3, [r5, #12]
 800da90:	0598      	lsls	r0, r3, #22
 800da92:	d4f7      	bmi.n	800da84 <_vfiprintf_r+0x44>
 800da94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800da96:	f7fe fcd5 	bl	800c444 <__retarget_lock_release_recursive>
 800da9a:	e7f3      	b.n	800da84 <_vfiprintf_r+0x44>
 800da9c:	2300      	movs	r3, #0
 800da9e:	9309      	str	r3, [sp, #36]	@ 0x24
 800daa0:	2320      	movs	r3, #32
 800daa2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800daa6:	f8cd 800c 	str.w	r8, [sp, #12]
 800daaa:	2330      	movs	r3, #48	@ 0x30
 800daac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800dc5c <_vfiprintf_r+0x21c>
 800dab0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dab4:	f04f 0901 	mov.w	r9, #1
 800dab8:	4623      	mov	r3, r4
 800daba:	469a      	mov	sl, r3
 800dabc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dac0:	b10a      	cbz	r2, 800dac6 <_vfiprintf_r+0x86>
 800dac2:	2a25      	cmp	r2, #37	@ 0x25
 800dac4:	d1f9      	bne.n	800daba <_vfiprintf_r+0x7a>
 800dac6:	ebba 0b04 	subs.w	fp, sl, r4
 800daca:	d00b      	beq.n	800dae4 <_vfiprintf_r+0xa4>
 800dacc:	465b      	mov	r3, fp
 800dace:	4622      	mov	r2, r4
 800dad0:	4629      	mov	r1, r5
 800dad2:	4630      	mov	r0, r6
 800dad4:	f7ff ffa1 	bl	800da1a <__sfputs_r>
 800dad8:	3001      	adds	r0, #1
 800dada:	f000 80a7 	beq.w	800dc2c <_vfiprintf_r+0x1ec>
 800dade:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dae0:	445a      	add	r2, fp
 800dae2:	9209      	str	r2, [sp, #36]	@ 0x24
 800dae4:	f89a 3000 	ldrb.w	r3, [sl]
 800dae8:	2b00      	cmp	r3, #0
 800daea:	f000 809f 	beq.w	800dc2c <_vfiprintf_r+0x1ec>
 800daee:	2300      	movs	r3, #0
 800daf0:	f04f 32ff 	mov.w	r2, #4294967295
 800daf4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800daf8:	f10a 0a01 	add.w	sl, sl, #1
 800dafc:	9304      	str	r3, [sp, #16]
 800dafe:	9307      	str	r3, [sp, #28]
 800db00:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800db04:	931a      	str	r3, [sp, #104]	@ 0x68
 800db06:	4654      	mov	r4, sl
 800db08:	2205      	movs	r2, #5
 800db0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800db0e:	4853      	ldr	r0, [pc, #332]	@ (800dc5c <_vfiprintf_r+0x21c>)
 800db10:	f7f2 fb36 	bl	8000180 <memchr>
 800db14:	9a04      	ldr	r2, [sp, #16]
 800db16:	b9d8      	cbnz	r0, 800db50 <_vfiprintf_r+0x110>
 800db18:	06d1      	lsls	r1, r2, #27
 800db1a:	bf44      	itt	mi
 800db1c:	2320      	movmi	r3, #32
 800db1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800db22:	0713      	lsls	r3, r2, #28
 800db24:	bf44      	itt	mi
 800db26:	232b      	movmi	r3, #43	@ 0x2b
 800db28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800db2c:	f89a 3000 	ldrb.w	r3, [sl]
 800db30:	2b2a      	cmp	r3, #42	@ 0x2a
 800db32:	d015      	beq.n	800db60 <_vfiprintf_r+0x120>
 800db34:	9a07      	ldr	r2, [sp, #28]
 800db36:	4654      	mov	r4, sl
 800db38:	2000      	movs	r0, #0
 800db3a:	f04f 0c0a 	mov.w	ip, #10
 800db3e:	4621      	mov	r1, r4
 800db40:	f811 3b01 	ldrb.w	r3, [r1], #1
 800db44:	3b30      	subs	r3, #48	@ 0x30
 800db46:	2b09      	cmp	r3, #9
 800db48:	d94b      	bls.n	800dbe2 <_vfiprintf_r+0x1a2>
 800db4a:	b1b0      	cbz	r0, 800db7a <_vfiprintf_r+0x13a>
 800db4c:	9207      	str	r2, [sp, #28]
 800db4e:	e014      	b.n	800db7a <_vfiprintf_r+0x13a>
 800db50:	eba0 0308 	sub.w	r3, r0, r8
 800db54:	fa09 f303 	lsl.w	r3, r9, r3
 800db58:	4313      	orrs	r3, r2
 800db5a:	9304      	str	r3, [sp, #16]
 800db5c:	46a2      	mov	sl, r4
 800db5e:	e7d2      	b.n	800db06 <_vfiprintf_r+0xc6>
 800db60:	9b03      	ldr	r3, [sp, #12]
 800db62:	1d19      	adds	r1, r3, #4
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	9103      	str	r1, [sp, #12]
 800db68:	2b00      	cmp	r3, #0
 800db6a:	bfbb      	ittet	lt
 800db6c:	425b      	neglt	r3, r3
 800db6e:	f042 0202 	orrlt.w	r2, r2, #2
 800db72:	9307      	strge	r3, [sp, #28]
 800db74:	9307      	strlt	r3, [sp, #28]
 800db76:	bfb8      	it	lt
 800db78:	9204      	strlt	r2, [sp, #16]
 800db7a:	7823      	ldrb	r3, [r4, #0]
 800db7c:	2b2e      	cmp	r3, #46	@ 0x2e
 800db7e:	d10a      	bne.n	800db96 <_vfiprintf_r+0x156>
 800db80:	7863      	ldrb	r3, [r4, #1]
 800db82:	2b2a      	cmp	r3, #42	@ 0x2a
 800db84:	d132      	bne.n	800dbec <_vfiprintf_r+0x1ac>
 800db86:	9b03      	ldr	r3, [sp, #12]
 800db88:	1d1a      	adds	r2, r3, #4
 800db8a:	681b      	ldr	r3, [r3, #0]
 800db8c:	9203      	str	r2, [sp, #12]
 800db8e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800db92:	3402      	adds	r4, #2
 800db94:	9305      	str	r3, [sp, #20]
 800db96:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800dc6c <_vfiprintf_r+0x22c>
 800db9a:	7821      	ldrb	r1, [r4, #0]
 800db9c:	2203      	movs	r2, #3
 800db9e:	4650      	mov	r0, sl
 800dba0:	f7f2 faee 	bl	8000180 <memchr>
 800dba4:	b138      	cbz	r0, 800dbb6 <_vfiprintf_r+0x176>
 800dba6:	9b04      	ldr	r3, [sp, #16]
 800dba8:	eba0 000a 	sub.w	r0, r0, sl
 800dbac:	2240      	movs	r2, #64	@ 0x40
 800dbae:	4082      	lsls	r2, r0
 800dbb0:	4313      	orrs	r3, r2
 800dbb2:	3401      	adds	r4, #1
 800dbb4:	9304      	str	r3, [sp, #16]
 800dbb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dbba:	4829      	ldr	r0, [pc, #164]	@ (800dc60 <_vfiprintf_r+0x220>)
 800dbbc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dbc0:	2206      	movs	r2, #6
 800dbc2:	f7f2 fadd 	bl	8000180 <memchr>
 800dbc6:	2800      	cmp	r0, #0
 800dbc8:	d03f      	beq.n	800dc4a <_vfiprintf_r+0x20a>
 800dbca:	4b26      	ldr	r3, [pc, #152]	@ (800dc64 <_vfiprintf_r+0x224>)
 800dbcc:	bb1b      	cbnz	r3, 800dc16 <_vfiprintf_r+0x1d6>
 800dbce:	9b03      	ldr	r3, [sp, #12]
 800dbd0:	3307      	adds	r3, #7
 800dbd2:	f023 0307 	bic.w	r3, r3, #7
 800dbd6:	3308      	adds	r3, #8
 800dbd8:	9303      	str	r3, [sp, #12]
 800dbda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dbdc:	443b      	add	r3, r7
 800dbde:	9309      	str	r3, [sp, #36]	@ 0x24
 800dbe0:	e76a      	b.n	800dab8 <_vfiprintf_r+0x78>
 800dbe2:	fb0c 3202 	mla	r2, ip, r2, r3
 800dbe6:	460c      	mov	r4, r1
 800dbe8:	2001      	movs	r0, #1
 800dbea:	e7a8      	b.n	800db3e <_vfiprintf_r+0xfe>
 800dbec:	2300      	movs	r3, #0
 800dbee:	3401      	adds	r4, #1
 800dbf0:	9305      	str	r3, [sp, #20]
 800dbf2:	4619      	mov	r1, r3
 800dbf4:	f04f 0c0a 	mov.w	ip, #10
 800dbf8:	4620      	mov	r0, r4
 800dbfa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dbfe:	3a30      	subs	r2, #48	@ 0x30
 800dc00:	2a09      	cmp	r2, #9
 800dc02:	d903      	bls.n	800dc0c <_vfiprintf_r+0x1cc>
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	d0c6      	beq.n	800db96 <_vfiprintf_r+0x156>
 800dc08:	9105      	str	r1, [sp, #20]
 800dc0a:	e7c4      	b.n	800db96 <_vfiprintf_r+0x156>
 800dc0c:	fb0c 2101 	mla	r1, ip, r1, r2
 800dc10:	4604      	mov	r4, r0
 800dc12:	2301      	movs	r3, #1
 800dc14:	e7f0      	b.n	800dbf8 <_vfiprintf_r+0x1b8>
 800dc16:	ab03      	add	r3, sp, #12
 800dc18:	9300      	str	r3, [sp, #0]
 800dc1a:	462a      	mov	r2, r5
 800dc1c:	4b12      	ldr	r3, [pc, #72]	@ (800dc68 <_vfiprintf_r+0x228>)
 800dc1e:	a904      	add	r1, sp, #16
 800dc20:	4630      	mov	r0, r6
 800dc22:	f7fd fdc1 	bl	800b7a8 <_printf_float>
 800dc26:	4607      	mov	r7, r0
 800dc28:	1c78      	adds	r0, r7, #1
 800dc2a:	d1d6      	bne.n	800dbda <_vfiprintf_r+0x19a>
 800dc2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dc2e:	07d9      	lsls	r1, r3, #31
 800dc30:	d405      	bmi.n	800dc3e <_vfiprintf_r+0x1fe>
 800dc32:	89ab      	ldrh	r3, [r5, #12]
 800dc34:	059a      	lsls	r2, r3, #22
 800dc36:	d402      	bmi.n	800dc3e <_vfiprintf_r+0x1fe>
 800dc38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dc3a:	f7fe fc03 	bl	800c444 <__retarget_lock_release_recursive>
 800dc3e:	89ab      	ldrh	r3, [r5, #12]
 800dc40:	065b      	lsls	r3, r3, #25
 800dc42:	f53f af1f 	bmi.w	800da84 <_vfiprintf_r+0x44>
 800dc46:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dc48:	e71e      	b.n	800da88 <_vfiprintf_r+0x48>
 800dc4a:	ab03      	add	r3, sp, #12
 800dc4c:	9300      	str	r3, [sp, #0]
 800dc4e:	462a      	mov	r2, r5
 800dc50:	4b05      	ldr	r3, [pc, #20]	@ (800dc68 <_vfiprintf_r+0x228>)
 800dc52:	a904      	add	r1, sp, #16
 800dc54:	4630      	mov	r0, r6
 800dc56:	f7fe f83f 	bl	800bcd8 <_printf_i>
 800dc5a:	e7e4      	b.n	800dc26 <_vfiprintf_r+0x1e6>
 800dc5c:	0800e93a 	.word	0x0800e93a
 800dc60:	0800e944 	.word	0x0800e944
 800dc64:	0800b7a9 	.word	0x0800b7a9
 800dc68:	0800da1b 	.word	0x0800da1b
 800dc6c:	0800e940 	.word	0x0800e940

0800dc70 <__sflush_r>:
 800dc70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dc74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc78:	0716      	lsls	r6, r2, #28
 800dc7a:	4605      	mov	r5, r0
 800dc7c:	460c      	mov	r4, r1
 800dc7e:	d454      	bmi.n	800dd2a <__sflush_r+0xba>
 800dc80:	684b      	ldr	r3, [r1, #4]
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	dc02      	bgt.n	800dc8c <__sflush_r+0x1c>
 800dc86:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	dd48      	ble.n	800dd1e <__sflush_r+0xae>
 800dc8c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dc8e:	2e00      	cmp	r6, #0
 800dc90:	d045      	beq.n	800dd1e <__sflush_r+0xae>
 800dc92:	2300      	movs	r3, #0
 800dc94:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800dc98:	682f      	ldr	r7, [r5, #0]
 800dc9a:	6a21      	ldr	r1, [r4, #32]
 800dc9c:	602b      	str	r3, [r5, #0]
 800dc9e:	d030      	beq.n	800dd02 <__sflush_r+0x92>
 800dca0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800dca2:	89a3      	ldrh	r3, [r4, #12]
 800dca4:	0759      	lsls	r1, r3, #29
 800dca6:	d505      	bpl.n	800dcb4 <__sflush_r+0x44>
 800dca8:	6863      	ldr	r3, [r4, #4]
 800dcaa:	1ad2      	subs	r2, r2, r3
 800dcac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800dcae:	b10b      	cbz	r3, 800dcb4 <__sflush_r+0x44>
 800dcb0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800dcb2:	1ad2      	subs	r2, r2, r3
 800dcb4:	2300      	movs	r3, #0
 800dcb6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dcb8:	6a21      	ldr	r1, [r4, #32]
 800dcba:	4628      	mov	r0, r5
 800dcbc:	47b0      	blx	r6
 800dcbe:	1c43      	adds	r3, r0, #1
 800dcc0:	89a3      	ldrh	r3, [r4, #12]
 800dcc2:	d106      	bne.n	800dcd2 <__sflush_r+0x62>
 800dcc4:	6829      	ldr	r1, [r5, #0]
 800dcc6:	291d      	cmp	r1, #29
 800dcc8:	d82b      	bhi.n	800dd22 <__sflush_r+0xb2>
 800dcca:	4a2a      	ldr	r2, [pc, #168]	@ (800dd74 <__sflush_r+0x104>)
 800dccc:	40ca      	lsrs	r2, r1
 800dcce:	07d6      	lsls	r6, r2, #31
 800dcd0:	d527      	bpl.n	800dd22 <__sflush_r+0xb2>
 800dcd2:	2200      	movs	r2, #0
 800dcd4:	6062      	str	r2, [r4, #4]
 800dcd6:	04d9      	lsls	r1, r3, #19
 800dcd8:	6922      	ldr	r2, [r4, #16]
 800dcda:	6022      	str	r2, [r4, #0]
 800dcdc:	d504      	bpl.n	800dce8 <__sflush_r+0x78>
 800dcde:	1c42      	adds	r2, r0, #1
 800dce0:	d101      	bne.n	800dce6 <__sflush_r+0x76>
 800dce2:	682b      	ldr	r3, [r5, #0]
 800dce4:	b903      	cbnz	r3, 800dce8 <__sflush_r+0x78>
 800dce6:	6560      	str	r0, [r4, #84]	@ 0x54
 800dce8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dcea:	602f      	str	r7, [r5, #0]
 800dcec:	b1b9      	cbz	r1, 800dd1e <__sflush_r+0xae>
 800dcee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dcf2:	4299      	cmp	r1, r3
 800dcf4:	d002      	beq.n	800dcfc <__sflush_r+0x8c>
 800dcf6:	4628      	mov	r0, r5
 800dcf8:	f7ff f9fe 	bl	800d0f8 <_free_r>
 800dcfc:	2300      	movs	r3, #0
 800dcfe:	6363      	str	r3, [r4, #52]	@ 0x34
 800dd00:	e00d      	b.n	800dd1e <__sflush_r+0xae>
 800dd02:	2301      	movs	r3, #1
 800dd04:	4628      	mov	r0, r5
 800dd06:	47b0      	blx	r6
 800dd08:	4602      	mov	r2, r0
 800dd0a:	1c50      	adds	r0, r2, #1
 800dd0c:	d1c9      	bne.n	800dca2 <__sflush_r+0x32>
 800dd0e:	682b      	ldr	r3, [r5, #0]
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	d0c6      	beq.n	800dca2 <__sflush_r+0x32>
 800dd14:	2b1d      	cmp	r3, #29
 800dd16:	d001      	beq.n	800dd1c <__sflush_r+0xac>
 800dd18:	2b16      	cmp	r3, #22
 800dd1a:	d11e      	bne.n	800dd5a <__sflush_r+0xea>
 800dd1c:	602f      	str	r7, [r5, #0]
 800dd1e:	2000      	movs	r0, #0
 800dd20:	e022      	b.n	800dd68 <__sflush_r+0xf8>
 800dd22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dd26:	b21b      	sxth	r3, r3
 800dd28:	e01b      	b.n	800dd62 <__sflush_r+0xf2>
 800dd2a:	690f      	ldr	r7, [r1, #16]
 800dd2c:	2f00      	cmp	r7, #0
 800dd2e:	d0f6      	beq.n	800dd1e <__sflush_r+0xae>
 800dd30:	0793      	lsls	r3, r2, #30
 800dd32:	680e      	ldr	r6, [r1, #0]
 800dd34:	bf08      	it	eq
 800dd36:	694b      	ldreq	r3, [r1, #20]
 800dd38:	600f      	str	r7, [r1, #0]
 800dd3a:	bf18      	it	ne
 800dd3c:	2300      	movne	r3, #0
 800dd3e:	eba6 0807 	sub.w	r8, r6, r7
 800dd42:	608b      	str	r3, [r1, #8]
 800dd44:	f1b8 0f00 	cmp.w	r8, #0
 800dd48:	dde9      	ble.n	800dd1e <__sflush_r+0xae>
 800dd4a:	6a21      	ldr	r1, [r4, #32]
 800dd4c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800dd4e:	4643      	mov	r3, r8
 800dd50:	463a      	mov	r2, r7
 800dd52:	4628      	mov	r0, r5
 800dd54:	47b0      	blx	r6
 800dd56:	2800      	cmp	r0, #0
 800dd58:	dc08      	bgt.n	800dd6c <__sflush_r+0xfc>
 800dd5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dd62:	81a3      	strh	r3, [r4, #12]
 800dd64:	f04f 30ff 	mov.w	r0, #4294967295
 800dd68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd6c:	4407      	add	r7, r0
 800dd6e:	eba8 0800 	sub.w	r8, r8, r0
 800dd72:	e7e7      	b.n	800dd44 <__sflush_r+0xd4>
 800dd74:	20400001 	.word	0x20400001

0800dd78 <_fflush_r>:
 800dd78:	b538      	push	{r3, r4, r5, lr}
 800dd7a:	690b      	ldr	r3, [r1, #16]
 800dd7c:	4605      	mov	r5, r0
 800dd7e:	460c      	mov	r4, r1
 800dd80:	b913      	cbnz	r3, 800dd88 <_fflush_r+0x10>
 800dd82:	2500      	movs	r5, #0
 800dd84:	4628      	mov	r0, r5
 800dd86:	bd38      	pop	{r3, r4, r5, pc}
 800dd88:	b118      	cbz	r0, 800dd92 <_fflush_r+0x1a>
 800dd8a:	6a03      	ldr	r3, [r0, #32]
 800dd8c:	b90b      	cbnz	r3, 800dd92 <_fflush_r+0x1a>
 800dd8e:	f7fe f94d 	bl	800c02c <__sinit>
 800dd92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd96:	2b00      	cmp	r3, #0
 800dd98:	d0f3      	beq.n	800dd82 <_fflush_r+0xa>
 800dd9a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800dd9c:	07d0      	lsls	r0, r2, #31
 800dd9e:	d404      	bmi.n	800ddaa <_fflush_r+0x32>
 800dda0:	0599      	lsls	r1, r3, #22
 800dda2:	d402      	bmi.n	800ddaa <_fflush_r+0x32>
 800dda4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dda6:	f7fe fb4c 	bl	800c442 <__retarget_lock_acquire_recursive>
 800ddaa:	4628      	mov	r0, r5
 800ddac:	4621      	mov	r1, r4
 800ddae:	f7ff ff5f 	bl	800dc70 <__sflush_r>
 800ddb2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ddb4:	07da      	lsls	r2, r3, #31
 800ddb6:	4605      	mov	r5, r0
 800ddb8:	d4e4      	bmi.n	800dd84 <_fflush_r+0xc>
 800ddba:	89a3      	ldrh	r3, [r4, #12]
 800ddbc:	059b      	lsls	r3, r3, #22
 800ddbe:	d4e1      	bmi.n	800dd84 <_fflush_r+0xc>
 800ddc0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ddc2:	f7fe fb3f 	bl	800c444 <__retarget_lock_release_recursive>
 800ddc6:	e7dd      	b.n	800dd84 <_fflush_r+0xc>

0800ddc8 <__swhatbuf_r>:
 800ddc8:	b570      	push	{r4, r5, r6, lr}
 800ddca:	460c      	mov	r4, r1
 800ddcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ddd0:	2900      	cmp	r1, #0
 800ddd2:	b096      	sub	sp, #88	@ 0x58
 800ddd4:	4615      	mov	r5, r2
 800ddd6:	461e      	mov	r6, r3
 800ddd8:	da0d      	bge.n	800ddf6 <__swhatbuf_r+0x2e>
 800ddda:	89a3      	ldrh	r3, [r4, #12]
 800dddc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800dde0:	f04f 0100 	mov.w	r1, #0
 800dde4:	bf14      	ite	ne
 800dde6:	2340      	movne	r3, #64	@ 0x40
 800dde8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ddec:	2000      	movs	r0, #0
 800ddee:	6031      	str	r1, [r6, #0]
 800ddf0:	602b      	str	r3, [r5, #0]
 800ddf2:	b016      	add	sp, #88	@ 0x58
 800ddf4:	bd70      	pop	{r4, r5, r6, pc}
 800ddf6:	466a      	mov	r2, sp
 800ddf8:	f000 f848 	bl	800de8c <_fstat_r>
 800ddfc:	2800      	cmp	r0, #0
 800ddfe:	dbec      	blt.n	800ddda <__swhatbuf_r+0x12>
 800de00:	9901      	ldr	r1, [sp, #4]
 800de02:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800de06:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800de0a:	4259      	negs	r1, r3
 800de0c:	4159      	adcs	r1, r3
 800de0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800de12:	e7eb      	b.n	800ddec <__swhatbuf_r+0x24>

0800de14 <__smakebuf_r>:
 800de14:	898b      	ldrh	r3, [r1, #12]
 800de16:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800de18:	079d      	lsls	r5, r3, #30
 800de1a:	4606      	mov	r6, r0
 800de1c:	460c      	mov	r4, r1
 800de1e:	d507      	bpl.n	800de30 <__smakebuf_r+0x1c>
 800de20:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800de24:	6023      	str	r3, [r4, #0]
 800de26:	6123      	str	r3, [r4, #16]
 800de28:	2301      	movs	r3, #1
 800de2a:	6163      	str	r3, [r4, #20]
 800de2c:	b003      	add	sp, #12
 800de2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800de30:	ab01      	add	r3, sp, #4
 800de32:	466a      	mov	r2, sp
 800de34:	f7ff ffc8 	bl	800ddc8 <__swhatbuf_r>
 800de38:	9f00      	ldr	r7, [sp, #0]
 800de3a:	4605      	mov	r5, r0
 800de3c:	4639      	mov	r1, r7
 800de3e:	4630      	mov	r0, r6
 800de40:	f7ff f9ce 	bl	800d1e0 <_malloc_r>
 800de44:	b948      	cbnz	r0, 800de5a <__smakebuf_r+0x46>
 800de46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de4a:	059a      	lsls	r2, r3, #22
 800de4c:	d4ee      	bmi.n	800de2c <__smakebuf_r+0x18>
 800de4e:	f023 0303 	bic.w	r3, r3, #3
 800de52:	f043 0302 	orr.w	r3, r3, #2
 800de56:	81a3      	strh	r3, [r4, #12]
 800de58:	e7e2      	b.n	800de20 <__smakebuf_r+0xc>
 800de5a:	89a3      	ldrh	r3, [r4, #12]
 800de5c:	6020      	str	r0, [r4, #0]
 800de5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800de62:	81a3      	strh	r3, [r4, #12]
 800de64:	9b01      	ldr	r3, [sp, #4]
 800de66:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800de6a:	b15b      	cbz	r3, 800de84 <__smakebuf_r+0x70>
 800de6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800de70:	4630      	mov	r0, r6
 800de72:	f000 f81d 	bl	800deb0 <_isatty_r>
 800de76:	b128      	cbz	r0, 800de84 <__smakebuf_r+0x70>
 800de78:	89a3      	ldrh	r3, [r4, #12]
 800de7a:	f023 0303 	bic.w	r3, r3, #3
 800de7e:	f043 0301 	orr.w	r3, r3, #1
 800de82:	81a3      	strh	r3, [r4, #12]
 800de84:	89a3      	ldrh	r3, [r4, #12]
 800de86:	431d      	orrs	r5, r3
 800de88:	81a5      	strh	r5, [r4, #12]
 800de8a:	e7cf      	b.n	800de2c <__smakebuf_r+0x18>

0800de8c <_fstat_r>:
 800de8c:	b538      	push	{r3, r4, r5, lr}
 800de8e:	4d07      	ldr	r5, [pc, #28]	@ (800deac <_fstat_r+0x20>)
 800de90:	2300      	movs	r3, #0
 800de92:	4604      	mov	r4, r0
 800de94:	4608      	mov	r0, r1
 800de96:	4611      	mov	r1, r2
 800de98:	602b      	str	r3, [r5, #0]
 800de9a:	f7f4 f997 	bl	80021cc <_fstat>
 800de9e:	1c43      	adds	r3, r0, #1
 800dea0:	d102      	bne.n	800dea8 <_fstat_r+0x1c>
 800dea2:	682b      	ldr	r3, [r5, #0]
 800dea4:	b103      	cbz	r3, 800dea8 <_fstat_r+0x1c>
 800dea6:	6023      	str	r3, [r4, #0]
 800dea8:	bd38      	pop	{r3, r4, r5, pc}
 800deaa:	bf00      	nop
 800deac:	20000598 	.word	0x20000598

0800deb0 <_isatty_r>:
 800deb0:	b538      	push	{r3, r4, r5, lr}
 800deb2:	4d06      	ldr	r5, [pc, #24]	@ (800decc <_isatty_r+0x1c>)
 800deb4:	2300      	movs	r3, #0
 800deb6:	4604      	mov	r4, r0
 800deb8:	4608      	mov	r0, r1
 800deba:	602b      	str	r3, [r5, #0]
 800debc:	f7f4 f996 	bl	80021ec <_isatty>
 800dec0:	1c43      	adds	r3, r0, #1
 800dec2:	d102      	bne.n	800deca <_isatty_r+0x1a>
 800dec4:	682b      	ldr	r3, [r5, #0]
 800dec6:	b103      	cbz	r3, 800deca <_isatty_r+0x1a>
 800dec8:	6023      	str	r3, [r4, #0]
 800deca:	bd38      	pop	{r3, r4, r5, pc}
 800decc:	20000598 	.word	0x20000598

0800ded0 <_sbrk_r>:
 800ded0:	b538      	push	{r3, r4, r5, lr}
 800ded2:	4d06      	ldr	r5, [pc, #24]	@ (800deec <_sbrk_r+0x1c>)
 800ded4:	2300      	movs	r3, #0
 800ded6:	4604      	mov	r4, r0
 800ded8:	4608      	mov	r0, r1
 800deda:	602b      	str	r3, [r5, #0]
 800dedc:	f7f4 f99e 	bl	800221c <_sbrk>
 800dee0:	1c43      	adds	r3, r0, #1
 800dee2:	d102      	bne.n	800deea <_sbrk_r+0x1a>
 800dee4:	682b      	ldr	r3, [r5, #0]
 800dee6:	b103      	cbz	r3, 800deea <_sbrk_r+0x1a>
 800dee8:	6023      	str	r3, [r4, #0]
 800deea:	bd38      	pop	{r3, r4, r5, pc}
 800deec:	20000598 	.word	0x20000598

0800def0 <memcpy>:
 800def0:	440a      	add	r2, r1
 800def2:	4291      	cmp	r1, r2
 800def4:	f100 33ff 	add.w	r3, r0, #4294967295
 800def8:	d100      	bne.n	800defc <memcpy+0xc>
 800defa:	4770      	bx	lr
 800defc:	b510      	push	{r4, lr}
 800defe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800df02:	f803 4f01 	strb.w	r4, [r3, #1]!
 800df06:	4291      	cmp	r1, r2
 800df08:	d1f9      	bne.n	800defe <memcpy+0xe>
 800df0a:	bd10      	pop	{r4, pc}

0800df0c <__assert_func>:
 800df0c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800df0e:	4614      	mov	r4, r2
 800df10:	461a      	mov	r2, r3
 800df12:	4b09      	ldr	r3, [pc, #36]	@ (800df38 <__assert_func+0x2c>)
 800df14:	681b      	ldr	r3, [r3, #0]
 800df16:	4605      	mov	r5, r0
 800df18:	68d8      	ldr	r0, [r3, #12]
 800df1a:	b14c      	cbz	r4, 800df30 <__assert_func+0x24>
 800df1c:	4b07      	ldr	r3, [pc, #28]	@ (800df3c <__assert_func+0x30>)
 800df1e:	9100      	str	r1, [sp, #0]
 800df20:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800df24:	4906      	ldr	r1, [pc, #24]	@ (800df40 <__assert_func+0x34>)
 800df26:	462b      	mov	r3, r5
 800df28:	f000 f842 	bl	800dfb0 <fiprintf>
 800df2c:	f000 f852 	bl	800dfd4 <abort>
 800df30:	4b04      	ldr	r3, [pc, #16]	@ (800df44 <__assert_func+0x38>)
 800df32:	461c      	mov	r4, r3
 800df34:	e7f3      	b.n	800df1e <__assert_func+0x12>
 800df36:	bf00      	nop
 800df38:	20000024 	.word	0x20000024
 800df3c:	0800e955 	.word	0x0800e955
 800df40:	0800e962 	.word	0x0800e962
 800df44:	0800e990 	.word	0x0800e990

0800df48 <_calloc_r>:
 800df48:	b570      	push	{r4, r5, r6, lr}
 800df4a:	fba1 5402 	umull	r5, r4, r1, r2
 800df4e:	b934      	cbnz	r4, 800df5e <_calloc_r+0x16>
 800df50:	4629      	mov	r1, r5
 800df52:	f7ff f945 	bl	800d1e0 <_malloc_r>
 800df56:	4606      	mov	r6, r0
 800df58:	b928      	cbnz	r0, 800df66 <_calloc_r+0x1e>
 800df5a:	4630      	mov	r0, r6
 800df5c:	bd70      	pop	{r4, r5, r6, pc}
 800df5e:	220c      	movs	r2, #12
 800df60:	6002      	str	r2, [r0, #0]
 800df62:	2600      	movs	r6, #0
 800df64:	e7f9      	b.n	800df5a <_calloc_r+0x12>
 800df66:	462a      	mov	r2, r5
 800df68:	4621      	mov	r1, r4
 800df6a:	f7fe f9ed 	bl	800c348 <memset>
 800df6e:	e7f4      	b.n	800df5a <_calloc_r+0x12>

0800df70 <__ascii_mbtowc>:
 800df70:	b082      	sub	sp, #8
 800df72:	b901      	cbnz	r1, 800df76 <__ascii_mbtowc+0x6>
 800df74:	a901      	add	r1, sp, #4
 800df76:	b142      	cbz	r2, 800df8a <__ascii_mbtowc+0x1a>
 800df78:	b14b      	cbz	r3, 800df8e <__ascii_mbtowc+0x1e>
 800df7a:	7813      	ldrb	r3, [r2, #0]
 800df7c:	600b      	str	r3, [r1, #0]
 800df7e:	7812      	ldrb	r2, [r2, #0]
 800df80:	1e10      	subs	r0, r2, #0
 800df82:	bf18      	it	ne
 800df84:	2001      	movne	r0, #1
 800df86:	b002      	add	sp, #8
 800df88:	4770      	bx	lr
 800df8a:	4610      	mov	r0, r2
 800df8c:	e7fb      	b.n	800df86 <__ascii_mbtowc+0x16>
 800df8e:	f06f 0001 	mvn.w	r0, #1
 800df92:	e7f8      	b.n	800df86 <__ascii_mbtowc+0x16>

0800df94 <__ascii_wctomb>:
 800df94:	4603      	mov	r3, r0
 800df96:	4608      	mov	r0, r1
 800df98:	b141      	cbz	r1, 800dfac <__ascii_wctomb+0x18>
 800df9a:	2aff      	cmp	r2, #255	@ 0xff
 800df9c:	d904      	bls.n	800dfa8 <__ascii_wctomb+0x14>
 800df9e:	228a      	movs	r2, #138	@ 0x8a
 800dfa0:	601a      	str	r2, [r3, #0]
 800dfa2:	f04f 30ff 	mov.w	r0, #4294967295
 800dfa6:	4770      	bx	lr
 800dfa8:	700a      	strb	r2, [r1, #0]
 800dfaa:	2001      	movs	r0, #1
 800dfac:	4770      	bx	lr
	...

0800dfb0 <fiprintf>:
 800dfb0:	b40e      	push	{r1, r2, r3}
 800dfb2:	b503      	push	{r0, r1, lr}
 800dfb4:	4601      	mov	r1, r0
 800dfb6:	ab03      	add	r3, sp, #12
 800dfb8:	4805      	ldr	r0, [pc, #20]	@ (800dfd0 <fiprintf+0x20>)
 800dfba:	f853 2b04 	ldr.w	r2, [r3], #4
 800dfbe:	6800      	ldr	r0, [r0, #0]
 800dfc0:	9301      	str	r3, [sp, #4]
 800dfc2:	f7ff fd3d 	bl	800da40 <_vfiprintf_r>
 800dfc6:	b002      	add	sp, #8
 800dfc8:	f85d eb04 	ldr.w	lr, [sp], #4
 800dfcc:	b003      	add	sp, #12
 800dfce:	4770      	bx	lr
 800dfd0:	20000024 	.word	0x20000024

0800dfd4 <abort>:
 800dfd4:	b508      	push	{r3, lr}
 800dfd6:	2006      	movs	r0, #6
 800dfd8:	f000 f82c 	bl	800e034 <raise>
 800dfdc:	2001      	movs	r0, #1
 800dfde:	f7f4 f8c1 	bl	8002164 <_exit>

0800dfe2 <_raise_r>:
 800dfe2:	291f      	cmp	r1, #31
 800dfe4:	b538      	push	{r3, r4, r5, lr}
 800dfe6:	4605      	mov	r5, r0
 800dfe8:	460c      	mov	r4, r1
 800dfea:	d904      	bls.n	800dff6 <_raise_r+0x14>
 800dfec:	2316      	movs	r3, #22
 800dfee:	6003      	str	r3, [r0, #0]
 800dff0:	f04f 30ff 	mov.w	r0, #4294967295
 800dff4:	bd38      	pop	{r3, r4, r5, pc}
 800dff6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800dff8:	b112      	cbz	r2, 800e000 <_raise_r+0x1e>
 800dffa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dffe:	b94b      	cbnz	r3, 800e014 <_raise_r+0x32>
 800e000:	4628      	mov	r0, r5
 800e002:	f000 f831 	bl	800e068 <_getpid_r>
 800e006:	4622      	mov	r2, r4
 800e008:	4601      	mov	r1, r0
 800e00a:	4628      	mov	r0, r5
 800e00c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e010:	f000 b818 	b.w	800e044 <_kill_r>
 800e014:	2b01      	cmp	r3, #1
 800e016:	d00a      	beq.n	800e02e <_raise_r+0x4c>
 800e018:	1c59      	adds	r1, r3, #1
 800e01a:	d103      	bne.n	800e024 <_raise_r+0x42>
 800e01c:	2316      	movs	r3, #22
 800e01e:	6003      	str	r3, [r0, #0]
 800e020:	2001      	movs	r0, #1
 800e022:	e7e7      	b.n	800dff4 <_raise_r+0x12>
 800e024:	2100      	movs	r1, #0
 800e026:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e02a:	4620      	mov	r0, r4
 800e02c:	4798      	blx	r3
 800e02e:	2000      	movs	r0, #0
 800e030:	e7e0      	b.n	800dff4 <_raise_r+0x12>
	...

0800e034 <raise>:
 800e034:	4b02      	ldr	r3, [pc, #8]	@ (800e040 <raise+0xc>)
 800e036:	4601      	mov	r1, r0
 800e038:	6818      	ldr	r0, [r3, #0]
 800e03a:	f7ff bfd2 	b.w	800dfe2 <_raise_r>
 800e03e:	bf00      	nop
 800e040:	20000024 	.word	0x20000024

0800e044 <_kill_r>:
 800e044:	b538      	push	{r3, r4, r5, lr}
 800e046:	4d07      	ldr	r5, [pc, #28]	@ (800e064 <_kill_r+0x20>)
 800e048:	2300      	movs	r3, #0
 800e04a:	4604      	mov	r4, r0
 800e04c:	4608      	mov	r0, r1
 800e04e:	4611      	mov	r1, r2
 800e050:	602b      	str	r3, [r5, #0]
 800e052:	f7f4 f877 	bl	8002144 <_kill>
 800e056:	1c43      	adds	r3, r0, #1
 800e058:	d102      	bne.n	800e060 <_kill_r+0x1c>
 800e05a:	682b      	ldr	r3, [r5, #0]
 800e05c:	b103      	cbz	r3, 800e060 <_kill_r+0x1c>
 800e05e:	6023      	str	r3, [r4, #0]
 800e060:	bd38      	pop	{r3, r4, r5, pc}
 800e062:	bf00      	nop
 800e064:	20000598 	.word	0x20000598

0800e068 <_getpid_r>:
 800e068:	f7f4 b864 	b.w	8002134 <_getpid>

0800e06c <expf>:
 800e06c:	b508      	push	{r3, lr}
 800e06e:	ed2d 8b02 	vpush	{d8}
 800e072:	eef0 8a40 	vmov.f32	s17, s0
 800e076:	f000 f86d 	bl	800e154 <__ieee754_expf>
 800e07a:	eeb0 8a40 	vmov.f32	s16, s0
 800e07e:	eeb0 0a68 	vmov.f32	s0, s17
 800e082:	f000 f857 	bl	800e134 <finitef>
 800e086:	b160      	cbz	r0, 800e0a2 <expf+0x36>
 800e088:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 800e0c8 <expf+0x5c>
 800e08c:	eef4 8ae7 	vcmpe.f32	s17, s15
 800e090:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e094:	dd0a      	ble.n	800e0ac <expf+0x40>
 800e096:	f7fe f9a9 	bl	800c3ec <__errno>
 800e09a:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 800e0cc <expf+0x60>
 800e09e:	2322      	movs	r3, #34	@ 0x22
 800e0a0:	6003      	str	r3, [r0, #0]
 800e0a2:	eeb0 0a48 	vmov.f32	s0, s16
 800e0a6:	ecbd 8b02 	vpop	{d8}
 800e0aa:	bd08      	pop	{r3, pc}
 800e0ac:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800e0d0 <expf+0x64>
 800e0b0:	eef4 8ae7 	vcmpe.f32	s17, s15
 800e0b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0b8:	d5f3      	bpl.n	800e0a2 <expf+0x36>
 800e0ba:	f7fe f997 	bl	800c3ec <__errno>
 800e0be:	2322      	movs	r3, #34	@ 0x22
 800e0c0:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 800e0d4 <expf+0x68>
 800e0c4:	6003      	str	r3, [r0, #0]
 800e0c6:	e7ec      	b.n	800e0a2 <expf+0x36>
 800e0c8:	42b17217 	.word	0x42b17217
 800e0cc:	7f800000 	.word	0x7f800000
 800e0d0:	c2cff1b5 	.word	0xc2cff1b5
 800e0d4:	00000000 	.word	0x00000000

0800e0d8 <logf>:
 800e0d8:	b508      	push	{r3, lr}
 800e0da:	ed2d 8b02 	vpush	{d8}
 800e0de:	eeb0 8a40 	vmov.f32	s16, s0
 800e0e2:	f000 f905 	bl	800e2f0 <__ieee754_logf>
 800e0e6:	eeb4 8a48 	vcmp.f32	s16, s16
 800e0ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0ee:	d60f      	bvs.n	800e110 <logf+0x38>
 800e0f0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800e0f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0f8:	dc0a      	bgt.n	800e110 <logf+0x38>
 800e0fa:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800e0fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e102:	d108      	bne.n	800e116 <logf+0x3e>
 800e104:	f7fe f972 	bl	800c3ec <__errno>
 800e108:	2322      	movs	r3, #34	@ 0x22
 800e10a:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800e12c <logf+0x54>
 800e10e:	6003      	str	r3, [r0, #0]
 800e110:	ecbd 8b02 	vpop	{d8}
 800e114:	bd08      	pop	{r3, pc}
 800e116:	f7fe f969 	bl	800c3ec <__errno>
 800e11a:	ecbd 8b02 	vpop	{d8}
 800e11e:	2321      	movs	r3, #33	@ 0x21
 800e120:	6003      	str	r3, [r0, #0]
 800e122:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800e126:	4802      	ldr	r0, [pc, #8]	@ (800e130 <logf+0x58>)
 800e128:	f000 b80e 	b.w	800e148 <nanf>
 800e12c:	ff800000 	.word	0xff800000
 800e130:	0800e990 	.word	0x0800e990

0800e134 <finitef>:
 800e134:	ee10 3a10 	vmov	r3, s0
 800e138:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800e13c:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800e140:	bfac      	ite	ge
 800e142:	2000      	movge	r0, #0
 800e144:	2001      	movlt	r0, #1
 800e146:	4770      	bx	lr

0800e148 <nanf>:
 800e148:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800e150 <nanf+0x8>
 800e14c:	4770      	bx	lr
 800e14e:	bf00      	nop
 800e150:	7fc00000 	.word	0x7fc00000

0800e154 <__ieee754_expf>:
 800e154:	ee10 2a10 	vmov	r2, s0
 800e158:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 800e15c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e160:	d902      	bls.n	800e168 <__ieee754_expf+0x14>
 800e162:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e166:	4770      	bx	lr
 800e168:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 800e16c:	d106      	bne.n	800e17c <__ieee754_expf+0x28>
 800e16e:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 800e2a8 <__ieee754_expf+0x154>
 800e172:	2900      	cmp	r1, #0
 800e174:	bf18      	it	ne
 800e176:	eeb0 0a67 	vmovne.f32	s0, s15
 800e17a:	4770      	bx	lr
 800e17c:	484b      	ldr	r0, [pc, #300]	@ (800e2ac <__ieee754_expf+0x158>)
 800e17e:	4282      	cmp	r2, r0
 800e180:	dd02      	ble.n	800e188 <__ieee754_expf+0x34>
 800e182:	2000      	movs	r0, #0
 800e184:	f000 b9c6 	b.w	800e514 <__math_oflowf>
 800e188:	2a00      	cmp	r2, #0
 800e18a:	da05      	bge.n	800e198 <__ieee754_expf+0x44>
 800e18c:	4a48      	ldr	r2, [pc, #288]	@ (800e2b0 <__ieee754_expf+0x15c>)
 800e18e:	4293      	cmp	r3, r2
 800e190:	d902      	bls.n	800e198 <__ieee754_expf+0x44>
 800e192:	2000      	movs	r0, #0
 800e194:	f000 b9b8 	b.w	800e508 <__math_uflowf>
 800e198:	4a46      	ldr	r2, [pc, #280]	@ (800e2b4 <__ieee754_expf+0x160>)
 800e19a:	4293      	cmp	r3, r2
 800e19c:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800e1a0:	d952      	bls.n	800e248 <__ieee754_expf+0xf4>
 800e1a2:	4a45      	ldr	r2, [pc, #276]	@ (800e2b8 <__ieee754_expf+0x164>)
 800e1a4:	4293      	cmp	r3, r2
 800e1a6:	ea4f 0281 	mov.w	r2, r1, lsl #2
 800e1aa:	d834      	bhi.n	800e216 <__ieee754_expf+0xc2>
 800e1ac:	4b43      	ldr	r3, [pc, #268]	@ (800e2bc <__ieee754_expf+0x168>)
 800e1ae:	4413      	add	r3, r2
 800e1b0:	ed93 7a00 	vldr	s14, [r3]
 800e1b4:	4b42      	ldr	r3, [pc, #264]	@ (800e2c0 <__ieee754_expf+0x16c>)
 800e1b6:	4413      	add	r3, r2
 800e1b8:	ee30 7a47 	vsub.f32	s14, s0, s14
 800e1bc:	f081 0201 	eor.w	r2, r1, #1
 800e1c0:	edd3 7a00 	vldr	s15, [r3]
 800e1c4:	1a52      	subs	r2, r2, r1
 800e1c6:	ee37 0a67 	vsub.f32	s0, s14, s15
 800e1ca:	ee20 6a00 	vmul.f32	s12, s0, s0
 800e1ce:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 800e2c4 <__ieee754_expf+0x170>
 800e1d2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800e2c8 <__ieee754_expf+0x174>
 800e1d6:	eee6 6a05 	vfma.f32	s13, s12, s10
 800e1da:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 800e2cc <__ieee754_expf+0x178>
 800e1de:	eea6 5a86 	vfma.f32	s10, s13, s12
 800e1e2:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800e2d0 <__ieee754_expf+0x17c>
 800e1e6:	eee5 6a06 	vfma.f32	s13, s10, s12
 800e1ea:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 800e2d4 <__ieee754_expf+0x180>
 800e1ee:	eea6 5a86 	vfma.f32	s10, s13, s12
 800e1f2:	eef0 6a40 	vmov.f32	s13, s0
 800e1f6:	eee5 6a46 	vfms.f32	s13, s10, s12
 800e1fa:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800e1fe:	ee20 5a26 	vmul.f32	s10, s0, s13
 800e202:	bb92      	cbnz	r2, 800e26a <__ieee754_expf+0x116>
 800e204:	ee76 6ac6 	vsub.f32	s13, s13, s12
 800e208:	eec5 7a26 	vdiv.f32	s15, s10, s13
 800e20c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800e210:	ee35 0ac0 	vsub.f32	s0, s11, s0
 800e214:	4770      	bx	lr
 800e216:	4b30      	ldr	r3, [pc, #192]	@ (800e2d8 <__ieee754_expf+0x184>)
 800e218:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800e2dc <__ieee754_expf+0x188>
 800e21c:	eddf 6a30 	vldr	s13, [pc, #192]	@ 800e2e0 <__ieee754_expf+0x18c>
 800e220:	4413      	add	r3, r2
 800e222:	edd3 7a00 	vldr	s15, [r3]
 800e226:	eee0 7a07 	vfma.f32	s15, s0, s14
 800e22a:	eeb0 7a40 	vmov.f32	s14, s0
 800e22e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e232:	ee17 2a90 	vmov	r2, s15
 800e236:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e23a:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800e23e:	eddf 6a29 	vldr	s13, [pc, #164]	@ 800e2e4 <__ieee754_expf+0x190>
 800e242:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800e246:	e7be      	b.n	800e1c6 <__ieee754_expf+0x72>
 800e248:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 800e24c:	d20b      	bcs.n	800e266 <__ieee754_expf+0x112>
 800e24e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800e2e8 <__ieee754_expf+0x194>
 800e252:	ee70 6a26 	vadd.f32	s13, s0, s13
 800e256:	eef4 6ae5 	vcmpe.f32	s13, s11
 800e25a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e25e:	dd02      	ble.n	800e266 <__ieee754_expf+0x112>
 800e260:	ee30 0a25 	vadd.f32	s0, s0, s11
 800e264:	4770      	bx	lr
 800e266:	2200      	movs	r2, #0
 800e268:	e7af      	b.n	800e1ca <__ieee754_expf+0x76>
 800e26a:	ee36 6a66 	vsub.f32	s12, s12, s13
 800e26e:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 800e272:	eec5 6a06 	vdiv.f32	s13, s10, s12
 800e276:	bfb8      	it	lt
 800e278:	3264      	addlt	r2, #100	@ 0x64
 800e27a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e27e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e282:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800e286:	ee17 3a90 	vmov	r3, s15
 800e28a:	bfab      	itete	ge
 800e28c:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 800e290:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 800e294:	ee00 3a10 	vmovge	s0, r3
 800e298:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 800e2ec <__ieee754_expf+0x198>
 800e29c:	bfbc      	itt	lt
 800e29e:	ee00 3a10 	vmovlt	s0, r3
 800e2a2:	ee20 0a27 	vmullt.f32	s0, s0, s15
 800e2a6:	4770      	bx	lr
 800e2a8:	00000000 	.word	0x00000000
 800e2ac:	42b17217 	.word	0x42b17217
 800e2b0:	42cff1b5 	.word	0x42cff1b5
 800e2b4:	3eb17218 	.word	0x3eb17218
 800e2b8:	3f851591 	.word	0x3f851591
 800e2bc:	0800eb9c 	.word	0x0800eb9c
 800e2c0:	0800eb94 	.word	0x0800eb94
 800e2c4:	3331bb4c 	.word	0x3331bb4c
 800e2c8:	b5ddea0e 	.word	0xb5ddea0e
 800e2cc:	388ab355 	.word	0x388ab355
 800e2d0:	bb360b61 	.word	0xbb360b61
 800e2d4:	3e2aaaab 	.word	0x3e2aaaab
 800e2d8:	0800eba4 	.word	0x0800eba4
 800e2dc:	3fb8aa3b 	.word	0x3fb8aa3b
 800e2e0:	3f317180 	.word	0x3f317180
 800e2e4:	3717f7d1 	.word	0x3717f7d1
 800e2e8:	7149f2ca 	.word	0x7149f2ca
 800e2ec:	0d800000 	.word	0x0d800000

0800e2f0 <__ieee754_logf>:
 800e2f0:	ee10 3a10 	vmov	r3, s0
 800e2f4:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800e2f8:	d106      	bne.n	800e308 <__ieee754_logf+0x18>
 800e2fa:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 800e494 <__ieee754_logf+0x1a4>
 800e2fe:	eddf 7a66 	vldr	s15, [pc, #408]	@ 800e498 <__ieee754_logf+0x1a8>
 800e302:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800e306:	4770      	bx	lr
 800e308:	2b00      	cmp	r3, #0
 800e30a:	461a      	mov	r2, r3
 800e30c:	da02      	bge.n	800e314 <__ieee754_logf+0x24>
 800e30e:	ee30 7a40 	vsub.f32	s14, s0, s0
 800e312:	e7f4      	b.n	800e2fe <__ieee754_logf+0xe>
 800e314:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e318:	db02      	blt.n	800e320 <__ieee754_logf+0x30>
 800e31a:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e31e:	4770      	bx	lr
 800e320:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e324:	bfb8      	it	lt
 800e326:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 800e49c <__ieee754_logf+0x1ac>
 800e32a:	485d      	ldr	r0, [pc, #372]	@ (800e4a0 <__ieee754_logf+0x1b0>)
 800e32c:	bfbe      	ittt	lt
 800e32e:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800e332:	f06f 0118 	mvnlt.w	r1, #24
 800e336:	ee17 2a90 	vmovlt	r2, s15
 800e33a:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800e33e:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800e342:	4410      	add	r0, r2
 800e344:	bfa8      	it	ge
 800e346:	2100      	movge	r1, #0
 800e348:	3b7f      	subs	r3, #127	@ 0x7f
 800e34a:	440b      	add	r3, r1
 800e34c:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 800e350:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 800e354:	4311      	orrs	r1, r2
 800e356:	ee00 1a10 	vmov	s0, r1
 800e35a:	4952      	ldr	r1, [pc, #328]	@ (800e4a4 <__ieee754_logf+0x1b4>)
 800e35c:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 800e360:	f102 000f 	add.w	r0, r2, #15
 800e364:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e368:	4001      	ands	r1, r0
 800e36a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e36e:	bb89      	cbnz	r1, 800e3d4 <__ieee754_logf+0xe4>
 800e370:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800e374:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e378:	d10f      	bne.n	800e39a <__ieee754_logf+0xaa>
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	f000 8087 	beq.w	800e48e <__ieee754_logf+0x19e>
 800e380:	ee07 3a90 	vmov	s15, r3
 800e384:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 800e4a8 <__ieee754_logf+0x1b8>
 800e388:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800e4ac <__ieee754_logf+0x1bc>
 800e38c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e390:	ee27 0a80 	vmul.f32	s0, s15, s0
 800e394:	eea7 0a87 	vfma.f32	s0, s15, s14
 800e398:	4770      	bx	lr
 800e39a:	eddf 6a45 	vldr	s13, [pc, #276]	@ 800e4b0 <__ieee754_logf+0x1c0>
 800e39e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e3a2:	eee0 7a66 	vfms.f32	s15, s0, s13
 800e3a6:	ee20 7a00 	vmul.f32	s14, s0, s0
 800e3aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e3ae:	b913      	cbnz	r3, 800e3b6 <__ieee754_logf+0xc6>
 800e3b0:	ee30 0a47 	vsub.f32	s0, s0, s14
 800e3b4:	4770      	bx	lr
 800e3b6:	ee07 3a90 	vmov	s15, r3
 800e3ba:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800e4a8 <__ieee754_logf+0x1b8>
 800e3be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e3c2:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800e3c6:	ee37 0a40 	vsub.f32	s0, s14, s0
 800e3ca:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800e4ac <__ieee754_logf+0x1bc>
 800e3ce:	ee97 0a87 	vfnms.f32	s0, s15, s14
 800e3d2:	4770      	bx	lr
 800e3d4:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800e3d8:	ee70 7a27 	vadd.f32	s15, s0, s15
 800e3dc:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800e4b4 <__ieee754_logf+0x1c4>
 800e3e0:	eddf 4a35 	vldr	s9, [pc, #212]	@ 800e4b8 <__ieee754_logf+0x1c8>
 800e3e4:	4935      	ldr	r1, [pc, #212]	@ (800e4bc <__ieee754_logf+0x1cc>)
 800e3e6:	ee80 6a27 	vdiv.f32	s12, s0, s15
 800e3ea:	4411      	add	r1, r2
 800e3ec:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 800e3f0:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 800e3f4:	430a      	orrs	r2, r1
 800e3f6:	2a00      	cmp	r2, #0
 800e3f8:	ee07 3a90 	vmov	s15, r3
 800e3fc:	ee26 5a06 	vmul.f32	s10, s12, s12
 800e400:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800e404:	ee25 7a05 	vmul.f32	s14, s10, s10
 800e408:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 800e4c0 <__ieee754_logf+0x1d0>
 800e40c:	eee7 7a25 	vfma.f32	s15, s14, s11
 800e410:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 800e4c4 <__ieee754_logf+0x1d4>
 800e414:	eee7 5a87 	vfma.f32	s11, s15, s14
 800e418:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 800e4c8 <__ieee754_logf+0x1d8>
 800e41c:	eee7 7a24 	vfma.f32	s15, s14, s9
 800e420:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 800e4cc <__ieee754_logf+0x1dc>
 800e424:	eee7 4a87 	vfma.f32	s9, s15, s14
 800e428:	eddf 7a29 	vldr	s15, [pc, #164]	@ 800e4d0 <__ieee754_logf+0x1e0>
 800e42c:	eee4 7a87 	vfma.f32	s15, s9, s14
 800e430:	ee67 7a85 	vmul.f32	s15, s15, s10
 800e434:	eee5 7a87 	vfma.f32	s15, s11, s14
 800e438:	dd1a      	ble.n	800e470 <__ieee754_logf+0x180>
 800e43a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800e43e:	ee20 7a07 	vmul.f32	s14, s0, s14
 800e442:	ee27 7a00 	vmul.f32	s14, s14, s0
 800e446:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e44a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e44e:	b913      	cbnz	r3, 800e456 <__ieee754_logf+0x166>
 800e450:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e454:	e7ac      	b.n	800e3b0 <__ieee754_logf+0xc0>
 800e456:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 800e4a8 <__ieee754_logf+0x1b8>
 800e45a:	eee6 7a86 	vfma.f32	s15, s13, s12
 800e45e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e462:	ee37 0a40 	vsub.f32	s0, s14, s0
 800e466:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800e4ac <__ieee754_logf+0x1bc>
 800e46a:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 800e46e:	4770      	bx	lr
 800e470:	ee70 7a67 	vsub.f32	s15, s0, s15
 800e474:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e478:	b913      	cbnz	r3, 800e480 <__ieee754_logf+0x190>
 800e47a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e47e:	4770      	bx	lr
 800e480:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800e4a8 <__ieee754_logf+0x1b8>
 800e484:	eee6 7ac7 	vfms.f32	s15, s13, s14
 800e488:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800e48c:	e7eb      	b.n	800e466 <__ieee754_logf+0x176>
 800e48e:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 800e498 <__ieee754_logf+0x1a8>
 800e492:	4770      	bx	lr
 800e494:	cc000000 	.word	0xcc000000
 800e498:	00000000 	.word	0x00000000
 800e49c:	4c000000 	.word	0x4c000000
 800e4a0:	004afb20 	.word	0x004afb20
 800e4a4:	007ffff0 	.word	0x007ffff0
 800e4a8:	3717f7d1 	.word	0x3717f7d1
 800e4ac:	3f317180 	.word	0x3f317180
 800e4b0:	3eaaaaab 	.word	0x3eaaaaab
 800e4b4:	3e1cd04f 	.word	0x3e1cd04f
 800e4b8:	3e178897 	.word	0x3e178897
 800e4bc:	ffcf5c30 	.word	0xffcf5c30
 800e4c0:	3e638e29 	.word	0x3e638e29
 800e4c4:	3ecccccd 	.word	0x3ecccccd
 800e4c8:	3e3a3325 	.word	0x3e3a3325
 800e4cc:	3e924925 	.word	0x3e924925
 800e4d0:	3f2aaaab 	.word	0x3f2aaaab

0800e4d4 <with_errnof>:
 800e4d4:	b510      	push	{r4, lr}
 800e4d6:	ed2d 8b02 	vpush	{d8}
 800e4da:	eeb0 8a40 	vmov.f32	s16, s0
 800e4de:	4604      	mov	r4, r0
 800e4e0:	f7fd ff84 	bl	800c3ec <__errno>
 800e4e4:	eeb0 0a48 	vmov.f32	s0, s16
 800e4e8:	ecbd 8b02 	vpop	{d8}
 800e4ec:	6004      	str	r4, [r0, #0]
 800e4ee:	bd10      	pop	{r4, pc}

0800e4f0 <xflowf>:
 800e4f0:	b130      	cbz	r0, 800e500 <xflowf+0x10>
 800e4f2:	eef1 7a40 	vneg.f32	s15, s0
 800e4f6:	ee27 0a80 	vmul.f32	s0, s15, s0
 800e4fa:	2022      	movs	r0, #34	@ 0x22
 800e4fc:	f7ff bfea 	b.w	800e4d4 <with_errnof>
 800e500:	eef0 7a40 	vmov.f32	s15, s0
 800e504:	e7f7      	b.n	800e4f6 <xflowf+0x6>
	...

0800e508 <__math_uflowf>:
 800e508:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800e510 <__math_uflowf+0x8>
 800e50c:	f7ff bff0 	b.w	800e4f0 <xflowf>
 800e510:	10000000 	.word	0x10000000

0800e514 <__math_oflowf>:
 800e514:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800e51c <__math_oflowf+0x8>
 800e518:	f7ff bfea 	b.w	800e4f0 <xflowf>
 800e51c:	70000000 	.word	0x70000000

0800e520 <_init>:
 800e520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e522:	bf00      	nop
 800e524:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e526:	bc08      	pop	{r3}
 800e528:	469e      	mov	lr, r3
 800e52a:	4770      	bx	lr

0800e52c <_fini>:
 800e52c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e52e:	bf00      	nop
 800e530:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e532:	bc08      	pop	{r3}
 800e534:	469e      	mov	lr, r3
 800e536:	4770      	bx	lr
