<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>cpu/sam0_common/include/periph_cpu_common.h File Reference</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="jquery.scrollTo.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
        <script>
            function displaySR(){
            searchBox.Search();
            var rhtml=(document.getElementById('MSearchResults').contentWindow.document.body.innerHTML).replace(/href=\"\.\.\//g,'href="');
            document.getElementById('MSearchResultsWindow').style.display='none';
            document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
            document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
            document.getElementById('doc-content').innerHTML=rhtml;
            }
            function modSearch(){
            if(!searchBox.doxySearch){
                searchBox.doxySearch=searchBox.Search
                searchBox.Search= function(){this.doxySearch();
                var r=document.getElementById('MSearchResultsWindow');console.log(r.style);
                if(parseInt(r.style.left)<0)r.style.left=0;
                var x=document.getElementById('MSearchResults');
                if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                var f=document.getElementById('riot-searchform');
                if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';}
            }
            }
        </script>
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
              <form id="riot-searchform" class="navbar-form navbar-left navbar-right" action="https://duckduckgo.com/" method="get">
                 <input type="hidden" name="sites" value="doc.riot-os.org"/>
                 <input type="hidden" name="kt" value="h"/>
                 <div class="form-group">
                   <div id="MSearchBox" class="MSearchBoxActive">
                     <div class="input-group">
                       <div class="input-group-addon">
                         <span id="MSearchSelect" class="glyphicon glyphicon-search" aria-hidden="true" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"></span>
                       </div>
                       <input class="form-control" type="text" name="q" id="MSearchField" placeholder="Search" accesskey="S" onfocus="searchBox.OnSearchFieldFocus(true)" onblur="searchBox.OnSearchFieldFocus(false)" onkeyup="searchBox.OnSearchFieldChange(event); modSearch();">
                       <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()">
                         <span id="search-reset" class="glyphicon glyphicon-remove-circle" aria-hidden="true"></span>
                       </a>
                     </div>
                   </div>
                 </div>
              </form>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('sam0__common_2include_2periph__cpu__common_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">periph_cpu_common.h File Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__sam0__common.html">Atmel SAM0 common</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Common CPU specific definitions for all SAMx21 based CPUs.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Common CPU specific definitions for all SAMx21 based CPUs. </p>
<p>Common CPU specific definitions for all SAMx21 based CPUs</p>
<dl class="section author"><dt>Author</dt><dd>Hauke Petersen <a href="#" onclick="location.href='mai'+'lto:'+'hau'+'ke'+'.pe'+'te'+'rse'+'n@'+'fu-'+'be'+'rli'+'n.'+'de'; return false;">hauke<span style="display: none;">.nosp@m.</span>.pet<span style="display: none;">.nosp@m.</span>ersen<span style="display: none;">.nosp@m.</span>@fu-<span style="display: none;">.nosp@m.</span>berli<span style="display: none;">.nosp@m.</span>n.de</a> </dd>
<dd>
Dylan Laduranty <a href="#" onclick="location.href='mai'+'lto:'+'dyl'+'an'+'.la'+'du'+'ran'+'ty'+'@me'+'so'+'tic'+'.c'+'om'; return false;">dylan<span style="display: none;">.nosp@m.</span>.lad<span style="display: none;">.nosp@m.</span>urant<span style="display: none;">.nosp@m.</span>y@me<span style="display: none;">.nosp@m.</span>sotic<span style="display: none;">.nosp@m.</span>.com</a> </dd></dl>

<p class="definition">Definition in file <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>
</div><div class="textblock"><code>#include &quot;cpu.h&quot;</code><br />
<code>#include &quot;exti_config.h&quot;</code><br />
<code>#include &quot;timer_config.h&quot;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for periph_cpu_common.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="sam0__common_2include_2periph__cpu__common_8h__incl.svg" width="328" height="276"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="sam0__common_2include_2periph__cpu__common_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniongpio__conf__sam0.html">gpio_conf_sam0</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO pin configuration for SAM0 MCUs.  <a href="uniongpio__conf__sam0.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuart__conf__t.html">uart_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART device configuration.  <a href="structuart__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtc__tcc__cfg__t.html">tc_tcc_cfg_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common configuration for timer devices.  <a href="structtc__tcc__cfg__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpwm__conf__chan__t.html">pwm_conf_chan_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM channel configuration data structure.  <a href="structpwm__conf__chan__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpwm__conf__t.html">pwm_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM device configuration.  <a href="structpwm__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html">spi_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI device configuration.  <a href="structspi__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structi2c__conf__t.html">i2c_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C configuration structure.  <a href="structi2c__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtc32__conf__t.html">tc32_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="struct to get time references within mqtt paho ">Timer</a> device configuration.  <a href="structtc32__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc__conf__chan__t.html">adc_conf_chan_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Channel Configuration.  <a href="structadc__conf__chan__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsam0__common__gmac__config__t.html">sam0_common_gmac_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet parameters struct.  <a href="structsam0__common__gmac__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsam0__common__usb__config__t.html">sam0_common_usb_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB peripheral parameters.  <a href="structsam0__common__usb__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__conf__t.html">sdhc_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC peripheral configuration.  <a href="structsdhc__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structfreqm__config__t.html">freqm_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frequency meter configuration.  <a href="structfreqm__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a515e1128503a3ced7c6b78601b9dfeb6"><td class="memItemLeft" align="right" valign="top"><a id="a515e1128503a3ced7c6b78601b9dfeb6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a515e1128503a3ced7c6b78601b9dfeb6">PERIPH_I2C_MAX_BYTES_PER_FRAME</a>&#160;&#160;&#160;256</td></tr>
<tr class="memdesc:a515e1128503a3ced7c6b78601b9dfeb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum bytes per frame for I2C operations. <br /></td></tr>
<tr class="separator:a515e1128503a3ced7c6b78601b9dfeb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3969ce1e494a72d3c2925b10ddeb4604"><td class="memItemLeft" align="right" valign="top"><a id="a3969ce1e494a72d3c2925b10ddeb4604"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a>&#160;&#160;&#160;(0xffffffff)</td></tr>
<tr class="memdesc:a3969ce1e494a72d3c2925b10ddeb4604"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of a fitting UNDEF value. <br /></td></tr>
<tr class="separator:a3969ce1e494a72d3c2925b10ddeb4604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b87241cfc8f0eb706ef97888f30ed0d"><td class="memItemLeft" align="right" valign="top"><a id="a4b87241cfc8f0eb706ef97888f30ed0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a4b87241cfc8f0eb706ef97888f30ed0d">TIMER_CHANNEL_NUMOF</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:a4b87241cfc8f0eb706ef97888f30ed0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of available timer channels. <br /></td></tr>
<tr class="separator:a4b87241cfc8f0eb706ef97888f30ed0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86bd0502a1012f4457fb8f3b425c8abf"><td class="memItemLeft" align="right" valign="top"><a id="a86bd0502a1012f4457fb8f3b425c8abf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a86bd0502a1012f4457fb8f3b425c8abf">ADC_INPUTCTRL_DIFFMODE</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:a86bd0502a1012f4457fb8f3b425c8abf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compatibility define for muxpos struct member Unused on all platforms that have DIFFMODE in CTRLB. <br /></td></tr>
<tr class="separator:a86bd0502a1012f4457fb8f3b425c8abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb35abeb55f7102d1f7a14363297afa5"><td class="memItemLeft" align="right" valign="top"><a id="abb35abeb55f7102d1f7a14363297afa5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#abb35abeb55f7102d1f7a14363297afa5">ADC_REFSEL_AREFA_PIN</a>&#160;&#160;&#160;<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam__common_2include_2periph__cpu__common_8h.html#a29d44341ce767c5dfc737d622fc97ba1ae3d8a811f3bf7196f361be4104db68db">PA</a>, 3)</td></tr>
<tr class="memdesc:abb35abeb55f7102d1f7a14363297afa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin that can be used for external voltage reference A. <br /></td></tr>
<tr class="separator:abb35abeb55f7102d1f7a14363297afa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af30d0aaba481a6cd7bf425da2cd06209"><td class="memItemLeft" align="right" valign="top"><a id="af30d0aaba481a6cd7bf425da2cd06209"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#af30d0aaba481a6cd7bf425da2cd06209">ADC_REFSEL_AREFB_PIN</a>&#160;&#160;&#160;<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam__common_2include_2periph__cpu__common_8h.html#a29d44341ce767c5dfc737d622fc97ba1ae3d8a811f3bf7196f361be4104db68db">PA</a>, 4)</td></tr>
<tr class="memdesc:af30d0aaba481a6cd7bf425da2cd06209"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin that can be used for external voltage reference B. <br /></td></tr>
<tr class="separator:af30d0aaba481a6cd7bf425da2cd06209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5594637bf6fe634a7f1b98e3dee7a3fc"><td class="memItemLeft" align="right" valign="top"><a id="a5594637bf6fe634a7f1b98e3dee7a3fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a5594637bf6fe634a7f1b98e3dee7a3fc">ADC_REFSEL_AREFC_PIN</a>&#160;&#160;&#160;<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam__common_2include_2periph__cpu__common_8h.html#a29d44341ce767c5dfc737d622fc97ba1ae3d8a811f3bf7196f361be4104db68db">PA</a>, 6)</td></tr>
<tr class="memdesc:a5594637bf6fe634a7f1b98e3dee7a3fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin that can be used for external voltage reference C. <br /></td></tr>
<tr class="separator:a5594637bf6fe634a7f1b98e3dee7a3fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf8b779092dc09d9977c4d938a38ab1a"><td class="memItemLeft" align="right" valign="top"><a id="abf8b779092dc09d9977c4d938a38ab1a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#abf8b779092dc09d9977c4d938a38ab1a">USBDEV_CPU_DMA_ALIGNMENT</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="memdesc:abf8b779092dc09d9977c4d938a38ab1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">USBDEV buffers must be word aligned because of DMA restrictions. <br /></td></tr>
<tr class="separator:abf8b779092dc09d9977c4d938a38ab1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a930ce1a11e19bb65c39c7ef20315dd2e"><td class="memItemLeft" align="right" valign="top"><a id="a930ce1a11e19bb65c39c7ef20315dd2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a930ce1a11e19bb65c39c7ef20315dd2e">USBDEV_CPU_DMA_REQUIREMENTS</a>&#160;&#160;&#160;__attribute__((aligned(<a class="el" href="cpu__usbdev_8h.html#abf8b779092dc09d9977c4d938a38ab1a">USBDEV_CPU_DMA_ALIGNMENT</a>)))</td></tr>
<tr class="memdesc:a930ce1a11e19bb65c39c7ef20315dd2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">USBDEV buffer instantiation requirement. <br /></td></tr>
<tr class="separator:a930ce1a11e19bb65c39c7ef20315dd2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0cbbd12324a55dc975cd3a7bbcdcc24"><td class="memItemLeft" align="right" valign="top"><a id="af0cbbd12324a55dc975cd3a7bbcdcc24"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#af0cbbd12324a55dc975cd3a7bbcdcc24">SDMMC_CPU_DMA_ALIGNMENT</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:af0cbbd12324a55dc975cd3a7bbcdcc24"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDIO/SDMMC buffer alignment for SDHC because of DMA/FIFO buffer restrictions. <br /></td></tr>
<tr class="separator:af0cbbd12324a55dc975cd3a7bbcdcc24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59763349a78797e79ed4e3a847f63430"><td class="memItemLeft" align="right" valign="top"><a id="a59763349a78797e79ed4e3a847f63430"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a59763349a78797e79ed4e3a847f63430">SDMMC_CPU_DMA_REQUIREMENTS</a>&#160;&#160;&#160;__attribute__((aligned(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#af0cbbd12324a55dc975cd3a7bbcdcc24">SDMMC_CPU_DMA_ALIGNMENT</a>)))</td></tr>
<tr class="memdesc:a59763349a78797e79ed4e3a847f63430"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDIO/SDMMC buffer instantiation requirement for SDHC. <br /></td></tr>
<tr class="separator:a59763349a78797e79ed4e3a847f63430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb358111eba1eb3ba04b65fe1fad0749"><td class="memItemLeft" align="right" valign="top"><a id="aeb358111eba1eb3ba04b65fe1fad0749"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#aeb358111eba1eb3ba04b65fe1fad0749">WDT_HAS_STOP</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:aeb358111eba1eb3ba04b65fe1fad0749"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog can be stopped. <br /></td></tr>
<tr class="separator:aeb358111eba1eb3ba04b65fe1fad0749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7513ced84868c0d8853a3ad09e3c5908"><td class="memItemLeft" align="right" valign="top"><a id="a7513ced84868c0d8853a3ad09e3c5908"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a7513ced84868c0d8853a3ad09e3c5908">WDT_HAS_INIT</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:a7513ced84868c0d8853a3ad09e3c5908"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog has to be initialized. <br /></td></tr>
<tr class="separator:a7513ced84868c0d8853a3ad09e3c5908"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a35689050a00ae4d0da14a1abe0e38dc3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a35689050a00ae4d0da14a1abe0e38dc3">i2c_flag_t</a> { <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a35689050a00ae4d0da14a1abe0e38dc3a0af5d8198ede19f93bab78bc0db71652">I2C_FLAG_NONE</a> = 0x0, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a35689050a00ae4d0da14a1abe0e38dc3a7dbf5268ce25d42f71d696e4577df53e">I2C_FLAG_RUN_STANDBY</a> = 0x1
 }</td></tr>
<tr class="memdesc:a35689050a00ae4d0da14a1abe0e38dc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available SERCOM I2C flag selections.  <a href="sam0__common_2include_2periph__cpu__common_8h.html#a35689050a00ae4d0da14a1abe0e38dc3">More...</a><br /></td></tr>
<tr class="separator:a35689050a00ae4d0da14a1abe0e38dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af734ec0eb8f02ea6acd32e1efda0dfed"><td class="memItemLeft" align="right" valign="top"><a id="af734ec0eb8f02ea6acd32e1efda0dfed"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#af734ec0eb8f02ea6acd32e1efda0dfed">sam0_supc_t</a> { <b>SAM0_VREG_LDO</b>, 
<b>SAM0_VREG_BUCK</b>
 }</td></tr>
<tr class="memdesc:af734ec0eb8f02ea6acd32e1efda0dfed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available voltage regulators on the supply controller. <br /></td></tr>
<tr class="separator:af734ec0eb8f02ea6acd32e1efda0dfed"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a444741edfb203e5956e8459181ae1a16"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a444741edfb203e5956e8459181ae1a16">gpio_init_mux</a> (<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> pin, <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0">gpio_mux_t</a> mux)</td></tr>
<tr class="memdesc:a444741edfb203e5956e8459181ae1a16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set up alternate function (PMUX setting) for a PORT pin.  <a href="#a444741edfb203e5956e8459181ae1a16">More...</a><br /></td></tr>
<tr class="separator:a444741edfb203e5956e8459181ae1a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcce5407ba5444d181a8f085bc3a2832"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#afcce5407ba5444d181a8f085bc3a2832">gpio_pm_cb_enter</a> (int deep)</td></tr>
<tr class="memdesc:afcce5407ba5444d181a8f085bc3a2832"><td class="mdescLeft">&#160;</td><td class="mdescRight">Called before the power management enters a power mode.  <a href="#afcce5407ba5444d181a8f085bc3a2832">More...</a><br /></td></tr>
<tr class="separator:afcce5407ba5444d181a8f085bc3a2832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fdb7ae4ed39ceb155d9ec7522b8bc9d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a6fdb7ae4ed39ceb155d9ec7522b8bc9d">gpio_pm_cb_leave</a> (int deep)</td></tr>
<tr class="memdesc:a6fdb7ae4ed39ceb155d9ec7522b8bc9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Called after the power management left a power mode.  <a href="#a6fdb7ae4ed39ceb155d9ec7522b8bc9d">More...</a><br /></td></tr>
<tr class="separator:a6fdb7ae4ed39ceb155d9ec7522b8bc9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ef90437fbbfb1923cee77f5fbf44a16"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a8ef90437fbbfb1923cee77f5fbf44a16">cpu_pm_cb_enter</a> (int deep)</td></tr>
<tr class="memdesc:a8ef90437fbbfb1923cee77f5fbf44a16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Called before the power management enters a power mode.  <a href="#a8ef90437fbbfb1923cee77f5fbf44a16">More...</a><br /></td></tr>
<tr class="separator:a8ef90437fbbfb1923cee77f5fbf44a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a416db8ec05f950437ecfe7e28c4d39f4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a416db8ec05f950437ecfe7e28c4d39f4">cpu_pm_cb_leave</a> (int deep)</td></tr>
<tr class="memdesc:a416db8ec05f950437ecfe7e28c4d39f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Called after the power management left a power mode.  <a href="#a416db8ec05f950437ecfe7e28c4d39f4">More...</a><br /></td></tr>
<tr class="separator:a416db8ec05f950437ecfe7e28c4d39f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a898b0b2607bf5b03775ca79cc0b047ba"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a898b0b2607bf5b03775ca79cc0b047ba">sam0_cortexm_sleep</a> (int deep)</td></tr>
<tr class="memdesc:a898b0b2607bf5b03775ca79cc0b047ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wrapper for cortexm_sleep calling power management callbacks.  <a href="#a898b0b2607bf5b03775ca79cc0b047ba">More...</a><br /></td></tr>
<tr class="separator:a898b0b2607bf5b03775ca79cc0b047ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d9a7441b2caf95ad2f9cb2232e6418c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a0d9a7441b2caf95ad2f9cb2232e6418c">gpio_disable_mux</a> (<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> pin)</td></tr>
<tr class="memdesc:a0d9a7441b2caf95ad2f9cb2232e6418c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable alternate function (PMUX setting) for a PORT pin.  <a href="#a0d9a7441b2caf95ad2f9cb2232e6418c">More...</a><br /></td></tr>
<tr class="separator:a0d9a7441b2caf95ad2f9cb2232e6418c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5483a8b74b140a99e635437b519aa30"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ae5483a8b74b140a99e635437b519aa30">sam0_set_voltage_regulator</a> (<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#af734ec0eb8f02ea6acd32e1efda0dfed">sam0_supc_t</a> src)</td></tr>
<tr class="memdesc:ae5483a8b74b140a99e635437b519aa30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch the internal voltage regulator used for generating the internal MCU voltages.  <a href="#ae5483a8b74b140a99e635437b519aa30">More...</a><br /></td></tr>
<tr class="separator:ae5483a8b74b140a99e635437b519aa30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a8e84c1eccb5bce55462c9ffc70ca87"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a5a8e84c1eccb5bce55462c9ffc70ca87">sam0_gclk_freq</a> (uint8_t id)</td></tr>
<tr class="memdesc:a5a8e84c1eccb5bce55462c9ffc70ca87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the frequency of a GCLK provider.  <a href="#a5a8e84c1eccb5bce55462c9ffc70ca87">More...</a><br /></td></tr>
<tr class="separator:a5a8e84c1eccb5bce55462c9ffc70ca87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd6d605fc39c6a1c13f8b8aac1f25ff3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#abd6d605fc39c6a1c13f8b8aac1f25ff3">sam0_gclk_enable</a> (uint8_t id)</td></tr>
<tr class="memdesc:abd6d605fc39c6a1c13f8b8aac1f25ff3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables an on-demand GCLK that has been configured in cpu.c.  <a href="#abd6d605fc39c6a1c13f8b8aac1f25ff3">More...</a><br /></td></tr>
<tr class="separator:abd6d605fc39c6a1c13f8b8aac1f25ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26065779efe4c2bbeab837b5c424bfde"><td class="memItemLeft" align="right" valign="top">static uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a26065779efe4c2bbeab837b5c424bfde">sercom_id</a> (const void *sercom)</td></tr>
<tr class="memdesc:a26065779efe4c2bbeab837b5c424bfde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the numeric id of a SERCOM device derived from its address.  <a href="#a26065779efe4c2bbeab837b5c424bfde">More...</a><br /></td></tr>
<tr class="separator:a26065779efe4c2bbeab837b5c424bfde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af316f0004ecaf984f972085bada32000"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#af316f0004ecaf984f972085bada32000">sercom_clk_en</a> (void *sercom)</td></tr>
<tr class="memdesc:af316f0004ecaf984f972085bada32000"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable peripheral clock for given SERCOM device.  <a href="#af316f0004ecaf984f972085bada32000">More...</a><br /></td></tr>
<tr class="separator:af316f0004ecaf984f972085bada32000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c9fd4adf3c2aa1f8ff737d00f1849fe"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a8c9fd4adf3c2aa1f8ff737d00f1849fe">sercom_clk_dis</a> (void *sercom)</td></tr>
<tr class="memdesc:a8c9fd4adf3c2aa1f8ff737d00f1849fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable peripheral clock for given SERCOM device.  <a href="#a8c9fd4adf3c2aa1f8ff737d00f1849fe">More...</a><br /></td></tr>
<tr class="separator:a8c9fd4adf3c2aa1f8ff737d00f1849fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a715ce6f0ace7746dc434400c51c18fd5"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a715ce6f0ace7746dc434400c51c18fd5">sercom_set_gen</a> (void *sercom, uint8_t gclk)</td></tr>
<tr class="memdesc:a715ce6f0ace7746dc434400c51c18fd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure generator clock for given SERCOM device.  <a href="#a715ce6f0ace7746dc434400c51c18fd5">More...</a><br /></td></tr>
<tr class="separator:a715ce6f0ace7746dc434400c51c18fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de821ae21c5342752d2c365bb6318da"><td class="memItemLeft" align="right" valign="top"><a id="a8de821ae21c5342752d2c365bb6318da"></a>
static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a8de821ae21c5342752d2c365bb6318da">cpu_woke_from_backup</a> (void)</td></tr>
<tr class="memdesc:a8de821ae21c5342752d2c365bb6318da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the CPU woke deep sleep (backup/standby) <br /></td></tr>
<tr class="separator:a8de821ae21c5342752d2c365bb6318da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1943715eaeaa63e28b7b4e207f655fca"><td class="memItemLeft" align="right" valign="top"><a id="a1943715eaeaa63e28b7b4e207f655fca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a1943715eaeaa63e28b7b4e207f655fca">CPUID_LEN</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memdesc:a1943715eaeaa63e28b7b4e207f655fca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Length of the CPU_ID in octets. <br /></td></tr>
<tr class="separator:a1943715eaeaa63e28b7b4e207f655fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bd1b3321b66208c3499e83d495333cd"><td class="memItemLeft" align="right" valign="top"><a id="a7bd1b3321b66208c3499e83d495333cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a7bd1b3321b66208c3499e83d495333cd">PERIPH_SPI_NEEDS_INIT_CS</a></td></tr>
<tr class="memdesc:a7bd1b3321b66208c3499e83d495333cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use shared SPI functions. <br /></td></tr>
<tr class="separator:a7bd1b3321b66208c3499e83d495333cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d9c2b9cf24ed0b13807d63f5e9b11f"><td class="memItemLeft" align="right" valign="top"><a id="af3d9c2b9cf24ed0b13807d63f5e9b11f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PERIPH_SPI_NEEDS_TRANSFER_BYTE</b></td></tr>
<tr class="separator:af3d9c2b9cf24ed0b13807d63f5e9b11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac68c30cec18f4abf11cc4bb09c13df17"><td class="memItemLeft" align="right" valign="top"><a id="ac68c30cec18f4abf11cc4bb09c13df17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PERIPH_SPI_NEEDS_TRANSFER_REG</b></td></tr>
<tr class="separator:ac68c30cec18f4abf11cc4bb09c13df17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb6291046cbd0102e8c87af75e4200d"><td class="memItemLeft" align="right" valign="top"><a id="afeb6291046cbd0102e8c87af75e4200d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PERIPH_SPI_NEEDS_TRANSFER_REGS</b></td></tr>
<tr class="separator:afeb6291046cbd0102e8c87af75e4200d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a759f553fbddd2915b49e50c967661fb1"><td class="memItemLeft" align="right" valign="top"><a id="a759f553fbddd2915b49e50c967661fb1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a759f553fbddd2915b49e50c967661fb1">HAVE_GPIO_T</a></td></tr>
<tr class="memdesc:a759f553fbddd2915b49e50c967661fb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override GPIO type. <br /></td></tr>
<tr class="separator:a759f553fbddd2915b49e50c967661fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e0133bf7f8e7484ac0088145cd051ec"><td class="memItemLeft" align="right" valign="top"><a id="a8e0133bf7f8e7484ac0088145cd051ec"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>gpio_t</b></td></tr>
<tr class="separator:a8e0133bf7f8e7484ac0088145cd051ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae29846b3ecd19a0b7c44ff80a37ae7c1"><td class="memItemLeft" align="right" valign="top"><a id="ae29846b3ecd19a0b7c44ff80a37ae7c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(x,  y)&#160;&#160;&#160;(((<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>)(&amp;PORT-&gt;Group[x])) | y)</td></tr>
<tr class="memdesc:ae29846b3ecd19a0b7c44ff80a37ae7c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro for accessing GPIO pins. <br /></td></tr>
<tr class="separator:ae29846b3ecd19a0b7c44ff80a37ae7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a243fc9e4cd33331031ce3277dbb06483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a243fc9e4cd33331031ce3277dbb06483">GPIO_MODE</a>(pr,  ie,  pe)&#160;&#160;&#160;(pr | (ie &lt;&lt; 1) | (pe &lt;&lt; 2))</td></tr>
<tr class="memdesc:a243fc9e4cd33331031ce3277dbb06483"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate GPIO mode bitfields.  <a href="#a243fc9e4cd33331031ce3277dbb06483">More...</a><br /></td></tr>
<tr class="separator:a243fc9e4cd33331031ce3277dbb06483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d6c77df27eaeba19a369cec7754bb30"><td class="memItemLeft" align="right" valign="top"><a id="a7d6c77df27eaeba19a369cec7754bb30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a7d6c77df27eaeba19a369cec7754bb30">UART_TXBUF_SIZE</a>&#160;&#160;&#160;(64)</td></tr>
<tr class="memdesc:a7d6c77df27eaeba19a369cec7754bb30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of the UART TX buffer for non-blocking mode. <br /></td></tr>
<tr class="separator:a7d6c77df27eaeba19a369cec7754bb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a4abe508daf397cbac469838ca69a91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a3a4abe508daf397cbac469838ca69a91">TC_CONFIG</a>(tim)</td></tr>
<tr class="memdesc:a3a4abe508daf397cbac469838ca69a91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Static initializer for TC timer configuration.  <a href="#a3a4abe508daf397cbac469838ca69a91">More...</a><br /></td></tr>
<tr class="separator:a3a4abe508daf397cbac469838ca69a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab30d84fd92d83a2d36af178ae670d695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ab30d84fd92d83a2d36af178ae670d695">TCC_CONFIG</a>(tim)</td></tr>
<tr class="memdesc:ab30d84fd92d83a2d36af178ae670d695"><td class="mdescLeft">&#160;</td><td class="mdescRight">Static initializer for TCC timer configuration.  <a href="#ab30d84fd92d83a2d36af178ae670d695">More...</a><br /></td></tr>
<tr class="separator:ab30d84fd92d83a2d36af178ae670d695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10e74d65d7876276a8f6061c71dcf469"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a> = 0, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a> = 1, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a> = 2, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aefbc069e0ac4cd293f3ba527bec2befe">PD</a> = 3
 }</td></tr>
<tr class="memdesc:a10e74d65d7876276a8f6061c71dcf469"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available ports on the SAMD21 &amp; SAML21.  <a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469">More...</a><br /></td></tr>
<tr class="separator:a10e74d65d7876276a8f6061c71dcf469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac86e130e5617ffe35f2aa1169d8a67c0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0">gpio_mux_t</a> { <br />
&#160;&#160;<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a8224781ec4d2580d0a756a0831dfc731">GPIO_MUX_A</a> = 0x0, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0ad65f474c933e032616f9d164707c7413">GPIO_MUX_B</a> = 0x1, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a735b6a3c0b2afe9159f89367eeee53d9">GPIO_MUX_C</a> = 0x2, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a58aca89cf09aaa1d2026ab1f32b05236">GPIO_MUX_D</a> = 0x3, 
<br />
&#160;&#160;<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a1753f05fa16af9774bae3839d7fd0258">GPIO_MUX_E</a> = 0x4, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0afa8534df31df91f936fec7ebb8144694">GPIO_MUX_F</a> = 0x5, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a72b834876d72c168f46f3c240a217a34">GPIO_MUX_G</a> = 0x6, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a3bc25dbd31de692bc46ea6fe674656be">GPIO_MUX_H</a> = 0x7, 
<br />
&#160;&#160;<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a4ebaca328b1bd59841bcb8e9d98fa042">GPIO_MUX_I</a> = 0x8, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a1cd2808470d0aade2252f53759f9379d">GPIO_MUX_J</a> = 0x9, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a290843b9dc7bcdb0e3ddd2d27aabbbb3">GPIO_MUX_K</a> = 0xa, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a8d5b89df9fcbebb38ef6ea9d09f48d4a">GPIO_MUX_L</a> = 0xb, 
<br />
&#160;&#160;<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a392733f6927bda9a055d521266024686">GPIO_MUX_M</a> = 0xc, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a752a98b07ebd40aefe0aff983543a126">GPIO_MUX_N</a> = 0xd, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0aedd26db42210ec6e4c8ab15af6abe2e3">GPIO_MUX_DISABLED</a> = 0xff, 
<a class="el" href="sam__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a8224781ec4d2580d0a756a0831dfc731">GPIO_MUX_A</a> = 0, 
<br />
&#160;&#160;<a class="el" href="sam__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0ad65f474c933e032616f9d164707c7413">GPIO_MUX_B</a> = 1
<br />
 }</td></tr>
<tr class="memdesc:ac86e130e5617ffe35f2aa1169d8a67c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available MUX values for configuring a pin's alternate function.  <a href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0">More...</a><br /></td></tr>
<tr class="separator:ac86e130e5617ffe35f2aa1169d8a67c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021fb5a98f716e7efb8754e405c81199"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a021fb5a98f716e7efb8754e405c81199">uart_rxpad_t</a> { <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a021fb5a98f716e7efb8754e405c81199a2b6fd10598396e4c9dd46daeaf8205d2">UART_PAD_RX_0</a> = 0x0, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a021fb5a98f716e7efb8754e405c81199a274af0f75e2a10323280d40487559c64">UART_PAD_RX_1</a> = 0x1, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a021fb5a98f716e7efb8754e405c81199a7ad5da463da8af334a21010ab254fa93">UART_PAD_RX_2</a> = 0x2, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a021fb5a98f716e7efb8754e405c81199a66d59263bdb8bf96952c1e75b999f45e">UART_PAD_RX_3</a> = 0x3
 }</td></tr>
<tr class="memdesc:a021fb5a98f716e7efb8754e405c81199"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available values for SERCOM UART RX pad selection.  <a href="sam0__common_2include_2periph__cpu__common_8h.html#a021fb5a98f716e7efb8754e405c81199">More...</a><br /></td></tr>
<tr class="separator:a021fb5a98f716e7efb8754e405c81199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a4da11aea6791b96ad83a061b0f576d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a9a4da11aea6791b96ad83a061b0f576d">uart_txpad_t</a> { <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a9a4da11aea6791b96ad83a061b0f576dad17d929271f49a266d2dd337a6b4004a">UART_PAD_TX_0</a> = 0x0, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a9a4da11aea6791b96ad83a061b0f576dae59a06105ec31aff983245e9d06cad10">UART_PAD_TX_2</a> = 0x1, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a9a4da11aea6791b96ad83a061b0f576da62691ed835f147978930060144e520ab">UART_PAD_TX_0_RTS_2_CTS_3</a> = 0x2
 }</td></tr>
<tr class="memdesc:a9a4da11aea6791b96ad83a061b0f576d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available values for SERCOM UART TX pad selection.  <a href="sam0__common_2include_2periph__cpu__common_8h.html#a9a4da11aea6791b96ad83a061b0f576d">More...</a><br /></td></tr>
<tr class="separator:a9a4da11aea6791b96ad83a061b0f576d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a836e09ffaa5767111e9d10b38a17fd75"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a836e09ffaa5767111e9d10b38a17fd75">uart_flag_t</a> { <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a836e09ffaa5767111e9d10b38a17fd75a85629b346e3b64053d1888d17efdfcd6">UART_FLAG_NONE</a> = 0x0, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a836e09ffaa5767111e9d10b38a17fd75aeea3ab9987a87420391bc2035d89030e">UART_FLAG_RUN_STANDBY</a> = 0x1, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a836e09ffaa5767111e9d10b38a17fd75af1543018e41d97c317723a479d3ece08">UART_FLAG_WAKEUP</a> = 0x2, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a836e09ffaa5767111e9d10b38a17fd75a772fa282cefe639b5b2c596c577051f6">UART_FLAG_TX_ONDEMAND</a> = 0x4
 }</td></tr>
<tr class="memdesc:a836e09ffaa5767111e9d10b38a17fd75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available SERCOM UART flag selections.  <a href="sam0__common_2include_2periph__cpu__common_8h.html#a836e09ffaa5767111e9d10b38a17fd75">More...</a><br /></td></tr>
<tr class="separator:a836e09ffaa5767111e9d10b38a17fd75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f3b6c692395e5007ff47ce5d9304c1c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a1f3b6c692395e5007ff47ce5d9304c1ca1b90cf537abd6012820a5ca676e32fb2">TIMER_TYPE_TC</a>, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a1f3b6c692395e5007ff47ce5d9304c1cabbee97da73a4f870bfe067d12e924a9e">TIMER_TYPE_TCC</a>
 }</td></tr>
<tr class="separator:a1f3b6c692395e5007ff47ce5d9304c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f3aefc5ac5917dd4a5c71ca3b624b29"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a5f3aefc5ac5917dd4a5c71ca3b624b29">spi_misopad_t</a> { <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a5f3aefc5ac5917dd4a5c71ca3b624b29a92f167e36771c98d038232388b7e850c">SPI_PAD_MISO_0</a> = 0x0, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a5f3aefc5ac5917dd4a5c71ca3b624b29a37ec9a2389ee973ec1785845479a2130">SPI_PAD_MISO_1</a> = 0x1, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a5f3aefc5ac5917dd4a5c71ca3b624b29a69ad245d6a0b17445d3ff6ca4bfb9fd6">SPI_PAD_MISO_2</a> = 0x2, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a5f3aefc5ac5917dd4a5c71ca3b624b29abbe88f9c5efc963d0cf52674f3d370d9">SPI_PAD_MISO_3</a> = 0x3
 }</td></tr>
<tr class="memdesc:a5f3aefc5ac5917dd4a5c71ca3b624b29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available values for SERCOM SPI MISO pad selection.  <a href="sam0__common_2include_2periph__cpu__common_8h.html#a5f3aefc5ac5917dd4a5c71ca3b624b29">More...</a><br /></td></tr>
<tr class="separator:a5f3aefc5ac5917dd4a5c71ca3b624b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecd093a68bc8af5fd8df392bc9e7d598"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#aecd093a68bc8af5fd8df392bc9e7d598">spi_mosipad_t</a> { <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#aecd093a68bc8af5fd8df392bc9e7d598afb7a1f7d65f561a12e60be5a27b3a395">SPI_PAD_MOSI_0_SCK_1</a> = 0x0, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#aecd093a68bc8af5fd8df392bc9e7d598a3dfa7950c9a6cb45530c07ae67f13581">SPI_PAD_MOSI_2_SCK_3</a> = 0x1, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#aecd093a68bc8af5fd8df392bc9e7d598a51569f604aa9f0adaa1b5eaf767aaae9">SPI_PAD_MOSI_3_SCK_1</a> = 0x2, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#aecd093a68bc8af5fd8df392bc9e7d598a41b718f20afe7b352a8054ffe68cc730">SPI_PAD_MOSI_0_SCK_3</a> = 0x3
 }</td></tr>
<tr class="memdesc:aecd093a68bc8af5fd8df392bc9e7d598"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available values for SERCOM SPI MOSI and SCK pad selection.  <a href="sam0__common_2include_2periph__cpu__common_8h.html#aecd093a68bc8af5fd8df392bc9e7d598">More...</a><br /></td></tr>
<tr class="separator:aecd093a68bc8af5fd8df392bc9e7d598"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Ethernet peripheral parameters</h2></td></tr>
<tr class="memitem:a37ca68dcdb9c7d9f1e895d0773e50be8"><td class="memItemLeft" align="right" valign="top"><a id="a37ca68dcdb9c7d9f1e895d0773e50be8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_RX_BUFFER_COUNT</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a37ca68dcdb9c7d9f1e895d0773e50be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c98776addd24eee184eb1a22c917e07"><td class="memItemLeft" align="right" valign="top"><a id="a0c98776addd24eee184eb1a22c917e07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_TX_BUFFER_COUNT</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a0c98776addd24eee184eb1a22c917e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34b919b347ebbe67e03f1b72f498ddd5"><td class="memItemLeft" align="right" valign="top"><a id="a34b919b347ebbe67e03f1b72f498ddd5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_RX_BUFFER_SIZE</b>&#160;&#160;&#160;(1536)</td></tr>
<tr class="separator:a34b919b347ebbe67e03f1b72f498ddd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05bc450811322341c2fcc68442f12680"><td class="memItemLeft" align="right" valign="top"><a id="a05bc450811322341c2fcc68442f12680"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_TX_BUFFER_SIZE</b>&#160;&#160;&#160;(1536)</td></tr>
<tr class="separator:a05bc450811322341c2fcc68442f12680"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
WDT upper and lower bound times in ms</h2></td></tr>
<tr class="memitem:a5265674ed64e5865196727196ef8265b"><td class="memItemLeft" align="right" valign="top"><a id="a5265674ed64e5865196727196ef8265b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NWDT_TIME_LOWER_LIMIT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:a5265674ed64e5865196727196ef8265b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04d8ac7c09912d8ac89d5ba4cc06b08c"><td class="memItemLeft" align="right" valign="top"><a id="a04d8ac7c09912d8ac89d5ba4cc06b08c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NWDT_TIME_UPPER_LIMIT</b>&#160;&#160;&#160;(16384U)</td></tr>
<tr class="separator:a04d8ac7c09912d8ac89d5ba4cc06b08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
sam0 DMA peripheral</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpabe6816de29426f675d13601c2fa42ef"></a>The sam0 DMA peripheral has a number of channels.</p>
<p>Each channel is a separate data stream, triggered by a configurable trigger when enabled, or triggered by software (not yet supported). In theory each DMA channel is equal and can have a configurable priority and can be triggered by the full set of triggers available.</p>
<p>DMA descriptors, specifying a single transfer with size, source and destination, are kept in RAM and are read when the channel is enabled and triggered. On the SAML21 platform, these descriptors must reside in the LP SRAM.</p>
<p>The DMA addresses supplied must point to the <b>end</b> of the array to be transferred. When address increment is enabled this means that the supplied src or dst argument must point to array + length. When increment is disabled, the source or destination address can be used directly. The calculation of the end of the array must be done by the calling function, because the beatsize and the increment can usually be hardcoded there and doesn't have to be retrieved from the DMA register configuration. See also section 20.6.2.7 of the SAM D21/DA1 Family Data Sheet.</p>
<p>Example: </p><div class="fragment"><div class="line"><span class="keywordtype">void</span> transfer_data(<span class="keywordtype">void</span> *src, <span class="keywordtype">void</span> *dst, <span class="keywordtype">size_t</span> len)</div><div class="line">{</div><div class="line">     <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#abc9032c3a330351ad3078e39069b3514">dma_t</a> channel = <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a5f278a1560d69271018f17c874f0b311">dma_acquire_channel</a>()</div><div class="line">     if (channel == 0xff) {</div><div class="line">         <span class="keywordflow">return</span> -E_BUSY;</div><div class="line">     }</div><div class="line"></div><div class="line">     <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a476526a345cf41251ac41c171d087ac1">dma_setup</a>(channel, DMA_TRIGGER_MY_PERIH, 0, <span class="keyword">true</span>);</div><div class="line">     <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a171ec4dc2efe5cddf9174cab6825e6b2">dma_prepare</a>(channel, DMAC_BTCTRL_BEATSIZE_BYTE_Val,</div><div class="line">                 (uint8_t*)src + len, (uint8_t*)dst + len, len);</div><div class="line"></div><div class="line">     <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#afa298eabce48b1b3e160f53717d6962b">dma_start</a>(channel);</div><div class="line">     <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a262ff8cbca58c8dc47b5ef4ac9d503a2">dma_wait</a>(channel);</div><div class="line"></div><div class="line">     <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a64601b2c03edb42fc37eb23aa7f1d6a8">dma_release_channel</a>(channel);</div><div class="line">}</div></div><!-- fragment --> </td></tr>
<tr class="memitem:a60c3d89895c49016f66e0e823ce6cb1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a60c3d89895c49016f66e0e823ce6cb1c">DMA_TRIGGER_DISABLED</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a60c3d89895c49016f66e0e823ce6cb1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that the peripheral doesn't utilize the DMA controller.  <a href="#a60c3d89895c49016f66e0e823ce6cb1c">More...</a><br /></td></tr>
<tr class="separator:a60c3d89895c49016f66e0e823ce6cb1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2545e42f23e359d4197aee636ba5703a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a2545e42f23e359d4197aee636ba5703a">DMA_DESCRIPTOR_IN_LPSRAM</a></td></tr>
<tr class="memdesc:a2545e42f23e359d4197aee636ba5703a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Move the DMA descriptors to the LP SRAM.  <a href="#a2545e42f23e359d4197aee636ba5703a">More...</a><br /></td></tr>
<tr class="separator:a2545e42f23e359d4197aee636ba5703a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69b0a17744808afed2dbb8b6c340573c"><td class="memItemLeft" align="right" valign="top"><a id="a69b0a17744808afed2dbb8b6c340573c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a69b0a17744808afed2dbb8b6c340573c">DMA_DESCRIPTOR_ATTRS</a>&#160;&#160;&#160;__attribute__((section(&quot;.backup.bss&quot;)))</td></tr>
<tr class="memdesc:a69b0a17744808afed2dbb8b6c340573c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extra attributes required for instantiating DMA descriptors. <br /></td></tr>
<tr class="separator:a69b0a17744808afed2dbb8b6c340573c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e0d37c40017608bf9423d47bd306aad"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a9e0d37c40017608bf9423d47bd306aad">dma_incr_t</a> { <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a9e0d37c40017608bf9423d47bd306aada177b8cd4ae6c550c77c569f7be490848">DMA_INCR_NONE</a> = 0, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a9e0d37c40017608bf9423d47bd306aadae477948862b714463e6c371b3520a82d">DMA_INCR_SRC</a> = 1, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a9e0d37c40017608bf9423d47bd306aadaa11c426657a94f0c785b671b2411c1d2">DMA_INCR_DEST</a> = 2, 
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a9e0d37c40017608bf9423d47bd306aadad7c9dacf1b53a2325dbfd4704ce74888">DMA_INCR_BOTH</a> = 3
 }</td></tr>
<tr class="memdesc:a9e0d37c40017608bf9423d47bd306aad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available DMA address increment modes.  <a href="sam0__common_2include_2periph__cpu__common_8h.html#a9e0d37c40017608bf9423d47bd306aad">More...</a><br /></td></tr>
<tr class="separator:a9e0d37c40017608bf9423d47bd306aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc9032c3a330351ad3078e39069b3514"><td class="memItemLeft" align="right" valign="top"><a id="abc9032c3a330351ad3078e39069b3514"></a>
typedef unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#abc9032c3a330351ad3078e39069b3514">dma_t</a></td></tr>
<tr class="memdesc:abc9032c3a330351ad3078e39069b3514"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel type. <br /></td></tr>
<tr class="separator:abc9032c3a330351ad3078e39069b3514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c9e133b825bded7bf8039c43b49d2c7"><td class="memItemLeft" align="right" valign="top"><a id="a1c9e133b825bded7bf8039c43b49d2c7"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a1c9e133b825bded7bf8039c43b49d2c7">dma_init</a> (void)</td></tr>
<tr class="memdesc:a1c9e133b825bded7bf8039c43b49d2c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize DMA. <br /></td></tr>
<tr class="separator:a1c9e133b825bded7bf8039c43b49d2c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f278a1560d69271018f17c874f0b311"><td class="memItemLeft" align="right" valign="top"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#abc9032c3a330351ad3078e39069b3514">dma_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a5f278a1560d69271018f17c874f0b311">dma_acquire_channel</a> (void)</td></tr>
<tr class="memdesc:a5f278a1560d69271018f17c874f0b311"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acquire a DMA channel.  <a href="#a5f278a1560d69271018f17c874f0b311">More...</a><br /></td></tr>
<tr class="separator:a5f278a1560d69271018f17c874f0b311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64601b2c03edb42fc37eb23aa7f1d6a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a64601b2c03edb42fc37eb23aa7f1d6a8">dma_release_channel</a> (<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#abc9032c3a330351ad3078e39069b3514">dma_t</a> dma)</td></tr>
<tr class="memdesc:a64601b2c03edb42fc37eb23aa7f1d6a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release a previously acquired DMA channel.  <a href="#a64601b2c03edb42fc37eb23aa7f1d6a8">More...</a><br /></td></tr>
<tr class="separator:a64601b2c03edb42fc37eb23aa7f1d6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a476526a345cf41251ac41c171d087ac1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a476526a345cf41251ac41c171d087ac1">dma_setup</a> (<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#abc9032c3a330351ad3078e39069b3514">dma_t</a> dma, unsigned trigger, uint8_t prio, bool irq)</td></tr>
<tr class="memdesc:a476526a345cf41251ac41c171d087ac1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize a previously allocated DMA channel with one-time settings.  <a href="#a476526a345cf41251ac41c171d087ac1">More...</a><br /></td></tr>
<tr class="separator:a476526a345cf41251ac41c171d087ac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a171ec4dc2efe5cddf9174cab6825e6b2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a171ec4dc2efe5cddf9174cab6825e6b2">dma_prepare</a> (<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#abc9032c3a330351ad3078e39069b3514">dma_t</a> dma, uint8_t width, const void *src, void *dst, size_t num, <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a9e0d37c40017608bf9423d47bd306aad">dma_incr_t</a> incr)</td></tr>
<tr class="memdesc:a171ec4dc2efe5cddf9174cab6825e6b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prepare the DMA channel for an individual transfer.  <a href="#a171ec4dc2efe5cddf9174cab6825e6b2">More...</a><br /></td></tr>
<tr class="separator:a171ec4dc2efe5cddf9174cab6825e6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af832cb61dbdbfc9731ee4acde62a3f14"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#af832cb61dbdbfc9731ee4acde62a3f14">dma_prepare_src</a> (<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#abc9032c3a330351ad3078e39069b3514">dma_t</a> dma, const void *src, size_t num, bool incr)</td></tr>
<tr class="memdesc:af832cb61dbdbfc9731ee4acde62a3f14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prepare a transfer without modifying the destination address settings.  <a href="#af832cb61dbdbfc9731ee4acde62a3f14">More...</a><br /></td></tr>
<tr class="separator:af832cb61dbdbfc9731ee4acde62a3f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3659b2adfc79b3dd9d3825f8a0fa7b21"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a3659b2adfc79b3dd9d3825f8a0fa7b21">dma_prepare_dst</a> (<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#abc9032c3a330351ad3078e39069b3514">dma_t</a> dma, void *dst, size_t num, bool incr)</td></tr>
<tr class="memdesc:a3659b2adfc79b3dd9d3825f8a0fa7b21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prepare a transfer without modifying the source address settings.  <a href="#a3659b2adfc79b3dd9d3825f8a0fa7b21">More...</a><br /></td></tr>
<tr class="separator:a3659b2adfc79b3dd9d3825f8a0fa7b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fad966cbb977e03da51f878cdd3e634"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a9fad966cbb977e03da51f878cdd3e634">dma_append</a> (<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#abc9032c3a330351ad3078e39069b3514">dma_t</a> dma, DmacDescriptor *descriptor, uint8_t width, const void *src, void *dst, size_t num, <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a9e0d37c40017608bf9423d47bd306aad">dma_incr_t</a> incr)</td></tr>
<tr class="memdesc:a9fad966cbb977e03da51f878cdd3e634"><td class="mdescLeft">&#160;</td><td class="mdescRight">Append a second transfer descriptor after the default channel descriptor.  <a href="#a9fad966cbb977e03da51f878cdd3e634">More...</a><br /></td></tr>
<tr class="separator:a9fad966cbb977e03da51f878cdd3e634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac255fe1e0e1021f080229efe9e004aaa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac255fe1e0e1021f080229efe9e004aaa">dma_append_src</a> (<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#abc9032c3a330351ad3078e39069b3514">dma_t</a> dma, DmacDescriptor *next, const void *src, size_t num, bool incr)</td></tr>
<tr class="memdesc:ac255fe1e0e1021f080229efe9e004aaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Append a second transfer descriptor after the default channel descriptor, copying destination and block size from the initial descriptor.  <a href="#ac255fe1e0e1021f080229efe9e004aaa">More...</a><br /></td></tr>
<tr class="separator:ac255fe1e0e1021f080229efe9e004aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91450f9cb3499fde9c17d123ae1b8724"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a91450f9cb3499fde9c17d123ae1b8724">dma_append_dst</a> (<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#abc9032c3a330351ad3078e39069b3514">dma_t</a> dma, DmacDescriptor *next, void *dst, size_t num, bool incr)</td></tr>
<tr class="memdesc:a91450f9cb3499fde9c17d123ae1b8724"><td class="mdescLeft">&#160;</td><td class="mdescRight">Append a second transfer descriptor after the default channel descriptor, copying source and block size from the initial descriptor.  <a href="#a91450f9cb3499fde9c17d123ae1b8724">More...</a><br /></td></tr>
<tr class="separator:a91450f9cb3499fde9c17d123ae1b8724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa298eabce48b1b3e160f53717d6962b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#afa298eabce48b1b3e160f53717d6962b">dma_start</a> (<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#abc9032c3a330351ad3078e39069b3514">dma_t</a> dma)</td></tr>
<tr class="memdesc:afa298eabce48b1b3e160f53717d6962b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start a DMA transfer.  <a href="#afa298eabce48b1b3e160f53717d6962b">More...</a><br /></td></tr>
<tr class="separator:afa298eabce48b1b3e160f53717d6962b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a262ff8cbca58c8dc47b5ef4ac9d503a2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a262ff8cbca58c8dc47b5ef4ac9d503a2">dma_wait</a> (<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#abc9032c3a330351ad3078e39069b3514">dma_t</a> dma)</td></tr>
<tr class="memdesc:a262ff8cbca58c8dc47b5ef4ac9d503a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait for a DMA channel to finish the transfer.  <a href="#a262ff8cbca58c8dc47b5ef4ac9d503a2">More...</a><br /></td></tr>
<tr class="separator:a262ff8cbca58c8dc47b5ef4ac9d503a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34d7f34890a15bbb258c60e340534e7d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a34d7f34890a15bbb258c60e340534e7d">dma_cancel</a> (<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#abc9032c3a330351ad3078e39069b3514">dma_t</a> dma)</td></tr>
<tr class="memdesc:a34d7f34890a15bbb258c60e340534e7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cancel an active DMA transfer.  <a href="#a34d7f34890a15bbb258c60e340534e7d">More...</a><br /></td></tr>
<tr class="separator:a34d7f34890a15bbb258c60e340534e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
sam0 RTC Tamper Detection</h2></td></tr>
<tr class="memitem:aaae567505679763464e5954eb4272b37"><td class="memItemLeft" align="right" valign="top"><a id="aaae567505679763464e5954eb4272b37"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#aaae567505679763464e5954eb4272b37">rtc_tamper_init</a> (void)</td></tr>
<tr class="memdesc:aaae567505679763464e5954eb4272b37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power on the RTC (if the RTC/RTT is not otherwise used) <br /></td></tr>
<tr class="separator:aaae567505679763464e5954eb4272b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e702d36e01e6e9d39414df42882639"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a20e702d36e01e6e9d39414df42882639">rtc_tamper_register</a> (<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> pin, <a class="el" href="atxmega_2include_2periph__cpu_8h.html#a0e8c3f46deb150e48acaa79fe26b2e86">gpio_flank_t</a> flank)</td></tr>
<tr class="memdesc:a20e702d36e01e6e9d39414df42882639"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Tamper Detection IRQs.  <a href="#a20e702d36e01e6e9d39414df42882639">More...</a><br /></td></tr>
<tr class="separator:a20e702d36e01e6e9d39414df42882639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa00b2ae3d08dfc646630344c55c31038"><td class="memItemLeft" align="right" valign="top"><a id="aa00b2ae3d08dfc646630344c55c31038"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#aa00b2ae3d08dfc646630344c55c31038">rtc_tamper_enable</a> (void)</td></tr>
<tr class="memdesc:aa00b2ae3d08dfc646630344c55c31038"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Tamper Detection IRQs. <br /></td></tr>
<tr class="separator:aa00b2ae3d08dfc646630344c55c31038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01821a98cab2bef88f46382c8408fb34"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a01821a98cab2bef88f46382c8408fb34">rtc_get_tamper_event</a> (void)</td></tr>
<tr class="memdesc:a01821a98cab2bef88f46382c8408fb34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get and clear the RTC tamper event that has woken the CPU from Deep Sleep.  <a href="#a01821a98cab2bef88f46382c8408fb34">More...</a><br /></td></tr>
<tr class="separator:a01821a98cab2bef88f46382c8408fb34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7708c2f82517391d6c791be8ec8f66ce"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a7708c2f82517391d6c791be8ec8f66ce">rtc_tamper_pin_mask</a> (<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> pin)</td></tr>
<tr class="memdesc:a7708c2f82517391d6c791be8ec8f66ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the tamper event mask for a certain pin.  <a href="#a7708c2f82517391d6c791be8ec8f66ce">More...</a><br /></td></tr>
<tr class="separator:a7708c2f82517391d6c791be8ec8f66ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
sam0 User Configuration</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp44346ac7ca6d16a692f54f985124b27c"></a></p><pre class="fragment"> The MCUs of this family contain a region of memory that is used to store
 CPU configuration &amp; calibration data.</pre><p>It can be used to set persistent settings and has some additional space to store user configuration data. </p>
</td></tr>
<tr class="memitem:a7174cbdd1370b899226371e1a41eac6c"><td class="memItemLeft" align="right" valign="top"><a id="a7174cbdd1370b899226371e1a41eac6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a7174cbdd1370b899226371e1a41eac6c">FLASH_USER_PAGE_AUX_SIZE</a>&#160;&#160;&#160;(AUX_PAGE_SIZE * AUX_NB_OF_PAGES - sizeof(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#af259bfc28cb2ac4993f604568f1ae918">nvm_user_page_t</a>))</td></tr>
<tr class="memdesc:a7174cbdd1370b899226371e1a41eac6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of the free to use auxiliary area in the user page. <br /></td></tr>
<tr class="separator:a7174cbdd1370b899226371e1a41eac6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a323fce4a5eb58f2ab807650a68ee30fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a323fce4a5eb58f2ab807650a68ee30fa">sam0_flashpage_aux_get</a>(offset)&#160;&#160;&#160;(const void*)((uint8_t*)NVMCTRL_USER + sizeof(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#af259bfc28cb2ac4993f604568f1ae918">nvm_user_page_t</a>) + (offset))</td></tr>
<tr class="memdesc:a323fce4a5eb58f2ab807650a68ee30fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get pointer to data in the user configuration area.  <a href="#a323fce4a5eb58f2ab807650a68ee30fa">More...</a><br /></td></tr>
<tr class="separator:a323fce4a5eb58f2ab807650a68ee30fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7287f0fee6a76fa8b86c92820f6d9eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac7287f0fee6a76fa8b86c92820f6d9eb">sam0_flashpage_aux_cfg</a>()&#160;&#160;&#160;((const <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#af259bfc28cb2ac4993f604568f1ae918">nvm_user_page_t</a>*)NVMCTRL_USER)</td></tr>
<tr class="memdesc:ac7287f0fee6a76fa8b86c92820f6d9eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get pointer to data in the CPU configuration struct.  <a href="#ac7287f0fee6a76fa8b86c92820f6d9eb">More...</a><br /></td></tr>
<tr class="separator:ac7287f0fee6a76fa8b86c92820f6d9eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af259bfc28cb2ac4993f604568f1ae918"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structsam0__aux__cfg__mapping.html">sam0_aux_cfg_mapping</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#af259bfc28cb2ac4993f604568f1ae918">nvm_user_page_t</a></td></tr>
<tr class="memdesc:af259bfc28cb2ac4993f604568f1ae918"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCU configuration applied on start.  <a href="#af259bfc28cb2ac4993f604568f1ae918">More...</a><br /></td></tr>
<tr class="separator:af259bfc28cb2ac4993f604568f1ae918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8594d3253a505080b6e3389241509ce4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a8594d3253a505080b6e3389241509ce4">sam0_flashpage_aux_reset</a> (const <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#af259bfc28cb2ac4993f604568f1ae918">nvm_user_page_t</a> *cfg)</td></tr>
<tr class="memdesc:a8594d3253a505080b6e3389241509ce4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset the configuration area, apply a new configuration.  <a href="#a8594d3253a505080b6e3389241509ce4">More...</a><br /></td></tr>
<tr class="separator:a8594d3253a505080b6e3389241509ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9442aec8a421d9dda587e4a1464069bc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a9442aec8a421d9dda587e4a1464069bc">sam0_flashpage_aux_write</a> (uint32_t offset, const void *data, size_t len)</td></tr>
<tr class="memdesc:a9442aec8a421d9dda587e4a1464069bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write data to the user configuration area.  <a href="#a9442aec8a421d9dda587e4a1464069bc">More...</a><br /></td></tr>
<tr class="separator:a9442aec8a421d9dda587e4a1464069bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a2545e42f23e359d4197aee636ba5703a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2545e42f23e359d4197aee636ba5703a">&#9670;&nbsp;</a></span>DMA_DESCRIPTOR_IN_LPSRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DESCRIPTOR_IN_LPSRAM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Move the DMA descriptors to the LP SRAM. </p>
<p>Required on the SAML21 </p>

<p class="definition">Definition at line <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html#l01112">1112</a> of file <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>

</div>
</div>
<a id="a60c3d89895c49016f66e0e823ce6cb1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60c3d89895c49016f66e0e823ce6cb1c">&#9670;&nbsp;</a></span>DMA_TRIGGER_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRIGGER_DISABLED&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates that the peripheral doesn't utilize the DMA controller. </p>
<p>Matches with the register configuration for software based triggers. </p>

<p class="definition">Definition at line <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html#l01106">1106</a> of file <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>

</div>
</div>
<a id="a243fc9e4cd33331031ce3277dbb06483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a243fc9e4cd33331031ce3277dbb06483">&#9670;&nbsp;</a></span>GPIO_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="atxmega_2include_2periph__cpu_8h.html#a201df5e2845212d28c89e2cf3fdaa642">GPIO_MODE</a></td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ie, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pe&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(pr | (ie &lt;&lt; 1) | (pe &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate GPIO mode bitfields. </p>
<p>We use 3 bit to determine the pin functions:</p><ul>
<li>bit 0: PD(0) or PU(1)</li>
<li>bit 1: input enable</li>
<li>bit 2: pull enable </li>
</ul>

<p class="definition">Definition at line <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00113">113</a> of file <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>

</div>
</div>
<a id="ac7287f0fee6a76fa8b86c92820f6d9eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7287f0fee6a76fa8b86c92820f6d9eb">&#9670;&nbsp;</a></span>sam0_flashpage_aux_cfg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define sam0_flashpage_aux_cfg</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((const <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#af259bfc28cb2ac4993f604568f1ae918">nvm_user_page_t</a>*)NVMCTRL_USER)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get pointer to data in the CPU configuration struct. </p>
<dl class="section return"><dt>Returns</dt><dd>Pointer to the <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#af259bfc28cb2ac4993f604568f1ae918">nvm_user_page_t</a> structure </dd></dl>

<p class="definition">Definition at line <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html#l01441">1441</a> of file <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>

</div>
</div>
<a id="a323fce4a5eb58f2ab807650a68ee30fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a323fce4a5eb58f2ab807650a68ee30fa">&#9670;&nbsp;</a></span>sam0_flashpage_aux_get</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define sam0_flashpage_aux_get</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">offset</td><td>)</td>
          <td>&#160;&#160;&#160;(const void*)((uint8_t*)NVMCTRL_USER + sizeof(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#af259bfc28cb2ac4993f604568f1ae918">nvm_user_page_t</a>) + (offset))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get pointer to data in the user configuration area. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">offset</td><td>Byte offset after </td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#af259bfc28cb2ac4993f604568f1ae918" title="MCU configuration applied on start. ">nvm_user_page_t</a> must be less than <code><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a7174cbdd1370b899226371e1a41eac6c" title="Size of the free to use auxiliary area in the user page. ">FLASH_USER_PAGE_AUX_SIZE</a></code> </dd></dl>
<dl class="section return"><dt>Returns</dt><dd>Pointer to the data in the User Page </dd></dl>

<p class="definition">Definition at line <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html#l01433">1433</a> of file <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>

</div>
</div>
<a id="a3a4abe508daf397cbac469838ca69a91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a4abe508daf397cbac469838ca69a91">&#9670;&nbsp;</a></span>TC_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">tim</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{ \</div><div class="line">        .dev       = {.tc = tim},           \</div><div class="line">        .pm_mask   = PM_APBCMASK_ ## tim,   \</div><div class="line">        .gclk_id   = tim ## _GCLK_ID,       \</div><div class="line">        .type      = <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a1f3b6c692395e5007ff47ce5d9304c1ca1b90cf537abd6012820a5ca676e32fb2">TIMER_TYPE_TC</a>,       }</div><div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_a1f3b6c692395e5007ff47ce5d9304c1ca1b90cf537abd6012820a5ca676e32fb2"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a1f3b6c692395e5007ff47ce5d9304c1ca1b90cf537abd6012820a5ca676e32fb2">TIMER_TYPE_TC</a></div><div class="ttdoc">Timer is a TC timer. </div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00355">periph_cpu_common.h:355</a></div></div>
</div><!-- fragment -->
<p>Static initializer for TC timer configuration. </p>

<p class="definition">Definition at line <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00392">392</a> of file <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>

</div>
</div>
<a id="ab30d84fd92d83a2d36af178ae670d695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab30d84fd92d83a2d36af178ae670d695">&#9670;&nbsp;</a></span>TCC_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCC_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">tim</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{ \</div><div class="line">        .dev       = {.tcc = tim},          \</div><div class="line">        .pm_mask   = PM_APBCMASK_ ## tim,   \</div><div class="line">        .gclk_id   = tim ## _GCLK_ID,       \</div><div class="line">        .type      = <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a1f3b6c692395e5007ff47ce5d9304c1cabbee97da73a4f870bfe067d12e924a9e">TIMER_TYPE_TCC</a>,      }</div><div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_a1f3b6c692395e5007ff47ce5d9304c1cabbee97da73a4f870bfe067d12e924a9e"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a1f3b6c692395e5007ff47ce5d9304c1cabbee97da73a4f870bfe067d12e924a9e">TIMER_TYPE_TCC</a></div><div class="ttdoc">Timer is a TCC timer. </div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00356">periph_cpu_common.h:356</a></div></div>
</div><!-- fragment -->
<p>Static initializer for TCC timer configuration. </p>

<p class="definition">Definition at line <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00410">410</a> of file <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="af259bfc28cb2ac4993f604568f1ae918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af259bfc28cb2ac4993f604568f1ae918">&#9670;&nbsp;</a></span>nvm_user_page_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structsam0__aux__cfg__mapping.html">sam0_aux_cfg_mapping</a> <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#af259bfc28cb2ac4993f604568f1ae918">nvm_user_page_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MCU configuration applied on start. </p>
<p>The contents of this struct differ between families. </p>

<p class="definition">Definition at line <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html#l01388">1388</a> of file <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a10e74d65d7876276a8f6061c71dcf469"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10e74d65d7876276a8f6061c71dcf469">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Available ports on the SAMD21 &amp; SAML21. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db"></a>PA&#160;</td><td class="fielddoc"><p>port A </p>
</td></tr>
<tr><td class="fieldname"><a id="a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139"></a>PB&#160;</td><td class="fielddoc"><p>port B </p>
</td></tr>
<tr><td class="fieldname"><a id="a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46"></a>PC&#160;</td><td class="fielddoc"><p>port C </p>
</td></tr>
<tr><td class="fieldname"><a id="a10e74d65d7876276a8f6061c71dcf469aefbc069e0ac4cd293f3ba527bec2befe"></a>PD&#160;</td><td class="fielddoc"><p>port D </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00098">98</a> of file <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>

</div>
</div>
<a id="a1f3b6c692395e5007ff47ce5d9304c1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f3b6c692395e5007ff47ce5d9304c1c">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a1f3b6c692395e5007ff47ce5d9304c1ca1b90cf537abd6012820a5ca676e32fb2"></a>TIMER_TYPE_TC&#160;</td><td class="fielddoc"><p><a class="el" href="structTimer.html" title="struct to get time references within mqtt paho ">Timer</a> is a TC timer. </p>
</td></tr>
<tr><td class="fieldname"><a id="a1f3b6c692395e5007ff47ce5d9304c1cabbee97da73a4f870bfe067d12e924a9e"></a>TIMER_TYPE_TCC&#160;</td><td class="fielddoc"><p><a class="el" href="structTimer.html" title="struct to get time references within mqtt paho ">Timer</a> is a TCC timer. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00354">354</a> of file <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>

</div>
</div>
<a id="a9e0d37c40017608bf9423d47bd306aad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e0d37c40017608bf9423d47bd306aad">&#9670;&nbsp;</a></span>dma_incr_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a9e0d37c40017608bf9423d47bd306aad">dma_incr_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Available DMA address increment modes. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a9e0d37c40017608bf9423d47bd306aada177b8cd4ae6c550c77c569f7be490848"></a>DMA_INCR_NONE&#160;</td><td class="fielddoc"><p>Don't increment any addresses after a beat. </p>
</td></tr>
<tr><td class="fieldname"><a id="a9e0d37c40017608bf9423d47bd306aadae477948862b714463e6c371b3520a82d"></a>DMA_INCR_SRC&#160;</td><td class="fielddoc"><p>Increment the source address after a beat. </p>
</td></tr>
<tr><td class="fieldname"><a id="a9e0d37c40017608bf9423d47bd306aadaa11c426657a94f0c785b671b2411c1d2"></a>DMA_INCR_DEST&#160;</td><td class="fielddoc"><p>Increment destination address after a beat. </p>
</td></tr>
<tr><td class="fieldname"><a id="a9e0d37c40017608bf9423d47bd306aadad7c9dacf1b53a2325dbfd4704ce74888"></a>DMA_INCR_BOTH&#160;</td><td class="fielddoc"><p>Increment both addresses after a beat. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html#l01132">1132</a> of file <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>

</div>
</div>
<a id="ac86e130e5617ffe35f2aa1169d8a67c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac86e130e5617ffe35f2aa1169d8a67c0">&#9670;&nbsp;</a></span>gpio_mux_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0">gpio_mux_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Available MUX values for configuring a pin's alternate function. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ac86e130e5617ffe35f2aa1169d8a67c0a8224781ec4d2580d0a756a0831dfc731"></a>GPIO_MUX_A&#160;</td><td class="fielddoc"><p>select peripheral function A </p>
</td></tr>
<tr><td class="fieldname"><a id="ac86e130e5617ffe35f2aa1169d8a67c0ad65f474c933e032616f9d164707c7413"></a>GPIO_MUX_B&#160;</td><td class="fielddoc"><p>select peripheral function B </p>
</td></tr>
<tr><td class="fieldname"><a id="ac86e130e5617ffe35f2aa1169d8a67c0a735b6a3c0b2afe9159f89367eeee53d9"></a>GPIO_MUX_C&#160;</td><td class="fielddoc"><p>select peripheral function C </p>
</td></tr>
<tr><td class="fieldname"><a id="ac86e130e5617ffe35f2aa1169d8a67c0a58aca89cf09aaa1d2026ab1f32b05236"></a>GPIO_MUX_D&#160;</td><td class="fielddoc"><p>select peripheral function D </p>
</td></tr>
<tr><td class="fieldname"><a id="ac86e130e5617ffe35f2aa1169d8a67c0a1753f05fa16af9774bae3839d7fd0258"></a>GPIO_MUX_E&#160;</td><td class="fielddoc"><p>select peripheral function E </p>
</td></tr>
<tr><td class="fieldname"><a id="ac86e130e5617ffe35f2aa1169d8a67c0afa8534df31df91f936fec7ebb8144694"></a>GPIO_MUX_F&#160;</td><td class="fielddoc"><p>select peripheral function F </p>
</td></tr>
<tr><td class="fieldname"><a id="ac86e130e5617ffe35f2aa1169d8a67c0a72b834876d72c168f46f3c240a217a34"></a>GPIO_MUX_G&#160;</td><td class="fielddoc"><p>select peripheral function G </p>
</td></tr>
<tr><td class="fieldname"><a id="ac86e130e5617ffe35f2aa1169d8a67c0a3bc25dbd31de692bc46ea6fe674656be"></a>GPIO_MUX_H&#160;</td><td class="fielddoc"><p>select peripheral function H </p>
</td></tr>
<tr><td class="fieldname"><a id="ac86e130e5617ffe35f2aa1169d8a67c0a4ebaca328b1bd59841bcb8e9d98fa042"></a>GPIO_MUX_I&#160;</td><td class="fielddoc"><p>select peripheral function I </p>
</td></tr>
<tr><td class="fieldname"><a id="ac86e130e5617ffe35f2aa1169d8a67c0a1cd2808470d0aade2252f53759f9379d"></a>GPIO_MUX_J&#160;</td><td class="fielddoc"><p>select peripheral function J </p>
</td></tr>
<tr><td class="fieldname"><a id="ac86e130e5617ffe35f2aa1169d8a67c0a290843b9dc7bcdb0e3ddd2d27aabbbb3"></a>GPIO_MUX_K&#160;</td><td class="fielddoc"><p>select peripheral function K </p>
</td></tr>
<tr><td class="fieldname"><a id="ac86e130e5617ffe35f2aa1169d8a67c0a8d5b89df9fcbebb38ef6ea9d09f48d4a"></a>GPIO_MUX_L&#160;</td><td class="fielddoc"><p>select peripheral function L </p>
</td></tr>
<tr><td class="fieldname"><a id="ac86e130e5617ffe35f2aa1169d8a67c0a392733f6927bda9a055d521266024686"></a>GPIO_MUX_M&#160;</td><td class="fielddoc"><p>select peripheral function M </p>
</td></tr>
<tr><td class="fieldname"><a id="ac86e130e5617ffe35f2aa1169d8a67c0a752a98b07ebd40aefe0aff983543a126"></a>GPIO_MUX_N&#160;</td><td class="fielddoc"><p>select peripheral function N </p>
</td></tr>
<tr><td class="fieldname"><a id="ac86e130e5617ffe35f2aa1169d8a67c0aedd26db42210ec6e4c8ab15af6abe2e3"></a>GPIO_MUX_DISABLED&#160;</td><td class="fielddoc"><p>Disable. </p>
</td></tr>
<tr><td class="fieldname"><a id="ac86e130e5617ffe35f2aa1169d8a67c0a8224781ec4d2580d0a756a0831dfc731"></a>GPIO_MUX_A&#160;</td><td class="fielddoc"><p>alternate function A </p>
</td></tr>
<tr><td class="fieldname"><a id="ac86e130e5617ffe35f2aa1169d8a67c0ad65f474c933e032616f9d164707c7413"></a>GPIO_MUX_B&#160;</td><td class="fielddoc"><p>alternate function B </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00243">243</a> of file <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>

</div>
</div>
<a id="a35689050a00ae4d0da14a1abe0e38dc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35689050a00ae4d0da14a1abe0e38dc3">&#9670;&nbsp;</a></span>i2c_flag_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a35689050a00ae4d0da14a1abe0e38dc3">i2c_flag_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Available SERCOM I2C flag selections. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a35689050a00ae4d0da14a1abe0e38dc3a0af5d8198ede19f93bab78bc0db71652"></a>I2C_FLAG_NONE&#160;</td><td class="fielddoc"><p>No flags set. </p>
</td></tr>
<tr><td class="fieldname"><a id="a35689050a00ae4d0da14a1abe0e38dc3a7dbf5268ce25d42f71d696e4577df53e"></a>I2C_FLAG_RUN_STANDBY&#160;</td><td class="fielddoc"><p>run SERCOM in standby mode </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00519">519</a> of file <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>

</div>
</div>
<a id="a5f3aefc5ac5917dd4a5c71ca3b624b29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f3aefc5ac5917dd4a5c71ca3b624b29">&#9670;&nbsp;</a></span>spi_misopad_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a5f3aefc5ac5917dd4a5c71ca3b624b29">spi_misopad_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Available values for SERCOM SPI MISO pad selection. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a5f3aefc5ac5917dd4a5c71ca3b624b29a92f167e36771c98d038232388b7e850c"></a>SPI_PAD_MISO_0&#160;</td><td class="fielddoc"><p>use pad 0 for MISO line </p>
</td></tr>
<tr><td class="fieldname"><a id="a5f3aefc5ac5917dd4a5c71ca3b624b29a37ec9a2389ee973ec1785845479a2130"></a>SPI_PAD_MISO_1&#160;</td><td class="fielddoc"><p>use pad 1 for MISO line </p>
</td></tr>
<tr><td class="fieldname"><a id="a5f3aefc5ac5917dd4a5c71ca3b624b29a69ad245d6a0b17445d3ff6ca4bfb9fd6"></a>SPI_PAD_MISO_2&#160;</td><td class="fielddoc"><p>use pad 2 for MISO line </p>
</td></tr>
<tr><td class="fieldname"><a id="a5f3aefc5ac5917dd4a5c71ca3b624b29abbe88f9c5efc963d0cf52674f3d370d9"></a>SPI_PAD_MISO_3&#160;</td><td class="fielddoc"><p>use pad 3 for MISO line </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00439">439</a> of file <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>

</div>
</div>
<a id="aecd093a68bc8af5fd8df392bc9e7d598"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecd093a68bc8af5fd8df392bc9e7d598">&#9670;&nbsp;</a></span>spi_mosipad_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#aecd093a68bc8af5fd8df392bc9e7d598">spi_mosipad_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Available values for SERCOM SPI MOSI and SCK pad selection. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="aecd093a68bc8af5fd8df392bc9e7d598afb7a1f7d65f561a12e60be5a27b3a395"></a>SPI_PAD_MOSI_0_SCK_1&#160;</td><td class="fielddoc"><p>use pad 0 for MOSI, pad 1 for SCK </p>
</td></tr>
<tr><td class="fieldname"><a id="aecd093a68bc8af5fd8df392bc9e7d598a3dfa7950c9a6cb45530c07ae67f13581"></a>SPI_PAD_MOSI_2_SCK_3&#160;</td><td class="fielddoc"><p>use pad 2 for MOSI, pad 3 for SCK </p>
</td></tr>
<tr><td class="fieldname"><a id="aecd093a68bc8af5fd8df392bc9e7d598a51569f604aa9f0adaa1b5eaf767aaae9"></a>SPI_PAD_MOSI_3_SCK_1&#160;</td><td class="fielddoc"><p>use pad 3 for MOSI, pad 1 for SCK </p>
</td></tr>
<tr><td class="fieldname"><a id="aecd093a68bc8af5fd8df392bc9e7d598a41b718f20afe7b352a8054ffe68cc730"></a>SPI_PAD_MOSI_0_SCK_3&#160;</td><td class="fielddoc"><p>use pad 0 for MOSI, pad 3 for SCK </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00449">449</a> of file <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>

</div>
</div>
<a id="a836e09ffaa5767111e9d10b38a17fd75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a836e09ffaa5767111e9d10b38a17fd75">&#9670;&nbsp;</a></span>uart_flag_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a836e09ffaa5767111e9d10b38a17fd75">uart_flag_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Available SERCOM UART flag selections. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a836e09ffaa5767111e9d10b38a17fd75a85629b346e3b64053d1888d17efdfcd6"></a>UART_FLAG_NONE&#160;</td><td class="fielddoc"><p>No flags set. </p>
</td></tr>
<tr><td class="fieldname"><a id="a836e09ffaa5767111e9d10b38a17fd75aeea3ab9987a87420391bc2035d89030e"></a>UART_FLAG_RUN_STANDBY&#160;</td><td class="fielddoc"><p>run SERCOM in standby mode </p>
</td></tr>
<tr><td class="fieldname"><a id="a836e09ffaa5767111e9d10b38a17fd75af1543018e41d97c317723a479d3ece08"></a>UART_FLAG_WAKEUP&#160;</td><td class="fielddoc"><p>wake from sleep on receive </p>
</td></tr>
<tr><td class="fieldname"><a id="a836e09ffaa5767111e9d10b38a17fd75a772fa282cefe639b5b2c596c577051f6"></a>UART_FLAG_TX_ONDEMAND&#160;</td><td class="fielddoc"><p>Only enable TX pin on demand. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00285">285</a> of file <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>

</div>
</div>
<a id="a021fb5a98f716e7efb8754e405c81199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a021fb5a98f716e7efb8754e405c81199">&#9670;&nbsp;</a></span>uart_rxpad_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a021fb5a98f716e7efb8754e405c81199">uart_rxpad_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Available values for SERCOM UART RX pad selection. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a021fb5a98f716e7efb8754e405c81199a2b6fd10598396e4c9dd46daeaf8205d2"></a>UART_PAD_RX_0&#160;</td><td class="fielddoc"><p>use pad 0 for RX line </p>
</td></tr>
<tr><td class="fieldname"><a id="a021fb5a98f716e7efb8754e405c81199a274af0f75e2a10323280d40487559c64"></a>UART_PAD_RX_1&#160;</td><td class="fielddoc"><p>select pad 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="a021fb5a98f716e7efb8754e405c81199a7ad5da463da8af334a21010ab254fa93"></a>UART_PAD_RX_2&#160;</td><td class="fielddoc"><p>select pad 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a021fb5a98f716e7efb8754e405c81199a66d59263bdb8bf96952c1e75b999f45e"></a>UART_PAD_RX_3&#160;</td><td class="fielddoc"><p>select pad 3 </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00265">265</a> of file <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>

</div>
</div>
<a id="a9a4da11aea6791b96ad83a061b0f576d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a4da11aea6791b96ad83a061b0f576d">&#9670;&nbsp;</a></span>uart_txpad_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a9a4da11aea6791b96ad83a061b0f576d">uart_txpad_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Available values for SERCOM UART TX pad selection. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a9a4da11aea6791b96ad83a061b0f576dad17d929271f49a266d2dd337a6b4004a"></a>UART_PAD_TX_0&#160;</td><td class="fielddoc"><p>select pad 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="a9a4da11aea6791b96ad83a061b0f576dae59a06105ec31aff983245e9d06cad10"></a>UART_PAD_TX_2&#160;</td><td class="fielddoc"><p>select pad 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a9a4da11aea6791b96ad83a061b0f576da62691ed835f147978930060144e520ab"></a>UART_PAD_TX_0_RTS_2_CTS_3&#160;</td><td class="fielddoc"><p>TX is pad 0, on top RTS on pad 2 and CTS on pad 3. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00275">275</a> of file <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a8ef90437fbbfb1923cee77f5fbf44a16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ef90437fbbfb1923cee77f5fbf44a16">&#9670;&nbsp;</a></span>cpu_pm_cb_enter()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_pm_cb_enter </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>deep</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Called before the power management enters a power mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">deep</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a416db8ec05f950437ecfe7e28c4d39f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a416db8ec05f950437ecfe7e28c4d39f4">&#9670;&nbsp;</a></span>cpu_pm_cb_leave()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_pm_cb_leave </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>deep</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Called after the power management left a power mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">deep</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5f278a1560d69271018f17c874f0b311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f278a1560d69271018f17c874f0b311">&#9670;&nbsp;</a></span>dma_acquire_channel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#abc9032c3a330351ad3078e39069b3514">dma_t</a> dma_acquire_channel </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Acquire a DMA channel. </p>
<p>A free DMA channel is marked as allocated and a reference is returned. DMA channels can be acquired for long periods of time, e.g. from the start to end of a number of transfers or directly at boot and never released.</p>
<dl class="section return"><dt>Returns</dt><dd>A reference to the DMA channel </dd>
<dd>
UINT8_MAX when no DMA channel is available </dd></dl>

</div>
</div>
<a id="a9fad966cbb977e03da51f878cdd3e634"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fad966cbb977e03da51f878cdd3e634">&#9670;&nbsp;</a></span>dma_append()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_append </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#abc9032c3a330351ad3078e39069b3514">dma_t</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">DmacDescriptor *&#160;</td>
          <td class="paramname"><em>descriptor</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a9e0d37c40017608bf9423d47bd306aad">dma_incr_t</a>&#160;</td>
          <td class="paramname"><em>incr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Append a second transfer descriptor after the default channel descriptor. </p>
<dl class="section note"><dt>Note</dt><dd>Only a single extra transfer descriptor is supported for now.</dd>
<dd>
<code>next</code> must remain valid throughout the full transfer duration</dd>
<dd>
When increment is enabled for source or destination, <code>src</code> and/or <code>dst</code> must point to the <b>end</b> of the array.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dma</td><td>DMA channel reference to add the descriptor to </td></tr>
    <tr><td class="paramname">descriptor</td><td>Extra transfer descriptor to append </td></tr>
    <tr><td class="paramname">width</td><td>Transfer beat size to use </td></tr>
    <tr><td class="paramname">src</td><td>Source address for the transfer </td></tr>
    <tr><td class="paramname">dst</td><td>Destination address for the transfer </td></tr>
    <tr><td class="paramname">num</td><td>Number of beats to transfer </td></tr>
    <tr><td class="paramname">incr</td><td>Which of the addresses to increment after a beat </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a91450f9cb3499fde9c17d123ae1b8724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91450f9cb3499fde9c17d123ae1b8724">&#9670;&nbsp;</a></span>dma_append_dst()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_append_dst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#abc9032c3a330351ad3078e39069b3514">dma_t</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">DmacDescriptor *&#160;</td>
          <td class="paramname"><em>next</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>incr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Append a second transfer descriptor after the default channel descriptor, copying source and block size from the initial descriptor. </p>
<dl class="section note"><dt>Note</dt><dd>Only a single extra transfer descriptor is supported for now.</dd>
<dd>
<code>next</code> must remain valid throughout the full transfer duration</dd>
<dd>
When increment is enabled for destination, <code>dst</code> must point to the <b>end</b> of the array.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dma</td><td>DMA channel reference to add the descriptor to </td></tr>
    <tr><td class="paramname">next</td><td>Extra transfer descriptor to append </td></tr>
    <tr><td class="paramname">dst</td><td>Destination address for the transfer </td></tr>
    <tr><td class="paramname">num</td><td>Number of beats to transfer </td></tr>
    <tr><td class="paramname">incr</td><td>Whether to increment the source address after a beat </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac255fe1e0e1021f080229efe9e004aaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac255fe1e0e1021f080229efe9e004aaa">&#9670;&nbsp;</a></span>dma_append_src()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_append_src </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#abc9032c3a330351ad3078e39069b3514">dma_t</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">DmacDescriptor *&#160;</td>
          <td class="paramname"><em>next</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>incr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Append a second transfer descriptor after the default channel descriptor, copying destination and block size from the initial descriptor. </p>
<dl class="section note"><dt>Note</dt><dd>Only a single extra transfer descriptor is supported for now.</dd>
<dd>
<code>next</code> must remain valid throughout the full transfer duration</dd>
<dd>
When increment is enabled for source, <code>src</code> must point to the <b>end</b> of the array.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dma</td><td>DMA channel reference to add the descriptor to </td></tr>
    <tr><td class="paramname">next</td><td>Extra transfer descriptor to append </td></tr>
    <tr><td class="paramname">src</td><td>Source address for the transfer </td></tr>
    <tr><td class="paramname">num</td><td>Number of beats to transfer </td></tr>
    <tr><td class="paramname">incr</td><td>Whether to increment the source address after a beat </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a34d7f34890a15bbb258c60e340534e7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34d7f34890a15bbb258c60e340534e7d">&#9670;&nbsp;</a></span>dma_cancel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_cancel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#abc9032c3a330351ad3078e39069b3514">dma_t</a>&#160;</td>
          <td class="paramname"><em>dma</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cancel an active DMA transfer. </p>
<p>It is not harmful to call this on an inactive channel, but it will waste some processing time</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dma</td><td>DMA channel reference </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a171ec4dc2efe5cddf9174cab6825e6b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a171ec4dc2efe5cddf9174cab6825e6b2">&#9670;&nbsp;</a></span>dma_prepare()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_prepare </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#abc9032c3a330351ad3078e39069b3514">dma_t</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a9e0d37c40017608bf9423d47bd306aad">dma_incr_t</a>&#160;</td>
          <td class="paramname"><em>incr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Prepare the DMA channel for an individual transfer. </p>
<dl class="section note"><dt>Note</dt><dd>When increment is enabled for source or destination, the <code>src</code> and/or <code>dst</code> must point to the <b>end</b> of the array.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dma</td><td>DMA channel reference </td></tr>
    <tr><td class="paramname">width</td><td>Transfer beat size to use </td></tr>
    <tr><td class="paramname">src</td><td>Source address for the transfer </td></tr>
    <tr><td class="paramname">dst</td><td>Destination address for the transfer </td></tr>
    <tr><td class="paramname">num</td><td>Number of beats to transfer </td></tr>
    <tr><td class="paramname">incr</td><td>Which of the addresses to increment after a beat </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3659b2adfc79b3dd9d3825f8a0fa7b21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3659b2adfc79b3dd9d3825f8a0fa7b21">&#9670;&nbsp;</a></span>dma_prepare_dst()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_prepare_dst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#abc9032c3a330351ad3078e39069b3514">dma_t</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>incr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Prepare a transfer without modifying the source address settings. </p>
<p>Can be used when repeatedly using a dma channel to transfer from the same peripheral address, leaving the source address and related settings untouched</p>
<dl class="section note"><dt>Note</dt><dd>This only touches the destination address, the number of transfers and destination increment settings. Be sure to initialize the full descriptor beforehand with <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a171ec4dc2efe5cddf9174cab6825e6b2">dma_prepare</a></dd>
<dd>
When increment is enabled for destination, <code>dst</code> must point to the <b>end</b> of the array.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dma</td><td>DMA channel reference </td></tr>
    <tr><td class="paramname">dst</td><td>Destination address for the transfer </td></tr>
    <tr><td class="paramname">num</td><td>Number of beats to transfer </td></tr>
    <tr><td class="paramname">incr</td><td>Whether to increment the destination address after a beat </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af832cb61dbdbfc9731ee4acde62a3f14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af832cb61dbdbfc9731ee4acde62a3f14">&#9670;&nbsp;</a></span>dma_prepare_src()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_prepare_src </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#abc9032c3a330351ad3078e39069b3514">dma_t</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>incr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Prepare a transfer without modifying the destination address settings. </p>
<p>Can be used when repeatedly using a dma channel to transfer to the same peripheral address, leaving the destination address and related settings untouched</p>
<dl class="section note"><dt>Note</dt><dd>This only touches the source address, number of transfers and source increment settings. Be sure to initialize the full descriptor beforehand with <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a171ec4dc2efe5cddf9174cab6825e6b2">dma_prepare</a></dd>
<dd>
When increment is enabled for source, the <code>src</code> must point to the <b>end</b> of the array.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dma</td><td>DMA channel reference </td></tr>
    <tr><td class="paramname">src</td><td>Source address for the transfer </td></tr>
    <tr><td class="paramname">num</td><td>Number of beats to transfer </td></tr>
    <tr><td class="paramname">incr</td><td>Whether to increment the source address after a beat </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a64601b2c03edb42fc37eb23aa7f1d6a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64601b2c03edb42fc37eb23aa7f1d6a8">&#9670;&nbsp;</a></span>dma_release_channel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_release_channel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#abc9032c3a330351ad3078e39069b3514">dma_t</a>&#160;</td>
          <td class="paramname"><em>dma</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Release a previously acquired DMA channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dma</td><td>DMA channel to release </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a476526a345cf41251ac41c171d087ac1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a476526a345cf41251ac41c171d087ac1">&#9670;&nbsp;</a></span>dma_setup()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_setup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#abc9032c3a330351ad3078e39069b3514">dma_t</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>trigger</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>prio</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>irq</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize a previously allocated DMA channel with one-time settings. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dma</td><td>DMA channel reference </td></tr>
    <tr><td class="paramname">trigger</td><td>Trigger to use for this DMA channel </td></tr>
    <tr><td class="paramname">prio</td><td>Channel priority </td></tr>
    <tr><td class="paramname">irq</td><td>Whether to enable the interrupt handler for this channel </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afa298eabce48b1b3e160f53717d6962b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa298eabce48b1b3e160f53717d6962b">&#9670;&nbsp;</a></span>dma_start()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_start </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#abc9032c3a330351ad3078e39069b3514">dma_t</a>&#160;</td>
          <td class="paramname"><em>dma</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start a DMA transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dma</td><td>DMA channel reference </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a262ff8cbca58c8dc47b5ef4ac9d503a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a262ff8cbca58c8dc47b5ef4ac9d503a2">&#9670;&nbsp;</a></span>dma_wait()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_wait </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#abc9032c3a330351ad3078e39069b3514">dma_t</a>&#160;</td>
          <td class="paramname"><em>dma</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait for a DMA channel to finish the transfer. </p>
<p>This function uses a blocking mutex to wait for the transfer to finish</p>
<dl class="section note"><dt>Note</dt><dd>Use only with DMA channels of which the interrupt is enabled</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dma</td><td>DMA channel reference </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0d9a7441b2caf95ad2f9cb2232e6418c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d9a7441b2caf95ad2f9cb2232e6418c">&#9670;&nbsp;</a></span>gpio_disable_mux()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void gpio_disable_mux </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td>
          <td class="paramname"><em>pin</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable alternate function (PMUX setting) for a PORT pin. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pin</td><td>Pin to reset the multiplexing for </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a444741edfb203e5956e8459181ae1a16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a444741edfb203e5956e8459181ae1a16">&#9670;&nbsp;</a></span>gpio_init_mux()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void gpio_init_mux </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td>
          <td class="paramname"><em>pin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0">gpio_mux_t</a>&#160;</td>
          <td class="paramname"><em>mux</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set up alternate function (PMUX setting) for a PORT pin. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pin</td><td>Pin to set the multiplexing for </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mux</td><td>Mux value </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afcce5407ba5444d181a8f085bc3a2832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcce5407ba5444d181a8f085bc3a2832">&#9670;&nbsp;</a></span>gpio_pm_cb_enter()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void gpio_pm_cb_enter </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>deep</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Called before the power management enters a power mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">deep</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6fdb7ae4ed39ceb155d9ec7522b8bc9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fdb7ae4ed39ceb155d9ec7522b8bc9d">&#9670;&nbsp;</a></span>gpio_pm_cb_leave()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void gpio_pm_cb_leave </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>deep</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Called after the power management left a power mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">deep</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a01821a98cab2bef88f46382c8408fb34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01821a98cab2bef88f46382c8408fb34">&#9670;&nbsp;</a></span>rtc_get_tamper_event()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t rtc_get_tamper_event </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get and clear the RTC tamper event that has woken the CPU from Deep Sleep. </p>
<dl class="section return"><dt>Returns</dt><dd>The set bits in the return value correspond to the tamper pin index inside the <a class="el" href="saml1x_2include_2periph__cpu_8h.html#ab7f3a64e7ba279722cb70ecbb34731df">rtc_tamper_pins</a> array. </dd></dl>

</div>
</div>
<a id="a7708c2f82517391d6c791be8ec8f66ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7708c2f82517391d6c791be8ec8f66ce">&#9670;&nbsp;</a></span>rtc_tamper_pin_mask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t rtc_tamper_pin_mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td>
          <td class="paramname"><em>pin</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the tamper event mask for a certain pin. </p>
<p>Can be used together with <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a01821a98cab2bef88f46382c8408fb34">rtc_get_tamper_event</a> to check which RTC pin caused the tamper event.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pin</td><td>Pin to query</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Bit mask with the bit corresponding to <code>pin</code> set 0 if <code>pin</code> is no RTC tamper pin </dd></dl>

</div>
</div>
<a id="a20e702d36e01e6e9d39414df42882639"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20e702d36e01e6e9d39414df42882639">&#9670;&nbsp;</a></span>rtc_tamper_register()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int rtc_tamper_register </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td>
          <td class="paramname"><em>pin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="atxmega_2include_2periph__cpu_8h.html#a0e8c3f46deb150e48acaa79fe26b2e86">gpio_flank_t</a>&#160;</td>
          <td class="paramname"><em>flank</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Tamper Detection IRQs. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pin</td><td>The GPIO pin to be used for tamper detection </td></tr>
    <tr><td class="paramname">flank</td><td>The Flank to trigger the even</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 on success, -1 if pin is not RTC pin </dd></dl>

</div>
</div>
<a id="a898b0b2607bf5b03775ca79cc0b047ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a898b0b2607bf5b03775ca79cc0b047ba">&#9670;&nbsp;</a></span>sam0_cortexm_sleep()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void sam0_cortexm_sleep </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>deep</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Wrapper for cortexm_sleep calling power management callbacks. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">deep</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00635">635</a> of file <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>

</div>
</div>
<a id="a8594d3253a505080b6e3389241509ce4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8594d3253a505080b6e3389241509ce4">&#9670;&nbsp;</a></span>sam0_flashpage_aux_reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sam0_flashpage_aux_reset </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#af259bfc28cb2ac4993f604568f1ae918">nvm_user_page_t</a> *&#160;</td>
          <td class="paramname"><em>cfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset the configuration area, apply a new configuration. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cfg</td><td>New MCU configuration, may be NULL. If cfg is NULL, this will clear the configuration area and apply the current configuration again. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9442aec8a421d9dda587e4a1464069bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9442aec8a421d9dda587e4a1464069bc">&#9670;&nbsp;</a></span>sam0_flashpage_aux_write()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sam0_flashpage_aux_write </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write data to the user configuration area. </p>
<p>This will write data to the remaining space after </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#af259bfc28cb2ac4993f604568f1ae918" title="MCU configuration applied on start. ">nvm_user_page_t</a> The size of this area depends on the MCU family used.</dd></dl>
<p>Will only write bits 1 -&gt; 0. To reset bits to 1, call </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a8594d3253a505080b6e3389241509ce4" title="Reset the configuration area, apply a new configuration. ">sam0_flashpage_aux_reset</a> This will reset the whole user area configuration.</dd></dl>
<p>Arbitrary data lengths and offsets are supported.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">offset</td><td>Byte offset after </td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#af259bfc28cb2ac4993f604568f1ae918" title="MCU configuration applied on start. ">nvm_user_page_t</a> must be less than <code><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a7174cbdd1370b899226371e1a41eac6c" title="Size of the free to use auxiliary area in the user page. ">FLASH_USER_PAGE_AUX_SIZE</a></code> </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">data</td><td>The data to write </td></tr>
    <tr><td class="paramname">len</td><td>Size of the data </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="abd6d605fc39c6a1c13f8b8aac1f25ff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd6d605fc39c6a1c13f8b8aac1f25ff3">&#9670;&nbsp;</a></span>sam0_gclk_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sam0_gclk_enable </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables an on-demand GCLK that has been configured in cpu.c. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>The ID of the GCLK </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5a8e84c1eccb5bce55462c9ffc70ca87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a8e84c1eccb5bce55462c9ffc70ca87">&#9670;&nbsp;</a></span>sam0_gclk_freq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t sam0_gclk_freq </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the frequency of a GCLK provider. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>The ID of the GCLK</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The frequency of the GCLK with the given ID. </dd></dl>

</div>
</div>
<a id="ae5483a8b74b140a99e635437b519aa30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5483a8b74b140a99e635437b519aa30">&#9670;&nbsp;</a></span>sam0_set_voltage_regulator()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void sam0_set_voltage_regulator </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#af734ec0eb8f02ea6acd32e1efda0dfed">sam0_supc_t</a>&#160;</td>
          <td class="paramname"><em>src</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Switch the internal voltage regulator used for generating the internal MCU voltages. </p>
<p>Available options are:</p>
<ul>
<li>LDO: not very efficient, but will always work</li>
<li>BUCK converter: Most efficient, but incompatible with the use of DFLL or DPLL. Please refer to the errata sheet, further restrictions may apply depending on the MCU.</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">src</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00681">681</a> of file <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>

</div>
</div>
<a id="a8c9fd4adf3c2aa1f8ff737d00f1849fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c9fd4adf3c2aa1f8ff737d00f1849fe">&#9670;&nbsp;</a></span>sercom_clk_dis()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void sercom_clk_dis </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>sercom</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Disable peripheral clock for given SERCOM device. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">sercom</td><td>SERCOM device </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00804">804</a> of file <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>

</div>
</div>
<a id="af316f0004ecaf984f972085bada32000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af316f0004ecaf984f972085bada32000">&#9670;&nbsp;</a></span>sercom_clk_en()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void sercom_clk_en </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>sercom</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enable peripheral clock for given SERCOM device. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">sercom</td><td>SERCOM device </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00774">774</a> of file <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>

</div>
</div>
<a id="a26065779efe4c2bbeab837b5c424bfde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26065779efe4c2bbeab837b5c424bfde">&#9670;&nbsp;</a></span>sercom_id()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint8_t sercom_id </td>
          <td>(</td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>sercom</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the numeric id of a SERCOM device derived from its address. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">sercom</td><td>SERCOM device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>numeric id of the given SERCOM device </dd></dl>

<p class="definition">Definition at line <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00720">720</a> of file <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>

</div>
</div>
<a id="a715ce6f0ace7746dc434400c51c18fd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a715ce6f0ace7746dc434400c51c18fd5">&#9670;&nbsp;</a></span>sercom_set_gen()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void sercom_set_gen </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>sercom</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>gclk</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Configure generator clock for given SERCOM device. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">sercom</td><td>SERCOM device </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">gclk</td><td>Generator clock </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00847">847</a> of file <a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Thu Mar 13 2025 10:38:25 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.8.14</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
