

## Aging-mitigation of cache memories by Intra-Word Bit Swapping, 2020
<p>
cache aging
</p>

<hr />

## Combating Aging with the Colt Duty Cycle Equalizer
<p>
cache aging
</P>

<hr />


## Aging Mitigation in Memory Arrays Using Self-controlled Bit-flipping Technique, 2015
<p>
memory aging
</p>

<hr />

## Dynamic Indexing: Concurrent Leakage and Aging Optimization for Caches, 2010
<p>cache aging</p>

## Aging mitigation of L1 cache by exchanging instruction and data caches, 2018
<p>cache aging</p>

## ArISE: Aging-aware Instruction Set Encoding for Lifetime Improvement, 2014
<p>ISE decoder aging</p>

## Aging-Aware Instruction Cache Design by Duty Cycle Balancing, 2012
<p>cache aging</p>




## Aging Mitigation in Systolic Array Accelerators: Balancing PE Loads for Enhanced Reliability, 2024
<p>systolic array aging, optimize aging by balancing the load in different PEs</p>



<hr />
<hr />
<hr />

### In-Datacenter Performance Analysis of a Tensor Processing Unit
<p> geneal systolic array or PE reference </p>
<hr />

