[INF:CM0023] Creating log file ../../build/tests/PortComplex/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<221> s<220> l<1:0>
n<pr_pkg> u<1> t<StringConst> p<26> s<24> l<1:8> el<1:14>
n<> u<2> t<Struct_keyword> p<3> l<2:10> el<2:16>
n<> u<3> t<Struct_union> p<19> c<2> s<4> l<2:10> el<2:16>
n<> u<4> t<Packed_keyword> p<19> s<11> l<2:17> el<2:23>
n<> u<5> t<IntVec_TypeLogic> p<6> l<3:4> el<3:9>
n<> u<6> t<Data_type> p<7> c<5> l<3:4> el<3:9>
n<> u<7> t<Data_type_or_void> p<11> c<6> s<10> l<3:4> el<3:9>
n<alert_p> u<8> t<StringConst> p<9> l<3:10> el<3:17>
n<> u<9> t<Variable_decl_assignment> p<10> c<8> l<3:10> el<3:17>
n<> u<10> t<List_of_variable_decl_assignments> p<11> c<9> l<3:10> el<3:17>
n<> u<11> t<Struct_union_member> p<19> c<7> s<18> l<3:4> el<3:18>
n<> u<12> t<IntVec_TypeLogic> p<13> l<4:4> el<4:9>
n<> u<13> t<Data_type> p<14> c<12> l<4:4> el<4:9>
n<> u<14> t<Data_type_or_void> p<18> c<13> s<17> l<4:4> el<4:9>
n<alert_n> u<15> t<StringConst> p<16> l<4:10> el<4:17>
n<> u<16> t<Variable_decl_assignment> p<17> c<15> l<4:10> el<4:17>
n<> u<17> t<List_of_variable_decl_assignments> p<18> c<16> l<4:10> el<4:17>
n<> u<18> t<Struct_union_member> p<19> c<14> l<4:4> el<4:18>
n<> u<19> t<Data_type> p<21> c<3> s<20> l<2:10> el<5:3>
n<alert_tx_t> u<20> t<StringConst> p<21> l<5:4> el<5:14>
n<> u<21> t<Type_declaration> p<22> c<19> l<2:2> el<5:15>
n<> u<22> t<Data_declaration> p<23> c<21> l<2:2> el<5:15>
n<> u<23> t<Package_or_generate_item_declaration> p<24> c<22> l<2:2> el<5:15>
n<> u<24> t<Package_item> p<26> c<23> s<25> l<2:2> el<5:15>
n<> u<25> t<Endpackage> p<26> l<7:0> el<7:10>
n<> u<26> t<Package_declaration> p<27> c<1> l<1:0> el<7:10>
n<> u<27> t<Description> p<220> c<26> s<54> l<1:0> el<7:10>
n<> u<28> t<Module_keyword> p<52> s<29> l<9:0> el<9:6>
n<dut> u<29> t<StringConst> p<52> s<51> l<9:7> el<9:10>
n<> u<30> t<PortDir_Out> p<48> s<47> l<10:0> el<10:6>
n<pr_pkg> u<31> t<StringConst> p<32> l<10:7> el<10:13>
n<> u<32> t<Class_type> p<33> c<31> l<10:7> el<10:13>
n<> u<33> t<Class_scope> p<45> c<32> s<34> l<10:7> el<10:15>
n<alert_tx_t> u<34> t<StringConst> p<45> s<44> l<10:15> el<10:25>
n<2> u<35> t<IntConst> p<36> l<10:27> el<10:28>
n<> u<36> t<Primary_literal> p<37> c<35> l<10:27> el<10:28>
n<> u<37> t<Constant_primary> p<38> c<36> l<10:27> el<10:28>
n<> u<38> t<Constant_expression> p<43> c<37> s<42> l<10:27> el<10:28>
n<0> u<39> t<IntConst> p<40> l<10:29> el<10:30>
n<> u<40> t<Primary_literal> p<41> c<39> l<10:29> el<10:30>
n<> u<41> t<Constant_primary> p<42> c<40> l<10:29> el<10:30>
n<> u<42> t<Constant_expression> p<43> c<41> l<10:29> el<10:30>
n<> u<43> t<Constant_range> p<44> c<38> l<10:27> el<10:30>
n<> u<44> t<Packed_dimension> p<45> c<43> l<10:26> el<10:31>
n<> u<45> t<Data_type> p<46> c<33> l<10:7> el<10:31>
n<> u<46> t<Data_type_or_implicit> p<47> c<45> l<10:7> el<10:31>
n<> u<47> t<Net_port_type> p<48> c<46> l<10:7> el<10:31>
n<> u<48> t<Net_port_header> p<50> c<30> s<49> l<10:0> el<10:31>
n<alert_tx_o> u<49> t<StringConst> p<50> l<10:32> el<10:42>
n<> u<50> t<Ansi_port_declaration> p<51> c<48> l<10:0> el<10:42>
n<> u<51> t<List_of_port_declarations> p<52> c<50> l<9:10> el<11:1>
n<> u<52> t<Module_ansi_header> p<53> c<28> l<9:0> el<11:2>
n<> u<53> t<Module_declaration> p<54> c<52> l<9:0> el<13:9>
n<> u<54> t<Description> p<220> c<53> s<159> l<9:0> el<13:9>
n<dm> u<55> t<StringConst> p<158> s<156> l<15:8> el<15:10>
n<> u<56> t<Struct_keyword> p<57> l<16:8> el<16:14>
n<> u<57> t<Struct_union> p<151> c<56> s<58> l<16:8> el<16:14>
n<> u<58> t<Packed_keyword> p<151> s<75> l<16:15> el<16:21>
n<> u<59> t<IntVec_TypeLogic> p<70> s<69> l<17:2> el<17:7>
n<31> u<60> t<IntConst> p<61> l<17:9> el<17:11>
n<> u<61> t<Primary_literal> p<62> c<60> l<17:9> el<17:11>
n<> u<62> t<Constant_primary> p<63> c<61> l<17:9> el<17:11>
n<> u<63> t<Constant_expression> p<68> c<62> s<67> l<17:9> el<17:11>
n<24> u<64> t<IntConst> p<65> l<17:12> el<17:14>
n<> u<65> t<Primary_literal> p<66> c<64> l<17:12> el<17:14>
n<> u<66> t<Constant_primary> p<67> c<65> l<17:12> el<17:14>
n<> u<67> t<Constant_expression> p<68> c<66> l<17:12> el<17:14>
n<> u<68> t<Constant_range> p<69> c<63> l<17:9> el<17:14>
n<> u<69> t<Packed_dimension> p<70> c<68> l<17:8> el<17:15>
n<> u<70> t<Data_type> p<71> c<59> l<17:2> el<17:15>
n<> u<71> t<Data_type_or_void> p<75> c<70> s<74> l<17:2> el<17:15>
n<zero1> u<72> t<StringConst> p<73> l<17:16> el<17:21>
n<> u<73> t<Variable_decl_assignment> p<74> c<72> l<17:16> el<17:21>
n<> u<74> t<List_of_variable_decl_assignments> p<75> c<73> l<17:16> el<17:21>
n<> u<75> t<Struct_union_member> p<151> c<71> s<92> l<17:2> el<17:22>
n<> u<76> t<IntVec_TypeLogic> p<87> s<86> l<18:2> el<18:7>
n<23> u<77> t<IntConst> p<78> l<18:9> el<18:11>
n<> u<78> t<Primary_literal> p<79> c<77> l<18:9> el<18:11>
n<> u<79> t<Constant_primary> p<80> c<78> l<18:9> el<18:11>
n<> u<80> t<Constant_expression> p<85> c<79> s<84> l<18:9> el<18:11>
n<20> u<81> t<IntConst> p<82> l<18:12> el<18:14>
n<> u<82> t<Primary_literal> p<83> c<81> l<18:12> el<18:14>
n<> u<83> t<Constant_primary> p<84> c<82> l<18:12> el<18:14>
n<> u<84> t<Constant_expression> p<85> c<83> l<18:12> el<18:14>
n<> u<85> t<Constant_range> p<86> c<80> l<18:9> el<18:14>
n<> u<86> t<Packed_dimension> p<87> c<85> l<18:8> el<18:15>
n<> u<87> t<Data_type> p<88> c<76> l<18:2> el<18:15>
n<> u<88> t<Data_type_or_void> p<92> c<87> s<91> l<18:2> el<18:15>
n<nscratch> u<89> t<StringConst> p<90> l<18:16> el<18:24>
n<> u<90> t<Variable_decl_assignment> p<91> c<89> l<18:16> el<18:24>
n<> u<91> t<List_of_variable_decl_assignments> p<92> c<90> l<18:16> el<18:24>
n<> u<92> t<Struct_union_member> p<151> c<88> s<109> l<18:2> el<18:25>
n<> u<93> t<IntVec_TypeLogic> p<104> s<103> l<19:2> el<19:7>
n<19> u<94> t<IntConst> p<95> l<19:9> el<19:11>
n<> u<95> t<Primary_literal> p<96> c<94> l<19:9> el<19:11>
n<> u<96> t<Constant_primary> p<97> c<95> l<19:9> el<19:11>
n<> u<97> t<Constant_expression> p<102> c<96> s<101> l<19:9> el<19:11>
n<17> u<98> t<IntConst> p<99> l<19:12> el<19:14>
n<> u<99> t<Primary_literal> p<100> c<98> l<19:12> el<19:14>
n<> u<100> t<Constant_primary> p<101> c<99> l<19:12> el<19:14>
n<> u<101> t<Constant_expression> p<102> c<100> l<19:12> el<19:14>
n<> u<102> t<Constant_range> p<103> c<97> l<19:9> el<19:14>
n<> u<103> t<Packed_dimension> p<104> c<102> l<19:8> el<19:15>
n<> u<104> t<Data_type> p<105> c<93> l<19:2> el<19:15>
n<> u<105> t<Data_type_or_void> p<109> c<104> s<108> l<19:2> el<19:15>
n<zero0> u<106> t<StringConst> p<107> l<19:16> el<19:21>
n<> u<107> t<Variable_decl_assignment> p<108> c<106> l<19:16> el<19:21>
n<> u<108> t<List_of_variable_decl_assignments> p<109> c<107> l<19:16> el<19:21>
n<> u<109> t<Struct_union_member> p<151> c<105> s<116> l<19:2> el<19:22>
n<> u<110> t<IntVec_TypeLogic> p<111> l<20:2> el<20:7>
n<> u<111> t<Data_type> p<112> c<110> l<20:2> el<20:7>
n<> u<112> t<Data_type_or_void> p<116> c<111> s<115> l<20:2> el<20:7>
n<dataaccess> u<113> t<StringConst> p<114> l<20:16> el<20:26>
n<> u<114> t<Variable_decl_assignment> p<115> c<113> l<20:16> el<20:26>
n<> u<115> t<List_of_variable_decl_assignments> p<116> c<114> l<20:16> el<20:26>
n<> u<116> t<Struct_union_member> p<151> c<112> s<133> l<20:2> el<20:27>
n<> u<117> t<IntVec_TypeLogic> p<128> s<127> l<21:2> el<21:7>
n<15> u<118> t<IntConst> p<119> l<21:9> el<21:11>
n<> u<119> t<Primary_literal> p<120> c<118> l<21:9> el<21:11>
n<> u<120> t<Constant_primary> p<121> c<119> l<21:9> el<21:11>
n<> u<121> t<Constant_expression> p<126> c<120> s<125> l<21:9> el<21:11>
n<12> u<122> t<IntConst> p<123> l<21:12> el<21:14>
n<> u<123> t<Primary_literal> p<124> c<122> l<21:12> el<21:14>
n<> u<124> t<Constant_primary> p<125> c<123> l<21:12> el<21:14>
n<> u<125> t<Constant_expression> p<126> c<124> l<21:12> el<21:14>
n<> u<126> t<Constant_range> p<127> c<121> l<21:9> el<21:14>
n<> u<127> t<Packed_dimension> p<128> c<126> l<21:8> el<21:15>
n<> u<128> t<Data_type> p<129> c<117> l<21:2> el<21:15>
n<> u<129> t<Data_type_or_void> p<133> c<128> s<132> l<21:2> el<21:15>
n<datasize> u<130> t<StringConst> p<131> l<21:16> el<21:24>
n<> u<131> t<Variable_decl_assignment> p<132> c<130> l<21:16> el<21:24>
n<> u<132> t<List_of_variable_decl_assignments> p<133> c<131> l<21:16> el<21:24>
n<> u<133> t<Struct_union_member> p<151> c<129> s<150> l<21:2> el<21:25>
n<> u<134> t<IntVec_TypeLogic> p<145> s<144> l<22:2> el<22:7>
n<11> u<135> t<IntConst> p<136> l<22:9> el<22:11>
n<> u<136> t<Primary_literal> p<137> c<135> l<22:9> el<22:11>
n<> u<137> t<Constant_primary> p<138> c<136> l<22:9> el<22:11>
n<> u<138> t<Constant_expression> p<143> c<137> s<142> l<22:9> el<22:11>
n<0> u<139> t<IntConst> p<140> l<22:12> el<22:13>
n<> u<140> t<Primary_literal> p<141> c<139> l<22:12> el<22:13>
n<> u<141> t<Constant_primary> p<142> c<140> l<22:12> el<22:13>
n<> u<142> t<Constant_expression> p<143> c<141> l<22:12> el<22:13>
n<> u<143> t<Constant_range> p<144> c<138> l<22:9> el<22:13>
n<> u<144> t<Packed_dimension> p<145> c<143> l<22:8> el<22:14>
n<> u<145> t<Data_type> p<146> c<134> l<22:2> el<22:14>
n<> u<146> t<Data_type_or_void> p<150> c<145> s<149> l<22:2> el<22:14>
n<dataaddr> u<147> t<StringConst> p<148> l<22:16> el<22:24>
n<> u<148> t<Variable_decl_assignment> p<149> c<147> l<22:16> el<22:24>
n<> u<149> t<List_of_variable_decl_assignments> p<150> c<148> l<22:16> el<22:24>
n<> u<150> t<Struct_union_member> p<151> c<146> l<22:2> el<22:25>
n<> u<151> t<Data_type> p<153> c<57> s<152> l<16:8> el<23:1>
n<hartinfo_t> u<152> t<StringConst> p<153> l<23:2> el<23:12>
n<> u<153> t<Type_declaration> p<154> c<151> l<16:0> el<23:13>
n<> u<154> t<Data_declaration> p<155> c<153> l<16:0> el<23:13>
n<> u<155> t<Package_or_generate_item_declaration> p<156> c<154> l<16:0> el<23:13>
n<> u<156> t<Package_item> p<158> c<155> s<157> l<16:0> el<23:13>
n<> u<157> t<Endpackage> p<158> l<24:0> el<24:10>
n<> u<158> t<Package_declaration> p<159> c<55> l<15:0> el<24:10>
n<> u<159> t<Description> p<220> c<158> s<219> l<15:0> el<24:10>
n<> u<160> t<Module_keyword> p<217> s<161> l<26:0> el<26:6>
n<dut2> u<161> t<StringConst> p<217> s<177> l<26:7> el<26:11>
n<> u<162> t<IntegerAtomType_Int> p<164> s<163> l<27:10> el<27:13>
n<> u<163> t<Signing_Unsigned> p<164> l<27:14> el<27:22>
n<> u<164> t<Data_type> p<165> c<162> l<27:10> el<27:22>
n<> u<165> t<Data_type_or_implicit> p<175> c<164> s<174> l<27:10> el<27:22>
n<NrHarts> u<166> t<StringConst> p<173> s<172> l<27:30> el<27:37>
n<1> u<167> t<IntConst> p<168> l<27:49> el<27:50>
n<> u<168> t<Primary_literal> p<169> c<167> l<27:49> el<27:50>
n<> u<169> t<Constant_primary> p<170> c<168> l<27:49> el<27:50>
n<> u<170> t<Constant_expression> p<171> c<169> l<27:49> el<27:50>
n<> u<171> t<Constant_mintypmax_expression> p<172> c<170> l<27:49> el<27:50>
n<> u<172> t<Constant_param_expression> p<173> c<171> l<27:49> el<27:50>
n<> u<173> t<Param_assignment> p<174> c<166> l<27:30> el<27:50>
n<> u<174> t<List_of_param_assignments> p<175> c<173> l<27:30> el<27:50>
n<> u<175> t<Parameter_declaration> p<176> c<165> l<27:0> el<27:50>
n<> u<176> t<Parameter_port_declaration> p<177> c<175> l<27:0> el<27:50>
n<> u<177> t<Parameter_port_list> p<217> c<176> s<216> l<26:12> el<28:1>
n<> u<178> t<PortDir_Inp> p<202> s<201> l<30:2> el<30:7>
n<dm> u<179> t<StringConst> p<180> l<30:8> el<30:10>
n<> u<180> t<Class_type> p<181> c<179> l<30:8> el<30:10>
n<> u<181> t<Class_scope> p<199> c<180> s<182> l<30:8> el<30:12>
n<hartinfo_t> u<182> t<StringConst> p<199> s<198> l<30:12> el<30:22>
n<NrHarts> u<183> t<StringConst> p<184> l<30:24> el<30:31>
n<> u<184> t<Primary_literal> p<185> c<183> l<30:24> el<30:31>
n<> u<185> t<Constant_primary> p<186> c<184> l<30:24> el<30:31>
n<> u<186> t<Constant_expression> p<192> c<185> s<191> l<30:24> el<30:31>
n<1> u<187> t<IntConst> p<188> l<30:32> el<30:33>
n<> u<188> t<Primary_literal> p<189> c<187> l<30:32> el<30:33>
n<> u<189> t<Constant_primary> p<190> c<188> l<30:32> el<30:33>
n<> u<190> t<Constant_expression> p<192> c<189> l<30:32> el<30:33>
n<> u<191> t<BinOp_Minus> p<192> s<190> l<30:31> el<30:32>
n<> u<192> t<Constant_expression> p<197> c<186> s<196> l<30:24> el<30:33>
n<0> u<193> t<IntConst> p<194> l<30:34> el<30:35>
n<> u<194> t<Primary_literal> p<195> c<193> l<30:34> el<30:35>
n<> u<195> t<Constant_primary> p<196> c<194> l<30:34> el<30:35>
n<> u<196> t<Constant_expression> p<197> c<195> l<30:34> el<30:35>
n<> u<197> t<Constant_range> p<198> c<192> l<30:24> el<30:35>
n<> u<198> t<Packed_dimension> p<199> c<197> l<30:23> el<30:36>
n<> u<199> t<Data_type> p<200> c<181> l<30:8> el<30:36>
n<> u<200> t<Data_type_or_implicit> p<201> c<199> l<30:8> el<30:36>
n<> u<201> t<Net_port_type> p<202> c<200> l<30:8> el<30:36>
n<> u<202> t<Net_port_header> p<204> c<178> s<203> l<30:2> el<30:36>
n<hartinfo_i> u<203> t<StringConst> p<204> l<30:43> el<30:53>
n<> u<204> t<Ansi_port_declaration> p<216> c<202> s<215> l<30:2> el<30:53>
n<> u<205> t<PortDir_Inp> p<213> s<212> l<31:2> el<31:7>
n<dm> u<206> t<StringConst> p<207> l<31:8> el<31:10>
n<> u<207> t<Class_type> p<208> c<206> l<31:8> el<31:10>
n<> u<208> t<Class_scope> p<210> c<207> s<209> l<31:8> el<31:12>
n<hartinfo_t> u<209> t<StringConst> p<210> l<31:12> el<31:22>
n<> u<210> t<Data_type> p<211> c<208> l<31:8> el<31:22>
n<> u<211> t<Data_type_or_implicit> p<212> c<210> l<31:8> el<31:22>
n<> u<212> t<Net_port_type> p<213> c<211> l<31:8> el<31:22>
n<> u<213> t<Net_port_header> p<215> c<205> s<214> l<31:2> el<31:22>
n<hart_info_i_without_range> u<214> t<StringConst> p<215> l<31:43> el<31:68>
n<> u<215> t<Ansi_port_declaration> p<216> c<213> l<31:2> el<31:68>
n<> u<216> t<List_of_port_declarations> p<217> c<204> l<29:0> el<32:1>
n<> u<217> t<Module_ansi_header> p<218> c<160> l<26:0> el<32:2>
n<> u<218> t<Module_declaration> p<219> c<217> l<26:0> el<33:9>
n<> u<219> t<Description> p<220> c<218> l<26:0> el<33:9>
n<> u<220> t<Source_text> p<221> c<27> l<1:0> el<33:9>
n<> u<221> t<Top_level_rule> l<1:0> el<34:0>
[WRN:PA0205] dut.sv:1: No timescale set for "pr_pkg".

[WRN:PA0205] dut.sv:9: No timescale set for "dut".

[WRN:PA0205] dut.sv:15: No timescale set for "dm".

[WRN:PA0205] dut.sv:26: No timescale set for "dut2".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1: Compile package "pr_pkg".

[INF:CP0301] dut.sv:15: Compile package "dm".

[INF:CP0303] dut.sv:9: Compile module "work@dut".

[INF:CP0303] dut.sv:26: Compile module "work@dut2".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:9: Top level module "work@dut".

[NTE:EL0503] dut.sv:26: Top level module "work@dut2".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/PortComplex/slpp_all//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/PortComplex/slpp_all//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/PortComplex/slpp_all//surelog.uhdm...

[INF:UH0711] Decompling UHDM...

====== UHDM =======
design: (work@dut)
|vpiName:work@dut
|vpiElaborated:1
|uhdmallPackages:
\_package: dm (dm::) dut.sv:15: , endln:24:10, parent:work@dut
  |vpiDefName:dm
  |vpiName:dm
  |vpiFullName:dm::
  |vpiTypedef:
  \_struct_typespec: (dm::hartinfo_t), line:16:8, endln:16:14
    |vpiPacked:1
    |vpiName:dm::hartinfo_t
    |vpiTypespecMember:
    \_typespec_member: (zero1), line:17:16, endln:17:21
      |vpiName:zero1
      |vpiTypespec:
      \_logic_typespec: , line:17:2, endln:17:7
        |vpiRange:
        \_range: , line:17:9, endln:17:14, parent:dm::hartinfo_t
          |vpiLeftRange:
          \_constant: , line:17:9, endln:17:11
            |vpiConstType:9
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
          |vpiRightRange:
          \_constant: , line:17:12, endln:17:14
            |vpiConstType:9
            |vpiDecompile:24
            |vpiSize:64
            |UINT:24
        |vpiInstance:
        \_package: dm (dm::) dut.sv:15: , endln:24:10, parent:work@dut
    |vpiTypespecMember:
    \_typespec_member: (nscratch), line:18:16, endln:18:24
      |vpiName:nscratch
      |vpiTypespec:
      \_logic_typespec: , line:18:2, endln:18:7
        |vpiRange:
        \_range: , line:18:9, endln:18:14, parent:dm::hartinfo_t
          |vpiLeftRange:
          \_constant: , line:18:9, endln:18:11
            |vpiConstType:9
            |vpiDecompile:23
            |vpiSize:64
            |UINT:23
          |vpiRightRange:
          \_constant: , line:18:12, endln:18:14
            |vpiConstType:9
            |vpiDecompile:20
            |vpiSize:64
            |UINT:20
        |vpiInstance:
        \_package: dm (dm::) dut.sv:15: , endln:24:10, parent:work@dut
    |vpiTypespecMember:
    \_typespec_member: (zero0), line:19:16, endln:19:21
      |vpiName:zero0
      |vpiTypespec:
      \_logic_typespec: , line:19:2, endln:19:7
        |vpiRange:
        \_range: , line:19:9, endln:19:14, parent:dm::hartinfo_t
          |vpiLeftRange:
          \_constant: , line:19:9, endln:19:11
            |vpiConstType:9
            |vpiDecompile:19
            |vpiSize:64
            |UINT:19
          |vpiRightRange:
          \_constant: , line:19:12, endln:19:14
            |vpiConstType:9
            |vpiDecompile:17
            |vpiSize:64
            |UINT:17
        |vpiInstance:
        \_package: dm (dm::) dut.sv:15: , endln:24:10, parent:work@dut
    |vpiTypespecMember:
    \_typespec_member: (dataaccess), line:20:16, endln:20:26
      |vpiName:dataaccess
      |vpiTypespec:
      \_logic_typespec: , line:20:2, endln:20:7
        |vpiInstance:
        \_package: dm (dm::) dut.sv:15: , endln:24:10, parent:work@dut
    |vpiTypespecMember:
    \_typespec_member: (datasize), line:21:16, endln:21:24
      |vpiName:datasize
      |vpiTypespec:
      \_logic_typespec: , line:21:2, endln:21:7
        |vpiRange:
        \_range: , line:21:9, endln:21:14, parent:dm::hartinfo_t
          |vpiLeftRange:
          \_constant: , line:21:9, endln:21:11
            |vpiConstType:9
            |vpiDecompile:15
            |vpiSize:64
            |UINT:15
          |vpiRightRange:
          \_constant: , line:21:12, endln:21:14
            |vpiConstType:9
            |vpiDecompile:12
            |vpiSize:64
            |UINT:12
        |vpiInstance:
        \_package: dm (dm::) dut.sv:15: , endln:24:10, parent:work@dut
    |vpiTypespecMember:
    \_typespec_member: (dataaddr), line:22:16, endln:22:24
      |vpiName:dataaddr
      |vpiTypespec:
      \_logic_typespec: , line:22:2, endln:22:7
        |vpiRange:
        \_range: , line:22:9, endln:22:13, parent:dm::hartinfo_t
          |vpiLeftRange:
          \_constant: , line:22:9, endln:22:11
            |vpiConstType:9
            |vpiDecompile:11
            |vpiSize:64
            |UINT:11
          |vpiRightRange:
          \_constant: , line:22:12, endln:22:13
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
        |vpiInstance:
        \_package: dm (dm::) dut.sv:15: , endln:24:10, parent:work@dut
|uhdmallPackages:
\_package: pr_pkg (pr_pkg::) dut.sv:1: , endln:7:10, parent:work@dut
  |vpiDefName:pr_pkg
  |vpiName:pr_pkg
  |vpiFullName:pr_pkg::
  |vpiTypedef:
  \_struct_typespec: (pr_pkg::alert_tx_t), line:2:10, endln:2:16
    |vpiPacked:1
    |vpiName:pr_pkg::alert_tx_t
    |vpiTypespecMember:
    \_typespec_member: (alert_p), line:3:10, endln:3:17
      |vpiName:alert_p
      |vpiTypespec:
      \_logic_typespec: , line:3:4, endln:3:9
        |vpiInstance:
        \_package: pr_pkg (pr_pkg::) dut.sv:1: , endln:7:10, parent:work@dut
    |vpiTypespecMember:
    \_typespec_member: (alert_n), line:4:10, endln:4:17
      |vpiName:alert_n
      |vpiTypespec:
      \_logic_typespec: , line:4:4, endln:4:9
        |vpiInstance:
        \_package: pr_pkg (pr_pkg::) dut.sv:1: , endln:7:10, parent:work@dut
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:9: , endln:13:9, parent:work@dut
  |vpiDefName:work@dut
  |vpiFullName:work@dut
  |vpiPort:
  \_port: (alert_tx_o), line:10:32, parent:work@dut
    |vpiName:alert_tx_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.alert_tx_o), line:10:32, parent:work@dut
        |vpiName:alert_tx_o
        |vpiFullName:work@dut.alert_tx_o
        |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.alert_tx_o), line:10:32, parent:work@dut
|uhdmallModules:
\_module: work@dut2 (work@dut2) dut.sv:26: , endln:33:9, parent:work@dut
  |vpiDefName:work@dut2
  |vpiFullName:work@dut2
  |vpiPort:
  \_port: (hartinfo_i), line:30:43, parent:work@dut2
    |vpiName:hartinfo_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut2.hartinfo_i), line:30:43, parent:work@dut2
        |vpiName:hartinfo_i
        |vpiFullName:work@dut2.hartinfo_i
        |vpiNetType:1
  |vpiPort:
  \_port: (hart_info_i_without_range), line:31:43, parent:work@dut2
    |vpiName:hart_info_i_without_range
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut2.hart_info_i_without_range), line:31:43, parent:work@dut2
        |vpiName:hart_info_i_without_range
        |vpiFullName:work@dut2.hart_info_i_without_range
        |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut2.hartinfo_i), line:30:43, parent:work@dut2
  |vpiNet:
  \_logic_net: (work@dut2.hart_info_i_without_range), line:31:43, parent:work@dut2
  |vpiParamAssign:
  \_param_assign: , line:27:30, endln:27:50, parent:work@dut2
    |vpiRhs:
    \_constant: , line:27:49, endln:27:50
      |vpiConstType:9
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
    |vpiLhs:
    \_parameter: (work@dut2.NrHarts), line:27:30, endln:27:50, parent:work@dut2
      |vpiName:NrHarts
      |vpiFullName:work@dut2.NrHarts
      |vpiTypespec:
      \_int_typespec: (NrHarts), line:27:10, endln:27:13, parent:work@dut2.NrHarts
        |vpiName:NrHarts
  |vpiParameter:
  \_parameter: (work@dut2.NrHarts), line:27:30, endln:27:50, parent:work@dut2
|uhdmtopModules:
\_module: work@dut (work@dut) dut.sv:9: , endln:13:9
  |vpiDefName:work@dut
  |vpiName:work@dut
  |vpiPort:
  \_port: (alert_tx_o), line:10:32, endln:10:42, parent:work@dut
    |vpiName:alert_tx_o
    |vpiDirection:2
    |vpiTypedef:
    \_struct_typespec: (pr_pkg::alert_tx_t), line:2:10, endln:2:16
      |vpiPacked:1
      |vpiName:pr_pkg::alert_tx_t
      |vpiTypespecMember:
      \_typespec_member: (alert_p), line:3:10, endln:3:17
        |vpiName:alert_p
        |vpiTypespec:
        \_logic_typespec: , line:3:4, endln:3:9
          |vpiInstance:
          \_package: pr_pkg (pr_pkg::) dut.sv:1: , endln:7:10, parent:work@dut
            |vpiDefName:pr_pkg
            |vpiName:pr_pkg
            |vpiFullName:pr_pkg::
            |vpiTypedef:
            \_struct_typespec: (pr_pkg::alert_tx_t), line:2:10, endln:2:16
      |vpiTypespecMember:
      \_typespec_member: (alert_n), line:4:10, endln:4:17
        |vpiName:alert_n
        |vpiTypespec:
        \_logic_typespec: , line:4:4, endln:4:9
          |vpiInstance:
          \_package: pr_pkg (pr_pkg::) dut.sv:1: , endln:7:10, parent:work@dut
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_packed_array_net: (work@dut.alert_tx_o), line:10:32, endln:10:42, parent:work@dut
        |vpiName:alert_tx_o
        |vpiFullName:work@dut.alert_tx_o
        |vpiRange:
        \_range: , line:10:27, endln:10:30
          |vpiLeftRange:
          \_constant: , line:10:27, endln:10:28
            |vpiConstType:9
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
          |vpiRightRange:
          \_constant: , line:10:29, endln:10:30
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
        |vpiElement:
        \_struct_net: 
          |vpiTypespec:
          \_struct_typespec: (pr_pkg::alert_tx_t), line:2:10, endln:2:16
  |vpiNet:
  \_packed_array_net: (work@dut.alert_tx_o), line:10:32, endln:10:42, parent:work@dut
|uhdmtopModules:
\_module: work@dut2 (work@dut2) dut.sv:26: , endln:33:9
  |vpiDefName:work@dut2
  |vpiName:work@dut2
  |vpiPort:
  \_port: (hartinfo_i), line:30:43, endln:30:53, parent:work@dut2
    |vpiName:hartinfo_i
    |vpiDirection:1
    |vpiTypedef:
    \_struct_typespec: (dm::hartinfo_t), line:16:8, endln:16:14
      |vpiPacked:1
      |vpiName:dm::hartinfo_t
      |vpiTypespecMember:
      \_typespec_member: (zero1), line:17:16, endln:17:21
        |vpiName:zero1
        |vpiTypespec:
        \_logic_typespec: , line:17:2, endln:17:7
          |vpiRange:
          \_range: , line:17:9, endln:17:14, parent:dm::hartinfo_t
            |vpiLeftRange:
            \_constant: , line:17:9, endln:17:11
              |vpiConstType:9
              |vpiDecompile:31
              |vpiSize:64
              |UINT:31
            |vpiRightRange:
            \_constant: , line:17:12, endln:17:14
              |vpiConstType:9
              |vpiDecompile:24
              |vpiSize:64
              |UINT:24
          |vpiInstance:
          \_package: dm (dm::) dut.sv:15: , endln:24:10, parent:work@dut
            |vpiDefName:dm
            |vpiName:dm
            |vpiFullName:dm::
            |vpiTypedef:
            \_struct_typespec: (dm::hartinfo_t), line:16:8, endln:16:14
      |vpiTypespecMember:
      \_typespec_member: (nscratch), line:18:16, endln:18:24
        |vpiName:nscratch
        |vpiTypespec:
        \_logic_typespec: , line:18:2, endln:18:7
          |vpiRange:
          \_range: , line:18:9, endln:18:14, parent:dm::hartinfo_t
            |vpiLeftRange:
            \_constant: , line:18:9, endln:18:11
              |vpiConstType:9
              |vpiDecompile:23
              |vpiSize:64
              |UINT:23
            |vpiRightRange:
            \_constant: , line:18:12, endln:18:14
              |vpiConstType:9
              |vpiDecompile:20
              |vpiSize:64
              |UINT:20
          |vpiInstance:
          \_package: dm (dm::) dut.sv:15: , endln:24:10, parent:work@dut
      |vpiTypespecMember:
      \_typespec_member: (zero0), line:19:16, endln:19:21
        |vpiName:zero0
        |vpiTypespec:
        \_logic_typespec: , line:19:2, endln:19:7
          |vpiRange:
          \_range: , line:19:9, endln:19:14, parent:dm::hartinfo_t
            |vpiLeftRange:
            \_constant: , line:19:9, endln:19:11
              |vpiConstType:9
              |vpiDecompile:19
              |vpiSize:64
              |UINT:19
            |vpiRightRange:
            \_constant: , line:19:12, endln:19:14
              |vpiConstType:9
              |vpiDecompile:17
              |vpiSize:64
              |UINT:17
          |vpiInstance:
          \_package: dm (dm::) dut.sv:15: , endln:24:10, parent:work@dut
      |vpiTypespecMember:
      \_typespec_member: (dataaccess), line:20:16, endln:20:26
        |vpiName:dataaccess
        |vpiTypespec:
        \_logic_typespec: , line:20:2, endln:20:7
          |vpiInstance:
          \_package: dm (dm::) dut.sv:15: , endln:24:10, parent:work@dut
      |vpiTypespecMember:
      \_typespec_member: (datasize), line:21:16, endln:21:24
        |vpiName:datasize
        |vpiTypespec:
        \_logic_typespec: , line:21:2, endln:21:7
          |vpiRange:
          \_range: , line:21:9, endln:21:14, parent:dm::hartinfo_t
            |vpiLeftRange:
            \_constant: , line:21:9, endln:21:11
              |vpiConstType:9
              |vpiDecompile:15
              |vpiSize:64
              |UINT:15
            |vpiRightRange:
            \_constant: , line:21:12, endln:21:14
              |vpiConstType:9
              |vpiDecompile:12
              |vpiSize:64
              |UINT:12
          |vpiInstance:
          \_package: dm (dm::) dut.sv:15: , endln:24:10, parent:work@dut
      |vpiTypespecMember:
      \_typespec_member: (dataaddr), line:22:16, endln:22:24
        |vpiName:dataaddr
        |vpiTypespec:
        \_logic_typespec: , line:22:2, endln:22:7
          |vpiRange:
          \_range: , line:22:9, endln:22:13, parent:dm::hartinfo_t
            |vpiLeftRange:
            \_constant: , line:22:9, endln:22:11
              |vpiConstType:9
              |vpiDecompile:11
              |vpiSize:64
              |UINT:11
            |vpiRightRange:
            \_constant: , line:22:12, endln:22:13
              |vpiConstType:9
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
          |vpiInstance:
          \_package: dm (dm::) dut.sv:15: , endln:24:10, parent:work@dut
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_packed_array_net: (work@dut2.hartinfo_i), line:30:43, endln:30:53, parent:work@dut2
        |vpiName:hartinfo_i
        |vpiFullName:work@dut2.hartinfo_i
        |vpiRange:
        \_range: , line:30:24, endln:30:35
          |vpiLeftRange:
          \_constant: , line:30:24, endln:30:31
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:64
            |INT:0
          |vpiRightRange:
          \_constant: , line:30:34, endln:30:35
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
        |vpiElement:
        \_struct_net: 
          |vpiTypespec:
          \_struct_typespec: (dm::hartinfo_t), line:16:8, endln:16:14
  |vpiPort:
  \_port: (hart_info_i_without_range), line:31:43, endln:31:68, parent:work@dut2
    |vpiName:hart_info_i_without_range
    |vpiDirection:1
    |vpiTypedef:
    \_struct_typespec: (dm::hartinfo_t), line:16:8, endln:16:14
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_struct_net: (work@dut2.hart_info_i_without_range), line:31:43, endln:31:68, parent:work@dut2
        |vpiName:hart_info_i_without_range
        |vpiFullName:work@dut2.hart_info_i_without_range
        |vpiTypespec:
        \_struct_typespec: (dm::hartinfo_t), line:16:8, endln:16:14
  |vpiNet:
  \_packed_array_net: (work@dut2.hartinfo_i), line:30:43, endln:30:53, parent:work@dut2
  |vpiNet:
  \_struct_net: (work@dut2.hart_info_i_without_range), line:31:43, endln:31:68, parent:work@dut2
  |vpiParamAssign:
  \_param_assign: , line:27:30, endln:27:50, parent:work@dut2
    |vpiRhs:
    \_constant: , line:27:49, endln:27:50
      |vpiConstType:9
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
    |vpiLhs:
    \_parameter: (work@dut2.NrHarts), line:27:30, endln:27:50, parent:work@dut2
      |vpiName:NrHarts
      |vpiFullName:work@dut2.NrHarts
      |UINT:1
      |vpiTypespec:
      \_int_typespec: (NrHarts), line:27:10, endln:27:13, parent:work@dut2.NrHarts
        |vpiName:NrHarts
  |vpiParameter:
  \_parameter: (work@dut2.NrHarts), line:27:30, endln:27:50, parent:work@dut2
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 7

