/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [3:0] _03_;
  reg [2:0] _04_;
  wire [18:0] _05_;
  reg [3:0] _06_;
  wire [13:0] _07_;
  wire [13:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [24:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [20:0] celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire [9:0] celloutsig_0_27z;
  wire [9:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [57:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [16:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire [15:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [16:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = celloutsig_0_29z ? celloutsig_0_2z : celloutsig_0_4z;
  assign celloutsig_0_5z = celloutsig_0_1z ? celloutsig_0_3z : celloutsig_0_2z;
  assign celloutsig_1_2z = celloutsig_1_0z ? in_data[190] : in_data[147];
  assign celloutsig_1_3z = celloutsig_1_2z ? celloutsig_1_2z : celloutsig_1_1z;
  assign celloutsig_1_13z = celloutsig_1_5z ? celloutsig_1_1z : celloutsig_1_5z;
  assign celloutsig_0_16z = celloutsig_0_5z ? celloutsig_0_5z : celloutsig_0_1z;
  assign celloutsig_0_21z = celloutsig_0_18z[2] ? celloutsig_0_3z : celloutsig_0_8z;
  assign celloutsig_0_26z = celloutsig_0_3z ? celloutsig_0_18z[2] : celloutsig_0_23z[17];
  assign celloutsig_0_32z = !(celloutsig_0_26z ? celloutsig_0_22z : celloutsig_0_8z);
  assign celloutsig_0_49z = !(celloutsig_0_13z ? celloutsig_0_41z[1] : celloutsig_0_42z);
  assign celloutsig_1_0z = !(in_data[171] ? in_data[109] : in_data[101]);
  assign celloutsig_1_5z = !(celloutsig_1_4z ? celloutsig_1_0z : celloutsig_1_1z);
  assign celloutsig_1_19z = !(celloutsig_1_5z ? celloutsig_1_0z : celloutsig_1_9z[1]);
  assign celloutsig_0_15z = !(in_data[1] ? celloutsig_0_2z : celloutsig_0_1z);
  assign celloutsig_0_22z = !(celloutsig_0_17z ? celloutsig_0_3z : celloutsig_0_21z);
  assign celloutsig_0_29z = ~((celloutsig_0_23z[8] | celloutsig_0_21z) & celloutsig_0_26z);
  assign celloutsig_0_37z = ~((celloutsig_0_30z[2] | celloutsig_0_32z) & (_00_ | celloutsig_0_30z[0]));
  assign celloutsig_0_42z = ~((celloutsig_0_28z[8] | celloutsig_0_8z) & (celloutsig_0_23z[15] | celloutsig_0_29z));
  assign celloutsig_0_6z = ~((celloutsig_0_5z | celloutsig_0_4z) & (celloutsig_0_4z | celloutsig_0_0z[6]));
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _03_ <= 4'h0;
    else _03_ <= celloutsig_1_9z[4:1];
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _04_ <= 3'h0;
    else _04_ <= { celloutsig_1_9z[3], celloutsig_1_13z, celloutsig_1_3z };
  reg [18:0] _29_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[96])
    if (!clkin_data[96]) _29_ <= 19'h00000;
    else _29_ <= { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z };
  assign { _05_[18:11], _00_, _05_[9:0] } = _29_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _06_ <= 4'h0;
    else _06_ <= { celloutsig_0_18z[3:1], celloutsig_0_10z };
  reg [13:0] _31_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _31_ <= 14'h0000;
    else _31_ <= { celloutsig_0_20z[15:3], celloutsig_0_17z };
  assign { _01_, _07_[12:8], _02_, _07_[6:0] } = _31_;
  assign celloutsig_0_48z = { in_data[64:12], celloutsig_0_34z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_33z, celloutsig_0_32z } & { celloutsig_0_28z[1], celloutsig_0_20z, celloutsig_0_37z, celloutsig_0_33z, _01_, _07_[12:8], _02_, _07_[6:0], celloutsig_0_22z, celloutsig_0_27z, celloutsig_0_3z, celloutsig_0_34z, celloutsig_0_35z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_1_18z = celloutsig_1_7z[16:1] & { celloutsig_1_7z[16:15], _03_, celloutsig_1_4z, _03_, celloutsig_1_3z, _04_, celloutsig_1_5z };
  assign celloutsig_0_20z = { celloutsig_0_9z[16:8], celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_5z } & { in_data[84:79], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_4z = { in_data[111:107], celloutsig_1_3z } == { in_data[146:144], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_8z = { celloutsig_0_0z[4:1], celloutsig_0_5z, celloutsig_0_5z } == { in_data[76:73], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_10z = { _05_[9:8], celloutsig_0_8z } == celloutsig_0_0z[9:7];
  assign celloutsig_0_1z = in_data[20:11] == celloutsig_0_0z[11:2];
  assign celloutsig_0_12z = { celloutsig_0_9z[16:1], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_9z } == { celloutsig_0_9z[6], celloutsig_0_8z, _05_[18:11], _00_, _05_[9:0], celloutsig_0_0z };
  assign celloutsig_0_3z = in_data[37:31] <= in_data[80:74];
  assign celloutsig_0_33z = _06_[2:0] <= { celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_0_13z = { celloutsig_0_9z[14:7], celloutsig_0_4z } <= { in_data[84:80], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_6z } <= _05_[15:13];
  assign celloutsig_0_35z = ! { celloutsig_0_31z, celloutsig_0_18z, celloutsig_0_28z };
  assign celloutsig_0_4z = ! in_data[35:33];
  assign celloutsig_1_1z = in_data[188:179] || { in_data[108:100], celloutsig_1_0z };
  assign celloutsig_1_8z = celloutsig_1_0z & ~(celloutsig_1_3z);
  assign celloutsig_0_17z = celloutsig_0_10z & ~(celloutsig_0_5z);
  assign celloutsig_0_2z = in_data[71] & ~(celloutsig_0_0z[6]);
  assign celloutsig_0_0z = in_data[24:11] << in_data[46:33];
  assign celloutsig_0_30z = { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_12z } << celloutsig_0_27z[9:5];
  assign celloutsig_0_41z = celloutsig_0_0z[7:5] << { celloutsig_0_35z, celloutsig_0_26z, celloutsig_0_10z };
  assign celloutsig_1_9z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_3z } << { celloutsig_1_7z[15:12], celloutsig_1_0z };
  assign celloutsig_0_9z = { in_data[84:74], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_1z } << { _05_[13:11], _00_, _05_[9:1], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_11z = celloutsig_0_9z[12:10] << { celloutsig_0_9z[10], celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_23z = { in_data[51:36], _06_, celloutsig_0_6z } << { _05_[16:11], _00_, _05_[9:3], celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_27z = { celloutsig_0_20z[19:11], celloutsig_0_8z } << { _05_[14], celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_2z };
  assign celloutsig_0_28z = { celloutsig_0_0z[2:0], celloutsig_0_18z, celloutsig_0_8z } - celloutsig_0_0z[10:1];
  assign celloutsig_1_7z = { in_data[137:130], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z } - { in_data[149:143], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_18z = _05_[18:13] - celloutsig_0_0z[6:1];
  assign celloutsig_0_31z = { celloutsig_0_16z, _06_ } ^ { in_data[16:13], celloutsig_0_5z };
  assign _05_[10] = _00_;
  assign { _07_[13], _07_[7] } = { _01_, _02_ };
  assign { out_data[143:128], out_data[96], out_data[63:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z[40:9], celloutsig_0_49z };
endmodule
