Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Fri Nov  3 14:49:42 2017
| Host         : Wimucs running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DS18B20_design_wrapper_timing_summary_routed.rpt -warn_on_violation -rpx DS18B20_design_wrapper_timing_summary_routed.rpx
| Design       : DS18B20_design_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    973.651        0.000                      0                  509        0.150        0.000                      0                  509      499.500        0.000                       0                   229  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_1        973.651        0.000                      0                  509        0.150        0.000                      0                  509      499.500        0.000                       0                   229  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      973.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             973.651ns  (required time - arrival time)
  Source:                 DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.763ns  (logic 3.543ns (32.920%)  route 7.220ns (67.080%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 1002.724 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         1.708     3.016    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X4Y67          FDSE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDSE (Prop_fdse_C_Q)         0.518     3.534 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[0]/Q
                         net (fo=4, routed)           0.648     4.182    DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer[0]
    SLICE_X5Y67          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.762 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.762    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.876 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.876    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__0_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.990 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.990    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__1_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.104 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.104    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__2_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.452 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__3/O[1]
                         net (fo=2, routed)           0.815     6.267    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2[18]
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.303     6.570 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.570    DS18B20_design_i/SENSOR_DS18B20_0/U0/i__carry__1_i_2_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.144 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state1_inferred__2/i__carry__1/CO[2]
                         net (fo=26, routed)          1.524     8.667    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state1_inferred__2/i__carry__1_n_1
    SLICE_X6Y75          LUT6 (Prop_lut6_I4_O)        0.310     8.977 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_7/O
                         net (fo=5, routed)           1.142    10.120    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_7_n_0
    SLICE_X3Y72          LUT2 (Prop_lut2_I0_O)        0.118    10.238 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_6/O
                         net (fo=3, routed)           1.416    11.654    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_6_n_0
    SLICE_X2Y70          LUT4 (Prop_lut4_I3_O)        0.326    11.980 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_2/O
                         net (fo=14, routed)          0.684    12.663    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_2_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I4_O)        0.124    12.787 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_1/O
                         net (fo=12, routed)          0.991    13.779    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_1_n_0
    SLICE_X0Y63          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         1.532  1002.724    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X0Y63          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[2]/C
                         clock pessimism              0.230  1002.954    
                         clock uncertainty          -15.000   987.954    
    SLICE_X0Y63          FDRE (Setup_fdre_C_R)       -0.524   987.430    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[2]
  -------------------------------------------------------------------
                         required time                        987.430    
                         arrival time                         -13.779    
  -------------------------------------------------------------------
                         slack                                973.651    

Slack (MET) :             973.651ns  (required time - arrival time)
  Source:                 DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.763ns  (logic 3.543ns (32.920%)  route 7.220ns (67.080%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 1002.724 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         1.708     3.016    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X4Y67          FDSE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDSE (Prop_fdse_C_Q)         0.518     3.534 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[0]/Q
                         net (fo=4, routed)           0.648     4.182    DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer[0]
    SLICE_X5Y67          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.762 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.762    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.876 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.876    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__0_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.990 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.990    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__1_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.104 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.104    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__2_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.452 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__3/O[1]
                         net (fo=2, routed)           0.815     6.267    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2[18]
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.303     6.570 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.570    DS18B20_design_i/SENSOR_DS18B20_0/U0/i__carry__1_i_2_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.144 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state1_inferred__2/i__carry__1/CO[2]
                         net (fo=26, routed)          1.524     8.667    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state1_inferred__2/i__carry__1_n_1
    SLICE_X6Y75          LUT6 (Prop_lut6_I4_O)        0.310     8.977 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_7/O
                         net (fo=5, routed)           1.142    10.120    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_7_n_0
    SLICE_X3Y72          LUT2 (Prop_lut2_I0_O)        0.118    10.238 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_6/O
                         net (fo=3, routed)           1.416    11.654    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_6_n_0
    SLICE_X2Y70          LUT4 (Prop_lut4_I3_O)        0.326    11.980 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_2/O
                         net (fo=14, routed)          0.684    12.663    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_2_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I4_O)        0.124    12.787 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_1/O
                         net (fo=12, routed)          0.991    13.779    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_1_n_0
    SLICE_X0Y63          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         1.532  1002.724    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X0Y63          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[3]/C
                         clock pessimism              0.230  1002.954    
                         clock uncertainty          -15.000   987.954    
    SLICE_X0Y63          FDRE (Setup_fdre_C_R)       -0.524   987.430    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[3]
  -------------------------------------------------------------------
                         required time                        987.430    
                         arrival time                         -13.779    
  -------------------------------------------------------------------
                         slack                                973.651    

Slack (MET) :             973.738ns  (required time - arrival time)
  Source:                 DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.677ns  (logic 3.543ns (33.182%)  route 7.134ns (66.818%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 1002.725 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         1.708     3.016    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X4Y67          FDSE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDSE (Prop_fdse_C_Q)         0.518     3.534 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[0]/Q
                         net (fo=4, routed)           0.648     4.182    DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer[0]
    SLICE_X5Y67          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.762 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.762    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.876 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.876    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__0_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.990 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.990    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__1_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.104 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.104    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__2_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.452 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__3/O[1]
                         net (fo=2, routed)           0.815     6.267    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2[18]
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.303     6.570 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.570    DS18B20_design_i/SENSOR_DS18B20_0/U0/i__carry__1_i_2_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.144 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state1_inferred__2/i__carry__1/CO[2]
                         net (fo=26, routed)          1.524     8.667    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state1_inferred__2/i__carry__1_n_1
    SLICE_X6Y75          LUT6 (Prop_lut6_I4_O)        0.310     8.977 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_7/O
                         net (fo=5, routed)           1.142    10.120    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_7_n_0
    SLICE_X3Y72          LUT2 (Prop_lut2_I0_O)        0.118    10.238 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_6/O
                         net (fo=3, routed)           1.416    11.654    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_6_n_0
    SLICE_X2Y70          LUT4 (Prop_lut4_I3_O)        0.326    11.980 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_2/O
                         net (fo=14, routed)          0.684    12.663    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_2_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I4_O)        0.124    12.787 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_1/O
                         net (fo=12, routed)          0.906    13.693    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_1_n_0
    SLICE_X0Y62          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         1.533  1002.725    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X0Y62          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[0]/C
                         clock pessimism              0.230  1002.955    
                         clock uncertainty          -15.000   987.955    
    SLICE_X0Y62          FDRE (Setup_fdre_C_R)       -0.524   987.431    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[0]
  -------------------------------------------------------------------
                         required time                        987.431    
                         arrival time                         -13.693    
  -------------------------------------------------------------------
                         slack                                973.738    

Slack (MET) :             973.738ns  (required time - arrival time)
  Source:                 DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.677ns  (logic 3.543ns (33.182%)  route 7.134ns (66.818%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 1002.725 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         1.708     3.016    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X4Y67          FDSE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDSE (Prop_fdse_C_Q)         0.518     3.534 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[0]/Q
                         net (fo=4, routed)           0.648     4.182    DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer[0]
    SLICE_X5Y67          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.762 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.762    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.876 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.876    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__0_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.990 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.990    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__1_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.104 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.104    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__2_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.452 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__3/O[1]
                         net (fo=2, routed)           0.815     6.267    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2[18]
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.303     6.570 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.570    DS18B20_design_i/SENSOR_DS18B20_0/U0/i__carry__1_i_2_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.144 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state1_inferred__2/i__carry__1/CO[2]
                         net (fo=26, routed)          1.524     8.667    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state1_inferred__2/i__carry__1_n_1
    SLICE_X6Y75          LUT6 (Prop_lut6_I4_O)        0.310     8.977 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_7/O
                         net (fo=5, routed)           1.142    10.120    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_7_n_0
    SLICE_X3Y72          LUT2 (Prop_lut2_I0_O)        0.118    10.238 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_6/O
                         net (fo=3, routed)           1.416    11.654    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_6_n_0
    SLICE_X2Y70          LUT4 (Prop_lut4_I3_O)        0.326    11.980 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_2/O
                         net (fo=14, routed)          0.684    12.663    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_2_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I4_O)        0.124    12.787 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_1/O
                         net (fo=12, routed)          0.906    13.693    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_1_n_0
    SLICE_X0Y62          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         1.533  1002.725    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X0Y62          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[1]/C
                         clock pessimism              0.230  1002.955    
                         clock uncertainty          -15.000   987.955    
    SLICE_X0Y62          FDRE (Setup_fdre_C_R)       -0.524   987.431    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[1]
  -------------------------------------------------------------------
                         required time                        987.431    
                         arrival time                         -13.693    
  -------------------------------------------------------------------
                         slack                                973.738    

Slack (MET) :             973.738ns  (required time - arrival time)
  Source:                 DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.677ns  (logic 3.543ns (33.182%)  route 7.134ns (66.818%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 1002.725 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         1.708     3.016    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X4Y67          FDSE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDSE (Prop_fdse_C_Q)         0.518     3.534 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[0]/Q
                         net (fo=4, routed)           0.648     4.182    DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer[0]
    SLICE_X5Y67          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.762 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.762    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.876 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.876    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__0_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.990 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.990    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__1_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.104 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.104    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__2_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.452 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__3/O[1]
                         net (fo=2, routed)           0.815     6.267    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2[18]
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.303     6.570 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.570    DS18B20_design_i/SENSOR_DS18B20_0/U0/i__carry__1_i_2_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.144 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state1_inferred__2/i__carry__1/CO[2]
                         net (fo=26, routed)          1.524     8.667    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state1_inferred__2/i__carry__1_n_1
    SLICE_X6Y75          LUT6 (Prop_lut6_I4_O)        0.310     8.977 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_7/O
                         net (fo=5, routed)           1.142    10.120    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_7_n_0
    SLICE_X3Y72          LUT2 (Prop_lut2_I0_O)        0.118    10.238 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_6/O
                         net (fo=3, routed)           1.416    11.654    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_6_n_0
    SLICE_X2Y70          LUT4 (Prop_lut4_I3_O)        0.326    11.980 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_2/O
                         net (fo=14, routed)          0.684    12.663    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_2_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I4_O)        0.124    12.787 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_1/O
                         net (fo=12, routed)          0.906    13.693    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_1_n_0
    SLICE_X0Y62          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         1.533  1002.725    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X0Y62          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[5]/C
                         clock pessimism              0.230  1002.955    
                         clock uncertainty          -15.000   987.955    
    SLICE_X0Y62          FDRE (Setup_fdre_C_R)       -0.524   987.431    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[5]
  -------------------------------------------------------------------
                         required time                        987.431    
                         arrival time                         -13.693    
  -------------------------------------------------------------------
                         slack                                973.738    

Slack (MET) :             973.738ns  (required time - arrival time)
  Source:                 DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.677ns  (logic 3.543ns (33.182%)  route 7.134ns (66.818%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 1002.725 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         1.708     3.016    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X4Y67          FDSE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDSE (Prop_fdse_C_Q)         0.518     3.534 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[0]/Q
                         net (fo=4, routed)           0.648     4.182    DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer[0]
    SLICE_X5Y67          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.762 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.762    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.876 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.876    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__0_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.990 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.990    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__1_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.104 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.104    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__2_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.452 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__3/O[1]
                         net (fo=2, routed)           0.815     6.267    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2[18]
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.303     6.570 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.570    DS18B20_design_i/SENSOR_DS18B20_0/U0/i__carry__1_i_2_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.144 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state1_inferred__2/i__carry__1/CO[2]
                         net (fo=26, routed)          1.524     8.667    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state1_inferred__2/i__carry__1_n_1
    SLICE_X6Y75          LUT6 (Prop_lut6_I4_O)        0.310     8.977 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_7/O
                         net (fo=5, routed)           1.142    10.120    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_7_n_0
    SLICE_X3Y72          LUT2 (Prop_lut2_I0_O)        0.118    10.238 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_6/O
                         net (fo=3, routed)           1.416    11.654    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_6_n_0
    SLICE_X2Y70          LUT4 (Prop_lut4_I3_O)        0.326    11.980 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_2/O
                         net (fo=14, routed)          0.684    12.663    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_2_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I4_O)        0.124    12.787 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_1/O
                         net (fo=12, routed)          0.906    13.693    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_1_n_0
    SLICE_X0Y62          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         1.533  1002.725    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X0Y62          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[6]/C
                         clock pessimism              0.230  1002.955    
                         clock uncertainty          -15.000   987.955    
    SLICE_X0Y62          FDRE (Setup_fdre_C_R)       -0.524   987.431    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[6]
  -------------------------------------------------------------------
                         required time                        987.431    
                         arrival time                         -13.693    
  -------------------------------------------------------------------
                         slack                                973.738    

Slack (MET) :             973.983ns  (required time - arrival time)
  Source:                 DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.526ns  (logic 3.543ns (33.659%)  route 6.983ns (66.341%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 1002.724 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         1.708     3.016    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X4Y67          FDSE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDSE (Prop_fdse_C_Q)         0.518     3.534 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[0]/Q
                         net (fo=4, routed)           0.648     4.182    DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer[0]
    SLICE_X5Y67          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.762 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.762    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.876 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.876    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__0_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.990 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.990    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__1_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.104 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.104    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__2_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.452 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__3/O[1]
                         net (fo=2, routed)           0.815     6.267    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2[18]
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.303     6.570 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.570    DS18B20_design_i/SENSOR_DS18B20_0/U0/i__carry__1_i_2_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.144 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state1_inferred__2/i__carry__1/CO[2]
                         net (fo=26, routed)          1.524     8.667    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state1_inferred__2/i__carry__1_n_1
    SLICE_X6Y75          LUT6 (Prop_lut6_I4_O)        0.310     8.977 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_7/O
                         net (fo=5, routed)           1.142    10.120    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_7_n_0
    SLICE_X3Y72          LUT2 (Prop_lut2_I0_O)        0.118    10.238 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_6/O
                         net (fo=3, routed)           1.416    11.654    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_6_n_0
    SLICE_X2Y70          LUT4 (Prop_lut4_I3_O)        0.326    11.980 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_2/O
                         net (fo=14, routed)          0.684    12.663    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_2_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I4_O)        0.124    12.787 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_1/O
                         net (fo=12, routed)          0.755    13.542    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_1_n_0
    SLICE_X1Y64          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         1.532  1002.724    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X1Y64          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[10]/C
                         clock pessimism              0.230  1002.954    
                         clock uncertainty          -15.000   987.954    
    SLICE_X1Y64          FDRE (Setup_fdre_C_R)       -0.429   987.525    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[10]
  -------------------------------------------------------------------
                         required time                        987.525    
                         arrival time                         -13.542    
  -------------------------------------------------------------------
                         slack                                973.983    

Slack (MET) :             973.983ns  (required time - arrival time)
  Source:                 DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.526ns  (logic 3.543ns (33.659%)  route 6.983ns (66.341%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 1002.724 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         1.708     3.016    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X4Y67          FDSE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDSE (Prop_fdse_C_Q)         0.518     3.534 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[0]/Q
                         net (fo=4, routed)           0.648     4.182    DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer[0]
    SLICE_X5Y67          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.762 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.762    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.876 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.876    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__0_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.990 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.990    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__1_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.104 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.104    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__2_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.452 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__3/O[1]
                         net (fo=2, routed)           0.815     6.267    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2[18]
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.303     6.570 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.570    DS18B20_design_i/SENSOR_DS18B20_0/U0/i__carry__1_i_2_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.144 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state1_inferred__2/i__carry__1/CO[2]
                         net (fo=26, routed)          1.524     8.667    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state1_inferred__2/i__carry__1_n_1
    SLICE_X6Y75          LUT6 (Prop_lut6_I4_O)        0.310     8.977 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_7/O
                         net (fo=5, routed)           1.142    10.120    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_7_n_0
    SLICE_X3Y72          LUT2 (Prop_lut2_I0_O)        0.118    10.238 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_6/O
                         net (fo=3, routed)           1.416    11.654    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_6_n_0
    SLICE_X2Y70          LUT4 (Prop_lut4_I3_O)        0.326    11.980 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_2/O
                         net (fo=14, routed)          0.684    12.663    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_2_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I4_O)        0.124    12.787 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_1/O
                         net (fo=12, routed)          0.755    13.542    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_1_n_0
    SLICE_X1Y64          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         1.532  1002.724    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X1Y64          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[11]/C
                         clock pessimism              0.230  1002.954    
                         clock uncertainty          -15.000   987.954    
    SLICE_X1Y64          FDRE (Setup_fdre_C_R)       -0.429   987.525    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[11]
  -------------------------------------------------------------------
                         required time                        987.525    
                         arrival time                         -13.542    
  -------------------------------------------------------------------
                         slack                                973.983    

Slack (MET) :             973.983ns  (required time - arrival time)
  Source:                 DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.526ns  (logic 3.543ns (33.659%)  route 6.983ns (66.341%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 1002.724 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         1.708     3.016    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X4Y67          FDSE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDSE (Prop_fdse_C_Q)         0.518     3.534 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[0]/Q
                         net (fo=4, routed)           0.648     4.182    DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer[0]
    SLICE_X5Y67          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.762 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.762    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.876 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.876    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__0_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.990 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.990    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__1_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.104 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.104    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__2_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.452 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__3/O[1]
                         net (fo=2, routed)           0.815     6.267    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2[18]
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.303     6.570 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.570    DS18B20_design_i/SENSOR_DS18B20_0/U0/i__carry__1_i_2_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.144 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state1_inferred__2/i__carry__1/CO[2]
                         net (fo=26, routed)          1.524     8.667    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state1_inferred__2/i__carry__1_n_1
    SLICE_X6Y75          LUT6 (Prop_lut6_I4_O)        0.310     8.977 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_7/O
                         net (fo=5, routed)           1.142    10.120    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_7_n_0
    SLICE_X3Y72          LUT2 (Prop_lut2_I0_O)        0.118    10.238 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_6/O
                         net (fo=3, routed)           1.416    11.654    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_6_n_0
    SLICE_X2Y70          LUT4 (Prop_lut4_I3_O)        0.326    11.980 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_2/O
                         net (fo=14, routed)          0.684    12.663    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_2_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I4_O)        0.124    12.787 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_1/O
                         net (fo=12, routed)          0.755    13.542    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_1_n_0
    SLICE_X1Y64          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         1.532  1002.724    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X1Y64          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[4]/C
                         clock pessimism              0.230  1002.954    
                         clock uncertainty          -15.000   987.954    
    SLICE_X1Y64          FDRE (Setup_fdre_C_R)       -0.429   987.525    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[4]
  -------------------------------------------------------------------
                         required time                        987.525    
                         arrival time                         -13.542    
  -------------------------------------------------------------------
                         slack                                973.983    

Slack (MET) :             973.983ns  (required time - arrival time)
  Source:                 DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.526ns  (logic 3.543ns (33.659%)  route 6.983ns (66.341%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 1002.724 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         1.708     3.016    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X4Y67          FDSE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDSE (Prop_fdse_C_Q)         0.518     3.534 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[0]/Q
                         net (fo=4, routed)           0.648     4.182    DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer[0]
    SLICE_X5Y67          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.762 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.762    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.876 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.876    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__0_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.990 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.990    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__1_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.104 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.104    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__2_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.452 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2_carry__3/O[1]
                         net (fo=2, routed)           0.815     6.267    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state2[18]
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.303     6.570 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.570    DS18B20_design_i/SENSOR_DS18B20_0/U0/i__carry__1_i_2_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.144 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state1_inferred__2/i__carry__1/CO[2]
                         net (fo=26, routed)          1.524     8.667    DS18B20_design_i/SENSOR_DS18B20_0/U0/comm_state1_inferred__2/i__carry__1_n_1
    SLICE_X6Y75          LUT6 (Prop_lut6_I4_O)        0.310     8.977 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_7/O
                         net (fo=5, routed)           1.142    10.120    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_7_n_0
    SLICE_X3Y72          LUT2 (Prop_lut2_I0_O)        0.118    10.238 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_6/O
                         net (fo=3, routed)           1.416    11.654    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_6_n_0
    SLICE_X2Y70          LUT4 (Prop_lut4_I3_O)        0.326    11.980 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_2/O
                         net (fo=14, routed)          0.684    12.663    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_2_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I4_O)        0.124    12.787 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_1/O
                         net (fo=12, routed)          0.755    13.542    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_1_n_0
    SLICE_X1Y64          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         1.532  1002.724    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X1Y64          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[7]/C
                         clock pessimism              0.230  1002.954    
                         clock uncertainty          -15.000   987.954    
    SLICE_X1Y64          FDRE (Setup_fdre_C_R)       -0.429   987.525    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[7]
  -------------------------------------------------------------------
                         required time                        987.525    
                         arrival time                         -13.542    
  -------------------------------------------------------------------
                         slack                                973.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         0.576     0.917    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X2Y68          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.141     1.058 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number_reg[18]/Q
                         net (fo=1, routed)           0.116     1.174    DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number[18]
    SLICE_X0Y68          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         0.841     1.211    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X0Y68          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[18]/C
                         clock pessimism             -0.263     0.948    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.076     1.024    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         0.577     0.918    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X2Y67          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number_reg[15]/Q
                         net (fo=1, routed)           0.117     1.176    DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number[15]
    SLICE_X1Y67          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         0.842     1.212    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X1Y67          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[15]/C
                         clock pessimism             -0.263     0.949    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.075     1.024    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         0.579     0.920    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X2Y64          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.141     1.061 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_temperature_reg[7]/Q
                         net (fo=1, routed)           0.119     1.179    DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_temperature[7]
    SLICE_X1Y64          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         0.845     1.215    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X1Y64          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[7]/C
                         clock pessimism             -0.263     0.952    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.072     1.024    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         0.571     0.912    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X1Y71          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.053 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number_reg[32]/Q
                         net (fo=1, routed)           0.112     1.165    DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number[32]
    SLICE_X1Y70          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         0.839     1.209    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X1Y70          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[32]/C
                         clock pessimism             -0.282     0.927    
    SLICE_X1Y70          FDRE (Hold_fdre_C_D)         0.076     1.003    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 DS18B20_design_i/SENSOR_DS18B20_0/U0/ow_out_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DS18B20_design_i/SENSOR_DS18B20_0/U0/ow_in_command_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         0.551     0.892    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X9Y75          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/ow_out_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.141     1.033 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/ow_out_status_reg[0]/Q
                         net (fo=7, routed)           0.110     1.143    DS18B20_design_i/SENSOR_DS18B20_0/U0/status[0]
    SLICE_X8Y75          LUT6 (Prop_lut6_I1_O)        0.045     1.188 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/ow_in_command[1]_i_1/O
                         net (fo=1, routed)           0.000     1.188    DS18B20_design_i/SENSOR_DS18B20_0/U0/ow_in_command[1]
    SLICE_X8Y75          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/ow_in_command_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         0.817     1.187    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X8Y75          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/ow_in_command_reg[1]/C
                         clock pessimism             -0.282     0.905    
    SLICE_X8Y75          FDRE (Hold_fdre_C_D)         0.120     1.025    DS18B20_design_i/SENSOR_DS18B20_0/U0/ow_in_command_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         0.571     0.912    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X1Y72          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     1.053 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number_reg[43]/Q
                         net (fo=1, routed)           0.112     1.165    DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number[43]
    SLICE_X0Y72          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         0.837     1.207    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X0Y72          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[43]/C
                         clock pessimism             -0.282     0.925    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.076     1.001    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         0.576     0.917    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X2Y68          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.141     1.058 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number_reg[19]/Q
                         net (fo=1, routed)           0.119     1.177    DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number[19]
    SLICE_X0Y68          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         0.841     1.211    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X0Y68          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[19]/C
                         clock pessimism             -0.263     0.948    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.063     1.011    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         0.574     0.915    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X2Y70          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.141     1.056 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number_reg[34]/Q
                         net (fo=1, routed)           0.112     1.167    DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number[34]
    SLICE_X3Y71          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         0.840     1.210    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X3Y71          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[34]/C
                         clock pessimism             -0.282     0.928    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.070     0.998    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (56.051%)  route 0.111ns (43.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         0.579     0.920    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X3Y65          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     1.061 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number_reg[2]/Q
                         net (fo=1, routed)           0.111     1.171    DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number[2]
    SLICE_X1Y65          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         0.844     1.214    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X1Y65          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[2]/C
                         clock pessimism             -0.263     0.951    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.047     0.998    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.829%)  route 0.112ns (44.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         0.577     0.918    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X3Y67          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number_reg[11]/Q
                         net (fo=1, routed)           0.112     1.170    DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number[11]
    SLICE_X1Y67          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    DS18B20_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=228, routed)         0.842     1.212    DS18B20_design_i/SENSOR_DS18B20_0/U0/i_clk_1mhz
    SLICE_X1Y67          FDRE                                         r  DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[11]/C
                         clock pessimism             -0.263     0.949    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.046     0.995    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { DS18B20_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y0  DS18B20_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X2Y76    DS18B20_design_i/SENSOR_DS18B20_0/U0/bit_count_io_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X2Y76    DS18B20_design_i/SENSOR_DS18B20_0/U0/bit_count_io_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X2Y76    DS18B20_design_i/SENSOR_DS18B20_0/U0/bit_count_io_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X2Y76    DS18B20_design_i/SENSOR_DS18B20_0/U0/bit_count_io_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X4Y76    DS18B20_design_i/SENSOR_DS18B20_0/U0/bit_limit_io_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X0Y66    DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_temperature_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X0Y64    DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_temperature_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X0Y66    DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_temperature_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X0Y64    DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_temperature_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X0Y66    DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_temperature_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X0Y66    DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_temperature_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X0Y66    DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_temperature_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X0Y66    DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_temperature_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X2Y64    DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_temperature_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X0Y65    DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_temperature_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X0Y65    DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_temperature_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X1Y66    DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_temperature_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X1Y66    DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_temperature_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X2Y69    DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_temperature_toggle_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X0Y64    DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_temperature_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X0Y64    DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_temperature_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X0Y64    DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_temperature_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X0Y64    DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_temperature_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X3Y71    DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number_reg[36]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         500.000     499.500    SLICE_X5Y71    DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[17]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         500.000     499.500    SLICE_X5Y71    DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[18]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         500.000     499.500    SLICE_X5Y71    DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[19]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         500.000     499.500    SLICE_X5Y71    DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer_reg[20]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         500.000     499.500    SLICE_X7Y76    DS18B20_design_i/SENSOR_DS18B20_0/U0/timer_reg[1]/C



