
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1622 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/sd/Documents/forca/pa.fromHdl.tcl
# create_project -name forca -dir "/home/sd/Documents/forca/planAhead_run_1" -part xc3s700anfgg484-5
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 2656.910 ; gain = 11.004
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "main.ucf" [current_fileset -constrset]
Adding file '/home/sd/Documents/forca/main.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {../../Downloads/Sistemas-Digitais-Forca-main/LCD.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../Downloads/Sistemas-Digitais-Forca-main/forca.vhdl}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../Downloads/Sistemas-Digitais-Forca-main/counter_seconds.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../Downloads/Sistemas-Digitais-Forca-main/main.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top main $srcset
# add_files [list {main.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s700anfgg484-5
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/home/sd/Downloads/Sistemas-Digitais-Forca-main/LCD.vhd" into library work
Parsing VHDL file "/home/sd/Downloads/Sistemas-Digitais-Forca-main/forca.vhdl" into library work
Parsing VHDL file "/home/sd/Downloads/Sistemas-Digitais-Forca-main/counter_seconds.vhd" into library work
Parsing VHDL file "/home/sd/Downloads/Sistemas-Digitais-Forca-main/main.vhd" into library work
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s700an/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s700an/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s700an/fgg484/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s700an/fgg484/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/spartan3a-5.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/spartan3a-5.lib.
Parsing UCF File [/home/sd/Documents/forca/main.ucf]
Finished Parsing UCF File [/home/sd/Documents/forca/main.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: fc369e00
open_rtl_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:45 . Memory (MB): peak = 2765.441 ; gain = 96.391
update_compile_order -fileset sim_1
startgroup
set_property package_pin E12 [get_ports CLOCK_50]
endgroup
startgroup
set_property package_pin Y14 [get_ports RS]
endgroup
startgroup
set_property package_pin W13 [get_ports RW]
endgroup
startgroup
set_property package_pin AB4 [get_ports E]
endgroup
set_property iostandard LVCMOS33 [get_ports [list RW]]
set_property iostandard LVCMOS33 [get_ports [list RS]]
set_property iostandard LVCMOS33 [get_ports [list E]]
set_property iostandard LVCMOS33 [get_ports [list CLOCK_50]]
set_property iostandard LVCMOS33 [get_ports [list {LED[2]} {LED[1]} {LED[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {V_SW[3]} {V_SW[2]} {V_SW[1]} {V_SW[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {DB[7]} {DB[6]} {DB[5]} {DB[4]} {DB[3]} {DB[2]} {DB[1]} {DB[0]}]]
startgroup
set_property package_pin Y15 [get_ports {DB[7]}]
endgroup
startgroup
set_property package_pin AB16 [get_ports {DB[6]}]
endgroup
startgroup
set_property package_pin Y16 [get_ports {DB[5]}]
endgroup
startgroup
set_property package_pin AA12 [get_ports {DB[4]}]
endgroup
startgroup
set_property package_pin AB12 [get_ports {DB[3]}]
endgroup
startgroup
set_property package_pin AB17 [get_ports {DB[2]}]
endgroup
startgroup
set_property package_pin AB18 [get_ports {DB[1]}]
endgroup
startgroup
set_property package_pin Y13 [get_ports {DB[0]}]
endgroup
startgroup
set_property package_pin T9 [get_ports {V_SW[3]}]
endgroup
set_property package_pin "" [get_ports [list  {V_SW[1]}]]
startgroup
set_property package_pin U8 [get_ports {V_SW[2]}]
endgroup
startgroup
set_property package_pin U10 [get_ports {V_SW[1]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {V_SW[0]}]
endgroup
startgroup
set_property package_pin R20 [get_ports {LED[0]}]
endgroup
startgroup
set_property package_pin T19 [get_ports {LED[1]}]
endgroup
startgroup
set_property package_pin U20 [get_ports {LED[2]}]
endgroup
save_constraints
write_vhdl /home/sd/Documents/forca/planAhead_run_1/main.vhd -mode port -force
write_ucf /home/sd/Documents/forca/planAhead_run_1/elab_constrs_1.ucf -mode port
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Dec  8 12:34:11 2023...
INFO: [Common 17-83] Releasing license: PlanAhead
