
---------- Begin Simulation Statistics ----------
final_tick                                  946590500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 391715                       # Simulator instruction rate (inst/s)
host_mem_usage                                 665312                       # Number of bytes of host memory used
host_op_rate                                   569705                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.00                       # Real time elapsed on the host
host_tick_rate                              944888435                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      392338                       # Number of instructions simulated
sim_ops                                        570703                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000947                       # Number of seconds simulated
sim_ticks                                   946590500                       # Number of ticks simulated
system.cpu.Branches                             43236                       # Number of branches fetched
system.cpu.committedInsts                      392338                       # Number of instructions committed
system.cpu.committedOps                        570703                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          1893181                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               1893180.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads               241882                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              263201                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        37035                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   5132                       # Number of float alu accesses
system.cpu.num_fp_insts                          5132                       # number of float instructions
system.cpu.num_fp_register_reads                 7051                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3575                       # number of times the floating registers were written
system.cpu.num_func_calls                        1566                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                566349                       # Number of integer alu accesses
system.cpu.num_int_insts                       566349                       # number of integer instructions
system.cpu.num_int_register_reads             1190621                       # number of times the integer registers were read
system.cpu.num_int_register_writes             506711                       # number of times the integer registers were written
system.cpu.num_load_insts                      134682                       # Number of load instructions
system.cpu.num_mem_refs                        157375                       # number of memory refs
system.cpu.num_store_insts                      22693                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  1882      0.33%      0.33% # Class of executed instruction
system.cpu.op_class::IntAlu                    403256     70.65%     70.98% # Class of executed instruction
system.cpu.op_class::IntMult                     4112      0.72%     71.70% # Class of executed instruction
system.cpu.op_class::IntDiv                      1272      0.22%     71.92% # Class of executed instruction
system.cpu.op_class::FloatAdd                     353      0.06%     71.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     71.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.01%     71.99% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     71.99% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     71.99% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     71.99% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     71.99% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     71.99% # Class of executed instruction
system.cpu.op_class::SimdAdd                      310      0.05%     72.04% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     72.04% # Class of executed instruction
system.cpu.op_class::SimdAlu                      637      0.11%     72.15% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     72.16% # Class of executed instruction
system.cpu.op_class::SimdCvt                      688      0.12%     72.28% # Class of executed instruction
system.cpu.op_class::SimdMisc                     798      0.14%     72.42% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     72.42% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     72.42% # Class of executed instruction
system.cpu.op_class::SimdShift                     70      0.01%     72.43% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     72.43% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     72.43% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     72.43% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     72.43% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     72.43% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     72.43% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     72.43% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     72.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     72.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     72.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     72.43% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     72.43% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     72.43% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     72.43% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     72.43% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     72.43% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     72.43% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     72.43% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     72.43% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     72.43% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     72.43% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     72.43% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     72.43% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     72.43% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     72.43% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     72.43% # Class of executed instruction
system.cpu.op_class::MemRead                   133866     23.45%     95.88% # Class of executed instruction
system.cpu.op_class::MemWrite                   21548      3.78%     99.66% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 816      0.14%     99.80% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1145      0.20%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     570791                       # Class of executed instruction
system.cpu.workload.numSyscalls                    34                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3520                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           86                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         3608                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data       154716                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           154716                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       154716                       # number of overall hits
system.cpu.dcache.overall_hits::total          154716                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2608                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2608                       # number of overall misses
system.cpu.dcache.overall_misses::total          2608                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    206197000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    206197000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    206197000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    206197000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       157324                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       157324                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       157324                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       157324                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016577                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016577                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016577                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016577                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79063.266871                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79063.266871                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79063.266871                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79063.266871                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           56                       # number of writebacks
system.cpu.dcache.writebacks::total                56                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         2608                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2608                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2608                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2608                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    203589000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    203589000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    203589000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    203589000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016577                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016577                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016577                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016577                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78063.266871                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78063.266871                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78063.266871                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78063.266871                       # average overall mshr miss latency
system.cpu.dcache.replacements                     83                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       132656                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          132656                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1988                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1988                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    158138000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    158138000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       134644                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       134644                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014765                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014765                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79546.277666                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79546.277666                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1988                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1988                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    156150000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    156150000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014765                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014765                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78546.277666                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78546.277666                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        22060                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          22060                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          620                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          620                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     48059000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     48059000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        22680                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        22680                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027337                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027337                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77514.516129                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77514.516129                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          620                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          620                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     47439000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     47439000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027337                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027337                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76514.516129                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76514.516129                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    946590500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1848.882913                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              157324                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2608                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             60.323620                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1848.882913                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.451387                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.451387                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2525                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2515                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.616455                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            317256                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           317256                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    946590500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      134685                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       22693                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           143                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            34                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    946590500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    946590500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    946590500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       514180                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           514180                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       514180                       # number of overall hits
system.cpu.icache.overall_hits::total          514180                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          914                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            914                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          914                       # number of overall misses
system.cpu.icache.overall_misses::total           914                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     71500500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71500500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71500500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71500500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       515094                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       515094                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       515094                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       515094                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001774                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001774                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001774                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001774                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78228.118162                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78228.118162                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78228.118162                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78228.118162                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.icache.writebacks::total                 3                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          914                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          914                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          914                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          914                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70586500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70586500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70586500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70586500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001774                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001774                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001774                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001774                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77228.118162                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77228.118162                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77228.118162                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77228.118162                       # average overall mshr miss latency
system.cpu.icache.replacements                      3                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       514180                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          514180                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          914                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           914                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71500500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71500500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       515094                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       515094                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001774                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001774                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78228.118162                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78228.118162                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70586500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70586500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001774                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001774                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77228.118162                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77228.118162                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    946590500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           714.014738                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              515094                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               914                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            563.560175                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   714.014738                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.174320                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.174320                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          911                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          855                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.222412                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1031102                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1031102                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    946590500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      515122                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           131                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    946590500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    946590500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    946590500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    946590500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.data                    2                       # number of demand (read+write) hits
system.l2.demand_hits::total                        2                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.data                   2                       # number of overall hits
system.l2.overall_hits::total                       2                       # number of overall hits
system.l2.demand_misses::.cpu.inst                914                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2606                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3520                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               914                       # number of overall misses
system.l2.overall_misses::.cpu.data              2606                       # number of overall misses
system.l2.overall_misses::total                  3520                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     69215500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    199656000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        268871500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     69215500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    199656000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       268871500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              914                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2608                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3522                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             914                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2608                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3522                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999233                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999432                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999233                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999432                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75728.118162                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76613.967767                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76383.948864                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75728.118162                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76613.967767                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76383.948864                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           914                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2606                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3520                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          914                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2606                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3520                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     60075500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    173596000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    233671500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     60075500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    173596000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    233671500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999432                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999432                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65728.118162                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66613.967767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66383.948864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65728.118162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66613.967767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66383.948864                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           56                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               56                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           56                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           56                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            3                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                3                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            3                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            3                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             620                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 620                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     46509000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      46509000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           620                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               620                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75014.516129                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75014.516129                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          620                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            620                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     40309000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     40309000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65014.516129                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65014.516129                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst          914                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              914                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     69215500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69215500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75728.118162                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75728.118162                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          914                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          914                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     60075500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60075500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65728.118162                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65728.118162                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1986                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1986                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    153147000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    153147000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1988                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1988                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.998994                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.998994                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77113.293051                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77113.293051                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1986                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1986                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    133287000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    133287000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.998994                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.998994                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67113.293051                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67113.293051                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    946590500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2601.337851                       # Cycle average of tags in use
system.l2.tags.total_refs                        3608                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3520                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.025000                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       716.096486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1885.241364                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.043707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.115066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.158773                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3520                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3456                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.214844                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      7128                       # Number of tag accesses
system.l2.tags.data_accesses                     7128                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    946590500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       914.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000572500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7282                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3520                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3520                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3520                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  225280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    237.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     946516500                       # Total gap between requests
system.mem_ctrls.avgGap                     268896.73                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        58496                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       166784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 61796521.304619051516                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 176194457.899165481329                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          914                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2606                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     22775250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     67258750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24918.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25809.19                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        58496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       166784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        225280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        58496                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        58496                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          914                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2606                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           3520                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     61796521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    176194458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        237990979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     61796521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     61796521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     61796521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    176194458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       237990979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 3520                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          367                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          277                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          291                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          251                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          169                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          121                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          210                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          211                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          126                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          276                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          180                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                24034000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              17600000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           90034000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6827.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25577.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                2848                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.91                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          664                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   337.060241                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   203.200922                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   339.892747                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          208     31.33%     31.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          170     25.60%     56.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           81     12.20%     69.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           39      5.87%     75.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           26      3.92%     78.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           19      2.86%     81.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           18      2.71%     84.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            8      1.20%     85.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           95     14.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          664                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                225280                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              237.990979                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.86                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    946590500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         2227680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1168860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       13380360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 74371440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    227161530                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    172197120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     490506990                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.182878                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    445448250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     31460000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    469682250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         2570400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1351020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       11752440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 74371440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    220296450                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    177978240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     488319990                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   515.872481                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    460738000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     31460000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    454392500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    946590500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2900                       # Transaction distribution
system.membus.trans_dist::ReadExReq               620                       # Transaction distribution
system.membus.trans_dist::ReadExResp              620                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2900                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         7040                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         7040                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   7040                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       225280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       225280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  225280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3520                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3520    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3520                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    946590500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             3520500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           18677000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              2902                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           56                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            3                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              27                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              620                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             620                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           914                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1988                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1831                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         5299                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  7130                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        58688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       170496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 229184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3522                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3522    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3522                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    946590500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            1863000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1371000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           3912000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
