<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="BH_DEMO_axi_bram_ctrl_0_0_synth_1" LaunchDir="C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.runs/BH_DEMO_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="BH_DEMO_axi_bram_ctrl_0_bram_0_synth_1" LaunchDir="C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.runs/BH_DEMO_axi_bram_ctrl_0_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="BH_DEMO_axi_smc_0_synth_1" LaunchDir="C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.runs/BH_DEMO_axi_smc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="BH_DEMO_jtag_axi_0_0_synth_1" LaunchDir="C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.runs/BH_DEMO_jtag_axi_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="BH_DEMO_system_ila_0_0_synth_1" LaunchDir="C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.runs/BH_DEMO_system_ila_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="BH_DEMO_rst_clk_wiz_100M_0_synth_1" LaunchDir="C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.runs/BH_DEMO_rst_clk_wiz_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="BH_DEMO_clk_wiz_0_synth_1" LaunchDir="C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.runs/BH_DEMO_clk_wiz_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="BH_DEMO_reset_inv_0_0_synth_1" LaunchDir="C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.runs/BH_DEMO_reset_inv_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="BH_DEMO_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="BH_DEMO_axi_bram_ctrl_0_bram_0_synth_1"/>
		<Parent Id="BH_DEMO_axi_smc_0_synth_1"/>
		<Parent Id="BH_DEMO_jtag_axi_0_0_synth_1"/>
		<Parent Id="BH_DEMO_system_ila_0_0_synth_1"/>
		<Parent Id="BH_DEMO_rst_clk_wiz_100M_0_synth_1"/>
		<Parent Id="BH_DEMO_clk_wiz_0_synth_1"/>
		<Parent Id="BH_DEMO_reset_inv_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="BH_DEMO_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="BH_DEMO_axi_bram_ctrl_0_bram_0_synth_1"/>
		<Parent Id="BH_DEMO_axi_smc_0_synth_1"/>
		<Parent Id="BH_DEMO_jtag_axi_0_0_synth_1"/>
		<Parent Id="BH_DEMO_system_ila_0_0_synth_1"/>
		<Parent Id="BH_DEMO_rst_clk_wiz_100M_0_synth_1"/>
		<Parent Id="BH_DEMO_clk_wiz_0_synth_1"/>
		<Parent Id="BH_DEMO_reset_inv_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

