/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:13:57 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_DPFE_EDIS_0_1_H__
#define BCHP_DPFE_EDIS_0_1_H__

/***************************************************************************
 *DPFE_EDIS_0_1 - DPFE Enhanced Device Interface Stress (EDIS) Client 1 Registers
 ***************************************************************************/
#define BCHP_DPFE_EDIS_0_1_REV_ID                0x00922800 /* [RO] Enhanced Device Interface Stress (EDIS) revision ID */
#define BCHP_DPFE_EDIS_0_1_CTRL_TRIG             0x00922804 /* [WO] Control Triggers for actions */
#define BCHP_DPFE_EDIS_0_1_CTRL_MODE             0x00922808 /* [RW] Control Modes for accesses */
#define BCHP_DPFE_EDIS_0_1_CTRL_SIZE             0x0092280c /* [RW] Control Sizes for accesses */
#define BCHP_DPFE_EDIS_0_1_CTRL_ADDR_START       0x00922810 /* [RW] Control Starting Address for accesses */
#define BCHP_DPFE_EDIS_0_1_CTRL_ADDR_START_EXT   0x00922814 /* [RW] Control Starting Address Extension for accesses */
#define BCHP_DPFE_EDIS_0_1_CTRL_ADDR_END         0x00922818 /* [RW] Control Ending Address for accesses */
#define BCHP_DPFE_EDIS_0_1_CTRL_ADDR_END_EXT     0x0092281c /* [RW] Control Ending Address Extension for accesses */
#define BCHP_DPFE_EDIS_0_1_CTRL_WRITE_MASKS      0x00922820 /* [RW] Control Byte Write Masks */
#define BCHP_DPFE_EDIS_0_1_CTRL_WRITE_MASKS_EX   0x00922824 /* [RW] Control Byte Write Extra Masks */
#define BCHP_DPFE_EDIS_0_1_CTRL_INT_ENABLES      0x00922828 /* [RW] Control Interrupt Enables */
#define BCHP_DPFE_EDIS_0_1_CTRL_THROTTLE         0x0092282c /* [RW] Control Throttle */
#define BCHP_DPFE_EDIS_0_1_STAT_MAIN             0x00922840 /* [RO] Main Status of EDIS operation */
#define BCHP_DPFE_EDIS_0_1_STAT_WORDS_WRITTEN    0x00922844 /* [RO] Status Count of 32-byte JWords Written */
#define BCHP_DPFE_EDIS_0_1_STAT_WORDS_READ       0x00922848 /* [RO] Status Count of 32-byte JWords Read */
#define BCHP_DPFE_EDIS_0_1_STAT_ERROR_COUNT      0x0092284c /* [RO] Total Error Count on interface */
#define BCHP_DPFE_EDIS_0_1_STAT_ERROR_BITS       0x00922850 /* [RO] Per Bit Lane Error Flags */
#define BCHP_DPFE_EDIS_0_1_STAT_ERROR_BITS_EX    0x00922854 /* [RO] Per Extra Bit Lane Error Flags */
#define BCHP_DPFE_EDIS_0_1_STAT_ADDR_LAST        0x00922858 /* [RO] Last Address Accessed */
#define BCHP_DPFE_EDIS_0_1_STAT_ADDR_LAST_EXT    0x0092285c /* [RO] Last Address Accessed Extension */
#define BCHP_DPFE_EDIS_0_1_STAT_CLOCK_CYCLES     0x00922860 /* [RO] Clock Cycle Count While Processing */
#define BCHP_DPFE_EDIS_0_1_STAT_DEBUG            0x0092287c /* [RO] Debug State */
#define BCHP_DPFE_EDIS_0_1_STAT_DATA_PORT_0      0x00922880 /* [RW] Data Port Word 0 */
#define BCHP_DPFE_EDIS_0_1_STAT_DATA_PORT_1      0x00922884 /* [RW] Data Port Word 1 */
#define BCHP_DPFE_EDIS_0_1_STAT_DATA_PORT_2      0x00922888 /* [RW] Data Port Word 2 */
#define BCHP_DPFE_EDIS_0_1_STAT_DATA_PORT_3      0x0092288c /* [RW] Data Port Word 3 */
#define BCHP_DPFE_EDIS_0_1_STAT_DATA_PORT_4      0x00922890 /* [RW] Data Port Word 4 */
#define BCHP_DPFE_EDIS_0_1_STAT_DATA_PORT_5      0x00922894 /* [RW] Data Port Word 5 */
#define BCHP_DPFE_EDIS_0_1_STAT_DATA_PORT_6      0x00922898 /* [RW] Data Port Word 6 */
#define BCHP_DPFE_EDIS_0_1_STAT_DATA_PORT_7      0x0092289c /* [RW] Data Port Word 7 */
#define BCHP_DPFE_EDIS_0_1_STAT_DATA_PORT_8      0x009228a0 /* [RW] Data Port Word 8 */
#define BCHP_DPFE_EDIS_0_1_GEN_LFSR_STATE_0      0x009228c0 /* [RW] Generator LFSR 0 State */
#define BCHP_DPFE_EDIS_0_1_GEN_LFSR_STATE_1      0x009228c4 /* [RW] Generator LFSR 1 State */
#define BCHP_DPFE_EDIS_0_1_GEN_LFSR_STATE_2      0x009228c8 /* [RW] Generator LFSR 2 State */
#define BCHP_DPFE_EDIS_0_1_GEN_LFSR_STATE_3      0x009228cc /* [RW] Generator LFSR 3 State */
#define BCHP_DPFE_EDIS_0_1_GEN_CLOCK             0x009228d0 /* [RW] Generator Clock 0 and 1 State */
#define BCHP_DPFE_EDIS_0_1_GEN_PATTERN           0x009228d4 /* [RW] Generator Patterns 0 thru 3 State */
#define BCHP_DPFE_EDIS_0_1_BYTELANE_0_CTRL_LO    0x00922900 /* [RW] Byte Lane 0 Control Low Bits, for Bit Lanes 0 thru 3 */
#define BCHP_DPFE_EDIS_0_1_BYTELANE_0_CTRL_HI    0x00922904 /* [RW] Byte Lane 0 Control High Bits, for Bit Lanes 4 thru 7 */
#define BCHP_DPFE_EDIS_0_1_BYTELANE_1_CTRL_LO    0x00922908 /* [RW] Byte Lane 0 Control High Bits, for Bit Lanes 0 thru 3 */
#define BCHP_DPFE_EDIS_0_1_BYTELANE_1_CTRL_HI    0x0092290c /* [RW] Byte Lane 1 Control High Bits, for Bit Lanes 4 thru 7 */
#define BCHP_DPFE_EDIS_0_1_BYTELANE_2_CTRL_LO    0x00922910 /* [RW] Byte Lane 2 Control Low Bits, for Bit Lanes 0 thru 3 */
#define BCHP_DPFE_EDIS_0_1_BYTELANE_2_CTRL_HI    0x00922914 /* [RW] Byte Lane 2 Control High Bits, for Bit Lanes 4 thru 7 */
#define BCHP_DPFE_EDIS_0_1_BYTELANE_3_CTRL_LO    0x00922918 /* [RW] Byte Lane 3 Control Low Bits, for Bit Lanes 0 thru 3 */
#define BCHP_DPFE_EDIS_0_1_BYTELANE_3_CTRL_HI    0x0092291c /* [RW] Byte Lane 3 Control High Bits, for Bit Lanes 4 thru 7 */
#define BCHP_DPFE_EDIS_0_1_BYTELANE_4_CTRL_EX    0x00922920 /* [RW] Byte Lane 4 (Extra Nibble) Control Bits, for Bit Lanes 0 thru 3 */
#define BCHP_DPFE_EDIS_0_1_BYTELANE_0_STAT_LO    0x00922940 /* [RO] Byte Lane 0 Status Low Bits, for Bit Lanes 0 thru 3 */
#define BCHP_DPFE_EDIS_0_1_BYTELANE_0_STAT_HI    0x00922944 /* [RO] Byte Lane 0 Status High Bits, for Bit Lanes 4 thru 7 */
#define BCHP_DPFE_EDIS_0_1_BYTELANE_1_STAT_LO    0x00922948 /* [RO] Byte Lane 1 Status Low Bits, for Bit Lanes 0 thru 3 */
#define BCHP_DPFE_EDIS_0_1_BYTELANE_1_STAT_HI    0x0092294c /* [RO] Byte Lane 1 Status High Bits, for Bit Lanes 4 thru 7 */
#define BCHP_DPFE_EDIS_0_1_BYTELANE_2_STAT_LO    0x00922950 /* [RO] Byte Lane 2 Status Low Bits, for Bit Lanes 0 thru 3 */
#define BCHP_DPFE_EDIS_0_1_BYTELANE_2_STAT_HI    0x00922954 /* [RO] Byte Lane 2 Status High Bits, for Bit Lanes 4 thru 7 */
#define BCHP_DPFE_EDIS_0_1_BYTELANE_3_STAT_LO    0x00922958 /* [RO] Byte Lane 3 Status Low Bits, for Bit Lanes 0 thru 3 */
#define BCHP_DPFE_EDIS_0_1_BYTELANE_3_STAT_HI    0x0092295c /* [RO] Byte Lane 3 Status High Bits, for Bit Lanes 4 thru 7 */
#define BCHP_DPFE_EDIS_0_1_BYTELANE_4_STAT_EX    0x00922960 /* [RO] Byte Lane 4 (Extra Nibble) Status Bits, for Bit Lanes 0 thru 3 */

#endif /* #ifndef BCHP_DPFE_EDIS_0_1_H__ */

/* End of File */
