#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x17a1630 .scope module, "pc" "pc" 2 1;
 .timescale -9 -9;
v0x17346a0_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x17d8ed0_0 .var "currPC", 31 0;
v0x17d8f70_0 .net "nextPC", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
E_0x17a3a10 .event posedge, v0x17346a0_0;
S_0x179c9e0 .scope module, "test" "test" 3 1;
 .timescale -9 -9;
v0x17e8300_0 .var "clk", 0 0;
S_0x17d9010 .scope module, "cpu" "cpu" 3 4, 4 2, S_0x179c9e0;
 .timescale -9 -9;
L_0x17f7080 .functor AND 1, v0x17e17c0_0, L_0x17f6f90, C4<1>, C4<1>;
L_0x17f74c0 .functor AND 1, v0x17e17c0_0, L_0x17f7420, C4<1>, C4<1>;
v0x17e4e50_0 .net "ALUControlD", 2 0, v0x17e1740_0; 1 drivers
v0x17e4f20_0 .net "ALUControlE", 2 0, v0x17de3d0_0; 1 drivers
v0x17e4ff0_0 .net "ALUOutE", 31 0, v0x17dcfd0_0; 1 drivers
v0x17e50c0_0 .net "ALUOutM", 31 0, v0x17dc200_0; 1 drivers
v0x17e5140_0 .net "ALUOutW", 31 0, v0x17da990_0; 1 drivers
v0x17e5210_0 .net "ALUSrcD", 0 0, v0x17e16a0_0; 1 drivers
v0x17e5320_0 .net "ALUSrcE", 0 0, v0x17de5e0_0; 1 drivers
v0x17e53f0_0 .net "BranchD", 0 0, v0x17e17c0_0; 1 drivers
v0x17e54c0_0 .net "EqualD1", 31 0, v0x17e0840_0; 1 drivers
v0x17e5540_0 .net "EqualD2", 31 0, v0x17e0470_0; 1 drivers
v0x17e5620_0 .net "FlushE", 0 0, v0x17d9390_0; 1 drivers
v0x17e56a0_0 .net "ForwardAD", 0 0, v0x17d9430_0; 1 drivers
v0x17e57e0_0 .net "ForwardAE", 1 0, v0x17d94d0_0; 1 drivers
v0x17e58b0_0 .net "ForwardBD", 0 0, v0x17d9580_0; 1 drivers
v0x17e5a00_0 .net "ForwardBE", 1 0, v0x17d9620_0; 1 drivers
v0x17e5ad0_0 .net "Jump", 0 0, v0x17e1890_0; 1 drivers
v0x17e5930_0 .net "MemRead", 0 0, v0x17e1910_0; 1 drivers
v0x17e5c30_0 .net "MemWriteD", 0 0, v0x17e1a10_0; 1 drivers
v0x17e5d50_0 .net "MemWriteE", 0 0, v0x17deb40_0; 1 drivers
v0x17e5e20_0 .net "MemWriteM", 0 0, v0x17dc640_0; 1 drivers
v0x17e5f50_0 .net "MemtoRegD", 0 0, v0x17e1990_0; 1 drivers
v0x17e5fd0_0 .net "MemtoRegE", 0 0, v0x17de9c0_0; 1 drivers
v0x17e5ea0_0 .net "MemtoRegM", 0 0, v0x17dc470_0; 1 drivers
v0x17e6110_0 .net "MemtoRegW", 0 0, v0x17dac50_0; 1 drivers
v0x17e6260_0 .net "PC", 31 0, v0x17e4cf0_0; 1 drivers
v0x17e62e0_0 .net "PCBranchD", 31 0, v0x17dfea0_0; 1 drivers
v0x17e61e0_0 .net "PCF", 31 0, v0x17e4900_0; 1 drivers
v0x17e6490_0 .net "PCPlus4D", 31 0, v0x17e2320_0; 1 drivers
v0x17e63b0_0 .net "PCPlus4F", 31 0, v0x17e2770_0; 1 drivers
v0x17e6600_0 .net "RD1_D", 31 0, v0x17e0bf0_0; 1 drivers
v0x17e6510_0 .net "RD1_E", 31 0, v0x17dec40_0; 1 drivers
v0x17e6780_0 .net "RD2_D", 31 0, v0x17e0c90_0; 1 drivers
v0x17e6680_0 .net "RD2_E", 31 0, v0x17df030_0; 1 drivers
v0x17e6910_0 .net "RdD", 4 0, L_0x17f6950; 1 drivers
v0x17e6800_0 .net "RdE", 4 0, v0x17ded60_0; 1 drivers
v0x17e6ab0_0 .net "ReadDataM", 31 0, L_0x17f88c0; 1 drivers
v0x17e69e0_0 .net "ReadDataW", 31 0, v0x17dae00_0; 1 drivers
v0x17e6c60_0 .net "RegDstD", 0 0, v0x17e1ac0_0; 1 drivers
v0x17e6b80_0 .net "RegDstE", 0 0, v0x17df1e0_0; 1 drivers
v0x17e6e20_0 .net "RegWriteD", 0 0, v0x17e1bc0_0; 1 drivers
v0x17e6d30_0 .net "RegWriteE", 0 0, v0x17df550_0; 1 drivers
v0x17e6ff0_0 .net "RegWriteM", 0 0, v0x17dc830_0; 1 drivers
v0x17e6ea0_0 .net "RegWriteW", 0 0, v0x17dafb0_0; 1 drivers
v0x17e6f20_0 .net "ResultW", 31 0, v0x17da6e0_0; 1 drivers
v0x17e7270_0 .net "RsD", 4 0, L_0x17f6dc0; 1 drivers
v0x17e72f0_0 .net "RsE", 4 0, v0x17df5d0_0; 1 drivers
v0x17e7070_0 .net "RtD", 4 0, L_0x17f6ef0; 1 drivers
v0x17e7140_0 .net "RtE", 4 0, v0x17df9d0_0; 1 drivers
v0x17e7500_0 .net "SignImmD", 31 0, v0x17dffa0_0; 1 drivers
v0x17e7580_0 .net "SignImmE", 31 0, v0x17dfa50_0; 1 drivers
v0x17e73c0_0 .net "SrcAE", 31 0, v0x17dde30_0; 1 drivers
v0x17e77a0_0 .net "SrcBE", 31 0, v0x17dd460_0; 1 drivers
v0x17e7600_0 .net "StallD", 0 0, v0x17d9e40_0; 1 drivers
v0x17e76d0_0 .net "StallF", 0 0, v0x17d9d00_0; 1 drivers
v0x17e79e0_0 .net "Std_Out", 31 0, L_0x17dcc00; 1 drivers
v0x17e7ab0_0 .net "Std_Out_Address", 31 0, v0x17e1230_0; 1 drivers
v0x17e7870_0 .net "Syscall_Info", 31 0, v0x17e1350_0; 1 drivers
v0x17e7940_0 .net "WriteDataE", 31 0, v0x17dd900_0; 1 drivers
v0x17e7d10_0 .net "WriteDataM", 31 0, v0x17dc9b0_0; 1 drivers
v0x17e7de0_0 .net "WriteRegE", 4 0, v0x17de1e0_0; 1 drivers
v0x17e7b30_0 .net "WriteRegM", 4 0, v0x17dca30_0; 1 drivers
v0x17e7bb0_0 .net "WriteRegW", 4 0, v0x17db190_0; 1 drivers
v0x17e7c30_0 .net *"_s12", 0 0, L_0x17f7420; 1 drivers
v0x17e8060_0 .net *"_s6", 0 0, L_0x17f6f90; 1 drivers
v0x17e7e60_0 .net "clk", 0 0, v0x17e8300_0; 1 drivers
v0x17e7ee0_0 .net "instrD", 31 0, v0x17e21c0_0; 1 drivers
v0x17e7fb0_0 .net "instrF", 31 0, v0x17e4570_0; 1 drivers
L_0x17f6950 .part v0x17e21c0_0, 11, 5;
L_0x17f6dc0 .part v0x17e21c0_0, 21, 5;
L_0x17f6ef0 .part v0x17e21c0_0, 16, 5;
L_0x17f6f90 .cmp/eq 32, v0x17e0840_0, v0x17e0470_0;
L_0x17f7230 .part v0x17e4900_0, 2, 30;
L_0x17f7420 .cmp/eq 32, v0x17e0840_0, v0x17e0470_0;
L_0x17f79b0 .part v0x17e21c0_0, 21, 5;
L_0x17f7a50 .part v0x17e21c0_0, 16, 5;
L_0x17f7af0 .part v0x17e21c0_0, 0, 16;
S_0x17e4a60 .scope module, "mux_if" "mux_ini" 4 86, 5 9, S_0x17d9010;
 .timescale -9 -9;
v0x17e4b80_0 .alias "in1", 31 0, v0x17e63b0_0;
v0x17e4c70_0 .alias "in2", 31 0, v0x17e62e0_0;
v0x17e4cf0_0 .var "out", 31 0;
v0x17e4da0_0 .net "select", 0 0, L_0x17f7080; 1 drivers
E_0x17e4b50 .event edge, v0x17e4da0_0, v0x17e2420_0, v0x17dfea0_0;
S_0x17e4620 .scope module, "if_reg" "if_reg" 4 90, 6 1, S_0x17d9010;
 .timescale -9 -9;
v0x17e4710_0 .alias "clk", 0 0, v0x17e7e60_0;
v0x17e47b0_0 .alias "pcadd", 31 0, v0x17e6260_0;
v0x17e4850_0 .alias "pcfetch", 31 0, v0x17e61e0_0;
v0x17e4900_0 .var "pcreg", 31 0;
v0x17e49b0_0 .alias "stallf", 0 0, v0x17e76d0_0;
S_0x17e2820 .scope module, "im" "inst_memory" 4 94, 7 1, S_0x17d9010;
 .timescale -9 -9;
v0x17e2de0_0 .alias "memout", 31 0, v0x17e7fb0_0;
v0x17e2e60 .array "mymem", 1048720 1048576, 31 0;
v0x17e44d0_0 .net "read_addr", 29 0, L_0x17f7230; 1 drivers
v0x17e4570_0 .var "regout", 31 0;
v0x17e2e60_0 .array/port v0x17e2e60, 0;
v0x17e2e60_1 .array/port v0x17e2e60, 1;
v0x17e2e60_2 .array/port v0x17e2e60, 2;
E_0x17e2910/0 .event edge, v0x17e44d0_0, v0x17e2e60_0, v0x17e2e60_1, v0x17e2e60_2;
v0x17e2e60_3 .array/port v0x17e2e60, 3;
v0x17e2e60_4 .array/port v0x17e2e60, 4;
v0x17e2e60_5 .array/port v0x17e2e60, 5;
v0x17e2e60_6 .array/port v0x17e2e60, 6;
E_0x17e2910/1 .event edge, v0x17e2e60_3, v0x17e2e60_4, v0x17e2e60_5, v0x17e2e60_6;
v0x17e2e60_7 .array/port v0x17e2e60, 7;
v0x17e2e60_8 .array/port v0x17e2e60, 8;
v0x17e2e60_9 .array/port v0x17e2e60, 9;
v0x17e2e60_10 .array/port v0x17e2e60, 10;
E_0x17e2910/2 .event edge, v0x17e2e60_7, v0x17e2e60_8, v0x17e2e60_9, v0x17e2e60_10;
v0x17e2e60_11 .array/port v0x17e2e60, 11;
v0x17e2e60_12 .array/port v0x17e2e60, 12;
v0x17e2e60_13 .array/port v0x17e2e60, 13;
v0x17e2e60_14 .array/port v0x17e2e60, 14;
E_0x17e2910/3 .event edge, v0x17e2e60_11, v0x17e2e60_12, v0x17e2e60_13, v0x17e2e60_14;
v0x17e2e60_15 .array/port v0x17e2e60, 15;
v0x17e2e60_16 .array/port v0x17e2e60, 16;
v0x17e2e60_17 .array/port v0x17e2e60, 17;
v0x17e2e60_18 .array/port v0x17e2e60, 18;
E_0x17e2910/4 .event edge, v0x17e2e60_15, v0x17e2e60_16, v0x17e2e60_17, v0x17e2e60_18;
v0x17e2e60_19 .array/port v0x17e2e60, 19;
v0x17e2e60_20 .array/port v0x17e2e60, 20;
v0x17e2e60_21 .array/port v0x17e2e60, 21;
v0x17e2e60_22 .array/port v0x17e2e60, 22;
E_0x17e2910/5 .event edge, v0x17e2e60_19, v0x17e2e60_20, v0x17e2e60_21, v0x17e2e60_22;
v0x17e2e60_23 .array/port v0x17e2e60, 23;
v0x17e2e60_24 .array/port v0x17e2e60, 24;
v0x17e2e60_25 .array/port v0x17e2e60, 25;
v0x17e2e60_26 .array/port v0x17e2e60, 26;
E_0x17e2910/6 .event edge, v0x17e2e60_23, v0x17e2e60_24, v0x17e2e60_25, v0x17e2e60_26;
v0x17e2e60_27 .array/port v0x17e2e60, 27;
v0x17e2e60_28 .array/port v0x17e2e60, 28;
v0x17e2e60_29 .array/port v0x17e2e60, 29;
v0x17e2e60_30 .array/port v0x17e2e60, 30;
E_0x17e2910/7 .event edge, v0x17e2e60_27, v0x17e2e60_28, v0x17e2e60_29, v0x17e2e60_30;
v0x17e2e60_31 .array/port v0x17e2e60, 31;
v0x17e2e60_32 .array/port v0x17e2e60, 32;
v0x17e2e60_33 .array/port v0x17e2e60, 33;
v0x17e2e60_34 .array/port v0x17e2e60, 34;
E_0x17e2910/8 .event edge, v0x17e2e60_31, v0x17e2e60_32, v0x17e2e60_33, v0x17e2e60_34;
v0x17e2e60_35 .array/port v0x17e2e60, 35;
v0x17e2e60_36 .array/port v0x17e2e60, 36;
v0x17e2e60_37 .array/port v0x17e2e60, 37;
v0x17e2e60_38 .array/port v0x17e2e60, 38;
E_0x17e2910/9 .event edge, v0x17e2e60_35, v0x17e2e60_36, v0x17e2e60_37, v0x17e2e60_38;
v0x17e2e60_39 .array/port v0x17e2e60, 39;
v0x17e2e60_40 .array/port v0x17e2e60, 40;
v0x17e2e60_41 .array/port v0x17e2e60, 41;
v0x17e2e60_42 .array/port v0x17e2e60, 42;
E_0x17e2910/10 .event edge, v0x17e2e60_39, v0x17e2e60_40, v0x17e2e60_41, v0x17e2e60_42;
v0x17e2e60_43 .array/port v0x17e2e60, 43;
v0x17e2e60_44 .array/port v0x17e2e60, 44;
v0x17e2e60_45 .array/port v0x17e2e60, 45;
v0x17e2e60_46 .array/port v0x17e2e60, 46;
E_0x17e2910/11 .event edge, v0x17e2e60_43, v0x17e2e60_44, v0x17e2e60_45, v0x17e2e60_46;
v0x17e2e60_47 .array/port v0x17e2e60, 47;
v0x17e2e60_48 .array/port v0x17e2e60, 48;
v0x17e2e60_49 .array/port v0x17e2e60, 49;
v0x17e2e60_50 .array/port v0x17e2e60, 50;
E_0x17e2910/12 .event edge, v0x17e2e60_47, v0x17e2e60_48, v0x17e2e60_49, v0x17e2e60_50;
v0x17e2e60_51 .array/port v0x17e2e60, 51;
v0x17e2e60_52 .array/port v0x17e2e60, 52;
v0x17e2e60_53 .array/port v0x17e2e60, 53;
v0x17e2e60_54 .array/port v0x17e2e60, 54;
E_0x17e2910/13 .event edge, v0x17e2e60_51, v0x17e2e60_52, v0x17e2e60_53, v0x17e2e60_54;
v0x17e2e60_55 .array/port v0x17e2e60, 55;
v0x17e2e60_56 .array/port v0x17e2e60, 56;
v0x17e2e60_57 .array/port v0x17e2e60, 57;
v0x17e2e60_58 .array/port v0x17e2e60, 58;
E_0x17e2910/14 .event edge, v0x17e2e60_55, v0x17e2e60_56, v0x17e2e60_57, v0x17e2e60_58;
v0x17e2e60_59 .array/port v0x17e2e60, 59;
v0x17e2e60_60 .array/port v0x17e2e60, 60;
v0x17e2e60_61 .array/port v0x17e2e60, 61;
v0x17e2e60_62 .array/port v0x17e2e60, 62;
E_0x17e2910/15 .event edge, v0x17e2e60_59, v0x17e2e60_60, v0x17e2e60_61, v0x17e2e60_62;
v0x17e2e60_63 .array/port v0x17e2e60, 63;
v0x17e2e60_64 .array/port v0x17e2e60, 64;
v0x17e2e60_65 .array/port v0x17e2e60, 65;
v0x17e2e60_66 .array/port v0x17e2e60, 66;
E_0x17e2910/16 .event edge, v0x17e2e60_63, v0x17e2e60_64, v0x17e2e60_65, v0x17e2e60_66;
v0x17e2e60_67 .array/port v0x17e2e60, 67;
v0x17e2e60_68 .array/port v0x17e2e60, 68;
v0x17e2e60_69 .array/port v0x17e2e60, 69;
v0x17e2e60_70 .array/port v0x17e2e60, 70;
E_0x17e2910/17 .event edge, v0x17e2e60_67, v0x17e2e60_68, v0x17e2e60_69, v0x17e2e60_70;
v0x17e2e60_71 .array/port v0x17e2e60, 71;
v0x17e2e60_72 .array/port v0x17e2e60, 72;
v0x17e2e60_73 .array/port v0x17e2e60, 73;
v0x17e2e60_74 .array/port v0x17e2e60, 74;
E_0x17e2910/18 .event edge, v0x17e2e60_71, v0x17e2e60_72, v0x17e2e60_73, v0x17e2e60_74;
v0x17e2e60_75 .array/port v0x17e2e60, 75;
v0x17e2e60_76 .array/port v0x17e2e60, 76;
v0x17e2e60_77 .array/port v0x17e2e60, 77;
v0x17e2e60_78 .array/port v0x17e2e60, 78;
E_0x17e2910/19 .event edge, v0x17e2e60_75, v0x17e2e60_76, v0x17e2e60_77, v0x17e2e60_78;
v0x17e2e60_79 .array/port v0x17e2e60, 79;
v0x17e2e60_80 .array/port v0x17e2e60, 80;
v0x17e2e60_81 .array/port v0x17e2e60, 81;
v0x17e2e60_82 .array/port v0x17e2e60, 82;
E_0x17e2910/20 .event edge, v0x17e2e60_79, v0x17e2e60_80, v0x17e2e60_81, v0x17e2e60_82;
v0x17e2e60_83 .array/port v0x17e2e60, 83;
v0x17e2e60_84 .array/port v0x17e2e60, 84;
v0x17e2e60_85 .array/port v0x17e2e60, 85;
v0x17e2e60_86 .array/port v0x17e2e60, 86;
E_0x17e2910/21 .event edge, v0x17e2e60_83, v0x17e2e60_84, v0x17e2e60_85, v0x17e2e60_86;
v0x17e2e60_87 .array/port v0x17e2e60, 87;
v0x17e2e60_88 .array/port v0x17e2e60, 88;
v0x17e2e60_89 .array/port v0x17e2e60, 89;
v0x17e2e60_90 .array/port v0x17e2e60, 90;
E_0x17e2910/22 .event edge, v0x17e2e60_87, v0x17e2e60_88, v0x17e2e60_89, v0x17e2e60_90;
v0x17e2e60_91 .array/port v0x17e2e60, 91;
v0x17e2e60_92 .array/port v0x17e2e60, 92;
v0x17e2e60_93 .array/port v0x17e2e60, 93;
v0x17e2e60_94 .array/port v0x17e2e60, 94;
E_0x17e2910/23 .event edge, v0x17e2e60_91, v0x17e2e60_92, v0x17e2e60_93, v0x17e2e60_94;
v0x17e2e60_95 .array/port v0x17e2e60, 95;
v0x17e2e60_96 .array/port v0x17e2e60, 96;
v0x17e2e60_97 .array/port v0x17e2e60, 97;
v0x17e2e60_98 .array/port v0x17e2e60, 98;
E_0x17e2910/24 .event edge, v0x17e2e60_95, v0x17e2e60_96, v0x17e2e60_97, v0x17e2e60_98;
v0x17e2e60_99 .array/port v0x17e2e60, 99;
v0x17e2e60_100 .array/port v0x17e2e60, 100;
v0x17e2e60_101 .array/port v0x17e2e60, 101;
v0x17e2e60_102 .array/port v0x17e2e60, 102;
E_0x17e2910/25 .event edge, v0x17e2e60_99, v0x17e2e60_100, v0x17e2e60_101, v0x17e2e60_102;
v0x17e2e60_103 .array/port v0x17e2e60, 103;
v0x17e2e60_104 .array/port v0x17e2e60, 104;
v0x17e2e60_105 .array/port v0x17e2e60, 105;
v0x17e2e60_106 .array/port v0x17e2e60, 106;
E_0x17e2910/26 .event edge, v0x17e2e60_103, v0x17e2e60_104, v0x17e2e60_105, v0x17e2e60_106;
v0x17e2e60_107 .array/port v0x17e2e60, 107;
v0x17e2e60_108 .array/port v0x17e2e60, 108;
v0x17e2e60_109 .array/port v0x17e2e60, 109;
v0x17e2e60_110 .array/port v0x17e2e60, 110;
E_0x17e2910/27 .event edge, v0x17e2e60_107, v0x17e2e60_108, v0x17e2e60_109, v0x17e2e60_110;
v0x17e2e60_111 .array/port v0x17e2e60, 111;
v0x17e2e60_112 .array/port v0x17e2e60, 112;
v0x17e2e60_113 .array/port v0x17e2e60, 113;
v0x17e2e60_114 .array/port v0x17e2e60, 114;
E_0x17e2910/28 .event edge, v0x17e2e60_111, v0x17e2e60_112, v0x17e2e60_113, v0x17e2e60_114;
v0x17e2e60_115 .array/port v0x17e2e60, 115;
v0x17e2e60_116 .array/port v0x17e2e60, 116;
v0x17e2e60_117 .array/port v0x17e2e60, 117;
v0x17e2e60_118 .array/port v0x17e2e60, 118;
E_0x17e2910/29 .event edge, v0x17e2e60_115, v0x17e2e60_116, v0x17e2e60_117, v0x17e2e60_118;
v0x17e2e60_119 .array/port v0x17e2e60, 119;
v0x17e2e60_120 .array/port v0x17e2e60, 120;
v0x17e2e60_121 .array/port v0x17e2e60, 121;
v0x17e2e60_122 .array/port v0x17e2e60, 122;
E_0x17e2910/30 .event edge, v0x17e2e60_119, v0x17e2e60_120, v0x17e2e60_121, v0x17e2e60_122;
v0x17e2e60_123 .array/port v0x17e2e60, 123;
v0x17e2e60_124 .array/port v0x17e2e60, 124;
v0x17e2e60_125 .array/port v0x17e2e60, 125;
v0x17e2e60_126 .array/port v0x17e2e60, 126;
E_0x17e2910/31 .event edge, v0x17e2e60_123, v0x17e2e60_124, v0x17e2e60_125, v0x17e2e60_126;
v0x17e2e60_127 .array/port v0x17e2e60, 127;
v0x17e2e60_128 .array/port v0x17e2e60, 128;
v0x17e2e60_129 .array/port v0x17e2e60, 129;
v0x17e2e60_130 .array/port v0x17e2e60, 130;
E_0x17e2910/32 .event edge, v0x17e2e60_127, v0x17e2e60_128, v0x17e2e60_129, v0x17e2e60_130;
v0x17e2e60_131 .array/port v0x17e2e60, 131;
v0x17e2e60_132 .array/port v0x17e2e60, 132;
v0x17e2e60_133 .array/port v0x17e2e60, 133;
v0x17e2e60_134 .array/port v0x17e2e60, 134;
E_0x17e2910/33 .event edge, v0x17e2e60_131, v0x17e2e60_132, v0x17e2e60_133, v0x17e2e60_134;
v0x17e2e60_135 .array/port v0x17e2e60, 135;
v0x17e2e60_136 .array/port v0x17e2e60, 136;
v0x17e2e60_137 .array/port v0x17e2e60, 137;
v0x17e2e60_138 .array/port v0x17e2e60, 138;
E_0x17e2910/34 .event edge, v0x17e2e60_135, v0x17e2e60_136, v0x17e2e60_137, v0x17e2e60_138;
v0x17e2e60_139 .array/port v0x17e2e60, 139;
v0x17e2e60_140 .array/port v0x17e2e60, 140;
v0x17e2e60_141 .array/port v0x17e2e60, 141;
v0x17e2e60_142 .array/port v0x17e2e60, 142;
E_0x17e2910/35 .event edge, v0x17e2e60_139, v0x17e2e60_140, v0x17e2e60_141, v0x17e2e60_142;
v0x17e2e60_143 .array/port v0x17e2e60, 143;
v0x17e2e60_144 .array/port v0x17e2e60, 144;
E_0x17e2910/36 .event edge, v0x17e2e60_143, v0x17e2e60_144;
E_0x17e2910 .event/or E_0x17e2910/0, E_0x17e2910/1, E_0x17e2910/2, E_0x17e2910/3, E_0x17e2910/4, E_0x17e2910/5, E_0x17e2910/6, E_0x17e2910/7, E_0x17e2910/8, E_0x17e2910/9, E_0x17e2910/10, E_0x17e2910/11, E_0x17e2910/12, E_0x17e2910/13, E_0x17e2910/14, E_0x17e2910/15, E_0x17e2910/16, E_0x17e2910/17, E_0x17e2910/18, E_0x17e2910/19, E_0x17e2910/20, E_0x17e2910/21, E_0x17e2910/22, E_0x17e2910/23, E_0x17e2910/24, E_0x17e2910/25, E_0x17e2910/26, E_0x17e2910/27, E_0x17e2910/28, E_0x17e2910/29, E_0x17e2910/30, E_0x17e2910/31, E_0x17e2910/32, E_0x17e2910/33, E_0x17e2910/34, E_0x17e2910/35, E_0x17e2910/36;
S_0x17e25d0 .scope module, "add4" "add4" 4 97, 8 1, S_0x17d9010;
 .timescale 0 0;
v0x17e26f0_0 .alias "inval", 31 0, v0x17e61e0_0;
v0x17e2770_0 .var "outval", 31 0;
E_0x17e26c0 .event edge, v0x17e26f0_0;
S_0x17e1fd0 .scope module, "id_reg" "id_reg" 4 102, 9 1, S_0x17d9010;
 .timescale -9 -9;
v0x17e20c0_0 .alias "clk", 0 0, v0x17e7e60_0;
v0x17e2140_0 .net "clr", 0 0, L_0x17f74c0; 1 drivers
v0x17e21c0_0 .var "instr", 31 0;
v0x17e2240_0 .alias "instrD", 31 0, v0x17e7ee0_0;
v0x17e2320_0 .var "pcp4", 31 0;
v0x17e23a0_0 .alias "pcp4D", 31 0, v0x17e6490_0;
v0x17e2420_0 .alias "pcp4f", 31 0, v0x17e63b0_0;
v0x17e24a0_0 .alias "rd", 31 0, v0x17e7fb0_0;
v0x17e2520_0 .alias "stalld", 0 0, v0x17e7600_0;
S_0x17e1570 .scope module, "control" "control" 4 109, 10 3, S_0x17d9010;
 .timescale 0 0;
v0x17e16a0_0 .var "ALUSrc", 0 0;
v0x17e1740_0 .var "ALUop", 2 0;
v0x17e17c0_0 .var "Branch", 0 0;
v0x17e1890_0 .var "Jump", 0 0;
v0x17e1910_0 .var "MemRead", 0 0;
v0x17e1990_0 .var "MemToReg", 0 0;
v0x17e1a10_0 .var "MemWrite", 0 0;
v0x17e1ac0_0 .var "RegDst", 0 0;
v0x17e1bc0_0 .var "RegWrite", 0 0;
v0x17e1c70_0 .net "funct", 5 0, L_0x17f75c0; 1 drivers
v0x17e1cf0_0 .alias "instr", 31 0, v0x17e7ee0_0;
v0x17e1d70_0 .net "opcode", 5 0, L_0x17f7520; 1 drivers
v0x17e1df0_0 .alias "str", 31 0, v0x17e79e0_0;
v0x17e1ea0_0 .alias "vreg", 31 0, v0x17e7870_0;
E_0x17db450 .event edge, v0x17e1cf0_0;
L_0x17f7520 .part v0x17e21c0_0, 26, 6;
L_0x17f75c0 .part v0x17e21c0_0, 0, 6;
S_0x17e09a0 .scope module, "registers" "registers" 4 121, 11 1, S_0x17d9010;
 .timescale -9 -9;
v0x17e0ac0_0 .alias "clk", 0 0, v0x17e7e60_0;
v0x17e0bf0_0 .var "data1", 31 0;
v0x17e0c90_0 .var "data2", 31 0;
v0x17e0d30_0 .alias "read_data_1", 31 0, v0x17e6600_0;
v0x17e0de0_0 .alias "read_data_2", 31 0, v0x17e6780_0;
v0x17e0eb0_0 .net "read_reg_1", 4 0, L_0x17f79b0; 1 drivers
v0x17e0f70_0 .net "read_reg_2", 4 0, L_0x17f7a50; 1 drivers
v0x17e1010_0 .alias "reg_write", 0 0, v0x17e6ea0_0;
v0x17e1130 .array "register_file", 0 31, 31 0;
v0x17e11b0_0 .alias "std_out_address", 31 0, v0x17e7ab0_0;
v0x17e1230_0 .var "str_addr", 31 0;
v0x17e12b0_0 .alias "sys_call_reg", 31 0, v0x17e7870_0;
v0x17e1350_0 .var "v0", 31 0;
v0x17e13f0_0 .alias "write_data", 31 0, v0x17e6f20_0;
v0x17e14f0_0 .alias "write_reg", 4 0, v0x17e7bb0_0;
E_0x17e0a90 .event negedge, v0x17daba0_0;
S_0x17e05d0 .scope module, "mux_id1" "mux" 4 131, 5 1, S_0x17d9010;
 .timescale -9 -9;
v0x17e06f0_0 .alias "in1", 31 0, v0x17e6600_0;
v0x17e07c0_0 .alias "in2", 31 0, v0x17e50c0_0;
v0x17e0840_0 .var "out", 31 0;
v0x17e08c0_0 .alias "select", 0 0, v0x17e56a0_0;
E_0x17e06c0 .event edge, v0x17d9430_0, v0x17dee90_0, v0x17daa50_0;
S_0x17e01f0 .scope module, "mux_id2" "mux" 4 135, 5 1, S_0x17d9010;
 .timescale -9 -9;
v0x17e0320_0 .alias "in1", 31 0, v0x17e6780_0;
v0x17e03f0_0 .alias "in2", 31 0, v0x17e50c0_0;
v0x17e0470_0 .var "out", 31 0;
v0x17e04f0_0 .alias "select", 0 0, v0x17e58b0_0;
E_0x17e00a0 .event edge, v0x17d9580_0, v0x17def10_0, v0x17daa50_0;
S_0x17dfdb0 .scope module, "multi" "idmultipurpose" 4 139, 8 6, S_0x17d9010;
 .timescale 0 0;
v0x17dfea0_0 .var "PCBranchD", 31 0;
v0x17dff20_0 .alias "PCPlus4D", 31 0, v0x17e6490_0;
v0x17dffa0_0 .var "SignImmD", 31 0;
v0x17e0020_0 .var "extended", 31 0;
v0x17e00d0_0 .net "inst_low_16", 15 0, L_0x17f7af0; 1 drivers
v0x17e0150_0 .var "left_shift", 31 0;
E_0x17df970 .event edge, v0x17e00d0_0, v0x17e0020_0, v0x17e0150_0, v0x17dff20_0;
S_0x17de2e0 .scope module, "ex_reg" "ex_reg" 4 146, 12 1, S_0x17d9010;
 .timescale -9 -9;
v0x17de3d0_0 .var "alucontrol", 2 0;
v0x17de490_0 .alias "alucontrold", 2 0, v0x17e4e50_0;
v0x17de530_0 .alias "alucontrole", 2 0, v0x17e4f20_0;
v0x17de5e0_0 .var "alusrc", 0 0;
v0x17de690_0 .alias "alusrcd", 0 0, v0x17e5210_0;
v0x17de710_0 .alias "alusrce", 0 0, v0x17e5320_0;
v0x17de790_0 .alias "branchd", 0 0, v0x17e53f0_0;
v0x17de840_0 .alias "clk", 0 0, v0x17e7e60_0;
v0x17de910_0 .alias "flushe", 0 0, v0x17e5620_0;
v0x17de9c0_0 .var "memtoreg", 0 0;
v0x17dea40_0 .alias "memtoregd", 0 0, v0x17e5f50_0;
v0x17deac0_0 .alias "memtorege", 0 0, v0x17e5fd0_0;
v0x17deb40_0 .var "memwrite", 0 0;
v0x17debc0_0 .alias "memwrited", 0 0, v0x17e5c30_0;
v0x17dece0_0 .alias "memwritee", 0 0, v0x17e5d50_0;
v0x17ded60_0 .var "rd", 4 0;
v0x17dec40_0 .var "rd1", 31 0;
v0x17dee90_0 .alias "rd1d", 31 0, v0x17e6600_0;
v0x17defb0_0 .alias "rd1e", 31 0, v0x17e6510_0;
v0x17df030_0 .var "rd2", 31 0;
v0x17def10_0 .alias "rd2d", 31 0, v0x17e6780_0;
v0x17df160_0 .alias "rd2e", 31 0, v0x17e6680_0;
v0x17df0b0_0 .alias "rdd", 4 0, v0x17e6910_0;
v0x17df2a0_0 .alias "rde", 4 0, v0x17e6800_0;
v0x17df1e0_0 .var "regdst", 0 0;
v0x17df3f0_0 .alias "regdstd", 0 0, v0x17e6c60_0;
v0x17df320_0 .alias "regdste", 0 0, v0x17e6b80_0;
v0x17df550_0 .var "regwrite", 0 0;
v0x17df470_0 .alias "regwrited", 0 0, v0x17e6e20_0;
v0x17df6c0_0 .alias "regwritee", 0 0, v0x17e6d30_0;
v0x17df5d0_0 .var "rs", 4 0;
v0x17df840_0 .alias "rsd", 4 0, v0x17e7270_0;
v0x17df740_0 .alias "rse", 4 0, v0x17e72f0_0;
v0x17df9d0_0 .var "rt", 4 0;
v0x17df8c0_0 .alias "rtd", 4 0, v0x17e7070_0;
v0x17dfb70_0 .alias "rte", 4 0, v0x17e7140_0;
v0x17dfa50_0 .var "signimm", 31 0;
v0x17dfad0_0 .alias "signimmd", 31 0, v0x17e7500_0;
v0x17dfd30_0 .alias "signimme", 31 0, v0x17e7580_0;
S_0x17ddf90 .scope module, "mux_ex1" "mux_5" 4 173, 5 21, S_0x17d9010;
 .timescale -9 -9;
v0x17de0b0_0 .alias "in1", 4 0, v0x17e7140_0;
v0x17de160_0 .alias "in2", 4 0, v0x17e6800_0;
v0x17de1e0_0 .var "out", 4 0;
v0x17de260_0 .alias "select", 0 0, v0x17e6b80_0;
E_0x17de080 .event edge, v0x17de260_0, v0x17d9da0_0, v0x17de160_0;
S_0x17dda80 .scope module, "mux_ex2" "threemux" 4 177, 5 30, S_0x17d9010;
 .timescale -9 -9;
v0x17ddbd0_0 .alias "in1", 31 0, v0x17e6510_0;
v0x17ddc50_0 .alias "in2", 31 0, v0x17e6f20_0;
v0x17ddd20_0 .alias "in3", 31 0, v0x17e50c0_0;
v0x17dde30_0 .var "out", 31 0;
v0x17ddee0_0 .alias "select", 1 0, v0x17e57e0_0;
E_0x17ddb70 .event edge, v0x17d94d0_0, v0x17ddbd0_0, v0x17da6e0_0, v0x17daa50_0;
S_0x17dd5c0 .scope module, "mux_ex3" "threemux" 4 182, 5 30, S_0x17d9010;
 .timescale -9 -9;
v0x17dd710_0 .alias "in1", 31 0, v0x17e6680_0;
v0x17dd7d0_0 .alias "in2", 31 0, v0x17e6f20_0;
v0x17dd880_0 .alias "in3", 31 0, v0x17e50c0_0;
v0x17dd900_0 .var "out", 31 0;
v0x17dda00_0 .alias "select", 1 0, v0x17e5a00_0;
E_0x17dd6b0 .event edge, v0x17d9620_0, v0x17dd710_0, v0x17da6e0_0, v0x17daa50_0;
S_0x17dd1b0 .scope module, "mux_ex4" "mux" 4 187, 5 1, S_0x17d9010;
 .timescale -9 -9;
v0x17dd310_0 .alias "in1", 31 0, v0x17e7940_0;
v0x17dd3e0_0 .alias "in2", 31 0, v0x17e7580_0;
v0x17dd460_0 .var "out", 31 0;
v0x17dd510_0 .alias "select", 0 0, v0x17e5320_0;
E_0x17dd2a0 .event edge, v0x17dd510_0, v0x17dcab0_0, v0x17dd3e0_0;
S_0x17dce00 .scope module, "alu" "ALU" 4 191, 13 1, S_0x17d9010;
 .timescale 0 0;
v0x17dcf10_0 .alias "ALU_control", 2 0, v0x17e4f20_0;
v0x17dcfd0_0 .var "ALU_result", 31 0;
v0x17dd080_0 .alias "read_data_1", 31 0, v0x17e73c0_0;
v0x17dd100_0 .alias "read_data_2_or_immediate", 31 0, v0x17e77a0_0;
E_0x17db310 .event edge, v0x17dcf10_0, v0x17dd080_0, v0x17dd100_0;
S_0x17dc110 .scope module, "mem_reg" "mem_reg" 4 198, 14 1, S_0x17d9010;
 .timescale -9 -9;
v0x17dc200_0 .var "aluout", 31 0;
v0x17dc280_0 .alias "aluoute", 31 0, v0x17e4ff0_0;
v0x17dc320_0 .alias "aluoutm", 31 0, v0x17e50c0_0;
v0x17dc3a0_0 .alias "clk", 0 0, v0x17e7e60_0;
v0x17dc470_0 .var "memtoreg", 0 0;
v0x17dc4f0_0 .alias "memtorege", 0 0, v0x17e5fd0_0;
v0x17dc570_0 .alias "memtoregm", 0 0, v0x17e5ea0_0;
v0x17dc640_0 .var "memwrite", 0 0;
v0x17dc710_0 .alias "memwritee", 0 0, v0x17e5d50_0;
v0x17dc7b0_0 .alias "memwritem", 0 0, v0x17e5e20_0;
v0x17dc830_0 .var "regwrite", 0 0;
v0x17dc8b0_0 .alias "regwritee", 0 0, v0x17e6d30_0;
v0x17dc930_0 .alias "regwritem", 0 0, v0x17e6ff0_0;
v0x17dc9b0_0 .var "writedata", 31 0;
v0x17dcab0_0 .alias "writedatae", 31 0, v0x17e7940_0;
v0x17dcb50_0 .alias "writedatam", 31 0, v0x17e7d10_0;
v0x17dca30_0 .var "writereg", 4 0;
v0x17dcc60_0 .alias "writerege", 4 0, v0x17e7de0_0;
v0x17dcd80_0 .alias "writeregm", 4 0, v0x17e7b30_0;
S_0x17db480 .scope module, "dm" "data_memory" 4 212, 15 1, S_0x17d9010;
 .timescale -9 -9;
L_0x17dcc00 .functor BUFZ 32, L_0x17f8a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x17db210_0 .net *"_s0", 31 0, L_0x17f8670; 1 drivers
v0x17db570_0 .net *"_s12", 31 0, L_0x17f8a80; 1 drivers
v0x17db5f0_0 .net *"_s14", 32 0, L_0x17f8b20; 1 drivers
v0x17db690_0 .net *"_s17", 0 0, C4<0>; 1 drivers
v0x17db740_0 .net/s *"_s18", 32 0, C4<000000000000100000000000000000000>; 1 drivers
v0x17db7e0_0 .net *"_s2", 32 0, L_0x17f8710; 1 drivers
v0x17db880_0 .net/s *"_s20", 32 0, L_0x17f8c50; 1 drivers
v0x17db920_0 .net *"_s5", 0 0, C4<0>; 1 drivers
v0x17db9c0_0 .net/s *"_s6", 32 0, C4<000000000000100000000000000000000>; 1 drivers
v0x17dba60_0 .net/s *"_s8", 32 0, L_0x17f87b0; 1 drivers
v0x17dbb00_0 .alias "address", 31 0, v0x17e50c0_0;
v0x17dbb80_0 .alias "clk", 0 0, v0x17e7e60_0;
v0x17dbc30_0 .alias "mem_read", 0 0, v0x17e5930_0;
v0x17dbcb0_0 .alias "mem_write", 0 0, v0x17e5e20_0;
v0x17dbdb0 .array "mymem", 1052672 1048576, 31 0;
v0x17dbe30_0 .alias "read_data", 31 0, v0x17e6ab0_0;
v0x17dbd30_0 .alias "std_out", 31 0, v0x17e79e0_0;
v0x17dbf70_0 .alias "std_out_address", 31 0, v0x17e7ab0_0;
v0x17dc090_0 .alias "write_data", 31 0, v0x17e7d10_0;
L_0x17f8670 .array/port v0x17dbdb0, L_0x17f87b0;
L_0x17f8710 .concat [ 32 1 0 0], v0x17dc200_0, C4<0>;
L_0x17f87b0 .arith/sub 33, L_0x17f8710, C4<000000000000100000000000000000000>;
L_0x17f88c0 .functor MUXZ 32, L_0x17f8670, v0x17dc9b0_0, v0x17dc640_0, C4<>;
L_0x17f8a80 .array/port v0x17dbdb0, L_0x17f8c50;
L_0x17f8b20 .concat [ 32 1 0 0], v0x17e1230_0, C4<0>;
L_0x17f8c50 .arith/sub 33, L_0x17f8b20, C4<000000000000100000000000000000000>;
S_0x17da830 .scope module, "wb" "wb_reg" 4 223, 16 1, S_0x17d9010;
 .timescale -9 -9;
v0x17da990_0 .var "aluout", 31 0;
v0x17daa50_0 .alias "aluoutm", 31 0, v0x17e50c0_0;
v0x17daaf0_0 .alias "aluoutw", 31 0, v0x17e5140_0;
v0x17daba0_0 .alias "clk", 0 0, v0x17e7e60_0;
v0x17dac50_0 .var "memtoreg", 0 0;
v0x17dacd0_0 .alias "memtoregm", 0 0, v0x17e5ea0_0;
v0x17dad50_0 .alias "memtoregw", 0 0, v0x17e6110_0;
v0x17dae00_0 .var "rd", 31 0;
v0x17dae80_0 .alias "rdm", 31 0, v0x17e6ab0_0;
v0x17daf00_0 .alias "rdw", 31 0, v0x17e69e0_0;
v0x17dafb0_0 .var "regwrite", 0 0;
v0x17db030_0 .alias "regwritem", 0 0, v0x17e6ff0_0;
v0x17db0e0_0 .alias "regwritew", 0 0, v0x17e6ea0_0;
v0x17db190_0 .var "writereg", 4 0;
v0x17db290_0 .alias "writeregm", 4 0, v0x17e7b30_0;
v0x17db340_0 .alias "writeregw", 4 0, v0x17e7bb0_0;
E_0x17da920 .event posedge, v0x17daba0_0;
S_0x17da4f0 .scope module, "mux_wb" "mux" 4 234, 5 1, S_0x17d9010;
 .timescale -9 -9;
v0x17da5e0_0 .alias "in1", 31 0, v0x17e69e0_0;
v0x17da660_0 .alias "in2", 31 0, v0x17e5140_0;
v0x17da6e0_0 .var "out", 31 0;
v0x17da780_0 .alias "select", 0 0, v0x17e6110_0;
E_0x17d9550 .event edge, v0x17da780_0, v0x17da5e0_0, v0x17da660_0;
S_0x17d9100 .scope module, "hazard" "hazard" 4 241, 17 4, S_0x17d9010;
 .timescale -9 -9;
v0x17d92d0_0 .alias "BranchD", 0 0, v0x17e53f0_0;
v0x17d9390_0 .var "FlushE", 0 0;
v0x17d9430_0 .var "ForwardAD", 0 0;
v0x17d94d0_0 .var "ForwardAE", 1 0;
v0x17d9580_0 .var "ForwardBD", 0 0;
v0x17d9620_0 .var "ForwardBE", 1 0;
v0x17d9700_0 .alias "MemtoRegE", 0 0, v0x17e5fd0_0;
v0x17d97a0_0 .alias "MemtoRegM", 0 0, v0x17e5ea0_0;
v0x17d9890_0 .alias "RegWriteE", 0 0, v0x17e6d30_0;
v0x17d9930_0 .alias "RegWriteM", 0 0, v0x17e6ff0_0;
v0x17d9a30_0 .alias "RegWriteW", 0 0, v0x17e6ea0_0;
v0x17d9ad0_0 .alias "RsD", 4 0, v0x17e7270_0;
v0x17d9be0_0 .alias "RsE", 4 0, v0x17e72f0_0;
v0x17d9c80_0 .alias "RtD", 4 0, v0x17e7070_0;
v0x17d9da0_0 .alias "RtE", 4 0, v0x17e7140_0;
v0x17d9e40_0 .var "StallD", 0 0;
v0x17d9d00_0 .var "StallF", 0 0;
v0x17d9f90_0 .alias "WriteRegE", 4 0, v0x17e7de0_0;
v0x17da0b0_0 .alias "WriteRegM", 4 0, v0x17e7b30_0;
v0x17da130_0 .alias "WriteRegW", 4 0, v0x17e7bb0_0;
v0x17da010_0 .var "branchstall", 0 0;
v0x17da260_0 .var "branchstall_1", 0 0;
v0x17da1b0_0 .var "branchstall_2", 0 0;
v0x17da3a0_0 .var "lwstall", 0 0;
E_0x17d91f0/0 .event edge, v0x17d9da0_0, v0x17d9ad0_0, v0x17d9c80_0, v0x17d9700_0;
E_0x17d91f0/1 .event edge, v0x17d92d0_0, v0x17d9890_0, v0x17d9f90_0, v0x17d97a0_0;
E_0x17d91f0/2 .event edge, v0x17da0b0_0, v0x17da260_0, v0x17da1b0_0, v0x17da3a0_0;
E_0x17d91f0/3 .event edge, v0x17da010_0, v0x17d9930_0, v0x17d9be0_0, v0x17da130_0;
E_0x17d91f0/4 .event edge, v0x17d9a30_0;
E_0x17d91f0 .event/or E_0x17d91f0/0, E_0x17d91f0/1, E_0x17d91f0/2, E_0x17d91f0/3, E_0x17d91f0/4;
S_0x179be60 .scope module, "test_cpu" "test_cpu" 18 2;
 .timescale -9 -9;
v0x17f68d0_0 .var "clk", 0 0;
S_0x17e8490 .scope module, "cpu" "cpu" 18 5, 4 2, S_0x179be60;
 .timescale -9 -9;
L_0x17f93a0 .functor AND 1, v0x17f00f0_0, L_0x17f9300, C4<1>, C4<1>;
L_0x17f9850 .functor AND 1, v0x17f00f0_0, L_0x17f9740, C4<1>, C4<1>;
v0x17f3770_0 .net "ALUControlD", 2 0, v0x17f0070_0; 1 drivers
v0x17f3840_0 .net "ALUControlE", 2 0, v0x17ecf10_0; 1 drivers
v0x17f3910_0 .net "ALUOutE", 31 0, v0x17ebe10_0; 1 drivers
v0x17f39e0_0 .net "ALUOutM", 31 0, v0x17eb050_0; 1 drivers
v0x17f3a60_0 .net "ALUOutW", 31 0, v0x17e99b0_0; 1 drivers
v0x17f3b30_0 .net "ALUSrcD", 0 0, v0x17effd0_0; 1 drivers
v0x17f3c40_0 .net "ALUSrcE", 0 0, v0x17ed0f0_0; 1 drivers
v0x17f3d10_0 .net "BranchD", 0 0, v0x17f00f0_0; 1 drivers
v0x17f3de0_0 .net "EqualD1", 31 0, v0x17ef1b0_0; 1 drivers
v0x17f3e60_0 .net "EqualD2", 31 0, v0x17eede0_0; 1 drivers
v0x17f3f40_0 .net "FlushE", 0 0, v0x17e86f0_0; 1 drivers
v0x17f3fc0_0 .net "ForwardAD", 0 0, v0x17e8770_0; 1 drivers
v0x17f4100_0 .net "ForwardAE", 1 0, v0x17e87f0_0; 1 drivers
v0x17f41d0_0 .net "ForwardBD", 0 0, v0x17e8870_0; 1 drivers
v0x17f4320_0 .net "ForwardBE", 1 0, v0x17e88f0_0; 1 drivers
v0x17f43f0_0 .net "Jump", 0 0, v0x17f01c0_0; 1 drivers
v0x17f4250_0 .net "MemRead", 0 0, v0x17f0240_0; 1 drivers
v0x17f4550_0 .net "MemWriteD", 0 0, v0x17f0340_0; 1 drivers
v0x17f4670_0 .net "MemWriteE", 0 0, v0x17ed5c0_0; 1 drivers
v0x17f4740_0 .net "MemWriteM", 0 0, v0x17eb490_0; 1 drivers
v0x17f4870_0 .net "MemtoRegD", 0 0, v0x17f02c0_0; 1 drivers
v0x17f48f0_0 .net "MemtoRegE", 0 0, v0x17ed440_0; 1 drivers
v0x17f47c0_0 .net "MemtoRegM", 0 0, v0x17eb2c0_0; 1 drivers
v0x17f4a30_0 .net "MemtoRegW", 0 0, v0x17e9c10_0; 1 drivers
v0x17f4b80_0 .net "PC", 31 0, v0x17f3610_0; 1 drivers
v0x17f4c00_0 .net "PCBranchD", 31 0, v0x17ee810_0; 1 drivers
v0x17f4b00_0 .net "PCF", 31 0, v0x17f3220_0; 1 drivers
v0x17f4db0_0 .net "PCPlus4D", 31 0, v0x17f0c20_0; 1 drivers
v0x17f4cd0_0 .net "PCPlus4F", 31 0, v0x17f1090_0; 1 drivers
v0x17f4f20_0 .net "RD1_D", 31 0, v0x17ef560_0; 1 drivers
v0x17f4e30_0 .net "RD1_E", 31 0, v0x17ed6c0_0; 1 drivers
v0x17f50a0_0 .net "RD2_D", 31 0, v0x17ef600_0; 1 drivers
v0x17f4fa0_0 .net "RD2_E", 31 0, v0x17edab0_0; 1 drivers
v0x17f5230_0 .net "RdD", 4 0, L_0x17f9090; 1 drivers
v0x17f5120_0 .net "RdE", 4 0, v0x17ed7e0_0; 1 drivers
v0x17f53d0_0 .net "ReadDataM", 31 0, L_0x17fb2d0; 1 drivers
v0x17f5300_0 .net "ReadDataW", 31 0, v0x17e9d90_0; 1 drivers
v0x17f5580_0 .net "RegDstD", 0 0, v0x17f03f0_0; 1 drivers
v0x17f54a0_0 .net "RegDstE", 0 0, v0x17edc60_0; 1 drivers
v0x17f5740_0 .net "RegWriteD", 0 0, v0x17f04f0_0; 1 drivers
v0x17f5650_0 .net "RegWriteE", 0 0, v0x17edfd0_0; 1 drivers
v0x17f5910_0 .net "RegWriteM", 0 0, v0x17eb680_0; 1 drivers
v0x17f57c0_0 .net "RegWriteW", 0 0, v0x17e9f10_0; 1 drivers
v0x17f5840_0 .net "ResultW", 31 0, v0x17e9760_0; 1 drivers
v0x17f5b90_0 .net "RsD", 4 0, L_0x17f9130; 1 drivers
v0x17f5c10_0 .net "RsE", 4 0, v0x17ee050_0; 1 drivers
v0x17f5990_0 .net "RtD", 4 0, L_0x17f9260; 1 drivers
v0x17f5a60_0 .net "RtE", 4 0, v0x17ee240_0; 1 drivers
v0x17f5e20_0 .net "SignImmD", 31 0, v0x17ee910_0; 1 drivers
v0x17f5ea0_0 .net "SignImmE", 31 0, v0x17ee340_0; 1 drivers
v0x17f5c90_0 .net "SrcAE", 31 0, v0x17eca30_0; 1 drivers
v0x17f5d60_0 .net "SrcBE", 31 0, v0x17ec1e0_0; 1 drivers
v0x17f60d0_0 .net "StallD", 0 0, v0x17e8ec0_0; 1 drivers
v0x17f61a0_0 .net "StallF", 0 0, v0x17e8dc0_0; 1 drivers
v0x17f5f70_0 .net "Std_Out", 31 0, L_0x17fb7f0; 1 drivers
v0x17f6040_0 .net "Std_Out_Address", 31 0, v0x17efb60_0; 1 drivers
v0x17f6440_0 .net "Syscall_Info", 31 0, v0x17efc80_0; 1 drivers
v0x17f6510_0 .net "WriteDataE", 31 0, v0x17ec590_0; 1 drivers
v0x17f6220_0 .net "WriteDataM", 31 0, v0x17eb800_0; 1 drivers
v0x17f62f0_0 .net "WriteRegE", 4 0, v0x17ecd20_0; 1 drivers
v0x17f6370_0 .net "WriteRegM", 4 0, v0x17eb880_0; 1 drivers
v0x17f6780_0 .net "WriteRegW", 4 0, v0x17ea090_0; 1 drivers
v0x17f6590_0 .net *"_s12", 0 0, L_0x17f9740; 1 drivers
v0x17f6610_0 .net *"_s6", 0 0, L_0x17f9300; 1 drivers
v0x17f6690_0 .net "clk", 0 0, v0x17f68d0_0; 1 drivers
v0x17f6a10_0 .net "instrD", 31 0, v0x17f0ac0_0; 1 drivers
v0x17f6800_0 .net "instrF", 31 0, v0x17f2e90_0; 1 drivers
L_0x17f9090 .part v0x17f0ac0_0, 11, 5;
L_0x17f9130 .part v0x17f0ac0_0, 21, 5;
L_0x17f9260 .part v0x17f0ac0_0, 16, 5;
L_0x17f9300 .cmp/eq 32, v0x17ef1b0_0, v0x17eede0_0;
L_0x17f9550 .part v0x17f3220_0, 2, 30;
L_0x17f9740 .cmp/eq 32, v0x17ef1b0_0, v0x17eede0_0;
L_0x17f9e30 .part v0x17f0ac0_0, 21, 5;
L_0x17f9f00 .part v0x17f0ac0_0, 16, 5;
L_0x17f9fd0 .part v0x17f0ac0_0, 0, 16;
S_0x17f3380 .scope module, "mux_if" "mux_ini" 4 86, 5 9, S_0x17e8490;
 .timescale -9 -9;
v0x17f34a0_0 .alias "in1", 31 0, v0x17f4cd0_0;
v0x17f3590_0 .alias "in2", 31 0, v0x17f4c00_0;
v0x17f3610_0 .var "out", 31 0;
v0x17f36c0_0 .net "select", 0 0, L_0x17f93a0; 1 drivers
E_0x17f3470 .event edge, v0x17f36c0_0, v0x17f0d20_0, v0x17ee810_0;
S_0x17f2f40 .scope module, "if_reg" "if_reg" 4 90, 6 1, S_0x17e8490;
 .timescale -9 -9;
v0x17f3030_0 .alias "clk", 0 0, v0x17f6690_0;
v0x17f30d0_0 .alias "pcadd", 31 0, v0x17f4b80_0;
v0x17f3170_0 .alias "pcfetch", 31 0, v0x17f4b00_0;
v0x17f3220_0 .var "pcreg", 31 0;
v0x17f32d0_0 .alias "stallf", 0 0, v0x17f61a0_0;
S_0x17f1140 .scope module, "im" "inst_memory" 4 94, 7 1, S_0x17e8490;
 .timescale -9 -9;
v0x17f1700_0 .alias "memout", 31 0, v0x17f6800_0;
v0x17f1780 .array "mymem", 1048720 1048576, 31 0;
v0x17f2df0_0 .net "read_addr", 29 0, L_0x17f9550; 1 drivers
v0x17f2e90_0 .var "regout", 31 0;
v0x17f1780_0 .array/port v0x17f1780, 0;
v0x17f1780_1 .array/port v0x17f1780, 1;
v0x17f1780_2 .array/port v0x17f1780, 2;
E_0x17f1230/0 .event edge, v0x17f2df0_0, v0x17f1780_0, v0x17f1780_1, v0x17f1780_2;
v0x17f1780_3 .array/port v0x17f1780, 3;
v0x17f1780_4 .array/port v0x17f1780, 4;
v0x17f1780_5 .array/port v0x17f1780, 5;
v0x17f1780_6 .array/port v0x17f1780, 6;
E_0x17f1230/1 .event edge, v0x17f1780_3, v0x17f1780_4, v0x17f1780_5, v0x17f1780_6;
v0x17f1780_7 .array/port v0x17f1780, 7;
v0x17f1780_8 .array/port v0x17f1780, 8;
v0x17f1780_9 .array/port v0x17f1780, 9;
v0x17f1780_10 .array/port v0x17f1780, 10;
E_0x17f1230/2 .event edge, v0x17f1780_7, v0x17f1780_8, v0x17f1780_9, v0x17f1780_10;
v0x17f1780_11 .array/port v0x17f1780, 11;
v0x17f1780_12 .array/port v0x17f1780, 12;
v0x17f1780_13 .array/port v0x17f1780, 13;
v0x17f1780_14 .array/port v0x17f1780, 14;
E_0x17f1230/3 .event edge, v0x17f1780_11, v0x17f1780_12, v0x17f1780_13, v0x17f1780_14;
v0x17f1780_15 .array/port v0x17f1780, 15;
v0x17f1780_16 .array/port v0x17f1780, 16;
v0x17f1780_17 .array/port v0x17f1780, 17;
v0x17f1780_18 .array/port v0x17f1780, 18;
E_0x17f1230/4 .event edge, v0x17f1780_15, v0x17f1780_16, v0x17f1780_17, v0x17f1780_18;
v0x17f1780_19 .array/port v0x17f1780, 19;
v0x17f1780_20 .array/port v0x17f1780, 20;
v0x17f1780_21 .array/port v0x17f1780, 21;
v0x17f1780_22 .array/port v0x17f1780, 22;
E_0x17f1230/5 .event edge, v0x17f1780_19, v0x17f1780_20, v0x17f1780_21, v0x17f1780_22;
v0x17f1780_23 .array/port v0x17f1780, 23;
v0x17f1780_24 .array/port v0x17f1780, 24;
v0x17f1780_25 .array/port v0x17f1780, 25;
v0x17f1780_26 .array/port v0x17f1780, 26;
E_0x17f1230/6 .event edge, v0x17f1780_23, v0x17f1780_24, v0x17f1780_25, v0x17f1780_26;
v0x17f1780_27 .array/port v0x17f1780, 27;
v0x17f1780_28 .array/port v0x17f1780, 28;
v0x17f1780_29 .array/port v0x17f1780, 29;
v0x17f1780_30 .array/port v0x17f1780, 30;
E_0x17f1230/7 .event edge, v0x17f1780_27, v0x17f1780_28, v0x17f1780_29, v0x17f1780_30;
v0x17f1780_31 .array/port v0x17f1780, 31;
v0x17f1780_32 .array/port v0x17f1780, 32;
v0x17f1780_33 .array/port v0x17f1780, 33;
v0x17f1780_34 .array/port v0x17f1780, 34;
E_0x17f1230/8 .event edge, v0x17f1780_31, v0x17f1780_32, v0x17f1780_33, v0x17f1780_34;
v0x17f1780_35 .array/port v0x17f1780, 35;
v0x17f1780_36 .array/port v0x17f1780, 36;
v0x17f1780_37 .array/port v0x17f1780, 37;
v0x17f1780_38 .array/port v0x17f1780, 38;
E_0x17f1230/9 .event edge, v0x17f1780_35, v0x17f1780_36, v0x17f1780_37, v0x17f1780_38;
v0x17f1780_39 .array/port v0x17f1780, 39;
v0x17f1780_40 .array/port v0x17f1780, 40;
v0x17f1780_41 .array/port v0x17f1780, 41;
v0x17f1780_42 .array/port v0x17f1780, 42;
E_0x17f1230/10 .event edge, v0x17f1780_39, v0x17f1780_40, v0x17f1780_41, v0x17f1780_42;
v0x17f1780_43 .array/port v0x17f1780, 43;
v0x17f1780_44 .array/port v0x17f1780, 44;
v0x17f1780_45 .array/port v0x17f1780, 45;
v0x17f1780_46 .array/port v0x17f1780, 46;
E_0x17f1230/11 .event edge, v0x17f1780_43, v0x17f1780_44, v0x17f1780_45, v0x17f1780_46;
v0x17f1780_47 .array/port v0x17f1780, 47;
v0x17f1780_48 .array/port v0x17f1780, 48;
v0x17f1780_49 .array/port v0x17f1780, 49;
v0x17f1780_50 .array/port v0x17f1780, 50;
E_0x17f1230/12 .event edge, v0x17f1780_47, v0x17f1780_48, v0x17f1780_49, v0x17f1780_50;
v0x17f1780_51 .array/port v0x17f1780, 51;
v0x17f1780_52 .array/port v0x17f1780, 52;
v0x17f1780_53 .array/port v0x17f1780, 53;
v0x17f1780_54 .array/port v0x17f1780, 54;
E_0x17f1230/13 .event edge, v0x17f1780_51, v0x17f1780_52, v0x17f1780_53, v0x17f1780_54;
v0x17f1780_55 .array/port v0x17f1780, 55;
v0x17f1780_56 .array/port v0x17f1780, 56;
v0x17f1780_57 .array/port v0x17f1780, 57;
v0x17f1780_58 .array/port v0x17f1780, 58;
E_0x17f1230/14 .event edge, v0x17f1780_55, v0x17f1780_56, v0x17f1780_57, v0x17f1780_58;
v0x17f1780_59 .array/port v0x17f1780, 59;
v0x17f1780_60 .array/port v0x17f1780, 60;
v0x17f1780_61 .array/port v0x17f1780, 61;
v0x17f1780_62 .array/port v0x17f1780, 62;
E_0x17f1230/15 .event edge, v0x17f1780_59, v0x17f1780_60, v0x17f1780_61, v0x17f1780_62;
v0x17f1780_63 .array/port v0x17f1780, 63;
v0x17f1780_64 .array/port v0x17f1780, 64;
v0x17f1780_65 .array/port v0x17f1780, 65;
v0x17f1780_66 .array/port v0x17f1780, 66;
E_0x17f1230/16 .event edge, v0x17f1780_63, v0x17f1780_64, v0x17f1780_65, v0x17f1780_66;
v0x17f1780_67 .array/port v0x17f1780, 67;
v0x17f1780_68 .array/port v0x17f1780, 68;
v0x17f1780_69 .array/port v0x17f1780, 69;
v0x17f1780_70 .array/port v0x17f1780, 70;
E_0x17f1230/17 .event edge, v0x17f1780_67, v0x17f1780_68, v0x17f1780_69, v0x17f1780_70;
v0x17f1780_71 .array/port v0x17f1780, 71;
v0x17f1780_72 .array/port v0x17f1780, 72;
v0x17f1780_73 .array/port v0x17f1780, 73;
v0x17f1780_74 .array/port v0x17f1780, 74;
E_0x17f1230/18 .event edge, v0x17f1780_71, v0x17f1780_72, v0x17f1780_73, v0x17f1780_74;
v0x17f1780_75 .array/port v0x17f1780, 75;
v0x17f1780_76 .array/port v0x17f1780, 76;
v0x17f1780_77 .array/port v0x17f1780, 77;
v0x17f1780_78 .array/port v0x17f1780, 78;
E_0x17f1230/19 .event edge, v0x17f1780_75, v0x17f1780_76, v0x17f1780_77, v0x17f1780_78;
v0x17f1780_79 .array/port v0x17f1780, 79;
v0x17f1780_80 .array/port v0x17f1780, 80;
v0x17f1780_81 .array/port v0x17f1780, 81;
v0x17f1780_82 .array/port v0x17f1780, 82;
E_0x17f1230/20 .event edge, v0x17f1780_79, v0x17f1780_80, v0x17f1780_81, v0x17f1780_82;
v0x17f1780_83 .array/port v0x17f1780, 83;
v0x17f1780_84 .array/port v0x17f1780, 84;
v0x17f1780_85 .array/port v0x17f1780, 85;
v0x17f1780_86 .array/port v0x17f1780, 86;
E_0x17f1230/21 .event edge, v0x17f1780_83, v0x17f1780_84, v0x17f1780_85, v0x17f1780_86;
v0x17f1780_87 .array/port v0x17f1780, 87;
v0x17f1780_88 .array/port v0x17f1780, 88;
v0x17f1780_89 .array/port v0x17f1780, 89;
v0x17f1780_90 .array/port v0x17f1780, 90;
E_0x17f1230/22 .event edge, v0x17f1780_87, v0x17f1780_88, v0x17f1780_89, v0x17f1780_90;
v0x17f1780_91 .array/port v0x17f1780, 91;
v0x17f1780_92 .array/port v0x17f1780, 92;
v0x17f1780_93 .array/port v0x17f1780, 93;
v0x17f1780_94 .array/port v0x17f1780, 94;
E_0x17f1230/23 .event edge, v0x17f1780_91, v0x17f1780_92, v0x17f1780_93, v0x17f1780_94;
v0x17f1780_95 .array/port v0x17f1780, 95;
v0x17f1780_96 .array/port v0x17f1780, 96;
v0x17f1780_97 .array/port v0x17f1780, 97;
v0x17f1780_98 .array/port v0x17f1780, 98;
E_0x17f1230/24 .event edge, v0x17f1780_95, v0x17f1780_96, v0x17f1780_97, v0x17f1780_98;
v0x17f1780_99 .array/port v0x17f1780, 99;
v0x17f1780_100 .array/port v0x17f1780, 100;
v0x17f1780_101 .array/port v0x17f1780, 101;
v0x17f1780_102 .array/port v0x17f1780, 102;
E_0x17f1230/25 .event edge, v0x17f1780_99, v0x17f1780_100, v0x17f1780_101, v0x17f1780_102;
v0x17f1780_103 .array/port v0x17f1780, 103;
v0x17f1780_104 .array/port v0x17f1780, 104;
v0x17f1780_105 .array/port v0x17f1780, 105;
v0x17f1780_106 .array/port v0x17f1780, 106;
E_0x17f1230/26 .event edge, v0x17f1780_103, v0x17f1780_104, v0x17f1780_105, v0x17f1780_106;
v0x17f1780_107 .array/port v0x17f1780, 107;
v0x17f1780_108 .array/port v0x17f1780, 108;
v0x17f1780_109 .array/port v0x17f1780, 109;
v0x17f1780_110 .array/port v0x17f1780, 110;
E_0x17f1230/27 .event edge, v0x17f1780_107, v0x17f1780_108, v0x17f1780_109, v0x17f1780_110;
v0x17f1780_111 .array/port v0x17f1780, 111;
v0x17f1780_112 .array/port v0x17f1780, 112;
v0x17f1780_113 .array/port v0x17f1780, 113;
v0x17f1780_114 .array/port v0x17f1780, 114;
E_0x17f1230/28 .event edge, v0x17f1780_111, v0x17f1780_112, v0x17f1780_113, v0x17f1780_114;
v0x17f1780_115 .array/port v0x17f1780, 115;
v0x17f1780_116 .array/port v0x17f1780, 116;
v0x17f1780_117 .array/port v0x17f1780, 117;
v0x17f1780_118 .array/port v0x17f1780, 118;
E_0x17f1230/29 .event edge, v0x17f1780_115, v0x17f1780_116, v0x17f1780_117, v0x17f1780_118;
v0x17f1780_119 .array/port v0x17f1780, 119;
v0x17f1780_120 .array/port v0x17f1780, 120;
v0x17f1780_121 .array/port v0x17f1780, 121;
v0x17f1780_122 .array/port v0x17f1780, 122;
E_0x17f1230/30 .event edge, v0x17f1780_119, v0x17f1780_120, v0x17f1780_121, v0x17f1780_122;
v0x17f1780_123 .array/port v0x17f1780, 123;
v0x17f1780_124 .array/port v0x17f1780, 124;
v0x17f1780_125 .array/port v0x17f1780, 125;
v0x17f1780_126 .array/port v0x17f1780, 126;
E_0x17f1230/31 .event edge, v0x17f1780_123, v0x17f1780_124, v0x17f1780_125, v0x17f1780_126;
v0x17f1780_127 .array/port v0x17f1780, 127;
v0x17f1780_128 .array/port v0x17f1780, 128;
v0x17f1780_129 .array/port v0x17f1780, 129;
v0x17f1780_130 .array/port v0x17f1780, 130;
E_0x17f1230/32 .event edge, v0x17f1780_127, v0x17f1780_128, v0x17f1780_129, v0x17f1780_130;
v0x17f1780_131 .array/port v0x17f1780, 131;
v0x17f1780_132 .array/port v0x17f1780, 132;
v0x17f1780_133 .array/port v0x17f1780, 133;
v0x17f1780_134 .array/port v0x17f1780, 134;
E_0x17f1230/33 .event edge, v0x17f1780_131, v0x17f1780_132, v0x17f1780_133, v0x17f1780_134;
v0x17f1780_135 .array/port v0x17f1780, 135;
v0x17f1780_136 .array/port v0x17f1780, 136;
v0x17f1780_137 .array/port v0x17f1780, 137;
v0x17f1780_138 .array/port v0x17f1780, 138;
E_0x17f1230/34 .event edge, v0x17f1780_135, v0x17f1780_136, v0x17f1780_137, v0x17f1780_138;
v0x17f1780_139 .array/port v0x17f1780, 139;
v0x17f1780_140 .array/port v0x17f1780, 140;
v0x17f1780_141 .array/port v0x17f1780, 141;
v0x17f1780_142 .array/port v0x17f1780, 142;
E_0x17f1230/35 .event edge, v0x17f1780_139, v0x17f1780_140, v0x17f1780_141, v0x17f1780_142;
v0x17f1780_143 .array/port v0x17f1780, 143;
v0x17f1780_144 .array/port v0x17f1780, 144;
E_0x17f1230/36 .event edge, v0x17f1780_143, v0x17f1780_144;
E_0x17f1230 .event/or E_0x17f1230/0, E_0x17f1230/1, E_0x17f1230/2, E_0x17f1230/3, E_0x17f1230/4, E_0x17f1230/5, E_0x17f1230/6, E_0x17f1230/7, E_0x17f1230/8, E_0x17f1230/9, E_0x17f1230/10, E_0x17f1230/11, E_0x17f1230/12, E_0x17f1230/13, E_0x17f1230/14, E_0x17f1230/15, E_0x17f1230/16, E_0x17f1230/17, E_0x17f1230/18, E_0x17f1230/19, E_0x17f1230/20, E_0x17f1230/21, E_0x17f1230/22, E_0x17f1230/23, E_0x17f1230/24, E_0x17f1230/25, E_0x17f1230/26, E_0x17f1230/27, E_0x17f1230/28, E_0x17f1230/29, E_0x17f1230/30, E_0x17f1230/31, E_0x17f1230/32, E_0x17f1230/33, E_0x17f1230/34, E_0x17f1230/35, E_0x17f1230/36;
S_0x17f0ed0 .scope module, "add4" "add4" 4 97, 8 1, S_0x17e8490;
 .timescale 0 0;
v0x17f0ff0_0 .alias "inval", 31 0, v0x17f4b00_0;
v0x17f1090_0 .var "outval", 31 0;
E_0x17f0fc0 .event edge, v0x17f0ff0_0;
S_0x17f08d0 .scope module, "id_reg" "id_reg" 4 102, 9 1, S_0x17e8490;
 .timescale -9 -9;
v0x17f09c0_0 .alias "clk", 0 0, v0x17f6690_0;
v0x17f0a40_0 .net "clr", 0 0, L_0x17f9850; 1 drivers
v0x17f0ac0_0 .var "instr", 31 0;
v0x17f0b40_0 .alias "instrD", 31 0, v0x17f6a10_0;
v0x17f0c20_0 .var "pcp4", 31 0;
v0x17f0ca0_0 .alias "pcp4D", 31 0, v0x17f4db0_0;
v0x17f0d20_0 .alias "pcp4f", 31 0, v0x17f4cd0_0;
v0x17f0da0_0 .alias "rd", 31 0, v0x17f6800_0;
v0x17f0e20_0 .alias "stalld", 0 0, v0x17f60d0_0;
S_0x17efea0 .scope module, "control" "control" 4 109, 10 3, S_0x17e8490;
 .timescale 0 0;
v0x17effd0_0 .var "ALUSrc", 0 0;
v0x17f0070_0 .var "ALUop", 2 0;
v0x17f00f0_0 .var "Branch", 0 0;
v0x17f01c0_0 .var "Jump", 0 0;
v0x17f0240_0 .var "MemRead", 0 0;
v0x17f02c0_0 .var "MemToReg", 0 0;
v0x17f0340_0 .var "MemWrite", 0 0;
v0x17f03f0_0 .var "RegDst", 0 0;
v0x17f04f0_0 .var "RegWrite", 0 0;
v0x17f0570_0 .net "funct", 5 0, L_0x17f9950; 1 drivers
v0x17f05f0_0 .alias "instr", 31 0, v0x17f6a10_0;
v0x17f0670_0 .net "opcode", 5 0, L_0x17f98b0; 1 drivers
v0x17f06f0_0 .alias "str", 31 0, v0x17f5f70_0;
v0x17f07a0_0 .alias "vreg", 31 0, v0x17f6440_0;
E_0x17ddeb0 .event edge, v0x17f05f0_0;
L_0x17f98b0 .part v0x17f0ac0_0, 26, 6;
L_0x17f9950 .part v0x17f0ac0_0, 0, 6;
S_0x17ef310 .scope module, "registers" "registers" 4 121, 11 1, S_0x17e8490;
 .timescale -9 -9;
v0x17ef430_0 .alias "clk", 0 0, v0x17f6690_0;
v0x17ef560_0 .var "data1", 31 0;
v0x17ef600_0 .var "data2", 31 0;
v0x17ef6a0_0 .alias "read_data_1", 31 0, v0x17f4f20_0;
v0x17ef750_0 .alias "read_data_2", 31 0, v0x17f50a0_0;
v0x17ef820_0 .net "read_reg_1", 4 0, L_0x17f9e30; 1 drivers
v0x17ef8a0_0 .net "read_reg_2", 4 0, L_0x17f9f00; 1 drivers
v0x17ef940_0 .alias "reg_write", 0 0, v0x17f57c0_0;
v0x17efa60 .array "register_file", 0 31, 31 0;
v0x17efae0_0 .alias "std_out_address", 31 0, v0x17f6040_0;
v0x17efb60_0 .var "str_addr", 31 0;
v0x17efbe0_0 .alias "sys_call_reg", 31 0, v0x17f6440_0;
v0x17efc80_0 .var "v0", 31 0;
v0x17efd20_0 .alias "write_data", 31 0, v0x17f5840_0;
v0x17efe20_0 .alias "write_reg", 4 0, v0x17f6780_0;
E_0x17ef400 .event negedge, v0x17e9b90_0;
S_0x17eef40 .scope module, "mux_id1" "mux" 4 131, 5 1, S_0x17e8490;
 .timescale -9 -9;
v0x17ef060_0 .alias "in1", 31 0, v0x17f4f20_0;
v0x17ef130_0 .alias "in2", 31 0, v0x17f39e0_0;
v0x17ef1b0_0 .var "out", 31 0;
v0x17ef230_0 .alias "select", 0 0, v0x17f3fc0_0;
E_0x17ef030 .event edge, v0x17e8770_0, v0x17ed910_0, v0x17e9a70_0;
S_0x17eeb60 .scope module, "mux_id2" "mux" 4 135, 5 1, S_0x17e8490;
 .timescale -9 -9;
v0x17eec90_0 .alias "in1", 31 0, v0x17f50a0_0;
v0x17eed60_0 .alias "in2", 31 0, v0x17f39e0_0;
v0x17eede0_0 .var "out", 31 0;
v0x17eee60_0 .alias "select", 0 0, v0x17f41d0_0;
E_0x17eea10 .event edge, v0x17e8870_0, v0x17ed990_0, v0x17e9a70_0;
S_0x17ee720 .scope module, "multi" "idmultipurpose" 4 139, 8 6, S_0x17e8490;
 .timescale 0 0;
v0x17ee810_0 .var "PCBranchD", 31 0;
v0x17ee890_0 .alias "PCPlus4D", 31 0, v0x17f4db0_0;
v0x17ee910_0 .var "SignImmD", 31 0;
v0x17ee990_0 .var "extended", 31 0;
v0x17eea40_0 .net "inst_low_16", 15 0, L_0x17f9fd0; 1 drivers
v0x17eeac0_0 .var "left_shift", 31 0;
E_0x17edce0 .event edge, v0x17eea40_0, v0x17ee990_0, v0x17eeac0_0, v0x17ee890_0;
S_0x17ece20 .scope module, "ex_reg" "ex_reg" 4 146, 12 1, S_0x17e8490;
 .timescale -9 -9;
v0x17ecf10_0 .var "alucontrol", 2 0;
v0x17ecfd0_0 .alias "alucontrold", 2 0, v0x17f3770_0;
v0x17ed070_0 .alias "alucontrole", 2 0, v0x17f3840_0;
v0x17ed0f0_0 .var "alusrc", 0 0;
v0x17ed170_0 .alias "alusrcd", 0 0, v0x17f3b30_0;
v0x17ed1f0_0 .alias "alusrce", 0 0, v0x17f3c40_0;
v0x17ed270_0 .alias "branchd", 0 0, v0x17f3d10_0;
v0x17ed2f0_0 .alias "clk", 0 0, v0x17f6690_0;
v0x17ed3c0_0 .alias "flushe", 0 0, v0x17f3f40_0;
v0x17ed440_0 .var "memtoreg", 0 0;
v0x17ed4c0_0 .alias "memtoregd", 0 0, v0x17f4870_0;
v0x17ed540_0 .alias "memtorege", 0 0, v0x17f48f0_0;
v0x17ed5c0_0 .var "memwrite", 0 0;
v0x17ed640_0 .alias "memwrited", 0 0, v0x17f4550_0;
v0x17ed760_0 .alias "memwritee", 0 0, v0x17f4670_0;
v0x17ed7e0_0 .var "rd", 4 0;
v0x17ed6c0_0 .var "rd1", 31 0;
v0x17ed910_0 .alias "rd1d", 31 0, v0x17f4f20_0;
v0x17eda30_0 .alias "rd1e", 31 0, v0x17f4e30_0;
v0x17edab0_0 .var "rd2", 31 0;
v0x17ed990_0 .alias "rd2d", 31 0, v0x17f50a0_0;
v0x17edbe0_0 .alias "rd2e", 31 0, v0x17f4fa0_0;
v0x17edb30_0 .alias "rdd", 4 0, v0x17f5230_0;
v0x17edd20_0 .alias "rde", 4 0, v0x17f5120_0;
v0x17edc60_0 .var "regdst", 0 0;
v0x17ede70_0 .alias "regdstd", 0 0, v0x17f5580_0;
v0x17edda0_0 .alias "regdste", 0 0, v0x17f54a0_0;
v0x17edfd0_0 .var "regwrite", 0 0;
v0x17edef0_0 .alias "regwrited", 0 0, v0x17f5740_0;
v0x17ee140_0 .alias "regwritee", 0 0, v0x17f5650_0;
v0x17ee050_0 .var "rs", 4 0;
v0x17ee2c0_0 .alias "rsd", 4 0, v0x17f5b90_0;
v0x17ee1c0_0 .alias "rse", 4 0, v0x17f5c10_0;
v0x17ee240_0 .var "rt", 4 0;
v0x17ee460_0 .alias "rtd", 4 0, v0x17f5990_0;
v0x17ee4e0_0 .alias "rte", 4 0, v0x17f5a60_0;
v0x17ee340_0 .var "signimm", 31 0;
v0x17ee3c0_0 .alias "signimmd", 31 0, v0x17f5e20_0;
v0x17ee6a0_0 .alias "signimme", 31 0, v0x17f5ea0_0;
S_0x17ecb30 .scope module, "mux_ex1" "mux_5" 4 173, 5 21, S_0x17e8490;
 .timescale -9 -9;
v0x17ecc20_0 .alias "in1", 4 0, v0x17f5a60_0;
v0x17ecca0_0 .alias "in2", 4 0, v0x17f5120_0;
v0x17ecd20_0 .var "out", 4 0;
v0x17ecda0_0 .alias "select", 0 0, v0x17f54a0_0;
E_0x17dac20 .event edge, v0x17ecda0_0, v0x17e8e40_0, v0x17ecca0_0;
S_0x17ec6e0 .scope module, "mux_ex2" "threemux" 4 177, 5 30, S_0x17e8490;
 .timescale -9 -9;
v0x17ec7d0_0 .alias "in1", 31 0, v0x17f4e30_0;
v0x17ec850_0 .alias "in2", 31 0, v0x17f5840_0;
v0x17ec920_0 .alias "in3", 31 0, v0x17f39e0_0;
v0x17eca30_0 .var "out", 31 0;
v0x17ecab0_0 .alias "select", 1 0, v0x17f4100_0;
E_0x17e27f0 .event edge, v0x17e87f0_0, v0x17ec7d0_0, v0x17e9760_0, v0x17e9a70_0;
S_0x17ec2e0 .scope module, "mux_ex3" "threemux" 4 182, 5 30, S_0x17e8490;
 .timescale -9 -9;
v0x17ec3d0_0 .alias "in1", 31 0, v0x17f4fa0_0;
v0x17ec490_0 .alias "in2", 31 0, v0x17f5840_0;
v0x17ec510_0 .alias "in3", 31 0, v0x17f39e0_0;
v0x17ec590_0 .var "out", 31 0;
v0x17ec660_0 .alias "select", 1 0, v0x17f4320_0;
E_0x17dbf40 .event edge, v0x17e88f0_0, v0x17ec3d0_0, v0x17e9760_0, v0x17e9a70_0;
S_0x17ebf90 .scope module, "mux_ex4" "mux" 4 187, 5 1, S_0x17e8490;
 .timescale -9 -9;
v0x17ec0c0_0 .alias "in1", 31 0, v0x17f6510_0;
v0x17ec160_0 .alias "in2", 31 0, v0x17f5ea0_0;
v0x17ec1e0_0 .var "out", 31 0;
v0x17ec260_0 .alias "select", 0 0, v0x17f3c40_0;
E_0x17e1c40 .event edge, v0x17ec260_0, v0x17eb920_0, v0x17ec160_0;
S_0x17ebc40 .scope module, "alu" "ALU" 4 191, 13 1, S_0x17e8490;
 .timescale 0 0;
v0x17ebd50_0 .alias "ALU_control", 2 0, v0x17f3840_0;
v0x17ebe10_0 .var "ALU_result", 31 0;
v0x17ebe90_0 .alias "read_data_1", 31 0, v0x17f5c90_0;
v0x17ebf10_0 .alias "read_data_2_or_immediate", 31 0, v0x17f5d60_0;
E_0x17e8030 .event edge, v0x17ebd50_0, v0x17ebe90_0, v0x17ebf10_0;
S_0x17eaf60 .scope module, "mem_reg" "mem_reg" 4 198, 14 1, S_0x17e8490;
 .timescale -9 -9;
v0x17eb050_0 .var "aluout", 31 0;
v0x17eb0d0_0 .alias "aluoute", 31 0, v0x17f3910_0;
v0x17eb170_0 .alias "aluoutm", 31 0, v0x17f39e0_0;
v0x17eb1f0_0 .alias "clk", 0 0, v0x17f6690_0;
v0x17eb2c0_0 .var "memtoreg", 0 0;
v0x17eb340_0 .alias "memtorege", 0 0, v0x17f48f0_0;
v0x17eb3c0_0 .alias "memtoregm", 0 0, v0x17f47c0_0;
v0x17eb490_0 .var "memwrite", 0 0;
v0x17eb560_0 .alias "memwritee", 0 0, v0x17f4670_0;
v0x17eb600_0 .alias "memwritem", 0 0, v0x17f4740_0;
v0x17eb680_0 .var "regwrite", 0 0;
v0x17eb700_0 .alias "regwritee", 0 0, v0x17f5650_0;
v0x17eb780_0 .alias "regwritem", 0 0, v0x17f5910_0;
v0x17eb800_0 .var "writedata", 31 0;
v0x17eb920_0 .alias "writedatae", 31 0, v0x17f6510_0;
v0x17eb9c0_0 .alias "writedatam", 31 0, v0x17f6220_0;
v0x17eb880_0 .var "writereg", 4 0;
v0x17ebad0_0 .alias "writerege", 4 0, v0x17f62f0_0;
v0x17eba40_0 .alias "writeregm", 4 0, v0x17f6370_0;
S_0x17ea340 .scope module, "dm" "data_memory" 4 212, 15 1, S_0x17e8490;
 .timescale -9 -9;
L_0x17fb7f0 .functor BUFZ 32, L_0x17fb490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x17ea110_0 .net *"_s0", 31 0, L_0x17faea0; 1 drivers
v0x17ea430_0 .net *"_s12", 31 0, L_0x17fb490; 1 drivers
v0x17ea4d0_0 .net *"_s14", 32 0, L_0x17fb530; 1 drivers
v0x17ea570_0 .net *"_s17", 0 0, C4<0>; 1 drivers
v0x17ea5f0_0 .net/s *"_s18", 32 0, C4<000000000000100000000000000000000>; 1 drivers
v0x17ea690_0 .net *"_s2", 32 0, L_0x17faf70; 1 drivers
v0x17ea730_0 .net/s *"_s20", 32 0, L_0x17fb720; 1 drivers
v0x17ea7d0_0 .net *"_s5", 0 0, C4<0>; 1 drivers
v0x17ea870_0 .net/s *"_s6", 32 0, C4<000000000000100000000000000000000>; 1 drivers
v0x17ea910_0 .net/s *"_s8", 32 0, L_0x17fb160; 1 drivers
v0x17ea9b0_0 .alias "address", 31 0, v0x17f39e0_0;
v0x17eaa30_0 .alias "clk", 0 0, v0x17f6690_0;
v0x17eaab0_0 .alias "mem_read", 0 0, v0x17f4250_0;
v0x17eab30_0 .alias "mem_write", 0 0, v0x17f4740_0;
v0x17eac30 .array "mymem", 1052672 1048576, 31 0;
v0x17eacb0_0 .alias "read_data", 31 0, v0x17f53d0_0;
v0x17eabb0_0 .alias "std_out", 31 0, v0x17f5f70_0;
v0x17eadc0_0 .alias "std_out_address", 31 0, v0x17f6040_0;
v0x17eaee0_0 .alias "write_data", 31 0, v0x17f6220_0;
L_0x17faea0 .array/port v0x17eac30, L_0x17fb160;
L_0x17faf70 .concat [ 32 1 0 0], v0x17eb050_0, C4<0>;
L_0x17fb160 .arith/sub 33, L_0x17faf70, C4<000000000000100000000000000000000>;
L_0x17fb2d0 .functor MUXZ 32, L_0x17faea0, v0x17eb800_0, v0x17eb490_0, C4<>;
L_0x17fb490 .array/port v0x17eac30, L_0x17fb720;
L_0x17fb530 .concat [ 32 1 0 0], v0x17efb60_0, C4<0>;
L_0x17fb720 .arith/sub 33, L_0x17fb530, C4<000000000000100000000000000000000>;
S_0x17e9880 .scope module, "wb" "wb_reg" 4 223, 16 1, S_0x17e8490;
 .timescale -9 -9;
v0x17e99b0_0 .var "aluout", 31 0;
v0x17e9a70_0 .alias "aluoutm", 31 0, v0x17f39e0_0;
v0x17e9b10_0 .alias "aluoutw", 31 0, v0x17f3a60_0;
v0x17e9b90_0 .alias "clk", 0 0, v0x17f6690_0;
v0x17e9c10_0 .var "memtoreg", 0 0;
v0x17e9c90_0 .alias "memtoregm", 0 0, v0x17f47c0_0;
v0x17e9d10_0 .alias "memtoregw", 0 0, v0x17f4a30_0;
v0x17e9d90_0 .var "rd", 31 0;
v0x17e9e10_0 .alias "rdm", 31 0, v0x17f53d0_0;
v0x17e9e90_0 .alias "rdw", 31 0, v0x17f5300_0;
v0x17e9f10_0 .var "regwrite", 0 0;
v0x17e9f90_0 .alias "regwritem", 0 0, v0x17f5910_0;
v0x17ea010_0 .alias "regwritew", 0 0, v0x17f57c0_0;
v0x17ea090_0 .var "writereg", 4 0;
v0x17ea1b0_0 .alias "writeregm", 4 0, v0x17f6370_0;
v0x17ea230_0 .alias "writeregw", 4 0, v0x17f6780_0;
E_0x17e1fa0 .event posedge, v0x17e9b90_0;
S_0x17e9570 .scope module, "mux_wb" "mux" 4 234, 5 1, S_0x17e8490;
 .timescale -9 -9;
v0x17e9660_0 .alias "in1", 31 0, v0x17f5300_0;
v0x17e96e0_0 .alias "in2", 31 0, v0x17f3a60_0;
v0x17e9760_0 .var "out", 31 0;
v0x17e9800_0 .alias "select", 0 0, v0x17f4a30_0;
E_0x17e22f0 .event edge, v0x17e9800_0, v0x17e9660_0, v0x17e96e0_0;
S_0x17e8580 .scope module, "hazard" "hazard" 4 241, 17 4, S_0x17e8490;
 .timescale -9 -9;
v0x17e8670_0 .alias "BranchD", 0 0, v0x17f3d10_0;
v0x17e86f0_0 .var "FlushE", 0 0;
v0x17e8770_0 .var "ForwardAD", 0 0;
v0x17e87f0_0 .var "ForwardAE", 1 0;
v0x17e8870_0 .var "ForwardBD", 0 0;
v0x17e88f0_0 .var "ForwardBE", 1 0;
v0x17e8970_0 .alias "MemtoRegE", 0 0, v0x17f48f0_0;
v0x17e89f0_0 .alias "MemtoRegM", 0 0, v0x17f47c0_0;
v0x17e8ac0_0 .alias "RegWriteE", 0 0, v0x17f5650_0;
v0x17e8b40_0 .alias "RegWriteM", 0 0, v0x17f5910_0;
v0x17e8bc0_0 .alias "RegWriteW", 0 0, v0x17f57c0_0;
v0x17e8c40_0 .alias "RsD", 4 0, v0x17f5b90_0;
v0x17e8cc0_0 .alias "RsE", 4 0, v0x17f5c10_0;
v0x17e8d40_0 .alias "RtD", 4 0, v0x17f5990_0;
v0x17e8e40_0 .alias "RtE", 4 0, v0x17f5a60_0;
v0x17e8ec0_0 .var "StallD", 0 0;
v0x17e8dc0_0 .var "StallF", 0 0;
v0x17e9010_0 .alias "WriteRegE", 4 0, v0x17f62f0_0;
v0x17e9130_0 .alias "WriteRegM", 4 0, v0x17f6370_0;
v0x17e91b0_0 .alias "WriteRegW", 4 0, v0x17f6780_0;
v0x17e9090_0 .var "branchstall", 0 0;
v0x17e92e0_0 .var "branchstall_1", 0 0;
v0x17e9230_0 .var "branchstall_2", 0 0;
v0x17e9420_0 .var "lwstall", 0 0;
E_0x17d99b0/0 .event edge, v0x17e8e40_0, v0x17e8c40_0, v0x17e8d40_0, v0x17e8970_0;
E_0x17d99b0/1 .event edge, v0x17e8670_0, v0x17e8ac0_0, v0x17e9010_0, v0x17e89f0_0;
E_0x17d99b0/2 .event edge, v0x17e9130_0, v0x17e92e0_0, v0x17e9230_0, v0x17e9420_0;
E_0x17d99b0/3 .event edge, v0x17e9090_0, v0x17e8b40_0, v0x17e8cc0_0, v0x17e91b0_0;
E_0x17d99b0/4 .event edge, v0x17e8bc0_0;
E_0x17d99b0 .event/or E_0x17d99b0/0, E_0x17d99b0/1, E_0x17d99b0/2, E_0x17d99b0/3, E_0x17d99b0/4;
    .scope S_0x17a1630;
T_0 ;
    %movi 8, 4194352, 32;
    %set/v v0x17d8ed0_0, 8, 32;
    %end;
    .thread T_0;
    .scope S_0x17a1630;
T_1 ;
    %wait E_0x17a3a10;
    %load/v 8, v0x17d8f70_0, 32;
    %set/v v0x17d8ed0_0, 8, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_0x17e4a60;
T_2 ;
    %movi 8, 4194352, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x17e4cf0_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x17e4a60;
T_3 ;
    %wait E_0x17e4b50;
    %load/v 8, v0x17e4da0_0, 1;
    %inv 8, 1;
    %jmp/0  T_3.0, 8;
    %load/v 9, v0x17e4b80_0, 32;
    %jmp/1  T_3.2, 8;
T_3.0 ; End of true expr.
    %load/v 41, v0x17e4c70_0, 32;
    %jmp/0  T_3.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_3.2;
T_3.1 ;
    %mov 9, 41, 32; Return false value
T_3.2 ;
    %set/v v0x17e4cf0_0, 9, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x17e4620;
T_4 ;
    %movi 8, 1048584, 32;
    %set/v v0x17e4900_0, 8, 32;
    %end;
    .thread T_4;
    .scope S_0x17e4620;
T_5 ;
    %wait E_0x17da920;
    %load/v 8, v0x17e49b0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %inv 4, 1;
    %jmp/0xz  T_5.0, 4;
    %load/v 8, v0x17e47b0_0, 32;
    %set/v v0x17e4900_0, 8, 32;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x17e2820;
T_6 ;
    %vpi_call 7 11 "$readmemh", "hello.s", v0x17e2e60;
    %end;
    .thread T_6;
    .scope S_0x17e2820;
T_7 ;
    %wait E_0x17e2910;
    %load/v 40, v0x17e44d0_0, 30;
    %mov 70, 0, 1;
    %mov 71, 0, 1;
    %subi 40, 1048576, 32;
    %ix/get/s 3, 40, 32;
    %load/av 8, v0x17e2e60, 32;
    %set/v v0x17e4570_0, 8, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x17e25d0;
T_8 ;
    %wait E_0x17e26c0;
    %load/v 8, v0x17e26f0_0, 32;
    %mov 40, 0, 1;
    %addi 8, 4, 33;
    %set/v v0x17e2770_0, 8, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x17e1fd0;
T_9 ;
    %set/v v0x17e21c0_0, 0, 32;
    %set/v v0x17e2320_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x17e1fd0;
T_10 ;
    %wait E_0x17da920;
    %load/v 8, v0x17e2520_0, 1;
    %inv 8, 1;
    %load/v 9, v0x17e2140_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v0x17e24a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x17e21c0_0, 0, 8;
    %load/v 8, v0x17e2420_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x17e2320_0, 0, 8;
T_10.0 ;
    %load/v 8, v0x17e2140_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_10.2, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0x17e21c0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x17e2320_0, 0, 0;
T_10.2 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x17e1570;
T_11 ;
    %set/v v0x17e1ac0_0, 0, 1;
    %set/v v0x17e1890_0, 0, 1;
    %set/v v0x17e17c0_0, 0, 1;
    %set/v v0x17e1910_0, 0, 1;
    %set/v v0x17e1990_0, 0, 1;
    %set/v v0x17e1740_0, 0, 3;
    %set/v v0x17e1bc0_0, 0, 1;
    %set/v v0x17e16a0_0, 0, 1;
    %set/v v0x17e1a10_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x17e1570;
T_12 ;
    %wait E_0x17db450;
    %load/v 8, v0x17e1cf0_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x17e1d70_0, 6;
    %cmp/u 9, 2, 6;
    %inv 6, 1;
    %mov 9, 6, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.0, 8;
    %vpi_call 10 32 "$display", "control module: instruction being decoded: %x", v0x17e1cf0_0;
    %load/v 8, v0x17e1d70_0, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_12.2, 6;
    %cmpi/u 8, 13, 6;
    %jmp/1 T_12.3, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_12.4, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_12.5, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_12.6, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_12.7, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_12.8, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_12.9, 6;
    %cmpi/u 8, 9, 6;
    %jmp/1 T_12.10, 6;
    %cmpi/u 8, 11, 6;
    %jmp/1 T_12.11, 6;
    %cmpi/u 8, 15, 6;
    %jmp/1 T_12.12, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_12.13, 6;
    %vpi_call 10 145 "$display", "%b: That's not a supported instruction!", v0x17e1d70_0;
    %jmp T_12.15;
T_12.2 ;
    %vpi_call 10 35 "$display", "%b: ADDI", v0x17e1d70_0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17e1740_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e1bc0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e16a0_0, 0, 1;
    %jmp T_12.15;
T_12.3 ;
    %vpi_call 10 41 "$display", "%b: ORI", v0x17e1d70_0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17e1740_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e1bc0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e16a0_0, 0, 1;
    %jmp T_12.15;
T_12.4 ;
    %vpi_call 10 47 "$display", "%b: LW", v0x17e1d70_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e1910_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e1990_0, 0, 1;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17e1740_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e1bc0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e16a0_0, 0, 1;
    %jmp T_12.15;
T_12.5 ;
    %vpi_call 10 55 "$display", "%b: SW", v0x17e1d70_0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17e1740_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e16a0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e1a10_0, 0, 1;
    %jmp T_12.15;
T_12.6 ;
    %vpi_call 10 61 "$display", "%b: BEQ", v0x17e1d70_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e17c0_0, 0, 1;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17e1740_0, 0, 8;
    %jmp T_12.15;
T_12.7 ;
    %vpi_call 10 66 "$display", "%b: BNE", v0x17e1d70_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e17c0_0, 0, 1;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17e1740_0, 0, 8;
    %jmp T_12.15;
T_12.8 ;
    %vpi_call 10 71 "$display", "%b: J", v0x17e1d70_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e1890_0, 0, 1;
    %jmp T_12.15;
T_12.9 ;
    %vpi_call 10 75 "$display", "%b: JAL", v0x17e1d70_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e1890_0, 0, 1;
    %jmp T_12.15;
T_12.10 ;
    %vpi_call 10 79 "$display", "%b: ADDIU", v0x17e1d70_0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17e1740_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e1bc0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e16a0_0, 0, 1;
    %jmp T_12.15;
T_12.11 ;
    %vpi_call 10 85 "$display", "%b: SLTIU", v0x17e1d70_0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17e1740_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e1bc0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e16a0_0, 0, 1;
    %jmp T_12.15;
T_12.12 ;
    %vpi_call 10 91 "$display", "%b: LUI", v0x17e1d70_0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17e1740_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e1bc0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e16a0_0, 0, 1;
    %jmp T_12.15;
T_12.13 ;
    %vpi_call 10 97 "$display", "%b: SPECIAL", v0x17e1d70_0;
    %load/v 8, v0x17e1c70_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_12.16, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_12.17, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_12.18, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_12.19, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_12.20, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_12.21, 6;
    %cmpi/u 8, 12, 6;
    %jmp/1 T_12.22, 6;
    %vpi_call 10 141 "$display", "funct: %b: That's not a supported funct!", v0x17e1c70_0;
    %jmp T_12.24;
T_12.16 ;
    %vpi_call 10 100 "$display", "funct: %b: ADD", v0x17e1c70_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e1ac0_0, 0, 1;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17e1740_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e1bc0_0, 0, 1;
    %jmp T_12.24;
T_12.17 ;
    %vpi_call 10 106 "$display", "funct: %b: SUB", v0x17e1c70_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e1ac0_0, 0, 1;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17e1740_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e1bc0_0, 0, 1;
    %jmp T_12.24;
T_12.18 ;
    %vpi_call 10 112 "$display", "funct: %b: AND", v0x17e1c70_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e1ac0_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17e1740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e1bc0_0, 0, 1;
    %jmp T_12.24;
T_12.19 ;
    %vpi_call 10 118 "$display", "funct: %b: OR", v0x17e1c70_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e1ac0_0, 0, 1;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17e1740_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e1bc0_0, 0, 1;
    %jmp T_12.24;
T_12.20 ;
    %vpi_call 10 124 "$display", "funct: %b: SLT", v0x17e1c70_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e1ac0_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17e1740_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e1bc0_0, 0, 1;
    %jmp T_12.24;
T_12.21 ;
    %vpi_call 10 130 "$display", "funct: %b: JR", v0x17e1c70_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17e1890_0, 0, 1;
    %jmp T_12.24;
T_12.22 ;
    %load/v 8, v0x17e1ea0_0, 32;
    %cmpi/u 8, 4, 32;
    %jmp/1 T_12.25, 6;
    %cmpi/u 8, 10, 32;
    %jmp/1 T_12.26, 6;
    %vpi_call 10 137 "$display", "vreg = %x, Syscall, but not a supported one!", v0x17e1ea0_0;
    %jmp T_12.28;
T_12.25 ;
    %vpi_call 10 135 "$display", "%s", v0x17e1df0_0;
    %jmp T_12.28;
T_12.26 ;
    %vpi_call 10 136 "$finish";
    %jmp T_12.28;
T_12.28 ;
    %jmp T_12.24;
T_12.24 ;
    %jmp T_12.15;
T_12.15 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x17e09a0;
T_13 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 4, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 5, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 6, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 7, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 8, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 9, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 10, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 11, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 12, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 13, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 14, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 15, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 16, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 17, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 18, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 19, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 20, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 21, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 22, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 23, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 24, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 25, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 26, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 27, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 28, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 29, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 30, 0;
   %set/av v0x17e1130, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 31, 0;
   %set/av v0x17e1130, 0, 32;
    %set/v v0x17e0bf0_0, 0, 32;
    %set/v v0x17e0c90_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x17e09a0;
T_14 ;
    %wait E_0x17da920;
    %load/v 8, v0x17e1010_0, 1;
    %jmp/0xz  T_14.0, 8;
    %load/v 8, v0x17e13f0_0, 32;
    %ix/getv 3, v0x17e14f0_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x17e1130, 8, 32;
t_0 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x17e09a0;
T_15 ;
    %wait E_0x17e0a90;
    %ix/getv 3, v0x17e0eb0_0;
    %load/av 8, v0x17e1130, 32;
    %set/v v0x17e0bf0_0, 8, 32;
    %ix/getv 3, v0x17e0f70_0;
    %load/av 8, v0x17e1130, 32;
    %set/v v0x17e0c90_0, 8, 32;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x17e1130, 32;
    %set/v v0x17e1350_0, 8, 32;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x17e1130, 32;
    %set/v v0x17e1230_0, 8, 32;
    %jmp T_15;
    .thread T_15;
    .scope S_0x17e05d0;
T_16 ;
    %wait E_0x17e06c0;
    %load/v 8, v0x17e08c0_0, 1;
    %inv 8, 1;
    %jmp/0  T_16.0, 8;
    %load/v 9, v0x17e06f0_0, 32;
    %jmp/1  T_16.2, 8;
T_16.0 ; End of true expr.
    %load/v 41, v0x17e07c0_0, 32;
    %jmp/0  T_16.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_16.2;
T_16.1 ;
    %mov 9, 41, 32; Return false value
T_16.2 ;
    %set/v v0x17e0840_0, 9, 32;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x17e01f0;
T_17 ;
    %wait E_0x17e00a0;
    %load/v 8, v0x17e04f0_0, 1;
    %inv 8, 1;
    %jmp/0  T_17.0, 8;
    %load/v 9, v0x17e0320_0, 32;
    %jmp/1  T_17.2, 8;
T_17.0 ; End of true expr.
    %load/v 41, v0x17e03f0_0, 32;
    %jmp/0  T_17.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_17.2;
T_17.1 ;
    %mov 9, 41, 32; Return false value
T_17.2 ;
    %set/v v0x17e0470_0, 9, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x17dfdb0;
T_18 ;
    %wait E_0x17df970;
    %load/v 8, v0x17e00d0_0, 16;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.0, 4;
    %load/x1p 56, v0x17e00d0_0, 1;
    %jmp T_18.1;
T_18.0 ;
    %mov 56, 2, 1;
T_18.1 ;
    %mov 40, 56, 1; Move signal select into place
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 24, 40, 16;
    %set/v v0x17e0020_0, 8, 32;
    %load/v 8, v0x17e0020_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v0x17e0150_0, 8, 32;
    %load/v 8, v0x17e0020_0, 32;
    %set/v v0x17dffa0_0, 8, 32;
    %load/v 8, v0x17e0150_0, 32;
    %load/v 40, v0x17dff20_0, 32;
    %add 8, 40, 32;
    %set/v v0x17dfea0_0, 8, 32;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x17de2e0;
T_19 ;
    %set/v v0x17dec40_0, 0, 32;
    %set/v v0x17df030_0, 0, 32;
    %set/v v0x17dfa50_0, 0, 32;
    %set/v v0x17df550_0, 0, 1;
    %set/v v0x17de9c0_0, 0, 1;
    %set/v v0x17deb40_0, 0, 1;
    %set/v v0x17de5e0_0, 0, 1;
    %set/v v0x17df1e0_0, 0, 1;
    %set/v v0x17de3d0_0, 0, 3;
    %set/v v0x17df5d0_0, 0, 5;
    %set/v v0x17df9d0_0, 0, 5;
    %set/v v0x17ded60_0, 0, 5;
    %end;
    .thread T_19;
    .scope S_0x17de2e0;
T_20 ;
    %wait E_0x17da920;
    %load/v 8, v0x17de910_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_20.0, 8;
    %load/v 8, v0x17df470_0, 1;
    %set/v v0x17df550_0, 8, 1;
    %load/v 8, v0x17dea40_0, 1;
    %set/v v0x17de9c0_0, 8, 1;
    %load/v 8, v0x17debc0_0, 1;
    %set/v v0x17deb40_0, 8, 1;
    %load/v 8, v0x17de690_0, 1;
    %set/v v0x17de5e0_0, 8, 1;
    %load/v 8, v0x17df3f0_0, 1;
    %set/v v0x17df1e0_0, 8, 1;
    %load/v 8, v0x17de490_0, 3;
    %set/v v0x17de3d0_0, 8, 3;
    %load/v 8, v0x17dee90_0, 32;
    %set/v v0x17dec40_0, 8, 32;
    %load/v 8, v0x17def10_0, 32;
    %set/v v0x17df030_0, 8, 32;
    %load/v 8, v0x17dfad0_0, 32;
    %set/v v0x17dfa50_0, 8, 32;
    %load/v 8, v0x17df840_0, 5;
    %set/v v0x17df5d0_0, 8, 5;
    %load/v 8, v0x17df8c0_0, 5;
    %set/v v0x17df9d0_0, 8, 5;
    %load/v 8, v0x17df0b0_0, 5;
    %set/v v0x17ded60_0, 8, 5;
    %jmp T_20.1;
T_20.0 ;
    %set/v v0x17df550_0, 0, 1;
    %set/v v0x17de9c0_0, 0, 1;
    %set/v v0x17deb40_0, 0, 1;
    %set/v v0x17de5e0_0, 0, 1;
    %set/v v0x17df1e0_0, 0, 1;
    %set/v v0x17de3d0_0, 0, 3;
    %set/v v0x17dec40_0, 0, 32;
    %set/v v0x17df030_0, 0, 32;
    %set/v v0x17dfa50_0, 0, 32;
    %set/v v0x17df5d0_0, 0, 5;
    %set/v v0x17df9d0_0, 0, 5;
    %set/v v0x17ded60_0, 0, 5;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x17ddf90;
T_21 ;
    %wait E_0x17de080;
    %load/v 8, v0x17de260_0, 1;
    %inv 8, 1;
    %jmp/0  T_21.0, 8;
    %load/v 9, v0x17de0b0_0, 5;
    %jmp/1  T_21.2, 8;
T_21.0 ; End of true expr.
    %load/v 14, v0x17de160_0, 5;
    %jmp/0  T_21.1, 8;
 ; End of false expr.
    %blend  9, 14, 5; Condition unknown.
    %jmp  T_21.2;
T_21.1 ;
    %mov 9, 14, 5; Return false value
T_21.2 ;
    %set/v v0x17de1e0_0, 9, 5;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x17dda80;
T_22 ;
    %wait E_0x17ddb70;
    %load/v 8, v0x17ddee0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_22.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_22.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_22.2, 6;
    %vpi_call 5 40 "$display", "Error in threemux";
    %jmp T_22.4;
T_22.0 ;
    %load/v 8, v0x17ddbd0_0, 32;
    %set/v v0x17dde30_0, 8, 32;
    %jmp T_22.4;
T_22.1 ;
    %load/v 8, v0x17ddc50_0, 32;
    %set/v v0x17dde30_0, 8, 32;
    %jmp T_22.4;
T_22.2 ;
    %load/v 8, v0x17ddd20_0, 32;
    %set/v v0x17dde30_0, 8, 32;
    %jmp T_22.4;
T_22.4 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x17dd5c0;
T_23 ;
    %wait E_0x17dd6b0;
    %load/v 8, v0x17dda00_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_23.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_23.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_23.2, 6;
    %vpi_call 5 40 "$display", "Error in threemux";
    %jmp T_23.4;
T_23.0 ;
    %load/v 8, v0x17dd710_0, 32;
    %set/v v0x17dd900_0, 8, 32;
    %jmp T_23.4;
T_23.1 ;
    %load/v 8, v0x17dd7d0_0, 32;
    %set/v v0x17dd900_0, 8, 32;
    %jmp T_23.4;
T_23.2 ;
    %load/v 8, v0x17dd880_0, 32;
    %set/v v0x17dd900_0, 8, 32;
    %jmp T_23.4;
T_23.4 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x17dd1b0;
T_24 ;
    %wait E_0x17dd2a0;
    %load/v 8, v0x17dd510_0, 1;
    %inv 8, 1;
    %jmp/0  T_24.0, 8;
    %load/v 9, v0x17dd310_0, 32;
    %jmp/1  T_24.2, 8;
T_24.0 ; End of true expr.
    %load/v 41, v0x17dd3e0_0, 32;
    %jmp/0  T_24.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_24.2;
T_24.1 ;
    %mov 9, 41, 32; Return false value
T_24.2 ;
    %set/v v0x17dd460_0, 9, 32;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x17dce00;
T_25 ;
    %wait E_0x17db310;
    %load/v 8, v0x17dcf10_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_25.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_25.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_25.2, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_25.3, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_25.4, 6;
    %vpi_call 13 22 "$display", "That's not a supported ALUop!";
    %jmp T_25.6;
T_25.0 ;
    %load/v 8, v0x17dd080_0, 32;
    %load/v 40, v0x17dd100_0, 32;
    %and 8, 40, 32;
    %set/v v0x17dcfd0_0, 8, 32;
    %jmp T_25.6;
T_25.1 ;
    %load/v 8, v0x17dd080_0, 32;
    %load/v 40, v0x17dd100_0, 32;
    %or 8, 40, 32;
    %set/v v0x17dcfd0_0, 8, 32;
    %jmp T_25.6;
T_25.2 ;
    %load/v 8, v0x17dd080_0, 32;
    %load/v 40, v0x17dd100_0, 32;
    %add 8, 40, 32;
    %set/v v0x17dcfd0_0, 8, 32;
    %jmp T_25.6;
T_25.3 ;
    %load/v 8, v0x17dd080_0, 32;
    %load/v 40, v0x17dd100_0, 32;
    %sub 8, 40, 32;
    %set/v v0x17dcfd0_0, 8, 32;
    %jmp T_25.6;
T_25.4 ;
    %load/v 8, v0x17dd080_0, 32;
    %load/v 40, v0x17dd100_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_25.7, 5;
    %load/v 8, v0x17dd080_0, 32;
    %set/v v0x17dcfd0_0, 8, 32;
    %jmp T_25.8;
T_25.7 ;
    %load/v 8, v0x17dd100_0, 32;
    %set/v v0x17dcfd0_0, 8, 32;
T_25.8 ;
    %jmp T_25.6;
T_25.6 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x17dc110;
T_26 ;
    %set/v v0x17dc200_0, 0, 32;
    %set/v v0x17dca30_0, 0, 5;
    %set/v v0x17dc830_0, 0, 1;
    %set/v v0x17dc470_0, 0, 1;
    %set/v v0x17dc640_0, 0, 1;
    %set/v v0x17dca30_0, 0, 5;
    %end;
    .thread T_26;
    .scope S_0x17dc110;
T_27 ;
    %wait E_0x17da920;
    %load/v 8, v0x17dc8b0_0, 1;
    %set/v v0x17dc830_0, 8, 1;
    %load/v 8, v0x17dc4f0_0, 1;
    %set/v v0x17dc470_0, 8, 1;
    %load/v 8, v0x17dc710_0, 1;
    %set/v v0x17dc640_0, 8, 1;
    %load/v 8, v0x17dc280_0, 32;
    %set/v v0x17dc200_0, 8, 32;
    %load/v 8, v0x17dcab0_0, 32;
    %set/v v0x17dc9b0_0, 8, 32;
    %load/v 8, v0x17dcc60_0, 5;
    %set/v v0x17dca30_0, 8, 5;
    %jmp T_27;
    .thread T_27;
    .scope S_0x17db480;
T_28 ;
    %vpi_call 15 14 "$readmemh", "hello.s", v0x17dbdb0;
    %end;
    .thread T_28;
    .scope S_0x17db480;
T_29 ;
    %wait E_0x17da920;
    %load/v 8, v0x17dbcb0_0, 1;
    %jmp/0xz  T_29.0, 8;
    %load/v 8, v0x17dc090_0, 32;
    %load/v 40, v0x17dbb00_0, 32;
    %mov 72, 0, 1;
    %subi 40, 1048576, 33;
    %ix/get/s 3, 40, 33;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17dbdb0, 0, 8;
t_1 ;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x17da830;
T_30 ;
    %set/v v0x17da990_0, 0, 32;
    %set/v v0x17dae00_0, 0, 32;
    %set/v v0x17dafb0_0, 0, 1;
    %set/v v0x17dac50_0, 0, 1;
    %set/v v0x17db190_0, 0, 5;
    %end;
    .thread T_30;
    .scope S_0x17da830;
T_31 ;
    %wait E_0x17da920;
    %load/v 8, v0x17db030_0, 1;
    %set/v v0x17dafb0_0, 8, 1;
    %load/v 8, v0x17dacd0_0, 1;
    %set/v v0x17dac50_0, 8, 1;
    %load/v 8, v0x17daa50_0, 32;
    %set/v v0x17da990_0, 8, 32;
    %load/v 8, v0x17dae80_0, 32;
    %set/v v0x17dae00_0, 8, 32;
    %load/v 8, v0x17db290_0, 5;
    %set/v v0x17db190_0, 8, 5;
    %jmp T_31;
    .thread T_31;
    .scope S_0x17da4f0;
T_32 ;
    %wait E_0x17d9550;
    %load/v 8, v0x17da780_0, 1;
    %inv 8, 1;
    %jmp/0  T_32.0, 8;
    %load/v 9, v0x17da5e0_0, 32;
    %jmp/1  T_32.2, 8;
T_32.0 ; End of true expr.
    %load/v 41, v0x17da660_0, 32;
    %jmp/0  T_32.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_32.2;
T_32.1 ;
    %mov 9, 41, 32; Return false value
T_32.2 ;
    %set/v v0x17da6e0_0, 9, 32;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x17d9100;
T_33 ;
    %set/v v0x17da3a0_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0x17d9100;
T_34 ;
    %set/v v0x17da010_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x17d9100;
T_35 ;
    %set/v v0x17da260_0, 0, 1;
    %end;
    .thread T_35;
    .scope S_0x17d9100;
T_36 ;
    %set/v v0x17da1b0_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x17d9100;
T_37 ;
    %set/v v0x17d9d00_0, 0, 1;
    %set/v v0x17d9e40_0, 0, 1;
    %set/v v0x17d9430_0, 0, 1;
    %set/v v0x17d9580_0, 0, 1;
    %set/v v0x17d94d0_0, 0, 2;
    %set/v v0x17d9620_0, 0, 2;
    %set/v v0x17d9390_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_0x17d9100;
T_38 ;
    %wait E_0x17d91f0;
    %load/v 8, v0x17d9da0_0, 5;
    %load/v 13, v0x17d9ad0_0, 5;
    %cmp/u 8, 13, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x17d9da0_0, 5;
    %load/v 14, v0x17d9c80_0, 5;
    %cmp/u 9, 14, 5;
    %or 8, 4, 1;
    %load/v 9, v0x17d9700_0, 1;
    %and 8, 9, 1;
    %set/v v0x17da3a0_0, 8, 1;
    %load/v 8, v0x17d92d0_0, 1;
    %load/v 9, v0x17d9890_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0x17d9f90_0, 5;
    %load/v 14, v0x17d9ad0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x17d9f90_0, 5;
    %load/v 15, v0x17d9c80_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %set/v v0x17da260_0, 8, 1;
    %load/v 8, v0x17d92d0_0, 1;
    %load/v 9, v0x17d97a0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0x17da0b0_0, 5;
    %load/v 14, v0x17d9ad0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x17da0b0_0, 5;
    %load/v 15, v0x17d9c80_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %set/v v0x17da1b0_0, 8, 1;
    %load/v 8, v0x17da260_0, 1;
    %load/v 9, v0x17da1b0_0, 1;
    %or 8, 9, 1;
    %set/v v0x17da010_0, 8, 1;
    %load/v 8, v0x17da3a0_0, 1;
    %load/v 9, v0x17da010_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_38.0, 8;
    %set/v v0x17d9d00_0, 1, 1;
    %set/v v0x17d9e40_0, 1, 1;
    %set/v v0x17d9390_0, 1, 1;
    %jmp T_38.1;
T_38.0 ;
    %set/v v0x17d9d00_0, 0, 1;
    %set/v v0x17d9e40_0, 0, 1;
    %set/v v0x17d9390_0, 0, 1;
T_38.1 ;
    %load/v 8, v0x17d9ad0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x17d9ad0_0, 5;
    %load/v 14, v0x17da0b0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x17d9930_0, 1;
    %and 8, 9, 1;
    %set/v v0x17d9430_0, 8, 1;
    %load/v 8, v0x17d9c80_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x17d9c80_0, 5;
    %load/v 14, v0x17da0b0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x17d9930_0, 1;
    %and 8, 9, 1;
    %set/v v0x17d9580_0, 8, 1;
    %load/v 8, v0x17d9be0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x17d9be0_0, 5;
    %load/v 14, v0x17da0b0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x17d9930_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_38.2, 8;
    %movi 8, 2, 2;
    %set/v v0x17d94d0_0, 8, 2;
    %jmp T_38.3;
T_38.2 ;
    %load/v 8, v0x17d9be0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x17d9be0_0, 5;
    %load/v 14, v0x17da130_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x17d9a30_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_38.4, 8;
    %movi 8, 1, 2;
    %set/v v0x17d94d0_0, 8, 2;
    %jmp T_38.5;
T_38.4 ;
    %set/v v0x17d94d0_0, 0, 2;
T_38.5 ;
T_38.3 ;
    %load/v 8, v0x17d9da0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x17d9da0_0, 5;
    %load/v 14, v0x17da0b0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x17d9930_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_38.6, 8;
    %movi 8, 2, 2;
    %set/v v0x17d9620_0, 8, 2;
    %jmp T_38.7;
T_38.6 ;
    %load/v 8, v0x17d9da0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x17d9da0_0, 5;
    %load/v 14, v0x17da130_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x17d9a30_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_38.8, 8;
    %movi 8, 1, 2;
    %set/v v0x17d9620_0, 8, 2;
    %jmp T_38.9;
T_38.8 ;
    %set/v v0x17d9620_0, 0, 2;
T_38.9 ;
T_38.7 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x17d9010;
T_39 ;
    %vpi_call 4 263 "$monitor", $time, " instrD= %x, instrF = %x, RD1_D = %x, RD2_D = %x", v0x17e7ee0_0, v0x17e7fb0_0, v0x17e6600_0, v0x17e6780_0;
    %end;
    .thread T_39;
    .scope S_0x179c9e0;
T_40 ;
    %set/v v0x17e8300_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0x179c9e0;
T_41 ;
    %delay 1, 0;
    %load/v 8, v0x17e8300_0, 1;
    %inv 8, 1;
    %set/v v0x17e8300_0, 8, 1;
    %jmp T_41;
    .thread T_41;
    .scope S_0x179c9e0;
T_42 ;
    %delay 100, 0;
    %vpi_call 3 7 "$finish";
    %end;
    .thread T_42;
    .scope S_0x17f3380;
T_43 ;
    %movi 8, 4194352, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x17f3610_0, 0, 8;
    %end;
    .thread T_43;
    .scope S_0x17f3380;
T_44 ;
    %wait E_0x17f3470;
    %load/v 8, v0x17f36c0_0, 1;
    %inv 8, 1;
    %jmp/0  T_44.0, 8;
    %load/v 9, v0x17f34a0_0, 32;
    %jmp/1  T_44.2, 8;
T_44.0 ; End of true expr.
    %load/v 41, v0x17f3590_0, 32;
    %jmp/0  T_44.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_44.2;
T_44.1 ;
    %mov 9, 41, 32; Return false value
T_44.2 ;
    %set/v v0x17f3610_0, 9, 32;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x17f2f40;
T_45 ;
    %movi 8, 1048584, 32;
    %set/v v0x17f3220_0, 8, 32;
    %end;
    .thread T_45;
    .scope S_0x17f2f40;
T_46 ;
    %wait E_0x17e1fa0;
    %load/v 8, v0x17f32d0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %inv 4, 1;
    %jmp/0xz  T_46.0, 4;
    %load/v 8, v0x17f30d0_0, 32;
    %set/v v0x17f3220_0, 8, 32;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x17f1140;
T_47 ;
    %vpi_call 7 11 "$readmemh", "hello.s", v0x17f1780;
    %end;
    .thread T_47;
    .scope S_0x17f1140;
T_48 ;
    %wait E_0x17f1230;
    %load/v 40, v0x17f2df0_0, 30;
    %mov 70, 0, 1;
    %mov 71, 0, 1;
    %subi 40, 1048576, 32;
    %ix/get/s 3, 40, 32;
    %load/av 8, v0x17f1780, 32;
    %set/v v0x17f2e90_0, 8, 32;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x17f0ed0;
T_49 ;
    %wait E_0x17f0fc0;
    %load/v 8, v0x17f0ff0_0, 32;
    %mov 40, 0, 1;
    %addi 8, 4, 33;
    %set/v v0x17f1090_0, 8, 32;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x17f08d0;
T_50 ;
    %set/v v0x17f0ac0_0, 0, 32;
    %set/v v0x17f0c20_0, 0, 32;
    %end;
    .thread T_50;
    .scope S_0x17f08d0;
T_51 ;
    %wait E_0x17e1fa0;
    %load/v 8, v0x17f0e20_0, 1;
    %inv 8, 1;
    %load/v 9, v0x17f0a40_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_51.0, 8;
    %load/v 8, v0x17f0da0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x17f0ac0_0, 0, 8;
    %load/v 8, v0x17f0d20_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x17f0c20_0, 0, 8;
T_51.0 ;
    %load/v 8, v0x17f0a40_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_51.2, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0x17f0ac0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x17f0c20_0, 0, 0;
T_51.2 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x17efea0;
T_52 ;
    %set/v v0x17f03f0_0, 0, 1;
    %set/v v0x17f01c0_0, 0, 1;
    %set/v v0x17f00f0_0, 0, 1;
    %set/v v0x17f0240_0, 0, 1;
    %set/v v0x17f02c0_0, 0, 1;
    %set/v v0x17f0070_0, 0, 3;
    %set/v v0x17f04f0_0, 0, 1;
    %set/v v0x17effd0_0, 0, 1;
    %set/v v0x17f0340_0, 0, 1;
    %end;
    .thread T_52;
    .scope S_0x17efea0;
T_53 ;
    %wait E_0x17ddeb0;
    %load/v 8, v0x17f05f0_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x17f0670_0, 6;
    %cmp/u 9, 2, 6;
    %inv 6, 1;
    %mov 9, 6, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_53.0, 8;
    %vpi_call 10 32 "$display", "control module: instruction being decoded: %x", v0x17f05f0_0;
    %load/v 8, v0x17f0670_0, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_53.2, 6;
    %cmpi/u 8, 13, 6;
    %jmp/1 T_53.3, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_53.4, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_53.5, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_53.6, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_53.7, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_53.8, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_53.9, 6;
    %cmpi/u 8, 9, 6;
    %jmp/1 T_53.10, 6;
    %cmpi/u 8, 11, 6;
    %jmp/1 T_53.11, 6;
    %cmpi/u 8, 15, 6;
    %jmp/1 T_53.12, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_53.13, 6;
    %vpi_call 10 145 "$display", "%b: That's not a supported instruction!", v0x17f0670_0;
    %jmp T_53.15;
T_53.2 ;
    %vpi_call 10 35 "$display", "%b: ADDI", v0x17f0670_0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17f0070_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17f04f0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17effd0_0, 0, 1;
    %jmp T_53.15;
T_53.3 ;
    %vpi_call 10 41 "$display", "%b: ORI", v0x17f0670_0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17f0070_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17f04f0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17effd0_0, 0, 1;
    %jmp T_53.15;
T_53.4 ;
    %vpi_call 10 47 "$display", "%b: LW", v0x17f0670_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17f0240_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17f02c0_0, 0, 1;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17f0070_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17f04f0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17effd0_0, 0, 1;
    %jmp T_53.15;
T_53.5 ;
    %vpi_call 10 55 "$display", "%b: SW", v0x17f0670_0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17f0070_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17effd0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17f0340_0, 0, 1;
    %jmp T_53.15;
T_53.6 ;
    %vpi_call 10 61 "$display", "%b: BEQ", v0x17f0670_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17f00f0_0, 0, 1;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17f0070_0, 0, 8;
    %jmp T_53.15;
T_53.7 ;
    %vpi_call 10 66 "$display", "%b: BNE", v0x17f0670_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17f00f0_0, 0, 1;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17f0070_0, 0, 8;
    %jmp T_53.15;
T_53.8 ;
    %vpi_call 10 71 "$display", "%b: J", v0x17f0670_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17f01c0_0, 0, 1;
    %jmp T_53.15;
T_53.9 ;
    %vpi_call 10 75 "$display", "%b: JAL", v0x17f0670_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17f01c0_0, 0, 1;
    %jmp T_53.15;
T_53.10 ;
    %vpi_call 10 79 "$display", "%b: ADDIU", v0x17f0670_0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17f0070_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17f04f0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17effd0_0, 0, 1;
    %jmp T_53.15;
T_53.11 ;
    %vpi_call 10 85 "$display", "%b: SLTIU", v0x17f0670_0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17f0070_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17f04f0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17effd0_0, 0, 1;
    %jmp T_53.15;
T_53.12 ;
    %vpi_call 10 91 "$display", "%b: LUI", v0x17f0670_0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17f0070_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17f04f0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17effd0_0, 0, 1;
    %jmp T_53.15;
T_53.13 ;
    %vpi_call 10 97 "$display", "%b: SPECIAL", v0x17f0670_0;
    %load/v 8, v0x17f0570_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_53.16, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_53.17, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_53.18, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_53.19, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_53.20, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_53.21, 6;
    %cmpi/u 8, 12, 6;
    %jmp/1 T_53.22, 6;
    %vpi_call 10 141 "$display", "funct: %b: That's not a supported funct!", v0x17f0570_0;
    %jmp T_53.24;
T_53.16 ;
    %vpi_call 10 100 "$display", "funct: %b: ADD", v0x17f0570_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17f03f0_0, 0, 1;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17f0070_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17f04f0_0, 0, 1;
    %jmp T_53.24;
T_53.17 ;
    %vpi_call 10 106 "$display", "funct: %b: SUB", v0x17f0570_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17f03f0_0, 0, 1;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17f0070_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17f04f0_0, 0, 1;
    %jmp T_53.24;
T_53.18 ;
    %vpi_call 10 112 "$display", "funct: %b: AND", v0x17f0570_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17f03f0_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17f0070_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17f04f0_0, 0, 1;
    %jmp T_53.24;
T_53.19 ;
    %vpi_call 10 118 "$display", "funct: %b: OR", v0x17f0570_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17f03f0_0, 0, 1;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17f0070_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17f04f0_0, 0, 1;
    %jmp T_53.24;
T_53.20 ;
    %vpi_call 10 124 "$display", "funct: %b: SLT", v0x17f0570_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17f03f0_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17f0070_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17f04f0_0, 0, 1;
    %jmp T_53.24;
T_53.21 ;
    %vpi_call 10 130 "$display", "funct: %b: JR", v0x17f0570_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17f01c0_0, 0, 1;
    %jmp T_53.24;
T_53.22 ;
    %load/v 8, v0x17f07a0_0, 32;
    %cmpi/u 8, 4, 32;
    %jmp/1 T_53.25, 6;
    %cmpi/u 8, 10, 32;
    %jmp/1 T_53.26, 6;
    %vpi_call 10 137 "$display", "vreg = %x, Syscall, but not a supported one!", v0x17f07a0_0;
    %jmp T_53.28;
T_53.25 ;
    %vpi_call 10 135 "$display", "%s", v0x17f06f0_0;
    %jmp T_53.28;
T_53.26 ;
    %vpi_call 10 136 "$finish";
    %jmp T_53.28;
T_53.28 ;
    %jmp T_53.24;
T_53.24 ;
    %jmp T_53.15;
T_53.15 ;
T_53.0 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x17ef310;
T_54 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 4, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 5, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 6, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 7, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 8, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 9, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 10, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 11, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 12, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 13, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 14, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 15, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 16, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 17, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 18, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 19, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 20, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 21, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 22, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 23, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 24, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 25, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 26, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 27, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 28, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 29, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 30, 0;
   %set/av v0x17efa60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 31, 0;
   %set/av v0x17efa60, 0, 32;
    %set/v v0x17ef560_0, 0, 32;
    %set/v v0x17ef600_0, 0, 32;
    %end;
    .thread T_54;
    .scope S_0x17ef310;
T_55 ;
    %wait E_0x17e1fa0;
    %load/v 8, v0x17ef940_0, 1;
    %jmp/0xz  T_55.0, 8;
    %load/v 8, v0x17efd20_0, 32;
    %ix/getv 3, v0x17efe20_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x17efa60, 8, 32;
t_2 ;
T_55.0 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x17ef310;
T_56 ;
    %wait E_0x17ef400;
    %ix/getv 3, v0x17ef820_0;
    %load/av 8, v0x17efa60, 32;
    %set/v v0x17ef560_0, 8, 32;
    %ix/getv 3, v0x17ef8a0_0;
    %load/av 8, v0x17efa60, 32;
    %set/v v0x17ef600_0, 8, 32;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x17efa60, 32;
    %set/v v0x17efc80_0, 8, 32;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x17efa60, 32;
    %set/v v0x17efb60_0, 8, 32;
    %jmp T_56;
    .thread T_56;
    .scope S_0x17eef40;
T_57 ;
    %wait E_0x17ef030;
    %load/v 8, v0x17ef230_0, 1;
    %inv 8, 1;
    %jmp/0  T_57.0, 8;
    %load/v 9, v0x17ef060_0, 32;
    %jmp/1  T_57.2, 8;
T_57.0 ; End of true expr.
    %load/v 41, v0x17ef130_0, 32;
    %jmp/0  T_57.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_57.2;
T_57.1 ;
    %mov 9, 41, 32; Return false value
T_57.2 ;
    %set/v v0x17ef1b0_0, 9, 32;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x17eeb60;
T_58 ;
    %wait E_0x17eea10;
    %load/v 8, v0x17eee60_0, 1;
    %inv 8, 1;
    %jmp/0  T_58.0, 8;
    %load/v 9, v0x17eec90_0, 32;
    %jmp/1  T_58.2, 8;
T_58.0 ; End of true expr.
    %load/v 41, v0x17eed60_0, 32;
    %jmp/0  T_58.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_58.2;
T_58.1 ;
    %mov 9, 41, 32; Return false value
T_58.2 ;
    %set/v v0x17eede0_0, 9, 32;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x17ee720;
T_59 ;
    %wait E_0x17edce0;
    %load/v 8, v0x17eea40_0, 16;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_59.0, 4;
    %load/x1p 56, v0x17eea40_0, 1;
    %jmp T_59.1;
T_59.0 ;
    %mov 56, 2, 1;
T_59.1 ;
    %mov 40, 56, 1; Move signal select into place
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 24, 40, 16;
    %set/v v0x17ee990_0, 8, 32;
    %load/v 8, v0x17ee990_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v0x17eeac0_0, 8, 32;
    %load/v 8, v0x17ee990_0, 32;
    %set/v v0x17ee910_0, 8, 32;
    %load/v 8, v0x17eeac0_0, 32;
    %load/v 40, v0x17ee890_0, 32;
    %add 8, 40, 32;
    %set/v v0x17ee810_0, 8, 32;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x17ece20;
T_60 ;
    %set/v v0x17ed6c0_0, 0, 32;
    %set/v v0x17edab0_0, 0, 32;
    %set/v v0x17ee340_0, 0, 32;
    %set/v v0x17edfd0_0, 0, 1;
    %set/v v0x17ed440_0, 0, 1;
    %set/v v0x17ed5c0_0, 0, 1;
    %set/v v0x17ed0f0_0, 0, 1;
    %set/v v0x17edc60_0, 0, 1;
    %set/v v0x17ecf10_0, 0, 3;
    %set/v v0x17ee050_0, 0, 5;
    %set/v v0x17ee240_0, 0, 5;
    %set/v v0x17ed7e0_0, 0, 5;
    %end;
    .thread T_60;
    .scope S_0x17ece20;
T_61 ;
    %wait E_0x17e1fa0;
    %load/v 8, v0x17ed3c0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_61.0, 8;
    %load/v 8, v0x17edef0_0, 1;
    %set/v v0x17edfd0_0, 8, 1;
    %load/v 8, v0x17ed4c0_0, 1;
    %set/v v0x17ed440_0, 8, 1;
    %load/v 8, v0x17ed640_0, 1;
    %set/v v0x17ed5c0_0, 8, 1;
    %load/v 8, v0x17ed170_0, 1;
    %set/v v0x17ed0f0_0, 8, 1;
    %load/v 8, v0x17ede70_0, 1;
    %set/v v0x17edc60_0, 8, 1;
    %load/v 8, v0x17ecfd0_0, 3;
    %set/v v0x17ecf10_0, 8, 3;
    %load/v 8, v0x17ed910_0, 32;
    %set/v v0x17ed6c0_0, 8, 32;
    %load/v 8, v0x17ed990_0, 32;
    %set/v v0x17edab0_0, 8, 32;
    %load/v 8, v0x17ee3c0_0, 32;
    %set/v v0x17ee340_0, 8, 32;
    %load/v 8, v0x17ee2c0_0, 5;
    %set/v v0x17ee050_0, 8, 5;
    %load/v 8, v0x17ee460_0, 5;
    %set/v v0x17ee240_0, 8, 5;
    %load/v 8, v0x17edb30_0, 5;
    %set/v v0x17ed7e0_0, 8, 5;
    %jmp T_61.1;
T_61.0 ;
    %set/v v0x17edfd0_0, 0, 1;
    %set/v v0x17ed440_0, 0, 1;
    %set/v v0x17ed5c0_0, 0, 1;
    %set/v v0x17ed0f0_0, 0, 1;
    %set/v v0x17edc60_0, 0, 1;
    %set/v v0x17ecf10_0, 0, 3;
    %set/v v0x17ed6c0_0, 0, 32;
    %set/v v0x17edab0_0, 0, 32;
    %set/v v0x17ee340_0, 0, 32;
    %set/v v0x17ee050_0, 0, 5;
    %set/v v0x17ee240_0, 0, 5;
    %set/v v0x17ed7e0_0, 0, 5;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x17ecb30;
T_62 ;
    %wait E_0x17dac20;
    %load/v 8, v0x17ecda0_0, 1;
    %inv 8, 1;
    %jmp/0  T_62.0, 8;
    %load/v 9, v0x17ecc20_0, 5;
    %jmp/1  T_62.2, 8;
T_62.0 ; End of true expr.
    %load/v 14, v0x17ecca0_0, 5;
    %jmp/0  T_62.1, 8;
 ; End of false expr.
    %blend  9, 14, 5; Condition unknown.
    %jmp  T_62.2;
T_62.1 ;
    %mov 9, 14, 5; Return false value
T_62.2 ;
    %set/v v0x17ecd20_0, 9, 5;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x17ec6e0;
T_63 ;
    %wait E_0x17e27f0;
    %load/v 8, v0x17ecab0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_63.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_63.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_63.2, 6;
    %vpi_call 5 40 "$display", "Error in threemux";
    %jmp T_63.4;
T_63.0 ;
    %load/v 8, v0x17ec7d0_0, 32;
    %set/v v0x17eca30_0, 8, 32;
    %jmp T_63.4;
T_63.1 ;
    %load/v 8, v0x17ec850_0, 32;
    %set/v v0x17eca30_0, 8, 32;
    %jmp T_63.4;
T_63.2 ;
    %load/v 8, v0x17ec920_0, 32;
    %set/v v0x17eca30_0, 8, 32;
    %jmp T_63.4;
T_63.4 ;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x17ec2e0;
T_64 ;
    %wait E_0x17dbf40;
    %load/v 8, v0x17ec660_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_64.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_64.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_64.2, 6;
    %vpi_call 5 40 "$display", "Error in threemux";
    %jmp T_64.4;
T_64.0 ;
    %load/v 8, v0x17ec3d0_0, 32;
    %set/v v0x17ec590_0, 8, 32;
    %jmp T_64.4;
T_64.1 ;
    %load/v 8, v0x17ec490_0, 32;
    %set/v v0x17ec590_0, 8, 32;
    %jmp T_64.4;
T_64.2 ;
    %load/v 8, v0x17ec510_0, 32;
    %set/v v0x17ec590_0, 8, 32;
    %jmp T_64.4;
T_64.4 ;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x17ebf90;
T_65 ;
    %wait E_0x17e1c40;
    %load/v 8, v0x17ec260_0, 1;
    %inv 8, 1;
    %jmp/0  T_65.0, 8;
    %load/v 9, v0x17ec0c0_0, 32;
    %jmp/1  T_65.2, 8;
T_65.0 ; End of true expr.
    %load/v 41, v0x17ec160_0, 32;
    %jmp/0  T_65.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_65.2;
T_65.1 ;
    %mov 9, 41, 32; Return false value
T_65.2 ;
    %set/v v0x17ec1e0_0, 9, 32;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x17ebc40;
T_66 ;
    %wait E_0x17e8030;
    %load/v 8, v0x17ebd50_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_66.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_66.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_66.2, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_66.3, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_66.4, 6;
    %vpi_call 13 22 "$display", "That's not a supported ALUop!";
    %jmp T_66.6;
T_66.0 ;
    %load/v 8, v0x17ebe90_0, 32;
    %load/v 40, v0x17ebf10_0, 32;
    %and 8, 40, 32;
    %set/v v0x17ebe10_0, 8, 32;
    %jmp T_66.6;
T_66.1 ;
    %load/v 8, v0x17ebe90_0, 32;
    %load/v 40, v0x17ebf10_0, 32;
    %or 8, 40, 32;
    %set/v v0x17ebe10_0, 8, 32;
    %jmp T_66.6;
T_66.2 ;
    %load/v 8, v0x17ebe90_0, 32;
    %load/v 40, v0x17ebf10_0, 32;
    %add 8, 40, 32;
    %set/v v0x17ebe10_0, 8, 32;
    %jmp T_66.6;
T_66.3 ;
    %load/v 8, v0x17ebe90_0, 32;
    %load/v 40, v0x17ebf10_0, 32;
    %sub 8, 40, 32;
    %set/v v0x17ebe10_0, 8, 32;
    %jmp T_66.6;
T_66.4 ;
    %load/v 8, v0x17ebe90_0, 32;
    %load/v 40, v0x17ebf10_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_66.7, 5;
    %load/v 8, v0x17ebe90_0, 32;
    %set/v v0x17ebe10_0, 8, 32;
    %jmp T_66.8;
T_66.7 ;
    %load/v 8, v0x17ebf10_0, 32;
    %set/v v0x17ebe10_0, 8, 32;
T_66.8 ;
    %jmp T_66.6;
T_66.6 ;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x17eaf60;
T_67 ;
    %set/v v0x17eb050_0, 0, 32;
    %set/v v0x17eb880_0, 0, 5;
    %set/v v0x17eb680_0, 0, 1;
    %set/v v0x17eb2c0_0, 0, 1;
    %set/v v0x17eb490_0, 0, 1;
    %set/v v0x17eb880_0, 0, 5;
    %end;
    .thread T_67;
    .scope S_0x17eaf60;
T_68 ;
    %wait E_0x17e1fa0;
    %load/v 8, v0x17eb700_0, 1;
    %set/v v0x17eb680_0, 8, 1;
    %load/v 8, v0x17eb340_0, 1;
    %set/v v0x17eb2c0_0, 8, 1;
    %load/v 8, v0x17eb560_0, 1;
    %set/v v0x17eb490_0, 8, 1;
    %load/v 8, v0x17eb0d0_0, 32;
    %set/v v0x17eb050_0, 8, 32;
    %load/v 8, v0x17eb920_0, 32;
    %set/v v0x17eb800_0, 8, 32;
    %load/v 8, v0x17ebad0_0, 5;
    %set/v v0x17eb880_0, 8, 5;
    %jmp T_68;
    .thread T_68;
    .scope S_0x17ea340;
T_69 ;
    %vpi_call 15 14 "$readmemh", "hello.s", v0x17eac30;
    %end;
    .thread T_69;
    .scope S_0x17ea340;
T_70 ;
    %wait E_0x17e1fa0;
    %load/v 8, v0x17eab30_0, 1;
    %jmp/0xz  T_70.0, 8;
    %load/v 8, v0x17eaee0_0, 32;
    %load/v 40, v0x17ea9b0_0, 32;
    %mov 72, 0, 1;
    %subi 40, 1048576, 33;
    %ix/get/s 3, 40, 33;
    %jmp/1 t_3, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17eac30, 0, 8;
t_3 ;
T_70.0 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x17e9880;
T_71 ;
    %set/v v0x17e99b0_0, 0, 32;
    %set/v v0x17e9d90_0, 0, 32;
    %set/v v0x17e9f10_0, 0, 1;
    %set/v v0x17e9c10_0, 0, 1;
    %set/v v0x17ea090_0, 0, 5;
    %end;
    .thread T_71;
    .scope S_0x17e9880;
T_72 ;
    %wait E_0x17e1fa0;
    %load/v 8, v0x17e9f90_0, 1;
    %set/v v0x17e9f10_0, 8, 1;
    %load/v 8, v0x17e9c90_0, 1;
    %set/v v0x17e9c10_0, 8, 1;
    %load/v 8, v0x17e9a70_0, 32;
    %set/v v0x17e99b0_0, 8, 32;
    %load/v 8, v0x17e9e10_0, 32;
    %set/v v0x17e9d90_0, 8, 32;
    %load/v 8, v0x17ea1b0_0, 5;
    %set/v v0x17ea090_0, 8, 5;
    %jmp T_72;
    .thread T_72;
    .scope S_0x17e9570;
T_73 ;
    %wait E_0x17e22f0;
    %load/v 8, v0x17e9800_0, 1;
    %inv 8, 1;
    %jmp/0  T_73.0, 8;
    %load/v 9, v0x17e9660_0, 32;
    %jmp/1  T_73.2, 8;
T_73.0 ; End of true expr.
    %load/v 41, v0x17e96e0_0, 32;
    %jmp/0  T_73.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_73.2;
T_73.1 ;
    %mov 9, 41, 32; Return false value
T_73.2 ;
    %set/v v0x17e9760_0, 9, 32;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x17e8580;
T_74 ;
    %set/v v0x17e9420_0, 0, 1;
    %end;
    .thread T_74;
    .scope S_0x17e8580;
T_75 ;
    %set/v v0x17e9090_0, 0, 1;
    %end;
    .thread T_75;
    .scope S_0x17e8580;
T_76 ;
    %set/v v0x17e92e0_0, 0, 1;
    %end;
    .thread T_76;
    .scope S_0x17e8580;
T_77 ;
    %set/v v0x17e9230_0, 0, 1;
    %end;
    .thread T_77;
    .scope S_0x17e8580;
T_78 ;
    %set/v v0x17e8dc0_0, 0, 1;
    %set/v v0x17e8ec0_0, 0, 1;
    %set/v v0x17e8770_0, 0, 1;
    %set/v v0x17e8870_0, 0, 1;
    %set/v v0x17e87f0_0, 0, 2;
    %set/v v0x17e88f0_0, 0, 2;
    %set/v v0x17e86f0_0, 0, 1;
    %end;
    .thread T_78;
    .scope S_0x17e8580;
T_79 ;
    %wait E_0x17d99b0;
    %load/v 8, v0x17e8e40_0, 5;
    %load/v 13, v0x17e8c40_0, 5;
    %cmp/u 8, 13, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x17e8e40_0, 5;
    %load/v 14, v0x17e8d40_0, 5;
    %cmp/u 9, 14, 5;
    %or 8, 4, 1;
    %load/v 9, v0x17e8970_0, 1;
    %and 8, 9, 1;
    %set/v v0x17e9420_0, 8, 1;
    %load/v 8, v0x17e8670_0, 1;
    %load/v 9, v0x17e8ac0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0x17e9010_0, 5;
    %load/v 14, v0x17e8c40_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x17e9010_0, 5;
    %load/v 15, v0x17e8d40_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %set/v v0x17e92e0_0, 8, 1;
    %load/v 8, v0x17e8670_0, 1;
    %load/v 9, v0x17e89f0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0x17e9130_0, 5;
    %load/v 14, v0x17e8c40_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x17e9130_0, 5;
    %load/v 15, v0x17e8d40_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %set/v v0x17e9230_0, 8, 1;
    %load/v 8, v0x17e92e0_0, 1;
    %load/v 9, v0x17e9230_0, 1;
    %or 8, 9, 1;
    %set/v v0x17e9090_0, 8, 1;
    %load/v 8, v0x17e9420_0, 1;
    %load/v 9, v0x17e9090_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_79.0, 8;
    %set/v v0x17e8dc0_0, 1, 1;
    %set/v v0x17e8ec0_0, 1, 1;
    %set/v v0x17e86f0_0, 1, 1;
    %jmp T_79.1;
T_79.0 ;
    %set/v v0x17e8dc0_0, 0, 1;
    %set/v v0x17e8ec0_0, 0, 1;
    %set/v v0x17e86f0_0, 0, 1;
T_79.1 ;
    %load/v 8, v0x17e8c40_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x17e8c40_0, 5;
    %load/v 14, v0x17e9130_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x17e8b40_0, 1;
    %and 8, 9, 1;
    %set/v v0x17e8770_0, 8, 1;
    %load/v 8, v0x17e8d40_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x17e8d40_0, 5;
    %load/v 14, v0x17e9130_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x17e8b40_0, 1;
    %and 8, 9, 1;
    %set/v v0x17e8870_0, 8, 1;
    %load/v 8, v0x17e8cc0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x17e8cc0_0, 5;
    %load/v 14, v0x17e9130_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x17e8b40_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_79.2, 8;
    %movi 8, 2, 2;
    %set/v v0x17e87f0_0, 8, 2;
    %jmp T_79.3;
T_79.2 ;
    %load/v 8, v0x17e8cc0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x17e8cc0_0, 5;
    %load/v 14, v0x17e91b0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x17e8bc0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_79.4, 8;
    %movi 8, 1, 2;
    %set/v v0x17e87f0_0, 8, 2;
    %jmp T_79.5;
T_79.4 ;
    %set/v v0x17e87f0_0, 0, 2;
T_79.5 ;
T_79.3 ;
    %load/v 8, v0x17e8e40_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x17e8e40_0, 5;
    %load/v 14, v0x17e9130_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x17e8b40_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_79.6, 8;
    %movi 8, 2, 2;
    %set/v v0x17e88f0_0, 8, 2;
    %jmp T_79.7;
T_79.6 ;
    %load/v 8, v0x17e8e40_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x17e8e40_0, 5;
    %load/v 14, v0x17e91b0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x17e8bc0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_79.8, 8;
    %movi 8, 1, 2;
    %set/v v0x17e88f0_0, 8, 2;
    %jmp T_79.9;
T_79.8 ;
    %set/v v0x17e88f0_0, 0, 2;
T_79.9 ;
T_79.7 ;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x17e8490;
T_80 ;
    %vpi_call 4 263 "$monitor", $time, " instrD= %x, instrF = %x, RD1_D = %x, RD2_D = %x", v0x17f6a10_0, v0x17f6800_0, v0x17f4f20_0, v0x17f50a0_0;
    %end;
    .thread T_80;
    .scope S_0x179be60;
T_81 ;
    %set/v v0x17f68d0_0, 0, 1;
    %end;
    .thread T_81;
    .scope S_0x179be60;
T_82 ;
    %load/v 8, v0x17f68d0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17f68d0_0, 0, 8;
    %delay 5, 0;
    %jmp T_82;
    .thread T_82;
    .scope S_0x179be60;
T_83 ;
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "pc.v";
    "test.v";
    "cpu.v";
    "mux.v";
    "if_reg.v";
    "inst_memory.v";
    "add4.v";
    "id_reg.v";
    "control.v";
    "registers.v";
    "ex_reg.v";
    "ALU.v";
    "mem_reg.v";
    "data_memory.v";
    "wb_reg.v";
    "hazard_unit.v";
    "test_cpu.v";
