Source Block: zipcpu/rtl/core/memops.v@151:168@HdlStmProcess
		else
			// Grab wishbone on any new transaction to the gbl bus
			o_wb_stb_gbl <= gbl_stb;

	initial	o_wb_stb_lcl = 1'b0;
	always @(posedge i_clk)
		if ((i_reset)||((i_wb_err)&&(r_wb_cyc_lcl)))
			o_wb_stb_lcl <= 1'b0;
		else if (o_wb_cyc_lcl)
			o_wb_stb_lcl <= (o_wb_stb_lcl)&&(i_wb_stall);
		else
			// Grab wishbone on any new transaction to the lcl bus
			o_wb_stb_lcl  <= lcl_stb;

	reg	[3:0]	r_op;
	initial	o_wb_we = 1'b0;
	always @(posedge i_clk)
	if (i_stb)

Diff Content:
- 157 		if ((i_reset)||((i_wb_err)&&(r_wb_cyc_lcl)))
- 158 			o_wb_stb_lcl <= 1'b0;
- 159 		else if (o_wb_cyc_lcl)
- 160 			o_wb_stb_lcl <= (o_wb_stb_lcl)&&(i_wb_stall);
- 161 		else
- 163 			o_wb_stb_lcl  <= lcl_stb;
+ 163 	if (i_reset)
+ 163 		o_wb_stb_lcl <= 1'b0;
+ 163 	else if ((i_wb_err)&&(r_wb_cyc_lcl))
+ 163 		o_wb_stb_lcl <= 1'b0;
+ 163 	else if (o_wb_cyc_lcl)
+ 163 		o_wb_stb_lcl <= (o_wb_stb_lcl)&&(i_wb_stall);
+ 163 	else
+ 163 		o_wb_stb_lcl  <= (lcl_stb)&&(!misaligned);

Clone Blocks:
Clone Blocks 1:
zipcpu/rtl/core/memops.v@150:160
			o_wb_stb_gbl <= (o_wb_stb_gbl)&&(i_wb_stall);
		else
			// Grab wishbone on any new transaction to the gbl bus
			o_wb_stb_gbl <= gbl_stb;

	initial	o_wb_stb_lcl = 1'b0;
	always @(posedge i_clk)
		if ((i_reset)||((i_wb_err)&&(r_wb_cyc_lcl)))
			o_wb_stb_lcl <= 1'b0;
		else if (o_wb_cyc_lcl)
			o_wb_stb_lcl <= (o_wb_stb_lcl)&&(i_wb_stall);

