Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Sep 15 22:35:49 2024
| Host         : LAPTOP-3HRAKL57 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fifo_test_timing_summary_routed.rpt -pb fifo_test_timing_summary_routed.pb -rpx fifo_test_timing_summary_routed.rpx -warn_on_violation
| Design       : fifo_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.142        0.000                      0                   78        0.130        0.000                      0                   78        3.750        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.142        0.000                      0                   78        0.130        0.000                      0                   78        3.750        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 debounce_unit1/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_unit/memory_reg_0_3_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 2.453ns (39.359%)  route 3.779ns (60.641%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.565     5.086    debounce_unit1/clk_100MHz_IBUF_BUFG
    SLICE_X33Y45         FDCE                                         r  debounce_unit1/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  debounce_unit1/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.868     6.410    debounce_unit1/q_reg_reg[0]
    SLICE_X32Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.534 r  debounce_unit1/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.534    debounce_unit1/q_next1_carry_i_4_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.066 r  debounce_unit1/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.066    debounce_unit1/q_next1_carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  debounce_unit1/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.180    debounce_unit1/q_next1_carry__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  debounce_unit1/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.294    debounce_unit1/q_next1_carry__1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.408 r  debounce_unit1/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.408    debounce_unit1/q_next1_carry__2_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  debounce_unit1/q_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.001     7.523    debounce_unit1/q_next1_carry__3_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.857 f  debounce_unit1/q_next1_carry__4/O[1]
                         net (fo=1, routed)           0.589     8.445    debounce_unit1/q_next0[21]
    SLICE_X34Y49         LUT4 (Prop_lut4_I0_O)        0.303     8.748 f  debounce_unit1/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=2, routed)           0.745     9.493    debounce_unit1/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.124     9.617 f  debounce_unit1/current_read_addr[1]_i_2/O
                         net (fo=7, routed)           0.458    10.075    debounce_unit1/FSM_sequential_state_reg_reg[1]_0
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.124    10.199 r  debounce_unit1/memory_reg_0_3_0_2_i_1/O
                         net (fo=8, routed)           1.119    11.319    fifo_unit/memory_reg_0_3_0_2/WE
    SLICE_X30Y24         RAMD32                                       r  fifo_unit/memory_reg_0_3_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.428    14.769    fifo_unit/memory_reg_0_3_0_2/WCLK
    SLICE_X30Y24         RAMD32                                       r  fifo_unit/memory_reg_0_3_0_2/RAMA/CLK
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X30Y24         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.461    fifo_unit/memory_reg_0_3_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                         -11.319    
  -------------------------------------------------------------------
                         slack                                  3.142    

Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 debounce_unit1/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_unit/memory_reg_0_3_0_2/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 2.453ns (39.359%)  route 3.779ns (60.641%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.565     5.086    debounce_unit1/clk_100MHz_IBUF_BUFG
    SLICE_X33Y45         FDCE                                         r  debounce_unit1/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  debounce_unit1/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.868     6.410    debounce_unit1/q_reg_reg[0]
    SLICE_X32Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.534 r  debounce_unit1/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.534    debounce_unit1/q_next1_carry_i_4_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.066 r  debounce_unit1/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.066    debounce_unit1/q_next1_carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  debounce_unit1/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.180    debounce_unit1/q_next1_carry__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  debounce_unit1/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.294    debounce_unit1/q_next1_carry__1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.408 r  debounce_unit1/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.408    debounce_unit1/q_next1_carry__2_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  debounce_unit1/q_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.001     7.523    debounce_unit1/q_next1_carry__3_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.857 f  debounce_unit1/q_next1_carry__4/O[1]
                         net (fo=1, routed)           0.589     8.445    debounce_unit1/q_next0[21]
    SLICE_X34Y49         LUT4 (Prop_lut4_I0_O)        0.303     8.748 f  debounce_unit1/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=2, routed)           0.745     9.493    debounce_unit1/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.124     9.617 f  debounce_unit1/current_read_addr[1]_i_2/O
                         net (fo=7, routed)           0.458    10.075    debounce_unit1/FSM_sequential_state_reg_reg[1]_0
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.124    10.199 r  debounce_unit1/memory_reg_0_3_0_2_i_1/O
                         net (fo=8, routed)           1.119    11.319    fifo_unit/memory_reg_0_3_0_2/WE
    SLICE_X30Y24         RAMD32                                       r  fifo_unit/memory_reg_0_3_0_2/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.428    14.769    fifo_unit/memory_reg_0_3_0_2/WCLK
    SLICE_X30Y24         RAMD32                                       r  fifo_unit/memory_reg_0_3_0_2/RAMA_D1/CLK
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X30Y24         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.461    fifo_unit/memory_reg_0_3_0_2/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                         -11.319    
  -------------------------------------------------------------------
                         slack                                  3.142    

Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 debounce_unit1/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_unit/memory_reg_0_3_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 2.453ns (39.359%)  route 3.779ns (60.641%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.565     5.086    debounce_unit1/clk_100MHz_IBUF_BUFG
    SLICE_X33Y45         FDCE                                         r  debounce_unit1/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  debounce_unit1/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.868     6.410    debounce_unit1/q_reg_reg[0]
    SLICE_X32Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.534 r  debounce_unit1/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.534    debounce_unit1/q_next1_carry_i_4_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.066 r  debounce_unit1/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.066    debounce_unit1/q_next1_carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  debounce_unit1/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.180    debounce_unit1/q_next1_carry__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  debounce_unit1/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.294    debounce_unit1/q_next1_carry__1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.408 r  debounce_unit1/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.408    debounce_unit1/q_next1_carry__2_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  debounce_unit1/q_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.001     7.523    debounce_unit1/q_next1_carry__3_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.857 f  debounce_unit1/q_next1_carry__4/O[1]
                         net (fo=1, routed)           0.589     8.445    debounce_unit1/q_next0[21]
    SLICE_X34Y49         LUT4 (Prop_lut4_I0_O)        0.303     8.748 f  debounce_unit1/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=2, routed)           0.745     9.493    debounce_unit1/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.124     9.617 f  debounce_unit1/current_read_addr[1]_i_2/O
                         net (fo=7, routed)           0.458    10.075    debounce_unit1/FSM_sequential_state_reg_reg[1]_0
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.124    10.199 r  debounce_unit1/memory_reg_0_3_0_2_i_1/O
                         net (fo=8, routed)           1.119    11.319    fifo_unit/memory_reg_0_3_0_2/WE
    SLICE_X30Y24         RAMD32                                       r  fifo_unit/memory_reg_0_3_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.428    14.769    fifo_unit/memory_reg_0_3_0_2/WCLK
    SLICE_X30Y24         RAMD32                                       r  fifo_unit/memory_reg_0_3_0_2/RAMB/CLK
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X30Y24         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.461    fifo_unit/memory_reg_0_3_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                         -11.319    
  -------------------------------------------------------------------
                         slack                                  3.142    

Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 debounce_unit1/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_unit/memory_reg_0_3_0_2/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 2.453ns (39.359%)  route 3.779ns (60.641%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.565     5.086    debounce_unit1/clk_100MHz_IBUF_BUFG
    SLICE_X33Y45         FDCE                                         r  debounce_unit1/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  debounce_unit1/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.868     6.410    debounce_unit1/q_reg_reg[0]
    SLICE_X32Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.534 r  debounce_unit1/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.534    debounce_unit1/q_next1_carry_i_4_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.066 r  debounce_unit1/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.066    debounce_unit1/q_next1_carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  debounce_unit1/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.180    debounce_unit1/q_next1_carry__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  debounce_unit1/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.294    debounce_unit1/q_next1_carry__1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.408 r  debounce_unit1/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.408    debounce_unit1/q_next1_carry__2_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  debounce_unit1/q_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.001     7.523    debounce_unit1/q_next1_carry__3_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.857 f  debounce_unit1/q_next1_carry__4/O[1]
                         net (fo=1, routed)           0.589     8.445    debounce_unit1/q_next0[21]
    SLICE_X34Y49         LUT4 (Prop_lut4_I0_O)        0.303     8.748 f  debounce_unit1/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=2, routed)           0.745     9.493    debounce_unit1/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.124     9.617 f  debounce_unit1/current_read_addr[1]_i_2/O
                         net (fo=7, routed)           0.458    10.075    debounce_unit1/FSM_sequential_state_reg_reg[1]_0
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.124    10.199 r  debounce_unit1/memory_reg_0_3_0_2_i_1/O
                         net (fo=8, routed)           1.119    11.319    fifo_unit/memory_reg_0_3_0_2/WE
    SLICE_X30Y24         RAMD32                                       r  fifo_unit/memory_reg_0_3_0_2/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.428    14.769    fifo_unit/memory_reg_0_3_0_2/WCLK
    SLICE_X30Y24         RAMD32                                       r  fifo_unit/memory_reg_0_3_0_2/RAMB_D1/CLK
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X30Y24         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.461    fifo_unit/memory_reg_0_3_0_2/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                         -11.319    
  -------------------------------------------------------------------
                         slack                                  3.142    

Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 debounce_unit1/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_unit/memory_reg_0_3_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 2.453ns (39.359%)  route 3.779ns (60.641%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.565     5.086    debounce_unit1/clk_100MHz_IBUF_BUFG
    SLICE_X33Y45         FDCE                                         r  debounce_unit1/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  debounce_unit1/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.868     6.410    debounce_unit1/q_reg_reg[0]
    SLICE_X32Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.534 r  debounce_unit1/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.534    debounce_unit1/q_next1_carry_i_4_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.066 r  debounce_unit1/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.066    debounce_unit1/q_next1_carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  debounce_unit1/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.180    debounce_unit1/q_next1_carry__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  debounce_unit1/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.294    debounce_unit1/q_next1_carry__1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.408 r  debounce_unit1/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.408    debounce_unit1/q_next1_carry__2_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  debounce_unit1/q_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.001     7.523    debounce_unit1/q_next1_carry__3_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.857 f  debounce_unit1/q_next1_carry__4/O[1]
                         net (fo=1, routed)           0.589     8.445    debounce_unit1/q_next0[21]
    SLICE_X34Y49         LUT4 (Prop_lut4_I0_O)        0.303     8.748 f  debounce_unit1/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=2, routed)           0.745     9.493    debounce_unit1/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.124     9.617 f  debounce_unit1/current_read_addr[1]_i_2/O
                         net (fo=7, routed)           0.458    10.075    debounce_unit1/FSM_sequential_state_reg_reg[1]_0
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.124    10.199 r  debounce_unit1/memory_reg_0_3_0_2_i_1/O
                         net (fo=8, routed)           1.119    11.319    fifo_unit/memory_reg_0_3_0_2/WE
    SLICE_X30Y24         RAMD32                                       r  fifo_unit/memory_reg_0_3_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.428    14.769    fifo_unit/memory_reg_0_3_0_2/WCLK
    SLICE_X30Y24         RAMD32                                       r  fifo_unit/memory_reg_0_3_0_2/RAMC/CLK
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X30Y24         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.461    fifo_unit/memory_reg_0_3_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                         -11.319    
  -------------------------------------------------------------------
                         slack                                  3.142    

Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 debounce_unit1/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_unit/memory_reg_0_3_0_2/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 2.453ns (39.359%)  route 3.779ns (60.641%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.565     5.086    debounce_unit1/clk_100MHz_IBUF_BUFG
    SLICE_X33Y45         FDCE                                         r  debounce_unit1/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  debounce_unit1/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.868     6.410    debounce_unit1/q_reg_reg[0]
    SLICE_X32Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.534 r  debounce_unit1/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.534    debounce_unit1/q_next1_carry_i_4_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.066 r  debounce_unit1/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.066    debounce_unit1/q_next1_carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  debounce_unit1/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.180    debounce_unit1/q_next1_carry__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  debounce_unit1/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.294    debounce_unit1/q_next1_carry__1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.408 r  debounce_unit1/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.408    debounce_unit1/q_next1_carry__2_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  debounce_unit1/q_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.001     7.523    debounce_unit1/q_next1_carry__3_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.857 f  debounce_unit1/q_next1_carry__4/O[1]
                         net (fo=1, routed)           0.589     8.445    debounce_unit1/q_next0[21]
    SLICE_X34Y49         LUT4 (Prop_lut4_I0_O)        0.303     8.748 f  debounce_unit1/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=2, routed)           0.745     9.493    debounce_unit1/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.124     9.617 f  debounce_unit1/current_read_addr[1]_i_2/O
                         net (fo=7, routed)           0.458    10.075    debounce_unit1/FSM_sequential_state_reg_reg[1]_0
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.124    10.199 r  debounce_unit1/memory_reg_0_3_0_2_i_1/O
                         net (fo=8, routed)           1.119    11.319    fifo_unit/memory_reg_0_3_0_2/WE
    SLICE_X30Y24         RAMD32                                       r  fifo_unit/memory_reg_0_3_0_2/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.428    14.769    fifo_unit/memory_reg_0_3_0_2/WCLK
    SLICE_X30Y24         RAMD32                                       r  fifo_unit/memory_reg_0_3_0_2/RAMC_D1/CLK
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X30Y24         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.461    fifo_unit/memory_reg_0_3_0_2/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                         -11.319    
  -------------------------------------------------------------------
                         slack                                  3.142    

Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 debounce_unit1/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_unit/memory_reg_0_3_0_2/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 2.453ns (39.359%)  route 3.779ns (60.641%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.565     5.086    debounce_unit1/clk_100MHz_IBUF_BUFG
    SLICE_X33Y45         FDCE                                         r  debounce_unit1/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  debounce_unit1/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.868     6.410    debounce_unit1/q_reg_reg[0]
    SLICE_X32Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.534 r  debounce_unit1/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.534    debounce_unit1/q_next1_carry_i_4_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.066 r  debounce_unit1/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.066    debounce_unit1/q_next1_carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  debounce_unit1/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.180    debounce_unit1/q_next1_carry__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  debounce_unit1/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.294    debounce_unit1/q_next1_carry__1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.408 r  debounce_unit1/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.408    debounce_unit1/q_next1_carry__2_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  debounce_unit1/q_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.001     7.523    debounce_unit1/q_next1_carry__3_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.857 f  debounce_unit1/q_next1_carry__4/O[1]
                         net (fo=1, routed)           0.589     8.445    debounce_unit1/q_next0[21]
    SLICE_X34Y49         LUT4 (Prop_lut4_I0_O)        0.303     8.748 f  debounce_unit1/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=2, routed)           0.745     9.493    debounce_unit1/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.124     9.617 f  debounce_unit1/current_read_addr[1]_i_2/O
                         net (fo=7, routed)           0.458    10.075    debounce_unit1/FSM_sequential_state_reg_reg[1]_0
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.124    10.199 r  debounce_unit1/memory_reg_0_3_0_2_i_1/O
                         net (fo=8, routed)           1.119    11.319    fifo_unit/memory_reg_0_3_0_2/WE
    SLICE_X30Y24         RAMS32                                       r  fifo_unit/memory_reg_0_3_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.428    14.769    fifo_unit/memory_reg_0_3_0_2/WCLK
    SLICE_X30Y24         RAMS32                                       r  fifo_unit/memory_reg_0_3_0_2/RAMD/CLK
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X30Y24         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.461    fifo_unit/memory_reg_0_3_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                         -11.319    
  -------------------------------------------------------------------
                         slack                                  3.142    

Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 debounce_unit1/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_unit/memory_reg_0_3_0_2/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 2.453ns (39.359%)  route 3.779ns (60.641%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.565     5.086    debounce_unit1/clk_100MHz_IBUF_BUFG
    SLICE_X33Y45         FDCE                                         r  debounce_unit1/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  debounce_unit1/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.868     6.410    debounce_unit1/q_reg_reg[0]
    SLICE_X32Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.534 r  debounce_unit1/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.534    debounce_unit1/q_next1_carry_i_4_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.066 r  debounce_unit1/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.066    debounce_unit1/q_next1_carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  debounce_unit1/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.180    debounce_unit1/q_next1_carry__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  debounce_unit1/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.294    debounce_unit1/q_next1_carry__1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.408 r  debounce_unit1/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.408    debounce_unit1/q_next1_carry__2_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  debounce_unit1/q_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.001     7.523    debounce_unit1/q_next1_carry__3_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.857 f  debounce_unit1/q_next1_carry__4/O[1]
                         net (fo=1, routed)           0.589     8.445    debounce_unit1/q_next0[21]
    SLICE_X34Y49         LUT4 (Prop_lut4_I0_O)        0.303     8.748 f  debounce_unit1/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=2, routed)           0.745     9.493    debounce_unit1/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.124     9.617 f  debounce_unit1/current_read_addr[1]_i_2/O
                         net (fo=7, routed)           0.458    10.075    debounce_unit1/FSM_sequential_state_reg_reg[1]_0
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.124    10.199 r  debounce_unit1/memory_reg_0_3_0_2_i_1/O
                         net (fo=8, routed)           1.119    11.319    fifo_unit/memory_reg_0_3_0_2/WE
    SLICE_X30Y24         RAMS32                                       r  fifo_unit/memory_reg_0_3_0_2/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.428    14.769    fifo_unit/memory_reg_0_3_0_2/WCLK
    SLICE_X30Y24         RAMS32                                       r  fifo_unit/memory_reg_0_3_0_2/RAMD_D1/CLK
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X30Y24         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.461    fifo_unit/memory_reg_0_3_0_2/RAMD_D1
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                         -11.319    
  -------------------------------------------------------------------
                         slack                                  3.142    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 debounce_unit2/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_unit/current_read_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.117ns  (logic 2.383ns (38.959%)  route 3.734ns (61.041%))
  Logic Levels:           9  (CARRY4=5 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.565     5.086    debounce_unit2/clk_100MHz_IBUF_BUFG
    SLICE_X30Y46         FDCE                                         r  debounce_unit2/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  debounce_unit2/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.947     6.551    debounce_unit2/q_reg_reg[0]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.675 r  debounce_unit2/q_next1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.675    debounce_unit2/q_next1_carry_i_4__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.207 r  debounce_unit2/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.207    debounce_unit2/q_next1_carry_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  debounce_unit2/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.321    debounce_unit2/q_next1_carry__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  debounce_unit2/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.435    debounce_unit2/q_next1_carry__1_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  debounce_unit2/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     7.550    debounce_unit2/q_next1_carry__2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.863 r  debounce_unit2/q_next1_carry__3/O[3]
                         net (fo=1, routed)           0.965     8.827    debounce_unit2/q_next1_carry__3_n_4
    SLICE_X29Y50         LUT4 (Prop_lut4_I2_O)        0.306     9.133 r  debounce_unit2/FSM_sequential_state_reg[1]_i_5__0/O
                         net (fo=2, routed)           0.917    10.051    debounce_unit2/FSM_sequential_state_reg[1]_i_5__0_n_0
    SLICE_X29Y46         LUT6 (Prop_lut6_I3_O)        0.124    10.175 r  debounce_unit2/current_read_addr[1]_i_3/O
                         net (fo=6, routed)           0.904    11.079    fifo_unit/current_read_addr_reg[1]_1
    SLICE_X30Y45         LUT4 (Prop_lut4_I0_O)        0.124    11.203 r  fifo_unit/current_read_addr[0]_i_1/O
                         net (fo=1, routed)           0.000    11.203    fifo_unit/current_read_addr[0]_i_1_n_0
    SLICE_X30Y45         FDCE                                         r  fifo_unit/current_read_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.445    14.786    fifo_unit/clk_100MHz_IBUF_BUFG
    SLICE_X30Y45         FDCE                                         r  fifo_unit/current_read_addr_reg[0]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y45         FDCE (Setup_fdce_C_D)        0.077    15.103    fifo_unit/current_read_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.917ns  (required time - arrival time)
  Source:                 debounce_unit2/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_unit/current_read_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 2.407ns (39.198%)  route 3.734ns (60.802%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.565     5.086    debounce_unit2/clk_100MHz_IBUF_BUFG
    SLICE_X30Y46         FDCE                                         r  debounce_unit2/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  debounce_unit2/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.947     6.551    debounce_unit2/q_reg_reg[0]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.675 r  debounce_unit2/q_next1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.675    debounce_unit2/q_next1_carry_i_4__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.207 r  debounce_unit2/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.207    debounce_unit2/q_next1_carry_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  debounce_unit2/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.321    debounce_unit2/q_next1_carry__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  debounce_unit2/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.435    debounce_unit2/q_next1_carry__1_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  debounce_unit2/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     7.550    debounce_unit2/q_next1_carry__2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.863 r  debounce_unit2/q_next1_carry__3/O[3]
                         net (fo=1, routed)           0.965     8.827    debounce_unit2/q_next1_carry__3_n_4
    SLICE_X29Y50         LUT4 (Prop_lut4_I2_O)        0.306     9.133 r  debounce_unit2/FSM_sequential_state_reg[1]_i_5__0/O
                         net (fo=2, routed)           0.917    10.051    debounce_unit2/FSM_sequential_state_reg[1]_i_5__0_n_0
    SLICE_X29Y46         LUT6 (Prop_lut6_I3_O)        0.124    10.175 r  debounce_unit2/current_read_addr[1]_i_3/O
                         net (fo=6, routed)           0.904    11.079    fifo_unit/current_read_addr_reg[1]_1
    SLICE_X30Y45         LUT5 (Prop_lut5_I3_O)        0.148    11.227 r  fifo_unit/current_read_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    11.227    fifo_unit/current_read_addr[1]_i_1_n_0
    SLICE_X30Y45         FDCE                                         r  fifo_unit/current_read_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.445    14.786    fifo_unit/clk_100MHz_IBUF_BUFG
    SLICE_X30Y45         FDCE                                         r  fifo_unit/current_read_addr_reg[1]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y45         FDCE (Setup_fdce_C_D)        0.118    15.144    fifo_unit/current_read_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                  3.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 debounce_unit2/q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_unit2/q_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.371ns (69.895%)  route 0.160ns (30.105%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.564     1.447    debounce_unit2/clk_100MHz_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  debounce_unit2/q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  debounce_unit2/q_reg_reg[15]/Q
                         net (fo=3, routed)           0.159     1.770    debounce_unit2/q_reg_reg[15]
    SLICE_X30Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.815 r  debounce_unit2/q_reg[12]_i_6/O
                         net (fo=1, routed)           0.000     1.815    debounce_unit2/q_reg[12]_i_6_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.924 r  debounce_unit2/q_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.925    debounce_unit2/q_reg_reg[12]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.978 r  debounce_unit2/q_reg_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.978    debounce_unit2/q_reg_reg[16]_i_1__0_n_7
    SLICE_X30Y50         FDCE                                         r  debounce_unit2/q_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.830     1.958    debounce_unit2/clk_100MHz_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  debounce_unit2/q_reg_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.134     1.848    debounce_unit2/q_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 debounce_unit2/q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_unit2/q_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.384ns (70.614%)  route 0.160ns (29.386%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.564     1.447    debounce_unit2/clk_100MHz_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  debounce_unit2/q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  debounce_unit2/q_reg_reg[15]/Q
                         net (fo=3, routed)           0.159     1.770    debounce_unit2/q_reg_reg[15]
    SLICE_X30Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.815 r  debounce_unit2/q_reg[12]_i_6/O
                         net (fo=1, routed)           0.000     1.815    debounce_unit2/q_reg[12]_i_6_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.924 r  debounce_unit2/q_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.925    debounce_unit2/q_reg_reg[12]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.991 r  debounce_unit2/q_reg_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.991    debounce_unit2/q_reg_reg[16]_i_1__0_n_5
    SLICE_X30Y50         FDCE                                         r  debounce_unit2/q_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.830     1.958    debounce_unit2/clk_100MHz_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  debounce_unit2/q_reg_reg[18]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.134     1.848    debounce_unit2/q_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 debounce_unit1/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_unit1/q_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.355ns (66.256%)  route 0.181ns (33.744%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.564     1.447    debounce_unit1/clk_100MHz_IBUF_BUFG
    SLICE_X33Y49         FDCE                                         r  debounce_unit1/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  debounce_unit1/q_reg_reg[19]/Q
                         net (fo=3, routed)           0.180     1.768    debounce_unit1/q_reg_reg[19]
    SLICE_X33Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.813 r  debounce_unit1/q_reg[16]_i_6__0/O
                         net (fo=1, routed)           0.000     1.813    debounce_unit1/q_reg[16]_i_6__0_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.928 r  debounce_unit1/q_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.929    debounce_unit1/q_reg_reg[16]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.983 r  debounce_unit1/q_reg_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.983    debounce_unit1/q_reg_reg[20]_i_1_n_7
    SLICE_X33Y50         FDCE                                         r  debounce_unit1/q_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.830     1.958    debounce_unit1/clk_100MHz_IBUF_BUFG
    SLICE_X33Y50         FDCE                                         r  debounce_unit1/q_reg_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDCE (Hold_fdce_C_D)         0.105     1.819    debounce_unit1/q_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 debounce_unit2/q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_unit2/q_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.407ns (71.807%)  route 0.160ns (28.193%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.564     1.447    debounce_unit2/clk_100MHz_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  debounce_unit2/q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  debounce_unit2/q_reg_reg[15]/Q
                         net (fo=3, routed)           0.159     1.770    debounce_unit2/q_reg_reg[15]
    SLICE_X30Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.815 r  debounce_unit2/q_reg[12]_i_6/O
                         net (fo=1, routed)           0.000     1.815    debounce_unit2/q_reg[12]_i_6_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.924 r  debounce_unit2/q_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.925    debounce_unit2/q_reg_reg[12]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.014 r  debounce_unit2/q_reg_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.014    debounce_unit2/q_reg_reg[16]_i_1__0_n_6
    SLICE_X30Y50         FDCE                                         r  debounce_unit2/q_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.830     1.958    debounce_unit2/clk_100MHz_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  debounce_unit2/q_reg_reg[17]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.134     1.848    debounce_unit2/q_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 debounce_unit2/q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_unit2/q_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.409ns (71.906%)  route 0.160ns (28.094%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.564     1.447    debounce_unit2/clk_100MHz_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  debounce_unit2/q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  debounce_unit2/q_reg_reg[15]/Q
                         net (fo=3, routed)           0.159     1.770    debounce_unit2/q_reg_reg[15]
    SLICE_X30Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.815 r  debounce_unit2/q_reg[12]_i_6/O
                         net (fo=1, routed)           0.000     1.815    debounce_unit2/q_reg[12]_i_6_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.924 r  debounce_unit2/q_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.925    debounce_unit2/q_reg_reg[12]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.016 r  debounce_unit2/q_reg_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.016    debounce_unit2/q_reg_reg[16]_i_1__0_n_4
    SLICE_X30Y50         FDCE                                         r  debounce_unit2/q_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.830     1.958    debounce_unit2/clk_100MHz_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  debounce_unit2/q_reg_reg[19]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.134     1.848    debounce_unit2/q_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 debounce_unit2/q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_unit2/q_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.411ns (72.004%)  route 0.160ns (27.996%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.564     1.447    debounce_unit2/clk_100MHz_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  debounce_unit2/q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  debounce_unit2/q_reg_reg[15]/Q
                         net (fo=3, routed)           0.159     1.770    debounce_unit2/q_reg_reg[15]
    SLICE_X30Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.815 r  debounce_unit2/q_reg[12]_i_6/O
                         net (fo=1, routed)           0.000     1.815    debounce_unit2/q_reg[12]_i_6_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.924 r  debounce_unit2/q_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.925    debounce_unit2/q_reg_reg[12]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.965 r  debounce_unit2/q_reg_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.965    debounce_unit2/q_reg_reg[16]_i_1__0_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.018 r  debounce_unit2/q_reg_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.018    debounce_unit2/q_reg_reg[20]_i_1__0_n_7
    SLICE_X30Y51         FDCE                                         r  debounce_unit2/q_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.830     1.958    debounce_unit2/clk_100MHz_IBUF_BUFG
    SLICE_X30Y51         FDCE                                         r  debounce_unit2/q_reg_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y51         FDCE (Hold_fdce_C_D)         0.134     1.848    debounce_unit2/q_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 debounce_unit1/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_unit1/q_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.391ns (68.381%)  route 0.181ns (31.619%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.564     1.447    debounce_unit1/clk_100MHz_IBUF_BUFG
    SLICE_X33Y49         FDCE                                         r  debounce_unit1/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  debounce_unit1/q_reg_reg[19]/Q
                         net (fo=3, routed)           0.180     1.768    debounce_unit1/q_reg_reg[19]
    SLICE_X33Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.813 r  debounce_unit1/q_reg[16]_i_6__0/O
                         net (fo=1, routed)           0.000     1.813    debounce_unit1/q_reg[16]_i_6__0_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.928 r  debounce_unit1/q_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.929    debounce_unit1/q_reg_reg[16]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.019 r  debounce_unit1/q_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.019    debounce_unit1/q_reg_reg[20]_i_1_n_6
    SLICE_X33Y50         FDCE                                         r  debounce_unit1/q_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.830     1.958    debounce_unit1/clk_100MHz_IBUF_BUFG
    SLICE_X33Y50         FDCE                                         r  debounce_unit1/q_reg_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDCE (Hold_fdce_C_D)         0.105     1.819    debounce_unit1/q_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 debounce_unit2/q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_unit2/q_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.447ns (73.665%)  route 0.160ns (26.335%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.564     1.447    debounce_unit2/clk_100MHz_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  debounce_unit2/q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  debounce_unit2/q_reg_reg[15]/Q
                         net (fo=3, routed)           0.159     1.770    debounce_unit2/q_reg_reg[15]
    SLICE_X30Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.815 r  debounce_unit2/q_reg[12]_i_6/O
                         net (fo=1, routed)           0.000     1.815    debounce_unit2/q_reg[12]_i_6_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.924 r  debounce_unit2/q_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.925    debounce_unit2/q_reg_reg[12]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.965 r  debounce_unit2/q_reg_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.965    debounce_unit2/q_reg_reg[16]_i_1__0_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.054 r  debounce_unit2/q_reg_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.054    debounce_unit2/q_reg_reg[20]_i_1__0_n_6
    SLICE_X30Y51         FDCE                                         r  debounce_unit2/q_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.830     1.958    debounce_unit2/clk_100MHz_IBUF_BUFG
    SLICE_X30Y51         FDCE                                         r  debounce_unit2/q_reg_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y51         FDCE (Hold_fdce_C_D)         0.134     1.848    debounce_unit2/q_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 debounce_unit2/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_unit2/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.563     1.446    debounce_unit2/clk_100MHz_IBUF_BUFG
    SLICE_X29Y46         FDCE                                         r  debounce_unit2/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  debounce_unit2/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=47, routed)          0.180     1.768    debounce_unit2/state_reg[0]
    SLICE_X29Y46         LUT4 (Prop_lut4_I3_O)        0.042     1.810 r  debounce_unit2/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.810    debounce_unit2/FSM_sequential_state_reg[1]_i_1__0_n_0
    SLICE_X29Y46         FDCE                                         r  debounce_unit2/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.833     1.960    debounce_unit2/clk_100MHz_IBUF_BUFG
    SLICE_X29Y46         FDCE                                         r  debounce_unit2/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X29Y46         FDCE (Hold_fdce_C_D)         0.107     1.553    debounce_unit2/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 fifo_unit/current_write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_unit/current_write_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.183ns (50.196%)  route 0.182ns (49.804%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.563     1.446    fifo_unit/clk_100MHz_IBUF_BUFG
    SLICE_X31Y45         FDCE                                         r  fifo_unit/current_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  fifo_unit/current_write_addr_reg[0]/Q
                         net (fo=12, routed)          0.182     1.769    fifo_unit/current_write_addr[0]
    SLICE_X31Y45         LUT5 (Prop_lut5_I0_O)        0.042     1.811 r  fifo_unit/current_write_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.811    fifo_unit/current_write_addr[1]_i_1_n_0
    SLICE_X31Y45         FDCE                                         r  fifo_unit/current_write_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.832     1.959    fifo_unit/clk_100MHz_IBUF_BUFG
    SLICE_X31Y45         FDCE                                         r  fifo_unit/current_write_addr_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y45         FDCE (Hold_fdce_C_D)         0.107     1.553    fifo_unit/current_write_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X34Y45   debounce_unit1/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X34Y45   debounce_unit1/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X33Y48   debounce_unit1/q_reg_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X33Y48   debounce_unit1/q_reg_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X33Y48   debounce_unit1/q_reg_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X33Y49   debounce_unit1/q_reg_reg[16]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X33Y49   debounce_unit1/q_reg_reg[17]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X33Y49   debounce_unit1/q_reg_reg[18]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X33Y49   debounce_unit1/q_reg_reg[19]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y24   fifo_unit/memory_reg_0_3_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y24   fifo_unit/memory_reg_0_3_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y24   fifo_unit/memory_reg_0_3_0_2/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y24   fifo_unit/memory_reg_0_3_0_2/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y24   fifo_unit/memory_reg_0_3_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y24   fifo_unit/memory_reg_0_3_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y24   fifo_unit/memory_reg_0_3_0_2/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y24   fifo_unit/memory_reg_0_3_0_2/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y24   fifo_unit/memory_reg_0_3_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y24   fifo_unit/memory_reg_0_3_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y24   fifo_unit/memory_reg_0_3_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y24   fifo_unit/memory_reg_0_3_0_2/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y24   fifo_unit/memory_reg_0_3_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y24   fifo_unit/memory_reg_0_3_0_2/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y24   fifo_unit/memory_reg_0_3_0_2/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y24   fifo_unit/memory_reg_0_3_0_2/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y24   fifo_unit/memory_reg_0_3_0_2/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y24   fifo_unit/memory_reg_0_3_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y24   fifo_unit/memory_reg_0_3_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y24   fifo_unit/memory_reg_0_3_0_2/RAMB_D1/CLK



