
sinking-clock_master_NUCLEO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b88  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000298  08005c44  08005c44  00015c44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005edc  08005edc  0002009c  2**0
                  CONTENTS
  4 .ARM          00000008  08005edc  08005edc  00015edc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005ee4  08005ee4  0002009c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005ee4  08005ee4  00015ee4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005ee8  08005ee8  00015ee8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000009c  20000000  08005eec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000160  2000009c  08005f88  0002009c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001fc  08005f88  000201fc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010398  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000233d  00000000  00000000  0003045c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cf0  00000000  00000000  000327a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c08  00000000  00000000  00033490  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017b6a  00000000  00000000  00034098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010c58  00000000  00000000  0004bc02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000930fe  00000000  00000000  0005c85a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ef958  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000035b8  00000000  00000000  000ef9a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000009c 	.word	0x2000009c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08005c2c 	.word	0x08005c2c

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200000a0 	.word	0x200000a0
 8000100:	08005c2c 	.word	0x08005c2c

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_uldivmod>:
 8000230:	2b00      	cmp	r3, #0
 8000232:	d111      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000234:	2a00      	cmp	r2, #0
 8000236:	d10f      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000238:	2900      	cmp	r1, #0
 800023a:	d100      	bne.n	800023e <__aeabi_uldivmod+0xe>
 800023c:	2800      	cmp	r0, #0
 800023e:	d002      	beq.n	8000246 <__aeabi_uldivmod+0x16>
 8000240:	2100      	movs	r1, #0
 8000242:	43c9      	mvns	r1, r1
 8000244:	0008      	movs	r0, r1
 8000246:	b407      	push	{r0, r1, r2}
 8000248:	4802      	ldr	r0, [pc, #8]	; (8000254 <__aeabi_uldivmod+0x24>)
 800024a:	a102      	add	r1, pc, #8	; (adr r1, 8000254 <__aeabi_uldivmod+0x24>)
 800024c:	1840      	adds	r0, r0, r1
 800024e:	9002      	str	r0, [sp, #8]
 8000250:	bd03      	pop	{r0, r1, pc}
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	ffffffd9 	.word	0xffffffd9
 8000258:	b403      	push	{r0, r1}
 800025a:	4668      	mov	r0, sp
 800025c:	b501      	push	{r0, lr}
 800025e:	9802      	ldr	r0, [sp, #8]
 8000260:	f000 f806 	bl	8000270 <__udivmoddi4>
 8000264:	9b01      	ldr	r3, [sp, #4]
 8000266:	469e      	mov	lr, r3
 8000268:	b002      	add	sp, #8
 800026a:	bc0c      	pop	{r2, r3}
 800026c:	4770      	bx	lr
 800026e:	46c0      	nop			; (mov r8, r8)

08000270 <__udivmoddi4>:
 8000270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000272:	4657      	mov	r7, sl
 8000274:	464e      	mov	r6, r9
 8000276:	4645      	mov	r5, r8
 8000278:	46de      	mov	lr, fp
 800027a:	b5e0      	push	{r5, r6, r7, lr}
 800027c:	0004      	movs	r4, r0
 800027e:	000d      	movs	r5, r1
 8000280:	4692      	mov	sl, r2
 8000282:	4699      	mov	r9, r3
 8000284:	b083      	sub	sp, #12
 8000286:	428b      	cmp	r3, r1
 8000288:	d830      	bhi.n	80002ec <__udivmoddi4+0x7c>
 800028a:	d02d      	beq.n	80002e8 <__udivmoddi4+0x78>
 800028c:	4649      	mov	r1, r9
 800028e:	4650      	mov	r0, sl
 8000290:	f000 f8ba 	bl	8000408 <__clzdi2>
 8000294:	0029      	movs	r1, r5
 8000296:	0006      	movs	r6, r0
 8000298:	0020      	movs	r0, r4
 800029a:	f000 f8b5 	bl	8000408 <__clzdi2>
 800029e:	1a33      	subs	r3, r6, r0
 80002a0:	4698      	mov	r8, r3
 80002a2:	3b20      	subs	r3, #32
 80002a4:	469b      	mov	fp, r3
 80002a6:	d433      	bmi.n	8000310 <__udivmoddi4+0xa0>
 80002a8:	465a      	mov	r2, fp
 80002aa:	4653      	mov	r3, sl
 80002ac:	4093      	lsls	r3, r2
 80002ae:	4642      	mov	r2, r8
 80002b0:	001f      	movs	r7, r3
 80002b2:	4653      	mov	r3, sl
 80002b4:	4093      	lsls	r3, r2
 80002b6:	001e      	movs	r6, r3
 80002b8:	42af      	cmp	r7, r5
 80002ba:	d83a      	bhi.n	8000332 <__udivmoddi4+0xc2>
 80002bc:	42af      	cmp	r7, r5
 80002be:	d100      	bne.n	80002c2 <__udivmoddi4+0x52>
 80002c0:	e078      	b.n	80003b4 <__udivmoddi4+0x144>
 80002c2:	465b      	mov	r3, fp
 80002c4:	1ba4      	subs	r4, r4, r6
 80002c6:	41bd      	sbcs	r5, r7
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	da00      	bge.n	80002ce <__udivmoddi4+0x5e>
 80002cc:	e075      	b.n	80003ba <__udivmoddi4+0x14a>
 80002ce:	2200      	movs	r2, #0
 80002d0:	2300      	movs	r3, #0
 80002d2:	9200      	str	r2, [sp, #0]
 80002d4:	9301      	str	r3, [sp, #4]
 80002d6:	2301      	movs	r3, #1
 80002d8:	465a      	mov	r2, fp
 80002da:	4093      	lsls	r3, r2
 80002dc:	9301      	str	r3, [sp, #4]
 80002de:	2301      	movs	r3, #1
 80002e0:	4642      	mov	r2, r8
 80002e2:	4093      	lsls	r3, r2
 80002e4:	9300      	str	r3, [sp, #0]
 80002e6:	e028      	b.n	800033a <__udivmoddi4+0xca>
 80002e8:	4282      	cmp	r2, r0
 80002ea:	d9cf      	bls.n	800028c <__udivmoddi4+0x1c>
 80002ec:	2200      	movs	r2, #0
 80002ee:	2300      	movs	r3, #0
 80002f0:	9200      	str	r2, [sp, #0]
 80002f2:	9301      	str	r3, [sp, #4]
 80002f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d001      	beq.n	80002fe <__udivmoddi4+0x8e>
 80002fa:	601c      	str	r4, [r3, #0]
 80002fc:	605d      	str	r5, [r3, #4]
 80002fe:	9800      	ldr	r0, [sp, #0]
 8000300:	9901      	ldr	r1, [sp, #4]
 8000302:	b003      	add	sp, #12
 8000304:	bcf0      	pop	{r4, r5, r6, r7}
 8000306:	46bb      	mov	fp, r7
 8000308:	46b2      	mov	sl, r6
 800030a:	46a9      	mov	r9, r5
 800030c:	46a0      	mov	r8, r4
 800030e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000310:	4642      	mov	r2, r8
 8000312:	2320      	movs	r3, #32
 8000314:	1a9b      	subs	r3, r3, r2
 8000316:	4652      	mov	r2, sl
 8000318:	40da      	lsrs	r2, r3
 800031a:	4641      	mov	r1, r8
 800031c:	0013      	movs	r3, r2
 800031e:	464a      	mov	r2, r9
 8000320:	408a      	lsls	r2, r1
 8000322:	0017      	movs	r7, r2
 8000324:	4642      	mov	r2, r8
 8000326:	431f      	orrs	r7, r3
 8000328:	4653      	mov	r3, sl
 800032a:	4093      	lsls	r3, r2
 800032c:	001e      	movs	r6, r3
 800032e:	42af      	cmp	r7, r5
 8000330:	d9c4      	bls.n	80002bc <__udivmoddi4+0x4c>
 8000332:	2200      	movs	r2, #0
 8000334:	2300      	movs	r3, #0
 8000336:	9200      	str	r2, [sp, #0]
 8000338:	9301      	str	r3, [sp, #4]
 800033a:	4643      	mov	r3, r8
 800033c:	2b00      	cmp	r3, #0
 800033e:	d0d9      	beq.n	80002f4 <__udivmoddi4+0x84>
 8000340:	07fb      	lsls	r3, r7, #31
 8000342:	0872      	lsrs	r2, r6, #1
 8000344:	431a      	orrs	r2, r3
 8000346:	4646      	mov	r6, r8
 8000348:	087b      	lsrs	r3, r7, #1
 800034a:	e00e      	b.n	800036a <__udivmoddi4+0xfa>
 800034c:	42ab      	cmp	r3, r5
 800034e:	d101      	bne.n	8000354 <__udivmoddi4+0xe4>
 8000350:	42a2      	cmp	r2, r4
 8000352:	d80c      	bhi.n	800036e <__udivmoddi4+0xfe>
 8000354:	1aa4      	subs	r4, r4, r2
 8000356:	419d      	sbcs	r5, r3
 8000358:	2001      	movs	r0, #1
 800035a:	1924      	adds	r4, r4, r4
 800035c:	416d      	adcs	r5, r5
 800035e:	2100      	movs	r1, #0
 8000360:	3e01      	subs	r6, #1
 8000362:	1824      	adds	r4, r4, r0
 8000364:	414d      	adcs	r5, r1
 8000366:	2e00      	cmp	r6, #0
 8000368:	d006      	beq.n	8000378 <__udivmoddi4+0x108>
 800036a:	42ab      	cmp	r3, r5
 800036c:	d9ee      	bls.n	800034c <__udivmoddi4+0xdc>
 800036e:	3e01      	subs	r6, #1
 8000370:	1924      	adds	r4, r4, r4
 8000372:	416d      	adcs	r5, r5
 8000374:	2e00      	cmp	r6, #0
 8000376:	d1f8      	bne.n	800036a <__udivmoddi4+0xfa>
 8000378:	9800      	ldr	r0, [sp, #0]
 800037a:	9901      	ldr	r1, [sp, #4]
 800037c:	465b      	mov	r3, fp
 800037e:	1900      	adds	r0, r0, r4
 8000380:	4169      	adcs	r1, r5
 8000382:	2b00      	cmp	r3, #0
 8000384:	db24      	blt.n	80003d0 <__udivmoddi4+0x160>
 8000386:	002b      	movs	r3, r5
 8000388:	465a      	mov	r2, fp
 800038a:	4644      	mov	r4, r8
 800038c:	40d3      	lsrs	r3, r2
 800038e:	002a      	movs	r2, r5
 8000390:	40e2      	lsrs	r2, r4
 8000392:	001c      	movs	r4, r3
 8000394:	465b      	mov	r3, fp
 8000396:	0015      	movs	r5, r2
 8000398:	2b00      	cmp	r3, #0
 800039a:	db2a      	blt.n	80003f2 <__udivmoddi4+0x182>
 800039c:	0026      	movs	r6, r4
 800039e:	409e      	lsls	r6, r3
 80003a0:	0033      	movs	r3, r6
 80003a2:	0026      	movs	r6, r4
 80003a4:	4647      	mov	r7, r8
 80003a6:	40be      	lsls	r6, r7
 80003a8:	0032      	movs	r2, r6
 80003aa:	1a80      	subs	r0, r0, r2
 80003ac:	4199      	sbcs	r1, r3
 80003ae:	9000      	str	r0, [sp, #0]
 80003b0:	9101      	str	r1, [sp, #4]
 80003b2:	e79f      	b.n	80002f4 <__udivmoddi4+0x84>
 80003b4:	42a3      	cmp	r3, r4
 80003b6:	d8bc      	bhi.n	8000332 <__udivmoddi4+0xc2>
 80003b8:	e783      	b.n	80002c2 <__udivmoddi4+0x52>
 80003ba:	4642      	mov	r2, r8
 80003bc:	2320      	movs	r3, #32
 80003be:	2100      	movs	r1, #0
 80003c0:	1a9b      	subs	r3, r3, r2
 80003c2:	2200      	movs	r2, #0
 80003c4:	9100      	str	r1, [sp, #0]
 80003c6:	9201      	str	r2, [sp, #4]
 80003c8:	2201      	movs	r2, #1
 80003ca:	40da      	lsrs	r2, r3
 80003cc:	9201      	str	r2, [sp, #4]
 80003ce:	e786      	b.n	80002de <__udivmoddi4+0x6e>
 80003d0:	4642      	mov	r2, r8
 80003d2:	2320      	movs	r3, #32
 80003d4:	1a9b      	subs	r3, r3, r2
 80003d6:	002a      	movs	r2, r5
 80003d8:	4646      	mov	r6, r8
 80003da:	409a      	lsls	r2, r3
 80003dc:	0023      	movs	r3, r4
 80003de:	40f3      	lsrs	r3, r6
 80003e0:	4644      	mov	r4, r8
 80003e2:	4313      	orrs	r3, r2
 80003e4:	002a      	movs	r2, r5
 80003e6:	40e2      	lsrs	r2, r4
 80003e8:	001c      	movs	r4, r3
 80003ea:	465b      	mov	r3, fp
 80003ec:	0015      	movs	r5, r2
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	dad4      	bge.n	800039c <__udivmoddi4+0x12c>
 80003f2:	4642      	mov	r2, r8
 80003f4:	002f      	movs	r7, r5
 80003f6:	2320      	movs	r3, #32
 80003f8:	0026      	movs	r6, r4
 80003fa:	4097      	lsls	r7, r2
 80003fc:	1a9b      	subs	r3, r3, r2
 80003fe:	40de      	lsrs	r6, r3
 8000400:	003b      	movs	r3, r7
 8000402:	4333      	orrs	r3, r6
 8000404:	e7cd      	b.n	80003a2 <__udivmoddi4+0x132>
 8000406:	46c0      	nop			; (mov r8, r8)

08000408 <__clzdi2>:
 8000408:	b510      	push	{r4, lr}
 800040a:	2900      	cmp	r1, #0
 800040c:	d103      	bne.n	8000416 <__clzdi2+0xe>
 800040e:	f000 f807 	bl	8000420 <__clzsi2>
 8000412:	3020      	adds	r0, #32
 8000414:	e002      	b.n	800041c <__clzdi2+0x14>
 8000416:	0008      	movs	r0, r1
 8000418:	f000 f802 	bl	8000420 <__clzsi2>
 800041c:	bd10      	pop	{r4, pc}
 800041e:	46c0      	nop			; (mov r8, r8)

08000420 <__clzsi2>:
 8000420:	211c      	movs	r1, #28
 8000422:	2301      	movs	r3, #1
 8000424:	041b      	lsls	r3, r3, #16
 8000426:	4298      	cmp	r0, r3
 8000428:	d301      	bcc.n	800042e <__clzsi2+0xe>
 800042a:	0c00      	lsrs	r0, r0, #16
 800042c:	3910      	subs	r1, #16
 800042e:	0a1b      	lsrs	r3, r3, #8
 8000430:	4298      	cmp	r0, r3
 8000432:	d301      	bcc.n	8000438 <__clzsi2+0x18>
 8000434:	0a00      	lsrs	r0, r0, #8
 8000436:	3908      	subs	r1, #8
 8000438:	091b      	lsrs	r3, r3, #4
 800043a:	4298      	cmp	r0, r3
 800043c:	d301      	bcc.n	8000442 <__clzsi2+0x22>
 800043e:	0900      	lsrs	r0, r0, #4
 8000440:	3904      	subs	r1, #4
 8000442:	a202      	add	r2, pc, #8	; (adr r2, 800044c <__clzsi2+0x2c>)
 8000444:	5c10      	ldrb	r0, [r2, r0]
 8000446:	1840      	adds	r0, r0, r1
 8000448:	4770      	bx	lr
 800044a:	46c0      	nop			; (mov r8, r8)
 800044c:	02020304 	.word	0x02020304
 8000450:	01010101 	.word	0x01010101
	...

0800045c <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 800045c:	b580      	push	{r7, lr}
 800045e:	b082      	sub	sp, #8
 8000460:	af00      	add	r7, sp, #0
 8000462:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000464:	2301      	movs	r3, #1
 8000466:	425b      	negs	r3, r3
 8000468:	1d39      	adds	r1, r7, #4
 800046a:	4804      	ldr	r0, [pc, #16]	; (800047c <__io_putchar+0x20>)
 800046c:	2201      	movs	r2, #1
 800046e:	f003 fef5 	bl	800425c <HAL_UART_Transmit>
  return ch;
 8000472:	687b      	ldr	r3, [r7, #4]
}
 8000474:	0018      	movs	r0, r3
 8000476:	46bd      	mov	sp, r7
 8000478:	b002      	add	sp, #8
 800047a:	bd80      	pop	{r7, pc}
 800047c:	20000138 	.word	0x20000138

08000480 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000480:	b590      	push	{r4, r7, lr}
 8000482:	b083      	sub	sp, #12
 8000484:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000486:	f000 fdbf 	bl	8001008 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800048a:	f000 f815 	bl	80004b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800048e:	f000 f991 	bl	80007b4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000492:	f000 f95b 	bl	800074c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000496:	f000 f85b 	bl	8000550 <MX_I2C1_Init>
  MX_RTC_Init();
 800049a:	f000 f899 	bl	80005d0 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  sevSeg_I2C1_Init();
 800049e:	f000 fa35 	bl	800090c <sevSeg_I2C1_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_StatusTypeDef halReturn = updateAndDisplayTime();
 80004a2:	1dfc      	adds	r4, r7, #7
 80004a4:	f000 fb0e 	bl	8000ac4 <updateAndDisplayTime>
 80004a8:	0003      	movs	r3, r0
 80004aa:	7023      	strb	r3, [r4, #0]

	  HAL_Delay(500);
 80004ac:	23fa      	movs	r3, #250	; 0xfa
 80004ae:	005b      	lsls	r3, r3, #1
 80004b0:	0018      	movs	r0, r3
 80004b2:	f000 fe2f 	bl	8001114 <HAL_Delay>
  {
 80004b6:	e7f4      	b.n	80004a2 <main+0x22>

080004b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004b8:	b590      	push	{r4, r7, lr}
 80004ba:	b093      	sub	sp, #76	; 0x4c
 80004bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004be:	2410      	movs	r4, #16
 80004c0:	193b      	adds	r3, r7, r4
 80004c2:	0018      	movs	r0, r3
 80004c4:	2338      	movs	r3, #56	; 0x38
 80004c6:	001a      	movs	r2, r3
 80004c8:	2100      	movs	r1, #0
 80004ca:	f004 fbcf 	bl	8004c6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004ce:	003b      	movs	r3, r7
 80004d0:	0018      	movs	r0, r3
 80004d2:	2310      	movs	r3, #16
 80004d4:	001a      	movs	r2, r3
 80004d6:	2100      	movs	r1, #0
 80004d8:	f004 fbc8 	bl	8004c6c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80004dc:	2380      	movs	r3, #128	; 0x80
 80004de:	009b      	lsls	r3, r3, #2
 80004e0:	0018      	movs	r0, r3
 80004e2:	f002 fb3b 	bl	8002b5c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80004e6:	193b      	adds	r3, r7, r4
 80004e8:	220a      	movs	r2, #10
 80004ea:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004ec:	193b      	adds	r3, r7, r4
 80004ee:	2280      	movs	r2, #128	; 0x80
 80004f0:	0052      	lsls	r2, r2, #1
 80004f2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80004f4:	0021      	movs	r1, r4
 80004f6:	187b      	adds	r3, r7, r1
 80004f8:	2200      	movs	r2, #0
 80004fa:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004fc:	187b      	adds	r3, r7, r1
 80004fe:	2240      	movs	r2, #64	; 0x40
 8000500:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000502:	187b      	adds	r3, r7, r1
 8000504:	2201      	movs	r2, #1
 8000506:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000508:	187b      	adds	r3, r7, r1
 800050a:	2200      	movs	r2, #0
 800050c:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800050e:	187b      	adds	r3, r7, r1
 8000510:	0018      	movs	r0, r3
 8000512:	f002 fb6f 	bl	8002bf4 <HAL_RCC_OscConfig>
 8000516:	1e03      	subs	r3, r0, #0
 8000518:	d001      	beq.n	800051e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800051a:	f000 fb5d 	bl	8000bd8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800051e:	003b      	movs	r3, r7
 8000520:	2207      	movs	r2, #7
 8000522:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000524:	003b      	movs	r3, r7
 8000526:	2200      	movs	r2, #0
 8000528:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800052a:	003b      	movs	r3, r7
 800052c:	2200      	movs	r2, #0
 800052e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000530:	003b      	movs	r3, r7
 8000532:	2200      	movs	r2, #0
 8000534:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000536:	003b      	movs	r3, r7
 8000538:	2100      	movs	r1, #0
 800053a:	0018      	movs	r0, r3
 800053c:	f002 fe74 	bl	8003228 <HAL_RCC_ClockConfig>
 8000540:	1e03      	subs	r3, r0, #0
 8000542:	d001      	beq.n	8000548 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000544:	f000 fb48 	bl	8000bd8 <Error_Handler>
  }
}
 8000548:	46c0      	nop			; (mov r8, r8)
 800054a:	46bd      	mov	sp, r7
 800054c:	b013      	add	sp, #76	; 0x4c
 800054e:	bd90      	pop	{r4, r7, pc}

08000550 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000554:	4b1b      	ldr	r3, [pc, #108]	; (80005c4 <MX_I2C1_Init+0x74>)
 8000556:	4a1c      	ldr	r2, [pc, #112]	; (80005c8 <MX_I2C1_Init+0x78>)
 8000558:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0010061A;
 800055a:	4b1a      	ldr	r3, [pc, #104]	; (80005c4 <MX_I2C1_Init+0x74>)
 800055c:	4a1b      	ldr	r2, [pc, #108]	; (80005cc <MX_I2C1_Init+0x7c>)
 800055e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000560:	4b18      	ldr	r3, [pc, #96]	; (80005c4 <MX_I2C1_Init+0x74>)
 8000562:	2200      	movs	r2, #0
 8000564:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000566:	4b17      	ldr	r3, [pc, #92]	; (80005c4 <MX_I2C1_Init+0x74>)
 8000568:	2201      	movs	r2, #1
 800056a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800056c:	4b15      	ldr	r3, [pc, #84]	; (80005c4 <MX_I2C1_Init+0x74>)
 800056e:	2200      	movs	r2, #0
 8000570:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000572:	4b14      	ldr	r3, [pc, #80]	; (80005c4 <MX_I2C1_Init+0x74>)
 8000574:	2200      	movs	r2, #0
 8000576:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000578:	4b12      	ldr	r3, [pc, #72]	; (80005c4 <MX_I2C1_Init+0x74>)
 800057a:	2200      	movs	r2, #0
 800057c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800057e:	4b11      	ldr	r3, [pc, #68]	; (80005c4 <MX_I2C1_Init+0x74>)
 8000580:	2200      	movs	r2, #0
 8000582:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000584:	4b0f      	ldr	r3, [pc, #60]	; (80005c4 <MX_I2C1_Init+0x74>)
 8000586:	2200      	movs	r2, #0
 8000588:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800058a:	4b0e      	ldr	r3, [pc, #56]	; (80005c4 <MX_I2C1_Init+0x74>)
 800058c:	0018      	movs	r0, r3
 800058e:	f001 f8bb 	bl	8001708 <HAL_I2C_Init>
 8000592:	1e03      	subs	r3, r0, #0
 8000594:	d001      	beq.n	800059a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000596:	f000 fb1f 	bl	8000bd8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800059a:	4b0a      	ldr	r3, [pc, #40]	; (80005c4 <MX_I2C1_Init+0x74>)
 800059c:	2100      	movs	r1, #0
 800059e:	0018      	movs	r0, r3
 80005a0:	f002 fa44 	bl	8002a2c <HAL_I2CEx_ConfigAnalogFilter>
 80005a4:	1e03      	subs	r3, r0, #0
 80005a6:	d001      	beq.n	80005ac <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80005a8:	f000 fb16 	bl	8000bd8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80005ac:	4b05      	ldr	r3, [pc, #20]	; (80005c4 <MX_I2C1_Init+0x74>)
 80005ae:	2100      	movs	r1, #0
 80005b0:	0018      	movs	r0, r3
 80005b2:	f002 fa87 	bl	8002ac4 <HAL_I2CEx_ConfigDigitalFilter>
 80005b6:	1e03      	subs	r3, r0, #0
 80005b8:	d001      	beq.n	80005be <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80005ba:	f000 fb0d 	bl	8000bd8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80005be:	46c0      	nop			; (mov r8, r8)
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bd80      	pop	{r7, pc}
 80005c4:	200000b8 	.word	0x200000b8
 80005c8:	40005400 	.word	0x40005400
 80005cc:	0010061a 	.word	0x0010061a

080005d0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b090      	sub	sp, #64	; 0x40
 80005d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80005d6:	232c      	movs	r3, #44	; 0x2c
 80005d8:	18fb      	adds	r3, r7, r3
 80005da:	0018      	movs	r0, r3
 80005dc:	2314      	movs	r3, #20
 80005de:	001a      	movs	r2, r3
 80005e0:	2100      	movs	r1, #0
 80005e2:	f004 fb43 	bl	8004c6c <memset>
  RTC_DateTypeDef sDate = {0};
 80005e6:	2328      	movs	r3, #40	; 0x28
 80005e8:	18fb      	adds	r3, r7, r3
 80005ea:	2200      	movs	r2, #0
 80005ec:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 80005ee:	003b      	movs	r3, r7
 80005f0:	0018      	movs	r0, r3
 80005f2:	2328      	movs	r3, #40	; 0x28
 80005f4:	001a      	movs	r2, r3
 80005f6:	2100      	movs	r1, #0
 80005f8:	f004 fb38 	bl	8004c6c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80005fc:	4b4f      	ldr	r3, [pc, #316]	; (800073c <MX_RTC_Init+0x16c>)
 80005fe:	4a50      	ldr	r2, [pc, #320]	; (8000740 <MX_RTC_Init+0x170>)
 8000600:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8000602:	4b4e      	ldr	r3, [pc, #312]	; (800073c <MX_RTC_Init+0x16c>)
 8000604:	2240      	movs	r2, #64	; 0x40
 8000606:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8000608:	4b4c      	ldr	r3, [pc, #304]	; (800073c <MX_RTC_Init+0x16c>)
 800060a:	227f      	movs	r2, #127	; 0x7f
 800060c:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 800060e:	4b4b      	ldr	r3, [pc, #300]	; (800073c <MX_RTC_Init+0x16c>)
 8000610:	22ff      	movs	r2, #255	; 0xff
 8000612:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000614:	4b49      	ldr	r3, [pc, #292]	; (800073c <MX_RTC_Init+0x16c>)
 8000616:	2200      	movs	r2, #0
 8000618:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800061a:	4b48      	ldr	r3, [pc, #288]	; (800073c <MX_RTC_Init+0x16c>)
 800061c:	2200      	movs	r2, #0
 800061e:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000620:	4b46      	ldr	r3, [pc, #280]	; (800073c <MX_RTC_Init+0x16c>)
 8000622:	2200      	movs	r2, #0
 8000624:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000626:	4b45      	ldr	r3, [pc, #276]	; (800073c <MX_RTC_Init+0x16c>)
 8000628:	2280      	movs	r2, #128	; 0x80
 800062a:	05d2      	lsls	r2, r2, #23
 800062c:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800062e:	4b43      	ldr	r3, [pc, #268]	; (800073c <MX_RTC_Init+0x16c>)
 8000630:	2200      	movs	r2, #0
 8000632:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000634:	4b41      	ldr	r3, [pc, #260]	; (800073c <MX_RTC_Init+0x16c>)
 8000636:	0018      	movs	r0, r3
 8000638:	f003 f91a 	bl	8003870 <HAL_RTC_Init>
 800063c:	1e03      	subs	r3, r0, #0
 800063e:	d001      	beq.n	8000644 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8000640:	f000 faca 	bl	8000bd8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x1;
 8000644:	212c      	movs	r1, #44	; 0x2c
 8000646:	187b      	adds	r3, r7, r1
 8000648:	2201      	movs	r2, #1
 800064a:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 800064c:	187b      	adds	r3, r7, r1
 800064e:	2200      	movs	r2, #0
 8000650:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8000652:	187b      	adds	r3, r7, r1
 8000654:	2200      	movs	r2, #0
 8000656:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 8000658:	187b      	adds	r3, r7, r1
 800065a:	2200      	movs	r2, #0
 800065c:	605a      	str	r2, [r3, #4]
  sTime.TimeFormat = RTC_HOURFORMAT12_AM;
 800065e:	187b      	adds	r3, r7, r1
 8000660:	2200      	movs	r2, #0
 8000662:	70da      	strb	r2, [r3, #3]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000664:	187b      	adds	r3, r7, r1
 8000666:	2200      	movs	r2, #0
 8000668:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800066a:	187b      	adds	r3, r7, r1
 800066c:	2200      	movs	r2, #0
 800066e:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000670:	1879      	adds	r1, r7, r1
 8000672:	4b32      	ldr	r3, [pc, #200]	; (800073c <MX_RTC_Init+0x16c>)
 8000674:	2201      	movs	r2, #1
 8000676:	0018      	movs	r0, r3
 8000678:	f003 f99c 	bl	80039b4 <HAL_RTC_SetTime>
 800067c:	1e03      	subs	r3, r0, #0
 800067e:	d001      	beq.n	8000684 <MX_RTC_Init+0xb4>
  {
    Error_Handler();
 8000680:	f000 faaa 	bl	8000bd8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000684:	2128      	movs	r1, #40	; 0x28
 8000686:	187b      	adds	r3, r7, r1
 8000688:	2201      	movs	r2, #1
 800068a:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800068c:	187b      	adds	r3, r7, r1
 800068e:	2201      	movs	r2, #1
 8000690:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8000692:	187b      	adds	r3, r7, r1
 8000694:	2201      	movs	r2, #1
 8000696:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8000698:	187b      	adds	r3, r7, r1
 800069a:	2200      	movs	r2, #0
 800069c:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800069e:	1879      	adds	r1, r7, r1
 80006a0:	4b26      	ldr	r3, [pc, #152]	; (800073c <MX_RTC_Init+0x16c>)
 80006a2:	2201      	movs	r2, #1
 80006a4:	0018      	movs	r0, r3
 80006a6:	f003 fa89 	bl	8003bbc <HAL_RTC_SetDate>
 80006aa:	1e03      	subs	r3, r0, #0
 80006ac:	d001      	beq.n	80006b2 <MX_RTC_Init+0xe2>
  {
    Error_Handler();
 80006ae:	f000 fa93 	bl	8000bd8 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x1;
 80006b2:	003b      	movs	r3, r7
 80006b4:	2201      	movs	r2, #1
 80006b6:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 80006b8:	003b      	movs	r3, r7
 80006ba:	2200      	movs	r2, #0
 80006bc:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 80006be:	003b      	movs	r3, r7
 80006c0:	2200      	movs	r2, #0
 80006c2:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80006c4:	003b      	movs	r3, r7
 80006c6:	2200      	movs	r2, #0
 80006c8:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 80006ca:	003b      	movs	r3, r7
 80006cc:	2200      	movs	r2, #0
 80006ce:	70da      	strb	r2, [r3, #3]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80006d0:	003b      	movs	r3, r7
 80006d2:	2200      	movs	r2, #0
 80006d4:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80006d6:	003b      	movs	r3, r7
 80006d8:	2200      	movs	r2, #0
 80006da:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 80006dc:	003b      	movs	r3, r7
 80006de:	4a19      	ldr	r2, [pc, #100]	; (8000744 <MX_RTC_Init+0x174>)
 80006e0:	615a      	str	r2, [r3, #20]
                              |RTC_ALARMMASK_SECONDS;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80006e2:	003b      	movs	r3, r7
 80006e4:	2200      	movs	r2, #0
 80006e6:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80006e8:	003b      	movs	r3, r7
 80006ea:	2200      	movs	r2, #0
 80006ec:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 80006ee:	003b      	movs	r3, r7
 80006f0:	2220      	movs	r2, #32
 80006f2:	2101      	movs	r1, #1
 80006f4:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 80006f6:	003b      	movs	r3, r7
 80006f8:	2280      	movs	r2, #128	; 0x80
 80006fa:	0052      	lsls	r2, r2, #1
 80006fc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80006fe:	0039      	movs	r1, r7
 8000700:	4b0e      	ldr	r3, [pc, #56]	; (800073c <MX_RTC_Init+0x16c>)
 8000702:	2201      	movs	r2, #1
 8000704:	0018      	movs	r0, r3
 8000706:	f003 fb39 	bl	8003d7c <HAL_RTC_SetAlarm>
 800070a:	1e03      	subs	r3, r0, #0
 800070c:	d001      	beq.n	8000712 <MX_RTC_Init+0x142>
  {
    Error_Handler();
 800070e:	f000 fa63 	bl	8000bd8 <Error_Handler>
  }

  /** Enable the Alarm B
  */
  sAlarm.AlarmMask = RTC_ALARMMASK_ALL;
 8000712:	003b      	movs	r3, r7
 8000714:	4a0c      	ldr	r2, [pc, #48]	; (8000748 <MX_RTC_Init+0x178>)
 8000716:	615a      	str	r2, [r3, #20]
  sAlarm.Alarm = RTC_ALARM_B;
 8000718:	003b      	movs	r3, r7
 800071a:	2280      	movs	r2, #128	; 0x80
 800071c:	0092      	lsls	r2, r2, #2
 800071e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000720:	0039      	movs	r1, r7
 8000722:	4b06      	ldr	r3, [pc, #24]	; (800073c <MX_RTC_Init+0x16c>)
 8000724:	2201      	movs	r2, #1
 8000726:	0018      	movs	r0, r3
 8000728:	f003 fb28 	bl	8003d7c <HAL_RTC_SetAlarm>
 800072c:	1e03      	subs	r3, r0, #0
 800072e:	d001      	beq.n	8000734 <MX_RTC_Init+0x164>
  {
    Error_Handler();
 8000730:	f000 fa52 	bl	8000bd8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000734:	46c0      	nop			; (mov r8, r8)
 8000736:	46bd      	mov	sp, r7
 8000738:	b010      	add	sp, #64	; 0x40
 800073a:	bd80      	pop	{r7, pc}
 800073c:	2000010c 	.word	0x2000010c
 8000740:	40002800 	.word	0x40002800
 8000744:	80800080 	.word	0x80800080
 8000748:	80808080 	.word	0x80808080

0800074c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000750:	4b16      	ldr	r3, [pc, #88]	; (80007ac <MX_USART2_UART_Init+0x60>)
 8000752:	4a17      	ldr	r2, [pc, #92]	; (80007b0 <MX_USART2_UART_Init+0x64>)
 8000754:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000756:	4b15      	ldr	r3, [pc, #84]	; (80007ac <MX_USART2_UART_Init+0x60>)
 8000758:	22e1      	movs	r2, #225	; 0xe1
 800075a:	0252      	lsls	r2, r2, #9
 800075c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 800075e:	4b13      	ldr	r3, [pc, #76]	; (80007ac <MX_USART2_UART_Init+0x60>)
 8000760:	2280      	movs	r2, #128	; 0x80
 8000762:	0152      	lsls	r2, r2, #5
 8000764:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000766:	4b11      	ldr	r3, [pc, #68]	; (80007ac <MX_USART2_UART_Init+0x60>)
 8000768:	2200      	movs	r2, #0
 800076a:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800076c:	4b0f      	ldr	r3, [pc, #60]	; (80007ac <MX_USART2_UART_Init+0x60>)
 800076e:	2200      	movs	r2, #0
 8000770:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000772:	4b0e      	ldr	r3, [pc, #56]	; (80007ac <MX_USART2_UART_Init+0x60>)
 8000774:	220c      	movs	r2, #12
 8000776:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000778:	4b0c      	ldr	r3, [pc, #48]	; (80007ac <MX_USART2_UART_Init+0x60>)
 800077a:	2200      	movs	r2, #0
 800077c:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800077e:	4b0b      	ldr	r3, [pc, #44]	; (80007ac <MX_USART2_UART_Init+0x60>)
 8000780:	2200      	movs	r2, #0
 8000782:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000784:	4b09      	ldr	r3, [pc, #36]	; (80007ac <MX_USART2_UART_Init+0x60>)
 8000786:	2200      	movs	r2, #0
 8000788:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800078a:	4b08      	ldr	r3, [pc, #32]	; (80007ac <MX_USART2_UART_Init+0x60>)
 800078c:	2200      	movs	r2, #0
 800078e:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000790:	4b06      	ldr	r3, [pc, #24]	; (80007ac <MX_USART2_UART_Init+0x60>)
 8000792:	2200      	movs	r2, #0
 8000794:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000796:	4b05      	ldr	r3, [pc, #20]	; (80007ac <MX_USART2_UART_Init+0x60>)
 8000798:	0018      	movs	r0, r3
 800079a:	f003 fd09 	bl	80041b0 <HAL_UART_Init>
 800079e:	1e03      	subs	r3, r0, #0
 80007a0:	d001      	beq.n	80007a6 <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 80007a2:	f000 fa19 	bl	8000bd8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007a6:	46c0      	nop			; (mov r8, r8)
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	20000138 	.word	0x20000138
 80007b0:	40004400 	.word	0x40004400

080007b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007b4:	b590      	push	{r4, r7, lr}
 80007b6:	b08b      	sub	sp, #44	; 0x2c
 80007b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ba:	2414      	movs	r4, #20
 80007bc:	193b      	adds	r3, r7, r4
 80007be:	0018      	movs	r0, r3
 80007c0:	2314      	movs	r3, #20
 80007c2:	001a      	movs	r2, r3
 80007c4:	2100      	movs	r1, #0
 80007c6:	f004 fa51 	bl	8004c6c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ca:	4b4b      	ldr	r3, [pc, #300]	; (80008f8 <MX_GPIO_Init+0x144>)
 80007cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80007ce:	4b4a      	ldr	r3, [pc, #296]	; (80008f8 <MX_GPIO_Init+0x144>)
 80007d0:	2102      	movs	r1, #2
 80007d2:	430a      	orrs	r2, r1
 80007d4:	635a      	str	r2, [r3, #52]	; 0x34
 80007d6:	4b48      	ldr	r3, [pc, #288]	; (80008f8 <MX_GPIO_Init+0x144>)
 80007d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80007da:	2202      	movs	r2, #2
 80007dc:	4013      	ands	r3, r2
 80007de:	613b      	str	r3, [r7, #16]
 80007e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007e2:	4b45      	ldr	r3, [pc, #276]	; (80008f8 <MX_GPIO_Init+0x144>)
 80007e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80007e6:	4b44      	ldr	r3, [pc, #272]	; (80008f8 <MX_GPIO_Init+0x144>)
 80007e8:	2104      	movs	r1, #4
 80007ea:	430a      	orrs	r2, r1
 80007ec:	635a      	str	r2, [r3, #52]	; 0x34
 80007ee:	4b42      	ldr	r3, [pc, #264]	; (80008f8 <MX_GPIO_Init+0x144>)
 80007f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80007f2:	2204      	movs	r2, #4
 80007f4:	4013      	ands	r3, r2
 80007f6:	60fb      	str	r3, [r7, #12]
 80007f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007fa:	4b3f      	ldr	r3, [pc, #252]	; (80008f8 <MX_GPIO_Init+0x144>)
 80007fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80007fe:	4b3e      	ldr	r3, [pc, #248]	; (80008f8 <MX_GPIO_Init+0x144>)
 8000800:	2120      	movs	r1, #32
 8000802:	430a      	orrs	r2, r1
 8000804:	635a      	str	r2, [r3, #52]	; 0x34
 8000806:	4b3c      	ldr	r3, [pc, #240]	; (80008f8 <MX_GPIO_Init+0x144>)
 8000808:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800080a:	2220      	movs	r2, #32
 800080c:	4013      	ands	r3, r2
 800080e:	60bb      	str	r3, [r7, #8]
 8000810:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000812:	4b39      	ldr	r3, [pc, #228]	; (80008f8 <MX_GPIO_Init+0x144>)
 8000814:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000816:	4b38      	ldr	r3, [pc, #224]	; (80008f8 <MX_GPIO_Init+0x144>)
 8000818:	2101      	movs	r1, #1
 800081a:	430a      	orrs	r2, r1
 800081c:	635a      	str	r2, [r3, #52]	; 0x34
 800081e:	4b36      	ldr	r3, [pc, #216]	; (80008f8 <MX_GPIO_Init+0x144>)
 8000820:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000822:	2201      	movs	r2, #1
 8000824:	4013      	ands	r3, r2
 8000826:	607b      	str	r3, [r7, #4]
 8000828:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Buzzer_Output_Pin|PM_LED_Pin|Alarm_LED_Pin, GPIO_PIN_RESET);
 800082a:	4b34      	ldr	r3, [pc, #208]	; (80008fc <MX_GPIO_Init+0x148>)
 800082c:	2200      	movs	r2, #0
 800082e:	21c2      	movs	r1, #194	; 0xc2
 8000830:	0018      	movs	r0, r3
 8000832:	f000 ff4b 	bl	80016cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000836:	4b32      	ldr	r3, [pc, #200]	; (8000900 <MX_GPIO_Init+0x14c>)
 8000838:	2200      	movs	r2, #0
 800083a:	2140      	movs	r1, #64	; 0x40
 800083c:	0018      	movs	r0, r3
 800083e:	f000 ff45 	bl	80016cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : T_NRST_Pin */
  GPIO_InitStruct.Pin = T_NRST_Pin;
 8000842:	193b      	adds	r3, r7, r4
 8000844:	2204      	movs	r2, #4
 8000846:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000848:	193b      	adds	r3, r7, r4
 800084a:	2288      	movs	r2, #136	; 0x88
 800084c:	0352      	lsls	r2, r2, #13
 800084e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000850:	193b      	adds	r3, r7, r4
 8000852:	2200      	movs	r2, #0
 8000854:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(T_NRST_GPIO_Port, &GPIO_InitStruct);
 8000856:	193b      	adds	r3, r7, r4
 8000858:	4a2a      	ldr	r2, [pc, #168]	; (8000904 <MX_GPIO_Init+0x150>)
 800085a:	0019      	movs	r1, r3
 800085c:	0010      	movs	r0, r2
 800085e:	f000 fdd1 	bl	8001404 <HAL_GPIO_Init>

  /*Configure GPIO pins : Display_Button_Pin Alarm_Enable_Button_Pin Alarm_Set_Button_Pin Hour_Set_Button_Pin
                           Minute_Set_Button_Pin */
  GPIO_InitStruct.Pin = Display_Button_Pin|Alarm_Enable_Button_Pin|Alarm_Set_Button_Pin|Hour_Set_Button_Pin
 8000862:	193b      	adds	r3, r7, r4
 8000864:	4a28      	ldr	r2, [pc, #160]	; (8000908 <MX_GPIO_Init+0x154>)
 8000866:	601a      	str	r2, [r3, #0]
                          |Minute_Set_Button_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000868:	193b      	adds	r3, r7, r4
 800086a:	2284      	movs	r2, #132	; 0x84
 800086c:	0392      	lsls	r2, r2, #14
 800086e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000870:	193b      	adds	r3, r7, r4
 8000872:	2201      	movs	r2, #1
 8000874:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000876:	193a      	adds	r2, r7, r4
 8000878:	23a0      	movs	r3, #160	; 0xa0
 800087a:	05db      	lsls	r3, r3, #23
 800087c:	0011      	movs	r1, r2
 800087e:	0018      	movs	r0, r3
 8000880:	f000 fdc0 	bl	8001404 <HAL_GPIO_Init>

  /*Configure GPIO pins : Buzzer_Output_Pin PM_LED_Pin Alarm_LED_Pin */
  GPIO_InitStruct.Pin = Buzzer_Output_Pin|PM_LED_Pin|Alarm_LED_Pin;
 8000884:	193b      	adds	r3, r7, r4
 8000886:	22c2      	movs	r2, #194	; 0xc2
 8000888:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800088a:	193b      	adds	r3, r7, r4
 800088c:	2201      	movs	r2, #1
 800088e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000890:	193b      	adds	r3, r7, r4
 8000892:	2200      	movs	r2, #0
 8000894:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000896:	193b      	adds	r3, r7, r4
 8000898:	2200      	movs	r2, #0
 800089a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800089c:	193b      	adds	r3, r7, r4
 800089e:	4a17      	ldr	r2, [pc, #92]	; (80008fc <MX_GPIO_Init+0x148>)
 80008a0:	0019      	movs	r1, r3
 80008a2:	0010      	movs	r0, r2
 80008a4:	f000 fdae 	bl	8001404 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 80008a8:	193b      	adds	r3, r7, r4
 80008aa:	2240      	movs	r2, #64	; 0x40
 80008ac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ae:	193b      	adds	r3, r7, r4
 80008b0:	2201      	movs	r2, #1
 80008b2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b4:	193b      	adds	r3, r7, r4
 80008b6:	2200      	movs	r2, #0
 80008b8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ba:	193b      	adds	r3, r7, r4
 80008bc:	2200      	movs	r2, #0
 80008be:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 80008c0:	193b      	adds	r3, r7, r4
 80008c2:	4a0f      	ldr	r2, [pc, #60]	; (8000900 <MX_GPIO_Init+0x14c>)
 80008c4:	0019      	movs	r1, r3
 80008c6:	0010      	movs	r0, r2
 80008c8:	f000 fd9c 	bl	8001404 <HAL_GPIO_Init>

  /*Configure GPIO pin : Snooze_Button_Pin */
  GPIO_InitStruct.Pin = Snooze_Button_Pin;
 80008cc:	0021      	movs	r1, r4
 80008ce:	187b      	adds	r3, r7, r1
 80008d0:	2280      	movs	r2, #128	; 0x80
 80008d2:	0112      	lsls	r2, r2, #4
 80008d4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008d6:	187b      	adds	r3, r7, r1
 80008d8:	2200      	movs	r2, #0
 80008da:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008dc:	187b      	adds	r3, r7, r1
 80008de:	2201      	movs	r2, #1
 80008e0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Snooze_Button_GPIO_Port, &GPIO_InitStruct);
 80008e2:	187a      	adds	r2, r7, r1
 80008e4:	23a0      	movs	r3, #160	; 0xa0
 80008e6:	05db      	lsls	r3, r3, #23
 80008e8:	0011      	movs	r1, r2
 80008ea:	0018      	movs	r0, r3
 80008ec:	f000 fd8a 	bl	8001404 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008f0:	46c0      	nop			; (mov r8, r8)
 80008f2:	46bd      	mov	sp, r7
 80008f4:	b00b      	add	sp, #44	; 0x2c
 80008f6:	bd90      	pop	{r4, r7, pc}
 80008f8:	40021000 	.word	0x40021000
 80008fc:	50000400 	.word	0x50000400
 8000900:	50000800 	.word	0x50000800
 8000904:	50001400 	.word	0x50001400
 8000908:	00001033 	.word	0x00001033

0800090c <sevSeg_I2C1_Init>:

/* USER CODE BEGIN 4 */

void sevSeg_I2C1_Init(void) {
 800090c:	b590      	push	{r4, r7, lr}
 800090e:	b085      	sub	sp, #20
 8000910:	af02      	add	r7, sp, #8
	 */

	HAL_StatusTypeDef halRet;

	//Set display to decode hex data inputs
	halRet = HAL_I2C_Master_Transmit(&hi2c1, sevSeg_addr, sevSeg_decodeBuffer, 2, HAL_MAX_DELAY);
 8000912:	4b58      	ldr	r3, [pc, #352]	; (8000a74 <sevSeg_I2C1_Init+0x168>)
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	b299      	uxth	r1, r3
 8000918:	1dfc      	adds	r4, r7, #7
 800091a:	4a57      	ldr	r2, [pc, #348]	; (8000a78 <sevSeg_I2C1_Init+0x16c>)
 800091c:	4857      	ldr	r0, [pc, #348]	; (8000a7c <sevSeg_I2C1_Init+0x170>)
 800091e:	2301      	movs	r3, #1
 8000920:	425b      	negs	r3, r3
 8000922:	9300      	str	r3, [sp, #0]
 8000924:	2302      	movs	r3, #2
 8000926:	f000 ff85 	bl	8001834 <HAL_I2C_Master_Transmit>
 800092a:	0003      	movs	r3, r0
 800092c:	7023      	strb	r3, [r4, #0]

	if(halRet != HAL_OK) {		//check HAL
 800092e:	1dfb      	adds	r3, r7, #7
 8000930:	781b      	ldrb	r3, [r3, #0]
 8000932:	2b00      	cmp	r3, #0
 8000934:	d004      	beq.n	8000940 <sevSeg_I2C1_Init+0x34>
		printf("HAL Error - TX decode mode\n\r");
 8000936:	4b52      	ldr	r3, [pc, #328]	; (8000a80 <sevSeg_I2C1_Init+0x174>)
 8000938:	0018      	movs	r0, r3
 800093a:	f004 f99f 	bl	8004c7c <iprintf>
 800093e:	e003      	b.n	8000948 <sevSeg_I2C1_Init+0x3c>
	} else{
		printf("Display set to decode mode\n\r");
 8000940:	4b50      	ldr	r3, [pc, #320]	; (8000a84 <sevSeg_I2C1_Init+0x178>)
 8000942:	0018      	movs	r0, r3
 8000944:	f004 f99a 	bl	8004c7c <iprintf>
	}

	//Disable shutdown mode
	halRet = HAL_I2C_Master_Transmit(&hi2c1, sevSeg_addr, sevSeg_SD_ONBuff, 2, HAL_MAX_DELAY);
 8000948:	4b4a      	ldr	r3, [pc, #296]	; (8000a74 <sevSeg_I2C1_Init+0x168>)
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	b299      	uxth	r1, r3
 800094e:	1dfc      	adds	r4, r7, #7
 8000950:	4a4d      	ldr	r2, [pc, #308]	; (8000a88 <sevSeg_I2C1_Init+0x17c>)
 8000952:	484a      	ldr	r0, [pc, #296]	; (8000a7c <sevSeg_I2C1_Init+0x170>)
 8000954:	2301      	movs	r3, #1
 8000956:	425b      	negs	r3, r3
 8000958:	9300      	str	r3, [sp, #0]
 800095a:	2302      	movs	r3, #2
 800095c:	f000 ff6a 	bl	8001834 <HAL_I2C_Master_Transmit>
 8000960:	0003      	movs	r3, r0
 8000962:	7023      	strb	r3, [r4, #0]

	if(halRet != HAL_OK) {		//check HAL
 8000964:	1dfb      	adds	r3, r7, #7
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	2b00      	cmp	r3, #0
 800096a:	d004      	beq.n	8000976 <sevSeg_I2C1_Init+0x6a>
		printf("HAL Error - TX disable shutdown mode\n\r");
 800096c:	4b47      	ldr	r3, [pc, #284]	; (8000a8c <sevSeg_I2C1_Init+0x180>)
 800096e:	0018      	movs	r0, r3
 8000970:	f004 f984 	bl	8004c7c <iprintf>
 8000974:	e003      	b.n	800097e <sevSeg_I2C1_Init+0x72>
	} else {
		printf("Display shutdown mode disabled\n\r");
 8000976:	4b46      	ldr	r3, [pc, #280]	; (8000a90 <sevSeg_I2C1_Init+0x184>)
 8000978:	0018      	movs	r0, r3
 800097a:	f004 f97f 	bl	8004c7c <iprintf>
	}

	//Set to test mode
	halRet = HAL_I2C_Master_Transmit(&hi2c1, sevSeg_addr, sevSeg_testONBuff, 2, HAL_MAX_DELAY);
 800097e:	4b3d      	ldr	r3, [pc, #244]	; (8000a74 <sevSeg_I2C1_Init+0x168>)
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	b299      	uxth	r1, r3
 8000984:	1dfc      	adds	r4, r7, #7
 8000986:	4a43      	ldr	r2, [pc, #268]	; (8000a94 <sevSeg_I2C1_Init+0x188>)
 8000988:	483c      	ldr	r0, [pc, #240]	; (8000a7c <sevSeg_I2C1_Init+0x170>)
 800098a:	2301      	movs	r3, #1
 800098c:	425b      	negs	r3, r3
 800098e:	9300      	str	r3, [sp, #0]
 8000990:	2302      	movs	r3, #2
 8000992:	f000 ff4f 	bl	8001834 <HAL_I2C_Master_Transmit>
 8000996:	0003      	movs	r3, r0
 8000998:	7023      	strb	r3, [r4, #0]

	if(halRet != HAL_OK) {		//check HAL
 800099a:	1dfb      	adds	r3, r7, #7
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d004      	beq.n	80009ac <sevSeg_I2C1_Init+0xa0>
		printf("HAL Error - TX test mode ON data\n\r");
 80009a2:	4b3d      	ldr	r3, [pc, #244]	; (8000a98 <sevSeg_I2C1_Init+0x18c>)
 80009a4:	0018      	movs	r0, r3
 80009a6:	f004 f969 	bl	8004c7c <iprintf>
 80009aa:	e003      	b.n	80009b4 <sevSeg_I2C1_Init+0xa8>
	} else {
		printf("Test mode enabled - all LEDs on\n\r");
 80009ac:	4b3b      	ldr	r3, [pc, #236]	; (8000a9c <sevSeg_I2C1_Init+0x190>)
 80009ae:	0018      	movs	r0, r3
 80009b0:	f004 f964 	bl	8004c7c <iprintf>
//		printf("HAL Error - TX intensity level data\n\r");
//	} else {
//		printf("Intensity Set\n\r");
//	}

	HAL_Delay(1000);
 80009b4:	23fa      	movs	r3, #250	; 0xfa
 80009b6:	009b      	lsls	r3, r3, #2
 80009b8:	0018      	movs	r0, r3
 80009ba:	f000 fbab 	bl	8001114 <HAL_Delay>

	//Set to test mode
	halRet = HAL_I2C_Master_Transmit(&hi2c1, sevSeg_addr, sevSeg_testOFFBuff, 2, HAL_MAX_DELAY);
 80009be:	4b2d      	ldr	r3, [pc, #180]	; (8000a74 <sevSeg_I2C1_Init+0x168>)
 80009c0:	781b      	ldrb	r3, [r3, #0]
 80009c2:	b299      	uxth	r1, r3
 80009c4:	1dfc      	adds	r4, r7, #7
 80009c6:	4a36      	ldr	r2, [pc, #216]	; (8000aa0 <sevSeg_I2C1_Init+0x194>)
 80009c8:	482c      	ldr	r0, [pc, #176]	; (8000a7c <sevSeg_I2C1_Init+0x170>)
 80009ca:	2301      	movs	r3, #1
 80009cc:	425b      	negs	r3, r3
 80009ce:	9300      	str	r3, [sp, #0]
 80009d0:	2302      	movs	r3, #2
 80009d2:	f000 ff2f 	bl	8001834 <HAL_I2C_Master_Transmit>
 80009d6:	0003      	movs	r3, r0
 80009d8:	7023      	strb	r3, [r4, #0]

	if(halRet != HAL_OK) {		//check HAL
 80009da:	1dfb      	adds	r3, r7, #7
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d004      	beq.n	80009ec <sevSeg_I2C1_Init+0xe0>
		printf("HAL Error - TX test mode OFF data\n\r");
 80009e2:	4b30      	ldr	r3, [pc, #192]	; (8000aa4 <sevSeg_I2C1_Init+0x198>)
 80009e4:	0018      	movs	r0, r3
 80009e6:	f004 f949 	bl	8004c7c <iprintf>
 80009ea:	e003      	b.n	80009f4 <sevSeg_I2C1_Init+0xe8>
	} else {
		printf("Test mode disabled - all LEDs off\n\r");
 80009ec:	4b2e      	ldr	r3, [pc, #184]	; (8000aa8 <sevSeg_I2C1_Init+0x19c>)
 80009ee:	0018      	movs	r0, r3
 80009f0:	f004 f944 	bl	8004c7c <iprintf>
	}

	// Set and display current time (12:00 A.M.)

	currTime.Hours = 12;
 80009f4:	4b2d      	ldr	r3, [pc, #180]	; (8000aac <sevSeg_I2C1_Init+0x1a0>)
 80009f6:	220c      	movs	r2, #12
 80009f8:	701a      	strb	r2, [r3, #0]
	currTime.Minutes = 0;
 80009fa:	4b2c      	ldr	r3, [pc, #176]	; (8000aac <sevSeg_I2C1_Init+0x1a0>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	705a      	strb	r2, [r3, #1]
	currTime.Seconds = 0;
 8000a00:	4b2a      	ldr	r3, [pc, #168]	; (8000aac <sevSeg_I2C1_Init+0x1a0>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	709a      	strb	r2, [r3, #2]

	currDate.Year = 0;
 8000a06:	4b2a      	ldr	r3, [pc, #168]	; (8000ab0 <sevSeg_I2C1_Init+0x1a4>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	70da      	strb	r2, [r3, #3]
	currDate.Month = RTC_MONTH_JANUARY;
 8000a0c:	4b28      	ldr	r3, [pc, #160]	; (8000ab0 <sevSeg_I2C1_Init+0x1a4>)
 8000a0e:	2201      	movs	r2, #1
 8000a10:	705a      	strb	r2, [r3, #1]
	currDate.Date = 0;
 8000a12:	4b27      	ldr	r3, [pc, #156]	; (8000ab0 <sevSeg_I2C1_Init+0x1a4>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	709a      	strb	r2, [r3, #2]

	HAL_RTC_SetTime(&hrtc, &currTime, RTC_FORMAT_BCD);
 8000a18:	4924      	ldr	r1, [pc, #144]	; (8000aac <sevSeg_I2C1_Init+0x1a0>)
 8000a1a:	4b26      	ldr	r3, [pc, #152]	; (8000ab4 <sevSeg_I2C1_Init+0x1a8>)
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	0018      	movs	r0, r3
 8000a20:	f002 ffc8 	bl	80039b4 <HAL_RTC_SetTime>
	HAL_RTC_SetDate(&hrtc, &currDate, RTC_FORMAT_BCD);
 8000a24:	4922      	ldr	r1, [pc, #136]	; (8000ab0 <sevSeg_I2C1_Init+0x1a4>)
 8000a26:	4b23      	ldr	r3, [pc, #140]	; (8000ab4 <sevSeg_I2C1_Init+0x1a8>)
 8000a28:	2201      	movs	r2, #1
 8000a2a:	0018      	movs	r0, r3
 8000a2c:	f003 f8c6 	bl	8003bbc <HAL_RTC_SetDate>

	printf("Current time defaulted to: %d:%d:%d\n\r", currTime.Hours, currTime.Minutes, currTime.Seconds);
 8000a30:	4b1e      	ldr	r3, [pc, #120]	; (8000aac <sevSeg_I2C1_Init+0x1a0>)
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	0019      	movs	r1, r3
 8000a36:	4b1d      	ldr	r3, [pc, #116]	; (8000aac <sevSeg_I2C1_Init+0x1a0>)
 8000a38:	785b      	ldrb	r3, [r3, #1]
 8000a3a:	001a      	movs	r2, r3
 8000a3c:	4b1b      	ldr	r3, [pc, #108]	; (8000aac <sevSeg_I2C1_Init+0x1a0>)
 8000a3e:	789b      	ldrb	r3, [r3, #2]
 8000a40:	481d      	ldr	r0, [pc, #116]	; (8000ab8 <sevSeg_I2C1_Init+0x1ac>)
 8000a42:	f004 f91b 	bl	8004c7c <iprintf>

	halRet = updateAndDisplayTime();
 8000a46:	1dfc      	adds	r4, r7, #7
 8000a48:	f000 f83c 	bl	8000ac4 <updateAndDisplayTime>
 8000a4c:	0003      	movs	r3, r0
 8000a4e:	7023      	strb	r3, [r4, #0]

	if(halRet != HAL_OK) {		//check HAL
 8000a50:	1dfb      	adds	r3, r7, #7
 8000a52:	781b      	ldrb	r3, [r3, #0]
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d004      	beq.n	8000a62 <sevSeg_I2C1_Init+0x156>
		printf("HAL Error - TX current time\n\r");
 8000a58:	4b18      	ldr	r3, [pc, #96]	; (8000abc <sevSeg_I2C1_Init+0x1b0>)
 8000a5a:	0018      	movs	r0, r3
 8000a5c:	f004 f90e 	bl	8004c7c <iprintf>
	} else {
		printf("Display Updated with current time\n\r");
	}

	return;
 8000a60:	e004      	b.n	8000a6c <sevSeg_I2C1_Init+0x160>
		printf("Display Updated with current time\n\r");
 8000a62:	4b17      	ldr	r3, [pc, #92]	; (8000ac0 <sevSeg_I2C1_Init+0x1b4>)
 8000a64:	0018      	movs	r0, r3
 8000a66:	f004 f909 	bl	8004c7c <iprintf>
	return;
 8000a6a:	46c0      	nop			; (mov r8, r8)

}
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	b003      	add	sp, #12
 8000a70:	bd90      	pop	{r4, r7, pc}
 8000a72:	46c0      	nop			; (mov r8, r8)
 8000a74:	20000000 	.word	0x20000000
 8000a78:	20000004 	.word	0x20000004
 8000a7c:	200000b8 	.word	0x200000b8
 8000a80:	08005c44 	.word	0x08005c44
 8000a84:	08005c64 	.word	0x08005c64
 8000a88:	20000008 	.word	0x20000008
 8000a8c:	08005c84 	.word	0x08005c84
 8000a90:	08005cac 	.word	0x08005cac
 8000a94:	20000018 	.word	0x20000018
 8000a98:	08005cd0 	.word	0x08005cd0
 8000a9c:	08005cf4 	.word	0x08005cf4
 8000aa0:	20000014 	.word	0x20000014
 8000aa4:	08005d18 	.word	0x08005d18
 8000aa8:	08005d3c 	.word	0x08005d3c
 8000aac:	200001cc 	.word	0x200001cc
 8000ab0:	200001e0 	.word	0x200001e0
 8000ab4:	2000010c 	.word	0x2000010c
 8000ab8:	08005d60 	.word	0x08005d60
 8000abc:	08005d88 	.word	0x08005d88
 8000ac0:	08005da8 	.word	0x08005da8

08000ac4 <updateAndDisplayTime>:

HAL_StatusTypeDef updateAndDisplayTime(void) {
 8000ac4:	b590      	push	{r4, r7, lr}
 8000ac6:	b085      	sub	sp, #20
 8000ac8:	af02      	add	r7, sp, #8

	HAL_StatusTypeDef halRet = HAL_OK;
 8000aca:	1dfb      	adds	r3, r7, #7
 8000acc:	2200      	movs	r2, #0
 8000ace:	701a      	strb	r2, [r3, #0]

	HAL_RTC_GetTime(&hrtc, &currTime, RTC_FORMAT_BCD);
 8000ad0:	4938      	ldr	r1, [pc, #224]	; (8000bb4 <updateAndDisplayTime+0xf0>)
 8000ad2:	4b39      	ldr	r3, [pc, #228]	; (8000bb8 <updateAndDisplayTime+0xf4>)
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	0018      	movs	r0, r3
 8000ad8:	f003 f814 	bl	8003b04 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &currDate, RTC_FORMAT_BCD);
 8000adc:	4937      	ldr	r1, [pc, #220]	; (8000bbc <updateAndDisplayTime+0xf8>)
 8000ade:	4b36      	ldr	r3, [pc, #216]	; (8000bb8 <updateAndDisplayTime+0xf4>)
 8000ae0:	2201      	movs	r2, #1
 8000ae2:	0018      	movs	r0, r3
 8000ae4:	f003 f8fc 	bl	8003ce0 <HAL_RTC_GetDate>
//	}
//	else {
//		printf("Time Update from RTC successfully");
//	}

	sevSeg_digit0Buff[1] = currTime.Hours / 10;
 8000ae8:	4b32      	ldr	r3, [pc, #200]	; (8000bb4 <updateAndDisplayTime+0xf0>)
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	210a      	movs	r1, #10
 8000aee:	0018      	movs	r0, r3
 8000af0:	f7ff fb12 	bl	8000118 <__udivsi3>
 8000af4:	0003      	movs	r3, r0
 8000af6:	b2da      	uxtb	r2, r3
 8000af8:	4b31      	ldr	r3, [pc, #196]	; (8000bc0 <updateAndDisplayTime+0xfc>)
 8000afa:	705a      	strb	r2, [r3, #1]
	sevSeg_digit1Buff[1] = currTime.Hours % 10;
 8000afc:	4b2d      	ldr	r3, [pc, #180]	; (8000bb4 <updateAndDisplayTime+0xf0>)
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	210a      	movs	r1, #10
 8000b02:	0018      	movs	r0, r3
 8000b04:	f7ff fb8e 	bl	8000224 <__aeabi_uidivmod>
 8000b08:	000b      	movs	r3, r1
 8000b0a:	b2da      	uxtb	r2, r3
 8000b0c:	4b2d      	ldr	r3, [pc, #180]	; (8000bc4 <updateAndDisplayTime+0x100>)
 8000b0e:	705a      	strb	r2, [r3, #1]
	sevSeg_digit2Buff[1] = currTime.Minutes / 10;
 8000b10:	4b28      	ldr	r3, [pc, #160]	; (8000bb4 <updateAndDisplayTime+0xf0>)
 8000b12:	785b      	ldrb	r3, [r3, #1]
 8000b14:	210a      	movs	r1, #10
 8000b16:	0018      	movs	r0, r3
 8000b18:	f7ff fafe 	bl	8000118 <__udivsi3>
 8000b1c:	0003      	movs	r3, r0
 8000b1e:	b2da      	uxtb	r2, r3
 8000b20:	4b29      	ldr	r3, [pc, #164]	; (8000bc8 <updateAndDisplayTime+0x104>)
 8000b22:	705a      	strb	r2, [r3, #1]
	sevSeg_digit3Buff[1] = currTime.Minutes % 10;
 8000b24:	4b23      	ldr	r3, [pc, #140]	; (8000bb4 <updateAndDisplayTime+0xf0>)
 8000b26:	785b      	ldrb	r3, [r3, #1]
 8000b28:	210a      	movs	r1, #10
 8000b2a:	0018      	movs	r0, r3
 8000b2c:	f7ff fb7a 	bl	8000224 <__aeabi_uidivmod>
 8000b30:	000b      	movs	r3, r1
 8000b32:	b2da      	uxtb	r2, r3
 8000b34:	4b25      	ldr	r3, [pc, #148]	; (8000bcc <updateAndDisplayTime+0x108>)
 8000b36:	705a      	strb	r2, [r3, #1]

	halRet = HAL_I2C_Master_Transmit(&hi2c1, sevSeg_addr, sevSeg_digit0Buff, 2, HAL_MAX_DELAY);
 8000b38:	4b25      	ldr	r3, [pc, #148]	; (8000bd0 <updateAndDisplayTime+0x10c>)
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	b299      	uxth	r1, r3
 8000b3e:	1dfc      	adds	r4, r7, #7
 8000b40:	4a1f      	ldr	r2, [pc, #124]	; (8000bc0 <updateAndDisplayTime+0xfc>)
 8000b42:	4824      	ldr	r0, [pc, #144]	; (8000bd4 <updateAndDisplayTime+0x110>)
 8000b44:	2301      	movs	r3, #1
 8000b46:	425b      	negs	r3, r3
 8000b48:	9300      	str	r3, [sp, #0]
 8000b4a:	2302      	movs	r3, #2
 8000b4c:	f000 fe72 	bl	8001834 <HAL_I2C_Master_Transmit>
 8000b50:	0003      	movs	r3, r0
 8000b52:	7023      	strb	r3, [r4, #0]
	halRet = HAL_I2C_Master_Transmit(&hi2c1, sevSeg_addr, sevSeg_digit1Buff, 2, HAL_MAX_DELAY);
 8000b54:	4b1e      	ldr	r3, [pc, #120]	; (8000bd0 <updateAndDisplayTime+0x10c>)
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	b299      	uxth	r1, r3
 8000b5a:	1dfc      	adds	r4, r7, #7
 8000b5c:	4a19      	ldr	r2, [pc, #100]	; (8000bc4 <updateAndDisplayTime+0x100>)
 8000b5e:	481d      	ldr	r0, [pc, #116]	; (8000bd4 <updateAndDisplayTime+0x110>)
 8000b60:	2301      	movs	r3, #1
 8000b62:	425b      	negs	r3, r3
 8000b64:	9300      	str	r3, [sp, #0]
 8000b66:	2302      	movs	r3, #2
 8000b68:	f000 fe64 	bl	8001834 <HAL_I2C_Master_Transmit>
 8000b6c:	0003      	movs	r3, r0
 8000b6e:	7023      	strb	r3, [r4, #0]
	halRet = HAL_I2C_Master_Transmit(&hi2c1, sevSeg_addr, sevSeg_digit2Buff, 2, HAL_MAX_DELAY);
 8000b70:	4b17      	ldr	r3, [pc, #92]	; (8000bd0 <updateAndDisplayTime+0x10c>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	b299      	uxth	r1, r3
 8000b76:	1dfc      	adds	r4, r7, #7
 8000b78:	4a13      	ldr	r2, [pc, #76]	; (8000bc8 <updateAndDisplayTime+0x104>)
 8000b7a:	4816      	ldr	r0, [pc, #88]	; (8000bd4 <updateAndDisplayTime+0x110>)
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	425b      	negs	r3, r3
 8000b80:	9300      	str	r3, [sp, #0]
 8000b82:	2302      	movs	r3, #2
 8000b84:	f000 fe56 	bl	8001834 <HAL_I2C_Master_Transmit>
 8000b88:	0003      	movs	r3, r0
 8000b8a:	7023      	strb	r3, [r4, #0]
	halRet = HAL_I2C_Master_Transmit(&hi2c1, sevSeg_addr, sevSeg_digit3Buff, 2, HAL_MAX_DELAY);
 8000b8c:	4b10      	ldr	r3, [pc, #64]	; (8000bd0 <updateAndDisplayTime+0x10c>)
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	b299      	uxth	r1, r3
 8000b92:	1dfc      	adds	r4, r7, #7
 8000b94:	4a0d      	ldr	r2, [pc, #52]	; (8000bcc <updateAndDisplayTime+0x108>)
 8000b96:	480f      	ldr	r0, [pc, #60]	; (8000bd4 <updateAndDisplayTime+0x110>)
 8000b98:	2301      	movs	r3, #1
 8000b9a:	425b      	negs	r3, r3
 8000b9c:	9300      	str	r3, [sp, #0]
 8000b9e:	2302      	movs	r3, #2
 8000ba0:	f000 fe48 	bl	8001834 <HAL_I2C_Master_Transmit>
 8000ba4:	0003      	movs	r3, r0
 8000ba6:	7023      	strb	r3, [r4, #0]
//	}
//	else {
//		printf("Updated time sent to current display.\n\r");
//	}

	return halRet;
 8000ba8:	1dfb      	adds	r3, r7, #7
 8000baa:	781b      	ldrb	r3, [r3, #0]

}
 8000bac:	0018      	movs	r0, r3
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	b003      	add	sp, #12
 8000bb2:	bd90      	pop	{r4, r7, pc}
 8000bb4:	200001cc 	.word	0x200001cc
 8000bb8:	2000010c 	.word	0x2000010c
 8000bbc:	200001e0 	.word	0x200001e0
 8000bc0:	2000001c 	.word	0x2000001c
 8000bc4:	20000020 	.word	0x20000020
 8000bc8:	20000024 	.word	0x20000024
 8000bcc:	20000028 	.word	0x20000028
 8000bd0:	20000000 	.word	0x20000000
 8000bd4:	200000b8 	.word	0x200000b8

08000bd8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bdc:	b672      	cpsid	i
}
 8000bde:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000be0:	e7fe      	b.n	8000be0 <Error_Handler+0x8>
	...

08000be4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bea:	4b0f      	ldr	r3, [pc, #60]	; (8000c28 <HAL_MspInit+0x44>)
 8000bec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000bee:	4b0e      	ldr	r3, [pc, #56]	; (8000c28 <HAL_MspInit+0x44>)
 8000bf0:	2101      	movs	r1, #1
 8000bf2:	430a      	orrs	r2, r1
 8000bf4:	641a      	str	r2, [r3, #64]	; 0x40
 8000bf6:	4b0c      	ldr	r3, [pc, #48]	; (8000c28 <HAL_MspInit+0x44>)
 8000bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	4013      	ands	r3, r2
 8000bfe:	607b      	str	r3, [r7, #4]
 8000c00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c02:	4b09      	ldr	r3, [pc, #36]	; (8000c28 <HAL_MspInit+0x44>)
 8000c04:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c06:	4b08      	ldr	r3, [pc, #32]	; (8000c28 <HAL_MspInit+0x44>)
 8000c08:	2180      	movs	r1, #128	; 0x80
 8000c0a:	0549      	lsls	r1, r1, #21
 8000c0c:	430a      	orrs	r2, r1
 8000c0e:	63da      	str	r2, [r3, #60]	; 0x3c
 8000c10:	4b05      	ldr	r3, [pc, #20]	; (8000c28 <HAL_MspInit+0x44>)
 8000c12:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c14:	2380      	movs	r3, #128	; 0x80
 8000c16:	055b      	lsls	r3, r3, #21
 8000c18:	4013      	ands	r3, r2
 8000c1a:	603b      	str	r3, [r7, #0]
 8000c1c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c1e:	46c0      	nop			; (mov r8, r8)
 8000c20:	46bd      	mov	sp, r7
 8000c22:	b002      	add	sp, #8
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	46c0      	nop			; (mov r8, r8)
 8000c28:	40021000 	.word	0x40021000

08000c2c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000c2c:	b590      	push	{r4, r7, lr}
 8000c2e:	b095      	sub	sp, #84	; 0x54
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c34:	233c      	movs	r3, #60	; 0x3c
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	0018      	movs	r0, r3
 8000c3a:	2314      	movs	r3, #20
 8000c3c:	001a      	movs	r2, r3
 8000c3e:	2100      	movs	r1, #0
 8000c40:	f004 f814 	bl	8004c6c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c44:	2414      	movs	r4, #20
 8000c46:	193b      	adds	r3, r7, r4
 8000c48:	0018      	movs	r0, r3
 8000c4a:	2328      	movs	r3, #40	; 0x28
 8000c4c:	001a      	movs	r2, r3
 8000c4e:	2100      	movs	r1, #0
 8000c50:	f004 f80c 	bl	8004c6c <memset>
  if(hi2c->Instance==I2C1)
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	4a26      	ldr	r2, [pc, #152]	; (8000cf4 <HAL_I2C_MspInit+0xc8>)
 8000c5a:	4293      	cmp	r3, r2
 8000c5c:	d146      	bne.n	8000cec <HAL_I2C_MspInit+0xc0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000c5e:	193b      	adds	r3, r7, r4
 8000c60:	2220      	movs	r2, #32
 8000c62:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000c64:	193b      	adds	r3, r7, r4
 8000c66:	2200      	movs	r2, #0
 8000c68:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c6a:	193b      	adds	r3, r7, r4
 8000c6c:	0018      	movs	r0, r3
 8000c6e:	f002 fc85 	bl	800357c <HAL_RCCEx_PeriphCLKConfig>
 8000c72:	1e03      	subs	r3, r0, #0
 8000c74:	d001      	beq.n	8000c7a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000c76:	f7ff ffaf 	bl	8000bd8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c7a:	4b1f      	ldr	r3, [pc, #124]	; (8000cf8 <HAL_I2C_MspInit+0xcc>)
 8000c7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c7e:	4b1e      	ldr	r3, [pc, #120]	; (8000cf8 <HAL_I2C_MspInit+0xcc>)
 8000c80:	2102      	movs	r1, #2
 8000c82:	430a      	orrs	r2, r1
 8000c84:	635a      	str	r2, [r3, #52]	; 0x34
 8000c86:	4b1c      	ldr	r3, [pc, #112]	; (8000cf8 <HAL_I2C_MspInit+0xcc>)
 8000c88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c8a:	2202      	movs	r2, #2
 8000c8c:	4013      	ands	r3, r2
 8000c8e:	613b      	str	r3, [r7, #16]
 8000c90:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB9     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 8000c92:	213c      	movs	r1, #60	; 0x3c
 8000c94:	187b      	adds	r3, r7, r1
 8000c96:	22c0      	movs	r2, #192	; 0xc0
 8000c98:	0092      	lsls	r2, r2, #2
 8000c9a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c9c:	187b      	adds	r3, r7, r1
 8000c9e:	2212      	movs	r2, #18
 8000ca0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca2:	187b      	adds	r3, r7, r1
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca8:	187b      	adds	r3, r7, r1
 8000caa:	2200      	movs	r2, #0
 8000cac:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8000cae:	187b      	adds	r3, r7, r1
 8000cb0:	2206      	movs	r2, #6
 8000cb2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cb4:	187b      	adds	r3, r7, r1
 8000cb6:	4a11      	ldr	r2, [pc, #68]	; (8000cfc <HAL_I2C_MspInit+0xd0>)
 8000cb8:	0019      	movs	r1, r3
 8000cba:	0010      	movs	r0, r2
 8000cbc:	f000 fba2 	bl	8001404 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000cc0:	4b0d      	ldr	r3, [pc, #52]	; (8000cf8 <HAL_I2C_MspInit+0xcc>)
 8000cc2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000cc4:	4b0c      	ldr	r3, [pc, #48]	; (8000cf8 <HAL_I2C_MspInit+0xcc>)
 8000cc6:	2180      	movs	r1, #128	; 0x80
 8000cc8:	0389      	lsls	r1, r1, #14
 8000cca:	430a      	orrs	r2, r1
 8000ccc:	63da      	str	r2, [r3, #60]	; 0x3c
 8000cce:	4b0a      	ldr	r3, [pc, #40]	; (8000cf8 <HAL_I2C_MspInit+0xcc>)
 8000cd0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000cd2:	2380      	movs	r3, #128	; 0x80
 8000cd4:	039b      	lsls	r3, r3, #14
 8000cd6:	4013      	ands	r3, r2
 8000cd8:	60fb      	str	r3, [r7, #12]
 8000cda:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8000cdc:	2200      	movs	r2, #0
 8000cde:	2100      	movs	r1, #0
 8000ce0:	2017      	movs	r0, #23
 8000ce2:	f000 fae7 	bl	80012b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8000ce6:	2017      	movs	r0, #23
 8000ce8:	f000 faf9 	bl	80012de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000cec:	46c0      	nop			; (mov r8, r8)
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	b015      	add	sp, #84	; 0x54
 8000cf2:	bd90      	pop	{r4, r7, pc}
 8000cf4:	40005400 	.word	0x40005400
 8000cf8:	40021000 	.word	0x40021000
 8000cfc:	50000400 	.word	0x50000400

08000d00 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000d00:	b590      	push	{r4, r7, lr}
 8000d02:	b08f      	sub	sp, #60	; 0x3c
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d08:	2410      	movs	r4, #16
 8000d0a:	193b      	adds	r3, r7, r4
 8000d0c:	0018      	movs	r0, r3
 8000d0e:	2328      	movs	r3, #40	; 0x28
 8000d10:	001a      	movs	r2, r3
 8000d12:	2100      	movs	r1, #0
 8000d14:	f003 ffaa 	bl	8004c6c <memset>
  if(hrtc->Instance==RTC)
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	4a15      	ldr	r2, [pc, #84]	; (8000d74 <HAL_RTC_MspInit+0x74>)
 8000d1e:	4293      	cmp	r3, r2
 8000d20:	d124      	bne.n	8000d6c <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000d22:	193b      	adds	r3, r7, r4
 8000d24:	2280      	movs	r2, #128	; 0x80
 8000d26:	0292      	lsls	r2, r2, #10
 8000d28:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000d2a:	193b      	adds	r3, r7, r4
 8000d2c:	2280      	movs	r2, #128	; 0x80
 8000d2e:	0092      	lsls	r2, r2, #2
 8000d30:	625a      	str	r2, [r3, #36]	; 0x24

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d32:	193b      	adds	r3, r7, r4
 8000d34:	0018      	movs	r0, r3
 8000d36:	f002 fc21 	bl	800357c <HAL_RCCEx_PeriphCLKConfig>
 8000d3a:	1e03      	subs	r3, r0, #0
 8000d3c:	d001      	beq.n	8000d42 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000d3e:	f7ff ff4b 	bl	8000bd8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000d42:	4b0d      	ldr	r3, [pc, #52]	; (8000d78 <HAL_RTC_MspInit+0x78>)
 8000d44:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000d46:	4b0c      	ldr	r3, [pc, #48]	; (8000d78 <HAL_RTC_MspInit+0x78>)
 8000d48:	2180      	movs	r1, #128	; 0x80
 8000d4a:	0209      	lsls	r1, r1, #8
 8000d4c:	430a      	orrs	r2, r1
 8000d4e:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000d50:	4b09      	ldr	r3, [pc, #36]	; (8000d78 <HAL_RTC_MspInit+0x78>)
 8000d52:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d54:	4b08      	ldr	r3, [pc, #32]	; (8000d78 <HAL_RTC_MspInit+0x78>)
 8000d56:	2180      	movs	r1, #128	; 0x80
 8000d58:	00c9      	lsls	r1, r1, #3
 8000d5a:	430a      	orrs	r2, r1
 8000d5c:	63da      	str	r2, [r3, #60]	; 0x3c
 8000d5e:	4b06      	ldr	r3, [pc, #24]	; (8000d78 <HAL_RTC_MspInit+0x78>)
 8000d60:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d62:	2380      	movs	r3, #128	; 0x80
 8000d64:	00db      	lsls	r3, r3, #3
 8000d66:	4013      	ands	r3, r2
 8000d68:	60fb      	str	r3, [r7, #12]
 8000d6a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000d6c:	46c0      	nop			; (mov r8, r8)
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	b00f      	add	sp, #60	; 0x3c
 8000d72:	bd90      	pop	{r4, r7, pc}
 8000d74:	40002800 	.word	0x40002800
 8000d78:	40021000 	.word	0x40021000

08000d7c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d7c:	b590      	push	{r4, r7, lr}
 8000d7e:	b08b      	sub	sp, #44	; 0x2c
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d84:	2414      	movs	r4, #20
 8000d86:	193b      	adds	r3, r7, r4
 8000d88:	0018      	movs	r0, r3
 8000d8a:	2314      	movs	r3, #20
 8000d8c:	001a      	movs	r2, r3
 8000d8e:	2100      	movs	r1, #0
 8000d90:	f003 ff6c 	bl	8004c6c <memset>
  if(huart->Instance==USART2)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a1b      	ldr	r2, [pc, #108]	; (8000e08 <HAL_UART_MspInit+0x8c>)
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d130      	bne.n	8000e00 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d9e:	4b1b      	ldr	r3, [pc, #108]	; (8000e0c <HAL_UART_MspInit+0x90>)
 8000da0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000da2:	4b1a      	ldr	r3, [pc, #104]	; (8000e0c <HAL_UART_MspInit+0x90>)
 8000da4:	2180      	movs	r1, #128	; 0x80
 8000da6:	0289      	lsls	r1, r1, #10
 8000da8:	430a      	orrs	r2, r1
 8000daa:	63da      	str	r2, [r3, #60]	; 0x3c
 8000dac:	4b17      	ldr	r3, [pc, #92]	; (8000e0c <HAL_UART_MspInit+0x90>)
 8000dae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000db0:	2380      	movs	r3, #128	; 0x80
 8000db2:	029b      	lsls	r3, r3, #10
 8000db4:	4013      	ands	r3, r2
 8000db6:	613b      	str	r3, [r7, #16]
 8000db8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dba:	4b14      	ldr	r3, [pc, #80]	; (8000e0c <HAL_UART_MspInit+0x90>)
 8000dbc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000dbe:	4b13      	ldr	r3, [pc, #76]	; (8000e0c <HAL_UART_MspInit+0x90>)
 8000dc0:	2101      	movs	r1, #1
 8000dc2:	430a      	orrs	r2, r1
 8000dc4:	635a      	str	r2, [r3, #52]	; 0x34
 8000dc6:	4b11      	ldr	r3, [pc, #68]	; (8000e0c <HAL_UART_MspInit+0x90>)
 8000dc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000dca:	2201      	movs	r2, #1
 8000dcc:	4013      	ands	r3, r2
 8000dce:	60fb      	str	r3, [r7, #12]
 8000dd0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = T_VCP_TX_Pin|T_VCP_RX_Pin;
 8000dd2:	0021      	movs	r1, r4
 8000dd4:	187b      	adds	r3, r7, r1
 8000dd6:	220c      	movs	r2, #12
 8000dd8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dda:	187b      	adds	r3, r7, r1
 8000ddc:	2202      	movs	r2, #2
 8000dde:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000de0:	187b      	adds	r3, r7, r1
 8000de2:	2201      	movs	r2, #1
 8000de4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de6:	187b      	adds	r3, r7, r1
 8000de8:	2200      	movs	r2, #0
 8000dea:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000dec:	187b      	adds	r3, r7, r1
 8000dee:	2201      	movs	r2, #1
 8000df0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000df2:	187a      	adds	r2, r7, r1
 8000df4:	23a0      	movs	r3, #160	; 0xa0
 8000df6:	05db      	lsls	r3, r3, #23
 8000df8:	0011      	movs	r1, r2
 8000dfa:	0018      	movs	r0, r3
 8000dfc:	f000 fb02 	bl	8001404 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000e00:	46c0      	nop			; (mov r8, r8)
 8000e02:	46bd      	mov	sp, r7
 8000e04:	b00b      	add	sp, #44	; 0x2c
 8000e06:	bd90      	pop	{r4, r7, pc}
 8000e08:	40004400 	.word	0x40004400
 8000e0c:	40021000 	.word	0x40021000

08000e10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e14:	e7fe      	b.n	8000e14 <NMI_Handler+0x4>

08000e16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e16:	b580      	push	{r7, lr}
 8000e18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e1a:	e7fe      	b.n	8000e1a <HardFault_Handler+0x4>

08000e1c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000e20:	46c0      	nop			; (mov r8, r8)
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}

08000e26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e26:	b580      	push	{r7, lr}
 8000e28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e2a:	46c0      	nop			; (mov r8, r8)
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}

08000e30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e34:	f000 f952 	bl	80010dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e38:	46c0      	nop			; (mov r8, r8)
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
	...

08000e40 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8000e44:	4b09      	ldr	r3, [pc, #36]	; (8000e6c <I2C1_IRQHandler+0x2c>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	699a      	ldr	r2, [r3, #24]
 8000e4a:	23e0      	movs	r3, #224	; 0xe0
 8000e4c:	00db      	lsls	r3, r3, #3
 8000e4e:	4013      	ands	r3, r2
 8000e50:	d004      	beq.n	8000e5c <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8000e52:	4b06      	ldr	r3, [pc, #24]	; (8000e6c <I2C1_IRQHandler+0x2c>)
 8000e54:	0018      	movs	r0, r3
 8000e56:	f000 fe0f 	bl	8001a78 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 8000e5a:	e003      	b.n	8000e64 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8000e5c:	4b03      	ldr	r3, [pc, #12]	; (8000e6c <I2C1_IRQHandler+0x2c>)
 8000e5e:	0018      	movs	r0, r3
 8000e60:	f000 fdf0 	bl	8001a44 <HAL_I2C_EV_IRQHandler>
}
 8000e64:	46c0      	nop			; (mov r8, r8)
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	46c0      	nop			; (mov r8, r8)
 8000e6c:	200000b8 	.word	0x200000b8

08000e70 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b086      	sub	sp, #24
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	60f8      	str	r0, [r7, #12]
 8000e78:	60b9      	str	r1, [r7, #8]
 8000e7a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	617b      	str	r3, [r7, #20]
 8000e80:	e00a      	b.n	8000e98 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e82:	e000      	b.n	8000e86 <_read+0x16>
 8000e84:	bf00      	nop
 8000e86:	0001      	movs	r1, r0
 8000e88:	68bb      	ldr	r3, [r7, #8]
 8000e8a:	1c5a      	adds	r2, r3, #1
 8000e8c:	60ba      	str	r2, [r7, #8]
 8000e8e:	b2ca      	uxtb	r2, r1
 8000e90:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	3301      	adds	r3, #1
 8000e96:	617b      	str	r3, [r7, #20]
 8000e98:	697a      	ldr	r2, [r7, #20]
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	429a      	cmp	r2, r3
 8000e9e:	dbf0      	blt.n	8000e82 <_read+0x12>
  }

  return len;
 8000ea0:	687b      	ldr	r3, [r7, #4]
}
 8000ea2:	0018      	movs	r0, r3
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	b006      	add	sp, #24
 8000ea8:	bd80      	pop	{r7, pc}

08000eaa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000eaa:	b580      	push	{r7, lr}
 8000eac:	b086      	sub	sp, #24
 8000eae:	af00      	add	r7, sp, #0
 8000eb0:	60f8      	str	r0, [r7, #12]
 8000eb2:	60b9      	str	r1, [r7, #8]
 8000eb4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	617b      	str	r3, [r7, #20]
 8000eba:	e009      	b.n	8000ed0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ebc:	68bb      	ldr	r3, [r7, #8]
 8000ebe:	1c5a      	adds	r2, r3, #1
 8000ec0:	60ba      	str	r2, [r7, #8]
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	0018      	movs	r0, r3
 8000ec6:	f7ff fac9 	bl	800045c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	3301      	adds	r3, #1
 8000ece:	617b      	str	r3, [r7, #20]
 8000ed0:	697a      	ldr	r2, [r7, #20]
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	429a      	cmp	r2, r3
 8000ed6:	dbf1      	blt.n	8000ebc <_write+0x12>
  }
  return len;
 8000ed8:	687b      	ldr	r3, [r7, #4]
}
 8000eda:	0018      	movs	r0, r3
 8000edc:	46bd      	mov	sp, r7
 8000ede:	b006      	add	sp, #24
 8000ee0:	bd80      	pop	{r7, pc}

08000ee2 <_close>:

int _close(int file)
{
 8000ee2:	b580      	push	{r7, lr}
 8000ee4:	b082      	sub	sp, #8
 8000ee6:	af00      	add	r7, sp, #0
 8000ee8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000eea:	2301      	movs	r3, #1
 8000eec:	425b      	negs	r3, r3
}
 8000eee:	0018      	movs	r0, r3
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	b002      	add	sp, #8
 8000ef4:	bd80      	pop	{r7, pc}

08000ef6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ef6:	b580      	push	{r7, lr}
 8000ef8:	b082      	sub	sp, #8
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	6078      	str	r0, [r7, #4]
 8000efe:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	2280      	movs	r2, #128	; 0x80
 8000f04:	0192      	lsls	r2, r2, #6
 8000f06:	605a      	str	r2, [r3, #4]
  return 0;
 8000f08:	2300      	movs	r3, #0
}
 8000f0a:	0018      	movs	r0, r3
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	b002      	add	sp, #8
 8000f10:	bd80      	pop	{r7, pc}

08000f12 <_isatty>:

int _isatty(int file)
{
 8000f12:	b580      	push	{r7, lr}
 8000f14:	b082      	sub	sp, #8
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f1a:	2301      	movs	r3, #1
}
 8000f1c:	0018      	movs	r0, r3
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	b002      	add	sp, #8
 8000f22:	bd80      	pop	{r7, pc}

08000f24 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	60f8      	str	r0, [r7, #12]
 8000f2c:	60b9      	str	r1, [r7, #8]
 8000f2e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f30:	2300      	movs	r3, #0
}
 8000f32:	0018      	movs	r0, r3
 8000f34:	46bd      	mov	sp, r7
 8000f36:	b004      	add	sp, #16
 8000f38:	bd80      	pop	{r7, pc}
	...

08000f3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b086      	sub	sp, #24
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f44:	4a14      	ldr	r2, [pc, #80]	; (8000f98 <_sbrk+0x5c>)
 8000f46:	4b15      	ldr	r3, [pc, #84]	; (8000f9c <_sbrk+0x60>)
 8000f48:	1ad3      	subs	r3, r2, r3
 8000f4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f50:	4b13      	ldr	r3, [pc, #76]	; (8000fa0 <_sbrk+0x64>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d102      	bne.n	8000f5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f58:	4b11      	ldr	r3, [pc, #68]	; (8000fa0 <_sbrk+0x64>)
 8000f5a:	4a12      	ldr	r2, [pc, #72]	; (8000fa4 <_sbrk+0x68>)
 8000f5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f5e:	4b10      	ldr	r3, [pc, #64]	; (8000fa0 <_sbrk+0x64>)
 8000f60:	681a      	ldr	r2, [r3, #0]
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	18d3      	adds	r3, r2, r3
 8000f66:	693a      	ldr	r2, [r7, #16]
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	d207      	bcs.n	8000f7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f6c:	f003 fe54 	bl	8004c18 <__errno>
 8000f70:	0003      	movs	r3, r0
 8000f72:	220c      	movs	r2, #12
 8000f74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f76:	2301      	movs	r3, #1
 8000f78:	425b      	negs	r3, r3
 8000f7a:	e009      	b.n	8000f90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f7c:	4b08      	ldr	r3, [pc, #32]	; (8000fa0 <_sbrk+0x64>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f82:	4b07      	ldr	r3, [pc, #28]	; (8000fa0 <_sbrk+0x64>)
 8000f84:	681a      	ldr	r2, [r3, #0]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	18d2      	adds	r2, r2, r3
 8000f8a:	4b05      	ldr	r3, [pc, #20]	; (8000fa0 <_sbrk+0x64>)
 8000f8c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000f8e:	68fb      	ldr	r3, [r7, #12]
}
 8000f90:	0018      	movs	r0, r3
 8000f92:	46bd      	mov	sp, r7
 8000f94:	b006      	add	sp, #24
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	20002000 	.word	0x20002000
 8000f9c:	00000400 	.word	0x00000400
 8000fa0:	200001e4 	.word	0x200001e4
 8000fa4:	20000200 	.word	0x20000200

08000fa8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fac:	46c0      	nop			; (mov r8, r8)
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
	...

08000fb4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000fb4:	480d      	ldr	r0, [pc, #52]	; (8000fec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000fb6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000fb8:	f7ff fff6 	bl	8000fa8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fbc:	480c      	ldr	r0, [pc, #48]	; (8000ff0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000fbe:	490d      	ldr	r1, [pc, #52]	; (8000ff4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000fc0:	4a0d      	ldr	r2, [pc, #52]	; (8000ff8 <LoopForever+0xe>)
  movs r3, #0
 8000fc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fc4:	e002      	b.n	8000fcc <LoopCopyDataInit>

08000fc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fca:	3304      	adds	r3, #4

08000fcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fd0:	d3f9      	bcc.n	8000fc6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fd2:	4a0a      	ldr	r2, [pc, #40]	; (8000ffc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000fd4:	4c0a      	ldr	r4, [pc, #40]	; (8001000 <LoopForever+0x16>)
  movs r3, #0
 8000fd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fd8:	e001      	b.n	8000fde <LoopFillZerobss>

08000fda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fdc:	3204      	adds	r2, #4

08000fde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fe0:	d3fb      	bcc.n	8000fda <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000fe2:	f003 fe1f 	bl	8004c24 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000fe6:	f7ff fa4b 	bl	8000480 <main>

08000fea <LoopForever>:

LoopForever:
  b LoopForever
 8000fea:	e7fe      	b.n	8000fea <LoopForever>
  ldr   r0, =_estack
 8000fec:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000ff0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ff4:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 8000ff8:	08005eec 	.word	0x08005eec
  ldr r2, =_sbss
 8000ffc:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 8001000:	200001fc 	.word	0x200001fc

08001004 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001004:	e7fe      	b.n	8001004 <ADC1_IRQHandler>
	...

08001008 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800100e:	1dfb      	adds	r3, r7, #7
 8001010:	2200      	movs	r2, #0
 8001012:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001014:	4b0b      	ldr	r3, [pc, #44]	; (8001044 <HAL_Init+0x3c>)
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	4b0a      	ldr	r3, [pc, #40]	; (8001044 <HAL_Init+0x3c>)
 800101a:	2180      	movs	r1, #128	; 0x80
 800101c:	0049      	lsls	r1, r1, #1
 800101e:	430a      	orrs	r2, r1
 8001020:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001022:	2000      	movs	r0, #0
 8001024:	f000 f810 	bl	8001048 <HAL_InitTick>
 8001028:	1e03      	subs	r3, r0, #0
 800102a:	d003      	beq.n	8001034 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800102c:	1dfb      	adds	r3, r7, #7
 800102e:	2201      	movs	r2, #1
 8001030:	701a      	strb	r2, [r3, #0]
 8001032:	e001      	b.n	8001038 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001034:	f7ff fdd6 	bl	8000be4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001038:	1dfb      	adds	r3, r7, #7
 800103a:	781b      	ldrb	r3, [r3, #0]
}
 800103c:	0018      	movs	r0, r3
 800103e:	46bd      	mov	sp, r7
 8001040:	b002      	add	sp, #8
 8001042:	bd80      	pop	{r7, pc}
 8001044:	40022000 	.word	0x40022000

08001048 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001048:	b590      	push	{r4, r7, lr}
 800104a:	b085      	sub	sp, #20
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001050:	230f      	movs	r3, #15
 8001052:	18fb      	adds	r3, r7, r3
 8001054:	2200      	movs	r2, #0
 8001056:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001058:	4b1d      	ldr	r3, [pc, #116]	; (80010d0 <HAL_InitTick+0x88>)
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d02b      	beq.n	80010b8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001060:	4b1c      	ldr	r3, [pc, #112]	; (80010d4 <HAL_InitTick+0x8c>)
 8001062:	681c      	ldr	r4, [r3, #0]
 8001064:	4b1a      	ldr	r3, [pc, #104]	; (80010d0 <HAL_InitTick+0x88>)
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	0019      	movs	r1, r3
 800106a:	23fa      	movs	r3, #250	; 0xfa
 800106c:	0098      	lsls	r0, r3, #2
 800106e:	f7ff f853 	bl	8000118 <__udivsi3>
 8001072:	0003      	movs	r3, r0
 8001074:	0019      	movs	r1, r3
 8001076:	0020      	movs	r0, r4
 8001078:	f7ff f84e 	bl	8000118 <__udivsi3>
 800107c:	0003      	movs	r3, r0
 800107e:	0018      	movs	r0, r3
 8001080:	f000 f93d 	bl	80012fe <HAL_SYSTICK_Config>
 8001084:	1e03      	subs	r3, r0, #0
 8001086:	d112      	bne.n	80010ae <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	2b03      	cmp	r3, #3
 800108c:	d80a      	bhi.n	80010a4 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800108e:	6879      	ldr	r1, [r7, #4]
 8001090:	2301      	movs	r3, #1
 8001092:	425b      	negs	r3, r3
 8001094:	2200      	movs	r2, #0
 8001096:	0018      	movs	r0, r3
 8001098:	f000 f90c 	bl	80012b4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800109c:	4b0e      	ldr	r3, [pc, #56]	; (80010d8 <HAL_InitTick+0x90>)
 800109e:	687a      	ldr	r2, [r7, #4]
 80010a0:	601a      	str	r2, [r3, #0]
 80010a2:	e00d      	b.n	80010c0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80010a4:	230f      	movs	r3, #15
 80010a6:	18fb      	adds	r3, r7, r3
 80010a8:	2201      	movs	r2, #1
 80010aa:	701a      	strb	r2, [r3, #0]
 80010ac:	e008      	b.n	80010c0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80010ae:	230f      	movs	r3, #15
 80010b0:	18fb      	adds	r3, r7, r3
 80010b2:	2201      	movs	r2, #1
 80010b4:	701a      	strb	r2, [r3, #0]
 80010b6:	e003      	b.n	80010c0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80010b8:	230f      	movs	r3, #15
 80010ba:	18fb      	adds	r3, r7, r3
 80010bc:	2201      	movs	r2, #1
 80010be:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80010c0:	230f      	movs	r3, #15
 80010c2:	18fb      	adds	r3, r7, r3
 80010c4:	781b      	ldrb	r3, [r3, #0]
}
 80010c6:	0018      	movs	r0, r3
 80010c8:	46bd      	mov	sp, r7
 80010ca:	b005      	add	sp, #20
 80010cc:	bd90      	pop	{r4, r7, pc}
 80010ce:	46c0      	nop			; (mov r8, r8)
 80010d0:	20000034 	.word	0x20000034
 80010d4:	2000002c 	.word	0x2000002c
 80010d8:	20000030 	.word	0x20000030

080010dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80010e0:	4b05      	ldr	r3, [pc, #20]	; (80010f8 <HAL_IncTick+0x1c>)
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	001a      	movs	r2, r3
 80010e6:	4b05      	ldr	r3, [pc, #20]	; (80010fc <HAL_IncTick+0x20>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	18d2      	adds	r2, r2, r3
 80010ec:	4b03      	ldr	r3, [pc, #12]	; (80010fc <HAL_IncTick+0x20>)
 80010ee:	601a      	str	r2, [r3, #0]
}
 80010f0:	46c0      	nop			; (mov r8, r8)
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	46c0      	nop			; (mov r8, r8)
 80010f8:	20000034 	.word	0x20000034
 80010fc:	200001e8 	.word	0x200001e8

08001100 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
  return uwTick;
 8001104:	4b02      	ldr	r3, [pc, #8]	; (8001110 <HAL_GetTick+0x10>)
 8001106:	681b      	ldr	r3, [r3, #0]
}
 8001108:	0018      	movs	r0, r3
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	46c0      	nop			; (mov r8, r8)
 8001110:	200001e8 	.word	0x200001e8

08001114 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800111c:	f7ff fff0 	bl	8001100 <HAL_GetTick>
 8001120:	0003      	movs	r3, r0
 8001122:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	3301      	adds	r3, #1
 800112c:	d005      	beq.n	800113a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800112e:	4b0a      	ldr	r3, [pc, #40]	; (8001158 <HAL_Delay+0x44>)
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	001a      	movs	r2, r3
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	189b      	adds	r3, r3, r2
 8001138:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800113a:	46c0      	nop			; (mov r8, r8)
 800113c:	f7ff ffe0 	bl	8001100 <HAL_GetTick>
 8001140:	0002      	movs	r2, r0
 8001142:	68bb      	ldr	r3, [r7, #8]
 8001144:	1ad3      	subs	r3, r2, r3
 8001146:	68fa      	ldr	r2, [r7, #12]
 8001148:	429a      	cmp	r2, r3
 800114a:	d8f7      	bhi.n	800113c <HAL_Delay+0x28>
  {
  }
}
 800114c:	46c0      	nop			; (mov r8, r8)
 800114e:	46c0      	nop			; (mov r8, r8)
 8001150:	46bd      	mov	sp, r7
 8001152:	b004      	add	sp, #16
 8001154:	bd80      	pop	{r7, pc}
 8001156:	46c0      	nop			; (mov r8, r8)
 8001158:	20000034 	.word	0x20000034

0800115c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
 8001162:	0002      	movs	r2, r0
 8001164:	1dfb      	adds	r3, r7, #7
 8001166:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001168:	1dfb      	adds	r3, r7, #7
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	2b7f      	cmp	r3, #127	; 0x7f
 800116e:	d809      	bhi.n	8001184 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001170:	1dfb      	adds	r3, r7, #7
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	001a      	movs	r2, r3
 8001176:	231f      	movs	r3, #31
 8001178:	401a      	ands	r2, r3
 800117a:	4b04      	ldr	r3, [pc, #16]	; (800118c <__NVIC_EnableIRQ+0x30>)
 800117c:	2101      	movs	r1, #1
 800117e:	4091      	lsls	r1, r2
 8001180:	000a      	movs	r2, r1
 8001182:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001184:	46c0      	nop			; (mov r8, r8)
 8001186:	46bd      	mov	sp, r7
 8001188:	b002      	add	sp, #8
 800118a:	bd80      	pop	{r7, pc}
 800118c:	e000e100 	.word	0xe000e100

08001190 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001190:	b590      	push	{r4, r7, lr}
 8001192:	b083      	sub	sp, #12
 8001194:	af00      	add	r7, sp, #0
 8001196:	0002      	movs	r2, r0
 8001198:	6039      	str	r1, [r7, #0]
 800119a:	1dfb      	adds	r3, r7, #7
 800119c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800119e:	1dfb      	adds	r3, r7, #7
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	2b7f      	cmp	r3, #127	; 0x7f
 80011a4:	d828      	bhi.n	80011f8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011a6:	4a2f      	ldr	r2, [pc, #188]	; (8001264 <__NVIC_SetPriority+0xd4>)
 80011a8:	1dfb      	adds	r3, r7, #7
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	b25b      	sxtb	r3, r3
 80011ae:	089b      	lsrs	r3, r3, #2
 80011b0:	33c0      	adds	r3, #192	; 0xc0
 80011b2:	009b      	lsls	r3, r3, #2
 80011b4:	589b      	ldr	r3, [r3, r2]
 80011b6:	1dfa      	adds	r2, r7, #7
 80011b8:	7812      	ldrb	r2, [r2, #0]
 80011ba:	0011      	movs	r1, r2
 80011bc:	2203      	movs	r2, #3
 80011be:	400a      	ands	r2, r1
 80011c0:	00d2      	lsls	r2, r2, #3
 80011c2:	21ff      	movs	r1, #255	; 0xff
 80011c4:	4091      	lsls	r1, r2
 80011c6:	000a      	movs	r2, r1
 80011c8:	43d2      	mvns	r2, r2
 80011ca:	401a      	ands	r2, r3
 80011cc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	019b      	lsls	r3, r3, #6
 80011d2:	22ff      	movs	r2, #255	; 0xff
 80011d4:	401a      	ands	r2, r3
 80011d6:	1dfb      	adds	r3, r7, #7
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	0018      	movs	r0, r3
 80011dc:	2303      	movs	r3, #3
 80011de:	4003      	ands	r3, r0
 80011e0:	00db      	lsls	r3, r3, #3
 80011e2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011e4:	481f      	ldr	r0, [pc, #124]	; (8001264 <__NVIC_SetPriority+0xd4>)
 80011e6:	1dfb      	adds	r3, r7, #7
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	b25b      	sxtb	r3, r3
 80011ec:	089b      	lsrs	r3, r3, #2
 80011ee:	430a      	orrs	r2, r1
 80011f0:	33c0      	adds	r3, #192	; 0xc0
 80011f2:	009b      	lsls	r3, r3, #2
 80011f4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80011f6:	e031      	b.n	800125c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011f8:	4a1b      	ldr	r2, [pc, #108]	; (8001268 <__NVIC_SetPriority+0xd8>)
 80011fa:	1dfb      	adds	r3, r7, #7
 80011fc:	781b      	ldrb	r3, [r3, #0]
 80011fe:	0019      	movs	r1, r3
 8001200:	230f      	movs	r3, #15
 8001202:	400b      	ands	r3, r1
 8001204:	3b08      	subs	r3, #8
 8001206:	089b      	lsrs	r3, r3, #2
 8001208:	3306      	adds	r3, #6
 800120a:	009b      	lsls	r3, r3, #2
 800120c:	18d3      	adds	r3, r2, r3
 800120e:	3304      	adds	r3, #4
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	1dfa      	adds	r2, r7, #7
 8001214:	7812      	ldrb	r2, [r2, #0]
 8001216:	0011      	movs	r1, r2
 8001218:	2203      	movs	r2, #3
 800121a:	400a      	ands	r2, r1
 800121c:	00d2      	lsls	r2, r2, #3
 800121e:	21ff      	movs	r1, #255	; 0xff
 8001220:	4091      	lsls	r1, r2
 8001222:	000a      	movs	r2, r1
 8001224:	43d2      	mvns	r2, r2
 8001226:	401a      	ands	r2, r3
 8001228:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	019b      	lsls	r3, r3, #6
 800122e:	22ff      	movs	r2, #255	; 0xff
 8001230:	401a      	ands	r2, r3
 8001232:	1dfb      	adds	r3, r7, #7
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	0018      	movs	r0, r3
 8001238:	2303      	movs	r3, #3
 800123a:	4003      	ands	r3, r0
 800123c:	00db      	lsls	r3, r3, #3
 800123e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001240:	4809      	ldr	r0, [pc, #36]	; (8001268 <__NVIC_SetPriority+0xd8>)
 8001242:	1dfb      	adds	r3, r7, #7
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	001c      	movs	r4, r3
 8001248:	230f      	movs	r3, #15
 800124a:	4023      	ands	r3, r4
 800124c:	3b08      	subs	r3, #8
 800124e:	089b      	lsrs	r3, r3, #2
 8001250:	430a      	orrs	r2, r1
 8001252:	3306      	adds	r3, #6
 8001254:	009b      	lsls	r3, r3, #2
 8001256:	18c3      	adds	r3, r0, r3
 8001258:	3304      	adds	r3, #4
 800125a:	601a      	str	r2, [r3, #0]
}
 800125c:	46c0      	nop			; (mov r8, r8)
 800125e:	46bd      	mov	sp, r7
 8001260:	b003      	add	sp, #12
 8001262:	bd90      	pop	{r4, r7, pc}
 8001264:	e000e100 	.word	0xe000e100
 8001268:	e000ed00 	.word	0xe000ed00

0800126c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	1e5a      	subs	r2, r3, #1
 8001278:	2380      	movs	r3, #128	; 0x80
 800127a:	045b      	lsls	r3, r3, #17
 800127c:	429a      	cmp	r2, r3
 800127e:	d301      	bcc.n	8001284 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001280:	2301      	movs	r3, #1
 8001282:	e010      	b.n	80012a6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001284:	4b0a      	ldr	r3, [pc, #40]	; (80012b0 <SysTick_Config+0x44>)
 8001286:	687a      	ldr	r2, [r7, #4]
 8001288:	3a01      	subs	r2, #1
 800128a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800128c:	2301      	movs	r3, #1
 800128e:	425b      	negs	r3, r3
 8001290:	2103      	movs	r1, #3
 8001292:	0018      	movs	r0, r3
 8001294:	f7ff ff7c 	bl	8001190 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001298:	4b05      	ldr	r3, [pc, #20]	; (80012b0 <SysTick_Config+0x44>)
 800129a:	2200      	movs	r2, #0
 800129c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800129e:	4b04      	ldr	r3, [pc, #16]	; (80012b0 <SysTick_Config+0x44>)
 80012a0:	2207      	movs	r2, #7
 80012a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012a4:	2300      	movs	r3, #0
}
 80012a6:	0018      	movs	r0, r3
 80012a8:	46bd      	mov	sp, r7
 80012aa:	b002      	add	sp, #8
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	46c0      	nop			; (mov r8, r8)
 80012b0:	e000e010 	.word	0xe000e010

080012b4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	60b9      	str	r1, [r7, #8]
 80012bc:	607a      	str	r2, [r7, #4]
 80012be:	210f      	movs	r1, #15
 80012c0:	187b      	adds	r3, r7, r1
 80012c2:	1c02      	adds	r2, r0, #0
 80012c4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80012c6:	68ba      	ldr	r2, [r7, #8]
 80012c8:	187b      	adds	r3, r7, r1
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	b25b      	sxtb	r3, r3
 80012ce:	0011      	movs	r1, r2
 80012d0:	0018      	movs	r0, r3
 80012d2:	f7ff ff5d 	bl	8001190 <__NVIC_SetPriority>
}
 80012d6:	46c0      	nop			; (mov r8, r8)
 80012d8:	46bd      	mov	sp, r7
 80012da:	b004      	add	sp, #16
 80012dc:	bd80      	pop	{r7, pc}

080012de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012de:	b580      	push	{r7, lr}
 80012e0:	b082      	sub	sp, #8
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	0002      	movs	r2, r0
 80012e6:	1dfb      	adds	r3, r7, #7
 80012e8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012ea:	1dfb      	adds	r3, r7, #7
 80012ec:	781b      	ldrb	r3, [r3, #0]
 80012ee:	b25b      	sxtb	r3, r3
 80012f0:	0018      	movs	r0, r3
 80012f2:	f7ff ff33 	bl	800115c <__NVIC_EnableIRQ>
}
 80012f6:	46c0      	nop			; (mov r8, r8)
 80012f8:	46bd      	mov	sp, r7
 80012fa:	b002      	add	sp, #8
 80012fc:	bd80      	pop	{r7, pc}

080012fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012fe:	b580      	push	{r7, lr}
 8001300:	b082      	sub	sp, #8
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	0018      	movs	r0, r3
 800130a:	f7ff ffaf 	bl	800126c <SysTick_Config>
 800130e:	0003      	movs	r3, r0
}
 8001310:	0018      	movs	r0, r3
 8001312:	46bd      	mov	sp, r7
 8001314:	b002      	add	sp, #8
 8001316:	bd80      	pop	{r7, pc}

08001318 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001320:	210f      	movs	r1, #15
 8001322:	187b      	adds	r3, r7, r1
 8001324:	2200      	movs	r2, #0
 8001326:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2225      	movs	r2, #37	; 0x25
 800132c:	5c9b      	ldrb	r3, [r3, r2]
 800132e:	b2db      	uxtb	r3, r3
 8001330:	2b02      	cmp	r3, #2
 8001332:	d006      	beq.n	8001342 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2204      	movs	r2, #4
 8001338:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800133a:	187b      	adds	r3, r7, r1
 800133c:	2201      	movs	r2, #1
 800133e:	701a      	strb	r2, [r3, #0]
 8001340:	e049      	b.n	80013d6 <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	210e      	movs	r1, #14
 800134e:	438a      	bics	r2, r1
 8001350:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	681a      	ldr	r2, [r3, #0]
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	2101      	movs	r1, #1
 800135e:	438a      	bics	r2, r1
 8001360:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001366:	681a      	ldr	r2, [r3, #0]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800136c:	491d      	ldr	r1, [pc, #116]	; (80013e4 <HAL_DMA_Abort_IT+0xcc>)
 800136e:	400a      	ands	r2, r1
 8001370:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8001372:	4b1d      	ldr	r3, [pc, #116]	; (80013e8 <HAL_DMA_Abort_IT+0xd0>)
 8001374:	6859      	ldr	r1, [r3, #4]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800137a:	221c      	movs	r2, #28
 800137c:	4013      	ands	r3, r2
 800137e:	2201      	movs	r2, #1
 8001380:	409a      	lsls	r2, r3
 8001382:	4b19      	ldr	r3, [pc, #100]	; (80013e8 <HAL_DMA_Abort_IT+0xd0>)
 8001384:	430a      	orrs	r2, r1
 8001386:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800138c:	687a      	ldr	r2, [r7, #4]
 800138e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001390:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001396:	2b00      	cmp	r3, #0
 8001398:	d00c      	beq.n	80013b4 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80013a4:	490f      	ldr	r1, [pc, #60]	; (80013e4 <HAL_DMA_Abort_IT+0xcc>)
 80013a6:	400a      	ands	r2, r1
 80013a8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013ae:	687a      	ldr	r2, [r7, #4]
 80013b0:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80013b2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2225      	movs	r2, #37	; 0x25
 80013b8:	2101      	movs	r1, #1
 80013ba:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2224      	movs	r2, #36	; 0x24
 80013c0:	2100      	movs	r1, #0
 80013c2:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d004      	beq.n	80013d6 <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013d0:	687a      	ldr	r2, [r7, #4]
 80013d2:	0010      	movs	r0, r2
 80013d4:	4798      	blx	r3
    }
  }
  return status;
 80013d6:	230f      	movs	r3, #15
 80013d8:	18fb      	adds	r3, r7, r3
 80013da:	781b      	ldrb	r3, [r3, #0]
}
 80013dc:	0018      	movs	r0, r3
 80013de:	46bd      	mov	sp, r7
 80013e0:	b004      	add	sp, #16
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	fffffeff 	.word	0xfffffeff
 80013e8:	40020000 	.word	0x40020000

080013ec <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2225      	movs	r2, #37	; 0x25
 80013f8:	5c9b      	ldrb	r3, [r3, r2]
 80013fa:	b2db      	uxtb	r3, r3
}
 80013fc:	0018      	movs	r0, r3
 80013fe:	46bd      	mov	sp, r7
 8001400:	b002      	add	sp, #8
 8001402:	bd80      	pop	{r7, pc}

08001404 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b086      	sub	sp, #24
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800140e:	2300      	movs	r3, #0
 8001410:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001412:	e147      	b.n	80016a4 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	2101      	movs	r1, #1
 800141a:	697a      	ldr	r2, [r7, #20]
 800141c:	4091      	lsls	r1, r2
 800141e:	000a      	movs	r2, r1
 8001420:	4013      	ands	r3, r2
 8001422:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d100      	bne.n	800142c <HAL_GPIO_Init+0x28>
 800142a:	e138      	b.n	800169e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	2203      	movs	r2, #3
 8001432:	4013      	ands	r3, r2
 8001434:	2b01      	cmp	r3, #1
 8001436:	d005      	beq.n	8001444 <HAL_GPIO_Init+0x40>
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	2203      	movs	r2, #3
 800143e:	4013      	ands	r3, r2
 8001440:	2b02      	cmp	r3, #2
 8001442:	d130      	bne.n	80014a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	689b      	ldr	r3, [r3, #8]
 8001448:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	005b      	lsls	r3, r3, #1
 800144e:	2203      	movs	r2, #3
 8001450:	409a      	lsls	r2, r3
 8001452:	0013      	movs	r3, r2
 8001454:	43da      	mvns	r2, r3
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	4013      	ands	r3, r2
 800145a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	68da      	ldr	r2, [r3, #12]
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	005b      	lsls	r3, r3, #1
 8001464:	409a      	lsls	r2, r3
 8001466:	0013      	movs	r3, r2
 8001468:	693a      	ldr	r2, [r7, #16]
 800146a:	4313      	orrs	r3, r2
 800146c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	693a      	ldr	r2, [r7, #16]
 8001472:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800147a:	2201      	movs	r2, #1
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	409a      	lsls	r2, r3
 8001480:	0013      	movs	r3, r2
 8001482:	43da      	mvns	r2, r3
 8001484:	693b      	ldr	r3, [r7, #16]
 8001486:	4013      	ands	r3, r2
 8001488:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	091b      	lsrs	r3, r3, #4
 8001490:	2201      	movs	r2, #1
 8001492:	401a      	ands	r2, r3
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	409a      	lsls	r2, r3
 8001498:	0013      	movs	r3, r2
 800149a:	693a      	ldr	r2, [r7, #16]
 800149c:	4313      	orrs	r3, r2
 800149e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	693a      	ldr	r2, [r7, #16]
 80014a4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	2203      	movs	r2, #3
 80014ac:	4013      	ands	r3, r2
 80014ae:	2b03      	cmp	r3, #3
 80014b0:	d017      	beq.n	80014e2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	68db      	ldr	r3, [r3, #12]
 80014b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	005b      	lsls	r3, r3, #1
 80014bc:	2203      	movs	r2, #3
 80014be:	409a      	lsls	r2, r3
 80014c0:	0013      	movs	r3, r2
 80014c2:	43da      	mvns	r2, r3
 80014c4:	693b      	ldr	r3, [r7, #16]
 80014c6:	4013      	ands	r3, r2
 80014c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	689a      	ldr	r2, [r3, #8]
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	005b      	lsls	r3, r3, #1
 80014d2:	409a      	lsls	r2, r3
 80014d4:	0013      	movs	r3, r2
 80014d6:	693a      	ldr	r2, [r7, #16]
 80014d8:	4313      	orrs	r3, r2
 80014da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	693a      	ldr	r2, [r7, #16]
 80014e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	2203      	movs	r2, #3
 80014e8:	4013      	ands	r3, r2
 80014ea:	2b02      	cmp	r3, #2
 80014ec:	d123      	bne.n	8001536 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80014ee:	697b      	ldr	r3, [r7, #20]
 80014f0:	08da      	lsrs	r2, r3, #3
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	3208      	adds	r2, #8
 80014f6:	0092      	lsls	r2, r2, #2
 80014f8:	58d3      	ldr	r3, [r2, r3]
 80014fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	2207      	movs	r2, #7
 8001500:	4013      	ands	r3, r2
 8001502:	009b      	lsls	r3, r3, #2
 8001504:	220f      	movs	r2, #15
 8001506:	409a      	lsls	r2, r3
 8001508:	0013      	movs	r3, r2
 800150a:	43da      	mvns	r2, r3
 800150c:	693b      	ldr	r3, [r7, #16]
 800150e:	4013      	ands	r3, r2
 8001510:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	691a      	ldr	r2, [r3, #16]
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	2107      	movs	r1, #7
 800151a:	400b      	ands	r3, r1
 800151c:	009b      	lsls	r3, r3, #2
 800151e:	409a      	lsls	r2, r3
 8001520:	0013      	movs	r3, r2
 8001522:	693a      	ldr	r2, [r7, #16]
 8001524:	4313      	orrs	r3, r2
 8001526:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	08da      	lsrs	r2, r3, #3
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	3208      	adds	r2, #8
 8001530:	0092      	lsls	r2, r2, #2
 8001532:	6939      	ldr	r1, [r7, #16]
 8001534:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	005b      	lsls	r3, r3, #1
 8001540:	2203      	movs	r2, #3
 8001542:	409a      	lsls	r2, r3
 8001544:	0013      	movs	r3, r2
 8001546:	43da      	mvns	r2, r3
 8001548:	693b      	ldr	r3, [r7, #16]
 800154a:	4013      	ands	r3, r2
 800154c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	2203      	movs	r2, #3
 8001554:	401a      	ands	r2, r3
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	005b      	lsls	r3, r3, #1
 800155a:	409a      	lsls	r2, r3
 800155c:	0013      	movs	r3, r2
 800155e:	693a      	ldr	r2, [r7, #16]
 8001560:	4313      	orrs	r3, r2
 8001562:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	693a      	ldr	r2, [r7, #16]
 8001568:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	685a      	ldr	r2, [r3, #4]
 800156e:	23c0      	movs	r3, #192	; 0xc0
 8001570:	029b      	lsls	r3, r3, #10
 8001572:	4013      	ands	r3, r2
 8001574:	d100      	bne.n	8001578 <HAL_GPIO_Init+0x174>
 8001576:	e092      	b.n	800169e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001578:	4a50      	ldr	r2, [pc, #320]	; (80016bc <HAL_GPIO_Init+0x2b8>)
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	089b      	lsrs	r3, r3, #2
 800157e:	3318      	adds	r3, #24
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	589b      	ldr	r3, [r3, r2]
 8001584:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	2203      	movs	r2, #3
 800158a:	4013      	ands	r3, r2
 800158c:	00db      	lsls	r3, r3, #3
 800158e:	220f      	movs	r2, #15
 8001590:	409a      	lsls	r2, r3
 8001592:	0013      	movs	r3, r2
 8001594:	43da      	mvns	r2, r3
 8001596:	693b      	ldr	r3, [r7, #16]
 8001598:	4013      	ands	r3, r2
 800159a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800159c:	687a      	ldr	r2, [r7, #4]
 800159e:	23a0      	movs	r3, #160	; 0xa0
 80015a0:	05db      	lsls	r3, r3, #23
 80015a2:	429a      	cmp	r2, r3
 80015a4:	d013      	beq.n	80015ce <HAL_GPIO_Init+0x1ca>
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	4a45      	ldr	r2, [pc, #276]	; (80016c0 <HAL_GPIO_Init+0x2bc>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d00d      	beq.n	80015ca <HAL_GPIO_Init+0x1c6>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	4a44      	ldr	r2, [pc, #272]	; (80016c4 <HAL_GPIO_Init+0x2c0>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d007      	beq.n	80015c6 <HAL_GPIO_Init+0x1c2>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	4a43      	ldr	r2, [pc, #268]	; (80016c8 <HAL_GPIO_Init+0x2c4>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d101      	bne.n	80015c2 <HAL_GPIO_Init+0x1be>
 80015be:	2303      	movs	r3, #3
 80015c0:	e006      	b.n	80015d0 <HAL_GPIO_Init+0x1cc>
 80015c2:	2305      	movs	r3, #5
 80015c4:	e004      	b.n	80015d0 <HAL_GPIO_Init+0x1cc>
 80015c6:	2302      	movs	r3, #2
 80015c8:	e002      	b.n	80015d0 <HAL_GPIO_Init+0x1cc>
 80015ca:	2301      	movs	r3, #1
 80015cc:	e000      	b.n	80015d0 <HAL_GPIO_Init+0x1cc>
 80015ce:	2300      	movs	r3, #0
 80015d0:	697a      	ldr	r2, [r7, #20]
 80015d2:	2103      	movs	r1, #3
 80015d4:	400a      	ands	r2, r1
 80015d6:	00d2      	lsls	r2, r2, #3
 80015d8:	4093      	lsls	r3, r2
 80015da:	693a      	ldr	r2, [r7, #16]
 80015dc:	4313      	orrs	r3, r2
 80015de:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80015e0:	4936      	ldr	r1, [pc, #216]	; (80016bc <HAL_GPIO_Init+0x2b8>)
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	089b      	lsrs	r3, r3, #2
 80015e6:	3318      	adds	r3, #24
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	693a      	ldr	r2, [r7, #16]
 80015ec:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80015ee:	4b33      	ldr	r3, [pc, #204]	; (80016bc <HAL_GPIO_Init+0x2b8>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	43da      	mvns	r2, r3
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	4013      	ands	r3, r2
 80015fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	685a      	ldr	r2, [r3, #4]
 8001602:	2380      	movs	r3, #128	; 0x80
 8001604:	035b      	lsls	r3, r3, #13
 8001606:	4013      	ands	r3, r2
 8001608:	d003      	beq.n	8001612 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800160a:	693a      	ldr	r2, [r7, #16]
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	4313      	orrs	r3, r2
 8001610:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001612:	4b2a      	ldr	r3, [pc, #168]	; (80016bc <HAL_GPIO_Init+0x2b8>)
 8001614:	693a      	ldr	r2, [r7, #16]
 8001616:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001618:	4b28      	ldr	r3, [pc, #160]	; (80016bc <HAL_GPIO_Init+0x2b8>)
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	43da      	mvns	r2, r3
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	4013      	ands	r3, r2
 8001626:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	685a      	ldr	r2, [r3, #4]
 800162c:	2380      	movs	r3, #128	; 0x80
 800162e:	039b      	lsls	r3, r3, #14
 8001630:	4013      	ands	r3, r2
 8001632:	d003      	beq.n	800163c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001634:	693a      	ldr	r2, [r7, #16]
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	4313      	orrs	r3, r2
 800163a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800163c:	4b1f      	ldr	r3, [pc, #124]	; (80016bc <HAL_GPIO_Init+0x2b8>)
 800163e:	693a      	ldr	r2, [r7, #16]
 8001640:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001642:	4a1e      	ldr	r2, [pc, #120]	; (80016bc <HAL_GPIO_Init+0x2b8>)
 8001644:	2384      	movs	r3, #132	; 0x84
 8001646:	58d3      	ldr	r3, [r2, r3]
 8001648:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	43da      	mvns	r2, r3
 800164e:	693b      	ldr	r3, [r7, #16]
 8001650:	4013      	ands	r3, r2
 8001652:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	685a      	ldr	r2, [r3, #4]
 8001658:	2380      	movs	r3, #128	; 0x80
 800165a:	029b      	lsls	r3, r3, #10
 800165c:	4013      	ands	r3, r2
 800165e:	d003      	beq.n	8001668 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001660:	693a      	ldr	r2, [r7, #16]
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	4313      	orrs	r3, r2
 8001666:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001668:	4914      	ldr	r1, [pc, #80]	; (80016bc <HAL_GPIO_Init+0x2b8>)
 800166a:	2284      	movs	r2, #132	; 0x84
 800166c:	693b      	ldr	r3, [r7, #16]
 800166e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001670:	4a12      	ldr	r2, [pc, #72]	; (80016bc <HAL_GPIO_Init+0x2b8>)
 8001672:	2380      	movs	r3, #128	; 0x80
 8001674:	58d3      	ldr	r3, [r2, r3]
 8001676:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	43da      	mvns	r2, r3
 800167c:	693b      	ldr	r3, [r7, #16]
 800167e:	4013      	ands	r3, r2
 8001680:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	685a      	ldr	r2, [r3, #4]
 8001686:	2380      	movs	r3, #128	; 0x80
 8001688:	025b      	lsls	r3, r3, #9
 800168a:	4013      	ands	r3, r2
 800168c:	d003      	beq.n	8001696 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800168e:	693a      	ldr	r2, [r7, #16]
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	4313      	orrs	r3, r2
 8001694:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001696:	4909      	ldr	r1, [pc, #36]	; (80016bc <HAL_GPIO_Init+0x2b8>)
 8001698:	2280      	movs	r2, #128	; 0x80
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800169e:	697b      	ldr	r3, [r7, #20]
 80016a0:	3301      	adds	r3, #1
 80016a2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	681a      	ldr	r2, [r3, #0]
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	40da      	lsrs	r2, r3
 80016ac:	1e13      	subs	r3, r2, #0
 80016ae:	d000      	beq.n	80016b2 <HAL_GPIO_Init+0x2ae>
 80016b0:	e6b0      	b.n	8001414 <HAL_GPIO_Init+0x10>
  }
}
 80016b2:	46c0      	nop			; (mov r8, r8)
 80016b4:	46c0      	nop			; (mov r8, r8)
 80016b6:	46bd      	mov	sp, r7
 80016b8:	b006      	add	sp, #24
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	40021800 	.word	0x40021800
 80016c0:	50000400 	.word	0x50000400
 80016c4:	50000800 	.word	0x50000800
 80016c8:	50000c00 	.word	0x50000c00

080016cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
 80016d4:	0008      	movs	r0, r1
 80016d6:	0011      	movs	r1, r2
 80016d8:	1cbb      	adds	r3, r7, #2
 80016da:	1c02      	adds	r2, r0, #0
 80016dc:	801a      	strh	r2, [r3, #0]
 80016de:	1c7b      	adds	r3, r7, #1
 80016e0:	1c0a      	adds	r2, r1, #0
 80016e2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016e4:	1c7b      	adds	r3, r7, #1
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d004      	beq.n	80016f6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80016ec:	1cbb      	adds	r3, r7, #2
 80016ee:	881a      	ldrh	r2, [r3, #0]
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80016f4:	e003      	b.n	80016fe <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80016f6:	1cbb      	adds	r3, r7, #2
 80016f8:	881a      	ldrh	r2, [r3, #0]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	629a      	str	r2, [r3, #40]	; 0x28
}
 80016fe:	46c0      	nop			; (mov r8, r8)
 8001700:	46bd      	mov	sp, r7
 8001702:	b002      	add	sp, #8
 8001704:	bd80      	pop	{r7, pc}
	...

08001708 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d101      	bne.n	800171a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001716:	2301      	movs	r3, #1
 8001718:	e082      	b.n	8001820 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2241      	movs	r2, #65	; 0x41
 800171e:	5c9b      	ldrb	r3, [r3, r2]
 8001720:	b2db      	uxtb	r3, r3
 8001722:	2b00      	cmp	r3, #0
 8001724:	d107      	bne.n	8001736 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	2240      	movs	r2, #64	; 0x40
 800172a:	2100      	movs	r1, #0
 800172c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	0018      	movs	r0, r3
 8001732:	f7ff fa7b 	bl	8000c2c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	2241      	movs	r2, #65	; 0x41
 800173a:	2124      	movs	r1, #36	; 0x24
 800173c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	681a      	ldr	r2, [r3, #0]
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	2101      	movs	r1, #1
 800174a:	438a      	bics	r2, r1
 800174c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	685a      	ldr	r2, [r3, #4]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4934      	ldr	r1, [pc, #208]	; (8001828 <HAL_I2C_Init+0x120>)
 8001758:	400a      	ands	r2, r1
 800175a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	689a      	ldr	r2, [r3, #8]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4931      	ldr	r1, [pc, #196]	; (800182c <HAL_I2C_Init+0x124>)
 8001768:	400a      	ands	r2, r1
 800176a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	68db      	ldr	r3, [r3, #12]
 8001770:	2b01      	cmp	r3, #1
 8001772:	d108      	bne.n	8001786 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	689a      	ldr	r2, [r3, #8]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	2180      	movs	r1, #128	; 0x80
 800177e:	0209      	lsls	r1, r1, #8
 8001780:	430a      	orrs	r2, r1
 8001782:	609a      	str	r2, [r3, #8]
 8001784:	e007      	b.n	8001796 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	689a      	ldr	r2, [r3, #8]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	2184      	movs	r1, #132	; 0x84
 8001790:	0209      	lsls	r1, r1, #8
 8001792:	430a      	orrs	r2, r1
 8001794:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	68db      	ldr	r3, [r3, #12]
 800179a:	2b02      	cmp	r3, #2
 800179c:	d104      	bne.n	80017a8 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	2280      	movs	r2, #128	; 0x80
 80017a4:	0112      	lsls	r2, r2, #4
 80017a6:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	685a      	ldr	r2, [r3, #4]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	491f      	ldr	r1, [pc, #124]	; (8001830 <HAL_I2C_Init+0x128>)
 80017b4:	430a      	orrs	r2, r1
 80017b6:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	68da      	ldr	r2, [r3, #12]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	491a      	ldr	r1, [pc, #104]	; (800182c <HAL_I2C_Init+0x124>)
 80017c4:	400a      	ands	r2, r1
 80017c6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	691a      	ldr	r2, [r3, #16]
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	695b      	ldr	r3, [r3, #20]
 80017d0:	431a      	orrs	r2, r3
 80017d2:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	699b      	ldr	r3, [r3, #24]
 80017d8:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	430a      	orrs	r2, r1
 80017e0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	69d9      	ldr	r1, [r3, #28]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6a1a      	ldr	r2, [r3, #32]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	430a      	orrs	r2, r1
 80017f0:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	2101      	movs	r1, #1
 80017fe:	430a      	orrs	r2, r1
 8001800:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	2200      	movs	r2, #0
 8001806:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2241      	movs	r2, #65	; 0x41
 800180c:	2120      	movs	r1, #32
 800180e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2200      	movs	r2, #0
 8001814:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2242      	movs	r2, #66	; 0x42
 800181a:	2100      	movs	r1, #0
 800181c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800181e:	2300      	movs	r3, #0
}
 8001820:	0018      	movs	r0, r3
 8001822:	46bd      	mov	sp, r7
 8001824:	b002      	add	sp, #8
 8001826:	bd80      	pop	{r7, pc}
 8001828:	f0ffffff 	.word	0xf0ffffff
 800182c:	ffff7fff 	.word	0xffff7fff
 8001830:	02008000 	.word	0x02008000

08001834 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001834:	b590      	push	{r4, r7, lr}
 8001836:	b089      	sub	sp, #36	; 0x24
 8001838:	af02      	add	r7, sp, #8
 800183a:	60f8      	str	r0, [r7, #12]
 800183c:	0008      	movs	r0, r1
 800183e:	607a      	str	r2, [r7, #4]
 8001840:	0019      	movs	r1, r3
 8001842:	230a      	movs	r3, #10
 8001844:	18fb      	adds	r3, r7, r3
 8001846:	1c02      	adds	r2, r0, #0
 8001848:	801a      	strh	r2, [r3, #0]
 800184a:	2308      	movs	r3, #8
 800184c:	18fb      	adds	r3, r7, r3
 800184e:	1c0a      	adds	r2, r1, #0
 8001850:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	2241      	movs	r2, #65	; 0x41
 8001856:	5c9b      	ldrb	r3, [r3, r2]
 8001858:	b2db      	uxtb	r3, r3
 800185a:	2b20      	cmp	r3, #32
 800185c:	d000      	beq.n	8001860 <HAL_I2C_Master_Transmit+0x2c>
 800185e:	e0e7      	b.n	8001a30 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	2240      	movs	r2, #64	; 0x40
 8001864:	5c9b      	ldrb	r3, [r3, r2]
 8001866:	2b01      	cmp	r3, #1
 8001868:	d101      	bne.n	800186e <HAL_I2C_Master_Transmit+0x3a>
 800186a:	2302      	movs	r3, #2
 800186c:	e0e1      	b.n	8001a32 <HAL_I2C_Master_Transmit+0x1fe>
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	2240      	movs	r2, #64	; 0x40
 8001872:	2101      	movs	r1, #1
 8001874:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001876:	f7ff fc43 	bl	8001100 <HAL_GetTick>
 800187a:	0003      	movs	r3, r0
 800187c:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800187e:	2380      	movs	r3, #128	; 0x80
 8001880:	0219      	lsls	r1, r3, #8
 8001882:	68f8      	ldr	r0, [r7, #12]
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	9300      	str	r3, [sp, #0]
 8001888:	2319      	movs	r3, #25
 800188a:	2201      	movs	r2, #1
 800188c:	f000 fe76 	bl	800257c <I2C_WaitOnFlagUntilTimeout>
 8001890:	1e03      	subs	r3, r0, #0
 8001892:	d001      	beq.n	8001898 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8001894:	2301      	movs	r3, #1
 8001896:	e0cc      	b.n	8001a32 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	2241      	movs	r2, #65	; 0x41
 800189c:	2121      	movs	r1, #33	; 0x21
 800189e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	2242      	movs	r2, #66	; 0x42
 80018a4:	2110      	movs	r1, #16
 80018a6:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	2200      	movs	r2, #0
 80018ac:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	687a      	ldr	r2, [r7, #4]
 80018b2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	2208      	movs	r2, #8
 80018b8:	18ba      	adds	r2, r7, r2
 80018ba:	8812      	ldrh	r2, [r2, #0]
 80018bc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	2200      	movs	r2, #0
 80018c2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018c8:	b29b      	uxth	r3, r3
 80018ca:	2bff      	cmp	r3, #255	; 0xff
 80018cc:	d911      	bls.n	80018f2 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	22ff      	movs	r2, #255	; 0xff
 80018d2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018d8:	b2da      	uxtb	r2, r3
 80018da:	2380      	movs	r3, #128	; 0x80
 80018dc:	045c      	lsls	r4, r3, #17
 80018de:	230a      	movs	r3, #10
 80018e0:	18fb      	adds	r3, r7, r3
 80018e2:	8819      	ldrh	r1, [r3, #0]
 80018e4:	68f8      	ldr	r0, [r7, #12]
 80018e6:	4b55      	ldr	r3, [pc, #340]	; (8001a3c <HAL_I2C_Master_Transmit+0x208>)
 80018e8:	9300      	str	r3, [sp, #0]
 80018ea:	0023      	movs	r3, r4
 80018ec:	f001 f800 	bl	80028f0 <I2C_TransferConfig>
 80018f0:	e075      	b.n	80019de <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018f6:	b29a      	uxth	r2, r3
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001900:	b2da      	uxtb	r2, r3
 8001902:	2380      	movs	r3, #128	; 0x80
 8001904:	049c      	lsls	r4, r3, #18
 8001906:	230a      	movs	r3, #10
 8001908:	18fb      	adds	r3, r7, r3
 800190a:	8819      	ldrh	r1, [r3, #0]
 800190c:	68f8      	ldr	r0, [r7, #12]
 800190e:	4b4b      	ldr	r3, [pc, #300]	; (8001a3c <HAL_I2C_Master_Transmit+0x208>)
 8001910:	9300      	str	r3, [sp, #0]
 8001912:	0023      	movs	r3, r4
 8001914:	f000 ffec 	bl	80028f0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001918:	e061      	b.n	80019de <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800191a:	697a      	ldr	r2, [r7, #20]
 800191c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	0018      	movs	r0, r3
 8001922:	f000 fe6a 	bl	80025fa <I2C_WaitOnTXISFlagUntilTimeout>
 8001926:	1e03      	subs	r3, r0, #0
 8001928:	d001      	beq.n	800192e <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 800192a:	2301      	movs	r3, #1
 800192c:	e081      	b.n	8001a32 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001932:	781a      	ldrb	r2, [r3, #0]
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800193e:	1c5a      	adds	r2, r3, #1
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001948:	b29b      	uxth	r3, r3
 800194a:	3b01      	subs	r3, #1
 800194c:	b29a      	uxth	r2, r3
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001956:	3b01      	subs	r3, #1
 8001958:	b29a      	uxth	r2, r3
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001962:	b29b      	uxth	r3, r3
 8001964:	2b00      	cmp	r3, #0
 8001966:	d03a      	beq.n	80019de <HAL_I2C_Master_Transmit+0x1aa>
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800196c:	2b00      	cmp	r3, #0
 800196e:	d136      	bne.n	80019de <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001970:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001972:	68f8      	ldr	r0, [r7, #12]
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	9300      	str	r3, [sp, #0]
 8001978:	0013      	movs	r3, r2
 800197a:	2200      	movs	r2, #0
 800197c:	2180      	movs	r1, #128	; 0x80
 800197e:	f000 fdfd 	bl	800257c <I2C_WaitOnFlagUntilTimeout>
 8001982:	1e03      	subs	r3, r0, #0
 8001984:	d001      	beq.n	800198a <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 8001986:	2301      	movs	r3, #1
 8001988:	e053      	b.n	8001a32 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800198e:	b29b      	uxth	r3, r3
 8001990:	2bff      	cmp	r3, #255	; 0xff
 8001992:	d911      	bls.n	80019b8 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	22ff      	movs	r2, #255	; 0xff
 8001998:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800199e:	b2da      	uxtb	r2, r3
 80019a0:	2380      	movs	r3, #128	; 0x80
 80019a2:	045c      	lsls	r4, r3, #17
 80019a4:	230a      	movs	r3, #10
 80019a6:	18fb      	adds	r3, r7, r3
 80019a8:	8819      	ldrh	r1, [r3, #0]
 80019aa:	68f8      	ldr	r0, [r7, #12]
 80019ac:	2300      	movs	r3, #0
 80019ae:	9300      	str	r3, [sp, #0]
 80019b0:	0023      	movs	r3, r4
 80019b2:	f000 ff9d 	bl	80028f0 <I2C_TransferConfig>
 80019b6:	e012      	b.n	80019de <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019bc:	b29a      	uxth	r2, r3
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019c6:	b2da      	uxtb	r2, r3
 80019c8:	2380      	movs	r3, #128	; 0x80
 80019ca:	049c      	lsls	r4, r3, #18
 80019cc:	230a      	movs	r3, #10
 80019ce:	18fb      	adds	r3, r7, r3
 80019d0:	8819      	ldrh	r1, [r3, #0]
 80019d2:	68f8      	ldr	r0, [r7, #12]
 80019d4:	2300      	movs	r3, #0
 80019d6:	9300      	str	r3, [sp, #0]
 80019d8:	0023      	movs	r3, r4
 80019da:	f000 ff89 	bl	80028f0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019e2:	b29b      	uxth	r3, r3
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d198      	bne.n	800191a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80019e8:	697a      	ldr	r2, [r7, #20]
 80019ea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	0018      	movs	r0, r3
 80019f0:	f000 fe42 	bl	8002678 <I2C_WaitOnSTOPFlagUntilTimeout>
 80019f4:	1e03      	subs	r3, r0, #0
 80019f6:	d001      	beq.n	80019fc <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
 80019fa:	e01a      	b.n	8001a32 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	2220      	movs	r2, #32
 8001a02:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	685a      	ldr	r2, [r3, #4]
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	490c      	ldr	r1, [pc, #48]	; (8001a40 <HAL_I2C_Master_Transmit+0x20c>)
 8001a10:	400a      	ands	r2, r1
 8001a12:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	2241      	movs	r2, #65	; 0x41
 8001a18:	2120      	movs	r1, #32
 8001a1a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	2242      	movs	r2, #66	; 0x42
 8001a20:	2100      	movs	r1, #0
 8001a22:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	2240      	movs	r2, #64	; 0x40
 8001a28:	2100      	movs	r1, #0
 8001a2a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	e000      	b.n	8001a32 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8001a30:	2302      	movs	r3, #2
  }
}
 8001a32:	0018      	movs	r0, r3
 8001a34:	46bd      	mov	sp, r7
 8001a36:	b007      	add	sp, #28
 8001a38:	bd90      	pop	{r4, r7, pc}
 8001a3a:	46c0      	nop			; (mov r8, r8)
 8001a3c:	80002000 	.word	0x80002000
 8001a40:	fe00e800 	.word	0xfe00e800

08001a44 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b084      	sub	sp, #16
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	699b      	ldr	r3, [r3, #24]
 8001a52:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d005      	beq.n	8001a70 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a68:	68ba      	ldr	r2, [r7, #8]
 8001a6a:	68f9      	ldr	r1, [r7, #12]
 8001a6c:	6878      	ldr	r0, [r7, #4]
 8001a6e:	4798      	blx	r3
  }
}
 8001a70:	46c0      	nop			; (mov r8, r8)
 8001a72:	46bd      	mov	sp, r7
 8001a74:	b004      	add	sp, #16
 8001a76:	bd80      	pop	{r7, pc}

08001a78 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b086      	sub	sp, #24
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	699b      	ldr	r3, [r3, #24]
 8001a86:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	0a1b      	lsrs	r3, r3, #8
 8001a94:	001a      	movs	r2, r3
 8001a96:	2301      	movs	r3, #1
 8001a98:	4013      	ands	r3, r2
 8001a9a:	d010      	beq.n	8001abe <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	09db      	lsrs	r3, r3, #7
 8001aa0:	001a      	movs	r2, r3
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8001aa6:	d00a      	beq.n	8001abe <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aac:	2201      	movs	r2, #1
 8001aae:	431a      	orrs	r2, r3
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	2280      	movs	r2, #128	; 0x80
 8001aba:	0052      	lsls	r2, r2, #1
 8001abc:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8001abe:	697b      	ldr	r3, [r7, #20]
 8001ac0:	0a9b      	lsrs	r3, r3, #10
 8001ac2:	001a      	movs	r2, r3
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	d010      	beq.n	8001aec <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	09db      	lsrs	r3, r3, #7
 8001ace:	001a      	movs	r2, r3
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8001ad4:	d00a      	beq.n	8001aec <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ada:	2208      	movs	r2, #8
 8001adc:	431a      	orrs	r2, r3
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	2280      	movs	r2, #128	; 0x80
 8001ae8:	00d2      	lsls	r2, r2, #3
 8001aea:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	0a5b      	lsrs	r3, r3, #9
 8001af0:	001a      	movs	r2, r3
 8001af2:	2301      	movs	r3, #1
 8001af4:	4013      	ands	r3, r2
 8001af6:	d010      	beq.n	8001b1a <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	09db      	lsrs	r3, r3, #7
 8001afc:	001a      	movs	r2, r3
 8001afe:	2301      	movs	r3, #1
 8001b00:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8001b02:	d00a      	beq.n	8001b1a <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b08:	2202      	movs	r2, #2
 8001b0a:	431a      	orrs	r2, r3
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	2280      	movs	r2, #128	; 0x80
 8001b16:	0092      	lsls	r2, r2, #2
 8001b18:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b1e:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	220b      	movs	r2, #11
 8001b24:	4013      	ands	r3, r2
 8001b26:	d005      	beq.n	8001b34 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 8001b28:	68fa      	ldr	r2, [r7, #12]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	0011      	movs	r1, r2
 8001b2e:	0018      	movs	r0, r3
 8001b30:	f000 fbd8 	bl	80022e4 <I2C_ITError>
  }
}
 8001b34:	46c0      	nop			; (mov r8, r8)
 8001b36:	46bd      	mov	sp, r7
 8001b38:	b006      	add	sp, #24
 8001b3a:	bd80      	pop	{r7, pc}

08001b3c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8001b44:	46c0      	nop			; (mov r8, r8)
 8001b46:	46bd      	mov	sp, r7
 8001b48:	b002      	add	sp, #8
 8001b4a:	bd80      	pop	{r7, pc}

08001b4c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8001b54:	46c0      	nop			; (mov r8, r8)
 8001b56:	46bd      	mov	sp, r7
 8001b58:	b002      	add	sp, #8
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
 8001b64:	0008      	movs	r0, r1
 8001b66:	0011      	movs	r1, r2
 8001b68:	1cfb      	adds	r3, r7, #3
 8001b6a:	1c02      	adds	r2, r0, #0
 8001b6c:	701a      	strb	r2, [r3, #0]
 8001b6e:	003b      	movs	r3, r7
 8001b70:	1c0a      	adds	r2, r1, #0
 8001b72:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8001b74:	46c0      	nop			; (mov r8, r8)
 8001b76:	46bd      	mov	sp, r7
 8001b78:	b002      	add	sp, #8
 8001b7a:	bd80      	pop	{r7, pc}

08001b7c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b082      	sub	sp, #8
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8001b84:	46c0      	nop			; (mov r8, r8)
 8001b86:	46bd      	mov	sp, r7
 8001b88:	b002      	add	sp, #8
 8001b8a:	bd80      	pop	{r7, pc}

08001b8c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b082      	sub	sp, #8
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8001b94:	46c0      	nop			; (mov r8, r8)
 8001b96:	46bd      	mov	sp, r7
 8001b98:	b002      	add	sp, #8
 8001b9a:	bd80      	pop	{r7, pc}

08001b9c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8001ba4:	46c0      	nop			; (mov r8, r8)
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	b002      	add	sp, #8
 8001baa:	bd80      	pop	{r7, pc}

08001bac <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b086      	sub	sp, #24
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	60f8      	str	r0, [r7, #12]
 8001bb4:	60b9      	str	r1, [r7, #8]
 8001bb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bbc:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8001bbe:	68bb      	ldr	r3, [r7, #8]
 8001bc0:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	2240      	movs	r2, #64	; 0x40
 8001bc6:	5c9b      	ldrb	r3, [r3, r2]
 8001bc8:	2b01      	cmp	r3, #1
 8001bca:	d101      	bne.n	8001bd0 <I2C_Slave_ISR_IT+0x24>
 8001bcc:	2302      	movs	r3, #2
 8001bce:	e0fa      	b.n	8001dc6 <I2C_Slave_ISR_IT+0x21a>
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	2240      	movs	r2, #64	; 0x40
 8001bd4:	2101      	movs	r1, #1
 8001bd6:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	095b      	lsrs	r3, r3, #5
 8001bdc:	001a      	movs	r2, r3
 8001bde:	2301      	movs	r3, #1
 8001be0:	4013      	ands	r3, r2
 8001be2:	d00b      	beq.n	8001bfc <I2C_Slave_ISR_IT+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	095b      	lsrs	r3, r3, #5
 8001be8:	001a      	movs	r2, r3
 8001bea:	2301      	movs	r3, #1
 8001bec:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8001bee:	d005      	beq.n	8001bfc <I2C_Slave_ISR_IT+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8001bf0:	693a      	ldr	r2, [r7, #16]
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	0011      	movs	r1, r2
 8001bf6:	0018      	movs	r0, r3
 8001bf8:	f000 f9f6 	bl	8001fe8 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	091b      	lsrs	r3, r3, #4
 8001c00:	001a      	movs	r2, r3
 8001c02:	2301      	movs	r3, #1
 8001c04:	4013      	ands	r3, r2
 8001c06:	d054      	beq.n	8001cb2 <I2C_Slave_ISR_IT+0x106>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	091b      	lsrs	r3, r3, #4
 8001c0c:	001a      	movs	r2, r3
 8001c0e:	2301      	movs	r3, #1
 8001c10:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8001c12:	d04e      	beq.n	8001cb2 <I2C_Slave_ISR_IT+0x106>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c18:	b29b      	uxth	r3, r3
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d12d      	bne.n	8001c7a <I2C_Slave_ISR_IT+0xce>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	2241      	movs	r2, #65	; 0x41
 8001c22:	5c9b      	ldrb	r3, [r3, r2]
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	2b28      	cmp	r3, #40	; 0x28
 8001c28:	d10b      	bne.n	8001c42 <I2C_Slave_ISR_IT+0x96>
 8001c2a:	697a      	ldr	r2, [r7, #20]
 8001c2c:	2380      	movs	r3, #128	; 0x80
 8001c2e:	049b      	lsls	r3, r3, #18
 8001c30:	429a      	cmp	r2, r3
 8001c32:	d106      	bne.n	8001c42 <I2C_Slave_ISR_IT+0x96>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8001c34:	693a      	ldr	r2, [r7, #16]
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	0011      	movs	r1, r2
 8001c3a:	0018      	movs	r0, r3
 8001c3c:	f000 faf8 	bl	8002230 <I2C_ITListenCplt>
 8001c40:	e036      	b.n	8001cb0 <I2C_Slave_ISR_IT+0x104>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	2241      	movs	r2, #65	; 0x41
 8001c46:	5c9b      	ldrb	r3, [r3, r2]
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	2b29      	cmp	r3, #41	; 0x29
 8001c4c:	d110      	bne.n	8001c70 <I2C_Slave_ISR_IT+0xc4>
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	4a5f      	ldr	r2, [pc, #380]	; (8001dd0 <I2C_Slave_ISR_IT+0x224>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d00c      	beq.n	8001c70 <I2C_Slave_ISR_IT+0xc4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	2210      	movs	r2, #16
 8001c5c:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	0018      	movs	r0, r3
 8001c62:	f000 fc4a 	bl	80024fa <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	0018      	movs	r0, r3
 8001c6a:	f000 f957 	bl	8001f1c <I2C_ITSlaveSeqCplt>
 8001c6e:	e01f      	b.n	8001cb0 <I2C_Slave_ISR_IT+0x104>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	2210      	movs	r2, #16
 8001c76:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8001c78:	e09d      	b.n	8001db6 <I2C_Slave_ISR_IT+0x20a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	2210      	movs	r2, #16
 8001c80:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c86:	2204      	movs	r2, #4
 8001c88:	431a      	orrs	r2, r3
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8001c8e:	697b      	ldr	r3, [r7, #20]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d005      	beq.n	8001ca0 <I2C_Slave_ISR_IT+0xf4>
 8001c94:	697a      	ldr	r2, [r7, #20]
 8001c96:	2380      	movs	r3, #128	; 0x80
 8001c98:	045b      	lsls	r3, r3, #17
 8001c9a:	429a      	cmp	r2, r3
 8001c9c:	d000      	beq.n	8001ca0 <I2C_Slave_ISR_IT+0xf4>
 8001c9e:	e08a      	b.n	8001db6 <I2C_Slave_ISR_IT+0x20a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	0011      	movs	r1, r2
 8001ca8:	0018      	movs	r0, r3
 8001caa:	f000 fb1b 	bl	80022e4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8001cae:	e082      	b.n	8001db6 <I2C_Slave_ISR_IT+0x20a>
 8001cb0:	e081      	b.n	8001db6 <I2C_Slave_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8001cb2:	693b      	ldr	r3, [r7, #16]
 8001cb4:	089b      	lsrs	r3, r3, #2
 8001cb6:	001a      	movs	r2, r3
 8001cb8:	2301      	movs	r3, #1
 8001cba:	4013      	ands	r3, r2
 8001cbc:	d031      	beq.n	8001d22 <I2C_Slave_ISR_IT+0x176>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	089b      	lsrs	r3, r3, #2
 8001cc2:	001a      	movs	r2, r3
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8001cc8:	d02b      	beq.n	8001d22 <I2C_Slave_ISR_IT+0x176>
  {
    if (hi2c->XferCount > 0U)
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001cce:	b29b      	uxth	r3, r3
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d018      	beq.n	8001d06 <I2C_Slave_ISR_IT+0x15a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cde:	b2d2      	uxtb	r2, r2
 8001ce0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ce6:	1c5a      	adds	r2, r3, #1
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001cf0:	3b01      	subs	r3, #1
 8001cf2:	b29a      	uxth	r2, r3
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001cfc:	b29b      	uxth	r3, r3
 8001cfe:	3b01      	subs	r3, #1
 8001d00:	b29a      	uxth	r2, r3
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d0a:	b29b      	uxth	r3, r3
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d154      	bne.n	8001dba <I2C_Slave_ISR_IT+0x20e>
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	4a2f      	ldr	r2, [pc, #188]	; (8001dd0 <I2C_Slave_ISR_IT+0x224>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d050      	beq.n	8001dba <I2C_Slave_ISR_IT+0x20e>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	0018      	movs	r0, r3
 8001d1c:	f000 f8fe 	bl	8001f1c <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8001d20:	e04b      	b.n	8001dba <I2C_Slave_ISR_IT+0x20e>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	08db      	lsrs	r3, r3, #3
 8001d26:	001a      	movs	r2, r3
 8001d28:	2301      	movs	r3, #1
 8001d2a:	4013      	ands	r3, r2
 8001d2c:	d00c      	beq.n	8001d48 <I2C_Slave_ISR_IT+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	08db      	lsrs	r3, r3, #3
 8001d32:	001a      	movs	r2, r3
 8001d34:	2301      	movs	r3, #1
 8001d36:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8001d38:	d006      	beq.n	8001d48 <I2C_Slave_ISR_IT+0x19c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8001d3a:	693a      	ldr	r2, [r7, #16]
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	0011      	movs	r1, r2
 8001d40:	0018      	movs	r0, r3
 8001d42:	f000 f847 	bl	8001dd4 <I2C_ITAddrCplt>
 8001d46:	e039      	b.n	8001dbc <I2C_Slave_ISR_IT+0x210>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8001d48:	693b      	ldr	r3, [r7, #16]
 8001d4a:	085b      	lsrs	r3, r3, #1
 8001d4c:	001a      	movs	r2, r3
 8001d4e:	2301      	movs	r3, #1
 8001d50:	4013      	ands	r3, r2
 8001d52:	d033      	beq.n	8001dbc <I2C_Slave_ISR_IT+0x210>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	085b      	lsrs	r3, r3, #1
 8001d58:	001a      	movs	r2, r3
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8001d5e:	d02d      	beq.n	8001dbc <I2C_Slave_ISR_IT+0x210>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d64:	b29b      	uxth	r3, r3
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d018      	beq.n	8001d9c <I2C_Slave_ISR_IT+0x1f0>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d6e:	781a      	ldrb	r2, [r3, #0]
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d7a:	1c5a      	adds	r2, r3, #1
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d84:	b29b      	uxth	r3, r3
 8001d86:	3b01      	subs	r3, #1
 8001d88:	b29a      	uxth	r2, r3
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d92:	3b01      	subs	r3, #1
 8001d94:	b29a      	uxth	r2, r3
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	851a      	strh	r2, [r3, #40]	; 0x28
 8001d9a:	e00f      	b.n	8001dbc <I2C_Slave_ISR_IT+0x210>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8001d9c:	697a      	ldr	r2, [r7, #20]
 8001d9e:	2380      	movs	r3, #128	; 0x80
 8001da0:	045b      	lsls	r3, r3, #17
 8001da2:	429a      	cmp	r2, r3
 8001da4:	d002      	beq.n	8001dac <I2C_Slave_ISR_IT+0x200>
 8001da6:	697b      	ldr	r3, [r7, #20]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d107      	bne.n	8001dbc <I2C_Slave_ISR_IT+0x210>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	0018      	movs	r0, r3
 8001db0:	f000 f8b4 	bl	8001f1c <I2C_ITSlaveSeqCplt>
 8001db4:	e002      	b.n	8001dbc <I2C_Slave_ISR_IT+0x210>
    if (hi2c->XferCount == 0U)
 8001db6:	46c0      	nop			; (mov r8, r8)
 8001db8:	e000      	b.n	8001dbc <I2C_Slave_ISR_IT+0x210>
    if ((hi2c->XferCount == 0U) && \
 8001dba:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	2240      	movs	r2, #64	; 0x40
 8001dc0:	2100      	movs	r1, #0
 8001dc2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001dc4:	2300      	movs	r3, #0
}
 8001dc6:	0018      	movs	r0, r3
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	b006      	add	sp, #24
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	46c0      	nop			; (mov r8, r8)
 8001dd0:	ffff0000 	.word	0xffff0000

08001dd4 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8001dd4:	b5b0      	push	{r4, r5, r7, lr}
 8001dd6:	b084      	sub	sp, #16
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
 8001ddc:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2241      	movs	r2, #65	; 0x41
 8001de2:	5c9b      	ldrb	r3, [r3, r2]
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	001a      	movs	r2, r3
 8001de8:	2328      	movs	r3, #40	; 0x28
 8001dea:	4013      	ands	r3, r2
 8001dec:	2b28      	cmp	r3, #40	; 0x28
 8001dee:	d000      	beq.n	8001df2 <I2C_ITAddrCplt+0x1e>
 8001df0:	e088      	b.n	8001f04 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	699b      	ldr	r3, [r3, #24]
 8001df8:	0c1b      	lsrs	r3, r3, #16
 8001dfa:	b2da      	uxtb	r2, r3
 8001dfc:	250f      	movs	r5, #15
 8001dfe:	197b      	adds	r3, r7, r5
 8001e00:	2101      	movs	r1, #1
 8001e02:	400a      	ands	r2, r1
 8001e04:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	699b      	ldr	r3, [r3, #24]
 8001e0c:	0c1b      	lsrs	r3, r3, #16
 8001e0e:	b29a      	uxth	r2, r3
 8001e10:	200c      	movs	r0, #12
 8001e12:	183b      	adds	r3, r7, r0
 8001e14:	21fe      	movs	r1, #254	; 0xfe
 8001e16:	400a      	ands	r2, r1
 8001e18:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	689b      	ldr	r3, [r3, #8]
 8001e20:	b29a      	uxth	r2, r3
 8001e22:	240a      	movs	r4, #10
 8001e24:	193b      	adds	r3, r7, r4
 8001e26:	0592      	lsls	r2, r2, #22
 8001e28:	0d92      	lsrs	r2, r2, #22
 8001e2a:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	68db      	ldr	r3, [r3, #12]
 8001e32:	b29a      	uxth	r2, r3
 8001e34:	2308      	movs	r3, #8
 8001e36:	18fb      	adds	r3, r7, r3
 8001e38:	21fe      	movs	r1, #254	; 0xfe
 8001e3a:	400a      	ands	r2, r1
 8001e3c:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	68db      	ldr	r3, [r3, #12]
 8001e42:	2b02      	cmp	r3, #2
 8001e44:	d148      	bne.n	8001ed8 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8001e46:	0021      	movs	r1, r4
 8001e48:	187b      	adds	r3, r7, r1
 8001e4a:	881b      	ldrh	r3, [r3, #0]
 8001e4c:	09db      	lsrs	r3, r3, #7
 8001e4e:	b29a      	uxth	r2, r3
 8001e50:	183b      	adds	r3, r7, r0
 8001e52:	881b      	ldrh	r3, [r3, #0]
 8001e54:	4053      	eors	r3, r2
 8001e56:	b29b      	uxth	r3, r3
 8001e58:	001a      	movs	r2, r3
 8001e5a:	2306      	movs	r3, #6
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	d120      	bne.n	8001ea2 <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8001e60:	183b      	adds	r3, r7, r0
 8001e62:	187a      	adds	r2, r7, r1
 8001e64:	8812      	ldrh	r2, [r2, #0]
 8001e66:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e6c:	1c5a      	adds	r2, r3, #1
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e76:	2b02      	cmp	r3, #2
 8001e78:	d14c      	bne.n	8001f14 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	2208      	movs	r2, #8
 8001e86:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2240      	movs	r2, #64	; 0x40
 8001e8c:	2100      	movs	r1, #0
 8001e8e:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8001e90:	183b      	adds	r3, r7, r0
 8001e92:	881a      	ldrh	r2, [r3, #0]
 8001e94:	197b      	adds	r3, r7, r5
 8001e96:	7819      	ldrb	r1, [r3, #0]
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	0018      	movs	r0, r3
 8001e9c:	f7ff fe5e 	bl	8001b5c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8001ea0:	e038      	b.n	8001f14 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8001ea2:	240c      	movs	r4, #12
 8001ea4:	193b      	adds	r3, r7, r4
 8001ea6:	2208      	movs	r2, #8
 8001ea8:	18ba      	adds	r2, r7, r2
 8001eaa:	8812      	ldrh	r2, [r2, #0]
 8001eac:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8001eae:	2380      	movs	r3, #128	; 0x80
 8001eb0:	021a      	lsls	r2, r3, #8
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	0011      	movs	r1, r2
 8001eb6:	0018      	movs	r0, r3
 8001eb8:	f000 fd54 	bl	8002964 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2240      	movs	r2, #64	; 0x40
 8001ec0:	2100      	movs	r1, #0
 8001ec2:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8001ec4:	193b      	adds	r3, r7, r4
 8001ec6:	881a      	ldrh	r2, [r3, #0]
 8001ec8:	230f      	movs	r3, #15
 8001eca:	18fb      	adds	r3, r7, r3
 8001ecc:	7819      	ldrb	r1, [r3, #0]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	0018      	movs	r0, r3
 8001ed2:	f7ff fe43 	bl	8001b5c <HAL_I2C_AddrCallback>
}
 8001ed6:	e01d      	b.n	8001f14 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8001ed8:	2380      	movs	r3, #128	; 0x80
 8001eda:	021a      	lsls	r2, r3, #8
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	0011      	movs	r1, r2
 8001ee0:	0018      	movs	r0, r3
 8001ee2:	f000 fd3f 	bl	8002964 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2240      	movs	r2, #64	; 0x40
 8001eea:	2100      	movs	r1, #0
 8001eec:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8001eee:	230c      	movs	r3, #12
 8001ef0:	18fb      	adds	r3, r7, r3
 8001ef2:	881a      	ldrh	r2, [r3, #0]
 8001ef4:	230f      	movs	r3, #15
 8001ef6:	18fb      	adds	r3, r7, r3
 8001ef8:	7819      	ldrb	r1, [r3, #0]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	0018      	movs	r0, r3
 8001efe:	f7ff fe2d 	bl	8001b5c <HAL_I2C_AddrCallback>
}
 8001f02:	e007      	b.n	8001f14 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	2208      	movs	r2, #8
 8001f0a:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2240      	movs	r2, #64	; 0x40
 8001f10:	2100      	movs	r1, #0
 8001f12:	5499      	strb	r1, [r3, r2]
}
 8001f14:	46c0      	nop			; (mov r8, r8)
 8001f16:	46bd      	mov	sp, r7
 8001f18:	b004      	add	sp, #16
 8001f1a:	bdb0      	pop	{r4, r5, r7, pc}

08001f1c <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b084      	sub	sp, #16
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2242      	movs	r2, #66	; 0x42
 8001f30:	2100      	movs	r1, #0
 8001f32:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	0b9b      	lsrs	r3, r3, #14
 8001f38:	001a      	movs	r2, r3
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	d008      	beq.n	8001f52 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4925      	ldr	r1, [pc, #148]	; (8001fe0 <I2C_ITSlaveSeqCplt+0xc4>)
 8001f4c:	400a      	ands	r2, r1
 8001f4e:	601a      	str	r2, [r3, #0]
 8001f50:	e00d      	b.n	8001f6e <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	0bdb      	lsrs	r3, r3, #15
 8001f56:	001a      	movs	r2, r3
 8001f58:	2301      	movs	r3, #1
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	d007      	beq.n	8001f6e <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	491e      	ldr	r1, [pc, #120]	; (8001fe4 <I2C_ITSlaveSeqCplt+0xc8>)
 8001f6a:	400a      	ands	r2, r1
 8001f6c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2241      	movs	r2, #65	; 0x41
 8001f72:	5c9b      	ldrb	r3, [r3, r2]
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	2b29      	cmp	r3, #41	; 0x29
 8001f78:	d114      	bne.n	8001fa4 <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2241      	movs	r2, #65	; 0x41
 8001f7e:	2128      	movs	r1, #40	; 0x28
 8001f80:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2221      	movs	r2, #33	; 0x21
 8001f86:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2101      	movs	r1, #1
 8001f8c:	0018      	movs	r0, r3
 8001f8e:	f000 fce9 	bl	8002964 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2240      	movs	r2, #64	; 0x40
 8001f96:	2100      	movs	r1, #0
 8001f98:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	0018      	movs	r0, r3
 8001f9e:	f7ff fdcd 	bl	8001b3c <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8001fa2:	e019      	b.n	8001fd8 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2241      	movs	r2, #65	; 0x41
 8001fa8:	5c9b      	ldrb	r3, [r3, r2]
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	2b2a      	cmp	r3, #42	; 0x2a
 8001fae:	d113      	bne.n	8001fd8 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2241      	movs	r2, #65	; 0x41
 8001fb4:	2128      	movs	r1, #40	; 0x28
 8001fb6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2222      	movs	r2, #34	; 0x22
 8001fbc:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2102      	movs	r1, #2
 8001fc2:	0018      	movs	r0, r3
 8001fc4:	f000 fcce 	bl	8002964 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2240      	movs	r2, #64	; 0x40
 8001fcc:	2100      	movs	r1, #0
 8001fce:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	0018      	movs	r0, r3
 8001fd4:	f7ff fdba 	bl	8001b4c <HAL_I2C_SlaveRxCpltCallback>
}
 8001fd8:	46c0      	nop			; (mov r8, r8)
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	b004      	add	sp, #16
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	ffffbfff 	.word	0xffffbfff
 8001fe4:	ffff7fff 	.word	0xffff7fff

08001fe8 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b086      	sub	sp, #24
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8001ffe:	200f      	movs	r0, #15
 8002000:	183b      	adds	r3, r7, r0
 8002002:	687a      	ldr	r2, [r7, #4]
 8002004:	2141      	movs	r1, #65	; 0x41
 8002006:	5c52      	ldrb	r2, [r2, r1]
 8002008:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	2220      	movs	r2, #32
 8002010:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002012:	183b      	adds	r3, r7, r0
 8002014:	781b      	ldrb	r3, [r3, #0]
 8002016:	2b21      	cmp	r3, #33	; 0x21
 8002018:	d003      	beq.n	8002022 <I2C_ITSlaveCplt+0x3a>
 800201a:	183b      	adds	r3, r7, r0
 800201c:	781b      	ldrb	r3, [r3, #0]
 800201e:	2b29      	cmp	r3, #41	; 0x29
 8002020:	d109      	bne.n	8002036 <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8002022:	4a7d      	ldr	r2, [pc, #500]	; (8002218 <I2C_ITSlaveCplt+0x230>)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	0011      	movs	r1, r2
 8002028:	0018      	movs	r0, r3
 800202a:	f000 fc9b 	bl	8002964 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2221      	movs	r2, #33	; 0x21
 8002032:	631a      	str	r2, [r3, #48]	; 0x30
 8002034:	e011      	b.n	800205a <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002036:	220f      	movs	r2, #15
 8002038:	18bb      	adds	r3, r7, r2
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	2b22      	cmp	r3, #34	; 0x22
 800203e:	d003      	beq.n	8002048 <I2C_ITSlaveCplt+0x60>
 8002040:	18bb      	adds	r3, r7, r2
 8002042:	781b      	ldrb	r3, [r3, #0]
 8002044:	2b2a      	cmp	r3, #42	; 0x2a
 8002046:	d108      	bne.n	800205a <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8002048:	4a74      	ldr	r2, [pc, #464]	; (800221c <I2C_ITSlaveCplt+0x234>)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	0011      	movs	r1, r2
 800204e:	0018      	movs	r0, r3
 8002050:	f000 fc88 	bl	8002964 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2222      	movs	r2, #34	; 0x22
 8002058:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	685a      	ldr	r2, [r3, #4]
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	2180      	movs	r1, #128	; 0x80
 8002066:	0209      	lsls	r1, r1, #8
 8002068:	430a      	orrs	r2, r1
 800206a:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	685a      	ldr	r2, [r3, #4]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	496a      	ldr	r1, [pc, #424]	; (8002220 <I2C_ITSlaveCplt+0x238>)
 8002078:	400a      	ands	r2, r1
 800207a:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	0018      	movs	r0, r3
 8002080:	f000 fa3b 	bl	80024fa <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	0b9b      	lsrs	r3, r3, #14
 8002088:	001a      	movs	r2, r3
 800208a:	2301      	movs	r3, #1
 800208c:	4013      	ands	r3, r2
 800208e:	d013      	beq.n	80020b8 <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4962      	ldr	r1, [pc, #392]	; (8002224 <I2C_ITSlaveCplt+0x23c>)
 800209c:	400a      	ands	r2, r1
 800209e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d020      	beq.n	80020ea <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	b29a      	uxth	r2, r3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80020b6:	e018      	b.n	80020ea <I2C_ITSlaveCplt+0x102>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80020b8:	693b      	ldr	r3, [r7, #16]
 80020ba:	0bdb      	lsrs	r3, r3, #15
 80020bc:	001a      	movs	r2, r3
 80020be:	2301      	movs	r3, #1
 80020c0:	4013      	ands	r3, r2
 80020c2:	d012      	beq.n	80020ea <I2C_ITSlaveCplt+0x102>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4956      	ldr	r1, [pc, #344]	; (8002228 <I2C_ITSlaveCplt+0x240>)
 80020d0:	400a      	ands	r2, r1
 80020d2:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d006      	beq.n	80020ea <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	b29a      	uxth	r2, r3
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	089b      	lsrs	r3, r3, #2
 80020ee:	001a      	movs	r2, r3
 80020f0:	2301      	movs	r3, #1
 80020f2:	4013      	ands	r3, r2
 80020f4:	d020      	beq.n	8002138 <I2C_ITSlaveCplt+0x150>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	2204      	movs	r2, #4
 80020fa:	4393      	bics	r3, r2
 80020fc:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002108:	b2d2      	uxtb	r2, r2
 800210a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002110:	1c5a      	adds	r2, r3, #1
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800211a:	2b00      	cmp	r3, #0
 800211c:	d00c      	beq.n	8002138 <I2C_ITSlaveCplt+0x150>
    {
      hi2c->XferSize--;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002122:	3b01      	subs	r3, #1
 8002124:	b29a      	uxth	r2, r3
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800212e:	b29b      	uxth	r3, r3
 8002130:	3b01      	subs	r3, #1
 8002132:	b29a      	uxth	r2, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800213c:	b29b      	uxth	r3, r3
 800213e:	2b00      	cmp	r3, #0
 8002140:	d005      	beq.n	800214e <I2C_ITSlaveCplt+0x166>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002146:	2204      	movs	r2, #4
 8002148:	431a      	orrs	r2, r3
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2242      	movs	r2, #66	; 0x42
 8002152:	2100      	movs	r1, #0
 8002154:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2200      	movs	r2, #0
 800215a:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002160:	2b00      	cmp	r3, #0
 8002162:	d013      	beq.n	800218c <I2C_ITSlaveCplt+0x1a4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	0011      	movs	r1, r2
 800216c:	0018      	movs	r0, r3
 800216e:	f000 f8b9 	bl	80022e4 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2241      	movs	r2, #65	; 0x41
 8002176:	5c9b      	ldrb	r3, [r3, r2]
 8002178:	b2db      	uxtb	r3, r3
 800217a:	2b28      	cmp	r3, #40	; 0x28
 800217c:	d147      	bne.n	800220e <I2C_ITSlaveCplt+0x226>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800217e:	697a      	ldr	r2, [r7, #20]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	0011      	movs	r1, r2
 8002184:	0018      	movs	r0, r3
 8002186:	f000 f853 	bl	8002230 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800218a:	e040      	b.n	800220e <I2C_ITSlaveCplt+0x226>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002190:	4a26      	ldr	r2, [pc, #152]	; (800222c <I2C_ITSlaveCplt+0x244>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d016      	beq.n	80021c4 <I2C_ITSlaveCplt+0x1dc>
    I2C_ITSlaveSeqCplt(hi2c);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	0018      	movs	r0, r3
 800219a:	f7ff febf 	bl	8001f1c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4a22      	ldr	r2, [pc, #136]	; (800222c <I2C_ITSlaveCplt+0x244>)
 80021a2:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2241      	movs	r2, #65	; 0x41
 80021a8:	2120      	movs	r1, #32
 80021aa:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2200      	movs	r2, #0
 80021b0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2240      	movs	r2, #64	; 0x40
 80021b6:	2100      	movs	r1, #0
 80021b8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	0018      	movs	r0, r3
 80021be:	f7ff fcdd 	bl	8001b7c <HAL_I2C_ListenCpltCallback>
}
 80021c2:	e024      	b.n	800220e <I2C_ITSlaveCplt+0x226>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2241      	movs	r2, #65	; 0x41
 80021c8:	5c9b      	ldrb	r3, [r3, r2]
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	2b22      	cmp	r3, #34	; 0x22
 80021ce:	d10f      	bne.n	80021f0 <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2241      	movs	r2, #65	; 0x41
 80021d4:	2120      	movs	r1, #32
 80021d6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2200      	movs	r2, #0
 80021dc:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2240      	movs	r2, #64	; 0x40
 80021e2:	2100      	movs	r1, #0
 80021e4:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	0018      	movs	r0, r3
 80021ea:	f7ff fcaf 	bl	8001b4c <HAL_I2C_SlaveRxCpltCallback>
}
 80021ee:	e00e      	b.n	800220e <I2C_ITSlaveCplt+0x226>
    hi2c->State = HAL_I2C_STATE_READY;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2241      	movs	r2, #65	; 0x41
 80021f4:	2120      	movs	r1, #32
 80021f6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2200      	movs	r2, #0
 80021fc:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2240      	movs	r2, #64	; 0x40
 8002202:	2100      	movs	r1, #0
 8002204:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	0018      	movs	r0, r3
 800220a:	f7ff fc97 	bl	8001b3c <HAL_I2C_SlaveTxCpltCallback>
}
 800220e:	46c0      	nop			; (mov r8, r8)
 8002210:	46bd      	mov	sp, r7
 8002212:	b006      	add	sp, #24
 8002214:	bd80      	pop	{r7, pc}
 8002216:	46c0      	nop			; (mov r8, r8)
 8002218:	00008001 	.word	0x00008001
 800221c:	00008002 	.word	0x00008002
 8002220:	fe00e800 	.word	0xfe00e800
 8002224:	ffffbfff 	.word	0xffffbfff
 8002228:	ffff7fff 	.word	0xffff7fff
 800222c:	ffff0000 	.word	0xffff0000

08002230 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
 8002238:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	4a27      	ldr	r2, [pc, #156]	; (80022dc <I2C_ITListenCplt+0xac>)
 800223e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2200      	movs	r2, #0
 8002244:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2241      	movs	r2, #65	; 0x41
 800224a:	2120      	movs	r1, #32
 800224c:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2242      	movs	r2, #66	; 0x42
 8002252:	2100      	movs	r1, #0
 8002254:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2200      	movs	r2, #0
 800225a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	089b      	lsrs	r3, r3, #2
 8002260:	001a      	movs	r2, r3
 8002262:	2301      	movs	r3, #1
 8002264:	4013      	ands	r3, r2
 8002266:	d022      	beq.n	80022ae <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002272:	b2d2      	uxtb	r2, r2
 8002274:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800227a:	1c5a      	adds	r2, r3, #1
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002284:	2b00      	cmp	r3, #0
 8002286:	d012      	beq.n	80022ae <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800228c:	3b01      	subs	r3, #1
 800228e:	b29a      	uxth	r2, r3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002298:	b29b      	uxth	r3, r3
 800229a:	3b01      	subs	r3, #1
 800229c:	b29a      	uxth	r2, r3
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022a6:	2204      	movs	r2, #4
 80022a8:	431a      	orrs	r2, r3
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80022ae:	4a0c      	ldr	r2, [pc, #48]	; (80022e0 <I2C_ITListenCplt+0xb0>)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	0011      	movs	r1, r2
 80022b4:	0018      	movs	r0, r3
 80022b6:	f000 fb55 	bl	8002964 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	2210      	movs	r2, #16
 80022c0:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2240      	movs	r2, #64	; 0x40
 80022c6:	2100      	movs	r1, #0
 80022c8:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	0018      	movs	r0, r3
 80022ce:	f7ff fc55 	bl	8001b7c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80022d2:	46c0      	nop			; (mov r8, r8)
 80022d4:	46bd      	mov	sp, r7
 80022d6:	b002      	add	sp, #8
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	46c0      	nop			; (mov r8, r8)
 80022dc:	ffff0000 	.word	0xffff0000
 80022e0:	00008003 	.word	0x00008003

080022e4 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b084      	sub	sp, #16
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
 80022ec:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80022ee:	200f      	movs	r0, #15
 80022f0:	183b      	adds	r3, r7, r0
 80022f2:	687a      	ldr	r2, [r7, #4]
 80022f4:	2141      	movs	r1, #65	; 0x41
 80022f6:	5c52      	ldrb	r2, [r2, r1]
 80022f8:	701a      	strb	r2, [r3, #0]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2242      	movs	r2, #66	; 0x42
 80022fe:	2100      	movs	r1, #0
 8002300:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	4a62      	ldr	r2, [pc, #392]	; (8002490 <I2C_ITError+0x1ac>)
 8002306:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2200      	movs	r2, #0
 800230c:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	431a      	orrs	r2, r3
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800231a:	183b      	adds	r3, r7, r0
 800231c:	781b      	ldrb	r3, [r3, #0]
 800231e:	2b28      	cmp	r3, #40	; 0x28
 8002320:	d007      	beq.n	8002332 <I2C_ITError+0x4e>
 8002322:	183b      	adds	r3, r7, r0
 8002324:	781b      	ldrb	r3, [r3, #0]
 8002326:	2b29      	cmp	r3, #41	; 0x29
 8002328:	d003      	beq.n	8002332 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800232a:	183b      	adds	r3, r7, r0
 800232c:	781b      	ldrb	r3, [r3, #0]
 800232e:	2b2a      	cmp	r3, #42	; 0x2a
 8002330:	d10c      	bne.n	800234c <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2103      	movs	r1, #3
 8002336:	0018      	movs	r0, r3
 8002338:	f000 fb14 	bl	8002964 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2241      	movs	r2, #65	; 0x41
 8002340:	2128      	movs	r1, #40	; 0x28
 8002342:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	4a53      	ldr	r2, [pc, #332]	; (8002494 <I2C_ITError+0x1b0>)
 8002348:	635a      	str	r2, [r3, #52]	; 0x34
 800234a:	e012      	b.n	8002372 <I2C_ITError+0x8e>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800234c:	4a52      	ldr	r2, [pc, #328]	; (8002498 <I2C_ITError+0x1b4>)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	0011      	movs	r1, r2
 8002352:	0018      	movs	r0, r3
 8002354:	f000 fb06 	bl	8002964 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2241      	movs	r2, #65	; 0x41
 800235c:	5c9b      	ldrb	r3, [r3, r2]
 800235e:	b2db      	uxtb	r3, r3
 8002360:	2b60      	cmp	r3, #96	; 0x60
 8002362:	d003      	beq.n	800236c <I2C_ITError+0x88>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2241      	movs	r2, #65	; 0x41
 8002368:	2120      	movs	r1, #32
 800236a:	5499      	strb	r1, [r3, r2]
    }
    hi2c->XferISR       = NULL;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2200      	movs	r2, #0
 8002370:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002376:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800237c:	2b00      	cmp	r3, #0
 800237e:	d03b      	beq.n	80023f8 <I2C_ITError+0x114>
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	2b11      	cmp	r3, #17
 8002384:	d002      	beq.n	800238c <I2C_ITError+0xa8>
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	2b21      	cmp	r3, #33	; 0x21
 800238a:	d135      	bne.n	80023f8 <I2C_ITError+0x114>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	2380      	movs	r3, #128	; 0x80
 8002394:	01db      	lsls	r3, r3, #7
 8002396:	401a      	ands	r2, r3
 8002398:	2380      	movs	r3, #128	; 0x80
 800239a:	01db      	lsls	r3, r3, #7
 800239c:	429a      	cmp	r2, r3
 800239e:	d107      	bne.n	80023b0 <I2C_ITError+0xcc>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	493c      	ldr	r1, [pc, #240]	; (800249c <I2C_ITError+0x1b8>)
 80023ac:	400a      	ands	r2, r1
 80023ae:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023b4:	0018      	movs	r0, r3
 80023b6:	f7ff f819 	bl	80013ec <HAL_DMA_GetState>
 80023ba:	0003      	movs	r3, r0
 80023bc:	2b01      	cmp	r3, #1
 80023be:	d016      	beq.n	80023ee <I2C_ITError+0x10a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023c4:	4a36      	ldr	r2, [pc, #216]	; (80024a0 <I2C_ITError+0x1bc>)
 80023c6:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2240      	movs	r2, #64	; 0x40
 80023cc:	2100      	movs	r1, #0
 80023ce:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023d4:	0018      	movs	r0, r3
 80023d6:	f7fe ff9f 	bl	8001318 <HAL_DMA_Abort_IT>
 80023da:	1e03      	subs	r3, r0, #0
 80023dc:	d051      	beq.n	8002482 <I2C_ITError+0x19e>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023e8:	0018      	movs	r0, r3
 80023ea:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80023ec:	e049      	b.n	8002482 <I2C_ITError+0x19e>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	0018      	movs	r0, r3
 80023f2:	f000 f859 	bl	80024a8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80023f6:	e044      	b.n	8002482 <I2C_ITError+0x19e>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d03b      	beq.n	8002478 <I2C_ITError+0x194>
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	2b12      	cmp	r3, #18
 8002404:	d002      	beq.n	800240c <I2C_ITError+0x128>
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	2b22      	cmp	r3, #34	; 0x22
 800240a:	d135      	bne.n	8002478 <I2C_ITError+0x194>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	2380      	movs	r3, #128	; 0x80
 8002414:	021b      	lsls	r3, r3, #8
 8002416:	401a      	ands	r2, r3
 8002418:	2380      	movs	r3, #128	; 0x80
 800241a:	021b      	lsls	r3, r3, #8
 800241c:	429a      	cmp	r2, r3
 800241e:	d107      	bne.n	8002430 <I2C_ITError+0x14c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	491e      	ldr	r1, [pc, #120]	; (80024a4 <I2C_ITError+0x1c0>)
 800242c:	400a      	ands	r2, r1
 800242e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002434:	0018      	movs	r0, r3
 8002436:	f7fe ffd9 	bl	80013ec <HAL_DMA_GetState>
 800243a:	0003      	movs	r3, r0
 800243c:	2b01      	cmp	r3, #1
 800243e:	d016      	beq.n	800246e <I2C_ITError+0x18a>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002444:	4a16      	ldr	r2, [pc, #88]	; (80024a0 <I2C_ITError+0x1bc>)
 8002446:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2240      	movs	r2, #64	; 0x40
 800244c:	2100      	movs	r1, #0
 800244e:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002454:	0018      	movs	r0, r3
 8002456:	f7fe ff5f 	bl	8001318 <HAL_DMA_Abort_IT>
 800245a:	1e03      	subs	r3, r0, #0
 800245c:	d013      	beq.n	8002486 <I2C_ITError+0x1a2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002462:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002468:	0018      	movs	r0, r3
 800246a:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800246c:	e00b      	b.n	8002486 <I2C_ITError+0x1a2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	0018      	movs	r0, r3
 8002472:	f000 f819 	bl	80024a8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002476:	e006      	b.n	8002486 <I2C_ITError+0x1a2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	0018      	movs	r0, r3
 800247c:	f000 f814 	bl	80024a8 <I2C_TreatErrorCallback>
  }
}
 8002480:	e002      	b.n	8002488 <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002482:	46c0      	nop			; (mov r8, r8)
 8002484:	e000      	b.n	8002488 <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002486:	46c0      	nop			; (mov r8, r8)
}
 8002488:	46c0      	nop			; (mov r8, r8)
 800248a:	46bd      	mov	sp, r7
 800248c:	b004      	add	sp, #16
 800248e:	bd80      	pop	{r7, pc}
 8002490:	ffff0000 	.word	0xffff0000
 8002494:	08001bad 	.word	0x08001bad
 8002498:	00008003 	.word	0x00008003
 800249c:	ffffbfff 	.word	0xffffbfff
 80024a0:	0800253f 	.word	0x0800253f
 80024a4:	ffff7fff 	.word	0xffff7fff

080024a8 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b082      	sub	sp, #8
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2241      	movs	r2, #65	; 0x41
 80024b4:	5c9b      	ldrb	r3, [r3, r2]
 80024b6:	b2db      	uxtb	r3, r3
 80024b8:	2b60      	cmp	r3, #96	; 0x60
 80024ba:	d10f      	bne.n	80024dc <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2241      	movs	r2, #65	; 0x41
 80024c0:	2120      	movs	r1, #32
 80024c2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2200      	movs	r2, #0
 80024c8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2240      	movs	r2, #64	; 0x40
 80024ce:	2100      	movs	r1, #0
 80024d0:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	0018      	movs	r0, r3
 80024d6:	f7ff fb61 	bl	8001b9c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80024da:	e00a      	b.n	80024f2 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2200      	movs	r2, #0
 80024e0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2240      	movs	r2, #64	; 0x40
 80024e6:	2100      	movs	r1, #0
 80024e8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	0018      	movs	r0, r3
 80024ee:	f7ff fb4d 	bl	8001b8c <HAL_I2C_ErrorCallback>
}
 80024f2:	46c0      	nop			; (mov r8, r8)
 80024f4:	46bd      	mov	sp, r7
 80024f6:	b002      	add	sp, #8
 80024f8:	bd80      	pop	{r7, pc}

080024fa <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80024fa:	b580      	push	{r7, lr}
 80024fc:	b082      	sub	sp, #8
 80024fe:	af00      	add	r7, sp, #0
 8002500:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	699b      	ldr	r3, [r3, #24]
 8002508:	2202      	movs	r2, #2
 800250a:	4013      	ands	r3, r2
 800250c:	2b02      	cmp	r3, #2
 800250e:	d103      	bne.n	8002518 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	2200      	movs	r2, #0
 8002516:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	699b      	ldr	r3, [r3, #24]
 800251e:	2201      	movs	r2, #1
 8002520:	4013      	ands	r3, r2
 8002522:	2b01      	cmp	r3, #1
 8002524:	d007      	beq.n	8002536 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	699a      	ldr	r2, [r3, #24]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	2101      	movs	r1, #1
 8002532:	430a      	orrs	r2, r1
 8002534:	619a      	str	r2, [r3, #24]
  }
}
 8002536:	46c0      	nop			; (mov r8, r8)
 8002538:	46bd      	mov	sp, r7
 800253a:	b002      	add	sp, #8
 800253c:	bd80      	pop	{r7, pc}

0800253e <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800253e:	b580      	push	{r7, lr}
 8002540:	b084      	sub	sp, #16
 8002542:	af00      	add	r7, sp, #0
 8002544:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800254a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002550:	2b00      	cmp	r3, #0
 8002552:	d003      	beq.n	800255c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002558:	2200      	movs	r2, #0
 800255a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002560:	2b00      	cmp	r3, #0
 8002562:	d003      	beq.n	800256c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002568:	2200      	movs	r2, #0
 800256a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	0018      	movs	r0, r3
 8002570:	f7ff ff9a 	bl	80024a8 <I2C_TreatErrorCallback>
}
 8002574:	46c0      	nop			; (mov r8, r8)
 8002576:	46bd      	mov	sp, r7
 8002578:	b004      	add	sp, #16
 800257a:	bd80      	pop	{r7, pc}

0800257c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af00      	add	r7, sp, #0
 8002582:	60f8      	str	r0, [r7, #12]
 8002584:	60b9      	str	r1, [r7, #8]
 8002586:	603b      	str	r3, [r7, #0]
 8002588:	1dfb      	adds	r3, r7, #7
 800258a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800258c:	e021      	b.n	80025d2 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	3301      	adds	r3, #1
 8002592:	d01e      	beq.n	80025d2 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002594:	f7fe fdb4 	bl	8001100 <HAL_GetTick>
 8002598:	0002      	movs	r2, r0
 800259a:	69bb      	ldr	r3, [r7, #24]
 800259c:	1ad3      	subs	r3, r2, r3
 800259e:	683a      	ldr	r2, [r7, #0]
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d302      	bcc.n	80025aa <I2C_WaitOnFlagUntilTimeout+0x2e>
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d113      	bne.n	80025d2 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ae:	2220      	movs	r2, #32
 80025b0:	431a      	orrs	r2, r3
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	2241      	movs	r2, #65	; 0x41
 80025ba:	2120      	movs	r1, #32
 80025bc:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	2242      	movs	r2, #66	; 0x42
 80025c2:	2100      	movs	r1, #0
 80025c4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2240      	movs	r2, #64	; 0x40
 80025ca:	2100      	movs	r1, #0
 80025cc:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
 80025d0:	e00f      	b.n	80025f2 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	699b      	ldr	r3, [r3, #24]
 80025d8:	68ba      	ldr	r2, [r7, #8]
 80025da:	4013      	ands	r3, r2
 80025dc:	68ba      	ldr	r2, [r7, #8]
 80025de:	1ad3      	subs	r3, r2, r3
 80025e0:	425a      	negs	r2, r3
 80025e2:	4153      	adcs	r3, r2
 80025e4:	b2db      	uxtb	r3, r3
 80025e6:	001a      	movs	r2, r3
 80025e8:	1dfb      	adds	r3, r7, #7
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	429a      	cmp	r2, r3
 80025ee:	d0ce      	beq.n	800258e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80025f0:	2300      	movs	r3, #0
}
 80025f2:	0018      	movs	r0, r3
 80025f4:	46bd      	mov	sp, r7
 80025f6:	b004      	add	sp, #16
 80025f8:	bd80      	pop	{r7, pc}

080025fa <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80025fa:	b580      	push	{r7, lr}
 80025fc:	b084      	sub	sp, #16
 80025fe:	af00      	add	r7, sp, #0
 8002600:	60f8      	str	r0, [r7, #12]
 8002602:	60b9      	str	r1, [r7, #8]
 8002604:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002606:	e02b      	b.n	8002660 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002608:	687a      	ldr	r2, [r7, #4]
 800260a:	68b9      	ldr	r1, [r7, #8]
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	0018      	movs	r0, r3
 8002610:	f000 f86e 	bl	80026f0 <I2C_IsErrorOccurred>
 8002614:	1e03      	subs	r3, r0, #0
 8002616:	d001      	beq.n	800261c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002618:	2301      	movs	r3, #1
 800261a:	e029      	b.n	8002670 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	3301      	adds	r3, #1
 8002620:	d01e      	beq.n	8002660 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002622:	f7fe fd6d 	bl	8001100 <HAL_GetTick>
 8002626:	0002      	movs	r2, r0
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	1ad3      	subs	r3, r2, r3
 800262c:	68ba      	ldr	r2, [r7, #8]
 800262e:	429a      	cmp	r2, r3
 8002630:	d302      	bcc.n	8002638 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d113      	bne.n	8002660 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800263c:	2220      	movs	r2, #32
 800263e:	431a      	orrs	r2, r3
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2241      	movs	r2, #65	; 0x41
 8002648:	2120      	movs	r1, #32
 800264a:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	2242      	movs	r2, #66	; 0x42
 8002650:	2100      	movs	r1, #0
 8002652:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	2240      	movs	r2, #64	; 0x40
 8002658:	2100      	movs	r1, #0
 800265a:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	e007      	b.n	8002670 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	699b      	ldr	r3, [r3, #24]
 8002666:	2202      	movs	r2, #2
 8002668:	4013      	ands	r3, r2
 800266a:	2b02      	cmp	r3, #2
 800266c:	d1cc      	bne.n	8002608 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800266e:	2300      	movs	r3, #0
}
 8002670:	0018      	movs	r0, r3
 8002672:	46bd      	mov	sp, r7
 8002674:	b004      	add	sp, #16
 8002676:	bd80      	pop	{r7, pc}

08002678 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b084      	sub	sp, #16
 800267c:	af00      	add	r7, sp, #0
 800267e:	60f8      	str	r0, [r7, #12]
 8002680:	60b9      	str	r1, [r7, #8]
 8002682:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002684:	e028      	b.n	80026d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002686:	687a      	ldr	r2, [r7, #4]
 8002688:	68b9      	ldr	r1, [r7, #8]
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	0018      	movs	r0, r3
 800268e:	f000 f82f 	bl	80026f0 <I2C_IsErrorOccurred>
 8002692:	1e03      	subs	r3, r0, #0
 8002694:	d001      	beq.n	800269a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	e026      	b.n	80026e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800269a:	f7fe fd31 	bl	8001100 <HAL_GetTick>
 800269e:	0002      	movs	r2, r0
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	1ad3      	subs	r3, r2, r3
 80026a4:	68ba      	ldr	r2, [r7, #8]
 80026a6:	429a      	cmp	r2, r3
 80026a8:	d302      	bcc.n	80026b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d113      	bne.n	80026d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026b4:	2220      	movs	r2, #32
 80026b6:	431a      	orrs	r2, r3
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2241      	movs	r2, #65	; 0x41
 80026c0:	2120      	movs	r1, #32
 80026c2:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2242      	movs	r2, #66	; 0x42
 80026c8:	2100      	movs	r1, #0
 80026ca:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	2240      	movs	r2, #64	; 0x40
 80026d0:	2100      	movs	r1, #0
 80026d2:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80026d4:	2301      	movs	r3, #1
 80026d6:	e007      	b.n	80026e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	699b      	ldr	r3, [r3, #24]
 80026de:	2220      	movs	r2, #32
 80026e0:	4013      	ands	r3, r2
 80026e2:	2b20      	cmp	r3, #32
 80026e4:	d1cf      	bne.n	8002686 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80026e6:	2300      	movs	r3, #0
}
 80026e8:	0018      	movs	r0, r3
 80026ea:	46bd      	mov	sp, r7
 80026ec:	b004      	add	sp, #16
 80026ee:	bd80      	pop	{r7, pc}

080026f0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80026f0:	b590      	push	{r4, r7, lr}
 80026f2:	b08b      	sub	sp, #44	; 0x2c
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	60f8      	str	r0, [r7, #12]
 80026f8:	60b9      	str	r1, [r7, #8]
 80026fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026fc:	2327      	movs	r3, #39	; 0x27
 80026fe:	18fb      	adds	r3, r7, r3
 8002700:	2200      	movs	r2, #0
 8002702:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	699b      	ldr	r3, [r3, #24]
 800270a:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800270c:	2300      	movs	r3, #0
 800270e:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002714:	69bb      	ldr	r3, [r7, #24]
 8002716:	2210      	movs	r2, #16
 8002718:	4013      	ands	r3, r2
 800271a:	d100      	bne.n	800271e <I2C_IsErrorOccurred+0x2e>
 800271c:	e082      	b.n	8002824 <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	2210      	movs	r2, #16
 8002724:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002726:	e060      	b.n	80027ea <I2C_IsErrorOccurred+0xfa>
 8002728:	2427      	movs	r4, #39	; 0x27
 800272a:	193b      	adds	r3, r7, r4
 800272c:	193a      	adds	r2, r7, r4
 800272e:	7812      	ldrb	r2, [r2, #0]
 8002730:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	3301      	adds	r3, #1
 8002736:	d058      	beq.n	80027ea <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002738:	f7fe fce2 	bl	8001100 <HAL_GetTick>
 800273c:	0002      	movs	r2, r0
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	1ad3      	subs	r3, r2, r3
 8002742:	68ba      	ldr	r2, [r7, #8]
 8002744:	429a      	cmp	r2, r3
 8002746:	d306      	bcc.n	8002756 <I2C_IsErrorOccurred+0x66>
 8002748:	193b      	adds	r3, r7, r4
 800274a:	193a      	adds	r2, r7, r4
 800274c:	7812      	ldrb	r2, [r2, #0]
 800274e:	701a      	strb	r2, [r3, #0]
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d149      	bne.n	80027ea <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	685a      	ldr	r2, [r3, #4]
 800275c:	2380      	movs	r3, #128	; 0x80
 800275e:	01db      	lsls	r3, r3, #7
 8002760:	4013      	ands	r3, r2
 8002762:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002764:	2013      	movs	r0, #19
 8002766:	183b      	adds	r3, r7, r0
 8002768:	68fa      	ldr	r2, [r7, #12]
 800276a:	2142      	movs	r1, #66	; 0x42
 800276c:	5c52      	ldrb	r2, [r2, r1]
 800276e:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	699a      	ldr	r2, [r3, #24]
 8002776:	2380      	movs	r3, #128	; 0x80
 8002778:	021b      	lsls	r3, r3, #8
 800277a:	401a      	ands	r2, r3
 800277c:	2380      	movs	r3, #128	; 0x80
 800277e:	021b      	lsls	r3, r3, #8
 8002780:	429a      	cmp	r2, r3
 8002782:	d126      	bne.n	80027d2 <I2C_IsErrorOccurred+0xe2>
 8002784:	697a      	ldr	r2, [r7, #20]
 8002786:	2380      	movs	r3, #128	; 0x80
 8002788:	01db      	lsls	r3, r3, #7
 800278a:	429a      	cmp	r2, r3
 800278c:	d021      	beq.n	80027d2 <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 800278e:	183b      	adds	r3, r7, r0
 8002790:	781b      	ldrb	r3, [r3, #0]
 8002792:	2b20      	cmp	r3, #32
 8002794:	d01d      	beq.n	80027d2 <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	685a      	ldr	r2, [r3, #4]
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2180      	movs	r1, #128	; 0x80
 80027a2:	01c9      	lsls	r1, r1, #7
 80027a4:	430a      	orrs	r2, r1
 80027a6:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80027a8:	f7fe fcaa 	bl	8001100 <HAL_GetTick>
 80027ac:	0003      	movs	r3, r0
 80027ae:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80027b0:	e00f      	b.n	80027d2 <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80027b2:	f7fe fca5 	bl	8001100 <HAL_GetTick>
 80027b6:	0002      	movs	r2, r0
 80027b8:	69fb      	ldr	r3, [r7, #28]
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	2b19      	cmp	r3, #25
 80027be:	d908      	bls.n	80027d2 <I2C_IsErrorOccurred+0xe2>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 80027c0:	6a3b      	ldr	r3, [r7, #32]
 80027c2:	2220      	movs	r2, #32
 80027c4:	4313      	orrs	r3, r2
 80027c6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80027c8:	2327      	movs	r3, #39	; 0x27
 80027ca:	18fb      	adds	r3, r7, r3
 80027cc:	2201      	movs	r2, #1
 80027ce:	701a      	strb	r2, [r3, #0]

              break;
 80027d0:	e00b      	b.n	80027ea <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	699b      	ldr	r3, [r3, #24]
 80027d8:	2220      	movs	r2, #32
 80027da:	4013      	ands	r3, r2
 80027dc:	2127      	movs	r1, #39	; 0x27
 80027de:	187a      	adds	r2, r7, r1
 80027e0:	1879      	adds	r1, r7, r1
 80027e2:	7809      	ldrb	r1, [r1, #0]
 80027e4:	7011      	strb	r1, [r2, #0]
 80027e6:	2b20      	cmp	r3, #32
 80027e8:	d1e3      	bne.n	80027b2 <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	699b      	ldr	r3, [r3, #24]
 80027f0:	2220      	movs	r2, #32
 80027f2:	4013      	ands	r3, r2
 80027f4:	2b20      	cmp	r3, #32
 80027f6:	d004      	beq.n	8002802 <I2C_IsErrorOccurred+0x112>
 80027f8:	2327      	movs	r3, #39	; 0x27
 80027fa:	18fb      	adds	r3, r7, r3
 80027fc:	781b      	ldrb	r3, [r3, #0]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d092      	beq.n	8002728 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002802:	2327      	movs	r3, #39	; 0x27
 8002804:	18fb      	adds	r3, r7, r3
 8002806:	781b      	ldrb	r3, [r3, #0]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d103      	bne.n	8002814 <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	2220      	movs	r2, #32
 8002812:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002814:	6a3b      	ldr	r3, [r7, #32]
 8002816:	2204      	movs	r2, #4
 8002818:	4313      	orrs	r3, r2
 800281a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800281c:	2327      	movs	r3, #39	; 0x27
 800281e:	18fb      	adds	r3, r7, r3
 8002820:	2201      	movs	r2, #1
 8002822:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	699b      	ldr	r3, [r3, #24]
 800282a:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800282c:	69ba      	ldr	r2, [r7, #24]
 800282e:	2380      	movs	r3, #128	; 0x80
 8002830:	005b      	lsls	r3, r3, #1
 8002832:	4013      	ands	r3, r2
 8002834:	d00c      	beq.n	8002850 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002836:	6a3b      	ldr	r3, [r7, #32]
 8002838:	2201      	movs	r2, #1
 800283a:	4313      	orrs	r3, r2
 800283c:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	2280      	movs	r2, #128	; 0x80
 8002844:	0052      	lsls	r2, r2, #1
 8002846:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002848:	2327      	movs	r3, #39	; 0x27
 800284a:	18fb      	adds	r3, r7, r3
 800284c:	2201      	movs	r2, #1
 800284e:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002850:	69ba      	ldr	r2, [r7, #24]
 8002852:	2380      	movs	r3, #128	; 0x80
 8002854:	00db      	lsls	r3, r3, #3
 8002856:	4013      	ands	r3, r2
 8002858:	d00c      	beq.n	8002874 <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800285a:	6a3b      	ldr	r3, [r7, #32]
 800285c:	2208      	movs	r2, #8
 800285e:	4313      	orrs	r3, r2
 8002860:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	2280      	movs	r2, #128	; 0x80
 8002868:	00d2      	lsls	r2, r2, #3
 800286a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800286c:	2327      	movs	r3, #39	; 0x27
 800286e:	18fb      	adds	r3, r7, r3
 8002870:	2201      	movs	r2, #1
 8002872:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002874:	69ba      	ldr	r2, [r7, #24]
 8002876:	2380      	movs	r3, #128	; 0x80
 8002878:	009b      	lsls	r3, r3, #2
 800287a:	4013      	ands	r3, r2
 800287c:	d00c      	beq.n	8002898 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800287e:	6a3b      	ldr	r3, [r7, #32]
 8002880:	2202      	movs	r2, #2
 8002882:	4313      	orrs	r3, r2
 8002884:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	2280      	movs	r2, #128	; 0x80
 800288c:	0092      	lsls	r2, r2, #2
 800288e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002890:	2327      	movs	r3, #39	; 0x27
 8002892:	18fb      	adds	r3, r7, r3
 8002894:	2201      	movs	r2, #1
 8002896:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8002898:	2327      	movs	r3, #39	; 0x27
 800289a:	18fb      	adds	r3, r7, r3
 800289c:	781b      	ldrb	r3, [r3, #0]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d01d      	beq.n	80028de <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	0018      	movs	r0, r3
 80028a6:	f7ff fe28 	bl	80024fa <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	685a      	ldr	r2, [r3, #4]
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	490d      	ldr	r1, [pc, #52]	; (80028ec <I2C_IsErrorOccurred+0x1fc>)
 80028b6:	400a      	ands	r2, r1
 80028b8:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80028be:	6a3b      	ldr	r3, [r7, #32]
 80028c0:	431a      	orrs	r2, r3
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2241      	movs	r2, #65	; 0x41
 80028ca:	2120      	movs	r1, #32
 80028cc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	2242      	movs	r2, #66	; 0x42
 80028d2:	2100      	movs	r1, #0
 80028d4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	2240      	movs	r2, #64	; 0x40
 80028da:	2100      	movs	r1, #0
 80028dc:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80028de:	2327      	movs	r3, #39	; 0x27
 80028e0:	18fb      	adds	r3, r7, r3
 80028e2:	781b      	ldrb	r3, [r3, #0]
}
 80028e4:	0018      	movs	r0, r3
 80028e6:	46bd      	mov	sp, r7
 80028e8:	b00b      	add	sp, #44	; 0x2c
 80028ea:	bd90      	pop	{r4, r7, pc}
 80028ec:	fe00e800 	.word	0xfe00e800

080028f0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80028f0:	b590      	push	{r4, r7, lr}
 80028f2:	b087      	sub	sp, #28
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	60f8      	str	r0, [r7, #12]
 80028f8:	0008      	movs	r0, r1
 80028fa:	0011      	movs	r1, r2
 80028fc:	607b      	str	r3, [r7, #4]
 80028fe:	240a      	movs	r4, #10
 8002900:	193b      	adds	r3, r7, r4
 8002902:	1c02      	adds	r2, r0, #0
 8002904:	801a      	strh	r2, [r3, #0]
 8002906:	2009      	movs	r0, #9
 8002908:	183b      	adds	r3, r7, r0
 800290a:	1c0a      	adds	r2, r1, #0
 800290c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800290e:	193b      	adds	r3, r7, r4
 8002910:	881b      	ldrh	r3, [r3, #0]
 8002912:	059b      	lsls	r3, r3, #22
 8002914:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002916:	183b      	adds	r3, r7, r0
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	0419      	lsls	r1, r3, #16
 800291c:	23ff      	movs	r3, #255	; 0xff
 800291e:	041b      	lsls	r3, r3, #16
 8002920:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002922:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800292a:	4313      	orrs	r3, r2
 800292c:	005b      	lsls	r3, r3, #1
 800292e:	085b      	lsrs	r3, r3, #1
 8002930:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800293a:	0d51      	lsrs	r1, r2, #21
 800293c:	2280      	movs	r2, #128	; 0x80
 800293e:	00d2      	lsls	r2, r2, #3
 8002940:	400a      	ands	r2, r1
 8002942:	4907      	ldr	r1, [pc, #28]	; (8002960 <I2C_TransferConfig+0x70>)
 8002944:	430a      	orrs	r2, r1
 8002946:	43d2      	mvns	r2, r2
 8002948:	401a      	ands	r2, r3
 800294a:	0011      	movs	r1, r2
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	697a      	ldr	r2, [r7, #20]
 8002952:	430a      	orrs	r2, r1
 8002954:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002956:	46c0      	nop			; (mov r8, r8)
 8002958:	46bd      	mov	sp, r7
 800295a:	b007      	add	sp, #28
 800295c:	bd90      	pop	{r4, r7, pc}
 800295e:	46c0      	nop			; (mov r8, r8)
 8002960:	03ff63ff 	.word	0x03ff63ff

08002964 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b084      	sub	sp, #16
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
 800296c:	000a      	movs	r2, r1
 800296e:	1cbb      	adds	r3, r7, #2
 8002970:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8002972:	2300      	movs	r3, #0
 8002974:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8002976:	1cbb      	adds	r3, r7, #2
 8002978:	881b      	ldrh	r3, [r3, #0]
 800297a:	2201      	movs	r2, #1
 800297c:	4013      	ands	r3, r2
 800297e:	d010      	beq.n	80029a2 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2242      	movs	r2, #66	; 0x42
 8002984:	4313      	orrs	r3, r2
 8002986:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2241      	movs	r2, #65	; 0x41
 800298c:	5c9b      	ldrb	r3, [r3, r2]
 800298e:	b2db      	uxtb	r3, r3
 8002990:	001a      	movs	r2, r3
 8002992:	2328      	movs	r3, #40	; 0x28
 8002994:	4013      	ands	r3, r2
 8002996:	2b28      	cmp	r3, #40	; 0x28
 8002998:	d003      	beq.n	80029a2 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	22b0      	movs	r2, #176	; 0xb0
 800299e:	4313      	orrs	r3, r2
 80029a0:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80029a2:	1cbb      	adds	r3, r7, #2
 80029a4:	881b      	ldrh	r3, [r3, #0]
 80029a6:	2202      	movs	r2, #2
 80029a8:	4013      	ands	r3, r2
 80029aa:	d010      	beq.n	80029ce <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	2244      	movs	r2, #68	; 0x44
 80029b0:	4313      	orrs	r3, r2
 80029b2:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2241      	movs	r2, #65	; 0x41
 80029b8:	5c9b      	ldrb	r3, [r3, r2]
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	001a      	movs	r2, r3
 80029be:	2328      	movs	r3, #40	; 0x28
 80029c0:	4013      	ands	r3, r2
 80029c2:	2b28      	cmp	r3, #40	; 0x28
 80029c4:	d003      	beq.n	80029ce <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	22b0      	movs	r2, #176	; 0xb0
 80029ca:	4313      	orrs	r3, r2
 80029cc:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80029ce:	1cbb      	adds	r3, r7, #2
 80029d0:	2200      	movs	r2, #0
 80029d2:	5e9b      	ldrsh	r3, [r3, r2]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	da03      	bge.n	80029e0 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	22b8      	movs	r2, #184	; 0xb8
 80029dc:	4313      	orrs	r3, r2
 80029de:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80029e0:	1cbb      	adds	r3, r7, #2
 80029e2:	881b      	ldrh	r3, [r3, #0]
 80029e4:	2b10      	cmp	r3, #16
 80029e6:	d103      	bne.n	80029f0 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	2290      	movs	r2, #144	; 0x90
 80029ec:	4313      	orrs	r3, r2
 80029ee:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80029f0:	1cbb      	adds	r3, r7, #2
 80029f2:	881b      	ldrh	r3, [r3, #0]
 80029f4:	2b20      	cmp	r3, #32
 80029f6:	d103      	bne.n	8002a00 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2220      	movs	r2, #32
 80029fc:	4313      	orrs	r3, r2
 80029fe:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8002a00:	1cbb      	adds	r3, r7, #2
 8002a02:	881b      	ldrh	r3, [r3, #0]
 8002a04:	2b40      	cmp	r3, #64	; 0x40
 8002a06:	d103      	bne.n	8002a10 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2240      	movs	r2, #64	; 0x40
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	43d9      	mvns	r1, r3
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	400a      	ands	r2, r1
 8002a20:	601a      	str	r2, [r3, #0]
}
 8002a22:	46c0      	nop			; (mov r8, r8)
 8002a24:	46bd      	mov	sp, r7
 8002a26:	b004      	add	sp, #16
 8002a28:	bd80      	pop	{r7, pc}
	...

08002a2c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
 8002a34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2241      	movs	r2, #65	; 0x41
 8002a3a:	5c9b      	ldrb	r3, [r3, r2]
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	2b20      	cmp	r3, #32
 8002a40:	d138      	bne.n	8002ab4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2240      	movs	r2, #64	; 0x40
 8002a46:	5c9b      	ldrb	r3, [r3, r2]
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d101      	bne.n	8002a50 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002a4c:	2302      	movs	r3, #2
 8002a4e:	e032      	b.n	8002ab6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2240      	movs	r2, #64	; 0x40
 8002a54:	2101      	movs	r1, #1
 8002a56:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2241      	movs	r2, #65	; 0x41
 8002a5c:	2124      	movs	r1, #36	; 0x24
 8002a5e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	2101      	movs	r1, #1
 8002a6c:	438a      	bics	r2, r1
 8002a6e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4911      	ldr	r1, [pc, #68]	; (8002ac0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002a7c:	400a      	ands	r2, r1
 8002a7e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	6819      	ldr	r1, [r3, #0]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	683a      	ldr	r2, [r7, #0]
 8002a8c:	430a      	orrs	r2, r1
 8002a8e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	2101      	movs	r1, #1
 8002a9c:	430a      	orrs	r2, r1
 8002a9e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2241      	movs	r2, #65	; 0x41
 8002aa4:	2120      	movs	r1, #32
 8002aa6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2240      	movs	r2, #64	; 0x40
 8002aac:	2100      	movs	r1, #0
 8002aae:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	e000      	b.n	8002ab6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002ab4:	2302      	movs	r3, #2
  }
}
 8002ab6:	0018      	movs	r0, r3
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	b002      	add	sp, #8
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	46c0      	nop			; (mov r8, r8)
 8002ac0:	ffffefff 	.word	0xffffefff

08002ac4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b084      	sub	sp, #16
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
 8002acc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2241      	movs	r2, #65	; 0x41
 8002ad2:	5c9b      	ldrb	r3, [r3, r2]
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	2b20      	cmp	r3, #32
 8002ad8:	d139      	bne.n	8002b4e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2240      	movs	r2, #64	; 0x40
 8002ade:	5c9b      	ldrb	r3, [r3, r2]
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d101      	bne.n	8002ae8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002ae4:	2302      	movs	r3, #2
 8002ae6:	e033      	b.n	8002b50 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2240      	movs	r2, #64	; 0x40
 8002aec:	2101      	movs	r1, #1
 8002aee:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2241      	movs	r2, #65	; 0x41
 8002af4:	2124      	movs	r1, #36	; 0x24
 8002af6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	681a      	ldr	r2, [r3, #0]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	2101      	movs	r1, #1
 8002b04:	438a      	bics	r2, r1
 8002b06:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	4a11      	ldr	r2, [pc, #68]	; (8002b58 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002b14:	4013      	ands	r3, r2
 8002b16:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	021b      	lsls	r3, r3, #8
 8002b1c:	68fa      	ldr	r2, [r7, #12]
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	68fa      	ldr	r2, [r7, #12]
 8002b28:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	2101      	movs	r1, #1
 8002b36:	430a      	orrs	r2, r1
 8002b38:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2241      	movs	r2, #65	; 0x41
 8002b3e:	2120      	movs	r1, #32
 8002b40:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2240      	movs	r2, #64	; 0x40
 8002b46:	2100      	movs	r1, #0
 8002b48:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	e000      	b.n	8002b50 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002b4e:	2302      	movs	r3, #2
  }
}
 8002b50:	0018      	movs	r0, r3
 8002b52:	46bd      	mov	sp, r7
 8002b54:	b004      	add	sp, #16
 8002b56:	bd80      	pop	{r7, pc}
 8002b58:	fffff0ff 	.word	0xfffff0ff

08002b5c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b084      	sub	sp, #16
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002b64:	4b19      	ldr	r3, [pc, #100]	; (8002bcc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a19      	ldr	r2, [pc, #100]	; (8002bd0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	0019      	movs	r1, r3
 8002b6e:	4b17      	ldr	r3, [pc, #92]	; (8002bcc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002b70:	687a      	ldr	r2, [r7, #4]
 8002b72:	430a      	orrs	r2, r1
 8002b74:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	2380      	movs	r3, #128	; 0x80
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d11f      	bne.n	8002bc0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002b80:	4b14      	ldr	r3, [pc, #80]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002b82:	681a      	ldr	r2, [r3, #0]
 8002b84:	0013      	movs	r3, r2
 8002b86:	005b      	lsls	r3, r3, #1
 8002b88:	189b      	adds	r3, r3, r2
 8002b8a:	005b      	lsls	r3, r3, #1
 8002b8c:	4912      	ldr	r1, [pc, #72]	; (8002bd8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002b8e:	0018      	movs	r0, r3
 8002b90:	f7fd fac2 	bl	8000118 <__udivsi3>
 8002b94:	0003      	movs	r3, r0
 8002b96:	3301      	adds	r3, #1
 8002b98:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b9a:	e008      	b.n	8002bae <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d003      	beq.n	8002baa <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	3b01      	subs	r3, #1
 8002ba6:	60fb      	str	r3, [r7, #12]
 8002ba8:	e001      	b.n	8002bae <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002baa:	2303      	movs	r3, #3
 8002bac:	e009      	b.n	8002bc2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002bae:	4b07      	ldr	r3, [pc, #28]	; (8002bcc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002bb0:	695a      	ldr	r2, [r3, #20]
 8002bb2:	2380      	movs	r3, #128	; 0x80
 8002bb4:	00db      	lsls	r3, r3, #3
 8002bb6:	401a      	ands	r2, r3
 8002bb8:	2380      	movs	r3, #128	; 0x80
 8002bba:	00db      	lsls	r3, r3, #3
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	d0ed      	beq.n	8002b9c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002bc0:	2300      	movs	r3, #0
}
 8002bc2:	0018      	movs	r0, r3
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	b004      	add	sp, #16
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	46c0      	nop			; (mov r8, r8)
 8002bcc:	40007000 	.word	0x40007000
 8002bd0:	fffff9ff 	.word	0xfffff9ff
 8002bd4:	2000002c 	.word	0x2000002c
 8002bd8:	000f4240 	.word	0x000f4240

08002bdc <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002be0:	4b03      	ldr	r3, [pc, #12]	; (8002bf0 <LL_RCC_GetAPB1Prescaler+0x14>)
 8002be2:	689a      	ldr	r2, [r3, #8]
 8002be4:	23e0      	movs	r3, #224	; 0xe0
 8002be6:	01db      	lsls	r3, r3, #7
 8002be8:	4013      	ands	r3, r2
}
 8002bea:	0018      	movs	r0, r3
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	40021000 	.word	0x40021000

08002bf4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b088      	sub	sp, #32
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d101      	bne.n	8002c06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e2fe      	b.n	8003204 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	d100      	bne.n	8002c12 <HAL_RCC_OscConfig+0x1e>
 8002c10:	e07c      	b.n	8002d0c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c12:	4bc3      	ldr	r3, [pc, #780]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	2238      	movs	r2, #56	; 0x38
 8002c18:	4013      	ands	r3, r2
 8002c1a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c1c:	4bc0      	ldr	r3, [pc, #768]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002c1e:	68db      	ldr	r3, [r3, #12]
 8002c20:	2203      	movs	r2, #3
 8002c22:	4013      	ands	r3, r2
 8002c24:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002c26:	69bb      	ldr	r3, [r7, #24]
 8002c28:	2b10      	cmp	r3, #16
 8002c2a:	d102      	bne.n	8002c32 <HAL_RCC_OscConfig+0x3e>
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	2b03      	cmp	r3, #3
 8002c30:	d002      	beq.n	8002c38 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002c32:	69bb      	ldr	r3, [r7, #24]
 8002c34:	2b08      	cmp	r3, #8
 8002c36:	d10b      	bne.n	8002c50 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c38:	4bb9      	ldr	r3, [pc, #740]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	2380      	movs	r3, #128	; 0x80
 8002c3e:	029b      	lsls	r3, r3, #10
 8002c40:	4013      	ands	r3, r2
 8002c42:	d062      	beq.n	8002d0a <HAL_RCC_OscConfig+0x116>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d15e      	bne.n	8002d0a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	e2d9      	b.n	8003204 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	685a      	ldr	r2, [r3, #4]
 8002c54:	2380      	movs	r3, #128	; 0x80
 8002c56:	025b      	lsls	r3, r3, #9
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d107      	bne.n	8002c6c <HAL_RCC_OscConfig+0x78>
 8002c5c:	4bb0      	ldr	r3, [pc, #704]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002c5e:	681a      	ldr	r2, [r3, #0]
 8002c60:	4baf      	ldr	r3, [pc, #700]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002c62:	2180      	movs	r1, #128	; 0x80
 8002c64:	0249      	lsls	r1, r1, #9
 8002c66:	430a      	orrs	r2, r1
 8002c68:	601a      	str	r2, [r3, #0]
 8002c6a:	e020      	b.n	8002cae <HAL_RCC_OscConfig+0xba>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	685a      	ldr	r2, [r3, #4]
 8002c70:	23a0      	movs	r3, #160	; 0xa0
 8002c72:	02db      	lsls	r3, r3, #11
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d10e      	bne.n	8002c96 <HAL_RCC_OscConfig+0xa2>
 8002c78:	4ba9      	ldr	r3, [pc, #676]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	4ba8      	ldr	r3, [pc, #672]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002c7e:	2180      	movs	r1, #128	; 0x80
 8002c80:	02c9      	lsls	r1, r1, #11
 8002c82:	430a      	orrs	r2, r1
 8002c84:	601a      	str	r2, [r3, #0]
 8002c86:	4ba6      	ldr	r3, [pc, #664]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	4ba5      	ldr	r3, [pc, #660]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002c8c:	2180      	movs	r1, #128	; 0x80
 8002c8e:	0249      	lsls	r1, r1, #9
 8002c90:	430a      	orrs	r2, r1
 8002c92:	601a      	str	r2, [r3, #0]
 8002c94:	e00b      	b.n	8002cae <HAL_RCC_OscConfig+0xba>
 8002c96:	4ba2      	ldr	r3, [pc, #648]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	4ba1      	ldr	r3, [pc, #644]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002c9c:	49a1      	ldr	r1, [pc, #644]	; (8002f24 <HAL_RCC_OscConfig+0x330>)
 8002c9e:	400a      	ands	r2, r1
 8002ca0:	601a      	str	r2, [r3, #0]
 8002ca2:	4b9f      	ldr	r3, [pc, #636]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	4b9e      	ldr	r3, [pc, #632]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002ca8:	499f      	ldr	r1, [pc, #636]	; (8002f28 <HAL_RCC_OscConfig+0x334>)
 8002caa:	400a      	ands	r2, r1
 8002cac:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d014      	beq.n	8002ce0 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cb6:	f7fe fa23 	bl	8001100 <HAL_GetTick>
 8002cba:	0003      	movs	r3, r0
 8002cbc:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cbe:	e008      	b.n	8002cd2 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cc0:	f7fe fa1e 	bl	8001100 <HAL_GetTick>
 8002cc4:	0002      	movs	r2, r0
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	1ad3      	subs	r3, r2, r3
 8002cca:	2b64      	cmp	r3, #100	; 0x64
 8002ccc:	d901      	bls.n	8002cd2 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002cce:	2303      	movs	r3, #3
 8002cd0:	e298      	b.n	8003204 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cd2:	4b93      	ldr	r3, [pc, #588]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	2380      	movs	r3, #128	; 0x80
 8002cd8:	029b      	lsls	r3, r3, #10
 8002cda:	4013      	ands	r3, r2
 8002cdc:	d0f0      	beq.n	8002cc0 <HAL_RCC_OscConfig+0xcc>
 8002cde:	e015      	b.n	8002d0c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ce0:	f7fe fa0e 	bl	8001100 <HAL_GetTick>
 8002ce4:	0003      	movs	r3, r0
 8002ce6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ce8:	e008      	b.n	8002cfc <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cea:	f7fe fa09 	bl	8001100 <HAL_GetTick>
 8002cee:	0002      	movs	r2, r0
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	1ad3      	subs	r3, r2, r3
 8002cf4:	2b64      	cmp	r3, #100	; 0x64
 8002cf6:	d901      	bls.n	8002cfc <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002cf8:	2303      	movs	r3, #3
 8002cfa:	e283      	b.n	8003204 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002cfc:	4b88      	ldr	r3, [pc, #544]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	2380      	movs	r3, #128	; 0x80
 8002d02:	029b      	lsls	r3, r3, #10
 8002d04:	4013      	ands	r3, r2
 8002d06:	d1f0      	bne.n	8002cea <HAL_RCC_OscConfig+0xf6>
 8002d08:	e000      	b.n	8002d0c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d0a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2202      	movs	r2, #2
 8002d12:	4013      	ands	r3, r2
 8002d14:	d100      	bne.n	8002d18 <HAL_RCC_OscConfig+0x124>
 8002d16:	e099      	b.n	8002e4c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d18:	4b81      	ldr	r3, [pc, #516]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002d1a:	689b      	ldr	r3, [r3, #8]
 8002d1c:	2238      	movs	r2, #56	; 0x38
 8002d1e:	4013      	ands	r3, r2
 8002d20:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d22:	4b7f      	ldr	r3, [pc, #508]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002d24:	68db      	ldr	r3, [r3, #12]
 8002d26:	2203      	movs	r2, #3
 8002d28:	4013      	ands	r3, r2
 8002d2a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002d2c:	69bb      	ldr	r3, [r7, #24]
 8002d2e:	2b10      	cmp	r3, #16
 8002d30:	d102      	bne.n	8002d38 <HAL_RCC_OscConfig+0x144>
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	2b02      	cmp	r3, #2
 8002d36:	d002      	beq.n	8002d3e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002d38:	69bb      	ldr	r3, [r7, #24]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d135      	bne.n	8002daa <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d3e:	4b78      	ldr	r3, [pc, #480]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	2380      	movs	r3, #128	; 0x80
 8002d44:	00db      	lsls	r3, r3, #3
 8002d46:	4013      	ands	r3, r2
 8002d48:	d005      	beq.n	8002d56 <HAL_RCC_OscConfig+0x162>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	68db      	ldr	r3, [r3, #12]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d101      	bne.n	8002d56 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e256      	b.n	8003204 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d56:	4b72      	ldr	r3, [pc, #456]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	4a74      	ldr	r2, [pc, #464]	; (8002f2c <HAL_RCC_OscConfig+0x338>)
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	0019      	movs	r1, r3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	695b      	ldr	r3, [r3, #20]
 8002d64:	021a      	lsls	r2, r3, #8
 8002d66:	4b6e      	ldr	r3, [pc, #440]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002d68:	430a      	orrs	r2, r1
 8002d6a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d6c:	69bb      	ldr	r3, [r7, #24]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d112      	bne.n	8002d98 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002d72:	4b6b      	ldr	r3, [pc, #428]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a6e      	ldr	r2, [pc, #440]	; (8002f30 <HAL_RCC_OscConfig+0x33c>)
 8002d78:	4013      	ands	r3, r2
 8002d7a:	0019      	movs	r1, r3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	691a      	ldr	r2, [r3, #16]
 8002d80:	4b67      	ldr	r3, [pc, #412]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002d82:	430a      	orrs	r2, r1
 8002d84:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002d86:	4b66      	ldr	r3, [pc, #408]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	0adb      	lsrs	r3, r3, #11
 8002d8c:	2207      	movs	r2, #7
 8002d8e:	4013      	ands	r3, r2
 8002d90:	4a68      	ldr	r2, [pc, #416]	; (8002f34 <HAL_RCC_OscConfig+0x340>)
 8002d92:	40da      	lsrs	r2, r3
 8002d94:	4b68      	ldr	r3, [pc, #416]	; (8002f38 <HAL_RCC_OscConfig+0x344>)
 8002d96:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002d98:	4b68      	ldr	r3, [pc, #416]	; (8002f3c <HAL_RCC_OscConfig+0x348>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	0018      	movs	r0, r3
 8002d9e:	f7fe f953 	bl	8001048 <HAL_InitTick>
 8002da2:	1e03      	subs	r3, r0, #0
 8002da4:	d051      	beq.n	8002e4a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e22c      	b.n	8003204 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	68db      	ldr	r3, [r3, #12]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d030      	beq.n	8002e14 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002db2:	4b5b      	ldr	r3, [pc, #364]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a5e      	ldr	r2, [pc, #376]	; (8002f30 <HAL_RCC_OscConfig+0x33c>)
 8002db8:	4013      	ands	r3, r2
 8002dba:	0019      	movs	r1, r3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	691a      	ldr	r2, [r3, #16]
 8002dc0:	4b57      	ldr	r3, [pc, #348]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002dc2:	430a      	orrs	r2, r1
 8002dc4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002dc6:	4b56      	ldr	r3, [pc, #344]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	4b55      	ldr	r3, [pc, #340]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002dcc:	2180      	movs	r1, #128	; 0x80
 8002dce:	0049      	lsls	r1, r1, #1
 8002dd0:	430a      	orrs	r2, r1
 8002dd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dd4:	f7fe f994 	bl	8001100 <HAL_GetTick>
 8002dd8:	0003      	movs	r3, r0
 8002dda:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ddc:	e008      	b.n	8002df0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dde:	f7fe f98f 	bl	8001100 <HAL_GetTick>
 8002de2:	0002      	movs	r2, r0
 8002de4:	693b      	ldr	r3, [r7, #16]
 8002de6:	1ad3      	subs	r3, r2, r3
 8002de8:	2b02      	cmp	r3, #2
 8002dea:	d901      	bls.n	8002df0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002dec:	2303      	movs	r3, #3
 8002dee:	e209      	b.n	8003204 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002df0:	4b4b      	ldr	r3, [pc, #300]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	2380      	movs	r3, #128	; 0x80
 8002df6:	00db      	lsls	r3, r3, #3
 8002df8:	4013      	ands	r3, r2
 8002dfa:	d0f0      	beq.n	8002dde <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dfc:	4b48      	ldr	r3, [pc, #288]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	4a4a      	ldr	r2, [pc, #296]	; (8002f2c <HAL_RCC_OscConfig+0x338>)
 8002e02:	4013      	ands	r3, r2
 8002e04:	0019      	movs	r1, r3
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	695b      	ldr	r3, [r3, #20]
 8002e0a:	021a      	lsls	r2, r3, #8
 8002e0c:	4b44      	ldr	r3, [pc, #272]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002e0e:	430a      	orrs	r2, r1
 8002e10:	605a      	str	r2, [r3, #4]
 8002e12:	e01b      	b.n	8002e4c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002e14:	4b42      	ldr	r3, [pc, #264]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	4b41      	ldr	r3, [pc, #260]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002e1a:	4949      	ldr	r1, [pc, #292]	; (8002f40 <HAL_RCC_OscConfig+0x34c>)
 8002e1c:	400a      	ands	r2, r1
 8002e1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e20:	f7fe f96e 	bl	8001100 <HAL_GetTick>
 8002e24:	0003      	movs	r3, r0
 8002e26:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e28:	e008      	b.n	8002e3c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e2a:	f7fe f969 	bl	8001100 <HAL_GetTick>
 8002e2e:	0002      	movs	r2, r0
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	1ad3      	subs	r3, r2, r3
 8002e34:	2b02      	cmp	r3, #2
 8002e36:	d901      	bls.n	8002e3c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002e38:	2303      	movs	r3, #3
 8002e3a:	e1e3      	b.n	8003204 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e3c:	4b38      	ldr	r3, [pc, #224]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	2380      	movs	r3, #128	; 0x80
 8002e42:	00db      	lsls	r3, r3, #3
 8002e44:	4013      	ands	r3, r2
 8002e46:	d1f0      	bne.n	8002e2a <HAL_RCC_OscConfig+0x236>
 8002e48:	e000      	b.n	8002e4c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e4a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	2208      	movs	r2, #8
 8002e52:	4013      	ands	r3, r2
 8002e54:	d047      	beq.n	8002ee6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002e56:	4b32      	ldr	r3, [pc, #200]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	2238      	movs	r2, #56	; 0x38
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	2b18      	cmp	r3, #24
 8002e60:	d10a      	bne.n	8002e78 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002e62:	4b2f      	ldr	r3, [pc, #188]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002e64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e66:	2202      	movs	r2, #2
 8002e68:	4013      	ands	r3, r2
 8002e6a:	d03c      	beq.n	8002ee6 <HAL_RCC_OscConfig+0x2f2>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	699b      	ldr	r3, [r3, #24]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d138      	bne.n	8002ee6 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e1c5      	b.n	8003204 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	699b      	ldr	r3, [r3, #24]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d019      	beq.n	8002eb4 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002e80:	4b27      	ldr	r3, [pc, #156]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002e82:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002e84:	4b26      	ldr	r3, [pc, #152]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002e86:	2101      	movs	r1, #1
 8002e88:	430a      	orrs	r2, r1
 8002e8a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e8c:	f7fe f938 	bl	8001100 <HAL_GetTick>
 8002e90:	0003      	movs	r3, r0
 8002e92:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e94:	e008      	b.n	8002ea8 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e96:	f7fe f933 	bl	8001100 <HAL_GetTick>
 8002e9a:	0002      	movs	r2, r0
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	2b02      	cmp	r3, #2
 8002ea2:	d901      	bls.n	8002ea8 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002ea4:	2303      	movs	r3, #3
 8002ea6:	e1ad      	b.n	8003204 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ea8:	4b1d      	ldr	r3, [pc, #116]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002eaa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002eac:	2202      	movs	r2, #2
 8002eae:	4013      	ands	r3, r2
 8002eb0:	d0f1      	beq.n	8002e96 <HAL_RCC_OscConfig+0x2a2>
 8002eb2:	e018      	b.n	8002ee6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002eb4:	4b1a      	ldr	r3, [pc, #104]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002eb6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002eb8:	4b19      	ldr	r3, [pc, #100]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002eba:	2101      	movs	r1, #1
 8002ebc:	438a      	bics	r2, r1
 8002ebe:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ec0:	f7fe f91e 	bl	8001100 <HAL_GetTick>
 8002ec4:	0003      	movs	r3, r0
 8002ec6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ec8:	e008      	b.n	8002edc <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002eca:	f7fe f919 	bl	8001100 <HAL_GetTick>
 8002ece:	0002      	movs	r2, r0
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	1ad3      	subs	r3, r2, r3
 8002ed4:	2b02      	cmp	r3, #2
 8002ed6:	d901      	bls.n	8002edc <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002ed8:	2303      	movs	r3, #3
 8002eda:	e193      	b.n	8003204 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002edc:	4b10      	ldr	r3, [pc, #64]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002ede:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ee0:	2202      	movs	r2, #2
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	d1f1      	bne.n	8002eca <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	2204      	movs	r2, #4
 8002eec:	4013      	ands	r3, r2
 8002eee:	d100      	bne.n	8002ef2 <HAL_RCC_OscConfig+0x2fe>
 8002ef0:	e0c6      	b.n	8003080 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ef2:	231f      	movs	r3, #31
 8002ef4:	18fb      	adds	r3, r7, r3
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002efa:	4b09      	ldr	r3, [pc, #36]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002efc:	689b      	ldr	r3, [r3, #8]
 8002efe:	2238      	movs	r2, #56	; 0x38
 8002f00:	4013      	ands	r3, r2
 8002f02:	2b20      	cmp	r3, #32
 8002f04:	d11e      	bne.n	8002f44 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002f06:	4b06      	ldr	r3, [pc, #24]	; (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002f08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f0a:	2202      	movs	r2, #2
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	d100      	bne.n	8002f12 <HAL_RCC_OscConfig+0x31e>
 8002f10:	e0b6      	b.n	8003080 <HAL_RCC_OscConfig+0x48c>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	689b      	ldr	r3, [r3, #8]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d000      	beq.n	8002f1c <HAL_RCC_OscConfig+0x328>
 8002f1a:	e0b1      	b.n	8003080 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e171      	b.n	8003204 <HAL_RCC_OscConfig+0x610>
 8002f20:	40021000 	.word	0x40021000
 8002f24:	fffeffff 	.word	0xfffeffff
 8002f28:	fffbffff 	.word	0xfffbffff
 8002f2c:	ffff80ff 	.word	0xffff80ff
 8002f30:	ffffc7ff 	.word	0xffffc7ff
 8002f34:	00f42400 	.word	0x00f42400
 8002f38:	2000002c 	.word	0x2000002c
 8002f3c:	20000030 	.word	0x20000030
 8002f40:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002f44:	4bb1      	ldr	r3, [pc, #708]	; (800320c <HAL_RCC_OscConfig+0x618>)
 8002f46:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f48:	2380      	movs	r3, #128	; 0x80
 8002f4a:	055b      	lsls	r3, r3, #21
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	d101      	bne.n	8002f54 <HAL_RCC_OscConfig+0x360>
 8002f50:	2301      	movs	r3, #1
 8002f52:	e000      	b.n	8002f56 <HAL_RCC_OscConfig+0x362>
 8002f54:	2300      	movs	r3, #0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d011      	beq.n	8002f7e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002f5a:	4bac      	ldr	r3, [pc, #688]	; (800320c <HAL_RCC_OscConfig+0x618>)
 8002f5c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f5e:	4bab      	ldr	r3, [pc, #684]	; (800320c <HAL_RCC_OscConfig+0x618>)
 8002f60:	2180      	movs	r1, #128	; 0x80
 8002f62:	0549      	lsls	r1, r1, #21
 8002f64:	430a      	orrs	r2, r1
 8002f66:	63da      	str	r2, [r3, #60]	; 0x3c
 8002f68:	4ba8      	ldr	r3, [pc, #672]	; (800320c <HAL_RCC_OscConfig+0x618>)
 8002f6a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f6c:	2380      	movs	r3, #128	; 0x80
 8002f6e:	055b      	lsls	r3, r3, #21
 8002f70:	4013      	ands	r3, r2
 8002f72:	60fb      	str	r3, [r7, #12]
 8002f74:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002f76:	231f      	movs	r3, #31
 8002f78:	18fb      	adds	r3, r7, r3
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f7e:	4ba4      	ldr	r3, [pc, #656]	; (8003210 <HAL_RCC_OscConfig+0x61c>)
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	2380      	movs	r3, #128	; 0x80
 8002f84:	005b      	lsls	r3, r3, #1
 8002f86:	4013      	ands	r3, r2
 8002f88:	d11a      	bne.n	8002fc0 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f8a:	4ba1      	ldr	r3, [pc, #644]	; (8003210 <HAL_RCC_OscConfig+0x61c>)
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	4ba0      	ldr	r3, [pc, #640]	; (8003210 <HAL_RCC_OscConfig+0x61c>)
 8002f90:	2180      	movs	r1, #128	; 0x80
 8002f92:	0049      	lsls	r1, r1, #1
 8002f94:	430a      	orrs	r2, r1
 8002f96:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002f98:	f7fe f8b2 	bl	8001100 <HAL_GetTick>
 8002f9c:	0003      	movs	r3, r0
 8002f9e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fa0:	e008      	b.n	8002fb4 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fa2:	f7fe f8ad 	bl	8001100 <HAL_GetTick>
 8002fa6:	0002      	movs	r2, r0
 8002fa8:	693b      	ldr	r3, [r7, #16]
 8002faa:	1ad3      	subs	r3, r2, r3
 8002fac:	2b02      	cmp	r3, #2
 8002fae:	d901      	bls.n	8002fb4 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002fb0:	2303      	movs	r3, #3
 8002fb2:	e127      	b.n	8003204 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fb4:	4b96      	ldr	r3, [pc, #600]	; (8003210 <HAL_RCC_OscConfig+0x61c>)
 8002fb6:	681a      	ldr	r2, [r3, #0]
 8002fb8:	2380      	movs	r3, #128	; 0x80
 8002fba:	005b      	lsls	r3, r3, #1
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	d0f0      	beq.n	8002fa2 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d106      	bne.n	8002fd6 <HAL_RCC_OscConfig+0x3e2>
 8002fc8:	4b90      	ldr	r3, [pc, #576]	; (800320c <HAL_RCC_OscConfig+0x618>)
 8002fca:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002fcc:	4b8f      	ldr	r3, [pc, #572]	; (800320c <HAL_RCC_OscConfig+0x618>)
 8002fce:	2101      	movs	r1, #1
 8002fd0:	430a      	orrs	r2, r1
 8002fd2:	65da      	str	r2, [r3, #92]	; 0x5c
 8002fd4:	e01c      	b.n	8003010 <HAL_RCC_OscConfig+0x41c>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	2b05      	cmp	r3, #5
 8002fdc:	d10c      	bne.n	8002ff8 <HAL_RCC_OscConfig+0x404>
 8002fde:	4b8b      	ldr	r3, [pc, #556]	; (800320c <HAL_RCC_OscConfig+0x618>)
 8002fe0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002fe2:	4b8a      	ldr	r3, [pc, #552]	; (800320c <HAL_RCC_OscConfig+0x618>)
 8002fe4:	2104      	movs	r1, #4
 8002fe6:	430a      	orrs	r2, r1
 8002fe8:	65da      	str	r2, [r3, #92]	; 0x5c
 8002fea:	4b88      	ldr	r3, [pc, #544]	; (800320c <HAL_RCC_OscConfig+0x618>)
 8002fec:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002fee:	4b87      	ldr	r3, [pc, #540]	; (800320c <HAL_RCC_OscConfig+0x618>)
 8002ff0:	2101      	movs	r1, #1
 8002ff2:	430a      	orrs	r2, r1
 8002ff4:	65da      	str	r2, [r3, #92]	; 0x5c
 8002ff6:	e00b      	b.n	8003010 <HAL_RCC_OscConfig+0x41c>
 8002ff8:	4b84      	ldr	r3, [pc, #528]	; (800320c <HAL_RCC_OscConfig+0x618>)
 8002ffa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002ffc:	4b83      	ldr	r3, [pc, #524]	; (800320c <HAL_RCC_OscConfig+0x618>)
 8002ffe:	2101      	movs	r1, #1
 8003000:	438a      	bics	r2, r1
 8003002:	65da      	str	r2, [r3, #92]	; 0x5c
 8003004:	4b81      	ldr	r3, [pc, #516]	; (800320c <HAL_RCC_OscConfig+0x618>)
 8003006:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003008:	4b80      	ldr	r3, [pc, #512]	; (800320c <HAL_RCC_OscConfig+0x618>)
 800300a:	2104      	movs	r1, #4
 800300c:	438a      	bics	r2, r1
 800300e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d014      	beq.n	8003042 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003018:	f7fe f872 	bl	8001100 <HAL_GetTick>
 800301c:	0003      	movs	r3, r0
 800301e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003020:	e009      	b.n	8003036 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003022:	f7fe f86d 	bl	8001100 <HAL_GetTick>
 8003026:	0002      	movs	r2, r0
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	1ad3      	subs	r3, r2, r3
 800302c:	4a79      	ldr	r2, [pc, #484]	; (8003214 <HAL_RCC_OscConfig+0x620>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d901      	bls.n	8003036 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e0e6      	b.n	8003204 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003036:	4b75      	ldr	r3, [pc, #468]	; (800320c <HAL_RCC_OscConfig+0x618>)
 8003038:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800303a:	2202      	movs	r2, #2
 800303c:	4013      	ands	r3, r2
 800303e:	d0f0      	beq.n	8003022 <HAL_RCC_OscConfig+0x42e>
 8003040:	e013      	b.n	800306a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003042:	f7fe f85d 	bl	8001100 <HAL_GetTick>
 8003046:	0003      	movs	r3, r0
 8003048:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800304a:	e009      	b.n	8003060 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800304c:	f7fe f858 	bl	8001100 <HAL_GetTick>
 8003050:	0002      	movs	r2, r0
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	4a6f      	ldr	r2, [pc, #444]	; (8003214 <HAL_RCC_OscConfig+0x620>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d901      	bls.n	8003060 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 800305c:	2303      	movs	r3, #3
 800305e:	e0d1      	b.n	8003204 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003060:	4b6a      	ldr	r3, [pc, #424]	; (800320c <HAL_RCC_OscConfig+0x618>)
 8003062:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003064:	2202      	movs	r2, #2
 8003066:	4013      	ands	r3, r2
 8003068:	d1f0      	bne.n	800304c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800306a:	231f      	movs	r3, #31
 800306c:	18fb      	adds	r3, r7, r3
 800306e:	781b      	ldrb	r3, [r3, #0]
 8003070:	2b01      	cmp	r3, #1
 8003072:	d105      	bne.n	8003080 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003074:	4b65      	ldr	r3, [pc, #404]	; (800320c <HAL_RCC_OscConfig+0x618>)
 8003076:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003078:	4b64      	ldr	r3, [pc, #400]	; (800320c <HAL_RCC_OscConfig+0x618>)
 800307a:	4967      	ldr	r1, [pc, #412]	; (8003218 <HAL_RCC_OscConfig+0x624>)
 800307c:	400a      	ands	r2, r1
 800307e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	69db      	ldr	r3, [r3, #28]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d100      	bne.n	800308a <HAL_RCC_OscConfig+0x496>
 8003088:	e0bb      	b.n	8003202 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800308a:	4b60      	ldr	r3, [pc, #384]	; (800320c <HAL_RCC_OscConfig+0x618>)
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	2238      	movs	r2, #56	; 0x38
 8003090:	4013      	ands	r3, r2
 8003092:	2b10      	cmp	r3, #16
 8003094:	d100      	bne.n	8003098 <HAL_RCC_OscConfig+0x4a4>
 8003096:	e07b      	b.n	8003190 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	69db      	ldr	r3, [r3, #28]
 800309c:	2b02      	cmp	r3, #2
 800309e:	d156      	bne.n	800314e <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030a0:	4b5a      	ldr	r3, [pc, #360]	; (800320c <HAL_RCC_OscConfig+0x618>)
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	4b59      	ldr	r3, [pc, #356]	; (800320c <HAL_RCC_OscConfig+0x618>)
 80030a6:	495d      	ldr	r1, [pc, #372]	; (800321c <HAL_RCC_OscConfig+0x628>)
 80030a8:	400a      	ands	r2, r1
 80030aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030ac:	f7fe f828 	bl	8001100 <HAL_GetTick>
 80030b0:	0003      	movs	r3, r0
 80030b2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030b4:	e008      	b.n	80030c8 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030b6:	f7fe f823 	bl	8001100 <HAL_GetTick>
 80030ba:	0002      	movs	r2, r0
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	1ad3      	subs	r3, r2, r3
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d901      	bls.n	80030c8 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80030c4:	2303      	movs	r3, #3
 80030c6:	e09d      	b.n	8003204 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030c8:	4b50      	ldr	r3, [pc, #320]	; (800320c <HAL_RCC_OscConfig+0x618>)
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	2380      	movs	r3, #128	; 0x80
 80030ce:	049b      	lsls	r3, r3, #18
 80030d0:	4013      	ands	r3, r2
 80030d2:	d1f0      	bne.n	80030b6 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030d4:	4b4d      	ldr	r3, [pc, #308]	; (800320c <HAL_RCC_OscConfig+0x618>)
 80030d6:	68db      	ldr	r3, [r3, #12]
 80030d8:	4a51      	ldr	r2, [pc, #324]	; (8003220 <HAL_RCC_OscConfig+0x62c>)
 80030da:	4013      	ands	r3, r2
 80030dc:	0019      	movs	r1, r3
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a1a      	ldr	r2, [r3, #32]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e6:	431a      	orrs	r2, r3
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ec:	021b      	lsls	r3, r3, #8
 80030ee:	431a      	orrs	r2, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030f4:	431a      	orrs	r2, r3
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030fa:	431a      	orrs	r2, r3
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003100:	431a      	orrs	r2, r3
 8003102:	4b42      	ldr	r3, [pc, #264]	; (800320c <HAL_RCC_OscConfig+0x618>)
 8003104:	430a      	orrs	r2, r1
 8003106:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003108:	4b40      	ldr	r3, [pc, #256]	; (800320c <HAL_RCC_OscConfig+0x618>)
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	4b3f      	ldr	r3, [pc, #252]	; (800320c <HAL_RCC_OscConfig+0x618>)
 800310e:	2180      	movs	r1, #128	; 0x80
 8003110:	0449      	lsls	r1, r1, #17
 8003112:	430a      	orrs	r2, r1
 8003114:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003116:	4b3d      	ldr	r3, [pc, #244]	; (800320c <HAL_RCC_OscConfig+0x618>)
 8003118:	68da      	ldr	r2, [r3, #12]
 800311a:	4b3c      	ldr	r3, [pc, #240]	; (800320c <HAL_RCC_OscConfig+0x618>)
 800311c:	2180      	movs	r1, #128	; 0x80
 800311e:	0549      	lsls	r1, r1, #21
 8003120:	430a      	orrs	r2, r1
 8003122:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003124:	f7fd ffec 	bl	8001100 <HAL_GetTick>
 8003128:	0003      	movs	r3, r0
 800312a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800312c:	e008      	b.n	8003140 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800312e:	f7fd ffe7 	bl	8001100 <HAL_GetTick>
 8003132:	0002      	movs	r2, r0
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	1ad3      	subs	r3, r2, r3
 8003138:	2b02      	cmp	r3, #2
 800313a:	d901      	bls.n	8003140 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 800313c:	2303      	movs	r3, #3
 800313e:	e061      	b.n	8003204 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003140:	4b32      	ldr	r3, [pc, #200]	; (800320c <HAL_RCC_OscConfig+0x618>)
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	2380      	movs	r3, #128	; 0x80
 8003146:	049b      	lsls	r3, r3, #18
 8003148:	4013      	ands	r3, r2
 800314a:	d0f0      	beq.n	800312e <HAL_RCC_OscConfig+0x53a>
 800314c:	e059      	b.n	8003202 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800314e:	4b2f      	ldr	r3, [pc, #188]	; (800320c <HAL_RCC_OscConfig+0x618>)
 8003150:	681a      	ldr	r2, [r3, #0]
 8003152:	4b2e      	ldr	r3, [pc, #184]	; (800320c <HAL_RCC_OscConfig+0x618>)
 8003154:	4931      	ldr	r1, [pc, #196]	; (800321c <HAL_RCC_OscConfig+0x628>)
 8003156:	400a      	ands	r2, r1
 8003158:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800315a:	f7fd ffd1 	bl	8001100 <HAL_GetTick>
 800315e:	0003      	movs	r3, r0
 8003160:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003162:	e008      	b.n	8003176 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003164:	f7fd ffcc 	bl	8001100 <HAL_GetTick>
 8003168:	0002      	movs	r2, r0
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	1ad3      	subs	r3, r2, r3
 800316e:	2b02      	cmp	r3, #2
 8003170:	d901      	bls.n	8003176 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8003172:	2303      	movs	r3, #3
 8003174:	e046      	b.n	8003204 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003176:	4b25      	ldr	r3, [pc, #148]	; (800320c <HAL_RCC_OscConfig+0x618>)
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	2380      	movs	r3, #128	; 0x80
 800317c:	049b      	lsls	r3, r3, #18
 800317e:	4013      	ands	r3, r2
 8003180:	d1f0      	bne.n	8003164 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8003182:	4b22      	ldr	r3, [pc, #136]	; (800320c <HAL_RCC_OscConfig+0x618>)
 8003184:	68da      	ldr	r2, [r3, #12]
 8003186:	4b21      	ldr	r3, [pc, #132]	; (800320c <HAL_RCC_OscConfig+0x618>)
 8003188:	4926      	ldr	r1, [pc, #152]	; (8003224 <HAL_RCC_OscConfig+0x630>)
 800318a:	400a      	ands	r2, r1
 800318c:	60da      	str	r2, [r3, #12]
 800318e:	e038      	b.n	8003202 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	69db      	ldr	r3, [r3, #28]
 8003194:	2b01      	cmp	r3, #1
 8003196:	d101      	bne.n	800319c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	e033      	b.n	8003204 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800319c:	4b1b      	ldr	r3, [pc, #108]	; (800320c <HAL_RCC_OscConfig+0x618>)
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	2203      	movs	r2, #3
 80031a6:	401a      	ands	r2, r3
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6a1b      	ldr	r3, [r3, #32]
 80031ac:	429a      	cmp	r2, r3
 80031ae:	d126      	bne.n	80031fe <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	2270      	movs	r2, #112	; 0x70
 80031b4:	401a      	ands	r2, r3
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031ba:	429a      	cmp	r2, r3
 80031bc:	d11f      	bne.n	80031fe <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80031be:	697a      	ldr	r2, [r7, #20]
 80031c0:	23fe      	movs	r3, #254	; 0xfe
 80031c2:	01db      	lsls	r3, r3, #7
 80031c4:	401a      	ands	r2, r3
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031ca:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80031cc:	429a      	cmp	r2, r3
 80031ce:	d116      	bne.n	80031fe <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80031d0:	697a      	ldr	r2, [r7, #20]
 80031d2:	23f8      	movs	r3, #248	; 0xf8
 80031d4:	039b      	lsls	r3, r3, #14
 80031d6:	401a      	ands	r2, r3
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80031dc:	429a      	cmp	r2, r3
 80031de:	d10e      	bne.n	80031fe <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80031e0:	697a      	ldr	r2, [r7, #20]
 80031e2:	23e0      	movs	r3, #224	; 0xe0
 80031e4:	051b      	lsls	r3, r3, #20
 80031e6:	401a      	ands	r2, r3
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d106      	bne.n	80031fe <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	0f5b      	lsrs	r3, r3, #29
 80031f4:	075a      	lsls	r2, r3, #29
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80031fa:	429a      	cmp	r2, r3
 80031fc:	d001      	beq.n	8003202 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e000      	b.n	8003204 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8003202:	2300      	movs	r3, #0
}
 8003204:	0018      	movs	r0, r3
 8003206:	46bd      	mov	sp, r7
 8003208:	b008      	add	sp, #32
 800320a:	bd80      	pop	{r7, pc}
 800320c:	40021000 	.word	0x40021000
 8003210:	40007000 	.word	0x40007000
 8003214:	00001388 	.word	0x00001388
 8003218:	efffffff 	.word	0xefffffff
 800321c:	feffffff 	.word	0xfeffffff
 8003220:	11c1808c 	.word	0x11c1808c
 8003224:	eefefffc 	.word	0xeefefffc

08003228 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b084      	sub	sp, #16
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
 8003230:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d101      	bne.n	800323c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003238:	2301      	movs	r3, #1
 800323a:	e0e9      	b.n	8003410 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800323c:	4b76      	ldr	r3, [pc, #472]	; (8003418 <HAL_RCC_ClockConfig+0x1f0>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	2207      	movs	r2, #7
 8003242:	4013      	ands	r3, r2
 8003244:	683a      	ldr	r2, [r7, #0]
 8003246:	429a      	cmp	r2, r3
 8003248:	d91e      	bls.n	8003288 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800324a:	4b73      	ldr	r3, [pc, #460]	; (8003418 <HAL_RCC_ClockConfig+0x1f0>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	2207      	movs	r2, #7
 8003250:	4393      	bics	r3, r2
 8003252:	0019      	movs	r1, r3
 8003254:	4b70      	ldr	r3, [pc, #448]	; (8003418 <HAL_RCC_ClockConfig+0x1f0>)
 8003256:	683a      	ldr	r2, [r7, #0]
 8003258:	430a      	orrs	r2, r1
 800325a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800325c:	f7fd ff50 	bl	8001100 <HAL_GetTick>
 8003260:	0003      	movs	r3, r0
 8003262:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003264:	e009      	b.n	800327a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003266:	f7fd ff4b 	bl	8001100 <HAL_GetTick>
 800326a:	0002      	movs	r2, r0
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	1ad3      	subs	r3, r2, r3
 8003270:	4a6a      	ldr	r2, [pc, #424]	; (800341c <HAL_RCC_ClockConfig+0x1f4>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d901      	bls.n	800327a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003276:	2303      	movs	r3, #3
 8003278:	e0ca      	b.n	8003410 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800327a:	4b67      	ldr	r3, [pc, #412]	; (8003418 <HAL_RCC_ClockConfig+0x1f0>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	2207      	movs	r2, #7
 8003280:	4013      	ands	r3, r2
 8003282:	683a      	ldr	r2, [r7, #0]
 8003284:	429a      	cmp	r2, r3
 8003286:	d1ee      	bne.n	8003266 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	2202      	movs	r2, #2
 800328e:	4013      	ands	r3, r2
 8003290:	d015      	beq.n	80032be <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	2204      	movs	r2, #4
 8003298:	4013      	ands	r3, r2
 800329a:	d006      	beq.n	80032aa <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800329c:	4b60      	ldr	r3, [pc, #384]	; (8003420 <HAL_RCC_ClockConfig+0x1f8>)
 800329e:	689a      	ldr	r2, [r3, #8]
 80032a0:	4b5f      	ldr	r3, [pc, #380]	; (8003420 <HAL_RCC_ClockConfig+0x1f8>)
 80032a2:	21e0      	movs	r1, #224	; 0xe0
 80032a4:	01c9      	lsls	r1, r1, #7
 80032a6:	430a      	orrs	r2, r1
 80032a8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032aa:	4b5d      	ldr	r3, [pc, #372]	; (8003420 <HAL_RCC_ClockConfig+0x1f8>)
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	4a5d      	ldr	r2, [pc, #372]	; (8003424 <HAL_RCC_ClockConfig+0x1fc>)
 80032b0:	4013      	ands	r3, r2
 80032b2:	0019      	movs	r1, r3
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	689a      	ldr	r2, [r3, #8]
 80032b8:	4b59      	ldr	r3, [pc, #356]	; (8003420 <HAL_RCC_ClockConfig+0x1f8>)
 80032ba:	430a      	orrs	r2, r1
 80032bc:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	2201      	movs	r2, #1
 80032c4:	4013      	ands	r3, r2
 80032c6:	d057      	beq.n	8003378 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d107      	bne.n	80032e0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032d0:	4b53      	ldr	r3, [pc, #332]	; (8003420 <HAL_RCC_ClockConfig+0x1f8>)
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	2380      	movs	r3, #128	; 0x80
 80032d6:	029b      	lsls	r3, r3, #10
 80032d8:	4013      	ands	r3, r2
 80032da:	d12b      	bne.n	8003334 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80032dc:	2301      	movs	r3, #1
 80032de:	e097      	b.n	8003410 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	2b02      	cmp	r3, #2
 80032e6:	d107      	bne.n	80032f8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032e8:	4b4d      	ldr	r3, [pc, #308]	; (8003420 <HAL_RCC_ClockConfig+0x1f8>)
 80032ea:	681a      	ldr	r2, [r3, #0]
 80032ec:	2380      	movs	r3, #128	; 0x80
 80032ee:	049b      	lsls	r3, r3, #18
 80032f0:	4013      	ands	r3, r2
 80032f2:	d11f      	bne.n	8003334 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	e08b      	b.n	8003410 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d107      	bne.n	8003310 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003300:	4b47      	ldr	r3, [pc, #284]	; (8003420 <HAL_RCC_ClockConfig+0x1f8>)
 8003302:	681a      	ldr	r2, [r3, #0]
 8003304:	2380      	movs	r3, #128	; 0x80
 8003306:	00db      	lsls	r3, r3, #3
 8003308:	4013      	ands	r3, r2
 800330a:	d113      	bne.n	8003334 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	e07f      	b.n	8003410 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	2b03      	cmp	r3, #3
 8003316:	d106      	bne.n	8003326 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003318:	4b41      	ldr	r3, [pc, #260]	; (8003420 <HAL_RCC_ClockConfig+0x1f8>)
 800331a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800331c:	2202      	movs	r2, #2
 800331e:	4013      	ands	r3, r2
 8003320:	d108      	bne.n	8003334 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	e074      	b.n	8003410 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003326:	4b3e      	ldr	r3, [pc, #248]	; (8003420 <HAL_RCC_ClockConfig+0x1f8>)
 8003328:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800332a:	2202      	movs	r2, #2
 800332c:	4013      	ands	r3, r2
 800332e:	d101      	bne.n	8003334 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	e06d      	b.n	8003410 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003334:	4b3a      	ldr	r3, [pc, #232]	; (8003420 <HAL_RCC_ClockConfig+0x1f8>)
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	2207      	movs	r2, #7
 800333a:	4393      	bics	r3, r2
 800333c:	0019      	movs	r1, r3
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	685a      	ldr	r2, [r3, #4]
 8003342:	4b37      	ldr	r3, [pc, #220]	; (8003420 <HAL_RCC_ClockConfig+0x1f8>)
 8003344:	430a      	orrs	r2, r1
 8003346:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003348:	f7fd feda 	bl	8001100 <HAL_GetTick>
 800334c:	0003      	movs	r3, r0
 800334e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003350:	e009      	b.n	8003366 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003352:	f7fd fed5 	bl	8001100 <HAL_GetTick>
 8003356:	0002      	movs	r2, r0
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	1ad3      	subs	r3, r2, r3
 800335c:	4a2f      	ldr	r2, [pc, #188]	; (800341c <HAL_RCC_ClockConfig+0x1f4>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d901      	bls.n	8003366 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003362:	2303      	movs	r3, #3
 8003364:	e054      	b.n	8003410 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003366:	4b2e      	ldr	r3, [pc, #184]	; (8003420 <HAL_RCC_ClockConfig+0x1f8>)
 8003368:	689b      	ldr	r3, [r3, #8]
 800336a:	2238      	movs	r2, #56	; 0x38
 800336c:	401a      	ands	r2, r3
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	00db      	lsls	r3, r3, #3
 8003374:	429a      	cmp	r2, r3
 8003376:	d1ec      	bne.n	8003352 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003378:	4b27      	ldr	r3, [pc, #156]	; (8003418 <HAL_RCC_ClockConfig+0x1f0>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	2207      	movs	r2, #7
 800337e:	4013      	ands	r3, r2
 8003380:	683a      	ldr	r2, [r7, #0]
 8003382:	429a      	cmp	r2, r3
 8003384:	d21e      	bcs.n	80033c4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003386:	4b24      	ldr	r3, [pc, #144]	; (8003418 <HAL_RCC_ClockConfig+0x1f0>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	2207      	movs	r2, #7
 800338c:	4393      	bics	r3, r2
 800338e:	0019      	movs	r1, r3
 8003390:	4b21      	ldr	r3, [pc, #132]	; (8003418 <HAL_RCC_ClockConfig+0x1f0>)
 8003392:	683a      	ldr	r2, [r7, #0]
 8003394:	430a      	orrs	r2, r1
 8003396:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003398:	f7fd feb2 	bl	8001100 <HAL_GetTick>
 800339c:	0003      	movs	r3, r0
 800339e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80033a0:	e009      	b.n	80033b6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033a2:	f7fd fead 	bl	8001100 <HAL_GetTick>
 80033a6:	0002      	movs	r2, r0
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	1ad3      	subs	r3, r2, r3
 80033ac:	4a1b      	ldr	r2, [pc, #108]	; (800341c <HAL_RCC_ClockConfig+0x1f4>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d901      	bls.n	80033b6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e02c      	b.n	8003410 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80033b6:	4b18      	ldr	r3, [pc, #96]	; (8003418 <HAL_RCC_ClockConfig+0x1f0>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	2207      	movs	r2, #7
 80033bc:	4013      	ands	r3, r2
 80033be:	683a      	ldr	r2, [r7, #0]
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d1ee      	bne.n	80033a2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	2204      	movs	r2, #4
 80033ca:	4013      	ands	r3, r2
 80033cc:	d009      	beq.n	80033e2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80033ce:	4b14      	ldr	r3, [pc, #80]	; (8003420 <HAL_RCC_ClockConfig+0x1f8>)
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	4a15      	ldr	r2, [pc, #84]	; (8003428 <HAL_RCC_ClockConfig+0x200>)
 80033d4:	4013      	ands	r3, r2
 80033d6:	0019      	movs	r1, r3
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	68da      	ldr	r2, [r3, #12]
 80033dc:	4b10      	ldr	r3, [pc, #64]	; (8003420 <HAL_RCC_ClockConfig+0x1f8>)
 80033de:	430a      	orrs	r2, r1
 80033e0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80033e2:	f000 f829 	bl	8003438 <HAL_RCC_GetSysClockFreq>
 80033e6:	0001      	movs	r1, r0
 80033e8:	4b0d      	ldr	r3, [pc, #52]	; (8003420 <HAL_RCC_ClockConfig+0x1f8>)
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	0a1b      	lsrs	r3, r3, #8
 80033ee:	220f      	movs	r2, #15
 80033f0:	401a      	ands	r2, r3
 80033f2:	4b0e      	ldr	r3, [pc, #56]	; (800342c <HAL_RCC_ClockConfig+0x204>)
 80033f4:	0092      	lsls	r2, r2, #2
 80033f6:	58d3      	ldr	r3, [r2, r3]
 80033f8:	221f      	movs	r2, #31
 80033fa:	4013      	ands	r3, r2
 80033fc:	000a      	movs	r2, r1
 80033fe:	40da      	lsrs	r2, r3
 8003400:	4b0b      	ldr	r3, [pc, #44]	; (8003430 <HAL_RCC_ClockConfig+0x208>)
 8003402:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003404:	4b0b      	ldr	r3, [pc, #44]	; (8003434 <HAL_RCC_ClockConfig+0x20c>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	0018      	movs	r0, r3
 800340a:	f7fd fe1d 	bl	8001048 <HAL_InitTick>
 800340e:	0003      	movs	r3, r0
}
 8003410:	0018      	movs	r0, r3
 8003412:	46bd      	mov	sp, r7
 8003414:	b004      	add	sp, #16
 8003416:	bd80      	pop	{r7, pc}
 8003418:	40022000 	.word	0x40022000
 800341c:	00001388 	.word	0x00001388
 8003420:	40021000 	.word	0x40021000
 8003424:	fffff0ff 	.word	0xfffff0ff
 8003428:	ffff8fff 	.word	0xffff8fff
 800342c:	08005dcc 	.word	0x08005dcc
 8003430:	2000002c 	.word	0x2000002c
 8003434:	20000030 	.word	0x20000030

08003438 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b086      	sub	sp, #24
 800343c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800343e:	4b3c      	ldr	r3, [pc, #240]	; (8003530 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003440:	689b      	ldr	r3, [r3, #8]
 8003442:	2238      	movs	r2, #56	; 0x38
 8003444:	4013      	ands	r3, r2
 8003446:	d10f      	bne.n	8003468 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003448:	4b39      	ldr	r3, [pc, #228]	; (8003530 <HAL_RCC_GetSysClockFreq+0xf8>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	0adb      	lsrs	r3, r3, #11
 800344e:	2207      	movs	r2, #7
 8003450:	4013      	ands	r3, r2
 8003452:	2201      	movs	r2, #1
 8003454:	409a      	lsls	r2, r3
 8003456:	0013      	movs	r3, r2
 8003458:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800345a:	6839      	ldr	r1, [r7, #0]
 800345c:	4835      	ldr	r0, [pc, #212]	; (8003534 <HAL_RCC_GetSysClockFreq+0xfc>)
 800345e:	f7fc fe5b 	bl	8000118 <__udivsi3>
 8003462:	0003      	movs	r3, r0
 8003464:	613b      	str	r3, [r7, #16]
 8003466:	e05d      	b.n	8003524 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003468:	4b31      	ldr	r3, [pc, #196]	; (8003530 <HAL_RCC_GetSysClockFreq+0xf8>)
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	2238      	movs	r2, #56	; 0x38
 800346e:	4013      	ands	r3, r2
 8003470:	2b08      	cmp	r3, #8
 8003472:	d102      	bne.n	800347a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003474:	4b30      	ldr	r3, [pc, #192]	; (8003538 <HAL_RCC_GetSysClockFreq+0x100>)
 8003476:	613b      	str	r3, [r7, #16]
 8003478:	e054      	b.n	8003524 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800347a:	4b2d      	ldr	r3, [pc, #180]	; (8003530 <HAL_RCC_GetSysClockFreq+0xf8>)
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	2238      	movs	r2, #56	; 0x38
 8003480:	4013      	ands	r3, r2
 8003482:	2b10      	cmp	r3, #16
 8003484:	d138      	bne.n	80034f8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003486:	4b2a      	ldr	r3, [pc, #168]	; (8003530 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003488:	68db      	ldr	r3, [r3, #12]
 800348a:	2203      	movs	r2, #3
 800348c:	4013      	ands	r3, r2
 800348e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003490:	4b27      	ldr	r3, [pc, #156]	; (8003530 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003492:	68db      	ldr	r3, [r3, #12]
 8003494:	091b      	lsrs	r3, r3, #4
 8003496:	2207      	movs	r2, #7
 8003498:	4013      	ands	r3, r2
 800349a:	3301      	adds	r3, #1
 800349c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2b03      	cmp	r3, #3
 80034a2:	d10d      	bne.n	80034c0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80034a4:	68b9      	ldr	r1, [r7, #8]
 80034a6:	4824      	ldr	r0, [pc, #144]	; (8003538 <HAL_RCC_GetSysClockFreq+0x100>)
 80034a8:	f7fc fe36 	bl	8000118 <__udivsi3>
 80034ac:	0003      	movs	r3, r0
 80034ae:	0019      	movs	r1, r3
 80034b0:	4b1f      	ldr	r3, [pc, #124]	; (8003530 <HAL_RCC_GetSysClockFreq+0xf8>)
 80034b2:	68db      	ldr	r3, [r3, #12]
 80034b4:	0a1b      	lsrs	r3, r3, #8
 80034b6:	227f      	movs	r2, #127	; 0x7f
 80034b8:	4013      	ands	r3, r2
 80034ba:	434b      	muls	r3, r1
 80034bc:	617b      	str	r3, [r7, #20]
        break;
 80034be:	e00d      	b.n	80034dc <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80034c0:	68b9      	ldr	r1, [r7, #8]
 80034c2:	481c      	ldr	r0, [pc, #112]	; (8003534 <HAL_RCC_GetSysClockFreq+0xfc>)
 80034c4:	f7fc fe28 	bl	8000118 <__udivsi3>
 80034c8:	0003      	movs	r3, r0
 80034ca:	0019      	movs	r1, r3
 80034cc:	4b18      	ldr	r3, [pc, #96]	; (8003530 <HAL_RCC_GetSysClockFreq+0xf8>)
 80034ce:	68db      	ldr	r3, [r3, #12]
 80034d0:	0a1b      	lsrs	r3, r3, #8
 80034d2:	227f      	movs	r2, #127	; 0x7f
 80034d4:	4013      	ands	r3, r2
 80034d6:	434b      	muls	r3, r1
 80034d8:	617b      	str	r3, [r7, #20]
        break;
 80034da:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80034dc:	4b14      	ldr	r3, [pc, #80]	; (8003530 <HAL_RCC_GetSysClockFreq+0xf8>)
 80034de:	68db      	ldr	r3, [r3, #12]
 80034e0:	0f5b      	lsrs	r3, r3, #29
 80034e2:	2207      	movs	r2, #7
 80034e4:	4013      	ands	r3, r2
 80034e6:	3301      	adds	r3, #1
 80034e8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80034ea:	6879      	ldr	r1, [r7, #4]
 80034ec:	6978      	ldr	r0, [r7, #20]
 80034ee:	f7fc fe13 	bl	8000118 <__udivsi3>
 80034f2:	0003      	movs	r3, r0
 80034f4:	613b      	str	r3, [r7, #16]
 80034f6:	e015      	b.n	8003524 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80034f8:	4b0d      	ldr	r3, [pc, #52]	; (8003530 <HAL_RCC_GetSysClockFreq+0xf8>)
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	2238      	movs	r2, #56	; 0x38
 80034fe:	4013      	ands	r3, r2
 8003500:	2b20      	cmp	r3, #32
 8003502:	d103      	bne.n	800350c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003504:	2380      	movs	r3, #128	; 0x80
 8003506:	021b      	lsls	r3, r3, #8
 8003508:	613b      	str	r3, [r7, #16]
 800350a:	e00b      	b.n	8003524 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800350c:	4b08      	ldr	r3, [pc, #32]	; (8003530 <HAL_RCC_GetSysClockFreq+0xf8>)
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	2238      	movs	r2, #56	; 0x38
 8003512:	4013      	ands	r3, r2
 8003514:	2b18      	cmp	r3, #24
 8003516:	d103      	bne.n	8003520 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003518:	23fa      	movs	r3, #250	; 0xfa
 800351a:	01db      	lsls	r3, r3, #7
 800351c:	613b      	str	r3, [r7, #16]
 800351e:	e001      	b.n	8003524 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003520:	2300      	movs	r3, #0
 8003522:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003524:	693b      	ldr	r3, [r7, #16]
}
 8003526:	0018      	movs	r0, r3
 8003528:	46bd      	mov	sp, r7
 800352a:	b006      	add	sp, #24
 800352c:	bd80      	pop	{r7, pc}
 800352e:	46c0      	nop			; (mov r8, r8)
 8003530:	40021000 	.word	0x40021000
 8003534:	00f42400 	.word	0x00f42400
 8003538:	007a1200 	.word	0x007a1200

0800353c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003540:	4b02      	ldr	r3, [pc, #8]	; (800354c <HAL_RCC_GetHCLKFreq+0x10>)
 8003542:	681b      	ldr	r3, [r3, #0]
}
 8003544:	0018      	movs	r0, r3
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
 800354a:	46c0      	nop			; (mov r8, r8)
 800354c:	2000002c 	.word	0x2000002c

08003550 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003550:	b5b0      	push	{r4, r5, r7, lr}
 8003552:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003554:	f7ff fff2 	bl	800353c <HAL_RCC_GetHCLKFreq>
 8003558:	0004      	movs	r4, r0
 800355a:	f7ff fb3f 	bl	8002bdc <LL_RCC_GetAPB1Prescaler>
 800355e:	0003      	movs	r3, r0
 8003560:	0b1a      	lsrs	r2, r3, #12
 8003562:	4b05      	ldr	r3, [pc, #20]	; (8003578 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003564:	0092      	lsls	r2, r2, #2
 8003566:	58d3      	ldr	r3, [r2, r3]
 8003568:	221f      	movs	r2, #31
 800356a:	4013      	ands	r3, r2
 800356c:	40dc      	lsrs	r4, r3
 800356e:	0023      	movs	r3, r4
}
 8003570:	0018      	movs	r0, r3
 8003572:	46bd      	mov	sp, r7
 8003574:	bdb0      	pop	{r4, r5, r7, pc}
 8003576:	46c0      	nop			; (mov r8, r8)
 8003578:	08005e0c 	.word	0x08005e0c

0800357c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b086      	sub	sp, #24
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003584:	2313      	movs	r3, #19
 8003586:	18fb      	adds	r3, r7, r3
 8003588:	2200      	movs	r2, #0
 800358a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800358c:	2312      	movs	r3, #18
 800358e:	18fb      	adds	r3, r7, r3
 8003590:	2200      	movs	r2, #0
 8003592:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	2380      	movs	r3, #128	; 0x80
 800359a:	029b      	lsls	r3, r3, #10
 800359c:	4013      	ands	r3, r2
 800359e:	d100      	bne.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80035a0:	e0a3      	b.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035a2:	2011      	movs	r0, #17
 80035a4:	183b      	adds	r3, r7, r0
 80035a6:	2200      	movs	r2, #0
 80035a8:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035aa:	4ba5      	ldr	r3, [pc, #660]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80035ac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80035ae:	2380      	movs	r3, #128	; 0x80
 80035b0:	055b      	lsls	r3, r3, #21
 80035b2:	4013      	ands	r3, r2
 80035b4:	d110      	bne.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035b6:	4ba2      	ldr	r3, [pc, #648]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80035b8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80035ba:	4ba1      	ldr	r3, [pc, #644]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80035bc:	2180      	movs	r1, #128	; 0x80
 80035be:	0549      	lsls	r1, r1, #21
 80035c0:	430a      	orrs	r2, r1
 80035c2:	63da      	str	r2, [r3, #60]	; 0x3c
 80035c4:	4b9e      	ldr	r3, [pc, #632]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80035c6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80035c8:	2380      	movs	r3, #128	; 0x80
 80035ca:	055b      	lsls	r3, r3, #21
 80035cc:	4013      	ands	r3, r2
 80035ce:	60bb      	str	r3, [r7, #8]
 80035d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035d2:	183b      	adds	r3, r7, r0
 80035d4:	2201      	movs	r2, #1
 80035d6:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80035d8:	4b9a      	ldr	r3, [pc, #616]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	4b99      	ldr	r3, [pc, #612]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80035de:	2180      	movs	r1, #128	; 0x80
 80035e0:	0049      	lsls	r1, r1, #1
 80035e2:	430a      	orrs	r2, r1
 80035e4:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80035e6:	f7fd fd8b 	bl	8001100 <HAL_GetTick>
 80035ea:	0003      	movs	r3, r0
 80035ec:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80035ee:	e00b      	b.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035f0:	f7fd fd86 	bl	8001100 <HAL_GetTick>
 80035f4:	0002      	movs	r2, r0
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	1ad3      	subs	r3, r2, r3
 80035fa:	2b02      	cmp	r3, #2
 80035fc:	d904      	bls.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80035fe:	2313      	movs	r3, #19
 8003600:	18fb      	adds	r3, r7, r3
 8003602:	2203      	movs	r2, #3
 8003604:	701a      	strb	r2, [r3, #0]
        break;
 8003606:	e005      	b.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003608:	4b8e      	ldr	r3, [pc, #568]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800360a:	681a      	ldr	r2, [r3, #0]
 800360c:	2380      	movs	r3, #128	; 0x80
 800360e:	005b      	lsls	r3, r3, #1
 8003610:	4013      	ands	r3, r2
 8003612:	d0ed      	beq.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8003614:	2313      	movs	r3, #19
 8003616:	18fb      	adds	r3, r7, r3
 8003618:	781b      	ldrb	r3, [r3, #0]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d154      	bne.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800361e:	4b88      	ldr	r3, [pc, #544]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003620:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003622:	23c0      	movs	r3, #192	; 0xc0
 8003624:	009b      	lsls	r3, r3, #2
 8003626:	4013      	ands	r3, r2
 8003628:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d019      	beq.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003634:	697a      	ldr	r2, [r7, #20]
 8003636:	429a      	cmp	r2, r3
 8003638:	d014      	beq.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800363a:	4b81      	ldr	r3, [pc, #516]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800363c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800363e:	4a82      	ldr	r2, [pc, #520]	; (8003848 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003640:	4013      	ands	r3, r2
 8003642:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003644:	4b7e      	ldr	r3, [pc, #504]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003646:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003648:	4b7d      	ldr	r3, [pc, #500]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800364a:	2180      	movs	r1, #128	; 0x80
 800364c:	0249      	lsls	r1, r1, #9
 800364e:	430a      	orrs	r2, r1
 8003650:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003652:	4b7b      	ldr	r3, [pc, #492]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003654:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003656:	4b7a      	ldr	r3, [pc, #488]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003658:	497c      	ldr	r1, [pc, #496]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 800365a:	400a      	ands	r2, r1
 800365c:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800365e:	4b78      	ldr	r3, [pc, #480]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003660:	697a      	ldr	r2, [r7, #20]
 8003662:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	2201      	movs	r2, #1
 8003668:	4013      	ands	r3, r2
 800366a:	d016      	beq.n	800369a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800366c:	f7fd fd48 	bl	8001100 <HAL_GetTick>
 8003670:	0003      	movs	r3, r0
 8003672:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003674:	e00c      	b.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003676:	f7fd fd43 	bl	8001100 <HAL_GetTick>
 800367a:	0002      	movs	r2, r0
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	1ad3      	subs	r3, r2, r3
 8003680:	4a73      	ldr	r2, [pc, #460]	; (8003850 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d904      	bls.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8003686:	2313      	movs	r3, #19
 8003688:	18fb      	adds	r3, r7, r3
 800368a:	2203      	movs	r2, #3
 800368c:	701a      	strb	r2, [r3, #0]
            break;
 800368e:	e004      	b.n	800369a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003690:	4b6b      	ldr	r3, [pc, #428]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003692:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003694:	2202      	movs	r2, #2
 8003696:	4013      	ands	r3, r2
 8003698:	d0ed      	beq.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800369a:	2313      	movs	r3, #19
 800369c:	18fb      	adds	r3, r7, r3
 800369e:	781b      	ldrb	r3, [r3, #0]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d10a      	bne.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80036a4:	4b66      	ldr	r3, [pc, #408]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80036a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036a8:	4a67      	ldr	r2, [pc, #412]	; (8003848 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80036aa:	4013      	ands	r3, r2
 80036ac:	0019      	movs	r1, r3
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80036b2:	4b63      	ldr	r3, [pc, #396]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80036b4:	430a      	orrs	r2, r1
 80036b6:	65da      	str	r2, [r3, #92]	; 0x5c
 80036b8:	e00c      	b.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80036ba:	2312      	movs	r3, #18
 80036bc:	18fb      	adds	r3, r7, r3
 80036be:	2213      	movs	r2, #19
 80036c0:	18ba      	adds	r2, r7, r2
 80036c2:	7812      	ldrb	r2, [r2, #0]
 80036c4:	701a      	strb	r2, [r3, #0]
 80036c6:	e005      	b.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036c8:	2312      	movs	r3, #18
 80036ca:	18fb      	adds	r3, r7, r3
 80036cc:	2213      	movs	r2, #19
 80036ce:	18ba      	adds	r2, r7, r2
 80036d0:	7812      	ldrb	r2, [r2, #0]
 80036d2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80036d4:	2311      	movs	r3, #17
 80036d6:	18fb      	adds	r3, r7, r3
 80036d8:	781b      	ldrb	r3, [r3, #0]
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d105      	bne.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036de:	4b58      	ldr	r3, [pc, #352]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80036e0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80036e2:	4b57      	ldr	r3, [pc, #348]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80036e4:	495b      	ldr	r1, [pc, #364]	; (8003854 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80036e6:	400a      	ands	r2, r1
 80036e8:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	2201      	movs	r2, #1
 80036f0:	4013      	ands	r3, r2
 80036f2:	d009      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80036f4:	4b52      	ldr	r3, [pc, #328]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80036f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036f8:	2203      	movs	r2, #3
 80036fa:	4393      	bics	r3, r2
 80036fc:	0019      	movs	r1, r3
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	685a      	ldr	r2, [r3, #4]
 8003702:	4b4f      	ldr	r3, [pc, #316]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003704:	430a      	orrs	r2, r1
 8003706:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	2210      	movs	r2, #16
 800370e:	4013      	ands	r3, r2
 8003710:	d009      	beq.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003712:	4b4b      	ldr	r3, [pc, #300]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003714:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003716:	4a50      	ldr	r2, [pc, #320]	; (8003858 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8003718:	4013      	ands	r3, r2
 800371a:	0019      	movs	r1, r3
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	689a      	ldr	r2, [r3, #8]
 8003720:	4b47      	ldr	r3, [pc, #284]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003722:	430a      	orrs	r2, r1
 8003724:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	2380      	movs	r3, #128	; 0x80
 800372c:	009b      	lsls	r3, r3, #2
 800372e:	4013      	ands	r3, r2
 8003730:	d009      	beq.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003732:	4b43      	ldr	r3, [pc, #268]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003734:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003736:	4a49      	ldr	r2, [pc, #292]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003738:	4013      	ands	r3, r2
 800373a:	0019      	movs	r1, r3
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	695a      	ldr	r2, [r3, #20]
 8003740:	4b3f      	ldr	r3, [pc, #252]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003742:	430a      	orrs	r2, r1
 8003744:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681a      	ldr	r2, [r3, #0]
 800374a:	2380      	movs	r3, #128	; 0x80
 800374c:	00db      	lsls	r3, r3, #3
 800374e:	4013      	ands	r3, r2
 8003750:	d009      	beq.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003752:	4b3b      	ldr	r3, [pc, #236]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003754:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003756:	4a42      	ldr	r2, [pc, #264]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003758:	4013      	ands	r3, r2
 800375a:	0019      	movs	r1, r3
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	699a      	ldr	r2, [r3, #24]
 8003760:	4b37      	ldr	r3, [pc, #220]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003762:	430a      	orrs	r2, r1
 8003764:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	2220      	movs	r2, #32
 800376c:	4013      	ands	r3, r2
 800376e:	d009      	beq.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003770:	4b33      	ldr	r3, [pc, #204]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003772:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003774:	4a3b      	ldr	r2, [pc, #236]	; (8003864 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003776:	4013      	ands	r3, r2
 8003778:	0019      	movs	r1, r3
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	68da      	ldr	r2, [r3, #12]
 800377e:	4b30      	ldr	r3, [pc, #192]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003780:	430a      	orrs	r2, r1
 8003782:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	2380      	movs	r3, #128	; 0x80
 800378a:	01db      	lsls	r3, r3, #7
 800378c:	4013      	ands	r3, r2
 800378e:	d015      	beq.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003790:	4b2b      	ldr	r3, [pc, #172]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003792:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003794:	009b      	lsls	r3, r3, #2
 8003796:	0899      	lsrs	r1, r3, #2
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	69da      	ldr	r2, [r3, #28]
 800379c:	4b28      	ldr	r3, [pc, #160]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800379e:	430a      	orrs	r2, r1
 80037a0:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	69da      	ldr	r2, [r3, #28]
 80037a6:	2380      	movs	r3, #128	; 0x80
 80037a8:	05db      	lsls	r3, r3, #23
 80037aa:	429a      	cmp	r2, r3
 80037ac:	d106      	bne.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80037ae:	4b24      	ldr	r3, [pc, #144]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80037b0:	68da      	ldr	r2, [r3, #12]
 80037b2:	4b23      	ldr	r3, [pc, #140]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80037b4:	2180      	movs	r1, #128	; 0x80
 80037b6:	0249      	lsls	r1, r1, #9
 80037b8:	430a      	orrs	r2, r1
 80037ba:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	2380      	movs	r3, #128	; 0x80
 80037c2:	039b      	lsls	r3, r3, #14
 80037c4:	4013      	ands	r3, r2
 80037c6:	d016      	beq.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80037c8:	4b1d      	ldr	r3, [pc, #116]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80037ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037cc:	4a26      	ldr	r2, [pc, #152]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80037ce:	4013      	ands	r3, r2
 80037d0:	0019      	movs	r1, r3
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6a1a      	ldr	r2, [r3, #32]
 80037d6:	4b1a      	ldr	r3, [pc, #104]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80037d8:	430a      	orrs	r2, r1
 80037da:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6a1a      	ldr	r2, [r3, #32]
 80037e0:	2380      	movs	r3, #128	; 0x80
 80037e2:	03db      	lsls	r3, r3, #15
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d106      	bne.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80037e8:	4b15      	ldr	r3, [pc, #84]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80037ea:	68da      	ldr	r2, [r3, #12]
 80037ec:	4b14      	ldr	r3, [pc, #80]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80037ee:	2180      	movs	r1, #128	; 0x80
 80037f0:	0449      	lsls	r1, r1, #17
 80037f2:	430a      	orrs	r2, r1
 80037f4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	2380      	movs	r3, #128	; 0x80
 80037fc:	011b      	lsls	r3, r3, #4
 80037fe:	4013      	ands	r3, r2
 8003800:	d016      	beq.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8003802:	4b0f      	ldr	r3, [pc, #60]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003804:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003806:	4a19      	ldr	r2, [pc, #100]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003808:	4013      	ands	r3, r2
 800380a:	0019      	movs	r1, r3
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	691a      	ldr	r2, [r3, #16]
 8003810:	4b0b      	ldr	r3, [pc, #44]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003812:	430a      	orrs	r2, r1
 8003814:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	691a      	ldr	r2, [r3, #16]
 800381a:	2380      	movs	r3, #128	; 0x80
 800381c:	01db      	lsls	r3, r3, #7
 800381e:	429a      	cmp	r2, r3
 8003820:	d106      	bne.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003822:	4b07      	ldr	r3, [pc, #28]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003824:	68da      	ldr	r2, [r3, #12]
 8003826:	4b06      	ldr	r3, [pc, #24]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003828:	2180      	movs	r1, #128	; 0x80
 800382a:	0249      	lsls	r1, r1, #9
 800382c:	430a      	orrs	r2, r1
 800382e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8003830:	2312      	movs	r3, #18
 8003832:	18fb      	adds	r3, r7, r3
 8003834:	781b      	ldrb	r3, [r3, #0]
}
 8003836:	0018      	movs	r0, r3
 8003838:	46bd      	mov	sp, r7
 800383a:	b006      	add	sp, #24
 800383c:	bd80      	pop	{r7, pc}
 800383e:	46c0      	nop			; (mov r8, r8)
 8003840:	40021000 	.word	0x40021000
 8003844:	40007000 	.word	0x40007000
 8003848:	fffffcff 	.word	0xfffffcff
 800384c:	fffeffff 	.word	0xfffeffff
 8003850:	00001388 	.word	0x00001388
 8003854:	efffffff 	.word	0xefffffff
 8003858:	fffff3ff 	.word	0xfffff3ff
 800385c:	fff3ffff 	.word	0xfff3ffff
 8003860:	ffcfffff 	.word	0xffcfffff
 8003864:	ffffcfff 	.word	0xffffcfff
 8003868:	ffbfffff 	.word	0xffbfffff
 800386c:	ffff3fff 	.word	0xffff3fff

08003870 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003870:	b5b0      	push	{r4, r5, r7, lr}
 8003872:	b084      	sub	sp, #16
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003878:	230f      	movs	r3, #15
 800387a:	18fb      	adds	r3, r7, r3
 800387c:	2201      	movs	r2, #1
 800387e:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d100      	bne.n	8003888 <HAL_RTC_Init+0x18>
 8003886:	e08c      	b.n	80039a2 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2229      	movs	r2, #41	; 0x29
 800388c:	5c9b      	ldrb	r3, [r3, r2]
 800388e:	b2db      	uxtb	r3, r3
 8003890:	2b00      	cmp	r3, #0
 8003892:	d10b      	bne.n	80038ac <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2228      	movs	r2, #40	; 0x28
 8003898:	2100      	movs	r1, #0
 800389a:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2288      	movs	r2, #136	; 0x88
 80038a0:	0212      	lsls	r2, r2, #8
 80038a2:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	0018      	movs	r0, r3
 80038a8:	f7fd fa2a 	bl	8000d00 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2229      	movs	r2, #41	; 0x29
 80038b0:	2102      	movs	r1, #2
 80038b2:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	68db      	ldr	r3, [r3, #12]
 80038ba:	2210      	movs	r2, #16
 80038bc:	4013      	ands	r3, r2
 80038be:	2b10      	cmp	r3, #16
 80038c0:	d062      	beq.n	8003988 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	22ca      	movs	r2, #202	; 0xca
 80038c8:	625a      	str	r2, [r3, #36]	; 0x24
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2253      	movs	r2, #83	; 0x53
 80038d0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80038d2:	250f      	movs	r5, #15
 80038d4:	197c      	adds	r4, r7, r5
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	0018      	movs	r0, r3
 80038da:	f000 fb9c 	bl	8004016 <RTC_EnterInitMode>
 80038de:	0003      	movs	r3, r0
 80038e0:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 80038e2:	0028      	movs	r0, r5
 80038e4:	183b      	adds	r3, r7, r0
 80038e6:	781b      	ldrb	r3, [r3, #0]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d12c      	bne.n	8003946 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	699a      	ldr	r2, [r3, #24]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	492e      	ldr	r1, [pc, #184]	; (80039b0 <HAL_RTC_Init+0x140>)
 80038f8:	400a      	ands	r2, r1
 80038fa:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	6999      	ldr	r1, [r3, #24]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	689a      	ldr	r2, [r3, #8]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	695b      	ldr	r3, [r3, #20]
 800390a:	431a      	orrs	r2, r3
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	69db      	ldr	r3, [r3, #28]
 8003910:	431a      	orrs	r2, r3
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	430a      	orrs	r2, r1
 8003918:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	687a      	ldr	r2, [r7, #4]
 8003920:	6912      	ldr	r2, [r2, #16]
 8003922:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	6919      	ldr	r1, [r3, #16]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	68db      	ldr	r3, [r3, #12]
 800392e:	041a      	lsls	r2, r3, #16
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	430a      	orrs	r2, r1
 8003936:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8003938:	183c      	adds	r4, r7, r0
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	0018      	movs	r0, r3
 800393e:	f000 fbad 	bl	800409c <RTC_ExitInitMode>
 8003942:	0003      	movs	r3, r0
 8003944:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8003946:	230f      	movs	r3, #15
 8003948:	18fb      	adds	r3, r7, r3
 800394a:	781b      	ldrb	r3, [r3, #0]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d116      	bne.n	800397e <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	699a      	ldr	r2, [r3, #24]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	00d2      	lsls	r2, r2, #3
 800395c:	08d2      	lsrs	r2, r2, #3
 800395e:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	6999      	ldr	r1, [r3, #24]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6a1b      	ldr	r3, [r3, #32]
 800396e:	431a      	orrs	r2, r3
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	699b      	ldr	r3, [r3, #24]
 8003974:	431a      	orrs	r2, r3
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	430a      	orrs	r2, r1
 800397c:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	22ff      	movs	r2, #255	; 0xff
 8003984:	625a      	str	r2, [r3, #36]	; 0x24
 8003986:	e003      	b.n	8003990 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8003988:	230f      	movs	r3, #15
 800398a:	18fb      	adds	r3, r7, r3
 800398c:	2200      	movs	r2, #0
 800398e:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8003990:	230f      	movs	r3, #15
 8003992:	18fb      	adds	r3, r7, r3
 8003994:	781b      	ldrb	r3, [r3, #0]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d103      	bne.n	80039a2 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2229      	movs	r2, #41	; 0x29
 800399e:	2101      	movs	r1, #1
 80039a0:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 80039a2:	230f      	movs	r3, #15
 80039a4:	18fb      	adds	r3, r7, r3
 80039a6:	781b      	ldrb	r3, [r3, #0]
}
 80039a8:	0018      	movs	r0, r3
 80039aa:	46bd      	mov	sp, r7
 80039ac:	b004      	add	sp, #16
 80039ae:	bdb0      	pop	{r4, r5, r7, pc}
 80039b0:	fb8fffbf 	.word	0xfb8fffbf

080039b4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80039b4:	b5b0      	push	{r4, r5, r7, lr}
 80039b6:	b086      	sub	sp, #24
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	60f8      	str	r0, [r7, #12]
 80039bc:	60b9      	str	r1, [r7, #8]
 80039be:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	2228      	movs	r2, #40	; 0x28
 80039c4:	5c9b      	ldrb	r3, [r3, r2]
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d101      	bne.n	80039ce <HAL_RTC_SetTime+0x1a>
 80039ca:	2302      	movs	r3, #2
 80039cc:	e092      	b.n	8003af4 <HAL_RTC_SetTime+0x140>
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2228      	movs	r2, #40	; 0x28
 80039d2:	2101      	movs	r1, #1
 80039d4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	2229      	movs	r2, #41	; 0x29
 80039da:	2102      	movs	r1, #2
 80039dc:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	22ca      	movs	r2, #202	; 0xca
 80039e4:	625a      	str	r2, [r3, #36]	; 0x24
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	2253      	movs	r2, #83	; 0x53
 80039ec:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80039ee:	2513      	movs	r5, #19
 80039f0:	197c      	adds	r4, r7, r5
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	0018      	movs	r0, r3
 80039f6:	f000 fb0e 	bl	8004016 <RTC_EnterInitMode>
 80039fa:	0003      	movs	r3, r0
 80039fc:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 80039fe:	197b      	adds	r3, r7, r5
 8003a00:	781b      	ldrb	r3, [r3, #0]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d162      	bne.n	8003acc <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d125      	bne.n	8003a58 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	699b      	ldr	r3, [r3, #24]
 8003a12:	2240      	movs	r2, #64	; 0x40
 8003a14:	4013      	ands	r3, r2
 8003a16:	d102      	bne.n	8003a1e <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	781b      	ldrb	r3, [r3, #0]
 8003a22:	0018      	movs	r0, r3
 8003a24:	f000 fb7e 	bl	8004124 <RTC_ByteToBcd2>
 8003a28:	0003      	movs	r3, r0
 8003a2a:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	785b      	ldrb	r3, [r3, #1]
 8003a30:	0018      	movs	r0, r3
 8003a32:	f000 fb77 	bl	8004124 <RTC_ByteToBcd2>
 8003a36:	0003      	movs	r3, r0
 8003a38:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003a3a:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	789b      	ldrb	r3, [r3, #2]
 8003a40:	0018      	movs	r0, r3
 8003a42:	f000 fb6f 	bl	8004124 <RTC_ByteToBcd2>
 8003a46:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003a48:	0022      	movs	r2, r4
 8003a4a:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	78db      	ldrb	r3, [r3, #3]
 8003a50:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003a52:	4313      	orrs	r3, r2
 8003a54:	617b      	str	r3, [r7, #20]
 8003a56:	e017      	b.n	8003a88 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	699b      	ldr	r3, [r3, #24]
 8003a5e:	2240      	movs	r2, #64	; 0x40
 8003a60:	4013      	ands	r3, r2
 8003a62:	d102      	bne.n	8003a6a <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	2200      	movs	r2, #0
 8003a68:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	781b      	ldrb	r3, [r3, #0]
 8003a6e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	785b      	ldrb	r3, [r3, #1]
 8003a74:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003a76:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003a78:	68ba      	ldr	r2, [r7, #8]
 8003a7a:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003a7c:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	78db      	ldrb	r3, [r3, #3]
 8003a82:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003a84:	4313      	orrs	r3, r2
 8003a86:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	697a      	ldr	r2, [r7, #20]
 8003a8e:	491b      	ldr	r1, [pc, #108]	; (8003afc <HAL_RTC_SetTime+0x148>)
 8003a90:	400a      	ands	r2, r1
 8003a92:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	699a      	ldr	r2, [r3, #24]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4918      	ldr	r1, [pc, #96]	; (8003b00 <HAL_RTC_SetTime+0x14c>)
 8003aa0:	400a      	ands	r2, r1
 8003aa2:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	6999      	ldr	r1, [r3, #24]
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	68da      	ldr	r2, [r3, #12]
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	691b      	ldr	r3, [r3, #16]
 8003ab2:	431a      	orrs	r2, r3
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	430a      	orrs	r2, r1
 8003aba:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003abc:	2313      	movs	r3, #19
 8003abe:	18fc      	adds	r4, r7, r3
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	0018      	movs	r0, r3
 8003ac4:	f000 faea 	bl	800409c <RTC_ExitInitMode>
 8003ac8:	0003      	movs	r3, r0
 8003aca:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	22ff      	movs	r2, #255	; 0xff
 8003ad2:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 8003ad4:	2313      	movs	r3, #19
 8003ad6:	18fb      	adds	r3, r7, r3
 8003ad8:	781b      	ldrb	r3, [r3, #0]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d103      	bne.n	8003ae6 <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2229      	movs	r2, #41	; 0x29
 8003ae2:	2101      	movs	r1, #1
 8003ae4:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2228      	movs	r2, #40	; 0x28
 8003aea:	2100      	movs	r1, #0
 8003aec:	5499      	strb	r1, [r3, r2]

  return status;
 8003aee:	2313      	movs	r3, #19
 8003af0:	18fb      	adds	r3, r7, r3
 8003af2:	781b      	ldrb	r3, [r3, #0]
}
 8003af4:	0018      	movs	r0, r3
 8003af6:	46bd      	mov	sp, r7
 8003af8:	b006      	add	sp, #24
 8003afa:	bdb0      	pop	{r4, r5, r7, pc}
 8003afc:	007f7f7f 	.word	0x007f7f7f
 8003b00:	fffbffff 	.word	0xfffbffff

08003b04 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b086      	sub	sp, #24
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	60f8      	str	r0, [r7, #12]
 8003b0c:	60b9      	str	r1, [r7, #8]
 8003b0e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	689a      	ldr	r2, [r3, #8]
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	691b      	ldr	r3, [r3, #16]
 8003b20:	045b      	lsls	r3, r3, #17
 8003b22:	0c5a      	lsrs	r2, r3, #17
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a22      	ldr	r2, [pc, #136]	; (8003bb8 <HAL_RTC_GetTime+0xb4>)
 8003b30:	4013      	ands	r3, r2
 8003b32:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	0c1b      	lsrs	r3, r3, #16
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	223f      	movs	r2, #63	; 0x3f
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	b2da      	uxtb	r2, r3
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	0a1b      	lsrs	r3, r3, #8
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	227f      	movs	r2, #127	; 0x7f
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	b2da      	uxtb	r2, r3
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	b2db      	uxtb	r3, r3
 8003b58:	227f      	movs	r2, #127	; 0x7f
 8003b5a:	4013      	ands	r3, r2
 8003b5c:	b2da      	uxtb	r2, r3
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	0d9b      	lsrs	r3, r3, #22
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	2201      	movs	r2, #1
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	b2da      	uxtb	r2, r3
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d11a      	bne.n	8003bae <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	781b      	ldrb	r3, [r3, #0]
 8003b7c:	0018      	movs	r0, r3
 8003b7e:	f000 faf9 	bl	8004174 <RTC_Bcd2ToByte>
 8003b82:	0003      	movs	r3, r0
 8003b84:	001a      	movs	r2, r3
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	785b      	ldrb	r3, [r3, #1]
 8003b8e:	0018      	movs	r0, r3
 8003b90:	f000 faf0 	bl	8004174 <RTC_Bcd2ToByte>
 8003b94:	0003      	movs	r3, r0
 8003b96:	001a      	movs	r2, r3
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	789b      	ldrb	r3, [r3, #2]
 8003ba0:	0018      	movs	r0, r3
 8003ba2:	f000 fae7 	bl	8004174 <RTC_Bcd2ToByte>
 8003ba6:	0003      	movs	r3, r0
 8003ba8:	001a      	movs	r2, r3
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003bae:	2300      	movs	r3, #0
}
 8003bb0:	0018      	movs	r0, r3
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	b006      	add	sp, #24
 8003bb6:	bd80      	pop	{r7, pc}
 8003bb8:	007f7f7f 	.word	0x007f7f7f

08003bbc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003bbc:	b5b0      	push	{r4, r5, r7, lr}
 8003bbe:	b086      	sub	sp, #24
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	60f8      	str	r0, [r7, #12]
 8003bc4:	60b9      	str	r1, [r7, #8]
 8003bc6:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2228      	movs	r2, #40	; 0x28
 8003bcc:	5c9b      	ldrb	r3, [r3, r2]
 8003bce:	2b01      	cmp	r3, #1
 8003bd0:	d101      	bne.n	8003bd6 <HAL_RTC_SetDate+0x1a>
 8003bd2:	2302      	movs	r3, #2
 8003bd4:	e07e      	b.n	8003cd4 <HAL_RTC_SetDate+0x118>
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2228      	movs	r2, #40	; 0x28
 8003bda:	2101      	movs	r1, #1
 8003bdc:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2229      	movs	r2, #41	; 0x29
 8003be2:	2102      	movs	r1, #2
 8003be4:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d10e      	bne.n	8003c0a <HAL_RTC_SetDate+0x4e>
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	785b      	ldrb	r3, [r3, #1]
 8003bf0:	001a      	movs	r2, r3
 8003bf2:	2310      	movs	r3, #16
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	d008      	beq.n	8003c0a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	785b      	ldrb	r3, [r3, #1]
 8003bfc:	2210      	movs	r2, #16
 8003bfe:	4393      	bics	r3, r2
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	330a      	adds	r3, #10
 8003c04:	b2da      	uxtb	r2, r3
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d11c      	bne.n	8003c4a <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	78db      	ldrb	r3, [r3, #3]
 8003c14:	0018      	movs	r0, r3
 8003c16:	f000 fa85 	bl	8004124 <RTC_ByteToBcd2>
 8003c1a:	0003      	movs	r3, r0
 8003c1c:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	785b      	ldrb	r3, [r3, #1]
 8003c22:	0018      	movs	r0, r3
 8003c24:	f000 fa7e 	bl	8004124 <RTC_ByteToBcd2>
 8003c28:	0003      	movs	r3, r0
 8003c2a:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003c2c:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8003c2e:	68bb      	ldr	r3, [r7, #8]
 8003c30:	789b      	ldrb	r3, [r3, #2]
 8003c32:	0018      	movs	r0, r3
 8003c34:	f000 fa76 	bl	8004124 <RTC_ByteToBcd2>
 8003c38:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003c3a:	0022      	movs	r2, r4
 8003c3c:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	781b      	ldrb	r3, [r3, #0]
 8003c42:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003c44:	4313      	orrs	r3, r2
 8003c46:	617b      	str	r3, [r7, #20]
 8003c48:	e00e      	b.n	8003c68 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	78db      	ldrb	r3, [r3, #3]
 8003c4e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	785b      	ldrb	r3, [r3, #1]
 8003c54:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003c56:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8003c58:	68ba      	ldr	r2, [r7, #8]
 8003c5a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003c5c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	781b      	ldrb	r3, [r3, #0]
 8003c62:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003c64:	4313      	orrs	r3, r2
 8003c66:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	22ca      	movs	r2, #202	; 0xca
 8003c6e:	625a      	str	r2, [r3, #36]	; 0x24
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	2253      	movs	r2, #83	; 0x53
 8003c76:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003c78:	2513      	movs	r5, #19
 8003c7a:	197c      	adds	r4, r7, r5
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	0018      	movs	r0, r3
 8003c80:	f000 f9c9 	bl	8004016 <RTC_EnterInitMode>
 8003c84:	0003      	movs	r3, r0
 8003c86:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8003c88:	0028      	movs	r0, r5
 8003c8a:	183b      	adds	r3, r7, r0
 8003c8c:	781b      	ldrb	r3, [r3, #0]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d10c      	bne.n	8003cac <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	697a      	ldr	r2, [r7, #20]
 8003c98:	4910      	ldr	r1, [pc, #64]	; (8003cdc <HAL_RTC_SetDate+0x120>)
 8003c9a:	400a      	ands	r2, r1
 8003c9c:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003c9e:	183c      	adds	r4, r7, r0
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	0018      	movs	r0, r3
 8003ca4:	f000 f9fa 	bl	800409c <RTC_ExitInitMode>
 8003ca8:	0003      	movs	r3, r0
 8003caa:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	22ff      	movs	r2, #255	; 0xff
 8003cb2:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8003cb4:	2313      	movs	r3, #19
 8003cb6:	18fb      	adds	r3, r7, r3
 8003cb8:	781b      	ldrb	r3, [r3, #0]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d103      	bne.n	8003cc6 <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2229      	movs	r2, #41	; 0x29
 8003cc2:	2101      	movs	r1, #1
 8003cc4:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	2228      	movs	r2, #40	; 0x28
 8003cca:	2100      	movs	r1, #0
 8003ccc:	5499      	strb	r1, [r3, r2]

  return status;
 8003cce:	2313      	movs	r3, #19
 8003cd0:	18fb      	adds	r3, r7, r3
 8003cd2:	781b      	ldrb	r3, [r3, #0]
}
 8003cd4:	0018      	movs	r0, r3
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	b006      	add	sp, #24
 8003cda:	bdb0      	pop	{r4, r5, r7, pc}
 8003cdc:	00ffff3f 	.word	0x00ffff3f

08003ce0 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b086      	sub	sp, #24
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	60f8      	str	r0, [r7, #12]
 8003ce8:	60b9      	str	r1, [r7, #8]
 8003cea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	4a21      	ldr	r2, [pc, #132]	; (8003d78 <HAL_RTC_GetDate+0x98>)
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8003cf8:	697b      	ldr	r3, [r7, #20]
 8003cfa:	0c1b      	lsrs	r3, r3, #16
 8003cfc:	b2da      	uxtb	r2, r3
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8003d02:	697b      	ldr	r3, [r7, #20]
 8003d04:	0a1b      	lsrs	r3, r3, #8
 8003d06:	b2db      	uxtb	r3, r3
 8003d08:	221f      	movs	r2, #31
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	b2da      	uxtb	r2, r3
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8003d12:	697b      	ldr	r3, [r7, #20]
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	223f      	movs	r2, #63	; 0x3f
 8003d18:	4013      	ands	r3, r2
 8003d1a:	b2da      	uxtb	r2, r3
 8003d1c:	68bb      	ldr	r3, [r7, #8]
 8003d1e:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	0b5b      	lsrs	r3, r3, #13
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	2207      	movs	r2, #7
 8003d28:	4013      	ands	r3, r2
 8003d2a:	b2da      	uxtb	r2, r3
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d11a      	bne.n	8003d6c <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	78db      	ldrb	r3, [r3, #3]
 8003d3a:	0018      	movs	r0, r3
 8003d3c:	f000 fa1a 	bl	8004174 <RTC_Bcd2ToByte>
 8003d40:	0003      	movs	r3, r0
 8003d42:	001a      	movs	r2, r3
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	785b      	ldrb	r3, [r3, #1]
 8003d4c:	0018      	movs	r0, r3
 8003d4e:	f000 fa11 	bl	8004174 <RTC_Bcd2ToByte>
 8003d52:	0003      	movs	r3, r0
 8003d54:	001a      	movs	r2, r3
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	789b      	ldrb	r3, [r3, #2]
 8003d5e:	0018      	movs	r0, r3
 8003d60:	f000 fa08 	bl	8004174 <RTC_Bcd2ToByte>
 8003d64:	0003      	movs	r3, r0
 8003d66:	001a      	movs	r2, r3
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003d6c:	2300      	movs	r3, #0
}
 8003d6e:	0018      	movs	r0, r3
 8003d70:	46bd      	mov	sp, r7
 8003d72:	b006      	add	sp, #24
 8003d74:	bd80      	pop	{r7, pc}
 8003d76:	46c0      	nop			; (mov r8, r8)
 8003d78:	00ffff3f 	.word	0x00ffff3f

08003d7c <HAL_RTC_SetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8003d7c:	b590      	push	{r4, r7, lr}
 8003d7e:	b089      	sub	sp, #36	; 0x24
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	60f8      	str	r0, [r7, #12]
 8003d84:	60b9      	str	r1, [r7, #8]
 8003d86:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2228      	movs	r2, #40	; 0x28
 8003d8c:	5c9b      	ldrb	r3, [r3, r2]
 8003d8e:	2b01      	cmp	r3, #1
 8003d90:	d101      	bne.n	8003d96 <HAL_RTC_SetAlarm+0x1a>
 8003d92:	2302      	movs	r3, #2
 8003d94:	e10c      	b.n	8003fb0 <HAL_RTC_SetAlarm+0x234>
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2228      	movs	r2, #40	; 0x28
 8003d9a:	2101      	movs	r1, #1
 8003d9c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	2229      	movs	r2, #41	; 0x29
 8003da2:	2102      	movs	r1, #2
 8003da4:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d136      	bne.n	8003e1a <HAL_RTC_SetAlarm+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	699b      	ldr	r3, [r3, #24]
 8003db2:	2240      	movs	r2, #64	; 0x40
 8003db4:	4013      	ands	r3, r2
 8003db6:	d102      	bne.n	8003dbe <HAL_RTC_SetAlarm+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	781b      	ldrb	r3, [r3, #0]
 8003dc2:	0018      	movs	r0, r3
 8003dc4:	f000 f9ae 	bl	8004124 <RTC_ByteToBcd2>
 8003dc8:	0003      	movs	r3, r0
 8003dca:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	785b      	ldrb	r3, [r3, #1]
 8003dd0:	0018      	movs	r0, r3
 8003dd2:	f000 f9a7 	bl	8004124 <RTC_ByteToBcd2>
 8003dd6:	0003      	movs	r3, r0
 8003dd8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003dda:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	789b      	ldrb	r3, [r3, #2]
 8003de0:	0018      	movs	r0, r3
 8003de2:	f000 f99f 	bl	8004124 <RTC_ByteToBcd2>
 8003de6:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003de8:	0022      	movs	r2, r4
 8003dea:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	78db      	ldrb	r3, [r3, #3]
 8003df0:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003df2:	431a      	orrs	r2, r3
 8003df4:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	2220      	movs	r2, #32
 8003dfa:	5c9b      	ldrb	r3, [r3, r2]
 8003dfc:	0018      	movs	r0, r3
 8003dfe:	f000 f991 	bl	8004124 <RTC_ByteToBcd2>
 8003e02:	0003      	movs	r3, r0
 8003e04:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003e06:	0022      	movs	r2, r4
 8003e08:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003e0e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003e14:	4313      	orrs	r3, r2
 8003e16:	61fb      	str	r3, [r7, #28]
 8003e18:	e022      	b.n	8003e60 <HAL_RTC_SetAlarm+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	699b      	ldr	r3, [r3, #24]
 8003e20:	2240      	movs	r2, #64	; 0x40
 8003e22:	4013      	ands	r3, r2
 8003e24:	d102      	bne.n	8003e2c <HAL_RTC_SetAlarm+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003e26:	68bb      	ldr	r3, [r7, #8]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	781b      	ldrb	r3, [r3, #0]
 8003e30:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	785b      	ldrb	r3, [r3, #1]
 8003e36:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003e38:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003e3a:	68ba      	ldr	r2, [r7, #8]
 8003e3c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003e3e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	78db      	ldrb	r3, [r3, #3]
 8003e44:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003e46:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	2120      	movs	r1, #32
 8003e4c:	5c5b      	ldrb	r3, [r3, r1]
 8003e4e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003e50:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003e52:	68bb      	ldr	r3, [r7, #8]
 8003e54:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003e56:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	685a      	ldr	r2, [r3, #4]
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	699b      	ldr	r3, [r3, #24]
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	22ca      	movs	r2, #202	; 0xca
 8003e72:	625a      	str	r2, [r3, #36]	; 0x24
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2253      	movs	r2, #83	; 0x53
 8003e7a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e80:	2380      	movs	r3, #128	; 0x80
 8003e82:	005b      	lsls	r3, r3, #1
 8003e84:	429a      	cmp	r2, r3
 8003e86:	d143      	bne.n	8003f10 <HAL_RTC_SetAlarm+0x194>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	699a      	ldr	r2, [r3, #24]
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4949      	ldr	r1, [pc, #292]	; (8003fb8 <HAL_RTC_SetAlarm+0x23c>)
 8003e94:	400a      	ands	r2, r1
 8003e96:	619a      	str	r2, [r3, #24]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	699a      	ldr	r2, [r3, #24]
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4946      	ldr	r1, [pc, #280]	; (8003fbc <HAL_RTC_SetAlarm+0x240>)
 8003ea4:	400a      	ands	r2, r1
 8003ea6:	619a      	str	r2, [r3, #24]

    tickstart = HAL_GetTick();
 8003ea8:	f7fd f92a 	bl	8001100 <HAL_GetTick>
 8003eac:	0003      	movs	r3, r0
 8003eae:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8003eb0:	e016      	b.n	8003ee0 <HAL_RTC_SetAlarm+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003eb2:	f7fd f925 	bl	8001100 <HAL_GetTick>
 8003eb6:	0002      	movs	r2, r0
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	1ad2      	subs	r2, r2, r3
 8003ebc:	23fa      	movs	r3, #250	; 0xfa
 8003ebe:	009b      	lsls	r3, r3, #2
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d90d      	bls.n	8003ee0 <HAL_RTC_SetAlarm+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	22ff      	movs	r2, #255	; 0xff
 8003eca:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	2229      	movs	r2, #41	; 0x29
 8003ed0:	2103      	movs	r1, #3
 8003ed2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2228      	movs	r2, #40	; 0x28
 8003ed8:	2100      	movs	r1, #0
 8003eda:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003edc:	2303      	movs	r3, #3
 8003ede:	e067      	b.n	8003fb0 <HAL_RTC_SetAlarm+0x234>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	68db      	ldr	r3, [r3, #12]
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	4013      	ands	r3, r2
 8003eea:	d0e2      	beq.n	8003eb2 <HAL_RTC_SetAlarm+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	69fa      	ldr	r2, [r7, #28]
 8003ef2:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	69ba      	ldr	r2, [r7, #24]
 8003efa:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	699a      	ldr	r2, [r3, #24]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	2180      	movs	r1, #128	; 0x80
 8003f08:	0049      	lsls	r1, r1, #1
 8003f0a:	430a      	orrs	r2, r1
 8003f0c:	619a      	str	r2, [r3, #24]
 8003f0e:	e042      	b.n	8003f96 <HAL_RTC_SetAlarm+0x21a>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	699a      	ldr	r2, [r3, #24]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4929      	ldr	r1, [pc, #164]	; (8003fc0 <HAL_RTC_SetAlarm+0x244>)
 8003f1c:	400a      	ands	r2, r1
 8003f1e:	619a      	str	r2, [r3, #24]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	699a      	ldr	r2, [r3, #24]
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4926      	ldr	r1, [pc, #152]	; (8003fc4 <HAL_RTC_SetAlarm+0x248>)
 8003f2c:	400a      	ands	r2, r1
 8003f2e:	619a      	str	r2, [r3, #24]

    tickstart = HAL_GetTick();
 8003f30:	f7fd f8e6 	bl	8001100 <HAL_GetTick>
 8003f34:	0003      	movs	r3, r0
 8003f36:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8003f38:	e016      	b.n	8003f68 <HAL_RTC_SetAlarm+0x1ec>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003f3a:	f7fd f8e1 	bl	8001100 <HAL_GetTick>
 8003f3e:	0002      	movs	r2, r0
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	1ad2      	subs	r2, r2, r3
 8003f44:	23fa      	movs	r3, #250	; 0xfa
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d90d      	bls.n	8003f68 <HAL_RTC_SetAlarm+0x1ec>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	22ff      	movs	r2, #255	; 0xff
 8003f52:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2229      	movs	r2, #41	; 0x29
 8003f58:	2103      	movs	r1, #3
 8003f5a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2228      	movs	r2, #40	; 0x28
 8003f60:	2100      	movs	r1, #0
 8003f62:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003f64:	2303      	movs	r3, #3
 8003f66:	e023      	b.n	8003fb0 <HAL_RTC_SetAlarm+0x234>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	68db      	ldr	r3, [r3, #12]
 8003f6e:	2202      	movs	r2, #2
 8003f70:	4013      	ands	r3, r2
 8003f72:	d0e2      	beq.n	8003f3a <HAL_RTC_SetAlarm+0x1be>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	69fa      	ldr	r2, [r7, #28]
 8003f7a:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	69ba      	ldr	r2, [r7, #24]
 8003f82:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	699a      	ldr	r2, [r3, #24]
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	2180      	movs	r1, #128	; 0x80
 8003f90:	0089      	lsls	r1, r1, #2
 8003f92:	430a      	orrs	r2, r1
 8003f94:	619a      	str	r2, [r3, #24]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	22ff      	movs	r2, #255	; 0xff
 8003f9c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	2229      	movs	r2, #41	; 0x29
 8003fa2:	2101      	movs	r1, #1
 8003fa4:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2228      	movs	r2, #40	; 0x28
 8003faa:	2100      	movs	r1, #0
 8003fac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003fae:	2300      	movs	r3, #0
}
 8003fb0:	0018      	movs	r0, r3
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	b009      	add	sp, #36	; 0x24
 8003fb6:	bd90      	pop	{r4, r7, pc}
 8003fb8:	fffffeff 	.word	0xfffffeff
 8003fbc:	ffffefff 	.word	0xffffefff
 8003fc0:	fffffdff 	.word	0xfffffdff
 8003fc4:	ffffdfff 	.word	0xffffdfff

08003fc8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b084      	sub	sp, #16
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	68da      	ldr	r2, [r3, #12]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	21a0      	movs	r1, #160	; 0xa0
 8003fdc:	438a      	bics	r2, r1
 8003fde:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8003fe0:	f7fd f88e 	bl	8001100 <HAL_GetTick>
 8003fe4:	0003      	movs	r3, r0
 8003fe6:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8003fe8:	e00a      	b.n	8004000 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003fea:	f7fd f889 	bl	8001100 <HAL_GetTick>
 8003fee:	0002      	movs	r2, r0
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	1ad2      	subs	r2, r2, r3
 8003ff4:	23fa      	movs	r3, #250	; 0xfa
 8003ff6:	009b      	lsls	r3, r3, #2
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d901      	bls.n	8004000 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8003ffc:	2303      	movs	r3, #3
 8003ffe:	e006      	b.n	800400e <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	68db      	ldr	r3, [r3, #12]
 8004006:	2220      	movs	r2, #32
 8004008:	4013      	ands	r3, r2
 800400a:	d0ee      	beq.n	8003fea <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 800400c:	2300      	movs	r3, #0
}
 800400e:	0018      	movs	r0, r3
 8004010:	46bd      	mov	sp, r7
 8004012:	b004      	add	sp, #16
 8004014:	bd80      	pop	{r7, pc}

08004016 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8004016:	b580      	push	{r7, lr}
 8004018:	b084      	sub	sp, #16
 800401a:	af00      	add	r7, sp, #0
 800401c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 800401e:	230f      	movs	r3, #15
 8004020:	18fb      	adds	r3, r7, r3
 8004022:	2200      	movs	r2, #0
 8004024:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	68db      	ldr	r3, [r3, #12]
 800402c:	2240      	movs	r2, #64	; 0x40
 800402e:	4013      	ands	r3, r2
 8004030:	d12c      	bne.n	800408c <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	68da      	ldr	r2, [r3, #12]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	2180      	movs	r1, #128	; 0x80
 800403e:	430a      	orrs	r2, r1
 8004040:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004042:	f7fd f85d 	bl	8001100 <HAL_GetTick>
 8004046:	0003      	movs	r3, r0
 8004048:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800404a:	e014      	b.n	8004076 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 800404c:	f7fd f858 	bl	8001100 <HAL_GetTick>
 8004050:	0002      	movs	r2, r0
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	1ad2      	subs	r2, r2, r3
 8004056:	200f      	movs	r0, #15
 8004058:	183b      	adds	r3, r7, r0
 800405a:	1839      	adds	r1, r7, r0
 800405c:	7809      	ldrb	r1, [r1, #0]
 800405e:	7019      	strb	r1, [r3, #0]
 8004060:	23fa      	movs	r3, #250	; 0xfa
 8004062:	009b      	lsls	r3, r3, #2
 8004064:	429a      	cmp	r2, r3
 8004066:	d906      	bls.n	8004076 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8004068:	183b      	adds	r3, r7, r0
 800406a:	2203      	movs	r2, #3
 800406c:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2229      	movs	r2, #41	; 0x29
 8004072:	2103      	movs	r1, #3
 8004074:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	68db      	ldr	r3, [r3, #12]
 800407c:	2240      	movs	r2, #64	; 0x40
 800407e:	4013      	ands	r3, r2
 8004080:	d104      	bne.n	800408c <RTC_EnterInitMode+0x76>
 8004082:	230f      	movs	r3, #15
 8004084:	18fb      	adds	r3, r7, r3
 8004086:	781b      	ldrb	r3, [r3, #0]
 8004088:	2b03      	cmp	r3, #3
 800408a:	d1df      	bne.n	800404c <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800408c:	230f      	movs	r3, #15
 800408e:	18fb      	adds	r3, r7, r3
 8004090:	781b      	ldrb	r3, [r3, #0]
}
 8004092:	0018      	movs	r0, r3
 8004094:	46bd      	mov	sp, r7
 8004096:	b004      	add	sp, #16
 8004098:	bd80      	pop	{r7, pc}
	...

0800409c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800409c:	b590      	push	{r4, r7, lr}
 800409e:	b085      	sub	sp, #20
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040a4:	240f      	movs	r4, #15
 80040a6:	193b      	adds	r3, r7, r4
 80040a8:	2200      	movs	r2, #0
 80040aa:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80040ac:	4b1c      	ldr	r3, [pc, #112]	; (8004120 <RTC_ExitInitMode+0x84>)
 80040ae:	68da      	ldr	r2, [r3, #12]
 80040b0:	4b1b      	ldr	r3, [pc, #108]	; (8004120 <RTC_ExitInitMode+0x84>)
 80040b2:	2180      	movs	r1, #128	; 0x80
 80040b4:	438a      	bics	r2, r1
 80040b6:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80040b8:	4b19      	ldr	r3, [pc, #100]	; (8004120 <RTC_ExitInitMode+0x84>)
 80040ba:	699b      	ldr	r3, [r3, #24]
 80040bc:	2220      	movs	r2, #32
 80040be:	4013      	ands	r3, r2
 80040c0:	d10d      	bne.n	80040de <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	0018      	movs	r0, r3
 80040c6:	f7ff ff7f 	bl	8003fc8 <HAL_RTC_WaitForSynchro>
 80040ca:	1e03      	subs	r3, r0, #0
 80040cc:	d021      	beq.n	8004112 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2229      	movs	r2, #41	; 0x29
 80040d2:	2103      	movs	r1, #3
 80040d4:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80040d6:	193b      	adds	r3, r7, r4
 80040d8:	2203      	movs	r2, #3
 80040da:	701a      	strb	r2, [r3, #0]
 80040dc:	e019      	b.n	8004112 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80040de:	4b10      	ldr	r3, [pc, #64]	; (8004120 <RTC_ExitInitMode+0x84>)
 80040e0:	699a      	ldr	r2, [r3, #24]
 80040e2:	4b0f      	ldr	r3, [pc, #60]	; (8004120 <RTC_ExitInitMode+0x84>)
 80040e4:	2120      	movs	r1, #32
 80040e6:	438a      	bics	r2, r1
 80040e8:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	0018      	movs	r0, r3
 80040ee:	f7ff ff6b 	bl	8003fc8 <HAL_RTC_WaitForSynchro>
 80040f2:	1e03      	subs	r3, r0, #0
 80040f4:	d007      	beq.n	8004106 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2229      	movs	r2, #41	; 0x29
 80040fa:	2103      	movs	r1, #3
 80040fc:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80040fe:	230f      	movs	r3, #15
 8004100:	18fb      	adds	r3, r7, r3
 8004102:	2203      	movs	r2, #3
 8004104:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004106:	4b06      	ldr	r3, [pc, #24]	; (8004120 <RTC_ExitInitMode+0x84>)
 8004108:	699a      	ldr	r2, [r3, #24]
 800410a:	4b05      	ldr	r3, [pc, #20]	; (8004120 <RTC_ExitInitMode+0x84>)
 800410c:	2120      	movs	r1, #32
 800410e:	430a      	orrs	r2, r1
 8004110:	619a      	str	r2, [r3, #24]
  }

  return status;
 8004112:	230f      	movs	r3, #15
 8004114:	18fb      	adds	r3, r7, r3
 8004116:	781b      	ldrb	r3, [r3, #0]
}
 8004118:	0018      	movs	r0, r3
 800411a:	46bd      	mov	sp, r7
 800411c:	b005      	add	sp, #20
 800411e:	bd90      	pop	{r4, r7, pc}
 8004120:	40002800 	.word	0x40002800

08004124 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b084      	sub	sp, #16
 8004128:	af00      	add	r7, sp, #0
 800412a:	0002      	movs	r2, r0
 800412c:	1dfb      	adds	r3, r7, #7
 800412e:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8004130:	2300      	movs	r3, #0
 8004132:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8004134:	230b      	movs	r3, #11
 8004136:	18fb      	adds	r3, r7, r3
 8004138:	1dfa      	adds	r2, r7, #7
 800413a:	7812      	ldrb	r2, [r2, #0]
 800413c:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 800413e:	e008      	b.n	8004152 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	3301      	adds	r3, #1
 8004144:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8004146:	220b      	movs	r2, #11
 8004148:	18bb      	adds	r3, r7, r2
 800414a:	18ba      	adds	r2, r7, r2
 800414c:	7812      	ldrb	r2, [r2, #0]
 800414e:	3a0a      	subs	r2, #10
 8004150:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8004152:	210b      	movs	r1, #11
 8004154:	187b      	adds	r3, r7, r1
 8004156:	781b      	ldrb	r3, [r3, #0]
 8004158:	2b09      	cmp	r3, #9
 800415a:	d8f1      	bhi.n	8004140 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	b2db      	uxtb	r3, r3
 8004160:	011b      	lsls	r3, r3, #4
 8004162:	b2da      	uxtb	r2, r3
 8004164:	187b      	adds	r3, r7, r1
 8004166:	781b      	ldrb	r3, [r3, #0]
 8004168:	4313      	orrs	r3, r2
 800416a:	b2db      	uxtb	r3, r3
}
 800416c:	0018      	movs	r0, r3
 800416e:	46bd      	mov	sp, r7
 8004170:	b004      	add	sp, #16
 8004172:	bd80      	pop	{r7, pc}

08004174 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b084      	sub	sp, #16
 8004178:	af00      	add	r7, sp, #0
 800417a:	0002      	movs	r2, r0
 800417c:	1dfb      	adds	r3, r7, #7
 800417e:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8004180:	1dfb      	adds	r3, r7, #7
 8004182:	781b      	ldrb	r3, [r3, #0]
 8004184:	091b      	lsrs	r3, r3, #4
 8004186:	b2db      	uxtb	r3, r3
 8004188:	001a      	movs	r2, r3
 800418a:	0013      	movs	r3, r2
 800418c:	009b      	lsls	r3, r3, #2
 800418e:	189b      	adds	r3, r3, r2
 8004190:	005b      	lsls	r3, r3, #1
 8004192:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	b2da      	uxtb	r2, r3
 8004198:	1dfb      	adds	r3, r7, #7
 800419a:	781b      	ldrb	r3, [r3, #0]
 800419c:	210f      	movs	r1, #15
 800419e:	400b      	ands	r3, r1
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	18d3      	adds	r3, r2, r3
 80041a4:	b2db      	uxtb	r3, r3
}
 80041a6:	0018      	movs	r0, r3
 80041a8:	46bd      	mov	sp, r7
 80041aa:	b004      	add	sp, #16
 80041ac:	bd80      	pop	{r7, pc}
	...

080041b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b082      	sub	sp, #8
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d101      	bne.n	80041c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	e046      	b.n	8004250 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2288      	movs	r2, #136	; 0x88
 80041c6:	589b      	ldr	r3, [r3, r2]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d107      	bne.n	80041dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2284      	movs	r2, #132	; 0x84
 80041d0:	2100      	movs	r1, #0
 80041d2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	0018      	movs	r0, r3
 80041d8:	f7fc fdd0 	bl	8000d7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2288      	movs	r2, #136	; 0x88
 80041e0:	2124      	movs	r1, #36	; 0x24
 80041e2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	2101      	movs	r1, #1
 80041f0:	438a      	bics	r2, r1
 80041f2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	0018      	movs	r0, r3
 80041f8:	f000 f8cc 	bl	8004394 <UART_SetConfig>
 80041fc:	0003      	movs	r3, r0
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d101      	bne.n	8004206 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e024      	b.n	8004250 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800420a:	2b00      	cmp	r3, #0
 800420c:	d003      	beq.n	8004216 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	0018      	movs	r0, r3
 8004212:	f000 fb37 	bl	8004884 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	685a      	ldr	r2, [r3, #4]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	490d      	ldr	r1, [pc, #52]	; (8004258 <HAL_UART_Init+0xa8>)
 8004222:	400a      	ands	r2, r1
 8004224:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	689a      	ldr	r2, [r3, #8]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	212a      	movs	r1, #42	; 0x2a
 8004232:	438a      	bics	r2, r1
 8004234:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	681a      	ldr	r2, [r3, #0]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	2101      	movs	r1, #1
 8004242:	430a      	orrs	r2, r1
 8004244:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	0018      	movs	r0, r3
 800424a:	f000 fbcf 	bl	80049ec <UART_CheckIdleState>
 800424e:	0003      	movs	r3, r0
}
 8004250:	0018      	movs	r0, r3
 8004252:	46bd      	mov	sp, r7
 8004254:	b002      	add	sp, #8
 8004256:	bd80      	pop	{r7, pc}
 8004258:	ffffb7ff 	.word	0xffffb7ff

0800425c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b08a      	sub	sp, #40	; 0x28
 8004260:	af02      	add	r7, sp, #8
 8004262:	60f8      	str	r0, [r7, #12]
 8004264:	60b9      	str	r1, [r7, #8]
 8004266:	603b      	str	r3, [r7, #0]
 8004268:	1dbb      	adds	r3, r7, #6
 800426a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2288      	movs	r2, #136	; 0x88
 8004270:	589b      	ldr	r3, [r3, r2]
 8004272:	2b20      	cmp	r3, #32
 8004274:	d000      	beq.n	8004278 <HAL_UART_Transmit+0x1c>
 8004276:	e088      	b.n	800438a <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004278:	68bb      	ldr	r3, [r7, #8]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d003      	beq.n	8004286 <HAL_UART_Transmit+0x2a>
 800427e:	1dbb      	adds	r3, r7, #6
 8004280:	881b      	ldrh	r3, [r3, #0]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d101      	bne.n	800428a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	e080      	b.n	800438c <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	689a      	ldr	r2, [r3, #8]
 800428e:	2380      	movs	r3, #128	; 0x80
 8004290:	015b      	lsls	r3, r3, #5
 8004292:	429a      	cmp	r2, r3
 8004294:	d109      	bne.n	80042aa <HAL_UART_Transmit+0x4e>
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	691b      	ldr	r3, [r3, #16]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d105      	bne.n	80042aa <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	2201      	movs	r2, #1
 80042a2:	4013      	ands	r3, r2
 80042a4:	d001      	beq.n	80042aa <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	e070      	b.n	800438c <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	2290      	movs	r2, #144	; 0x90
 80042ae:	2100      	movs	r1, #0
 80042b0:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	2288      	movs	r2, #136	; 0x88
 80042b6:	2121      	movs	r1, #33	; 0x21
 80042b8:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80042ba:	f7fc ff21 	bl	8001100 <HAL_GetTick>
 80042be:	0003      	movs	r3, r0
 80042c0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	1dba      	adds	r2, r7, #6
 80042c6:	2154      	movs	r1, #84	; 0x54
 80042c8:	8812      	ldrh	r2, [r2, #0]
 80042ca:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	1dba      	adds	r2, r7, #6
 80042d0:	2156      	movs	r1, #86	; 0x56
 80042d2:	8812      	ldrh	r2, [r2, #0]
 80042d4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	689a      	ldr	r2, [r3, #8]
 80042da:	2380      	movs	r3, #128	; 0x80
 80042dc:	015b      	lsls	r3, r3, #5
 80042de:	429a      	cmp	r2, r3
 80042e0:	d108      	bne.n	80042f4 <HAL_UART_Transmit+0x98>
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	691b      	ldr	r3, [r3, #16]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d104      	bne.n	80042f4 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 80042ea:	2300      	movs	r3, #0
 80042ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	61bb      	str	r3, [r7, #24]
 80042f2:	e003      	b.n	80042fc <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80042f8:	2300      	movs	r3, #0
 80042fa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80042fc:	e02c      	b.n	8004358 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80042fe:	697a      	ldr	r2, [r7, #20]
 8004300:	68f8      	ldr	r0, [r7, #12]
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	9300      	str	r3, [sp, #0]
 8004306:	0013      	movs	r3, r2
 8004308:	2200      	movs	r2, #0
 800430a:	2180      	movs	r1, #128	; 0x80
 800430c:	f000 fbbc 	bl	8004a88 <UART_WaitOnFlagUntilTimeout>
 8004310:	1e03      	subs	r3, r0, #0
 8004312:	d001      	beq.n	8004318 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8004314:	2303      	movs	r3, #3
 8004316:	e039      	b.n	800438c <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8004318:	69fb      	ldr	r3, [r7, #28]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d10b      	bne.n	8004336 <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800431e:	69bb      	ldr	r3, [r7, #24]
 8004320:	881b      	ldrh	r3, [r3, #0]
 8004322:	001a      	movs	r2, r3
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	05d2      	lsls	r2, r2, #23
 800432a:	0dd2      	lsrs	r2, r2, #23
 800432c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800432e:	69bb      	ldr	r3, [r7, #24]
 8004330:	3302      	adds	r3, #2
 8004332:	61bb      	str	r3, [r7, #24]
 8004334:	e007      	b.n	8004346 <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004336:	69fb      	ldr	r3, [r7, #28]
 8004338:	781a      	ldrb	r2, [r3, #0]
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004340:	69fb      	ldr	r3, [r7, #28]
 8004342:	3301      	adds	r3, #1
 8004344:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2256      	movs	r2, #86	; 0x56
 800434a:	5a9b      	ldrh	r3, [r3, r2]
 800434c:	b29b      	uxth	r3, r3
 800434e:	3b01      	subs	r3, #1
 8004350:	b299      	uxth	r1, r3
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2256      	movs	r2, #86	; 0x56
 8004356:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2256      	movs	r2, #86	; 0x56
 800435c:	5a9b      	ldrh	r3, [r3, r2]
 800435e:	b29b      	uxth	r3, r3
 8004360:	2b00      	cmp	r3, #0
 8004362:	d1cc      	bne.n	80042fe <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004364:	697a      	ldr	r2, [r7, #20]
 8004366:	68f8      	ldr	r0, [r7, #12]
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	9300      	str	r3, [sp, #0]
 800436c:	0013      	movs	r3, r2
 800436e:	2200      	movs	r2, #0
 8004370:	2140      	movs	r1, #64	; 0x40
 8004372:	f000 fb89 	bl	8004a88 <UART_WaitOnFlagUntilTimeout>
 8004376:	1e03      	subs	r3, r0, #0
 8004378:	d001      	beq.n	800437e <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 800437a:	2303      	movs	r3, #3
 800437c:	e006      	b.n	800438c <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	2288      	movs	r2, #136	; 0x88
 8004382:	2120      	movs	r1, #32
 8004384:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8004386:	2300      	movs	r3, #0
 8004388:	e000      	b.n	800438c <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 800438a:	2302      	movs	r3, #2
  }
}
 800438c:	0018      	movs	r0, r3
 800438e:	46bd      	mov	sp, r7
 8004390:	b008      	add	sp, #32
 8004392:	bd80      	pop	{r7, pc}

08004394 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004394:	b5b0      	push	{r4, r5, r7, lr}
 8004396:	b090      	sub	sp, #64	; 0x40
 8004398:	af00      	add	r7, sp, #0
 800439a:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800439c:	231a      	movs	r3, #26
 800439e:	2220      	movs	r2, #32
 80043a0:	189b      	adds	r3, r3, r2
 80043a2:	19db      	adds	r3, r3, r7
 80043a4:	2200      	movs	r2, #0
 80043a6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80043a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043aa:	689a      	ldr	r2, [r3, #8]
 80043ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ae:	691b      	ldr	r3, [r3, #16]
 80043b0:	431a      	orrs	r2, r3
 80043b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b4:	695b      	ldr	r3, [r3, #20]
 80043b6:	431a      	orrs	r2, r3
 80043b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ba:	69db      	ldr	r3, [r3, #28]
 80043bc:	4313      	orrs	r3, r2
 80043be:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80043c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4ac4      	ldr	r2, [pc, #784]	; (80046d8 <UART_SetConfig+0x344>)
 80043c8:	4013      	ands	r3, r2
 80043ca:	0019      	movs	r1, r3
 80043cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043d2:	430b      	orrs	r3, r1
 80043d4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80043d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	4abf      	ldr	r2, [pc, #764]	; (80046dc <UART_SetConfig+0x348>)
 80043de:	4013      	ands	r3, r2
 80043e0:	0018      	movs	r0, r3
 80043e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043e4:	68d9      	ldr	r1, [r3, #12]
 80043e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	0003      	movs	r3, r0
 80043ec:	430b      	orrs	r3, r1
 80043ee:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80043f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f2:	699b      	ldr	r3, [r3, #24]
 80043f4:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80043f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4ab9      	ldr	r2, [pc, #740]	; (80046e0 <UART_SetConfig+0x34c>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d004      	beq.n	800440a <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004402:	6a1b      	ldr	r3, [r3, #32]
 8004404:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004406:	4313      	orrs	r3, r2
 8004408:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800440a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	689b      	ldr	r3, [r3, #8]
 8004410:	4ab4      	ldr	r2, [pc, #720]	; (80046e4 <UART_SetConfig+0x350>)
 8004412:	4013      	ands	r3, r2
 8004414:	0019      	movs	r1, r3
 8004416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004418:	681a      	ldr	r2, [r3, #0]
 800441a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800441c:	430b      	orrs	r3, r1
 800441e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004426:	220f      	movs	r2, #15
 8004428:	4393      	bics	r3, r2
 800442a:	0018      	movs	r0, r3
 800442c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800442e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	0003      	movs	r3, r0
 8004436:	430b      	orrs	r3, r1
 8004438:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800443a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4aaa      	ldr	r2, [pc, #680]	; (80046e8 <UART_SetConfig+0x354>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d131      	bne.n	80044a8 <UART_SetConfig+0x114>
 8004444:	4ba9      	ldr	r3, [pc, #676]	; (80046ec <UART_SetConfig+0x358>)
 8004446:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004448:	2203      	movs	r2, #3
 800444a:	4013      	ands	r3, r2
 800444c:	2b03      	cmp	r3, #3
 800444e:	d01d      	beq.n	800448c <UART_SetConfig+0xf8>
 8004450:	d823      	bhi.n	800449a <UART_SetConfig+0x106>
 8004452:	2b02      	cmp	r3, #2
 8004454:	d00c      	beq.n	8004470 <UART_SetConfig+0xdc>
 8004456:	d820      	bhi.n	800449a <UART_SetConfig+0x106>
 8004458:	2b00      	cmp	r3, #0
 800445a:	d002      	beq.n	8004462 <UART_SetConfig+0xce>
 800445c:	2b01      	cmp	r3, #1
 800445e:	d00e      	beq.n	800447e <UART_SetConfig+0xea>
 8004460:	e01b      	b.n	800449a <UART_SetConfig+0x106>
 8004462:	231b      	movs	r3, #27
 8004464:	2220      	movs	r2, #32
 8004466:	189b      	adds	r3, r3, r2
 8004468:	19db      	adds	r3, r3, r7
 800446a:	2200      	movs	r2, #0
 800446c:	701a      	strb	r2, [r3, #0]
 800446e:	e071      	b.n	8004554 <UART_SetConfig+0x1c0>
 8004470:	231b      	movs	r3, #27
 8004472:	2220      	movs	r2, #32
 8004474:	189b      	adds	r3, r3, r2
 8004476:	19db      	adds	r3, r3, r7
 8004478:	2202      	movs	r2, #2
 800447a:	701a      	strb	r2, [r3, #0]
 800447c:	e06a      	b.n	8004554 <UART_SetConfig+0x1c0>
 800447e:	231b      	movs	r3, #27
 8004480:	2220      	movs	r2, #32
 8004482:	189b      	adds	r3, r3, r2
 8004484:	19db      	adds	r3, r3, r7
 8004486:	2204      	movs	r2, #4
 8004488:	701a      	strb	r2, [r3, #0]
 800448a:	e063      	b.n	8004554 <UART_SetConfig+0x1c0>
 800448c:	231b      	movs	r3, #27
 800448e:	2220      	movs	r2, #32
 8004490:	189b      	adds	r3, r3, r2
 8004492:	19db      	adds	r3, r3, r7
 8004494:	2208      	movs	r2, #8
 8004496:	701a      	strb	r2, [r3, #0]
 8004498:	e05c      	b.n	8004554 <UART_SetConfig+0x1c0>
 800449a:	231b      	movs	r3, #27
 800449c:	2220      	movs	r2, #32
 800449e:	189b      	adds	r3, r3, r2
 80044a0:	19db      	adds	r3, r3, r7
 80044a2:	2210      	movs	r2, #16
 80044a4:	701a      	strb	r2, [r3, #0]
 80044a6:	e055      	b.n	8004554 <UART_SetConfig+0x1c0>
 80044a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a90      	ldr	r2, [pc, #576]	; (80046f0 <UART_SetConfig+0x35c>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d106      	bne.n	80044c0 <UART_SetConfig+0x12c>
 80044b2:	231b      	movs	r3, #27
 80044b4:	2220      	movs	r2, #32
 80044b6:	189b      	adds	r3, r3, r2
 80044b8:	19db      	adds	r3, r3, r7
 80044ba:	2200      	movs	r2, #0
 80044bc:	701a      	strb	r2, [r3, #0]
 80044be:	e049      	b.n	8004554 <UART_SetConfig+0x1c0>
 80044c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a86      	ldr	r2, [pc, #536]	; (80046e0 <UART_SetConfig+0x34c>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d13e      	bne.n	8004548 <UART_SetConfig+0x1b4>
 80044ca:	4b88      	ldr	r3, [pc, #544]	; (80046ec <UART_SetConfig+0x358>)
 80044cc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80044ce:	23c0      	movs	r3, #192	; 0xc0
 80044d0:	011b      	lsls	r3, r3, #4
 80044d2:	4013      	ands	r3, r2
 80044d4:	22c0      	movs	r2, #192	; 0xc0
 80044d6:	0112      	lsls	r2, r2, #4
 80044d8:	4293      	cmp	r3, r2
 80044da:	d027      	beq.n	800452c <UART_SetConfig+0x198>
 80044dc:	22c0      	movs	r2, #192	; 0xc0
 80044de:	0112      	lsls	r2, r2, #4
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d82a      	bhi.n	800453a <UART_SetConfig+0x1a6>
 80044e4:	2280      	movs	r2, #128	; 0x80
 80044e6:	0112      	lsls	r2, r2, #4
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d011      	beq.n	8004510 <UART_SetConfig+0x17c>
 80044ec:	2280      	movs	r2, #128	; 0x80
 80044ee:	0112      	lsls	r2, r2, #4
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d822      	bhi.n	800453a <UART_SetConfig+0x1a6>
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d004      	beq.n	8004502 <UART_SetConfig+0x16e>
 80044f8:	2280      	movs	r2, #128	; 0x80
 80044fa:	00d2      	lsls	r2, r2, #3
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d00e      	beq.n	800451e <UART_SetConfig+0x18a>
 8004500:	e01b      	b.n	800453a <UART_SetConfig+0x1a6>
 8004502:	231b      	movs	r3, #27
 8004504:	2220      	movs	r2, #32
 8004506:	189b      	adds	r3, r3, r2
 8004508:	19db      	adds	r3, r3, r7
 800450a:	2200      	movs	r2, #0
 800450c:	701a      	strb	r2, [r3, #0]
 800450e:	e021      	b.n	8004554 <UART_SetConfig+0x1c0>
 8004510:	231b      	movs	r3, #27
 8004512:	2220      	movs	r2, #32
 8004514:	189b      	adds	r3, r3, r2
 8004516:	19db      	adds	r3, r3, r7
 8004518:	2202      	movs	r2, #2
 800451a:	701a      	strb	r2, [r3, #0]
 800451c:	e01a      	b.n	8004554 <UART_SetConfig+0x1c0>
 800451e:	231b      	movs	r3, #27
 8004520:	2220      	movs	r2, #32
 8004522:	189b      	adds	r3, r3, r2
 8004524:	19db      	adds	r3, r3, r7
 8004526:	2204      	movs	r2, #4
 8004528:	701a      	strb	r2, [r3, #0]
 800452a:	e013      	b.n	8004554 <UART_SetConfig+0x1c0>
 800452c:	231b      	movs	r3, #27
 800452e:	2220      	movs	r2, #32
 8004530:	189b      	adds	r3, r3, r2
 8004532:	19db      	adds	r3, r3, r7
 8004534:	2208      	movs	r2, #8
 8004536:	701a      	strb	r2, [r3, #0]
 8004538:	e00c      	b.n	8004554 <UART_SetConfig+0x1c0>
 800453a:	231b      	movs	r3, #27
 800453c:	2220      	movs	r2, #32
 800453e:	189b      	adds	r3, r3, r2
 8004540:	19db      	adds	r3, r3, r7
 8004542:	2210      	movs	r2, #16
 8004544:	701a      	strb	r2, [r3, #0]
 8004546:	e005      	b.n	8004554 <UART_SetConfig+0x1c0>
 8004548:	231b      	movs	r3, #27
 800454a:	2220      	movs	r2, #32
 800454c:	189b      	adds	r3, r3, r2
 800454e:	19db      	adds	r3, r3, r7
 8004550:	2210      	movs	r2, #16
 8004552:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a61      	ldr	r2, [pc, #388]	; (80046e0 <UART_SetConfig+0x34c>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d000      	beq.n	8004560 <UART_SetConfig+0x1cc>
 800455e:	e092      	b.n	8004686 <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004560:	231b      	movs	r3, #27
 8004562:	2220      	movs	r2, #32
 8004564:	189b      	adds	r3, r3, r2
 8004566:	19db      	adds	r3, r3, r7
 8004568:	781b      	ldrb	r3, [r3, #0]
 800456a:	2b08      	cmp	r3, #8
 800456c:	d015      	beq.n	800459a <UART_SetConfig+0x206>
 800456e:	dc18      	bgt.n	80045a2 <UART_SetConfig+0x20e>
 8004570:	2b04      	cmp	r3, #4
 8004572:	d00d      	beq.n	8004590 <UART_SetConfig+0x1fc>
 8004574:	dc15      	bgt.n	80045a2 <UART_SetConfig+0x20e>
 8004576:	2b00      	cmp	r3, #0
 8004578:	d002      	beq.n	8004580 <UART_SetConfig+0x1ec>
 800457a:	2b02      	cmp	r3, #2
 800457c:	d005      	beq.n	800458a <UART_SetConfig+0x1f6>
 800457e:	e010      	b.n	80045a2 <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004580:	f7fe ffe6 	bl	8003550 <HAL_RCC_GetPCLK1Freq>
 8004584:	0003      	movs	r3, r0
 8004586:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004588:	e014      	b.n	80045b4 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800458a:	4b5a      	ldr	r3, [pc, #360]	; (80046f4 <UART_SetConfig+0x360>)
 800458c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800458e:	e011      	b.n	80045b4 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004590:	f7fe ff52 	bl	8003438 <HAL_RCC_GetSysClockFreq>
 8004594:	0003      	movs	r3, r0
 8004596:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004598:	e00c      	b.n	80045b4 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800459a:	2380      	movs	r3, #128	; 0x80
 800459c:	021b      	lsls	r3, r3, #8
 800459e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80045a0:	e008      	b.n	80045b4 <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 80045a2:	2300      	movs	r3, #0
 80045a4:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80045a6:	231a      	movs	r3, #26
 80045a8:	2220      	movs	r2, #32
 80045aa:	189b      	adds	r3, r3, r2
 80045ac:	19db      	adds	r3, r3, r7
 80045ae:	2201      	movs	r2, #1
 80045b0:	701a      	strb	r2, [r3, #0]
        break;
 80045b2:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80045b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d100      	bne.n	80045bc <UART_SetConfig+0x228>
 80045ba:	e147      	b.n	800484c <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80045bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80045c0:	4b4d      	ldr	r3, [pc, #308]	; (80046f8 <UART_SetConfig+0x364>)
 80045c2:	0052      	lsls	r2, r2, #1
 80045c4:	5ad3      	ldrh	r3, [r2, r3]
 80045c6:	0019      	movs	r1, r3
 80045c8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80045ca:	f7fb fda5 	bl	8000118 <__udivsi3>
 80045ce:	0003      	movs	r3, r0
 80045d0:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80045d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045d4:	685a      	ldr	r2, [r3, #4]
 80045d6:	0013      	movs	r3, r2
 80045d8:	005b      	lsls	r3, r3, #1
 80045da:	189b      	adds	r3, r3, r2
 80045dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80045de:	429a      	cmp	r2, r3
 80045e0:	d305      	bcc.n	80045ee <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80045e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80045e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80045ea:	429a      	cmp	r2, r3
 80045ec:	d906      	bls.n	80045fc <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 80045ee:	231a      	movs	r3, #26
 80045f0:	2220      	movs	r2, #32
 80045f2:	189b      	adds	r3, r3, r2
 80045f4:	19db      	adds	r3, r3, r7
 80045f6:	2201      	movs	r2, #1
 80045f8:	701a      	strb	r2, [r3, #0]
 80045fa:	e127      	b.n	800484c <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80045fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045fe:	61bb      	str	r3, [r7, #24]
 8004600:	2300      	movs	r3, #0
 8004602:	61fb      	str	r3, [r7, #28]
 8004604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004606:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004608:	4b3b      	ldr	r3, [pc, #236]	; (80046f8 <UART_SetConfig+0x364>)
 800460a:	0052      	lsls	r2, r2, #1
 800460c:	5ad3      	ldrh	r3, [r2, r3]
 800460e:	613b      	str	r3, [r7, #16]
 8004610:	2300      	movs	r3, #0
 8004612:	617b      	str	r3, [r7, #20]
 8004614:	693a      	ldr	r2, [r7, #16]
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	69b8      	ldr	r0, [r7, #24]
 800461a:	69f9      	ldr	r1, [r7, #28]
 800461c:	f7fb fe08 	bl	8000230 <__aeabi_uldivmod>
 8004620:	0002      	movs	r2, r0
 8004622:	000b      	movs	r3, r1
 8004624:	0e11      	lsrs	r1, r2, #24
 8004626:	021d      	lsls	r5, r3, #8
 8004628:	430d      	orrs	r5, r1
 800462a:	0214      	lsls	r4, r2, #8
 800462c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	085b      	lsrs	r3, r3, #1
 8004632:	60bb      	str	r3, [r7, #8]
 8004634:	2300      	movs	r3, #0
 8004636:	60fb      	str	r3, [r7, #12]
 8004638:	68b8      	ldr	r0, [r7, #8]
 800463a:	68f9      	ldr	r1, [r7, #12]
 800463c:	1900      	adds	r0, r0, r4
 800463e:	4169      	adcs	r1, r5
 8004640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	603b      	str	r3, [r7, #0]
 8004646:	2300      	movs	r3, #0
 8004648:	607b      	str	r3, [r7, #4]
 800464a:	683a      	ldr	r2, [r7, #0]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	f7fb fdef 	bl	8000230 <__aeabi_uldivmod>
 8004652:	0002      	movs	r2, r0
 8004654:	000b      	movs	r3, r1
 8004656:	0013      	movs	r3, r2
 8004658:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800465a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800465c:	23c0      	movs	r3, #192	; 0xc0
 800465e:	009b      	lsls	r3, r3, #2
 8004660:	429a      	cmp	r2, r3
 8004662:	d309      	bcc.n	8004678 <UART_SetConfig+0x2e4>
 8004664:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004666:	2380      	movs	r3, #128	; 0x80
 8004668:	035b      	lsls	r3, r3, #13
 800466a:	429a      	cmp	r2, r3
 800466c:	d204      	bcs.n	8004678 <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 800466e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004674:	60da      	str	r2, [r3, #12]
 8004676:	e0e9      	b.n	800484c <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 8004678:	231a      	movs	r3, #26
 800467a:	2220      	movs	r2, #32
 800467c:	189b      	adds	r3, r3, r2
 800467e:	19db      	adds	r3, r3, r7
 8004680:	2201      	movs	r2, #1
 8004682:	701a      	strb	r2, [r3, #0]
 8004684:	e0e2      	b.n	800484c <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004688:	69da      	ldr	r2, [r3, #28]
 800468a:	2380      	movs	r3, #128	; 0x80
 800468c:	021b      	lsls	r3, r3, #8
 800468e:	429a      	cmp	r2, r3
 8004690:	d000      	beq.n	8004694 <UART_SetConfig+0x300>
 8004692:	e083      	b.n	800479c <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8004694:	231b      	movs	r3, #27
 8004696:	2220      	movs	r2, #32
 8004698:	189b      	adds	r3, r3, r2
 800469a:	19db      	adds	r3, r3, r7
 800469c:	781b      	ldrb	r3, [r3, #0]
 800469e:	2b08      	cmp	r3, #8
 80046a0:	d015      	beq.n	80046ce <UART_SetConfig+0x33a>
 80046a2:	dc2b      	bgt.n	80046fc <UART_SetConfig+0x368>
 80046a4:	2b04      	cmp	r3, #4
 80046a6:	d00d      	beq.n	80046c4 <UART_SetConfig+0x330>
 80046a8:	dc28      	bgt.n	80046fc <UART_SetConfig+0x368>
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d002      	beq.n	80046b4 <UART_SetConfig+0x320>
 80046ae:	2b02      	cmp	r3, #2
 80046b0:	d005      	beq.n	80046be <UART_SetConfig+0x32a>
 80046b2:	e023      	b.n	80046fc <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80046b4:	f7fe ff4c 	bl	8003550 <HAL_RCC_GetPCLK1Freq>
 80046b8:	0003      	movs	r3, r0
 80046ba:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80046bc:	e027      	b.n	800470e <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80046be:	4b0d      	ldr	r3, [pc, #52]	; (80046f4 <UART_SetConfig+0x360>)
 80046c0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80046c2:	e024      	b.n	800470e <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80046c4:	f7fe feb8 	bl	8003438 <HAL_RCC_GetSysClockFreq>
 80046c8:	0003      	movs	r3, r0
 80046ca:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80046cc:	e01f      	b.n	800470e <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046ce:	2380      	movs	r3, #128	; 0x80
 80046d0:	021b      	lsls	r3, r3, #8
 80046d2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80046d4:	e01b      	b.n	800470e <UART_SetConfig+0x37a>
 80046d6:	46c0      	nop			; (mov r8, r8)
 80046d8:	cfff69f3 	.word	0xcfff69f3
 80046dc:	ffffcfff 	.word	0xffffcfff
 80046e0:	40008000 	.word	0x40008000
 80046e4:	11fff4ff 	.word	0x11fff4ff
 80046e8:	40013800 	.word	0x40013800
 80046ec:	40021000 	.word	0x40021000
 80046f0:	40004400 	.word	0x40004400
 80046f4:	00f42400 	.word	0x00f42400
 80046f8:	08005e2c 	.word	0x08005e2c
      default:
        pclk = 0U;
 80046fc:	2300      	movs	r3, #0
 80046fe:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8004700:	231a      	movs	r3, #26
 8004702:	2220      	movs	r2, #32
 8004704:	189b      	adds	r3, r3, r2
 8004706:	19db      	adds	r3, r3, r7
 8004708:	2201      	movs	r2, #1
 800470a:	701a      	strb	r2, [r3, #0]
        break;
 800470c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800470e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004710:	2b00      	cmp	r3, #0
 8004712:	d100      	bne.n	8004716 <UART_SetConfig+0x382>
 8004714:	e09a      	b.n	800484c <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004718:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800471a:	4b58      	ldr	r3, [pc, #352]	; (800487c <UART_SetConfig+0x4e8>)
 800471c:	0052      	lsls	r2, r2, #1
 800471e:	5ad3      	ldrh	r3, [r2, r3]
 8004720:	0019      	movs	r1, r3
 8004722:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004724:	f7fb fcf8 	bl	8000118 <__udivsi3>
 8004728:	0003      	movs	r3, r0
 800472a:	005a      	lsls	r2, r3, #1
 800472c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	085b      	lsrs	r3, r3, #1
 8004732:	18d2      	adds	r2, r2, r3
 8004734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	0019      	movs	r1, r3
 800473a:	0010      	movs	r0, r2
 800473c:	f7fb fcec 	bl	8000118 <__udivsi3>
 8004740:	0003      	movs	r3, r0
 8004742:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004746:	2b0f      	cmp	r3, #15
 8004748:	d921      	bls.n	800478e <UART_SetConfig+0x3fa>
 800474a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800474c:	2380      	movs	r3, #128	; 0x80
 800474e:	025b      	lsls	r3, r3, #9
 8004750:	429a      	cmp	r2, r3
 8004752:	d21c      	bcs.n	800478e <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004754:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004756:	b29a      	uxth	r2, r3
 8004758:	200e      	movs	r0, #14
 800475a:	2420      	movs	r4, #32
 800475c:	1903      	adds	r3, r0, r4
 800475e:	19db      	adds	r3, r3, r7
 8004760:	210f      	movs	r1, #15
 8004762:	438a      	bics	r2, r1
 8004764:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004768:	085b      	lsrs	r3, r3, #1
 800476a:	b29b      	uxth	r3, r3
 800476c:	2207      	movs	r2, #7
 800476e:	4013      	ands	r3, r2
 8004770:	b299      	uxth	r1, r3
 8004772:	1903      	adds	r3, r0, r4
 8004774:	19db      	adds	r3, r3, r7
 8004776:	1902      	adds	r2, r0, r4
 8004778:	19d2      	adds	r2, r2, r7
 800477a:	8812      	ldrh	r2, [r2, #0]
 800477c:	430a      	orrs	r2, r1
 800477e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	1902      	adds	r2, r0, r4
 8004786:	19d2      	adds	r2, r2, r7
 8004788:	8812      	ldrh	r2, [r2, #0]
 800478a:	60da      	str	r2, [r3, #12]
 800478c:	e05e      	b.n	800484c <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 800478e:	231a      	movs	r3, #26
 8004790:	2220      	movs	r2, #32
 8004792:	189b      	adds	r3, r3, r2
 8004794:	19db      	adds	r3, r3, r7
 8004796:	2201      	movs	r2, #1
 8004798:	701a      	strb	r2, [r3, #0]
 800479a:	e057      	b.n	800484c <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800479c:	231b      	movs	r3, #27
 800479e:	2220      	movs	r2, #32
 80047a0:	189b      	adds	r3, r3, r2
 80047a2:	19db      	adds	r3, r3, r7
 80047a4:	781b      	ldrb	r3, [r3, #0]
 80047a6:	2b08      	cmp	r3, #8
 80047a8:	d015      	beq.n	80047d6 <UART_SetConfig+0x442>
 80047aa:	dc18      	bgt.n	80047de <UART_SetConfig+0x44a>
 80047ac:	2b04      	cmp	r3, #4
 80047ae:	d00d      	beq.n	80047cc <UART_SetConfig+0x438>
 80047b0:	dc15      	bgt.n	80047de <UART_SetConfig+0x44a>
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d002      	beq.n	80047bc <UART_SetConfig+0x428>
 80047b6:	2b02      	cmp	r3, #2
 80047b8:	d005      	beq.n	80047c6 <UART_SetConfig+0x432>
 80047ba:	e010      	b.n	80047de <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80047bc:	f7fe fec8 	bl	8003550 <HAL_RCC_GetPCLK1Freq>
 80047c0:	0003      	movs	r3, r0
 80047c2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80047c4:	e014      	b.n	80047f0 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80047c6:	4b2e      	ldr	r3, [pc, #184]	; (8004880 <UART_SetConfig+0x4ec>)
 80047c8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80047ca:	e011      	b.n	80047f0 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047cc:	f7fe fe34 	bl	8003438 <HAL_RCC_GetSysClockFreq>
 80047d0:	0003      	movs	r3, r0
 80047d2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80047d4:	e00c      	b.n	80047f0 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047d6:	2380      	movs	r3, #128	; 0x80
 80047d8:	021b      	lsls	r3, r3, #8
 80047da:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80047dc:	e008      	b.n	80047f0 <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 80047de:	2300      	movs	r3, #0
 80047e0:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80047e2:	231a      	movs	r3, #26
 80047e4:	2220      	movs	r2, #32
 80047e6:	189b      	adds	r3, r3, r2
 80047e8:	19db      	adds	r3, r3, r7
 80047ea:	2201      	movs	r2, #1
 80047ec:	701a      	strb	r2, [r3, #0]
        break;
 80047ee:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80047f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d02a      	beq.n	800484c <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80047f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80047fa:	4b20      	ldr	r3, [pc, #128]	; (800487c <UART_SetConfig+0x4e8>)
 80047fc:	0052      	lsls	r2, r2, #1
 80047fe:	5ad3      	ldrh	r3, [r2, r3]
 8004800:	0019      	movs	r1, r3
 8004802:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004804:	f7fb fc88 	bl	8000118 <__udivsi3>
 8004808:	0003      	movs	r3, r0
 800480a:	001a      	movs	r2, r3
 800480c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	085b      	lsrs	r3, r3, #1
 8004812:	18d2      	adds	r2, r2, r3
 8004814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	0019      	movs	r1, r3
 800481a:	0010      	movs	r0, r2
 800481c:	f7fb fc7c 	bl	8000118 <__udivsi3>
 8004820:	0003      	movs	r3, r0
 8004822:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004824:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004826:	2b0f      	cmp	r3, #15
 8004828:	d90a      	bls.n	8004840 <UART_SetConfig+0x4ac>
 800482a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800482c:	2380      	movs	r3, #128	; 0x80
 800482e:	025b      	lsls	r3, r3, #9
 8004830:	429a      	cmp	r2, r3
 8004832:	d205      	bcs.n	8004840 <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004834:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004836:	b29a      	uxth	r2, r3
 8004838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	60da      	str	r2, [r3, #12]
 800483e:	e005      	b.n	800484c <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8004840:	231a      	movs	r3, #26
 8004842:	2220      	movs	r2, #32
 8004844:	189b      	adds	r3, r3, r2
 8004846:	19db      	adds	r3, r3, r7
 8004848:	2201      	movs	r2, #1
 800484a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800484c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800484e:	226a      	movs	r2, #106	; 0x6a
 8004850:	2101      	movs	r1, #1
 8004852:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8004854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004856:	2268      	movs	r2, #104	; 0x68
 8004858:	2101      	movs	r1, #1
 800485a:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800485c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800485e:	2200      	movs	r2, #0
 8004860:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8004862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004864:	2200      	movs	r2, #0
 8004866:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8004868:	231a      	movs	r3, #26
 800486a:	2220      	movs	r2, #32
 800486c:	189b      	adds	r3, r3, r2
 800486e:	19db      	adds	r3, r3, r7
 8004870:	781b      	ldrb	r3, [r3, #0]
}
 8004872:	0018      	movs	r0, r3
 8004874:	46bd      	mov	sp, r7
 8004876:	b010      	add	sp, #64	; 0x40
 8004878:	bdb0      	pop	{r4, r5, r7, pc}
 800487a:	46c0      	nop			; (mov r8, r8)
 800487c:	08005e2c 	.word	0x08005e2c
 8004880:	00f42400 	.word	0x00f42400

08004884 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b082      	sub	sp, #8
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004890:	2201      	movs	r2, #1
 8004892:	4013      	ands	r3, r2
 8004894:	d00b      	beq.n	80048ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	4a4a      	ldr	r2, [pc, #296]	; (80049c8 <UART_AdvFeatureConfig+0x144>)
 800489e:	4013      	ands	r3, r2
 80048a0:	0019      	movs	r1, r3
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	430a      	orrs	r2, r1
 80048ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048b2:	2202      	movs	r2, #2
 80048b4:	4013      	ands	r3, r2
 80048b6:	d00b      	beq.n	80048d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	4a43      	ldr	r2, [pc, #268]	; (80049cc <UART_AdvFeatureConfig+0x148>)
 80048c0:	4013      	ands	r3, r2
 80048c2:	0019      	movs	r1, r3
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	430a      	orrs	r2, r1
 80048ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048d4:	2204      	movs	r2, #4
 80048d6:	4013      	ands	r3, r2
 80048d8:	d00b      	beq.n	80048f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	4a3b      	ldr	r2, [pc, #236]	; (80049d0 <UART_AdvFeatureConfig+0x14c>)
 80048e2:	4013      	ands	r3, r2
 80048e4:	0019      	movs	r1, r3
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	430a      	orrs	r2, r1
 80048f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048f6:	2208      	movs	r2, #8
 80048f8:	4013      	ands	r3, r2
 80048fa:	d00b      	beq.n	8004914 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	4a34      	ldr	r2, [pc, #208]	; (80049d4 <UART_AdvFeatureConfig+0x150>)
 8004904:	4013      	ands	r3, r2
 8004906:	0019      	movs	r1, r3
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	430a      	orrs	r2, r1
 8004912:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004918:	2210      	movs	r2, #16
 800491a:	4013      	ands	r3, r2
 800491c:	d00b      	beq.n	8004936 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	689b      	ldr	r3, [r3, #8]
 8004924:	4a2c      	ldr	r2, [pc, #176]	; (80049d8 <UART_AdvFeatureConfig+0x154>)
 8004926:	4013      	ands	r3, r2
 8004928:	0019      	movs	r1, r3
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	430a      	orrs	r2, r1
 8004934:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800493a:	2220      	movs	r2, #32
 800493c:	4013      	ands	r3, r2
 800493e:	d00b      	beq.n	8004958 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	689b      	ldr	r3, [r3, #8]
 8004946:	4a25      	ldr	r2, [pc, #148]	; (80049dc <UART_AdvFeatureConfig+0x158>)
 8004948:	4013      	ands	r3, r2
 800494a:	0019      	movs	r1, r3
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	430a      	orrs	r2, r1
 8004956:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800495c:	2240      	movs	r2, #64	; 0x40
 800495e:	4013      	ands	r3, r2
 8004960:	d01d      	beq.n	800499e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	4a1d      	ldr	r2, [pc, #116]	; (80049e0 <UART_AdvFeatureConfig+0x15c>)
 800496a:	4013      	ands	r3, r2
 800496c:	0019      	movs	r1, r3
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	430a      	orrs	r2, r1
 8004978:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800497e:	2380      	movs	r3, #128	; 0x80
 8004980:	035b      	lsls	r3, r3, #13
 8004982:	429a      	cmp	r2, r3
 8004984:	d10b      	bne.n	800499e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	4a15      	ldr	r2, [pc, #84]	; (80049e4 <UART_AdvFeatureConfig+0x160>)
 800498e:	4013      	ands	r3, r2
 8004990:	0019      	movs	r1, r3
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	430a      	orrs	r2, r1
 800499c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049a2:	2280      	movs	r2, #128	; 0x80
 80049a4:	4013      	ands	r3, r2
 80049a6:	d00b      	beq.n	80049c0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	4a0e      	ldr	r2, [pc, #56]	; (80049e8 <UART_AdvFeatureConfig+0x164>)
 80049b0:	4013      	ands	r3, r2
 80049b2:	0019      	movs	r1, r3
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	430a      	orrs	r2, r1
 80049be:	605a      	str	r2, [r3, #4]
  }
}
 80049c0:	46c0      	nop			; (mov r8, r8)
 80049c2:	46bd      	mov	sp, r7
 80049c4:	b002      	add	sp, #8
 80049c6:	bd80      	pop	{r7, pc}
 80049c8:	fffdffff 	.word	0xfffdffff
 80049cc:	fffeffff 	.word	0xfffeffff
 80049d0:	fffbffff 	.word	0xfffbffff
 80049d4:	ffff7fff 	.word	0xffff7fff
 80049d8:	ffffefff 	.word	0xffffefff
 80049dc:	ffffdfff 	.word	0xffffdfff
 80049e0:	ffefffff 	.word	0xffefffff
 80049e4:	ff9fffff 	.word	0xff9fffff
 80049e8:	fff7ffff 	.word	0xfff7ffff

080049ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b086      	sub	sp, #24
 80049f0:	af02      	add	r7, sp, #8
 80049f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2290      	movs	r2, #144	; 0x90
 80049f8:	2100      	movs	r1, #0
 80049fa:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80049fc:	f7fc fb80 	bl	8001100 <HAL_GetTick>
 8004a00:	0003      	movs	r3, r0
 8004a02:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	2208      	movs	r2, #8
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	2b08      	cmp	r3, #8
 8004a10:	d10c      	bne.n	8004a2c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2280      	movs	r2, #128	; 0x80
 8004a16:	0391      	lsls	r1, r2, #14
 8004a18:	6878      	ldr	r0, [r7, #4]
 8004a1a:	4a1a      	ldr	r2, [pc, #104]	; (8004a84 <UART_CheckIdleState+0x98>)
 8004a1c:	9200      	str	r2, [sp, #0]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	f000 f832 	bl	8004a88 <UART_WaitOnFlagUntilTimeout>
 8004a24:	1e03      	subs	r3, r0, #0
 8004a26:	d001      	beq.n	8004a2c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a28:	2303      	movs	r3, #3
 8004a2a:	e026      	b.n	8004a7a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	2204      	movs	r2, #4
 8004a34:	4013      	ands	r3, r2
 8004a36:	2b04      	cmp	r3, #4
 8004a38:	d10c      	bne.n	8004a54 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2280      	movs	r2, #128	; 0x80
 8004a3e:	03d1      	lsls	r1, r2, #15
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	4a10      	ldr	r2, [pc, #64]	; (8004a84 <UART_CheckIdleState+0x98>)
 8004a44:	9200      	str	r2, [sp, #0]
 8004a46:	2200      	movs	r2, #0
 8004a48:	f000 f81e 	bl	8004a88 <UART_WaitOnFlagUntilTimeout>
 8004a4c:	1e03      	subs	r3, r0, #0
 8004a4e:	d001      	beq.n	8004a54 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a50:	2303      	movs	r3, #3
 8004a52:	e012      	b.n	8004a7a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2288      	movs	r2, #136	; 0x88
 8004a58:	2120      	movs	r1, #32
 8004a5a:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	228c      	movs	r2, #140	; 0x8c
 8004a60:	2120      	movs	r1, #32
 8004a62:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2200      	movs	r2, #0
 8004a68:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2284      	movs	r2, #132	; 0x84
 8004a74:	2100      	movs	r1, #0
 8004a76:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a78:	2300      	movs	r3, #0
}
 8004a7a:	0018      	movs	r0, r3
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	b004      	add	sp, #16
 8004a80:	bd80      	pop	{r7, pc}
 8004a82:	46c0      	nop			; (mov r8, r8)
 8004a84:	01ffffff 	.word	0x01ffffff

08004a88 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b094      	sub	sp, #80	; 0x50
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	60f8      	str	r0, [r7, #12]
 8004a90:	60b9      	str	r1, [r7, #8]
 8004a92:	603b      	str	r3, [r7, #0]
 8004a94:	1dfb      	adds	r3, r7, #7
 8004a96:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a98:	e0a7      	b.n	8004bea <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a9a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004a9c:	3301      	adds	r3, #1
 8004a9e:	d100      	bne.n	8004aa2 <UART_WaitOnFlagUntilTimeout+0x1a>
 8004aa0:	e0a3      	b.n	8004bea <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004aa2:	f7fc fb2d 	bl	8001100 <HAL_GetTick>
 8004aa6:	0002      	movs	r2, r0
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	1ad3      	subs	r3, r2, r3
 8004aac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	d302      	bcc.n	8004ab8 <UART_WaitOnFlagUntilTimeout+0x30>
 8004ab2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d13f      	bne.n	8004b38 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ab8:	f3ef 8310 	mrs	r3, PRIMASK
 8004abc:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004abe:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004ac0:	647b      	str	r3, [r7, #68]	; 0x44
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ac6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ac8:	f383 8810 	msr	PRIMASK, r3
}
 8004acc:	46c0      	nop			; (mov r8, r8)
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	681a      	ldr	r2, [r3, #0]
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	494e      	ldr	r1, [pc, #312]	; (8004c14 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8004ada:	400a      	ands	r2, r1
 8004adc:	601a      	str	r2, [r3, #0]
 8004ade:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ae0:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ae2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ae4:	f383 8810 	msr	PRIMASK, r3
}
 8004ae8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004aea:	f3ef 8310 	mrs	r3, PRIMASK
 8004aee:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8004af0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004af2:	643b      	str	r3, [r7, #64]	; 0x40
 8004af4:	2301      	movs	r3, #1
 8004af6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004af8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004afa:	f383 8810 	msr	PRIMASK, r3
}
 8004afe:	46c0      	nop			; (mov r8, r8)
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	689a      	ldr	r2, [r3, #8]
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	2101      	movs	r1, #1
 8004b0c:	438a      	bics	r2, r1
 8004b0e:	609a      	str	r2, [r3, #8]
 8004b10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b12:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b16:	f383 8810 	msr	PRIMASK, r3
}
 8004b1a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2288      	movs	r2, #136	; 0x88
 8004b20:	2120      	movs	r1, #32
 8004b22:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	228c      	movs	r2, #140	; 0x8c
 8004b28:	2120      	movs	r1, #32
 8004b2a:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2284      	movs	r2, #132	; 0x84
 8004b30:	2100      	movs	r1, #0
 8004b32:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004b34:	2303      	movs	r3, #3
 8004b36:	e069      	b.n	8004c0c <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	2204      	movs	r2, #4
 8004b40:	4013      	ands	r3, r2
 8004b42:	d052      	beq.n	8004bea <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	69da      	ldr	r2, [r3, #28]
 8004b4a:	2380      	movs	r3, #128	; 0x80
 8004b4c:	011b      	lsls	r3, r3, #4
 8004b4e:	401a      	ands	r2, r3
 8004b50:	2380      	movs	r3, #128	; 0x80
 8004b52:	011b      	lsls	r3, r3, #4
 8004b54:	429a      	cmp	r2, r3
 8004b56:	d148      	bne.n	8004bea <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	2280      	movs	r2, #128	; 0x80
 8004b5e:	0112      	lsls	r2, r2, #4
 8004b60:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b62:	f3ef 8310 	mrs	r3, PRIMASK
 8004b66:	613b      	str	r3, [r7, #16]
  return(result);
 8004b68:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004b6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	f383 8810 	msr	PRIMASK, r3
}
 8004b76:	46c0      	nop			; (mov r8, r8)
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4924      	ldr	r1, [pc, #144]	; (8004c14 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8004b84:	400a      	ands	r2, r1
 8004b86:	601a      	str	r2, [r3, #0]
 8004b88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004b8a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b8c:	69bb      	ldr	r3, [r7, #24]
 8004b8e:	f383 8810 	msr	PRIMASK, r3
}
 8004b92:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b94:	f3ef 8310 	mrs	r3, PRIMASK
 8004b98:	61fb      	str	r3, [r7, #28]
  return(result);
 8004b9a:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b9c:	64bb      	str	r3, [r7, #72]	; 0x48
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ba2:	6a3b      	ldr	r3, [r7, #32]
 8004ba4:	f383 8810 	msr	PRIMASK, r3
}
 8004ba8:	46c0      	nop			; (mov r8, r8)
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	689a      	ldr	r2, [r3, #8]
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	2101      	movs	r1, #1
 8004bb6:	438a      	bics	r2, r1
 8004bb8:	609a      	str	r2, [r3, #8]
 8004bba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004bbc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc0:	f383 8810 	msr	PRIMASK, r3
}
 8004bc4:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2288      	movs	r2, #136	; 0x88
 8004bca:	2120      	movs	r1, #32
 8004bcc:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	228c      	movs	r2, #140	; 0x8c
 8004bd2:	2120      	movs	r1, #32
 8004bd4:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2290      	movs	r2, #144	; 0x90
 8004bda:	2120      	movs	r1, #32
 8004bdc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2284      	movs	r2, #132	; 0x84
 8004be2:	2100      	movs	r1, #0
 8004be4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004be6:	2303      	movs	r3, #3
 8004be8:	e010      	b.n	8004c0c <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	69db      	ldr	r3, [r3, #28]
 8004bf0:	68ba      	ldr	r2, [r7, #8]
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	68ba      	ldr	r2, [r7, #8]
 8004bf6:	1ad3      	subs	r3, r2, r3
 8004bf8:	425a      	negs	r2, r3
 8004bfa:	4153      	adcs	r3, r2
 8004bfc:	b2db      	uxtb	r3, r3
 8004bfe:	001a      	movs	r2, r3
 8004c00:	1dfb      	adds	r3, r7, #7
 8004c02:	781b      	ldrb	r3, [r3, #0]
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d100      	bne.n	8004c0a <UART_WaitOnFlagUntilTimeout+0x182>
 8004c08:	e747      	b.n	8004a9a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c0a:	2300      	movs	r3, #0
}
 8004c0c:	0018      	movs	r0, r3
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	b014      	add	sp, #80	; 0x50
 8004c12:	bd80      	pop	{r7, pc}
 8004c14:	fffffe5f 	.word	0xfffffe5f

08004c18 <__errno>:
 8004c18:	4b01      	ldr	r3, [pc, #4]	; (8004c20 <__errno+0x8>)
 8004c1a:	6818      	ldr	r0, [r3, #0]
 8004c1c:	4770      	bx	lr
 8004c1e:	46c0      	nop			; (mov r8, r8)
 8004c20:	20000038 	.word	0x20000038

08004c24 <__libc_init_array>:
 8004c24:	b570      	push	{r4, r5, r6, lr}
 8004c26:	2600      	movs	r6, #0
 8004c28:	4d0c      	ldr	r5, [pc, #48]	; (8004c5c <__libc_init_array+0x38>)
 8004c2a:	4c0d      	ldr	r4, [pc, #52]	; (8004c60 <__libc_init_array+0x3c>)
 8004c2c:	1b64      	subs	r4, r4, r5
 8004c2e:	10a4      	asrs	r4, r4, #2
 8004c30:	42a6      	cmp	r6, r4
 8004c32:	d109      	bne.n	8004c48 <__libc_init_array+0x24>
 8004c34:	2600      	movs	r6, #0
 8004c36:	f000 fff9 	bl	8005c2c <_init>
 8004c3a:	4d0a      	ldr	r5, [pc, #40]	; (8004c64 <__libc_init_array+0x40>)
 8004c3c:	4c0a      	ldr	r4, [pc, #40]	; (8004c68 <__libc_init_array+0x44>)
 8004c3e:	1b64      	subs	r4, r4, r5
 8004c40:	10a4      	asrs	r4, r4, #2
 8004c42:	42a6      	cmp	r6, r4
 8004c44:	d105      	bne.n	8004c52 <__libc_init_array+0x2e>
 8004c46:	bd70      	pop	{r4, r5, r6, pc}
 8004c48:	00b3      	lsls	r3, r6, #2
 8004c4a:	58eb      	ldr	r3, [r5, r3]
 8004c4c:	4798      	blx	r3
 8004c4e:	3601      	adds	r6, #1
 8004c50:	e7ee      	b.n	8004c30 <__libc_init_array+0xc>
 8004c52:	00b3      	lsls	r3, r6, #2
 8004c54:	58eb      	ldr	r3, [r5, r3]
 8004c56:	4798      	blx	r3
 8004c58:	3601      	adds	r6, #1
 8004c5a:	e7f2      	b.n	8004c42 <__libc_init_array+0x1e>
 8004c5c:	08005ee4 	.word	0x08005ee4
 8004c60:	08005ee4 	.word	0x08005ee4
 8004c64:	08005ee4 	.word	0x08005ee4
 8004c68:	08005ee8 	.word	0x08005ee8

08004c6c <memset>:
 8004c6c:	0003      	movs	r3, r0
 8004c6e:	1882      	adds	r2, r0, r2
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d100      	bne.n	8004c76 <memset+0xa>
 8004c74:	4770      	bx	lr
 8004c76:	7019      	strb	r1, [r3, #0]
 8004c78:	3301      	adds	r3, #1
 8004c7a:	e7f9      	b.n	8004c70 <memset+0x4>

08004c7c <iprintf>:
 8004c7c:	b40f      	push	{r0, r1, r2, r3}
 8004c7e:	4b0b      	ldr	r3, [pc, #44]	; (8004cac <iprintf+0x30>)
 8004c80:	b513      	push	{r0, r1, r4, lr}
 8004c82:	681c      	ldr	r4, [r3, #0]
 8004c84:	2c00      	cmp	r4, #0
 8004c86:	d005      	beq.n	8004c94 <iprintf+0x18>
 8004c88:	69a3      	ldr	r3, [r4, #24]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d102      	bne.n	8004c94 <iprintf+0x18>
 8004c8e:	0020      	movs	r0, r4
 8004c90:	f000 f870 	bl	8004d74 <__sinit>
 8004c94:	ab05      	add	r3, sp, #20
 8004c96:	0020      	movs	r0, r4
 8004c98:	9a04      	ldr	r2, [sp, #16]
 8004c9a:	68a1      	ldr	r1, [r4, #8]
 8004c9c:	9301      	str	r3, [sp, #4]
 8004c9e:	f000 f9cd 	bl	800503c <_vfiprintf_r>
 8004ca2:	bc16      	pop	{r1, r2, r4}
 8004ca4:	bc08      	pop	{r3}
 8004ca6:	b004      	add	sp, #16
 8004ca8:	4718      	bx	r3
 8004caa:	46c0      	nop			; (mov r8, r8)
 8004cac:	20000038 	.word	0x20000038

08004cb0 <std>:
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	b510      	push	{r4, lr}
 8004cb4:	0004      	movs	r4, r0
 8004cb6:	6003      	str	r3, [r0, #0]
 8004cb8:	6043      	str	r3, [r0, #4]
 8004cba:	6083      	str	r3, [r0, #8]
 8004cbc:	8181      	strh	r1, [r0, #12]
 8004cbe:	6643      	str	r3, [r0, #100]	; 0x64
 8004cc0:	0019      	movs	r1, r3
 8004cc2:	81c2      	strh	r2, [r0, #14]
 8004cc4:	6103      	str	r3, [r0, #16]
 8004cc6:	6143      	str	r3, [r0, #20]
 8004cc8:	6183      	str	r3, [r0, #24]
 8004cca:	2208      	movs	r2, #8
 8004ccc:	305c      	adds	r0, #92	; 0x5c
 8004cce:	f7ff ffcd 	bl	8004c6c <memset>
 8004cd2:	4b05      	ldr	r3, [pc, #20]	; (8004ce8 <std+0x38>)
 8004cd4:	6224      	str	r4, [r4, #32]
 8004cd6:	6263      	str	r3, [r4, #36]	; 0x24
 8004cd8:	4b04      	ldr	r3, [pc, #16]	; (8004cec <std+0x3c>)
 8004cda:	62a3      	str	r3, [r4, #40]	; 0x28
 8004cdc:	4b04      	ldr	r3, [pc, #16]	; (8004cf0 <std+0x40>)
 8004cde:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004ce0:	4b04      	ldr	r3, [pc, #16]	; (8004cf4 <std+0x44>)
 8004ce2:	6323      	str	r3, [r4, #48]	; 0x30
 8004ce4:	bd10      	pop	{r4, pc}
 8004ce6:	46c0      	nop			; (mov r8, r8)
 8004ce8:	080055d9 	.word	0x080055d9
 8004cec:	08005601 	.word	0x08005601
 8004cf0:	08005639 	.word	0x08005639
 8004cf4:	08005665 	.word	0x08005665

08004cf8 <_cleanup_r>:
 8004cf8:	b510      	push	{r4, lr}
 8004cfa:	4902      	ldr	r1, [pc, #8]	; (8004d04 <_cleanup_r+0xc>)
 8004cfc:	f000 f8ba 	bl	8004e74 <_fwalk_reent>
 8004d00:	bd10      	pop	{r4, pc}
 8004d02:	46c0      	nop			; (mov r8, r8)
 8004d04:	08005971 	.word	0x08005971

08004d08 <__sfmoreglue>:
 8004d08:	b570      	push	{r4, r5, r6, lr}
 8004d0a:	2568      	movs	r5, #104	; 0x68
 8004d0c:	1e4a      	subs	r2, r1, #1
 8004d0e:	4355      	muls	r5, r2
 8004d10:	000e      	movs	r6, r1
 8004d12:	0029      	movs	r1, r5
 8004d14:	3174      	adds	r1, #116	; 0x74
 8004d16:	f000 f8f3 	bl	8004f00 <_malloc_r>
 8004d1a:	1e04      	subs	r4, r0, #0
 8004d1c:	d008      	beq.n	8004d30 <__sfmoreglue+0x28>
 8004d1e:	2100      	movs	r1, #0
 8004d20:	002a      	movs	r2, r5
 8004d22:	6001      	str	r1, [r0, #0]
 8004d24:	6046      	str	r6, [r0, #4]
 8004d26:	300c      	adds	r0, #12
 8004d28:	60a0      	str	r0, [r4, #8]
 8004d2a:	3268      	adds	r2, #104	; 0x68
 8004d2c:	f7ff ff9e 	bl	8004c6c <memset>
 8004d30:	0020      	movs	r0, r4
 8004d32:	bd70      	pop	{r4, r5, r6, pc}

08004d34 <__sfp_lock_acquire>:
 8004d34:	b510      	push	{r4, lr}
 8004d36:	4802      	ldr	r0, [pc, #8]	; (8004d40 <__sfp_lock_acquire+0xc>)
 8004d38:	f000 f8bd 	bl	8004eb6 <__retarget_lock_acquire_recursive>
 8004d3c:	bd10      	pop	{r4, pc}
 8004d3e:	46c0      	nop			; (mov r8, r8)
 8004d40:	200001ed 	.word	0x200001ed

08004d44 <__sfp_lock_release>:
 8004d44:	b510      	push	{r4, lr}
 8004d46:	4802      	ldr	r0, [pc, #8]	; (8004d50 <__sfp_lock_release+0xc>)
 8004d48:	f000 f8b6 	bl	8004eb8 <__retarget_lock_release_recursive>
 8004d4c:	bd10      	pop	{r4, pc}
 8004d4e:	46c0      	nop			; (mov r8, r8)
 8004d50:	200001ed 	.word	0x200001ed

08004d54 <__sinit_lock_acquire>:
 8004d54:	b510      	push	{r4, lr}
 8004d56:	4802      	ldr	r0, [pc, #8]	; (8004d60 <__sinit_lock_acquire+0xc>)
 8004d58:	f000 f8ad 	bl	8004eb6 <__retarget_lock_acquire_recursive>
 8004d5c:	bd10      	pop	{r4, pc}
 8004d5e:	46c0      	nop			; (mov r8, r8)
 8004d60:	200001ee 	.word	0x200001ee

08004d64 <__sinit_lock_release>:
 8004d64:	b510      	push	{r4, lr}
 8004d66:	4802      	ldr	r0, [pc, #8]	; (8004d70 <__sinit_lock_release+0xc>)
 8004d68:	f000 f8a6 	bl	8004eb8 <__retarget_lock_release_recursive>
 8004d6c:	bd10      	pop	{r4, pc}
 8004d6e:	46c0      	nop			; (mov r8, r8)
 8004d70:	200001ee 	.word	0x200001ee

08004d74 <__sinit>:
 8004d74:	b513      	push	{r0, r1, r4, lr}
 8004d76:	0004      	movs	r4, r0
 8004d78:	f7ff ffec 	bl	8004d54 <__sinit_lock_acquire>
 8004d7c:	69a3      	ldr	r3, [r4, #24]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d002      	beq.n	8004d88 <__sinit+0x14>
 8004d82:	f7ff ffef 	bl	8004d64 <__sinit_lock_release>
 8004d86:	bd13      	pop	{r0, r1, r4, pc}
 8004d88:	64a3      	str	r3, [r4, #72]	; 0x48
 8004d8a:	64e3      	str	r3, [r4, #76]	; 0x4c
 8004d8c:	6523      	str	r3, [r4, #80]	; 0x50
 8004d8e:	4b13      	ldr	r3, [pc, #76]	; (8004ddc <__sinit+0x68>)
 8004d90:	4a13      	ldr	r2, [pc, #76]	; (8004de0 <__sinit+0x6c>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	62a2      	str	r2, [r4, #40]	; 0x28
 8004d96:	9301      	str	r3, [sp, #4]
 8004d98:	42a3      	cmp	r3, r4
 8004d9a:	d101      	bne.n	8004da0 <__sinit+0x2c>
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	61a3      	str	r3, [r4, #24]
 8004da0:	0020      	movs	r0, r4
 8004da2:	f000 f81f 	bl	8004de4 <__sfp>
 8004da6:	6060      	str	r0, [r4, #4]
 8004da8:	0020      	movs	r0, r4
 8004daa:	f000 f81b 	bl	8004de4 <__sfp>
 8004dae:	60a0      	str	r0, [r4, #8]
 8004db0:	0020      	movs	r0, r4
 8004db2:	f000 f817 	bl	8004de4 <__sfp>
 8004db6:	2200      	movs	r2, #0
 8004db8:	2104      	movs	r1, #4
 8004dba:	60e0      	str	r0, [r4, #12]
 8004dbc:	6860      	ldr	r0, [r4, #4]
 8004dbe:	f7ff ff77 	bl	8004cb0 <std>
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	2109      	movs	r1, #9
 8004dc6:	68a0      	ldr	r0, [r4, #8]
 8004dc8:	f7ff ff72 	bl	8004cb0 <std>
 8004dcc:	2202      	movs	r2, #2
 8004dce:	2112      	movs	r1, #18
 8004dd0:	68e0      	ldr	r0, [r4, #12]
 8004dd2:	f7ff ff6d 	bl	8004cb0 <std>
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	61a3      	str	r3, [r4, #24]
 8004dda:	e7d2      	b.n	8004d82 <__sinit+0xe>
 8004ddc:	08005e44 	.word	0x08005e44
 8004de0:	08004cf9 	.word	0x08004cf9

08004de4 <__sfp>:
 8004de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004de6:	0007      	movs	r7, r0
 8004de8:	f7ff ffa4 	bl	8004d34 <__sfp_lock_acquire>
 8004dec:	4b1f      	ldr	r3, [pc, #124]	; (8004e6c <__sfp+0x88>)
 8004dee:	681e      	ldr	r6, [r3, #0]
 8004df0:	69b3      	ldr	r3, [r6, #24]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d102      	bne.n	8004dfc <__sfp+0x18>
 8004df6:	0030      	movs	r0, r6
 8004df8:	f7ff ffbc 	bl	8004d74 <__sinit>
 8004dfc:	3648      	adds	r6, #72	; 0x48
 8004dfe:	68b4      	ldr	r4, [r6, #8]
 8004e00:	6873      	ldr	r3, [r6, #4]
 8004e02:	3b01      	subs	r3, #1
 8004e04:	d504      	bpl.n	8004e10 <__sfp+0x2c>
 8004e06:	6833      	ldr	r3, [r6, #0]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d022      	beq.n	8004e52 <__sfp+0x6e>
 8004e0c:	6836      	ldr	r6, [r6, #0]
 8004e0e:	e7f6      	b.n	8004dfe <__sfp+0x1a>
 8004e10:	220c      	movs	r2, #12
 8004e12:	5ea5      	ldrsh	r5, [r4, r2]
 8004e14:	2d00      	cmp	r5, #0
 8004e16:	d11a      	bne.n	8004e4e <__sfp+0x6a>
 8004e18:	0020      	movs	r0, r4
 8004e1a:	4b15      	ldr	r3, [pc, #84]	; (8004e70 <__sfp+0x8c>)
 8004e1c:	3058      	adds	r0, #88	; 0x58
 8004e1e:	60e3      	str	r3, [r4, #12]
 8004e20:	6665      	str	r5, [r4, #100]	; 0x64
 8004e22:	f000 f847 	bl	8004eb4 <__retarget_lock_init_recursive>
 8004e26:	f7ff ff8d 	bl	8004d44 <__sfp_lock_release>
 8004e2a:	0020      	movs	r0, r4
 8004e2c:	2208      	movs	r2, #8
 8004e2e:	0029      	movs	r1, r5
 8004e30:	6025      	str	r5, [r4, #0]
 8004e32:	60a5      	str	r5, [r4, #8]
 8004e34:	6065      	str	r5, [r4, #4]
 8004e36:	6125      	str	r5, [r4, #16]
 8004e38:	6165      	str	r5, [r4, #20]
 8004e3a:	61a5      	str	r5, [r4, #24]
 8004e3c:	305c      	adds	r0, #92	; 0x5c
 8004e3e:	f7ff ff15 	bl	8004c6c <memset>
 8004e42:	6365      	str	r5, [r4, #52]	; 0x34
 8004e44:	63a5      	str	r5, [r4, #56]	; 0x38
 8004e46:	64a5      	str	r5, [r4, #72]	; 0x48
 8004e48:	64e5      	str	r5, [r4, #76]	; 0x4c
 8004e4a:	0020      	movs	r0, r4
 8004e4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e4e:	3468      	adds	r4, #104	; 0x68
 8004e50:	e7d7      	b.n	8004e02 <__sfp+0x1e>
 8004e52:	2104      	movs	r1, #4
 8004e54:	0038      	movs	r0, r7
 8004e56:	f7ff ff57 	bl	8004d08 <__sfmoreglue>
 8004e5a:	1e04      	subs	r4, r0, #0
 8004e5c:	6030      	str	r0, [r6, #0]
 8004e5e:	d1d5      	bne.n	8004e0c <__sfp+0x28>
 8004e60:	f7ff ff70 	bl	8004d44 <__sfp_lock_release>
 8004e64:	230c      	movs	r3, #12
 8004e66:	603b      	str	r3, [r7, #0]
 8004e68:	e7ef      	b.n	8004e4a <__sfp+0x66>
 8004e6a:	46c0      	nop			; (mov r8, r8)
 8004e6c:	08005e44 	.word	0x08005e44
 8004e70:	ffff0001 	.word	0xffff0001

08004e74 <_fwalk_reent>:
 8004e74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e76:	0004      	movs	r4, r0
 8004e78:	0006      	movs	r6, r0
 8004e7a:	2700      	movs	r7, #0
 8004e7c:	9101      	str	r1, [sp, #4]
 8004e7e:	3448      	adds	r4, #72	; 0x48
 8004e80:	6863      	ldr	r3, [r4, #4]
 8004e82:	68a5      	ldr	r5, [r4, #8]
 8004e84:	9300      	str	r3, [sp, #0]
 8004e86:	9b00      	ldr	r3, [sp, #0]
 8004e88:	3b01      	subs	r3, #1
 8004e8a:	9300      	str	r3, [sp, #0]
 8004e8c:	d504      	bpl.n	8004e98 <_fwalk_reent+0x24>
 8004e8e:	6824      	ldr	r4, [r4, #0]
 8004e90:	2c00      	cmp	r4, #0
 8004e92:	d1f5      	bne.n	8004e80 <_fwalk_reent+0xc>
 8004e94:	0038      	movs	r0, r7
 8004e96:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004e98:	89ab      	ldrh	r3, [r5, #12]
 8004e9a:	2b01      	cmp	r3, #1
 8004e9c:	d908      	bls.n	8004eb0 <_fwalk_reent+0x3c>
 8004e9e:	220e      	movs	r2, #14
 8004ea0:	5eab      	ldrsh	r3, [r5, r2]
 8004ea2:	3301      	adds	r3, #1
 8004ea4:	d004      	beq.n	8004eb0 <_fwalk_reent+0x3c>
 8004ea6:	0029      	movs	r1, r5
 8004ea8:	0030      	movs	r0, r6
 8004eaa:	9b01      	ldr	r3, [sp, #4]
 8004eac:	4798      	blx	r3
 8004eae:	4307      	orrs	r7, r0
 8004eb0:	3568      	adds	r5, #104	; 0x68
 8004eb2:	e7e8      	b.n	8004e86 <_fwalk_reent+0x12>

08004eb4 <__retarget_lock_init_recursive>:
 8004eb4:	4770      	bx	lr

08004eb6 <__retarget_lock_acquire_recursive>:
 8004eb6:	4770      	bx	lr

08004eb8 <__retarget_lock_release_recursive>:
 8004eb8:	4770      	bx	lr
	...

08004ebc <sbrk_aligned>:
 8004ebc:	b570      	push	{r4, r5, r6, lr}
 8004ebe:	4e0f      	ldr	r6, [pc, #60]	; (8004efc <sbrk_aligned+0x40>)
 8004ec0:	000d      	movs	r5, r1
 8004ec2:	6831      	ldr	r1, [r6, #0]
 8004ec4:	0004      	movs	r4, r0
 8004ec6:	2900      	cmp	r1, #0
 8004ec8:	d102      	bne.n	8004ed0 <sbrk_aligned+0x14>
 8004eca:	f000 fb73 	bl	80055b4 <_sbrk_r>
 8004ece:	6030      	str	r0, [r6, #0]
 8004ed0:	0029      	movs	r1, r5
 8004ed2:	0020      	movs	r0, r4
 8004ed4:	f000 fb6e 	bl	80055b4 <_sbrk_r>
 8004ed8:	1c43      	adds	r3, r0, #1
 8004eda:	d00a      	beq.n	8004ef2 <sbrk_aligned+0x36>
 8004edc:	2303      	movs	r3, #3
 8004ede:	1cc5      	adds	r5, r0, #3
 8004ee0:	439d      	bics	r5, r3
 8004ee2:	42a8      	cmp	r0, r5
 8004ee4:	d007      	beq.n	8004ef6 <sbrk_aligned+0x3a>
 8004ee6:	1a29      	subs	r1, r5, r0
 8004ee8:	0020      	movs	r0, r4
 8004eea:	f000 fb63 	bl	80055b4 <_sbrk_r>
 8004eee:	1c43      	adds	r3, r0, #1
 8004ef0:	d101      	bne.n	8004ef6 <sbrk_aligned+0x3a>
 8004ef2:	2501      	movs	r5, #1
 8004ef4:	426d      	negs	r5, r5
 8004ef6:	0028      	movs	r0, r5
 8004ef8:	bd70      	pop	{r4, r5, r6, pc}
 8004efa:	46c0      	nop			; (mov r8, r8)
 8004efc:	200001f4 	.word	0x200001f4

08004f00 <_malloc_r>:
 8004f00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f02:	2203      	movs	r2, #3
 8004f04:	1ccb      	adds	r3, r1, #3
 8004f06:	4393      	bics	r3, r2
 8004f08:	3308      	adds	r3, #8
 8004f0a:	0006      	movs	r6, r0
 8004f0c:	001f      	movs	r7, r3
 8004f0e:	2b0c      	cmp	r3, #12
 8004f10:	d232      	bcs.n	8004f78 <_malloc_r+0x78>
 8004f12:	270c      	movs	r7, #12
 8004f14:	42b9      	cmp	r1, r7
 8004f16:	d831      	bhi.n	8004f7c <_malloc_r+0x7c>
 8004f18:	0030      	movs	r0, r6
 8004f1a:	f000 fdf5 	bl	8005b08 <__malloc_lock>
 8004f1e:	4d32      	ldr	r5, [pc, #200]	; (8004fe8 <_malloc_r+0xe8>)
 8004f20:	682b      	ldr	r3, [r5, #0]
 8004f22:	001c      	movs	r4, r3
 8004f24:	2c00      	cmp	r4, #0
 8004f26:	d12e      	bne.n	8004f86 <_malloc_r+0x86>
 8004f28:	0039      	movs	r1, r7
 8004f2a:	0030      	movs	r0, r6
 8004f2c:	f7ff ffc6 	bl	8004ebc <sbrk_aligned>
 8004f30:	0004      	movs	r4, r0
 8004f32:	1c43      	adds	r3, r0, #1
 8004f34:	d11e      	bne.n	8004f74 <_malloc_r+0x74>
 8004f36:	682c      	ldr	r4, [r5, #0]
 8004f38:	0025      	movs	r5, r4
 8004f3a:	2d00      	cmp	r5, #0
 8004f3c:	d14a      	bne.n	8004fd4 <_malloc_r+0xd4>
 8004f3e:	6823      	ldr	r3, [r4, #0]
 8004f40:	0029      	movs	r1, r5
 8004f42:	18e3      	adds	r3, r4, r3
 8004f44:	0030      	movs	r0, r6
 8004f46:	9301      	str	r3, [sp, #4]
 8004f48:	f000 fb34 	bl	80055b4 <_sbrk_r>
 8004f4c:	9b01      	ldr	r3, [sp, #4]
 8004f4e:	4283      	cmp	r3, r0
 8004f50:	d143      	bne.n	8004fda <_malloc_r+0xda>
 8004f52:	6823      	ldr	r3, [r4, #0]
 8004f54:	3703      	adds	r7, #3
 8004f56:	1aff      	subs	r7, r7, r3
 8004f58:	2303      	movs	r3, #3
 8004f5a:	439f      	bics	r7, r3
 8004f5c:	3708      	adds	r7, #8
 8004f5e:	2f0c      	cmp	r7, #12
 8004f60:	d200      	bcs.n	8004f64 <_malloc_r+0x64>
 8004f62:	270c      	movs	r7, #12
 8004f64:	0039      	movs	r1, r7
 8004f66:	0030      	movs	r0, r6
 8004f68:	f7ff ffa8 	bl	8004ebc <sbrk_aligned>
 8004f6c:	1c43      	adds	r3, r0, #1
 8004f6e:	d034      	beq.n	8004fda <_malloc_r+0xda>
 8004f70:	6823      	ldr	r3, [r4, #0]
 8004f72:	19df      	adds	r7, r3, r7
 8004f74:	6027      	str	r7, [r4, #0]
 8004f76:	e013      	b.n	8004fa0 <_malloc_r+0xa0>
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	dacb      	bge.n	8004f14 <_malloc_r+0x14>
 8004f7c:	230c      	movs	r3, #12
 8004f7e:	2500      	movs	r5, #0
 8004f80:	6033      	str	r3, [r6, #0]
 8004f82:	0028      	movs	r0, r5
 8004f84:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004f86:	6822      	ldr	r2, [r4, #0]
 8004f88:	1bd1      	subs	r1, r2, r7
 8004f8a:	d420      	bmi.n	8004fce <_malloc_r+0xce>
 8004f8c:	290b      	cmp	r1, #11
 8004f8e:	d917      	bls.n	8004fc0 <_malloc_r+0xc0>
 8004f90:	19e2      	adds	r2, r4, r7
 8004f92:	6027      	str	r7, [r4, #0]
 8004f94:	42a3      	cmp	r3, r4
 8004f96:	d111      	bne.n	8004fbc <_malloc_r+0xbc>
 8004f98:	602a      	str	r2, [r5, #0]
 8004f9a:	6863      	ldr	r3, [r4, #4]
 8004f9c:	6011      	str	r1, [r2, #0]
 8004f9e:	6053      	str	r3, [r2, #4]
 8004fa0:	0030      	movs	r0, r6
 8004fa2:	0025      	movs	r5, r4
 8004fa4:	f000 fdb8 	bl	8005b18 <__malloc_unlock>
 8004fa8:	2207      	movs	r2, #7
 8004faa:	350b      	adds	r5, #11
 8004fac:	1d23      	adds	r3, r4, #4
 8004fae:	4395      	bics	r5, r2
 8004fb0:	1aea      	subs	r2, r5, r3
 8004fb2:	429d      	cmp	r5, r3
 8004fb4:	d0e5      	beq.n	8004f82 <_malloc_r+0x82>
 8004fb6:	1b5b      	subs	r3, r3, r5
 8004fb8:	50a3      	str	r3, [r4, r2]
 8004fba:	e7e2      	b.n	8004f82 <_malloc_r+0x82>
 8004fbc:	605a      	str	r2, [r3, #4]
 8004fbe:	e7ec      	b.n	8004f9a <_malloc_r+0x9a>
 8004fc0:	6862      	ldr	r2, [r4, #4]
 8004fc2:	42a3      	cmp	r3, r4
 8004fc4:	d101      	bne.n	8004fca <_malloc_r+0xca>
 8004fc6:	602a      	str	r2, [r5, #0]
 8004fc8:	e7ea      	b.n	8004fa0 <_malloc_r+0xa0>
 8004fca:	605a      	str	r2, [r3, #4]
 8004fcc:	e7e8      	b.n	8004fa0 <_malloc_r+0xa0>
 8004fce:	0023      	movs	r3, r4
 8004fd0:	6864      	ldr	r4, [r4, #4]
 8004fd2:	e7a7      	b.n	8004f24 <_malloc_r+0x24>
 8004fd4:	002c      	movs	r4, r5
 8004fd6:	686d      	ldr	r5, [r5, #4]
 8004fd8:	e7af      	b.n	8004f3a <_malloc_r+0x3a>
 8004fda:	230c      	movs	r3, #12
 8004fdc:	0030      	movs	r0, r6
 8004fde:	6033      	str	r3, [r6, #0]
 8004fe0:	f000 fd9a 	bl	8005b18 <__malloc_unlock>
 8004fe4:	e7cd      	b.n	8004f82 <_malloc_r+0x82>
 8004fe6:	46c0      	nop			; (mov r8, r8)
 8004fe8:	200001f0 	.word	0x200001f0

08004fec <__sfputc_r>:
 8004fec:	6893      	ldr	r3, [r2, #8]
 8004fee:	b510      	push	{r4, lr}
 8004ff0:	3b01      	subs	r3, #1
 8004ff2:	6093      	str	r3, [r2, #8]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	da04      	bge.n	8005002 <__sfputc_r+0x16>
 8004ff8:	6994      	ldr	r4, [r2, #24]
 8004ffa:	42a3      	cmp	r3, r4
 8004ffc:	db07      	blt.n	800500e <__sfputc_r+0x22>
 8004ffe:	290a      	cmp	r1, #10
 8005000:	d005      	beq.n	800500e <__sfputc_r+0x22>
 8005002:	6813      	ldr	r3, [r2, #0]
 8005004:	1c58      	adds	r0, r3, #1
 8005006:	6010      	str	r0, [r2, #0]
 8005008:	7019      	strb	r1, [r3, #0]
 800500a:	0008      	movs	r0, r1
 800500c:	bd10      	pop	{r4, pc}
 800500e:	f000 fb2f 	bl	8005670 <__swbuf_r>
 8005012:	0001      	movs	r1, r0
 8005014:	e7f9      	b.n	800500a <__sfputc_r+0x1e>

08005016 <__sfputs_r>:
 8005016:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005018:	0006      	movs	r6, r0
 800501a:	000f      	movs	r7, r1
 800501c:	0014      	movs	r4, r2
 800501e:	18d5      	adds	r5, r2, r3
 8005020:	42ac      	cmp	r4, r5
 8005022:	d101      	bne.n	8005028 <__sfputs_r+0x12>
 8005024:	2000      	movs	r0, #0
 8005026:	e007      	b.n	8005038 <__sfputs_r+0x22>
 8005028:	7821      	ldrb	r1, [r4, #0]
 800502a:	003a      	movs	r2, r7
 800502c:	0030      	movs	r0, r6
 800502e:	f7ff ffdd 	bl	8004fec <__sfputc_r>
 8005032:	3401      	adds	r4, #1
 8005034:	1c43      	adds	r3, r0, #1
 8005036:	d1f3      	bne.n	8005020 <__sfputs_r+0xa>
 8005038:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800503c <_vfiprintf_r>:
 800503c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800503e:	b0a1      	sub	sp, #132	; 0x84
 8005040:	0006      	movs	r6, r0
 8005042:	000c      	movs	r4, r1
 8005044:	001f      	movs	r7, r3
 8005046:	9203      	str	r2, [sp, #12]
 8005048:	2800      	cmp	r0, #0
 800504a:	d004      	beq.n	8005056 <_vfiprintf_r+0x1a>
 800504c:	6983      	ldr	r3, [r0, #24]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d101      	bne.n	8005056 <_vfiprintf_r+0x1a>
 8005052:	f7ff fe8f 	bl	8004d74 <__sinit>
 8005056:	4b8e      	ldr	r3, [pc, #568]	; (8005290 <_vfiprintf_r+0x254>)
 8005058:	429c      	cmp	r4, r3
 800505a:	d11c      	bne.n	8005096 <_vfiprintf_r+0x5a>
 800505c:	6874      	ldr	r4, [r6, #4]
 800505e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005060:	07db      	lsls	r3, r3, #31
 8005062:	d405      	bmi.n	8005070 <_vfiprintf_r+0x34>
 8005064:	89a3      	ldrh	r3, [r4, #12]
 8005066:	059b      	lsls	r3, r3, #22
 8005068:	d402      	bmi.n	8005070 <_vfiprintf_r+0x34>
 800506a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800506c:	f7ff ff23 	bl	8004eb6 <__retarget_lock_acquire_recursive>
 8005070:	89a3      	ldrh	r3, [r4, #12]
 8005072:	071b      	lsls	r3, r3, #28
 8005074:	d502      	bpl.n	800507c <_vfiprintf_r+0x40>
 8005076:	6923      	ldr	r3, [r4, #16]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d11d      	bne.n	80050b8 <_vfiprintf_r+0x7c>
 800507c:	0021      	movs	r1, r4
 800507e:	0030      	movs	r0, r6
 8005080:	f000 fb60 	bl	8005744 <__swsetup_r>
 8005084:	2800      	cmp	r0, #0
 8005086:	d017      	beq.n	80050b8 <_vfiprintf_r+0x7c>
 8005088:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800508a:	07db      	lsls	r3, r3, #31
 800508c:	d50d      	bpl.n	80050aa <_vfiprintf_r+0x6e>
 800508e:	2001      	movs	r0, #1
 8005090:	4240      	negs	r0, r0
 8005092:	b021      	add	sp, #132	; 0x84
 8005094:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005096:	4b7f      	ldr	r3, [pc, #508]	; (8005294 <_vfiprintf_r+0x258>)
 8005098:	429c      	cmp	r4, r3
 800509a:	d101      	bne.n	80050a0 <_vfiprintf_r+0x64>
 800509c:	68b4      	ldr	r4, [r6, #8]
 800509e:	e7de      	b.n	800505e <_vfiprintf_r+0x22>
 80050a0:	4b7d      	ldr	r3, [pc, #500]	; (8005298 <_vfiprintf_r+0x25c>)
 80050a2:	429c      	cmp	r4, r3
 80050a4:	d1db      	bne.n	800505e <_vfiprintf_r+0x22>
 80050a6:	68f4      	ldr	r4, [r6, #12]
 80050a8:	e7d9      	b.n	800505e <_vfiprintf_r+0x22>
 80050aa:	89a3      	ldrh	r3, [r4, #12]
 80050ac:	059b      	lsls	r3, r3, #22
 80050ae:	d4ee      	bmi.n	800508e <_vfiprintf_r+0x52>
 80050b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80050b2:	f7ff ff01 	bl	8004eb8 <__retarget_lock_release_recursive>
 80050b6:	e7ea      	b.n	800508e <_vfiprintf_r+0x52>
 80050b8:	2300      	movs	r3, #0
 80050ba:	ad08      	add	r5, sp, #32
 80050bc:	616b      	str	r3, [r5, #20]
 80050be:	3320      	adds	r3, #32
 80050c0:	766b      	strb	r3, [r5, #25]
 80050c2:	3310      	adds	r3, #16
 80050c4:	76ab      	strb	r3, [r5, #26]
 80050c6:	9707      	str	r7, [sp, #28]
 80050c8:	9f03      	ldr	r7, [sp, #12]
 80050ca:	783b      	ldrb	r3, [r7, #0]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d001      	beq.n	80050d4 <_vfiprintf_r+0x98>
 80050d0:	2b25      	cmp	r3, #37	; 0x25
 80050d2:	d14e      	bne.n	8005172 <_vfiprintf_r+0x136>
 80050d4:	9b03      	ldr	r3, [sp, #12]
 80050d6:	1afb      	subs	r3, r7, r3
 80050d8:	9305      	str	r3, [sp, #20]
 80050da:	9b03      	ldr	r3, [sp, #12]
 80050dc:	429f      	cmp	r7, r3
 80050de:	d00d      	beq.n	80050fc <_vfiprintf_r+0xc0>
 80050e0:	9b05      	ldr	r3, [sp, #20]
 80050e2:	0021      	movs	r1, r4
 80050e4:	0030      	movs	r0, r6
 80050e6:	9a03      	ldr	r2, [sp, #12]
 80050e8:	f7ff ff95 	bl	8005016 <__sfputs_r>
 80050ec:	1c43      	adds	r3, r0, #1
 80050ee:	d100      	bne.n	80050f2 <_vfiprintf_r+0xb6>
 80050f0:	e0b5      	b.n	800525e <_vfiprintf_r+0x222>
 80050f2:	696a      	ldr	r2, [r5, #20]
 80050f4:	9b05      	ldr	r3, [sp, #20]
 80050f6:	4694      	mov	ip, r2
 80050f8:	4463      	add	r3, ip
 80050fa:	616b      	str	r3, [r5, #20]
 80050fc:	783b      	ldrb	r3, [r7, #0]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d100      	bne.n	8005104 <_vfiprintf_r+0xc8>
 8005102:	e0ac      	b.n	800525e <_vfiprintf_r+0x222>
 8005104:	2201      	movs	r2, #1
 8005106:	1c7b      	adds	r3, r7, #1
 8005108:	9303      	str	r3, [sp, #12]
 800510a:	2300      	movs	r3, #0
 800510c:	4252      	negs	r2, r2
 800510e:	606a      	str	r2, [r5, #4]
 8005110:	a904      	add	r1, sp, #16
 8005112:	3254      	adds	r2, #84	; 0x54
 8005114:	1852      	adds	r2, r2, r1
 8005116:	602b      	str	r3, [r5, #0]
 8005118:	60eb      	str	r3, [r5, #12]
 800511a:	60ab      	str	r3, [r5, #8]
 800511c:	7013      	strb	r3, [r2, #0]
 800511e:	65ab      	str	r3, [r5, #88]	; 0x58
 8005120:	9b03      	ldr	r3, [sp, #12]
 8005122:	2205      	movs	r2, #5
 8005124:	7819      	ldrb	r1, [r3, #0]
 8005126:	485d      	ldr	r0, [pc, #372]	; (800529c <_vfiprintf_r+0x260>)
 8005128:	f000 fce2 	bl	8005af0 <memchr>
 800512c:	9b03      	ldr	r3, [sp, #12]
 800512e:	1c5f      	adds	r7, r3, #1
 8005130:	2800      	cmp	r0, #0
 8005132:	d120      	bne.n	8005176 <_vfiprintf_r+0x13a>
 8005134:	682a      	ldr	r2, [r5, #0]
 8005136:	06d3      	lsls	r3, r2, #27
 8005138:	d504      	bpl.n	8005144 <_vfiprintf_r+0x108>
 800513a:	2353      	movs	r3, #83	; 0x53
 800513c:	a904      	add	r1, sp, #16
 800513e:	185b      	adds	r3, r3, r1
 8005140:	2120      	movs	r1, #32
 8005142:	7019      	strb	r1, [r3, #0]
 8005144:	0713      	lsls	r3, r2, #28
 8005146:	d504      	bpl.n	8005152 <_vfiprintf_r+0x116>
 8005148:	2353      	movs	r3, #83	; 0x53
 800514a:	a904      	add	r1, sp, #16
 800514c:	185b      	adds	r3, r3, r1
 800514e:	212b      	movs	r1, #43	; 0x2b
 8005150:	7019      	strb	r1, [r3, #0]
 8005152:	9b03      	ldr	r3, [sp, #12]
 8005154:	781b      	ldrb	r3, [r3, #0]
 8005156:	2b2a      	cmp	r3, #42	; 0x2a
 8005158:	d016      	beq.n	8005188 <_vfiprintf_r+0x14c>
 800515a:	2100      	movs	r1, #0
 800515c:	68eb      	ldr	r3, [r5, #12]
 800515e:	9f03      	ldr	r7, [sp, #12]
 8005160:	783a      	ldrb	r2, [r7, #0]
 8005162:	1c78      	adds	r0, r7, #1
 8005164:	3a30      	subs	r2, #48	; 0x30
 8005166:	4684      	mov	ip, r0
 8005168:	2a09      	cmp	r2, #9
 800516a:	d94f      	bls.n	800520c <_vfiprintf_r+0x1d0>
 800516c:	2900      	cmp	r1, #0
 800516e:	d111      	bne.n	8005194 <_vfiprintf_r+0x158>
 8005170:	e017      	b.n	80051a2 <_vfiprintf_r+0x166>
 8005172:	3701      	adds	r7, #1
 8005174:	e7a9      	b.n	80050ca <_vfiprintf_r+0x8e>
 8005176:	4b49      	ldr	r3, [pc, #292]	; (800529c <_vfiprintf_r+0x260>)
 8005178:	682a      	ldr	r2, [r5, #0]
 800517a:	1ac0      	subs	r0, r0, r3
 800517c:	2301      	movs	r3, #1
 800517e:	4083      	lsls	r3, r0
 8005180:	4313      	orrs	r3, r2
 8005182:	602b      	str	r3, [r5, #0]
 8005184:	9703      	str	r7, [sp, #12]
 8005186:	e7cb      	b.n	8005120 <_vfiprintf_r+0xe4>
 8005188:	9b07      	ldr	r3, [sp, #28]
 800518a:	1d19      	adds	r1, r3, #4
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	9107      	str	r1, [sp, #28]
 8005190:	2b00      	cmp	r3, #0
 8005192:	db01      	blt.n	8005198 <_vfiprintf_r+0x15c>
 8005194:	930b      	str	r3, [sp, #44]	; 0x2c
 8005196:	e004      	b.n	80051a2 <_vfiprintf_r+0x166>
 8005198:	425b      	negs	r3, r3
 800519a:	60eb      	str	r3, [r5, #12]
 800519c:	2302      	movs	r3, #2
 800519e:	4313      	orrs	r3, r2
 80051a0:	602b      	str	r3, [r5, #0]
 80051a2:	783b      	ldrb	r3, [r7, #0]
 80051a4:	2b2e      	cmp	r3, #46	; 0x2e
 80051a6:	d10a      	bne.n	80051be <_vfiprintf_r+0x182>
 80051a8:	787b      	ldrb	r3, [r7, #1]
 80051aa:	2b2a      	cmp	r3, #42	; 0x2a
 80051ac:	d137      	bne.n	800521e <_vfiprintf_r+0x1e2>
 80051ae:	9b07      	ldr	r3, [sp, #28]
 80051b0:	3702      	adds	r7, #2
 80051b2:	1d1a      	adds	r2, r3, #4
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	9207      	str	r2, [sp, #28]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	db2d      	blt.n	8005218 <_vfiprintf_r+0x1dc>
 80051bc:	9309      	str	r3, [sp, #36]	; 0x24
 80051be:	2203      	movs	r2, #3
 80051c0:	7839      	ldrb	r1, [r7, #0]
 80051c2:	4837      	ldr	r0, [pc, #220]	; (80052a0 <_vfiprintf_r+0x264>)
 80051c4:	f000 fc94 	bl	8005af0 <memchr>
 80051c8:	2800      	cmp	r0, #0
 80051ca:	d007      	beq.n	80051dc <_vfiprintf_r+0x1a0>
 80051cc:	4b34      	ldr	r3, [pc, #208]	; (80052a0 <_vfiprintf_r+0x264>)
 80051ce:	682a      	ldr	r2, [r5, #0]
 80051d0:	1ac0      	subs	r0, r0, r3
 80051d2:	2340      	movs	r3, #64	; 0x40
 80051d4:	4083      	lsls	r3, r0
 80051d6:	4313      	orrs	r3, r2
 80051d8:	3701      	adds	r7, #1
 80051da:	602b      	str	r3, [r5, #0]
 80051dc:	7839      	ldrb	r1, [r7, #0]
 80051de:	1c7b      	adds	r3, r7, #1
 80051e0:	2206      	movs	r2, #6
 80051e2:	4830      	ldr	r0, [pc, #192]	; (80052a4 <_vfiprintf_r+0x268>)
 80051e4:	9303      	str	r3, [sp, #12]
 80051e6:	7629      	strb	r1, [r5, #24]
 80051e8:	f000 fc82 	bl	8005af0 <memchr>
 80051ec:	2800      	cmp	r0, #0
 80051ee:	d045      	beq.n	800527c <_vfiprintf_r+0x240>
 80051f0:	4b2d      	ldr	r3, [pc, #180]	; (80052a8 <_vfiprintf_r+0x26c>)
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d127      	bne.n	8005246 <_vfiprintf_r+0x20a>
 80051f6:	2207      	movs	r2, #7
 80051f8:	9b07      	ldr	r3, [sp, #28]
 80051fa:	3307      	adds	r3, #7
 80051fc:	4393      	bics	r3, r2
 80051fe:	3308      	adds	r3, #8
 8005200:	9307      	str	r3, [sp, #28]
 8005202:	696b      	ldr	r3, [r5, #20]
 8005204:	9a04      	ldr	r2, [sp, #16]
 8005206:	189b      	adds	r3, r3, r2
 8005208:	616b      	str	r3, [r5, #20]
 800520a:	e75d      	b.n	80050c8 <_vfiprintf_r+0x8c>
 800520c:	210a      	movs	r1, #10
 800520e:	434b      	muls	r3, r1
 8005210:	4667      	mov	r7, ip
 8005212:	189b      	adds	r3, r3, r2
 8005214:	3909      	subs	r1, #9
 8005216:	e7a3      	b.n	8005160 <_vfiprintf_r+0x124>
 8005218:	2301      	movs	r3, #1
 800521a:	425b      	negs	r3, r3
 800521c:	e7ce      	b.n	80051bc <_vfiprintf_r+0x180>
 800521e:	2300      	movs	r3, #0
 8005220:	001a      	movs	r2, r3
 8005222:	3701      	adds	r7, #1
 8005224:	606b      	str	r3, [r5, #4]
 8005226:	7839      	ldrb	r1, [r7, #0]
 8005228:	1c78      	adds	r0, r7, #1
 800522a:	3930      	subs	r1, #48	; 0x30
 800522c:	4684      	mov	ip, r0
 800522e:	2909      	cmp	r1, #9
 8005230:	d903      	bls.n	800523a <_vfiprintf_r+0x1fe>
 8005232:	2b00      	cmp	r3, #0
 8005234:	d0c3      	beq.n	80051be <_vfiprintf_r+0x182>
 8005236:	9209      	str	r2, [sp, #36]	; 0x24
 8005238:	e7c1      	b.n	80051be <_vfiprintf_r+0x182>
 800523a:	230a      	movs	r3, #10
 800523c:	435a      	muls	r2, r3
 800523e:	4667      	mov	r7, ip
 8005240:	1852      	adds	r2, r2, r1
 8005242:	3b09      	subs	r3, #9
 8005244:	e7ef      	b.n	8005226 <_vfiprintf_r+0x1ea>
 8005246:	ab07      	add	r3, sp, #28
 8005248:	9300      	str	r3, [sp, #0]
 800524a:	0022      	movs	r2, r4
 800524c:	0029      	movs	r1, r5
 800524e:	0030      	movs	r0, r6
 8005250:	4b16      	ldr	r3, [pc, #88]	; (80052ac <_vfiprintf_r+0x270>)
 8005252:	e000      	b.n	8005256 <_vfiprintf_r+0x21a>
 8005254:	bf00      	nop
 8005256:	9004      	str	r0, [sp, #16]
 8005258:	9b04      	ldr	r3, [sp, #16]
 800525a:	3301      	adds	r3, #1
 800525c:	d1d1      	bne.n	8005202 <_vfiprintf_r+0x1c6>
 800525e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005260:	07db      	lsls	r3, r3, #31
 8005262:	d405      	bmi.n	8005270 <_vfiprintf_r+0x234>
 8005264:	89a3      	ldrh	r3, [r4, #12]
 8005266:	059b      	lsls	r3, r3, #22
 8005268:	d402      	bmi.n	8005270 <_vfiprintf_r+0x234>
 800526a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800526c:	f7ff fe24 	bl	8004eb8 <__retarget_lock_release_recursive>
 8005270:	89a3      	ldrh	r3, [r4, #12]
 8005272:	065b      	lsls	r3, r3, #25
 8005274:	d500      	bpl.n	8005278 <_vfiprintf_r+0x23c>
 8005276:	e70a      	b.n	800508e <_vfiprintf_r+0x52>
 8005278:	980d      	ldr	r0, [sp, #52]	; 0x34
 800527a:	e70a      	b.n	8005092 <_vfiprintf_r+0x56>
 800527c:	ab07      	add	r3, sp, #28
 800527e:	9300      	str	r3, [sp, #0]
 8005280:	0022      	movs	r2, r4
 8005282:	0029      	movs	r1, r5
 8005284:	0030      	movs	r0, r6
 8005286:	4b09      	ldr	r3, [pc, #36]	; (80052ac <_vfiprintf_r+0x270>)
 8005288:	f000 f882 	bl	8005390 <_printf_i>
 800528c:	e7e3      	b.n	8005256 <_vfiprintf_r+0x21a>
 800528e:	46c0      	nop			; (mov r8, r8)
 8005290:	08005e68 	.word	0x08005e68
 8005294:	08005e88 	.word	0x08005e88
 8005298:	08005e48 	.word	0x08005e48
 800529c:	08005ea8 	.word	0x08005ea8
 80052a0:	08005eae 	.word	0x08005eae
 80052a4:	08005eb2 	.word	0x08005eb2
 80052a8:	00000000 	.word	0x00000000
 80052ac:	08005017 	.word	0x08005017

080052b0 <_printf_common>:
 80052b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80052b2:	0015      	movs	r5, r2
 80052b4:	9301      	str	r3, [sp, #4]
 80052b6:	688a      	ldr	r2, [r1, #8]
 80052b8:	690b      	ldr	r3, [r1, #16]
 80052ba:	000c      	movs	r4, r1
 80052bc:	9000      	str	r0, [sp, #0]
 80052be:	4293      	cmp	r3, r2
 80052c0:	da00      	bge.n	80052c4 <_printf_common+0x14>
 80052c2:	0013      	movs	r3, r2
 80052c4:	0022      	movs	r2, r4
 80052c6:	602b      	str	r3, [r5, #0]
 80052c8:	3243      	adds	r2, #67	; 0x43
 80052ca:	7812      	ldrb	r2, [r2, #0]
 80052cc:	2a00      	cmp	r2, #0
 80052ce:	d001      	beq.n	80052d4 <_printf_common+0x24>
 80052d0:	3301      	adds	r3, #1
 80052d2:	602b      	str	r3, [r5, #0]
 80052d4:	6823      	ldr	r3, [r4, #0]
 80052d6:	069b      	lsls	r3, r3, #26
 80052d8:	d502      	bpl.n	80052e0 <_printf_common+0x30>
 80052da:	682b      	ldr	r3, [r5, #0]
 80052dc:	3302      	adds	r3, #2
 80052de:	602b      	str	r3, [r5, #0]
 80052e0:	6822      	ldr	r2, [r4, #0]
 80052e2:	2306      	movs	r3, #6
 80052e4:	0017      	movs	r7, r2
 80052e6:	401f      	ands	r7, r3
 80052e8:	421a      	tst	r2, r3
 80052ea:	d027      	beq.n	800533c <_printf_common+0x8c>
 80052ec:	0023      	movs	r3, r4
 80052ee:	3343      	adds	r3, #67	; 0x43
 80052f0:	781b      	ldrb	r3, [r3, #0]
 80052f2:	1e5a      	subs	r2, r3, #1
 80052f4:	4193      	sbcs	r3, r2
 80052f6:	6822      	ldr	r2, [r4, #0]
 80052f8:	0692      	lsls	r2, r2, #26
 80052fa:	d430      	bmi.n	800535e <_printf_common+0xae>
 80052fc:	0022      	movs	r2, r4
 80052fe:	9901      	ldr	r1, [sp, #4]
 8005300:	9800      	ldr	r0, [sp, #0]
 8005302:	9e08      	ldr	r6, [sp, #32]
 8005304:	3243      	adds	r2, #67	; 0x43
 8005306:	47b0      	blx	r6
 8005308:	1c43      	adds	r3, r0, #1
 800530a:	d025      	beq.n	8005358 <_printf_common+0xa8>
 800530c:	2306      	movs	r3, #6
 800530e:	6820      	ldr	r0, [r4, #0]
 8005310:	682a      	ldr	r2, [r5, #0]
 8005312:	68e1      	ldr	r1, [r4, #12]
 8005314:	2500      	movs	r5, #0
 8005316:	4003      	ands	r3, r0
 8005318:	2b04      	cmp	r3, #4
 800531a:	d103      	bne.n	8005324 <_printf_common+0x74>
 800531c:	1a8d      	subs	r5, r1, r2
 800531e:	43eb      	mvns	r3, r5
 8005320:	17db      	asrs	r3, r3, #31
 8005322:	401d      	ands	r5, r3
 8005324:	68a3      	ldr	r3, [r4, #8]
 8005326:	6922      	ldr	r2, [r4, #16]
 8005328:	4293      	cmp	r3, r2
 800532a:	dd01      	ble.n	8005330 <_printf_common+0x80>
 800532c:	1a9b      	subs	r3, r3, r2
 800532e:	18ed      	adds	r5, r5, r3
 8005330:	2700      	movs	r7, #0
 8005332:	42bd      	cmp	r5, r7
 8005334:	d120      	bne.n	8005378 <_printf_common+0xc8>
 8005336:	2000      	movs	r0, #0
 8005338:	e010      	b.n	800535c <_printf_common+0xac>
 800533a:	3701      	adds	r7, #1
 800533c:	68e3      	ldr	r3, [r4, #12]
 800533e:	682a      	ldr	r2, [r5, #0]
 8005340:	1a9b      	subs	r3, r3, r2
 8005342:	42bb      	cmp	r3, r7
 8005344:	ddd2      	ble.n	80052ec <_printf_common+0x3c>
 8005346:	0022      	movs	r2, r4
 8005348:	2301      	movs	r3, #1
 800534a:	9901      	ldr	r1, [sp, #4]
 800534c:	9800      	ldr	r0, [sp, #0]
 800534e:	9e08      	ldr	r6, [sp, #32]
 8005350:	3219      	adds	r2, #25
 8005352:	47b0      	blx	r6
 8005354:	1c43      	adds	r3, r0, #1
 8005356:	d1f0      	bne.n	800533a <_printf_common+0x8a>
 8005358:	2001      	movs	r0, #1
 800535a:	4240      	negs	r0, r0
 800535c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800535e:	2030      	movs	r0, #48	; 0x30
 8005360:	18e1      	adds	r1, r4, r3
 8005362:	3143      	adds	r1, #67	; 0x43
 8005364:	7008      	strb	r0, [r1, #0]
 8005366:	0021      	movs	r1, r4
 8005368:	1c5a      	adds	r2, r3, #1
 800536a:	3145      	adds	r1, #69	; 0x45
 800536c:	7809      	ldrb	r1, [r1, #0]
 800536e:	18a2      	adds	r2, r4, r2
 8005370:	3243      	adds	r2, #67	; 0x43
 8005372:	3302      	adds	r3, #2
 8005374:	7011      	strb	r1, [r2, #0]
 8005376:	e7c1      	b.n	80052fc <_printf_common+0x4c>
 8005378:	0022      	movs	r2, r4
 800537a:	2301      	movs	r3, #1
 800537c:	9901      	ldr	r1, [sp, #4]
 800537e:	9800      	ldr	r0, [sp, #0]
 8005380:	9e08      	ldr	r6, [sp, #32]
 8005382:	321a      	adds	r2, #26
 8005384:	47b0      	blx	r6
 8005386:	1c43      	adds	r3, r0, #1
 8005388:	d0e6      	beq.n	8005358 <_printf_common+0xa8>
 800538a:	3701      	adds	r7, #1
 800538c:	e7d1      	b.n	8005332 <_printf_common+0x82>
	...

08005390 <_printf_i>:
 8005390:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005392:	b08b      	sub	sp, #44	; 0x2c
 8005394:	9206      	str	r2, [sp, #24]
 8005396:	000a      	movs	r2, r1
 8005398:	3243      	adds	r2, #67	; 0x43
 800539a:	9307      	str	r3, [sp, #28]
 800539c:	9005      	str	r0, [sp, #20]
 800539e:	9204      	str	r2, [sp, #16]
 80053a0:	7e0a      	ldrb	r2, [r1, #24]
 80053a2:	000c      	movs	r4, r1
 80053a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80053a6:	2a78      	cmp	r2, #120	; 0x78
 80053a8:	d807      	bhi.n	80053ba <_printf_i+0x2a>
 80053aa:	2a62      	cmp	r2, #98	; 0x62
 80053ac:	d809      	bhi.n	80053c2 <_printf_i+0x32>
 80053ae:	2a00      	cmp	r2, #0
 80053b0:	d100      	bne.n	80053b4 <_printf_i+0x24>
 80053b2:	e0c1      	b.n	8005538 <_printf_i+0x1a8>
 80053b4:	2a58      	cmp	r2, #88	; 0x58
 80053b6:	d100      	bne.n	80053ba <_printf_i+0x2a>
 80053b8:	e08c      	b.n	80054d4 <_printf_i+0x144>
 80053ba:	0026      	movs	r6, r4
 80053bc:	3642      	adds	r6, #66	; 0x42
 80053be:	7032      	strb	r2, [r6, #0]
 80053c0:	e022      	b.n	8005408 <_printf_i+0x78>
 80053c2:	0010      	movs	r0, r2
 80053c4:	3863      	subs	r0, #99	; 0x63
 80053c6:	2815      	cmp	r0, #21
 80053c8:	d8f7      	bhi.n	80053ba <_printf_i+0x2a>
 80053ca:	f7fa fe9b 	bl	8000104 <__gnu_thumb1_case_shi>
 80053ce:	0016      	.short	0x0016
 80053d0:	fff6001f 	.word	0xfff6001f
 80053d4:	fff6fff6 	.word	0xfff6fff6
 80053d8:	001ffff6 	.word	0x001ffff6
 80053dc:	fff6fff6 	.word	0xfff6fff6
 80053e0:	fff6fff6 	.word	0xfff6fff6
 80053e4:	003600a8 	.word	0x003600a8
 80053e8:	fff6009a 	.word	0xfff6009a
 80053ec:	00b9fff6 	.word	0x00b9fff6
 80053f0:	0036fff6 	.word	0x0036fff6
 80053f4:	fff6fff6 	.word	0xfff6fff6
 80053f8:	009e      	.short	0x009e
 80053fa:	0026      	movs	r6, r4
 80053fc:	681a      	ldr	r2, [r3, #0]
 80053fe:	3642      	adds	r6, #66	; 0x42
 8005400:	1d11      	adds	r1, r2, #4
 8005402:	6019      	str	r1, [r3, #0]
 8005404:	6813      	ldr	r3, [r2, #0]
 8005406:	7033      	strb	r3, [r6, #0]
 8005408:	2301      	movs	r3, #1
 800540a:	e0a7      	b.n	800555c <_printf_i+0x1cc>
 800540c:	6808      	ldr	r0, [r1, #0]
 800540e:	6819      	ldr	r1, [r3, #0]
 8005410:	1d0a      	adds	r2, r1, #4
 8005412:	0605      	lsls	r5, r0, #24
 8005414:	d50b      	bpl.n	800542e <_printf_i+0x9e>
 8005416:	680d      	ldr	r5, [r1, #0]
 8005418:	601a      	str	r2, [r3, #0]
 800541a:	2d00      	cmp	r5, #0
 800541c:	da03      	bge.n	8005426 <_printf_i+0x96>
 800541e:	232d      	movs	r3, #45	; 0x2d
 8005420:	9a04      	ldr	r2, [sp, #16]
 8005422:	426d      	negs	r5, r5
 8005424:	7013      	strb	r3, [r2, #0]
 8005426:	4b61      	ldr	r3, [pc, #388]	; (80055ac <_printf_i+0x21c>)
 8005428:	270a      	movs	r7, #10
 800542a:	9303      	str	r3, [sp, #12]
 800542c:	e01b      	b.n	8005466 <_printf_i+0xd6>
 800542e:	680d      	ldr	r5, [r1, #0]
 8005430:	601a      	str	r2, [r3, #0]
 8005432:	0641      	lsls	r1, r0, #25
 8005434:	d5f1      	bpl.n	800541a <_printf_i+0x8a>
 8005436:	b22d      	sxth	r5, r5
 8005438:	e7ef      	b.n	800541a <_printf_i+0x8a>
 800543a:	680d      	ldr	r5, [r1, #0]
 800543c:	6819      	ldr	r1, [r3, #0]
 800543e:	1d08      	adds	r0, r1, #4
 8005440:	6018      	str	r0, [r3, #0]
 8005442:	062e      	lsls	r6, r5, #24
 8005444:	d501      	bpl.n	800544a <_printf_i+0xba>
 8005446:	680d      	ldr	r5, [r1, #0]
 8005448:	e003      	b.n	8005452 <_printf_i+0xc2>
 800544a:	066d      	lsls	r5, r5, #25
 800544c:	d5fb      	bpl.n	8005446 <_printf_i+0xb6>
 800544e:	680d      	ldr	r5, [r1, #0]
 8005450:	b2ad      	uxth	r5, r5
 8005452:	4b56      	ldr	r3, [pc, #344]	; (80055ac <_printf_i+0x21c>)
 8005454:	2708      	movs	r7, #8
 8005456:	9303      	str	r3, [sp, #12]
 8005458:	2a6f      	cmp	r2, #111	; 0x6f
 800545a:	d000      	beq.n	800545e <_printf_i+0xce>
 800545c:	3702      	adds	r7, #2
 800545e:	0023      	movs	r3, r4
 8005460:	2200      	movs	r2, #0
 8005462:	3343      	adds	r3, #67	; 0x43
 8005464:	701a      	strb	r2, [r3, #0]
 8005466:	6863      	ldr	r3, [r4, #4]
 8005468:	60a3      	str	r3, [r4, #8]
 800546a:	2b00      	cmp	r3, #0
 800546c:	db03      	blt.n	8005476 <_printf_i+0xe6>
 800546e:	2204      	movs	r2, #4
 8005470:	6821      	ldr	r1, [r4, #0]
 8005472:	4391      	bics	r1, r2
 8005474:	6021      	str	r1, [r4, #0]
 8005476:	2d00      	cmp	r5, #0
 8005478:	d102      	bne.n	8005480 <_printf_i+0xf0>
 800547a:	9e04      	ldr	r6, [sp, #16]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d00c      	beq.n	800549a <_printf_i+0x10a>
 8005480:	9e04      	ldr	r6, [sp, #16]
 8005482:	0028      	movs	r0, r5
 8005484:	0039      	movs	r1, r7
 8005486:	f7fa fecd 	bl	8000224 <__aeabi_uidivmod>
 800548a:	9b03      	ldr	r3, [sp, #12]
 800548c:	3e01      	subs	r6, #1
 800548e:	5c5b      	ldrb	r3, [r3, r1]
 8005490:	7033      	strb	r3, [r6, #0]
 8005492:	002b      	movs	r3, r5
 8005494:	0005      	movs	r5, r0
 8005496:	429f      	cmp	r7, r3
 8005498:	d9f3      	bls.n	8005482 <_printf_i+0xf2>
 800549a:	2f08      	cmp	r7, #8
 800549c:	d109      	bne.n	80054b2 <_printf_i+0x122>
 800549e:	6823      	ldr	r3, [r4, #0]
 80054a0:	07db      	lsls	r3, r3, #31
 80054a2:	d506      	bpl.n	80054b2 <_printf_i+0x122>
 80054a4:	6863      	ldr	r3, [r4, #4]
 80054a6:	6922      	ldr	r2, [r4, #16]
 80054a8:	4293      	cmp	r3, r2
 80054aa:	dc02      	bgt.n	80054b2 <_printf_i+0x122>
 80054ac:	2330      	movs	r3, #48	; 0x30
 80054ae:	3e01      	subs	r6, #1
 80054b0:	7033      	strb	r3, [r6, #0]
 80054b2:	9b04      	ldr	r3, [sp, #16]
 80054b4:	1b9b      	subs	r3, r3, r6
 80054b6:	6123      	str	r3, [r4, #16]
 80054b8:	9b07      	ldr	r3, [sp, #28]
 80054ba:	0021      	movs	r1, r4
 80054bc:	9300      	str	r3, [sp, #0]
 80054be:	9805      	ldr	r0, [sp, #20]
 80054c0:	9b06      	ldr	r3, [sp, #24]
 80054c2:	aa09      	add	r2, sp, #36	; 0x24
 80054c4:	f7ff fef4 	bl	80052b0 <_printf_common>
 80054c8:	1c43      	adds	r3, r0, #1
 80054ca:	d14c      	bne.n	8005566 <_printf_i+0x1d6>
 80054cc:	2001      	movs	r0, #1
 80054ce:	4240      	negs	r0, r0
 80054d0:	b00b      	add	sp, #44	; 0x2c
 80054d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80054d4:	3145      	adds	r1, #69	; 0x45
 80054d6:	700a      	strb	r2, [r1, #0]
 80054d8:	4a34      	ldr	r2, [pc, #208]	; (80055ac <_printf_i+0x21c>)
 80054da:	9203      	str	r2, [sp, #12]
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	6821      	ldr	r1, [r4, #0]
 80054e0:	ca20      	ldmia	r2!, {r5}
 80054e2:	601a      	str	r2, [r3, #0]
 80054e4:	0608      	lsls	r0, r1, #24
 80054e6:	d516      	bpl.n	8005516 <_printf_i+0x186>
 80054e8:	07cb      	lsls	r3, r1, #31
 80054ea:	d502      	bpl.n	80054f2 <_printf_i+0x162>
 80054ec:	2320      	movs	r3, #32
 80054ee:	4319      	orrs	r1, r3
 80054f0:	6021      	str	r1, [r4, #0]
 80054f2:	2710      	movs	r7, #16
 80054f4:	2d00      	cmp	r5, #0
 80054f6:	d1b2      	bne.n	800545e <_printf_i+0xce>
 80054f8:	2320      	movs	r3, #32
 80054fa:	6822      	ldr	r2, [r4, #0]
 80054fc:	439a      	bics	r2, r3
 80054fe:	6022      	str	r2, [r4, #0]
 8005500:	e7ad      	b.n	800545e <_printf_i+0xce>
 8005502:	2220      	movs	r2, #32
 8005504:	6809      	ldr	r1, [r1, #0]
 8005506:	430a      	orrs	r2, r1
 8005508:	6022      	str	r2, [r4, #0]
 800550a:	0022      	movs	r2, r4
 800550c:	2178      	movs	r1, #120	; 0x78
 800550e:	3245      	adds	r2, #69	; 0x45
 8005510:	7011      	strb	r1, [r2, #0]
 8005512:	4a27      	ldr	r2, [pc, #156]	; (80055b0 <_printf_i+0x220>)
 8005514:	e7e1      	b.n	80054da <_printf_i+0x14a>
 8005516:	0648      	lsls	r0, r1, #25
 8005518:	d5e6      	bpl.n	80054e8 <_printf_i+0x158>
 800551a:	b2ad      	uxth	r5, r5
 800551c:	e7e4      	b.n	80054e8 <_printf_i+0x158>
 800551e:	681a      	ldr	r2, [r3, #0]
 8005520:	680d      	ldr	r5, [r1, #0]
 8005522:	1d10      	adds	r0, r2, #4
 8005524:	6949      	ldr	r1, [r1, #20]
 8005526:	6018      	str	r0, [r3, #0]
 8005528:	6813      	ldr	r3, [r2, #0]
 800552a:	062e      	lsls	r6, r5, #24
 800552c:	d501      	bpl.n	8005532 <_printf_i+0x1a2>
 800552e:	6019      	str	r1, [r3, #0]
 8005530:	e002      	b.n	8005538 <_printf_i+0x1a8>
 8005532:	066d      	lsls	r5, r5, #25
 8005534:	d5fb      	bpl.n	800552e <_printf_i+0x19e>
 8005536:	8019      	strh	r1, [r3, #0]
 8005538:	2300      	movs	r3, #0
 800553a:	9e04      	ldr	r6, [sp, #16]
 800553c:	6123      	str	r3, [r4, #16]
 800553e:	e7bb      	b.n	80054b8 <_printf_i+0x128>
 8005540:	681a      	ldr	r2, [r3, #0]
 8005542:	1d11      	adds	r1, r2, #4
 8005544:	6019      	str	r1, [r3, #0]
 8005546:	6816      	ldr	r6, [r2, #0]
 8005548:	2100      	movs	r1, #0
 800554a:	0030      	movs	r0, r6
 800554c:	6862      	ldr	r2, [r4, #4]
 800554e:	f000 facf 	bl	8005af0 <memchr>
 8005552:	2800      	cmp	r0, #0
 8005554:	d001      	beq.n	800555a <_printf_i+0x1ca>
 8005556:	1b80      	subs	r0, r0, r6
 8005558:	6060      	str	r0, [r4, #4]
 800555a:	6863      	ldr	r3, [r4, #4]
 800555c:	6123      	str	r3, [r4, #16]
 800555e:	2300      	movs	r3, #0
 8005560:	9a04      	ldr	r2, [sp, #16]
 8005562:	7013      	strb	r3, [r2, #0]
 8005564:	e7a8      	b.n	80054b8 <_printf_i+0x128>
 8005566:	6923      	ldr	r3, [r4, #16]
 8005568:	0032      	movs	r2, r6
 800556a:	9906      	ldr	r1, [sp, #24]
 800556c:	9805      	ldr	r0, [sp, #20]
 800556e:	9d07      	ldr	r5, [sp, #28]
 8005570:	47a8      	blx	r5
 8005572:	1c43      	adds	r3, r0, #1
 8005574:	d0aa      	beq.n	80054cc <_printf_i+0x13c>
 8005576:	6823      	ldr	r3, [r4, #0]
 8005578:	079b      	lsls	r3, r3, #30
 800557a:	d415      	bmi.n	80055a8 <_printf_i+0x218>
 800557c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800557e:	68e0      	ldr	r0, [r4, #12]
 8005580:	4298      	cmp	r0, r3
 8005582:	daa5      	bge.n	80054d0 <_printf_i+0x140>
 8005584:	0018      	movs	r0, r3
 8005586:	e7a3      	b.n	80054d0 <_printf_i+0x140>
 8005588:	0022      	movs	r2, r4
 800558a:	2301      	movs	r3, #1
 800558c:	9906      	ldr	r1, [sp, #24]
 800558e:	9805      	ldr	r0, [sp, #20]
 8005590:	9e07      	ldr	r6, [sp, #28]
 8005592:	3219      	adds	r2, #25
 8005594:	47b0      	blx	r6
 8005596:	1c43      	adds	r3, r0, #1
 8005598:	d098      	beq.n	80054cc <_printf_i+0x13c>
 800559a:	3501      	adds	r5, #1
 800559c:	68e3      	ldr	r3, [r4, #12]
 800559e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80055a0:	1a9b      	subs	r3, r3, r2
 80055a2:	42ab      	cmp	r3, r5
 80055a4:	dcf0      	bgt.n	8005588 <_printf_i+0x1f8>
 80055a6:	e7e9      	b.n	800557c <_printf_i+0x1ec>
 80055a8:	2500      	movs	r5, #0
 80055aa:	e7f7      	b.n	800559c <_printf_i+0x20c>
 80055ac:	08005eb9 	.word	0x08005eb9
 80055b0:	08005eca 	.word	0x08005eca

080055b4 <_sbrk_r>:
 80055b4:	2300      	movs	r3, #0
 80055b6:	b570      	push	{r4, r5, r6, lr}
 80055b8:	4d06      	ldr	r5, [pc, #24]	; (80055d4 <_sbrk_r+0x20>)
 80055ba:	0004      	movs	r4, r0
 80055bc:	0008      	movs	r0, r1
 80055be:	602b      	str	r3, [r5, #0]
 80055c0:	f7fb fcbc 	bl	8000f3c <_sbrk>
 80055c4:	1c43      	adds	r3, r0, #1
 80055c6:	d103      	bne.n	80055d0 <_sbrk_r+0x1c>
 80055c8:	682b      	ldr	r3, [r5, #0]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d000      	beq.n	80055d0 <_sbrk_r+0x1c>
 80055ce:	6023      	str	r3, [r4, #0]
 80055d0:	bd70      	pop	{r4, r5, r6, pc}
 80055d2:	46c0      	nop			; (mov r8, r8)
 80055d4:	200001f8 	.word	0x200001f8

080055d8 <__sread>:
 80055d8:	b570      	push	{r4, r5, r6, lr}
 80055da:	000c      	movs	r4, r1
 80055dc:	250e      	movs	r5, #14
 80055de:	5f49      	ldrsh	r1, [r1, r5]
 80055e0:	f000 faec 	bl	8005bbc <_read_r>
 80055e4:	2800      	cmp	r0, #0
 80055e6:	db03      	blt.n	80055f0 <__sread+0x18>
 80055e8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80055ea:	181b      	adds	r3, r3, r0
 80055ec:	6563      	str	r3, [r4, #84]	; 0x54
 80055ee:	bd70      	pop	{r4, r5, r6, pc}
 80055f0:	89a3      	ldrh	r3, [r4, #12]
 80055f2:	4a02      	ldr	r2, [pc, #8]	; (80055fc <__sread+0x24>)
 80055f4:	4013      	ands	r3, r2
 80055f6:	81a3      	strh	r3, [r4, #12]
 80055f8:	e7f9      	b.n	80055ee <__sread+0x16>
 80055fa:	46c0      	nop			; (mov r8, r8)
 80055fc:	ffffefff 	.word	0xffffefff

08005600 <__swrite>:
 8005600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005602:	001f      	movs	r7, r3
 8005604:	898b      	ldrh	r3, [r1, #12]
 8005606:	0005      	movs	r5, r0
 8005608:	000c      	movs	r4, r1
 800560a:	0016      	movs	r6, r2
 800560c:	05db      	lsls	r3, r3, #23
 800560e:	d505      	bpl.n	800561c <__swrite+0x1c>
 8005610:	230e      	movs	r3, #14
 8005612:	5ec9      	ldrsh	r1, [r1, r3]
 8005614:	2200      	movs	r2, #0
 8005616:	2302      	movs	r3, #2
 8005618:	f000 f9ea 	bl	80059f0 <_lseek_r>
 800561c:	89a3      	ldrh	r3, [r4, #12]
 800561e:	4a05      	ldr	r2, [pc, #20]	; (8005634 <__swrite+0x34>)
 8005620:	0028      	movs	r0, r5
 8005622:	4013      	ands	r3, r2
 8005624:	81a3      	strh	r3, [r4, #12]
 8005626:	0032      	movs	r2, r6
 8005628:	230e      	movs	r3, #14
 800562a:	5ee1      	ldrsh	r1, [r4, r3]
 800562c:	003b      	movs	r3, r7
 800562e:	f000 f875 	bl	800571c <_write_r>
 8005632:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005634:	ffffefff 	.word	0xffffefff

08005638 <__sseek>:
 8005638:	b570      	push	{r4, r5, r6, lr}
 800563a:	000c      	movs	r4, r1
 800563c:	250e      	movs	r5, #14
 800563e:	5f49      	ldrsh	r1, [r1, r5]
 8005640:	f000 f9d6 	bl	80059f0 <_lseek_r>
 8005644:	89a3      	ldrh	r3, [r4, #12]
 8005646:	1c42      	adds	r2, r0, #1
 8005648:	d103      	bne.n	8005652 <__sseek+0x1a>
 800564a:	4a05      	ldr	r2, [pc, #20]	; (8005660 <__sseek+0x28>)
 800564c:	4013      	ands	r3, r2
 800564e:	81a3      	strh	r3, [r4, #12]
 8005650:	bd70      	pop	{r4, r5, r6, pc}
 8005652:	2280      	movs	r2, #128	; 0x80
 8005654:	0152      	lsls	r2, r2, #5
 8005656:	4313      	orrs	r3, r2
 8005658:	81a3      	strh	r3, [r4, #12]
 800565a:	6560      	str	r0, [r4, #84]	; 0x54
 800565c:	e7f8      	b.n	8005650 <__sseek+0x18>
 800565e:	46c0      	nop			; (mov r8, r8)
 8005660:	ffffefff 	.word	0xffffefff

08005664 <__sclose>:
 8005664:	b510      	push	{r4, lr}
 8005666:	230e      	movs	r3, #14
 8005668:	5ec9      	ldrsh	r1, [r1, r3]
 800566a:	f000 f8e3 	bl	8005834 <_close_r>
 800566e:	bd10      	pop	{r4, pc}

08005670 <__swbuf_r>:
 8005670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005672:	0005      	movs	r5, r0
 8005674:	000e      	movs	r6, r1
 8005676:	0014      	movs	r4, r2
 8005678:	2800      	cmp	r0, #0
 800567a:	d004      	beq.n	8005686 <__swbuf_r+0x16>
 800567c:	6983      	ldr	r3, [r0, #24]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d101      	bne.n	8005686 <__swbuf_r+0x16>
 8005682:	f7ff fb77 	bl	8004d74 <__sinit>
 8005686:	4b22      	ldr	r3, [pc, #136]	; (8005710 <__swbuf_r+0xa0>)
 8005688:	429c      	cmp	r4, r3
 800568a:	d12e      	bne.n	80056ea <__swbuf_r+0x7a>
 800568c:	686c      	ldr	r4, [r5, #4]
 800568e:	69a3      	ldr	r3, [r4, #24]
 8005690:	60a3      	str	r3, [r4, #8]
 8005692:	89a3      	ldrh	r3, [r4, #12]
 8005694:	071b      	lsls	r3, r3, #28
 8005696:	d532      	bpl.n	80056fe <__swbuf_r+0x8e>
 8005698:	6923      	ldr	r3, [r4, #16]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d02f      	beq.n	80056fe <__swbuf_r+0x8e>
 800569e:	6823      	ldr	r3, [r4, #0]
 80056a0:	6922      	ldr	r2, [r4, #16]
 80056a2:	b2f7      	uxtb	r7, r6
 80056a4:	1a98      	subs	r0, r3, r2
 80056a6:	6963      	ldr	r3, [r4, #20]
 80056a8:	b2f6      	uxtb	r6, r6
 80056aa:	4283      	cmp	r3, r0
 80056ac:	dc05      	bgt.n	80056ba <__swbuf_r+0x4a>
 80056ae:	0021      	movs	r1, r4
 80056b0:	0028      	movs	r0, r5
 80056b2:	f000 f95d 	bl	8005970 <_fflush_r>
 80056b6:	2800      	cmp	r0, #0
 80056b8:	d127      	bne.n	800570a <__swbuf_r+0x9a>
 80056ba:	68a3      	ldr	r3, [r4, #8]
 80056bc:	3001      	adds	r0, #1
 80056be:	3b01      	subs	r3, #1
 80056c0:	60a3      	str	r3, [r4, #8]
 80056c2:	6823      	ldr	r3, [r4, #0]
 80056c4:	1c5a      	adds	r2, r3, #1
 80056c6:	6022      	str	r2, [r4, #0]
 80056c8:	701f      	strb	r7, [r3, #0]
 80056ca:	6963      	ldr	r3, [r4, #20]
 80056cc:	4283      	cmp	r3, r0
 80056ce:	d004      	beq.n	80056da <__swbuf_r+0x6a>
 80056d0:	89a3      	ldrh	r3, [r4, #12]
 80056d2:	07db      	lsls	r3, r3, #31
 80056d4:	d507      	bpl.n	80056e6 <__swbuf_r+0x76>
 80056d6:	2e0a      	cmp	r6, #10
 80056d8:	d105      	bne.n	80056e6 <__swbuf_r+0x76>
 80056da:	0021      	movs	r1, r4
 80056dc:	0028      	movs	r0, r5
 80056de:	f000 f947 	bl	8005970 <_fflush_r>
 80056e2:	2800      	cmp	r0, #0
 80056e4:	d111      	bne.n	800570a <__swbuf_r+0x9a>
 80056e6:	0030      	movs	r0, r6
 80056e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80056ea:	4b0a      	ldr	r3, [pc, #40]	; (8005714 <__swbuf_r+0xa4>)
 80056ec:	429c      	cmp	r4, r3
 80056ee:	d101      	bne.n	80056f4 <__swbuf_r+0x84>
 80056f0:	68ac      	ldr	r4, [r5, #8]
 80056f2:	e7cc      	b.n	800568e <__swbuf_r+0x1e>
 80056f4:	4b08      	ldr	r3, [pc, #32]	; (8005718 <__swbuf_r+0xa8>)
 80056f6:	429c      	cmp	r4, r3
 80056f8:	d1c9      	bne.n	800568e <__swbuf_r+0x1e>
 80056fa:	68ec      	ldr	r4, [r5, #12]
 80056fc:	e7c7      	b.n	800568e <__swbuf_r+0x1e>
 80056fe:	0021      	movs	r1, r4
 8005700:	0028      	movs	r0, r5
 8005702:	f000 f81f 	bl	8005744 <__swsetup_r>
 8005706:	2800      	cmp	r0, #0
 8005708:	d0c9      	beq.n	800569e <__swbuf_r+0x2e>
 800570a:	2601      	movs	r6, #1
 800570c:	4276      	negs	r6, r6
 800570e:	e7ea      	b.n	80056e6 <__swbuf_r+0x76>
 8005710:	08005e68 	.word	0x08005e68
 8005714:	08005e88 	.word	0x08005e88
 8005718:	08005e48 	.word	0x08005e48

0800571c <_write_r>:
 800571c:	b570      	push	{r4, r5, r6, lr}
 800571e:	0004      	movs	r4, r0
 8005720:	0008      	movs	r0, r1
 8005722:	0011      	movs	r1, r2
 8005724:	001a      	movs	r2, r3
 8005726:	2300      	movs	r3, #0
 8005728:	4d05      	ldr	r5, [pc, #20]	; (8005740 <_write_r+0x24>)
 800572a:	602b      	str	r3, [r5, #0]
 800572c:	f7fb fbbd 	bl	8000eaa <_write>
 8005730:	1c43      	adds	r3, r0, #1
 8005732:	d103      	bne.n	800573c <_write_r+0x20>
 8005734:	682b      	ldr	r3, [r5, #0]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d000      	beq.n	800573c <_write_r+0x20>
 800573a:	6023      	str	r3, [r4, #0]
 800573c:	bd70      	pop	{r4, r5, r6, pc}
 800573e:	46c0      	nop			; (mov r8, r8)
 8005740:	200001f8 	.word	0x200001f8

08005744 <__swsetup_r>:
 8005744:	4b37      	ldr	r3, [pc, #220]	; (8005824 <__swsetup_r+0xe0>)
 8005746:	b570      	push	{r4, r5, r6, lr}
 8005748:	681d      	ldr	r5, [r3, #0]
 800574a:	0006      	movs	r6, r0
 800574c:	000c      	movs	r4, r1
 800574e:	2d00      	cmp	r5, #0
 8005750:	d005      	beq.n	800575e <__swsetup_r+0x1a>
 8005752:	69ab      	ldr	r3, [r5, #24]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d102      	bne.n	800575e <__swsetup_r+0x1a>
 8005758:	0028      	movs	r0, r5
 800575a:	f7ff fb0b 	bl	8004d74 <__sinit>
 800575e:	4b32      	ldr	r3, [pc, #200]	; (8005828 <__swsetup_r+0xe4>)
 8005760:	429c      	cmp	r4, r3
 8005762:	d10f      	bne.n	8005784 <__swsetup_r+0x40>
 8005764:	686c      	ldr	r4, [r5, #4]
 8005766:	230c      	movs	r3, #12
 8005768:	5ee2      	ldrsh	r2, [r4, r3]
 800576a:	b293      	uxth	r3, r2
 800576c:	0711      	lsls	r1, r2, #28
 800576e:	d42d      	bmi.n	80057cc <__swsetup_r+0x88>
 8005770:	06d9      	lsls	r1, r3, #27
 8005772:	d411      	bmi.n	8005798 <__swsetup_r+0x54>
 8005774:	2309      	movs	r3, #9
 8005776:	2001      	movs	r0, #1
 8005778:	6033      	str	r3, [r6, #0]
 800577a:	3337      	adds	r3, #55	; 0x37
 800577c:	4313      	orrs	r3, r2
 800577e:	81a3      	strh	r3, [r4, #12]
 8005780:	4240      	negs	r0, r0
 8005782:	bd70      	pop	{r4, r5, r6, pc}
 8005784:	4b29      	ldr	r3, [pc, #164]	; (800582c <__swsetup_r+0xe8>)
 8005786:	429c      	cmp	r4, r3
 8005788:	d101      	bne.n	800578e <__swsetup_r+0x4a>
 800578a:	68ac      	ldr	r4, [r5, #8]
 800578c:	e7eb      	b.n	8005766 <__swsetup_r+0x22>
 800578e:	4b28      	ldr	r3, [pc, #160]	; (8005830 <__swsetup_r+0xec>)
 8005790:	429c      	cmp	r4, r3
 8005792:	d1e8      	bne.n	8005766 <__swsetup_r+0x22>
 8005794:	68ec      	ldr	r4, [r5, #12]
 8005796:	e7e6      	b.n	8005766 <__swsetup_r+0x22>
 8005798:	075b      	lsls	r3, r3, #29
 800579a:	d513      	bpl.n	80057c4 <__swsetup_r+0x80>
 800579c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800579e:	2900      	cmp	r1, #0
 80057a0:	d008      	beq.n	80057b4 <__swsetup_r+0x70>
 80057a2:	0023      	movs	r3, r4
 80057a4:	3344      	adds	r3, #68	; 0x44
 80057a6:	4299      	cmp	r1, r3
 80057a8:	d002      	beq.n	80057b0 <__swsetup_r+0x6c>
 80057aa:	0030      	movs	r0, r6
 80057ac:	f000 f9bc 	bl	8005b28 <_free_r>
 80057b0:	2300      	movs	r3, #0
 80057b2:	6363      	str	r3, [r4, #52]	; 0x34
 80057b4:	2224      	movs	r2, #36	; 0x24
 80057b6:	89a3      	ldrh	r3, [r4, #12]
 80057b8:	4393      	bics	r3, r2
 80057ba:	81a3      	strh	r3, [r4, #12]
 80057bc:	2300      	movs	r3, #0
 80057be:	6063      	str	r3, [r4, #4]
 80057c0:	6923      	ldr	r3, [r4, #16]
 80057c2:	6023      	str	r3, [r4, #0]
 80057c4:	2308      	movs	r3, #8
 80057c6:	89a2      	ldrh	r2, [r4, #12]
 80057c8:	4313      	orrs	r3, r2
 80057ca:	81a3      	strh	r3, [r4, #12]
 80057cc:	6923      	ldr	r3, [r4, #16]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d10b      	bne.n	80057ea <__swsetup_r+0xa6>
 80057d2:	21a0      	movs	r1, #160	; 0xa0
 80057d4:	2280      	movs	r2, #128	; 0x80
 80057d6:	89a3      	ldrh	r3, [r4, #12]
 80057d8:	0089      	lsls	r1, r1, #2
 80057da:	0092      	lsls	r2, r2, #2
 80057dc:	400b      	ands	r3, r1
 80057de:	4293      	cmp	r3, r2
 80057e0:	d003      	beq.n	80057ea <__swsetup_r+0xa6>
 80057e2:	0021      	movs	r1, r4
 80057e4:	0030      	movs	r0, r6
 80057e6:	f000 f93f 	bl	8005a68 <__smakebuf_r>
 80057ea:	220c      	movs	r2, #12
 80057ec:	5ea3      	ldrsh	r3, [r4, r2]
 80057ee:	2001      	movs	r0, #1
 80057f0:	001a      	movs	r2, r3
 80057f2:	b299      	uxth	r1, r3
 80057f4:	4002      	ands	r2, r0
 80057f6:	4203      	tst	r3, r0
 80057f8:	d00f      	beq.n	800581a <__swsetup_r+0xd6>
 80057fa:	2200      	movs	r2, #0
 80057fc:	60a2      	str	r2, [r4, #8]
 80057fe:	6962      	ldr	r2, [r4, #20]
 8005800:	4252      	negs	r2, r2
 8005802:	61a2      	str	r2, [r4, #24]
 8005804:	2000      	movs	r0, #0
 8005806:	6922      	ldr	r2, [r4, #16]
 8005808:	4282      	cmp	r2, r0
 800580a:	d1ba      	bne.n	8005782 <__swsetup_r+0x3e>
 800580c:	060a      	lsls	r2, r1, #24
 800580e:	d5b8      	bpl.n	8005782 <__swsetup_r+0x3e>
 8005810:	2240      	movs	r2, #64	; 0x40
 8005812:	4313      	orrs	r3, r2
 8005814:	81a3      	strh	r3, [r4, #12]
 8005816:	3801      	subs	r0, #1
 8005818:	e7b3      	b.n	8005782 <__swsetup_r+0x3e>
 800581a:	0788      	lsls	r0, r1, #30
 800581c:	d400      	bmi.n	8005820 <__swsetup_r+0xdc>
 800581e:	6962      	ldr	r2, [r4, #20]
 8005820:	60a2      	str	r2, [r4, #8]
 8005822:	e7ef      	b.n	8005804 <__swsetup_r+0xc0>
 8005824:	20000038 	.word	0x20000038
 8005828:	08005e68 	.word	0x08005e68
 800582c:	08005e88 	.word	0x08005e88
 8005830:	08005e48 	.word	0x08005e48

08005834 <_close_r>:
 8005834:	2300      	movs	r3, #0
 8005836:	b570      	push	{r4, r5, r6, lr}
 8005838:	4d06      	ldr	r5, [pc, #24]	; (8005854 <_close_r+0x20>)
 800583a:	0004      	movs	r4, r0
 800583c:	0008      	movs	r0, r1
 800583e:	602b      	str	r3, [r5, #0]
 8005840:	f7fb fb4f 	bl	8000ee2 <_close>
 8005844:	1c43      	adds	r3, r0, #1
 8005846:	d103      	bne.n	8005850 <_close_r+0x1c>
 8005848:	682b      	ldr	r3, [r5, #0]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d000      	beq.n	8005850 <_close_r+0x1c>
 800584e:	6023      	str	r3, [r4, #0]
 8005850:	bd70      	pop	{r4, r5, r6, pc}
 8005852:	46c0      	nop			; (mov r8, r8)
 8005854:	200001f8 	.word	0x200001f8

08005858 <__sflush_r>:
 8005858:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800585a:	898b      	ldrh	r3, [r1, #12]
 800585c:	0005      	movs	r5, r0
 800585e:	000c      	movs	r4, r1
 8005860:	071a      	lsls	r2, r3, #28
 8005862:	d45f      	bmi.n	8005924 <__sflush_r+0xcc>
 8005864:	684a      	ldr	r2, [r1, #4]
 8005866:	2a00      	cmp	r2, #0
 8005868:	dc04      	bgt.n	8005874 <__sflush_r+0x1c>
 800586a:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800586c:	2a00      	cmp	r2, #0
 800586e:	dc01      	bgt.n	8005874 <__sflush_r+0x1c>
 8005870:	2000      	movs	r0, #0
 8005872:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005874:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8005876:	2f00      	cmp	r7, #0
 8005878:	d0fa      	beq.n	8005870 <__sflush_r+0x18>
 800587a:	2200      	movs	r2, #0
 800587c:	2180      	movs	r1, #128	; 0x80
 800587e:	682e      	ldr	r6, [r5, #0]
 8005880:	602a      	str	r2, [r5, #0]
 8005882:	001a      	movs	r2, r3
 8005884:	0149      	lsls	r1, r1, #5
 8005886:	400a      	ands	r2, r1
 8005888:	420b      	tst	r3, r1
 800588a:	d034      	beq.n	80058f6 <__sflush_r+0x9e>
 800588c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800588e:	89a3      	ldrh	r3, [r4, #12]
 8005890:	075b      	lsls	r3, r3, #29
 8005892:	d506      	bpl.n	80058a2 <__sflush_r+0x4a>
 8005894:	6863      	ldr	r3, [r4, #4]
 8005896:	1ac0      	subs	r0, r0, r3
 8005898:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800589a:	2b00      	cmp	r3, #0
 800589c:	d001      	beq.n	80058a2 <__sflush_r+0x4a>
 800589e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80058a0:	1ac0      	subs	r0, r0, r3
 80058a2:	0002      	movs	r2, r0
 80058a4:	6a21      	ldr	r1, [r4, #32]
 80058a6:	2300      	movs	r3, #0
 80058a8:	0028      	movs	r0, r5
 80058aa:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80058ac:	47b8      	blx	r7
 80058ae:	89a1      	ldrh	r1, [r4, #12]
 80058b0:	1c43      	adds	r3, r0, #1
 80058b2:	d106      	bne.n	80058c2 <__sflush_r+0x6a>
 80058b4:	682b      	ldr	r3, [r5, #0]
 80058b6:	2b1d      	cmp	r3, #29
 80058b8:	d831      	bhi.n	800591e <__sflush_r+0xc6>
 80058ba:	4a2c      	ldr	r2, [pc, #176]	; (800596c <__sflush_r+0x114>)
 80058bc:	40da      	lsrs	r2, r3
 80058be:	07d3      	lsls	r3, r2, #31
 80058c0:	d52d      	bpl.n	800591e <__sflush_r+0xc6>
 80058c2:	2300      	movs	r3, #0
 80058c4:	6063      	str	r3, [r4, #4]
 80058c6:	6923      	ldr	r3, [r4, #16]
 80058c8:	6023      	str	r3, [r4, #0]
 80058ca:	04cb      	lsls	r3, r1, #19
 80058cc:	d505      	bpl.n	80058da <__sflush_r+0x82>
 80058ce:	1c43      	adds	r3, r0, #1
 80058d0:	d102      	bne.n	80058d8 <__sflush_r+0x80>
 80058d2:	682b      	ldr	r3, [r5, #0]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d100      	bne.n	80058da <__sflush_r+0x82>
 80058d8:	6560      	str	r0, [r4, #84]	; 0x54
 80058da:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80058dc:	602e      	str	r6, [r5, #0]
 80058de:	2900      	cmp	r1, #0
 80058e0:	d0c6      	beq.n	8005870 <__sflush_r+0x18>
 80058e2:	0023      	movs	r3, r4
 80058e4:	3344      	adds	r3, #68	; 0x44
 80058e6:	4299      	cmp	r1, r3
 80058e8:	d002      	beq.n	80058f0 <__sflush_r+0x98>
 80058ea:	0028      	movs	r0, r5
 80058ec:	f000 f91c 	bl	8005b28 <_free_r>
 80058f0:	2000      	movs	r0, #0
 80058f2:	6360      	str	r0, [r4, #52]	; 0x34
 80058f4:	e7bd      	b.n	8005872 <__sflush_r+0x1a>
 80058f6:	2301      	movs	r3, #1
 80058f8:	0028      	movs	r0, r5
 80058fa:	6a21      	ldr	r1, [r4, #32]
 80058fc:	47b8      	blx	r7
 80058fe:	1c43      	adds	r3, r0, #1
 8005900:	d1c5      	bne.n	800588e <__sflush_r+0x36>
 8005902:	682b      	ldr	r3, [r5, #0]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d0c2      	beq.n	800588e <__sflush_r+0x36>
 8005908:	2b1d      	cmp	r3, #29
 800590a:	d001      	beq.n	8005910 <__sflush_r+0xb8>
 800590c:	2b16      	cmp	r3, #22
 800590e:	d101      	bne.n	8005914 <__sflush_r+0xbc>
 8005910:	602e      	str	r6, [r5, #0]
 8005912:	e7ad      	b.n	8005870 <__sflush_r+0x18>
 8005914:	2340      	movs	r3, #64	; 0x40
 8005916:	89a2      	ldrh	r2, [r4, #12]
 8005918:	4313      	orrs	r3, r2
 800591a:	81a3      	strh	r3, [r4, #12]
 800591c:	e7a9      	b.n	8005872 <__sflush_r+0x1a>
 800591e:	2340      	movs	r3, #64	; 0x40
 8005920:	430b      	orrs	r3, r1
 8005922:	e7fa      	b.n	800591a <__sflush_r+0xc2>
 8005924:	690f      	ldr	r7, [r1, #16]
 8005926:	2f00      	cmp	r7, #0
 8005928:	d0a2      	beq.n	8005870 <__sflush_r+0x18>
 800592a:	680a      	ldr	r2, [r1, #0]
 800592c:	600f      	str	r7, [r1, #0]
 800592e:	1bd2      	subs	r2, r2, r7
 8005930:	9201      	str	r2, [sp, #4]
 8005932:	2200      	movs	r2, #0
 8005934:	079b      	lsls	r3, r3, #30
 8005936:	d100      	bne.n	800593a <__sflush_r+0xe2>
 8005938:	694a      	ldr	r2, [r1, #20]
 800593a:	60a2      	str	r2, [r4, #8]
 800593c:	9b01      	ldr	r3, [sp, #4]
 800593e:	2b00      	cmp	r3, #0
 8005940:	dc00      	bgt.n	8005944 <__sflush_r+0xec>
 8005942:	e795      	b.n	8005870 <__sflush_r+0x18>
 8005944:	003a      	movs	r2, r7
 8005946:	0028      	movs	r0, r5
 8005948:	9b01      	ldr	r3, [sp, #4]
 800594a:	6a21      	ldr	r1, [r4, #32]
 800594c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800594e:	47b0      	blx	r6
 8005950:	2800      	cmp	r0, #0
 8005952:	dc06      	bgt.n	8005962 <__sflush_r+0x10a>
 8005954:	2340      	movs	r3, #64	; 0x40
 8005956:	2001      	movs	r0, #1
 8005958:	89a2      	ldrh	r2, [r4, #12]
 800595a:	4240      	negs	r0, r0
 800595c:	4313      	orrs	r3, r2
 800595e:	81a3      	strh	r3, [r4, #12]
 8005960:	e787      	b.n	8005872 <__sflush_r+0x1a>
 8005962:	9b01      	ldr	r3, [sp, #4]
 8005964:	183f      	adds	r7, r7, r0
 8005966:	1a1b      	subs	r3, r3, r0
 8005968:	9301      	str	r3, [sp, #4]
 800596a:	e7e7      	b.n	800593c <__sflush_r+0xe4>
 800596c:	20400001 	.word	0x20400001

08005970 <_fflush_r>:
 8005970:	690b      	ldr	r3, [r1, #16]
 8005972:	b570      	push	{r4, r5, r6, lr}
 8005974:	0005      	movs	r5, r0
 8005976:	000c      	movs	r4, r1
 8005978:	2b00      	cmp	r3, #0
 800597a:	d102      	bne.n	8005982 <_fflush_r+0x12>
 800597c:	2500      	movs	r5, #0
 800597e:	0028      	movs	r0, r5
 8005980:	bd70      	pop	{r4, r5, r6, pc}
 8005982:	2800      	cmp	r0, #0
 8005984:	d004      	beq.n	8005990 <_fflush_r+0x20>
 8005986:	6983      	ldr	r3, [r0, #24]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d101      	bne.n	8005990 <_fflush_r+0x20>
 800598c:	f7ff f9f2 	bl	8004d74 <__sinit>
 8005990:	4b14      	ldr	r3, [pc, #80]	; (80059e4 <_fflush_r+0x74>)
 8005992:	429c      	cmp	r4, r3
 8005994:	d11b      	bne.n	80059ce <_fflush_r+0x5e>
 8005996:	686c      	ldr	r4, [r5, #4]
 8005998:	220c      	movs	r2, #12
 800599a:	5ea3      	ldrsh	r3, [r4, r2]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d0ed      	beq.n	800597c <_fflush_r+0xc>
 80059a0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80059a2:	07d2      	lsls	r2, r2, #31
 80059a4:	d404      	bmi.n	80059b0 <_fflush_r+0x40>
 80059a6:	059b      	lsls	r3, r3, #22
 80059a8:	d402      	bmi.n	80059b0 <_fflush_r+0x40>
 80059aa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80059ac:	f7ff fa83 	bl	8004eb6 <__retarget_lock_acquire_recursive>
 80059b0:	0028      	movs	r0, r5
 80059b2:	0021      	movs	r1, r4
 80059b4:	f7ff ff50 	bl	8005858 <__sflush_r>
 80059b8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80059ba:	0005      	movs	r5, r0
 80059bc:	07db      	lsls	r3, r3, #31
 80059be:	d4de      	bmi.n	800597e <_fflush_r+0xe>
 80059c0:	89a3      	ldrh	r3, [r4, #12]
 80059c2:	059b      	lsls	r3, r3, #22
 80059c4:	d4db      	bmi.n	800597e <_fflush_r+0xe>
 80059c6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80059c8:	f7ff fa76 	bl	8004eb8 <__retarget_lock_release_recursive>
 80059cc:	e7d7      	b.n	800597e <_fflush_r+0xe>
 80059ce:	4b06      	ldr	r3, [pc, #24]	; (80059e8 <_fflush_r+0x78>)
 80059d0:	429c      	cmp	r4, r3
 80059d2:	d101      	bne.n	80059d8 <_fflush_r+0x68>
 80059d4:	68ac      	ldr	r4, [r5, #8]
 80059d6:	e7df      	b.n	8005998 <_fflush_r+0x28>
 80059d8:	4b04      	ldr	r3, [pc, #16]	; (80059ec <_fflush_r+0x7c>)
 80059da:	429c      	cmp	r4, r3
 80059dc:	d1dc      	bne.n	8005998 <_fflush_r+0x28>
 80059de:	68ec      	ldr	r4, [r5, #12]
 80059e0:	e7da      	b.n	8005998 <_fflush_r+0x28>
 80059e2:	46c0      	nop			; (mov r8, r8)
 80059e4:	08005e68 	.word	0x08005e68
 80059e8:	08005e88 	.word	0x08005e88
 80059ec:	08005e48 	.word	0x08005e48

080059f0 <_lseek_r>:
 80059f0:	b570      	push	{r4, r5, r6, lr}
 80059f2:	0004      	movs	r4, r0
 80059f4:	0008      	movs	r0, r1
 80059f6:	0011      	movs	r1, r2
 80059f8:	001a      	movs	r2, r3
 80059fa:	2300      	movs	r3, #0
 80059fc:	4d05      	ldr	r5, [pc, #20]	; (8005a14 <_lseek_r+0x24>)
 80059fe:	602b      	str	r3, [r5, #0]
 8005a00:	f7fb fa90 	bl	8000f24 <_lseek>
 8005a04:	1c43      	adds	r3, r0, #1
 8005a06:	d103      	bne.n	8005a10 <_lseek_r+0x20>
 8005a08:	682b      	ldr	r3, [r5, #0]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d000      	beq.n	8005a10 <_lseek_r+0x20>
 8005a0e:	6023      	str	r3, [r4, #0]
 8005a10:	bd70      	pop	{r4, r5, r6, pc}
 8005a12:	46c0      	nop			; (mov r8, r8)
 8005a14:	200001f8 	.word	0x200001f8

08005a18 <__swhatbuf_r>:
 8005a18:	b570      	push	{r4, r5, r6, lr}
 8005a1a:	000e      	movs	r6, r1
 8005a1c:	001d      	movs	r5, r3
 8005a1e:	230e      	movs	r3, #14
 8005a20:	5ec9      	ldrsh	r1, [r1, r3]
 8005a22:	0014      	movs	r4, r2
 8005a24:	b096      	sub	sp, #88	; 0x58
 8005a26:	2900      	cmp	r1, #0
 8005a28:	da08      	bge.n	8005a3c <__swhatbuf_r+0x24>
 8005a2a:	220c      	movs	r2, #12
 8005a2c:	5eb3      	ldrsh	r3, [r6, r2]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	602a      	str	r2, [r5, #0]
 8005a32:	061b      	lsls	r3, r3, #24
 8005a34:	d411      	bmi.n	8005a5a <__swhatbuf_r+0x42>
 8005a36:	2380      	movs	r3, #128	; 0x80
 8005a38:	00db      	lsls	r3, r3, #3
 8005a3a:	e00f      	b.n	8005a5c <__swhatbuf_r+0x44>
 8005a3c:	466a      	mov	r2, sp
 8005a3e:	f000 f8d1 	bl	8005be4 <_fstat_r>
 8005a42:	2800      	cmp	r0, #0
 8005a44:	dbf1      	blt.n	8005a2a <__swhatbuf_r+0x12>
 8005a46:	23f0      	movs	r3, #240	; 0xf0
 8005a48:	9901      	ldr	r1, [sp, #4]
 8005a4a:	021b      	lsls	r3, r3, #8
 8005a4c:	4019      	ands	r1, r3
 8005a4e:	4b05      	ldr	r3, [pc, #20]	; (8005a64 <__swhatbuf_r+0x4c>)
 8005a50:	18c9      	adds	r1, r1, r3
 8005a52:	424b      	negs	r3, r1
 8005a54:	4159      	adcs	r1, r3
 8005a56:	6029      	str	r1, [r5, #0]
 8005a58:	e7ed      	b.n	8005a36 <__swhatbuf_r+0x1e>
 8005a5a:	2340      	movs	r3, #64	; 0x40
 8005a5c:	2000      	movs	r0, #0
 8005a5e:	6023      	str	r3, [r4, #0]
 8005a60:	b016      	add	sp, #88	; 0x58
 8005a62:	bd70      	pop	{r4, r5, r6, pc}
 8005a64:	ffffe000 	.word	0xffffe000

08005a68 <__smakebuf_r>:
 8005a68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a6a:	2602      	movs	r6, #2
 8005a6c:	898b      	ldrh	r3, [r1, #12]
 8005a6e:	0005      	movs	r5, r0
 8005a70:	000c      	movs	r4, r1
 8005a72:	4233      	tst	r3, r6
 8005a74:	d006      	beq.n	8005a84 <__smakebuf_r+0x1c>
 8005a76:	0023      	movs	r3, r4
 8005a78:	3347      	adds	r3, #71	; 0x47
 8005a7a:	6023      	str	r3, [r4, #0]
 8005a7c:	6123      	str	r3, [r4, #16]
 8005a7e:	2301      	movs	r3, #1
 8005a80:	6163      	str	r3, [r4, #20]
 8005a82:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8005a84:	466a      	mov	r2, sp
 8005a86:	ab01      	add	r3, sp, #4
 8005a88:	f7ff ffc6 	bl	8005a18 <__swhatbuf_r>
 8005a8c:	9900      	ldr	r1, [sp, #0]
 8005a8e:	0007      	movs	r7, r0
 8005a90:	0028      	movs	r0, r5
 8005a92:	f7ff fa35 	bl	8004f00 <_malloc_r>
 8005a96:	2800      	cmp	r0, #0
 8005a98:	d108      	bne.n	8005aac <__smakebuf_r+0x44>
 8005a9a:	220c      	movs	r2, #12
 8005a9c:	5ea3      	ldrsh	r3, [r4, r2]
 8005a9e:	059a      	lsls	r2, r3, #22
 8005aa0:	d4ef      	bmi.n	8005a82 <__smakebuf_r+0x1a>
 8005aa2:	2203      	movs	r2, #3
 8005aa4:	4393      	bics	r3, r2
 8005aa6:	431e      	orrs	r6, r3
 8005aa8:	81a6      	strh	r6, [r4, #12]
 8005aaa:	e7e4      	b.n	8005a76 <__smakebuf_r+0xe>
 8005aac:	4b0f      	ldr	r3, [pc, #60]	; (8005aec <__smakebuf_r+0x84>)
 8005aae:	62ab      	str	r3, [r5, #40]	; 0x28
 8005ab0:	2380      	movs	r3, #128	; 0x80
 8005ab2:	89a2      	ldrh	r2, [r4, #12]
 8005ab4:	6020      	str	r0, [r4, #0]
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	81a3      	strh	r3, [r4, #12]
 8005aba:	9b00      	ldr	r3, [sp, #0]
 8005abc:	6120      	str	r0, [r4, #16]
 8005abe:	6163      	str	r3, [r4, #20]
 8005ac0:	9b01      	ldr	r3, [sp, #4]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d00d      	beq.n	8005ae2 <__smakebuf_r+0x7a>
 8005ac6:	0028      	movs	r0, r5
 8005ac8:	230e      	movs	r3, #14
 8005aca:	5ee1      	ldrsh	r1, [r4, r3]
 8005acc:	f000 f89c 	bl	8005c08 <_isatty_r>
 8005ad0:	2800      	cmp	r0, #0
 8005ad2:	d006      	beq.n	8005ae2 <__smakebuf_r+0x7a>
 8005ad4:	2203      	movs	r2, #3
 8005ad6:	89a3      	ldrh	r3, [r4, #12]
 8005ad8:	4393      	bics	r3, r2
 8005ada:	001a      	movs	r2, r3
 8005adc:	2301      	movs	r3, #1
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	81a3      	strh	r3, [r4, #12]
 8005ae2:	89a0      	ldrh	r0, [r4, #12]
 8005ae4:	4307      	orrs	r7, r0
 8005ae6:	81a7      	strh	r7, [r4, #12]
 8005ae8:	e7cb      	b.n	8005a82 <__smakebuf_r+0x1a>
 8005aea:	46c0      	nop			; (mov r8, r8)
 8005aec:	08004cf9 	.word	0x08004cf9

08005af0 <memchr>:
 8005af0:	b2c9      	uxtb	r1, r1
 8005af2:	1882      	adds	r2, r0, r2
 8005af4:	4290      	cmp	r0, r2
 8005af6:	d101      	bne.n	8005afc <memchr+0xc>
 8005af8:	2000      	movs	r0, #0
 8005afa:	4770      	bx	lr
 8005afc:	7803      	ldrb	r3, [r0, #0]
 8005afe:	428b      	cmp	r3, r1
 8005b00:	d0fb      	beq.n	8005afa <memchr+0xa>
 8005b02:	3001      	adds	r0, #1
 8005b04:	e7f6      	b.n	8005af4 <memchr+0x4>
	...

08005b08 <__malloc_lock>:
 8005b08:	b510      	push	{r4, lr}
 8005b0a:	4802      	ldr	r0, [pc, #8]	; (8005b14 <__malloc_lock+0xc>)
 8005b0c:	f7ff f9d3 	bl	8004eb6 <__retarget_lock_acquire_recursive>
 8005b10:	bd10      	pop	{r4, pc}
 8005b12:	46c0      	nop			; (mov r8, r8)
 8005b14:	200001ec 	.word	0x200001ec

08005b18 <__malloc_unlock>:
 8005b18:	b510      	push	{r4, lr}
 8005b1a:	4802      	ldr	r0, [pc, #8]	; (8005b24 <__malloc_unlock+0xc>)
 8005b1c:	f7ff f9cc 	bl	8004eb8 <__retarget_lock_release_recursive>
 8005b20:	bd10      	pop	{r4, pc}
 8005b22:	46c0      	nop			; (mov r8, r8)
 8005b24:	200001ec 	.word	0x200001ec

08005b28 <_free_r>:
 8005b28:	b570      	push	{r4, r5, r6, lr}
 8005b2a:	0005      	movs	r5, r0
 8005b2c:	2900      	cmp	r1, #0
 8005b2e:	d010      	beq.n	8005b52 <_free_r+0x2a>
 8005b30:	1f0c      	subs	r4, r1, #4
 8005b32:	6823      	ldr	r3, [r4, #0]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	da00      	bge.n	8005b3a <_free_r+0x12>
 8005b38:	18e4      	adds	r4, r4, r3
 8005b3a:	0028      	movs	r0, r5
 8005b3c:	f7ff ffe4 	bl	8005b08 <__malloc_lock>
 8005b40:	4a1d      	ldr	r2, [pc, #116]	; (8005bb8 <_free_r+0x90>)
 8005b42:	6813      	ldr	r3, [r2, #0]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d105      	bne.n	8005b54 <_free_r+0x2c>
 8005b48:	6063      	str	r3, [r4, #4]
 8005b4a:	6014      	str	r4, [r2, #0]
 8005b4c:	0028      	movs	r0, r5
 8005b4e:	f7ff ffe3 	bl	8005b18 <__malloc_unlock>
 8005b52:	bd70      	pop	{r4, r5, r6, pc}
 8005b54:	42a3      	cmp	r3, r4
 8005b56:	d908      	bls.n	8005b6a <_free_r+0x42>
 8005b58:	6821      	ldr	r1, [r4, #0]
 8005b5a:	1860      	adds	r0, r4, r1
 8005b5c:	4283      	cmp	r3, r0
 8005b5e:	d1f3      	bne.n	8005b48 <_free_r+0x20>
 8005b60:	6818      	ldr	r0, [r3, #0]
 8005b62:	685b      	ldr	r3, [r3, #4]
 8005b64:	1841      	adds	r1, r0, r1
 8005b66:	6021      	str	r1, [r4, #0]
 8005b68:	e7ee      	b.n	8005b48 <_free_r+0x20>
 8005b6a:	001a      	movs	r2, r3
 8005b6c:	685b      	ldr	r3, [r3, #4]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d001      	beq.n	8005b76 <_free_r+0x4e>
 8005b72:	42a3      	cmp	r3, r4
 8005b74:	d9f9      	bls.n	8005b6a <_free_r+0x42>
 8005b76:	6811      	ldr	r1, [r2, #0]
 8005b78:	1850      	adds	r0, r2, r1
 8005b7a:	42a0      	cmp	r0, r4
 8005b7c:	d10b      	bne.n	8005b96 <_free_r+0x6e>
 8005b7e:	6820      	ldr	r0, [r4, #0]
 8005b80:	1809      	adds	r1, r1, r0
 8005b82:	1850      	adds	r0, r2, r1
 8005b84:	6011      	str	r1, [r2, #0]
 8005b86:	4283      	cmp	r3, r0
 8005b88:	d1e0      	bne.n	8005b4c <_free_r+0x24>
 8005b8a:	6818      	ldr	r0, [r3, #0]
 8005b8c:	685b      	ldr	r3, [r3, #4]
 8005b8e:	1841      	adds	r1, r0, r1
 8005b90:	6011      	str	r1, [r2, #0]
 8005b92:	6053      	str	r3, [r2, #4]
 8005b94:	e7da      	b.n	8005b4c <_free_r+0x24>
 8005b96:	42a0      	cmp	r0, r4
 8005b98:	d902      	bls.n	8005ba0 <_free_r+0x78>
 8005b9a:	230c      	movs	r3, #12
 8005b9c:	602b      	str	r3, [r5, #0]
 8005b9e:	e7d5      	b.n	8005b4c <_free_r+0x24>
 8005ba0:	6821      	ldr	r1, [r4, #0]
 8005ba2:	1860      	adds	r0, r4, r1
 8005ba4:	4283      	cmp	r3, r0
 8005ba6:	d103      	bne.n	8005bb0 <_free_r+0x88>
 8005ba8:	6818      	ldr	r0, [r3, #0]
 8005baa:	685b      	ldr	r3, [r3, #4]
 8005bac:	1841      	adds	r1, r0, r1
 8005bae:	6021      	str	r1, [r4, #0]
 8005bb0:	6063      	str	r3, [r4, #4]
 8005bb2:	6054      	str	r4, [r2, #4]
 8005bb4:	e7ca      	b.n	8005b4c <_free_r+0x24>
 8005bb6:	46c0      	nop			; (mov r8, r8)
 8005bb8:	200001f0 	.word	0x200001f0

08005bbc <_read_r>:
 8005bbc:	b570      	push	{r4, r5, r6, lr}
 8005bbe:	0004      	movs	r4, r0
 8005bc0:	0008      	movs	r0, r1
 8005bc2:	0011      	movs	r1, r2
 8005bc4:	001a      	movs	r2, r3
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	4d05      	ldr	r5, [pc, #20]	; (8005be0 <_read_r+0x24>)
 8005bca:	602b      	str	r3, [r5, #0]
 8005bcc:	f7fb f950 	bl	8000e70 <_read>
 8005bd0:	1c43      	adds	r3, r0, #1
 8005bd2:	d103      	bne.n	8005bdc <_read_r+0x20>
 8005bd4:	682b      	ldr	r3, [r5, #0]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d000      	beq.n	8005bdc <_read_r+0x20>
 8005bda:	6023      	str	r3, [r4, #0]
 8005bdc:	bd70      	pop	{r4, r5, r6, pc}
 8005bde:	46c0      	nop			; (mov r8, r8)
 8005be0:	200001f8 	.word	0x200001f8

08005be4 <_fstat_r>:
 8005be4:	2300      	movs	r3, #0
 8005be6:	b570      	push	{r4, r5, r6, lr}
 8005be8:	4d06      	ldr	r5, [pc, #24]	; (8005c04 <_fstat_r+0x20>)
 8005bea:	0004      	movs	r4, r0
 8005bec:	0008      	movs	r0, r1
 8005bee:	0011      	movs	r1, r2
 8005bf0:	602b      	str	r3, [r5, #0]
 8005bf2:	f7fb f980 	bl	8000ef6 <_fstat>
 8005bf6:	1c43      	adds	r3, r0, #1
 8005bf8:	d103      	bne.n	8005c02 <_fstat_r+0x1e>
 8005bfa:	682b      	ldr	r3, [r5, #0]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d000      	beq.n	8005c02 <_fstat_r+0x1e>
 8005c00:	6023      	str	r3, [r4, #0]
 8005c02:	bd70      	pop	{r4, r5, r6, pc}
 8005c04:	200001f8 	.word	0x200001f8

08005c08 <_isatty_r>:
 8005c08:	2300      	movs	r3, #0
 8005c0a:	b570      	push	{r4, r5, r6, lr}
 8005c0c:	4d06      	ldr	r5, [pc, #24]	; (8005c28 <_isatty_r+0x20>)
 8005c0e:	0004      	movs	r4, r0
 8005c10:	0008      	movs	r0, r1
 8005c12:	602b      	str	r3, [r5, #0]
 8005c14:	f7fb f97d 	bl	8000f12 <_isatty>
 8005c18:	1c43      	adds	r3, r0, #1
 8005c1a:	d103      	bne.n	8005c24 <_isatty_r+0x1c>
 8005c1c:	682b      	ldr	r3, [r5, #0]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d000      	beq.n	8005c24 <_isatty_r+0x1c>
 8005c22:	6023      	str	r3, [r4, #0]
 8005c24:	bd70      	pop	{r4, r5, r6, pc}
 8005c26:	46c0      	nop			; (mov r8, r8)
 8005c28:	200001f8 	.word	0x200001f8

08005c2c <_init>:
 8005c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c2e:	46c0      	nop			; (mov r8, r8)
 8005c30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c32:	bc08      	pop	{r3}
 8005c34:	469e      	mov	lr, r3
 8005c36:	4770      	bx	lr

08005c38 <_fini>:
 8005c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c3a:	46c0      	nop			; (mov r8, r8)
 8005c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c3e:	bc08      	pop	{r3}
 8005c40:	469e      	mov	lr, r3
 8005c42:	4770      	bx	lr
