
---------- Begin Simulation Statistics ----------
host_inst_rate                                 238613                       # Simulator instruction rate (inst/s)
host_mem_usage                                 403464                       # Number of bytes of host memory used
host_seconds                                    83.82                       # Real time elapsed on the host
host_tick_rate                              289709241                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.024283                       # Number of seconds simulated
sim_ticks                                 24282819000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2853994                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 39357.459255                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 29334.508647                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2310374                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    21395502000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.190477                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               543620                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            229943                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9201502000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.109907                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          313675                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1670212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 59113.707142                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 56058.630046                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1120006                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   32524716352                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.329423                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              550206                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           341269                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  11712721986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.125096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         208937                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 31689.084274                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   6.563901                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           82730                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2621637942                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4524206                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 49295.060048                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 40018.644780                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3430380                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     53920218352                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.241772                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1093826                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             571212                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  20914223986                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.115515                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           522612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.998085                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1022.039189                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4524206                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 49295.060048                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 40018.644780                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3430380                       # number of overall hits
system.cpu.dcache.overall_miss_latency    53920218352                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.241772                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1093826                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            571212                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  20914223986                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.115515                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          522612                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 521589                       # number of replacements
system.cpu.dcache.sampled_refs                 522613                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1022.039189                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3430380                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500252920000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   208530                       # number of writebacks
system.cpu.dtb.data_accesses                        2                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            2                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        2                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            2                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11711232                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 60080.357143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 57972.222222                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11711176                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        3364500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   56                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      3130500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              54                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               212930.472727                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11711232                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 60080.357143                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 57972.222222                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11711176                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         3364500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    56                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      3130500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               54                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.105789                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             54.164115                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11711232                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 60080.357143                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 57972.222222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11711176                       # number of overall hits
system.cpu.icache.overall_miss_latency        3364500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   56                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      3130500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              54                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     55                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 54.164115                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11711176                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 2                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 59843.800081                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     13375448381                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                223506                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                   208937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     89824.172650                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 80359.217860                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        91242                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency          10571856000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.563304                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                     117695                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                   18659                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      7958455500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.473999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 99036                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     313732                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       89164.575162                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  96458.288525                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         242093                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             6387661000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.228345                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        71639                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     27931                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        4215709500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.139307                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   43705                       # number of ReadReq MSHR misses
system.l2.Writeback_accesses                   208530                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       208530                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.907356                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      522669                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        89574.598329                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   85288.494546                       # average overall mshr miss latency
system.l2.demand_hits                          333335                       # number of demand (read+write) hits
system.l2.demand_miss_latency             16959517000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.362245                       # miss rate for demand accesses
system.l2.demand_misses                        189334                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      46590                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        12174165000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.273100                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   142741                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.309230                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.347347                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5066.418098                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5690.926497                       # Average occupied blocks per context
system.l2.overall_accesses                     522669                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       89574.598329                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  69760.607953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         333335                       # number of overall hits
system.l2.overall_miss_latency            16959517000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.362245                       # miss rate for overall accesses
system.l2.overall_misses                       189334                       # number of overall misses
system.l2.overall_mshr_hits                     46590                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       25549613381                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.700725                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  366247                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.507105                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        113341                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher            0                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       255564                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           223506                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        32055                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         354856                       # number of replacements
system.l2.sampled_refs                         365841                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10757.344595                       # Cycle average of tags in use
system.l2.total_refs                           331948                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           202710                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2247102                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2245642                       # DTB hits
system.switch_cpus.dtb.data_misses               1460                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1411189                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1410550                       # DTB read hits
system.switch_cpus.dtb.read_misses                639                       # DTB read misses
system.switch_cpus.dtb.write_accesses          835913                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              835092                       # DTB write hits
system.switch_cpus.dtb.write_misses               821                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10001463                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10001461                       # ITB hits
system.switch_cpus.itb.fetch_misses                 2                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 34600794                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2768258                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits          54315                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups        55491                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect          532                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted        55304                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups          55607                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches        53216                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events      1002022                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     12399501                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.806510                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.289828                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     10810018     87.18%     87.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       131599      1.06%     88.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       118654      0.96%     89.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        72374      0.58%     89.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        82167      0.66%     90.45% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        73672      0.59%     91.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        61877      0.50%     91.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        47118      0.38%     91.92% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8      1002022      8.08%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     12399501                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10000321                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1723297                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2766884                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts          531                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10000321                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2463527                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.396483                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.396483                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      6483245                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved          284                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     16865653                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3598770                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      2244744                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       495703                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        72741                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3292633                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3287633                       # DTB hits
system.switch_cpus_1.dtb.data_misses             5000                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2420593                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2418475                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             2118                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        872040                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            869158                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2882                       # DTB write misses
system.switch_cpus_1.fetch.Branches             55607                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1709769                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             4034316                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        10497                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             16920105                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        434489                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.003982                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1709769                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches        54315                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.211622                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     12895204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.312124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.886631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       10570659     81.97%     81.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          41401      0.32%     82.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          37968      0.29%     82.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          80840      0.63%     83.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4          88496      0.69%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          50356      0.39%     84.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          83243      0.65%     84.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          82902      0.64%     85.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1859339     14.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     12895204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               1069639                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches          54580                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop                 324                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.863618                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3898121                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1096820                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6137322                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11075688                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.829968                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5093778                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.793112                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11080771                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts          534                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       1439241                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2855512                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       709188                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1100375                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     12474983                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2801301                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       294989                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     12060295                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        43404                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         2155                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       495703                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        90266                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1032158                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1132190                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        56773                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect           54                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect          480                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.716084                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.716084                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3098563     25.08%     25.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult          181      0.00%     25.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     25.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2708414     21.92%     47.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     47.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     47.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      2385572     19.31%     66.31% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       248384      2.01%     68.32% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     68.32% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2817089     22.80%     91.12% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1097085      8.88%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12355288                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt      1102791                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.089257                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           14      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         2613      0.24%      0.24% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       774165     70.20%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       309074     28.03%     98.47% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     98.47% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        15976      1.45%     99.91% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          949      0.09%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     12895204                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.958130                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.474493                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      7425862     57.59%     57.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2192441     17.00%     74.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1517471     11.77%     86.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       796752      6.18%     92.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       467858      3.63%     96.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       225891      1.75%     97.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       158167      1.23%     99.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        98336      0.76%     99.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        12426      0.10%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     12895204                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.884742                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12474659                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12355288                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2474491                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        42426                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      1188233                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1709771                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1709769                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               2                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2855512                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1100375                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               13964843                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      4417517                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8590499                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       250600                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      4144340                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1971110                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        13331                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     22957974                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     14630456                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     12885714                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1704881                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       495703                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2132762                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      4295080                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      6736135                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 21150                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
