Base address,Reg address,Reg name,Reg cat,Model Cat,Read,Write,Correct cat,Comments GT
0x40004800,0x40004800,Status register (USART_SR)  ,SR,SR,1,0,Yes,
0x40004800,0x40004804,Data register (USART_DR)  ,DR,DR,1,1,Yes,
0x40004800,0x40004808,Baud rate register (USART_BRR)  ,CR,DR,0,1,NO,
0x40004800,0x4000480c,Control register 1 (USART_CR1) ,CR,CR,1,1,Yes,
0x40004800,0x40004810,Control register 2 (USART_CR2) ,CR,CR,1,1,Yes,
0x40004800,0x40004814,Control register 3 (USART_CR3) ,CR,CR,1,1,Yes,
0x40007000,0x40007000,PWR power control register (PWR_CR)for STM32F405xx/07xx and STM32F415xx/17xx  ,CR,CR,1,1,Yes,
0x40007000,0x40007004,PWR power control/status register (PWR_CSR)for STM32F405xx/07xx and STM32F415xx/17xx  ,SR,SR,1,0,Yes,HYBRID
0x40020c00,0x40020c00,GPIO port mode register (GPIOx_MODER) (x = A..I/J/K)  ,CR,CR,1,1,Yes,
0x40020c00,0x40020c04,GPIO port output type register (GPIOx_OTYPER)(x = A..I/J/K) ,CR,CR,1,1,Yes,
0x40020c00,0x40020c08,GPIO port output speed register (GPIOx_OSPEEDR)(x = A..I/J/K) ,CR,CR,1,1,Yes,
0x40020c00,0x40020c0c,GPIO port pull-up/pull-down register (GPIOx_PUPDR)(x = A..I/J/K) ,CR,CR,1,1,Yes,
0x40020c00,0x40020c24,8.4.10 GPIO alternate function high register (GPIOx_AFRH),CR,CR,1,1,Yes,
0x40023800,0x40023800,RCC clock control register (RCC_CR) ,CR,C&SR,1,1,NO,
0x40023800,0x40023804,6.3.2RCC PLL configuration register (RCC_PLLCFGR)  ,CR,DR,0,1,NO,
0x40023800,0x40023808,RCC clock configuration register (RCC_CFGR)  ,CR,CR,1,1,Yes,
0x40023800,0x4002380c,6.3.3RCC clock interrupt register (RCC_CIR)  ,CR,DR,0,1,NO,
0x40023800,0x40023820,6.3.8RCC APB1 peripheral reset register (RCC_APB1RSTR)  ,CR,CR,1,1,Yes,
0x40023800,0x40023830,6.3.9RCC AHB1 peripheral clock register (RCC_AHB1ENR)  ,CR,CR,1,1,Yes,
0x40023800,0x40023840,6.3.12RCC APB1 peripheral clock enable register (RCC_APB1ENR)  ,CR,CR,1,1,Yes,
0x40023c00,0x40023c00,Flash access control register (FLASH_ACR)for STM32F405xx/07xx and STM32F415xx/17xx  ,CR,CR,1,1,Yes,
