$comment
	File created using the following command:
		vcd file memory2.msim.vcd -direction
$end
$date
	Mon Jun 13 18:48:05 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module memory2_vlg_vec_tst $end
$var reg 4 ! bcd [3:0] $end
$var wire 1 " ssd [6] $end
$var wire 1 # ssd [5] $end
$var wire 1 $ ssd [4] $end
$var wire 1 % ssd [3] $end
$var wire 1 & ssd [2] $end
$var wire 1 ' ssd [1] $end
$var wire 1 ( ssd [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 ssd[0]~output_o $end
$var wire 1 1 ssd[1]~output_o $end
$var wire 1 2 ssd[2]~output_o $end
$var wire 1 3 ssd[3]~output_o $end
$var wire 1 4 ssd[4]~output_o $end
$var wire 1 5 ssd[5]~output_o $end
$var wire 1 6 ssd[6]~output_o $end
$var wire 1 7 bcd[3]~input_o $end
$var wire 1 8 bcd[0]~input_o $end
$var wire 1 9 bcd[2]~input_o $end
$var wire 1 : bcd[1]~input_o $end
$var wire 1 ; Mux6~0_combout $end
$var wire 1 < Mux5~0_combout $end
$var wire 1 = Mux4~0_combout $end
$var wire 1 > Mux3~0_combout $end
$var wire 1 ? Mux2~0_combout $end
$var wire 1 @ Mux1~0_combout $end
$var wire 1 A Mux0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0(
1'
1&
1%
1$
1#
1"
x)
0*
1+
x,
1-
1.
1/
00
11
12
13
14
15
16
07
08
09
0:
0;
0<
0=
0>
0?
1@
0A
$end
#1000000
