--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source/iseconfig/filter.filter
-intstyle ise -v 100 -s 3 -n 3 -fastpaths -xml VmodCAM_Ref.twx VmodCAM_Ref.ncd
-o VmodCAM_Ref.twr VmodCAM_Ref.pcf -ucf hijacker.ucf -ucf atlys_vmodcam.ucf
-ucf timing.ucf -ucf atlys.ucf

Design file:              VmodCAM_Ref.ncd
Physical constraint file: VmodCAM_Ref.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 100 items per endpoint, 3 endpoints per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sck = PERIOD TIMEGRP "sck" 30 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.059ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sck = PERIOD TIMEGRP "sck" 30 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 32.274ns (period - min period limit)
  Period: 33.333ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: hijacker1/SPI_S1/presck/CLK0
  Logical resource: hijacker1/SPI_S1/presck/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 346 paths analyzed, 137 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.650ns.
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/DcmProgReg_2 (SLICE_X31Y81.CE), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/DcmProgReg_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.921ns (Levels of Logic = 2)
  Clock Path Skew:      -1.694ns (0.295 - 1.989)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/DcmProgReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X28Y80.B3      net (fanout=4)        2.144   Inst_SysCon/DcmProgDone
    SLICE_X28Y80.B       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<4>11
    SLICE_X28Y80.C2      net (fanout=5)        1.824   Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<4>1
    SLICE_X28Y80.C       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0161_inv11
    SLICE_X31Y81.CE      net (fanout=3)        0.680   Inst_SysCon/_n0161_inv1
    SLICE_X31Y81.CLK     Tceck                 0.363   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_2
    -------------------------------------------------  ---------------------------
    Total                                      6.921ns (2.273ns logic, 4.648ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd7 (FF)
  Destination:          Inst_SysCon/DcmProgReg_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.096ns (Levels of Logic = 2)
  Clock Path Skew:      0.780ns (1.050 - 0.270)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd7 to Inst_SysCon/DcmProgReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y74.BQ      Tcko                  0.408   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd7
    SLICE_X28Y80.B5      net (fanout=2)        2.411   Inst_SysCon/state_FSM_FFd7
    SLICE_X28Y80.B       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<4>11
    SLICE_X28Y80.C2      net (fanout=5)        1.824   Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<4>1
    SLICE_X28Y80.C       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0161_inv11
    SLICE_X31Y81.CE      net (fanout=3)        0.680   Inst_SysCon/_n0161_inv1
    SLICE_X31Y81.CLK     Tceck                 0.363   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_2
    -------------------------------------------------  ---------------------------
    Total                                      6.096ns (1.181ns logic, 4.915ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_0 (FF)
  Destination:          Inst_SysCon/DcmProgReg_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.243ns (Levels of Logic = 2)
  Clock Path Skew:      0.391ns (0.846 - 0.455)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_0 to Inst_SysCon/DcmProgReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.DQ      Tcko                  0.447   Inst_SysCon/prevRes<0>
                                                       Inst_SysCon/prevRes_0
    SLICE_X28Y80.B4      net (fanout=2)        1.519   Inst_SysCon/prevRes<0>
    SLICE_X28Y80.B       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<4>11
    SLICE_X28Y80.C2      net (fanout=5)        1.824   Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<4>1
    SLICE_X28Y80.C       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0161_inv11
    SLICE_X31Y81.CE      net (fanout=3)        0.680   Inst_SysCon/_n0161_inv1
    SLICE_X31Y81.CLK     Tceck                 0.363   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.243ns (1.220ns logic, 4.023ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_2 (FF)
  Destination:          Inst_SysCon/DcmProgReg_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.404ns (Levels of Logic = 2)
  Clock Path Skew:      0.563ns (0.846 - 0.283)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_2 to Inst_SysCon/DcmProgReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y75.AQ      Tcko                  0.447   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    SLICE_X28Y80.B6      net (fanout=3)        1.680   Inst_SysCon/prevRes<2>
    SLICE_X28Y80.B       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<4>11
    SLICE_X28Y80.C2      net (fanout=5)        1.824   Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<4>1
    SLICE_X28Y80.C       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0161_inv11
    SLICE_X31Y81.CE      net (fanout=3)        0.680   Inst_SysCon/_n0161_inv1
    SLICE_X31Y81.CLK     Tceck                 0.363   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.404ns (1.220ns logic, 4.184ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd6 (FF)
  Destination:          Inst_SysCon/DcmProgReg_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.771ns (Levels of Logic = 1)
  Clock Path Skew:      0.780ns (1.050 - 0.270)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd6 to Inst_SysCon/DcmProgReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y74.AQ      Tcko                  0.408   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd6
    SLICE_X28Y80.C4      net (fanout=4)        2.115   Inst_SysCon/state_FSM_FFd6
    SLICE_X28Y80.C       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0161_inv11
    SLICE_X31Y81.CE      net (fanout=3)        0.680   Inst_SysCon/_n0161_inv1
    SLICE_X31Y81.CLK     Tceck                 0.363   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_2
    -------------------------------------------------  ---------------------------
    Total                                      3.771ns (0.976ns logic, 2.795ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd2 (FF)
  Destination:          Inst_SysCon/DcmProgReg_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      2.628ns (Levels of Logic = 1)
  Clock Path Skew:      0.171ns (0.846 - 0.675)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd2 to Inst_SysCon/DcmProgReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y76.BQ      Tcko                  0.408   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd2
    SLICE_X28Y80.C1      net (fanout=4)        0.972   Inst_SysCon/state_FSM_FFd2
    SLICE_X28Y80.C       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0161_inv11
    SLICE_X31Y81.CE      net (fanout=3)        0.680   Inst_SysCon/_n0161_inv1
    SLICE_X31Y81.CLK     Tceck                 0.363   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.628ns (0.976ns logic, 1.652ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd3 (FF)
  Destination:          Inst_SysCon/DcmProgReg_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      2.380ns (Levels of Logic = 1)
  Clock Path Skew:      0.171ns (0.846 - 0.675)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd3 to Inst_SysCon/DcmProgReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y76.CQ      Tcko                  0.408   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd3
    SLICE_X28Y80.C5      net (fanout=5)        0.724   Inst_SysCon/state_FSM_FFd3
    SLICE_X28Y80.C       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0161_inv11
    SLICE_X31Y81.CE      net (fanout=3)        0.680   Inst_SysCon/_n0161_inv1
    SLICE_X31Y81.CLK     Tceck                 0.363   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.380ns (0.976ns logic, 1.404ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/DcmProgReg_0 (SLICE_X31Y81.CE), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.874ns (Levels of Logic = 2)
  Clock Path Skew:      -1.694ns (0.295 - 1.989)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X28Y80.B3      net (fanout=4)        2.144   Inst_SysCon/DcmProgDone
    SLICE_X28Y80.B       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<4>11
    SLICE_X28Y80.C2      net (fanout=5)        1.824   Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<4>1
    SLICE_X28Y80.C       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0161_inv11
    SLICE_X31Y81.CE      net (fanout=3)        0.680   Inst_SysCon/_n0161_inv1
    SLICE_X31Y81.CLK     Tceck                 0.316   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      6.874ns (2.226ns logic, 4.648ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd7 (FF)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.049ns (Levels of Logic = 2)
  Clock Path Skew:      0.780ns (1.050 - 0.270)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd7 to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y74.BQ      Tcko                  0.408   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd7
    SLICE_X28Y80.B5      net (fanout=2)        2.411   Inst_SysCon/state_FSM_FFd7
    SLICE_X28Y80.B       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<4>11
    SLICE_X28Y80.C2      net (fanout=5)        1.824   Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<4>1
    SLICE_X28Y80.C       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0161_inv11
    SLICE_X31Y81.CE      net (fanout=3)        0.680   Inst_SysCon/_n0161_inv1
    SLICE_X31Y81.CLK     Tceck                 0.316   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      6.049ns (1.134ns logic, 4.915ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_0 (FF)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.196ns (Levels of Logic = 2)
  Clock Path Skew:      0.391ns (0.846 - 0.455)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_0 to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.DQ      Tcko                  0.447   Inst_SysCon/prevRes<0>
                                                       Inst_SysCon/prevRes_0
    SLICE_X28Y80.B4      net (fanout=2)        1.519   Inst_SysCon/prevRes<0>
    SLICE_X28Y80.B       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<4>11
    SLICE_X28Y80.C2      net (fanout=5)        1.824   Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<4>1
    SLICE_X28Y80.C       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0161_inv11
    SLICE_X31Y81.CE      net (fanout=3)        0.680   Inst_SysCon/_n0161_inv1
    SLICE_X31Y81.CLK     Tceck                 0.316   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.196ns (1.173ns logic, 4.023ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_2 (FF)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.357ns (Levels of Logic = 2)
  Clock Path Skew:      0.563ns (0.846 - 0.283)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_2 to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y75.AQ      Tcko                  0.447   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    SLICE_X28Y80.B6      net (fanout=3)        1.680   Inst_SysCon/prevRes<2>
    SLICE_X28Y80.B       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<4>11
    SLICE_X28Y80.C2      net (fanout=5)        1.824   Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<4>1
    SLICE_X28Y80.C       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0161_inv11
    SLICE_X31Y81.CE      net (fanout=3)        0.680   Inst_SysCon/_n0161_inv1
    SLICE_X31Y81.CLK     Tceck                 0.316   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.357ns (1.173ns logic, 4.184ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd6 (FF)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.724ns (Levels of Logic = 1)
  Clock Path Skew:      0.780ns (1.050 - 0.270)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd6 to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y74.AQ      Tcko                  0.408   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd6
    SLICE_X28Y80.C4      net (fanout=4)        2.115   Inst_SysCon/state_FSM_FFd6
    SLICE_X28Y80.C       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0161_inv11
    SLICE_X31Y81.CE      net (fanout=3)        0.680   Inst_SysCon/_n0161_inv1
    SLICE_X31Y81.CLK     Tceck                 0.316   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.724ns (0.929ns logic, 2.795ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd2 (FF)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      2.581ns (Levels of Logic = 1)
  Clock Path Skew:      0.171ns (0.846 - 0.675)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd2 to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y76.BQ      Tcko                  0.408   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd2
    SLICE_X28Y80.C1      net (fanout=4)        0.972   Inst_SysCon/state_FSM_FFd2
    SLICE_X28Y80.C       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0161_inv11
    SLICE_X31Y81.CE      net (fanout=3)        0.680   Inst_SysCon/_n0161_inv1
    SLICE_X31Y81.CLK     Tceck                 0.316   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.581ns (0.929ns logic, 1.652ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd3 (FF)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      2.333ns (Levels of Logic = 1)
  Clock Path Skew:      0.171ns (0.846 - 0.675)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd3 to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y76.CQ      Tcko                  0.408   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd3
    SLICE_X28Y80.C5      net (fanout=5)        0.724   Inst_SysCon/state_FSM_FFd3
    SLICE_X28Y80.C       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0161_inv11
    SLICE_X31Y81.CE      net (fanout=3)        0.680   Inst_SysCon/_n0161_inv1
    SLICE_X31Y81.CLK     Tceck                 0.316   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.333ns (0.929ns logic, 1.404ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/DcmProgReg_1 (SLICE_X33Y81.CE), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/DcmProgReg_1 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.920ns (Levels of Logic = 2)
  Clock Path Skew:      -1.489ns (0.500 - 1.989)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/DcmProgReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X28Y80.B3      net (fanout=4)        2.144   Inst_SysCon/DcmProgDone
    SLICE_X28Y80.B       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<4>11
    SLICE_X28Y80.C2      net (fanout=5)        1.824   Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<4>1
    SLICE_X28Y80.C       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0161_inv11
    SLICE_X33Y81.CE      net (fanout=3)        0.726   Inst_SysCon/_n0161_inv1
    SLICE_X33Y81.CLK     Tceck                 0.316   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/DcmProgReg_1
    -------------------------------------------------  ---------------------------
    Total                                      6.920ns (2.226ns logic, 4.694ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd7 (FF)
  Destination:          Inst_SysCon/DcmProgReg_1 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.095ns (Levels of Logic = 2)
  Clock Path Skew:      0.985ns (1.255 - 0.270)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd7 to Inst_SysCon/DcmProgReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y74.BQ      Tcko                  0.408   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd7
    SLICE_X28Y80.B5      net (fanout=2)        2.411   Inst_SysCon/state_FSM_FFd7
    SLICE_X28Y80.B       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<4>11
    SLICE_X28Y80.C2      net (fanout=5)        1.824   Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<4>1
    SLICE_X28Y80.C       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0161_inv11
    SLICE_X33Y81.CE      net (fanout=3)        0.726   Inst_SysCon/_n0161_inv1
    SLICE_X33Y81.CLK     Tceck                 0.316   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/DcmProgReg_1
    -------------------------------------------------  ---------------------------
    Total                                      6.095ns (1.134ns logic, 4.961ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_0 (FF)
  Destination:          Inst_SysCon/DcmProgReg_1 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.242ns (Levels of Logic = 2)
  Clock Path Skew:      0.596ns (1.051 - 0.455)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_0 to Inst_SysCon/DcmProgReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.DQ      Tcko                  0.447   Inst_SysCon/prevRes<0>
                                                       Inst_SysCon/prevRes_0
    SLICE_X28Y80.B4      net (fanout=2)        1.519   Inst_SysCon/prevRes<0>
    SLICE_X28Y80.B       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<4>11
    SLICE_X28Y80.C2      net (fanout=5)        1.824   Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<4>1
    SLICE_X28Y80.C       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0161_inv11
    SLICE_X33Y81.CE      net (fanout=3)        0.726   Inst_SysCon/_n0161_inv1
    SLICE_X33Y81.CLK     Tceck                 0.316   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/DcmProgReg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.242ns (1.173ns logic, 4.069ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_2 (FF)
  Destination:          Inst_SysCon/DcmProgReg_1 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.403ns (Levels of Logic = 2)
  Clock Path Skew:      0.768ns (1.051 - 0.283)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_2 to Inst_SysCon/DcmProgReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y75.AQ      Tcko                  0.447   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    SLICE_X28Y80.B6      net (fanout=3)        1.680   Inst_SysCon/prevRes<2>
    SLICE_X28Y80.B       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<4>11
    SLICE_X28Y80.C2      net (fanout=5)        1.824   Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<4>1
    SLICE_X28Y80.C       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0161_inv11
    SLICE_X33Y81.CE      net (fanout=3)        0.726   Inst_SysCon/_n0161_inv1
    SLICE_X33Y81.CLK     Tceck                 0.316   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/DcmProgReg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.403ns (1.173ns logic, 4.230ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd6 (FF)
  Destination:          Inst_SysCon/DcmProgReg_1 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.770ns (Levels of Logic = 1)
  Clock Path Skew:      0.985ns (1.255 - 0.270)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd6 to Inst_SysCon/DcmProgReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y74.AQ      Tcko                  0.408   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd6
    SLICE_X28Y80.C4      net (fanout=4)        2.115   Inst_SysCon/state_FSM_FFd6
    SLICE_X28Y80.C       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0161_inv11
    SLICE_X33Y81.CE      net (fanout=3)        0.726   Inst_SysCon/_n0161_inv1
    SLICE_X33Y81.CLK     Tceck                 0.316   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/DcmProgReg_1
    -------------------------------------------------  ---------------------------
    Total                                      3.770ns (0.929ns logic, 2.841ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd2 (FF)
  Destination:          Inst_SysCon/DcmProgReg_1 (FF)
  Requirement:          10.001ns
  Data Path Delay:      2.627ns (Levels of Logic = 1)
  Clock Path Skew:      0.376ns (1.051 - 0.675)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd2 to Inst_SysCon/DcmProgReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y76.BQ      Tcko                  0.408   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd2
    SLICE_X28Y80.C1      net (fanout=4)        0.972   Inst_SysCon/state_FSM_FFd2
    SLICE_X28Y80.C       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0161_inv11
    SLICE_X33Y81.CE      net (fanout=3)        0.726   Inst_SysCon/_n0161_inv1
    SLICE_X33Y81.CLK     Tceck                 0.316   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/DcmProgReg_1
    -------------------------------------------------  ---------------------------
    Total                                      2.627ns (0.929ns logic, 1.698ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd3 (FF)
  Destination:          Inst_SysCon/DcmProgReg_1 (FF)
  Requirement:          10.001ns
  Data Path Delay:      2.379ns (Levels of Logic = 1)
  Clock Path Skew:      0.376ns (1.051 - 0.675)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd3 to Inst_SysCon/DcmProgReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y76.CQ      Tcko                  0.408   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd3
    SLICE_X28Y80.C5      net (fanout=5)        0.724   Inst_SysCon/state_FSM_FFd3
    SLICE_X28Y80.C       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0161_inv11
    SLICE_X33Y81.CE      net (fanout=3)        0.726   Inst_SysCon/_n0161_inv1
    SLICE_X33Y81.CLK     Tceck                 0.316   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/DcmProgReg_1
    -------------------------------------------------  ---------------------------
    Total                                      2.379ns (0.929ns logic, 1.450ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/DcmProgReg_3 (SLICE_X28Y80.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/state_FSM_FFd3 (FF)
  Destination:          Inst_SysCon/DcmProgReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.819ns (Levels of Logic = 1)
  Clock Path Skew:      0.666ns (1.058 - 0.392)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/state_FSM_FFd3 to Inst_SysCon/DcmProgReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y76.CQ      Tcko                  0.200   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd3
    SLICE_X28Y80.A4      net (fanout=5)        0.429   Inst_SysCon/state_FSM_FFd3
    SLICE_X28Y80.CLK     Tah         (-Th)    -0.190   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<3>
                                                       Inst_SysCon/DcmProgReg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.819ns (0.390ns logic, 0.429ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/Mshreg_RstQ_96_0 (SLICE_X26Y72.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_99 (FF)
  Destination:          Inst_SysCon/Mshreg_RstQ_96_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.075ns (Levels of Logic = 0)
  Clock Path Skew:      0.917ns (1.064 - 0.147)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_99 to Inst_SysCon/Mshreg_RstQ_96_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y64.AQ      Tcko                  0.234   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    SLICE_X26Y72.CX      net (fanout=3)        0.886   Inst_SysCon/RstQ<99>
    SLICE_X26Y72.CLK     Tdh         (-Th)     0.045   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/Mshreg_RstQ_96_0
    -------------------------------------------------  ---------------------------
    Total                                      1.075ns (0.189ns logic, 0.886ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (DCM_X0Y6.PSEN), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.213ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/state_FSM_FFd6 (FF)
  Destination:          Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      1.969ns (Levels of Logic = 1)
  Clock Path Skew:      1.756ns (1.856 - 0.100)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/state_FSM_FFd6 to Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y74.AQ      Tcko                  0.200   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd6
    SLICE_X24Y74.D1      net (fanout=4)        0.395   Inst_SysCon/state_FSM_FFd6
    SLICE_X24Y74.D       Tilo                  0.142   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_progEn1
    DCM_X0Y6.PSEN        net (fanout=1)        1.232   Inst_SysCon/progEn
    DCM_X0Y6.PSCLK       Tdmckc_PSEN (-Th)     0.000   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    -------------------------------------------------  ---------------------------
    Total                                      1.969ns (0.342ns logic, 1.627ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.583ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/state_FSM_FFd2 (FF)
  Destination:          Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      1.901ns (Levels of Logic = 1)
  Clock Path Skew:      1.318ns (1.710 - 0.392)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/state_FSM_FFd2 to Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y76.BQ      Tcko                  0.200   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd2
    SLICE_X24Y74.D5      net (fanout=4)        0.327   Inst_SysCon/state_FSM_FFd2
    SLICE_X24Y74.D       Tilo                  0.142   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_progEn1
    DCM_X0Y6.PSEN        net (fanout=1)        1.232   Inst_SysCon/progEn
    DCM_X0Y6.PSCLK       Tdmckc_PSEN (-Th)     0.000   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    -------------------------------------------------  ---------------------------
    Total                                      1.901ns (0.342ns logic, 1.559ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/state_FSM_FFd4 (FF)
  Destination:          Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      2.082ns (Levels of Logic = 1)
  Clock Path Skew:      1.318ns (1.710 - 0.392)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/state_FSM_FFd4 to Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y76.DQ      Tcko                  0.200   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd4
    SLICE_X24Y74.D3      net (fanout=2)        0.508   Inst_SysCon/state_FSM_FFd4
    SLICE_X24Y74.D       Tilo                  0.142   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_progEn1
    DCM_X0Y6.PSEN        net (fanout=1)        1.232   Inst_SysCon/progEn
    DCM_X0Y6.PSCLK       Tdmckc_PSEN (-Th)     0.000   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    -------------------------------------------------  ---------------------------
    Total                                      2.082ns (0.342ns logic, 1.740ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: Inst_SysCon/ddr2clk_2x
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: Inst_SysCon/ddr2clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.011ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 7.331ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 7.331ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.149ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/Mshreg_RstQ_96_2/CLK
  Location pin: SLICE_X26Y72.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/Mshreg_RstQ_96_1/CLK
  Location pin: SLICE_X26Y72.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/Mshreg_RstQ_96_0/CLK
  Location pin: SLICE_X26Y72.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/prevRes<2>/CLK
  Logical resource: Inst_SysCon/SRL16_inst/SRL16E/CLK
  Location pin: SLICE_X26Y75.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd7/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd6/CK
  Location pin: SLICE_X24Y74.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd7/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd7/CK
  Location pin: SLICE_X24Y74.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd1/CK
  Location pin: SLICE_X28Y76.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd2/CK
  Location pin: SLICE_X28Y76.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd3/CK
  Location pin: SLICE_X28Y76.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd4/CK
  Location pin: SLICE_X28Y76.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_3/CK
  Location pin: SLICE_X28Y80.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_4/CK
  Location pin: SLICE_X28Y80.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.595ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_SysCon/RstD_5/SR
  Logical resource: Inst_SysCon/RstD_3/SR
  Location pin: SLICE_X22Y70.SR
  Clock network: Inst_SysCon/intRst
--------------------------------------------------------------------------------
Slack: 9.595ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_SysCon/RstD_5/SR
  Logical resource: Inst_SysCon/RstD_2/SR
  Location pin: SLICE_X22Y70.SR
  Clock network: Inst_SysCon/intRst
--------------------------------------------------------------------------------
Slack: 9.595ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_SysCon/RstD_5/SR
  Logical resource: Inst_SysCon/RstD_4/SR
  Location pin: SLICE_X22Y70.SR
  Clock network: Inst_SysCon/intRst
--------------------------------------------------------------------------------
Slack: 9.595ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_SysCon/RstD_5/SR
  Logical resource: Inst_SysCon/RstD_6/SR
  Location pin: SLICE_X22Y70.SR
  Clock network: Inst_SysCon/intRst
--------------------------------------------------------------------------------
Slack: 9.595ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_SysCon/RstD_5/SR
  Logical resource: Inst_SysCon/RstD_5/SR
  Location pin: SLICE_X22Y70.SR
  Clock network: Inst_SysCon/intRst
--------------------------------------------------------------------------------
Slack: 9.595ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_SysCon/RstD_5/SR
  Logical resource: Inst_SysCon/RstD_1/SR
  Location pin: SLICE_X22Y70.SR
  Clock network: Inst_SysCon/intRst
--------------------------------------------------------------------------------
Slack: 9.595ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_SysCon/bitCount<2>/SR
  Logical resource: Inst_SysCon/bitCount_3/SR
  Location pin: SLICE_X30Y80.SR
  Clock network: Inst_SysCon/loadRegEn
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_5/CLK
  Logical resource: Inst_SysCon/RstD_3/CK
  Location pin: SLICE_X22Y70.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_5/CLK
  Logical resource: Inst_SysCon/RstD_2/CK
  Location pin: SLICE_X22Y70.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_5/CLK
  Logical resource: Inst_SysCon/RstD_4/CK
  Location pin: SLICE_X22Y70.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_5/CLK
  Logical resource: Inst_SysCon/RstD_6/CK
  Location pin: SLICE_X22Y70.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_5/CLK
  Logical resource: Inst_SysCon/RstD_5/CK
  Location pin: SLICE_X22Y70.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_5/CLK
  Logical resource: Inst_SysCon/RstD_1/CK
  Location pin: SLICE_X22Y70.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/RstQ_96/CK
  Location pin: SLICE_X26Y72.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/RstQ_97/CK
  Location pin: SLICE_X26Y72.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/RstQ_98/CK
  Location pin: SLICE_X26Y72.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/prevRes<2>/CLK
  Logical resource: Inst_SysCon/prevRes_2/CK
  Location pin: SLICE_X26Y75.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/prevRes<0>/CLK
  Logical resource: Inst_SysCon/prevRes_0/CK
  Location pin: SLICE_X26Y76.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<99>/CLK
  Logical resource: Inst_SysCon/RstQ_99/CK
  Location pin: SLICE_X30Y64.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<2>/CLK
  Logical resource: Inst_SysCon/bitCount_0/CK
  Location pin: SLICE_X30Y80.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<2>/CLK
  Logical resource: Inst_SysCon/bitCount_1/CK
  Location pin: SLICE_X30Y80.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<2>/CLK
  Logical resource: Inst_SysCon/bitCount_3/CK
  Location pin: SLICE_X30Y80.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<2>/CLK
  Logical resource: Inst_SysCon/bitCount_2/CK
  Location pin: SLICE_X30Y80.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_1/CLK
  Logical resource: Inst_SysCon/RstDbncQ_1/CK
  Location pin: SLICE_X56Y35.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_0/SR
  Logical resource: Inst_SysCon/RstD_7/SR
  Location pin: SLICE_X23Y70.SR
  Clock network: Inst_SysCon/intRst
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_0/SR
  Logical resource: Inst_SysCon/RstD_0/SR
  Location pin: SLICE_X23Y70.SR
  Clock network: Inst_SysCon/intRst
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_0/CLK
  Logical resource: Inst_SysCon/RstD_7/CK
  Location pin: SLICE_X23Y70.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_0/CLK
  Logical resource: Inst_SysCon/RstD_0/CK
  Location pin: SLICE_X23Y70.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4-In/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd5/CK
  Location pin: SLICE_X27Y76.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<0>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_2/CK
  Location pin: SLICE_X31Y81.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<0>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_0/CK
  Location pin: SLICE_X31Y81.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<1>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_1/CK
  Location pin: SLICE_X33Y81.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_2/CK
  Location pin: SLICE_X51Y52.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_3/CK
  Location pin: SLICE_X51Y52.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_4/CK
  Location pin: SLICE_X51Y52.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_5/CK
  Location pin: SLICE_X51Y52.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_6/CK
  Location pin: SLICE_X53Y53.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_7/CK
  Location pin: SLICE_X53Y53.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_8/CK
  Location pin: SLICE_X53Y53.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_9/CK
  Location pin: SLICE_X53Y53.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 22.627ns (max period limit - period)
  Period: 30.003ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y2.CLKFBOUT
  Clock network: Inst_SysCon/mcb_intfb
--------------------------------------------------------------------------------
Slack: 28.151ns (period - min period limit)
  Period: 30.003ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y2.CLKFBOUT
  Clock network: Inst_SysCon/mcb_intfb
--------------------------------------------------------------------------------
Slack: 39.001ns (period - min period limit)
  Period: 41.671ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 39.001ns (period - min period limit)
  Period: 41.671ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Location pin: DCM_X0Y1.CLKFX180
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 42.629ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 158.329ns (max period limit - period)
  Period: 41.671ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 158.329ns (max period limit - period)
  Period: 41.671ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Location pin: DCM_X0Y1.CLKFX180
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 319.000ns (max period limit - period)
  Period: 1.000ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: Inst_SysCon/ddr2clk_2x
--------------------------------------------------------------------------------
Slack: 319.000ns (max period limit - period)
  Period: 1.000ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: Inst_SysCon/ddr2clk_2x_180
--------------------------------------------------------------------------------
Slack: 989.999ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 1000.000ns (1.000MHz) (Tdcmper_PSCLK)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 1989.999ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 2000.000ns (0.500MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 1989.999ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 2000.000ns (0.500MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3408 paths analyzed, 666 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.557ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA29), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_13 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.512ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.504 - 0.514)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_13 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y0.BQ       Tcko                  0.391   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/D_O_13
    SLICE_X1Y72.B1       net (fanout=5)        8.587   Inst_camctlA/D_O<13>
    SLICE_X1Y72.B        Tilo                  0.259   Inst_FBCtl/p1_wr_data_15
                                                       hijacker1/Mmux_DO151
    MCB_X0Y1.P1WRDATA29  net (fanout=1)        1.764   CamAD<13>
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.512ns (1.161ns logic, 10.351ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA20), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.289ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.504 - 0.514)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y0.AMUX     Tshcko                0.461   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/D_O_4
    SLICE_X1Y76.A3       net (fanout=4)        7.795   Inst_camctlA/D_O<4>
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p1_wr_data_7
                                                       hijacker1/Mmux_DO1111
    MCB_X0Y1.P1WRDATA20  net (fanout=1)        2.263   CamAD<4>
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.289ns (1.231ns logic, 10.058ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA21), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.766ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.504 - 0.514)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y0.BMUX     Tshcko                0.461   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/D_O_5
    SLICE_X1Y76.B6       net (fanout=3)        7.299   Inst_camctlA/D_O<5>
    SLICE_X1Y76.B        Tilo                  0.259   Inst_FBCtl/p1_wr_data_7
                                                       hijacker1/Mmux_DO1121
    MCB_X0Y1.P1WRDATA21  net (fanout=1)        2.236   CamAD<5>
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.766ns (1.231ns logic, 9.535ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstA1/RstQ_4 (SLICE_X12Y64.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstA1/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstA1/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstA1/RstQ_3 to Inst_FBCtl/Inst_LocalRstA1/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y64.CQ      Tcko                  0.200   Inst_FBCtl/Inst_LocalRstA1/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA1/RstQ_3
    SLICE_X12Y64.DX      net (fanout=1)        0.131   Inst_FBCtl/Inst_LocalRstA1/RstQ_3
    SLICE_X12Y64.CLK     Tckdi       (-Th)    -0.048   Inst_FBCtl/Inst_LocalRstA1/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA1/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstA2/RstQ_4 (SLICE_X12Y70.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstA2/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstA2/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstA2/RstQ_3 to Inst_FBCtl/Inst_LocalRstA2/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.200   Inst_FBCtl/Inst_LocalRstA2/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA2/RstQ_3
    SLICE_X12Y70.DX      net (fanout=1)        0.131   Inst_FBCtl/Inst_LocalRstA2/RstQ_3
    SLICE_X12Y70.CLK     Tckdi       (-Th)    -0.048   Inst_FBCtl/Inst_LocalRstA2/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA2/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRst0/RstQ_4 (SLICE_X1Y82.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRst0/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRst0/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRst0/RstQ_3 to Inst_FBCtl/Inst_LocalRst0/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y82.CQ       Tcko                  0.198   Inst_FBCtl/Inst_LocalRst0/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRst0/RstQ_3
    SLICE_X1Y82.DX       net (fanout=1)        0.136   Inst_FBCtl/Inst_LocalRst0/RstQ_3
    SLICE_X1Y82.CLK      Tckdi       (-Th)    -0.059   Inst_FBCtl/Inst_LocalRst0/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRst0/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlA/BUFG_inst/I0
  Logical resource: Inst_camctlA/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: int_CAMA_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_POCMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK
  Location pin: MCB_X0Y1.P0CMDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P1CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Location pin: MCB_X0Y1.P1CMDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_PORDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0RDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0RDCLK
  Location pin: MCB_X0Y1.P0RDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P1WRCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Location pin: MCB_X0Y1.P1WRCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_3/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_2/CK
  Location pin: SLICE_X0Y52.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_3/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_3/CK
  Location pin: SLICE_X0Y52.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_1/CK
  Location pin: SLICE_X12Y64.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_1/SR
  Location pin: SLICE_X12Y64.SR
  Clock network: Inst_FBCtl/RstA
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/CK
  Location pin: SLICE_X12Y64.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/SR
  Location pin: SLICE_X12Y64.SR
  Clock network: Inst_FBCtl/RstA
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_3/CK
  Location pin: SLICE_X12Y64.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_3/SR
  Location pin: SLICE_X12Y64.SR
  Clock network: Inst_FBCtl/RstA
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_4/CK
  Location pin: SLICE_X12Y64.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_4/SR
  Location pin: SLICE_X12Y64.SR
  Clock network: Inst_FBCtl/RstA
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_1/CK
  Location pin: SLICE_X12Y70.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_1/SR
  Location pin: SLICE_X12Y70.SR
  Clock network: Inst_FBCtl/calib_done
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_2/CK
  Location pin: SLICE_X12Y70.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_2/SR
  Location pin: SLICE_X12Y70.SR
  Clock network: Inst_FBCtl/calib_done
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_3/CK
  Location pin: SLICE_X12Y70.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_3/SR
  Location pin: SLICE_X12Y70.SR
  Clock network: Inst_FBCtl/calib_done
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/CK
  Location pin: SLICE_X12Y70.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/SR
  Location pin: SLICE_X12Y70.SR
  Clock network: Inst_FBCtl/calib_done
--------------------------------------------------------------------------------
Slack: 12.094ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_camctlA/DV_O/SR
  Logical resource: Inst_camctlA/DV_O/SR
  Location pin: SLICE_X10Y58.SR
  Clock network: Inst_camctlB/intRst
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_0/CK
  Location pin: SLICE_X10Y75.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_1/CK
  Location pin: SLICE_X10Y75.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_2/CK
  Location pin: SLICE_X10Y75.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_3/CK
  Location pin: SLICE_X10Y75.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_4/CK
  Location pin: SLICE_X10Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_5/CK
  Location pin: SLICE_X10Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_6/CK
  Location pin: SLICE_X10Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_7/CK
  Location pin: SLICE_X10Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_8/CK
  Location pin: SLICE_X10Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_9/CK
  Location pin: SLICE_X10Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_10/CK
  Location pin: SLICE_X10Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_11/CK
  Location pin: SLICE_X10Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_12/CK
  Location pin: SLICE_X10Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_13/CK
  Location pin: SLICE_X10Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_14/CK
  Location pin: SLICE_X10Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_15/CK
  Location pin: SLICE_X10Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_16/CK
  Location pin: SLICE_X10Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_17/CK
  Location pin: SLICE_X10Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_18/CK
  Location pin: SLICE_X10Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_19/CK
  Location pin: SLICE_X10Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<22>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_20/CK
  Location pin: SLICE_X10Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<22>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_21/CK
  Location pin: SLICE_X10Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<22>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_22/CK
  Location pin: SLICE_X10Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_0/CK
  Location pin: SLICE_X2Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_1/CK
  Location pin: SLICE_X2Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_2/CK
  Location pin: SLICE_X2Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_3/CK
  Location pin: SLICE_X2Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_4/CK
  Location pin: SLICE_X2Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_5/CK
  Location pin: SLICE_X2Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_6/CK
  Location pin: SLICE_X2Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_7/CK
  Location pin: SLICE_X2Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_8/CK
  Location pin: SLICE_X2Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_9/CK
  Location pin: SLICE_X2Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_10/CK
  Location pin: SLICE_X2Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_11/CK
  Location pin: SLICE_X2Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<13>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_12/CK
  Location pin: SLICE_X2Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<13>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_13/CK
  Location pin: SLICE_X2Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_0/CK
  Location pin: SLICE_X14Y70.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_1/CK
  Location pin: SLICE_X14Y70.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_2/CK
  Location pin: SLICE_X14Y70.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_3/CK
  Location pin: SLICE_X14Y70.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_4/CK
  Location pin: SLICE_X14Y71.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_5/CK
  Location pin: SLICE_X14Y71.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_6/CK
  Location pin: SLICE_X14Y71.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_7/CK
  Location pin: SLICE_X14Y71.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_8/CK
  Location pin: SLICE_X14Y72.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_9/CK
  Location pin: SLICE_X14Y72.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_10/CK
  Location pin: SLICE_X14Y72.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_11/CK
  Location pin: SLICE_X14Y72.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_12/CK
  Location pin: SLICE_X14Y73.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_13/CK
  Location pin: SLICE_X14Y73.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_14/CK
  Location pin: SLICE_X14Y73.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_15/CK
  Location pin: SLICE_X14Y73.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_16/CK
  Location pin: SLICE_X14Y74.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_17/CK
  Location pin: SLICE_X14Y74.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_18/CK
  Location pin: SLICE_X14Y74.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_19/CK
  Location pin: SLICE_X14Y74.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_20/CK
  Location pin: SLICE_X14Y75.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_21/CK
  Location pin: SLICE_X14Y75.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_22/CK
  Location pin: SLICE_X14Y75.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_23/CK
  Location pin: SLICE_X14Y75.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_24/CK
  Location pin: SLICE_X14Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_25/CK
  Location pin: SLICE_X14Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_26/CK
  Location pin: SLICE_X14Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_27/CK
  Location pin: SLICE_X14Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_28/CK
  Location pin: SLICE_X14Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_29/CK
  Location pin: SLICE_X14Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_30/CK
  Location pin: SLICE_X14Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_camctlA/DV_O/CLK
  Logical resource: Inst_camctlA/DV_O/CK
  Location pin: SLICE_X10Y58.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_InputSync_FVA/sreg<1>/CLK
  Logical resource: Inst_InputSync_FVA/sreg_0/CK
  Location pin: SLICE_X38Y4.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_InputSync_FVA/sreg<1>/CLK
  Logical resource: Inst_InputSync_FVA/sreg_1/CK
  Location pin: SLICE_X38Y4.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_1/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_0/CK
  Location pin: SLICE_X1Y56.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_1/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_1/CK
  Location pin: SLICE_X1Y56.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_11/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_8/CK
  Location pin: SLICE_X1Y60.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_11/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_9/CK
  Location pin: SLICE_X1Y60.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_11/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_10/CK
  Location pin: SLICE_X1Y60.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14578671 paths analyzed, 22320 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.449ns.
--------------------------------------------------------------------------------

Paths for end point hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (SLICE_X58Y46.A2), 720 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.398ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X54Y33.A1      net (fanout=701)      3.065   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X54Y33.BMUX    Topab                 0.432   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A3      net (fanout=2)        0.926   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<1>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.A2      net (fanout=6)        0.814   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X57Y45.D1      net (fanout=1)        0.623   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<1>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     12.398ns (3.035ns logic, 9.363ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.326ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X54Y33.A1      net (fanout=701)      3.065   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X54Y33.CMUX    Topac                 0.533   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A6      net (fanout=2)        0.753   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<2>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.A2      net (fanout=6)        0.814   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X57Y45.D1      net (fanout=1)        0.623   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<1>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     12.326ns (3.136ns logic, 9.190ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.325ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X54Y33.A1      net (fanout=701)      3.065   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X54Y33.AMUX    Topaa                 0.377   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A4      net (fanout=2)        0.908   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<0>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.A2      net (fanout=6)        0.814   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X57Y45.D1      net (fanout=1)        0.623   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<1>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     12.325ns (2.980ns logic, 9.345ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.135ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.AQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2
    SLICE_X50Y44.C1      net (fanout=523)      3.991   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<2>
    SLICE_X50Y44.CMUX    Topcc                 0.392   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A1      net (fanout=2)        0.650   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<2>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X50Y43.B2      net (fanout=3)        1.027   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X50Y43.B       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X57Y45.C6      net (fanout=2)        0.982   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     12.135ns (2.618ns logic, 9.517ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.134ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X54Y33.A1      net (fanout=701)      3.065   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X54Y33.BMUX    Topab                 0.432   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A3      net (fanout=2)        0.926   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<1>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.D5      net (fanout=6)        0.586   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_11
    SLICE_X57Y45.D2      net (fanout=1)        0.587   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     12.134ns (3.035ns logic, 9.099ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.062ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X54Y33.A1      net (fanout=701)      3.065   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X54Y33.CMUX    Topac                 0.533   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A6      net (fanout=2)        0.753   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<2>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.D5      net (fanout=6)        0.586   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_11
    SLICE_X57Y45.D2      net (fanout=1)        0.587   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     12.062ns (3.136ns logic, 8.926ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.061ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X54Y33.A1      net (fanout=701)      3.065   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X54Y33.AMUX    Topaa                 0.377   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A4      net (fanout=2)        0.908   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<0>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.D5      net (fanout=6)        0.586   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_11
    SLICE_X57Y45.D2      net (fanout=1)        0.587   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     12.061ns (2.980ns logic, 9.081ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.953ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.AQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2
    SLICE_X50Y44.C1      net (fanout=523)      3.991   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<2>
    SLICE_X50Y44.CMUX    Topcc                 0.392   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A1      net (fanout=2)        0.650   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<2>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y44.C4      net (fanout=3)        0.311   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y44.CMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X57Y45.D6      net (fanout=2)        0.818   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<2>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.953ns (2.985ns logic, 8.968ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.911ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.AQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2
    SLICE_X54Y33.C3      net (fanout=523)      2.791   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<2>
    SLICE_X54Y33.CMUX    Topcc                 0.392   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A6      net (fanout=2)        0.753   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<2>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.A2      net (fanout=6)        0.814   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X57Y45.D1      net (fanout=1)        0.623   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<1>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.911ns (2.995ns logic, 8.916ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.844ns (Levels of Logic = 9)
  Clock Path Skew:      -0.026ns (0.461 - 0.487)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y28.DQ      Tcko                  0.391   hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8
    SLICE_X54Y33.B1      net (fanout=19)       2.631   hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8
    SLICE_X54Y33.BMUX    Topbb                 0.368   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A3      net (fanout=2)        0.926   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<1>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.A2      net (fanout=6)        0.814   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X57Y45.D1      net (fanout=1)        0.623   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<1>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.844ns (2.915ns logic, 8.929ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.817ns (Levels of Logic = 9)
  Clock Path Skew:      -0.026ns (0.461 - 0.487)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y28.DQ      Tcko                  0.391   hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8
    SLICE_X54Y33.B1      net (fanout=19)       2.631   hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8
    SLICE_X54Y33.CMUX    Topbc                 0.514   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A6      net (fanout=2)        0.753   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<2>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.A2      net (fanout=6)        0.814   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X57Y45.D1      net (fanout=1)        0.623   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<1>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.817ns (3.061ns logic, 8.756ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.809ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X50Y44.A1      net (fanout=701)      3.524   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X50Y44.CMUX    Topac                 0.533   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A1      net (fanout=2)        0.650   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<2>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X50Y43.B2      net (fanout=3)        1.027   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X50Y43.B       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X57Y45.C6      net (fanout=2)        0.982   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.809ns (2.759ns logic, 9.050ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.777ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X54Y33.A1      net (fanout=701)      3.065   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X54Y33.BMUX    Topab                 0.432   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A3      net (fanout=2)        0.926   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<1>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X56Y44.D3      net (fanout=6)        0.334   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X56Y44.D       Tilo                  0.203   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_31
    SLICE_X57Y45.D3      net (fanout=1)        0.538   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<2>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.777ns (2.979ns logic, 8.798ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.754ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.AQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2
    SLICE_X50Y44.C1      net (fanout=523)      3.991   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<2>
    SLICE_X50Y44.CMUX    Topcc                 0.392   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A1      net (fanout=2)        0.650   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<2>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y44.D2      net (fanout=3)        0.442   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y44.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_21
    SLICE_X57Y45.D5      net (fanout=2)        0.542   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.754ns (2.931ns logic, 8.823ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.709ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X57Y37.A1      net (fanout=701)      3.734   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.A2      net (fanout=6)        0.814   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X57Y45.D1      net (fanout=1)        0.623   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<1>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.709ns (2.603ns logic, 9.106ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.705ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X54Y33.A1      net (fanout=701)      3.065   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X54Y33.CMUX    Topac                 0.533   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A6      net (fanout=2)        0.753   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<2>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X56Y44.D3      net (fanout=6)        0.334   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X56Y44.D       Tilo                  0.203   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_31
    SLICE_X57Y45.D3      net (fanout=1)        0.538   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<2>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.705ns (3.080ns logic, 8.625ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.704ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X54Y33.A1      net (fanout=701)      3.065   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X54Y33.AMUX    Topaa                 0.377   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A4      net (fanout=2)        0.908   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<0>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X56Y44.D3      net (fanout=6)        0.334   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X56Y44.D       Tilo                  0.203   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_31
    SLICE_X57Y45.D3      net (fanout=1)        0.538   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<2>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.704ns (2.924ns logic, 8.780ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.667ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.AQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2
    SLICE_X50Y44.C1      net (fanout=523)      3.991   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<2>
    SLICE_X50Y44.CMUX    Topcc                 0.392   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A1      net (fanout=2)        0.650   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<2>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y44.D2      net (fanout=3)        0.442   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y44.DMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_11
    SLICE_X57Y45.D4      net (fanout=2)        0.401   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<0>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.667ns (2.985ns logic, 8.682ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.647ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.AQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2
    SLICE_X54Y33.C3      net (fanout=523)      2.791   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<2>
    SLICE_X54Y33.CMUX    Topcc                 0.392   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A6      net (fanout=2)        0.753   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<2>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.D5      net (fanout=6)        0.586   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_11
    SLICE_X57Y45.D2      net (fanout=1)        0.587   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.647ns (2.995ns logic, 8.652ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.651ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.245 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y16.DOA6    Trcko_DOA             1.850   hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X54Y33.A2      net (fanout=6)        0.915   hijacker1/SGMCORE1/n2035<6>
    SLICE_X54Y33.BMUX    Topab                 0.432   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A3      net (fanout=2)        0.926   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<1>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.A2      net (fanout=6)        0.814   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X57Y45.D1      net (fanout=1)        0.623   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<1>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.651ns (4.438ns logic, 7.213ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.627ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X50Y44.A1      net (fanout=701)      3.524   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X50Y44.CMUX    Topac                 0.533   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A1      net (fanout=2)        0.650   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<2>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y44.C4      net (fanout=3)        0.311   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y44.CMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X57Y45.D6      net (fanout=2)        0.818   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<2>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.627ns (3.126ns logic, 8.501ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.580ns (Levels of Logic = 9)
  Clock Path Skew:      -0.026ns (0.461 - 0.487)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y28.DQ      Tcko                  0.391   hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8
    SLICE_X54Y33.B1      net (fanout=19)       2.631   hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8
    SLICE_X54Y33.BMUX    Topbb                 0.368   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A3      net (fanout=2)        0.926   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<1>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.D5      net (fanout=6)        0.586   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_11
    SLICE_X57Y45.D2      net (fanout=1)        0.587   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.580ns (2.915ns logic, 8.665ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.579ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.245 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y16.DOA6    Trcko_DOA             1.850   hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X54Y33.A2      net (fanout=6)        0.915   hijacker1/SGMCORE1/n2035<6>
    SLICE_X54Y33.CMUX    Topac                 0.533   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A6      net (fanout=2)        0.753   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<2>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.A2      net (fanout=6)        0.814   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X57Y45.D1      net (fanout=1)        0.623   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<1>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.579ns (4.539ns logic, 7.040ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.578ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.245 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y16.DOA6    Trcko_DOA             1.850   hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X54Y33.A2      net (fanout=6)        0.915   hijacker1/SGMCORE1/n2035<6>
    SLICE_X54Y33.AMUX    Topaa                 0.377   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A4      net (fanout=2)        0.908   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<0>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.A2      net (fanout=6)        0.814   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X57Y45.D1      net (fanout=1)        0.623   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<1>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.578ns (4.383ns logic, 7.195ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.553ns (Levels of Logic = 9)
  Clock Path Skew:      -0.026ns (0.461 - 0.487)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y28.DQ      Tcko                  0.391   hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8
    SLICE_X54Y33.B1      net (fanout=19)       2.631   hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8
    SLICE_X54Y33.CMUX    Topbc                 0.514   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A6      net (fanout=2)        0.753   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<2>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.D5      net (fanout=6)        0.586   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_11
    SLICE_X57Y45.D2      net (fanout=1)        0.587   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.553ns (3.061ns logic, 8.492ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.538ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X50Y44.A1      net (fanout=701)      3.524   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X50Y44.AMUX    Topaa                 0.377   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A5      net (fanout=2)        0.535   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<0>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X50Y43.B2      net (fanout=3)        1.027   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X50Y43.B       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X57Y45.C6      net (fanout=2)        0.982   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.538ns (2.603ns logic, 8.935ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_1 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.468ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_1 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y24.AQ      Tcko                  0.408   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<2>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_1
    SLICE_X57Y37.A2      net (fanout=324)      3.532   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<1>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.A2      net (fanout=6)        0.814   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X57Y45.D1      net (fanout=1)        0.623   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<1>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.468ns (2.564ns logic, 8.904ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.445ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X57Y37.A1      net (fanout=701)      3.734   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.D5      net (fanout=6)        0.586   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_11
    SLICE_X57Y45.D2      net (fanout=1)        0.587   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.445ns (2.603ns logic, 8.842ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.444ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X54Y33.A1      net (fanout=701)      3.065   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X54Y33.DMUX    Topad                 0.550   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X53Y37.A3      net (fanout=3)        1.136   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<3>
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.A2      net (fanout=6)        0.814   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X57Y45.D1      net (fanout=1)        0.623   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<1>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.444ns (2.894ns logic, 8.550ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.434ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.AQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2
    SLICE_X50Y44.C1      net (fanout=523)      3.991   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<2>
    SLICE_X50Y44.DMUX    Topcd                 0.411   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.B3      net (fanout=1)        0.514   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<3>
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X50Y43.B2      net (fanout=3)        1.027   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X50Y43.B       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X57Y45.C6      net (fanout=2)        0.982   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.434ns (2.432ns logic, 9.002ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.428ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X50Y44.A1      net (fanout=701)      3.524   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X50Y44.CMUX    Topac                 0.533   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A1      net (fanout=2)        0.650   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<2>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y44.D2      net (fanout=3)        0.442   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y44.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_21
    SLICE_X57Y45.D5      net (fanout=2)        0.542   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.428ns (3.072ns logic, 8.356ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.392ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.245 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y16.DOPA0   Trcko_DOPA            1.850   hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X54Y33.C4      net (fanout=6)        0.869   hijacker1/SGMCORE1/n2035<8>
    SLICE_X54Y33.CMUX    Topcc                 0.392   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A6      net (fanout=2)        0.753   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<2>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.A2      net (fanout=6)        0.814   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X57Y45.D1      net (fanout=1)        0.623   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<1>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.392ns (4.398ns logic, 6.994ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.387ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.245 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y16.DOA6    Trcko_DOA             1.850   hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X54Y33.A2      net (fanout=6)        0.915   hijacker1/SGMCORE1/n2035<6>
    SLICE_X54Y33.BMUX    Topab                 0.432   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A3      net (fanout=2)        0.926   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<1>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.D5      net (fanout=6)        0.586   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_11
    SLICE_X57Y45.D2      net (fanout=1)        0.587   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.387ns (4.438ns logic, 6.949ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.375ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X50Y44.A1      net (fanout=701)      3.524   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X50Y44.BMUX    Topab                 0.432   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A6      net (fanout=2)        0.317   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<1>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X50Y43.B2      net (fanout=3)        1.027   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X50Y43.B       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X57Y45.C6      net (fanout=2)        0.982   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.375ns (2.658ns logic, 8.717ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.373ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.245 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y16.DOA7    Trcko_DOA             1.850   hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X54Y33.B3      net (fanout=6)        0.701   hijacker1/SGMCORE1/n2035<7>
    SLICE_X54Y33.BMUX    Topbb                 0.368   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A3      net (fanout=2)        0.926   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<1>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.A2      net (fanout=6)        0.814   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X57Y45.D1      net (fanout=1)        0.623   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<1>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.373ns (4.374ns logic, 6.999ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.356ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X50Y44.A1      net (fanout=701)      3.524   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X50Y44.AMUX    Topaa                 0.377   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A5      net (fanout=2)        0.535   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<0>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y44.C4      net (fanout=3)        0.311   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y44.CMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X57Y45.D6      net (fanout=2)        0.818   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<2>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.356ns (2.970ns logic, 8.386ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.341ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X50Y44.A1      net (fanout=701)      3.524   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X50Y44.CMUX    Topac                 0.533   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A1      net (fanout=2)        0.650   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<2>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y44.D2      net (fanout=3)        0.442   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y44.DMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_11
    SLICE_X57Y45.D4      net (fanout=2)        0.401   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<0>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.341ns (3.126ns logic, 8.215ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.346ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.245 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y16.DOA7    Trcko_DOA             1.850   hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X54Y33.B3      net (fanout=6)        0.701   hijacker1/SGMCORE1/n2035<7>
    SLICE_X54Y33.CMUX    Topbc                 0.514   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A6      net (fanout=2)        0.753   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<2>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.A2      net (fanout=6)        0.814   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X57Y45.D1      net (fanout=1)        0.623   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<1>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.346ns (4.520ns logic, 6.826ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.331ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.245 - 0.246)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y20.DOA6    Trcko_DOA             1.850   hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X50Y44.A2      net (fanout=6)        1.643   hijacker1/SGMCORE1/n2037<6>
    SLICE_X50Y44.CMUX    Topac                 0.533   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A1      net (fanout=2)        0.650   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<2>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X50Y43.B2      net (fanout=3)        1.027   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X50Y43.B       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X57Y45.C6      net (fanout=2)        0.982   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.331ns (4.162ns logic, 7.169ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.329ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.245 - 0.246)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y20.DOA7    Trcko_DOA             1.850   hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X50Y44.B4      net (fanout=6)        1.660   hijacker1/SGMCORE1/n2037<7>
    SLICE_X50Y44.CMUX    Topbc                 0.514   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A1      net (fanout=2)        0.650   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<2>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X50Y43.B2      net (fanout=3)        1.027   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X50Y43.B       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X57Y45.C6      net (fanout=2)        0.982   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.329ns (4.143ns logic, 7.186ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.315ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.245 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y16.DOA6    Trcko_DOA             1.850   hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X54Y33.A2      net (fanout=6)        0.915   hijacker1/SGMCORE1/n2035<6>
    SLICE_X54Y33.CMUX    Topac                 0.533   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A6      net (fanout=2)        0.753   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<2>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.D5      net (fanout=6)        0.586   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_11
    SLICE_X57Y45.D2      net (fanout=1)        0.587   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.315ns (4.539ns logic, 6.776ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.314ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.245 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y16.DOA6    Trcko_DOA             1.850   hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X54Y33.A2      net (fanout=6)        0.915   hijacker1/SGMCORE1/n2035<6>
    SLICE_X54Y33.AMUX    Topaa                 0.377   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A4      net (fanout=2)        0.908   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<0>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.D5      net (fanout=6)        0.586   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_11
    SLICE_X57Y45.D2      net (fanout=1)        0.587   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.314ns (4.383ns logic, 6.931ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.290ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.AQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2
    SLICE_X54Y33.C3      net (fanout=523)      2.791   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<2>
    SLICE_X54Y33.CMUX    Topcc                 0.392   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A6      net (fanout=2)        0.753   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<2>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X56Y44.D3      net (fanout=6)        0.334   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X56Y44.D       Tilo                  0.203   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_31
    SLICE_X57Y45.D3      net (fanout=1)        0.538   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<2>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.290ns (2.939ns logic, 8.351ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.294ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.245 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y16.DOA6    Trcko_DOA             1.850   hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X54Y33.AX      net (fanout=6)        0.740   hijacker1/SGMCORE1/n2035<6>
    SLICE_X54Y33.BMUX    Taxb                  0.250   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A3      net (fanout=2)        0.926   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<1>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.A2      net (fanout=6)        0.814   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X57Y45.D1      net (fanout=1)        0.623   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<1>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.294ns (4.256ns logic, 7.038ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.252ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.AQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2
    SLICE_X50Y44.C1      net (fanout=523)      3.991   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<2>
    SLICE_X50Y44.DMUX    Topcd                 0.411   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.B3      net (fanout=1)        0.514   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<3>
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y44.C4      net (fanout=3)        0.311   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y44.CMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X57Y45.D6      net (fanout=2)        0.818   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<2>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.252ns (2.799ns logic, 8.453ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.223ns (Levels of Logic = 9)
  Clock Path Skew:      -0.026ns (0.461 - 0.487)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y28.DQ      Tcko                  0.391   hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8
    SLICE_X54Y33.B1      net (fanout=19)       2.631   hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8
    SLICE_X54Y33.BMUX    Topbb                 0.368   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A3      net (fanout=2)        0.926   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<1>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X56Y44.D3      net (fanout=6)        0.334   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X56Y44.D       Tilo                  0.203   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_31
    SLICE_X57Y45.D3      net (fanout=1)        0.538   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<2>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.223ns (2.859ns logic, 8.364ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.215ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.245 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y16.DOA6    Trcko_DOA             1.850   hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X54Y33.AX      net (fanout=6)        0.740   hijacker1/SGMCORE1/n2035<6>
    SLICE_X54Y33.CMUX    Taxc                  0.344   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A6      net (fanout=2)        0.753   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<2>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.A2      net (fanout=6)        0.814   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X57Y45.D1      net (fanout=1)        0.623   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<1>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.215ns (4.350ns logic, 6.865ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.196ns (Levels of Logic = 9)
  Clock Path Skew:      -0.026ns (0.461 - 0.487)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y28.DQ      Tcko                  0.391   hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8
    SLICE_X54Y33.B1      net (fanout=19)       2.631   hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8
    SLICE_X54Y33.CMUX    Topbc                 0.514   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A6      net (fanout=2)        0.753   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<2>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X56Y44.D3      net (fanout=6)        0.334   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X56Y44.D       Tilo                  0.203   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_31
    SLICE_X57Y45.D3      net (fanout=1)        0.538   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<2>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.196ns (3.005ns logic, 8.191ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_1 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.204ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_1 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y24.AQ      Tcko                  0.408   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<2>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_1
    SLICE_X57Y37.A2      net (fanout=324)      3.532   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<1>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.D5      net (fanout=6)        0.586   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_11
    SLICE_X57Y45.D2      net (fanout=1)        0.587   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.204ns (2.564ns logic, 8.640ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.209ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.245 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y16.DOA7    Trcko_DOA             1.850   hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X54Y33.BX      net (fanout=6)        0.761   hijacker1/SGMCORE1/n2035<7>
    SLICE_X54Y33.CMUX    Taxc                  0.317   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A6      net (fanout=2)        0.753   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<2>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.A2      net (fanout=6)        0.814   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X57Y45.D1      net (fanout=1)        0.623   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<1>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.209ns (4.323ns logic, 6.886ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.193ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X50Y44.A1      net (fanout=701)      3.524   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X50Y44.BMUX    Topab                 0.432   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A6      net (fanout=2)        0.317   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<1>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y44.C4      net (fanout=3)        0.311   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y44.CMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X57Y45.D6      net (fanout=2)        0.818   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<2>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.193ns (3.025ns logic, 8.168ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.180ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X54Y33.A1      net (fanout=701)      3.065   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X54Y33.DMUX    Topad                 0.550   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X53Y37.A3      net (fanout=3)        1.136   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<3>
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.D5      net (fanout=6)        0.586   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_11
    SLICE_X57Y45.D2      net (fanout=1)        0.587   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.180ns (2.894ns logic, 8.286ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.157ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X50Y44.A1      net (fanout=701)      3.524   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X50Y44.AMUX    Topaa                 0.377   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A5      net (fanout=2)        0.535   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<0>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y44.D2      net (fanout=3)        0.442   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y44.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_21
    SLICE_X57Y45.D5      net (fanout=2)        0.542   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.157ns (2.916ns logic, 8.241ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.149ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.245 - 0.246)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y20.DOA6    Trcko_DOA             1.850   hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X50Y44.A2      net (fanout=6)        1.643   hijacker1/SGMCORE1/n2037<6>
    SLICE_X50Y44.CMUX    Topac                 0.533   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A1      net (fanout=2)        0.650   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<2>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y44.C4      net (fanout=3)        0.311   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y44.CMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X57Y45.D6      net (fanout=2)        0.818   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<2>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.149ns (4.529ns logic, 6.620ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.147ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.245 - 0.246)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y20.DOA7    Trcko_DOA             1.850   hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X50Y44.B4      net (fanout=6)        1.660   hijacker1/SGMCORE1/n2037<7>
    SLICE_X50Y44.CMUX    Topbc                 0.514   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A1      net (fanout=2)        0.650   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<2>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y44.C4      net (fanout=3)        0.311   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y44.CMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X57Y45.D6      net (fanout=2)        0.818   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<2>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.147ns (4.510ns logic, 6.637ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.128ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.245 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y16.DOPA0   Trcko_DOPA            1.850   hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X54Y33.C4      net (fanout=6)        0.869   hijacker1/SGMCORE1/n2035<8>
    SLICE_X54Y33.CMUX    Topcc                 0.392   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A6      net (fanout=2)        0.753   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<2>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.D5      net (fanout=6)        0.586   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_11
    SLICE_X57Y45.D2      net (fanout=1)        0.587   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.128ns (4.398ns logic, 6.730ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.106ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X50Y44.A1      net (fanout=701)      3.524   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X50Y44.DMUX    Topad                 0.550   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.B3      net (fanout=1)        0.514   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<3>
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X50Y43.B2      net (fanout=3)        1.027   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X50Y43.B       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X57Y45.C6      net (fanout=2)        0.982   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.106ns (2.571ns logic, 8.535ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.109ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.245 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y16.DOA7    Trcko_DOA             1.850   hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X54Y33.B3      net (fanout=6)        0.701   hijacker1/SGMCORE1/n2035<7>
    SLICE_X54Y33.BMUX    Topbb                 0.368   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A3      net (fanout=2)        0.926   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<1>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.D5      net (fanout=6)        0.586   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_11
    SLICE_X57Y45.D2      net (fanout=1)        0.587   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.109ns (4.374ns logic, 6.735ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.088ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X57Y37.A1      net (fanout=701)      3.734   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X56Y44.D3      net (fanout=6)        0.334   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X56Y44.D       Tilo                  0.203   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_31
    SLICE_X57Y45.D3      net (fanout=1)        0.538   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<2>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.088ns (2.547ns logic, 8.541ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_3 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.079ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_3 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.CQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_3
    SLICE_X54Y33.D1      net (fanout=491)      2.876   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
    SLICE_X54Y33.DMUX    Topdd                 0.374   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X53Y37.A3      net (fanout=3)        1.136   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<3>
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.A2      net (fanout=6)        0.814   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X57Y45.D1      net (fanout=1)        0.623   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<1>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.079ns (2.718ns logic, 8.361ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.082ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.245 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y16.DOA7    Trcko_DOA             1.850   hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X54Y33.B3      net (fanout=6)        0.701   hijacker1/SGMCORE1/n2035<7>
    SLICE_X54Y33.CMUX    Topbc                 0.514   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A6      net (fanout=2)        0.753   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<2>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.D5      net (fanout=6)        0.586   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_11
    SLICE_X57Y45.D2      net (fanout=1)        0.587   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.082ns (4.520ns logic, 6.562ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.070ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X50Y44.A1      net (fanout=701)      3.524   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X50Y44.AMUX    Topaa                 0.377   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A5      net (fanout=2)        0.535   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<0>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y44.D2      net (fanout=3)        0.442   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y44.DMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_11
    SLICE_X57Y45.D4      net (fanout=2)        0.401   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<0>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.070ns (2.970ns logic, 8.100ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.071ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.245 - 0.246)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y20.DOA6    Trcko_DOA             1.850   hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X50Y44.AX      net (fanout=6)        1.572   hijacker1/SGMCORE1/n2037<6>
    SLICE_X50Y44.CMUX    Taxc                  0.344   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A1      net (fanout=2)        0.650   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<2>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X50Y43.B2      net (fanout=3)        1.027   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X50Y43.B       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X57Y45.C6      net (fanout=2)        0.982   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.071ns (3.973ns logic, 7.098ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.053ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.AQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2
    SLICE_X50Y44.C1      net (fanout=523)      3.991   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<2>
    SLICE_X50Y44.DMUX    Topcd                 0.411   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.B3      net (fanout=1)        0.514   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<3>
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y44.D2      net (fanout=3)        0.442   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y44.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_21
    SLICE_X57Y45.D5      net (fanout=2)        0.542   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.053ns (2.745ns logic, 8.308ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.060ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.245 - 0.246)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y20.DOA6    Trcko_DOA             1.850   hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X50Y44.A2      net (fanout=6)        1.643   hijacker1/SGMCORE1/n2037<6>
    SLICE_X50Y44.AMUX    Topaa                 0.377   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A5      net (fanout=2)        0.535   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<0>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X50Y43.B2      net (fanout=3)        1.027   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X50Y43.B       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X57Y45.C6      net (fanout=2)        0.982   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.060ns (4.006ns logic, 7.054ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.031ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.AQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2
    SLICE_X54Y33.C3      net (fanout=523)      2.791   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<2>
    SLICE_X54Y33.DMUX    Topcd                 0.411   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X53Y37.A3      net (fanout=3)        1.136   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<3>
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.A2      net (fanout=6)        0.814   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X57Y45.D1      net (fanout=1)        0.623   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<1>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.031ns (2.755ns logic, 8.276ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.030ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.245 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y16.DOA6    Trcko_DOA             1.850   hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X54Y33.A2      net (fanout=6)        0.915   hijacker1/SGMCORE1/n2035<6>
    SLICE_X54Y33.BMUX    Topab                 0.432   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A3      net (fanout=2)        0.926   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<1>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X56Y44.D3      net (fanout=6)        0.334   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X56Y44.D       Tilo                  0.203   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_31
    SLICE_X57Y45.D3      net (fanout=1)        0.538   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<2>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.030ns (4.382ns logic, 6.648ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.030ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.245 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y16.DOA6    Trcko_DOA             1.850   hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X54Y33.AX      net (fanout=6)        0.740   hijacker1/SGMCORE1/n2035<6>
    SLICE_X54Y33.BMUX    Taxb                  0.250   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A3      net (fanout=2)        0.926   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<1>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.D5      net (fanout=6)        0.586   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_11
    SLICE_X57Y45.D2      net (fanout=1)        0.587   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     11.030ns (4.256ns logic, 6.774ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.994ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X50Y44.A1      net (fanout=701)      3.524   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X50Y44.BMUX    Topab                 0.432   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A6      net (fanout=2)        0.317   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<1>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y44.D2      net (fanout=3)        0.442   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y44.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_21
    SLICE_X57Y45.D5      net (fanout=2)        0.542   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.994ns (2.971ns logic, 8.023ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.966ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.AQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2
    SLICE_X50Y44.C1      net (fanout=523)      3.991   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<2>
    SLICE_X50Y44.DMUX    Topcd                 0.411   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.B3      net (fanout=1)        0.514   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<3>
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y44.D2      net (fanout=3)        0.442   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y44.DMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_11
    SLICE_X57Y45.D4      net (fanout=2)        0.401   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<0>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.966ns (2.799ns logic, 8.167ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.958ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.245 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y16.DOA6    Trcko_DOA             1.850   hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X54Y33.A2      net (fanout=6)        0.915   hijacker1/SGMCORE1/n2035<6>
    SLICE_X54Y33.CMUX    Topac                 0.533   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A6      net (fanout=2)        0.753   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<2>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X56Y44.D3      net (fanout=6)        0.334   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X56Y44.D       Tilo                  0.203   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_31
    SLICE_X57Y45.D3      net (fanout=1)        0.538   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<2>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.958ns (4.483ns logic, 6.475ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.957ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.245 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y16.DOA6    Trcko_DOA             1.850   hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X54Y33.A2      net (fanout=6)        0.915   hijacker1/SGMCORE1/n2035<6>
    SLICE_X54Y33.AMUX    Topaa                 0.377   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A4      net (fanout=2)        0.908   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<0>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X56Y44.D3      net (fanout=6)        0.334   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X56Y44.D       Tilo                  0.203   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_31
    SLICE_X57Y45.D3      net (fanout=1)        0.538   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<2>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.957ns (4.327ns logic, 6.630ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.941ns (Levels of Logic = 8)
  Clock Path Skew:      -0.026ns (0.461 - 0.487)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y28.DQ      Tcko                  0.391   hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8
    SLICE_X54Y33.B1      net (fanout=19)       2.631   hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8
    SLICE_X54Y33.DMUX    Topbd                 0.537   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X53Y37.A3      net (fanout=3)        1.136   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<3>
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.A2      net (fanout=6)        0.814   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X57Y45.D1      net (fanout=1)        0.623   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<1>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.941ns (2.825ns logic, 8.116ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.951ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.245 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y16.DOA6    Trcko_DOA             1.850   hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X54Y33.AX      net (fanout=6)        0.740   hijacker1/SGMCORE1/n2035<6>
    SLICE_X54Y33.CMUX    Taxc                  0.344   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A6      net (fanout=2)        0.753   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<2>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.D5      net (fanout=6)        0.586   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_11
    SLICE_X57Y45.D2      net (fanout=1)        0.587   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.951ns (4.350ns logic, 6.601ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.945ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.245 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y16.DOA7    Trcko_DOA             1.850   hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X54Y33.BX      net (fanout=6)        0.761   hijacker1/SGMCORE1/n2035<7>
    SLICE_X54Y33.CMUX    Taxc                  0.317   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A6      net (fanout=2)        0.753   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<2>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.D5      net (fanout=6)        0.586   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_11
    SLICE_X57Y45.D2      net (fanout=1)        0.587   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.945ns (4.323ns logic, 6.622ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.950ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.245 - 0.246)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y20.DOA6    Trcko_DOA             1.850   hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X50Y44.A2      net (fanout=6)        1.643   hijacker1/SGMCORE1/n2037<6>
    SLICE_X50Y44.CMUX    Topac                 0.533   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A1      net (fanout=2)        0.650   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<2>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y44.D2      net (fanout=3)        0.442   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y44.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_21
    SLICE_X57Y45.D5      net (fanout=2)        0.542   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.950ns (4.475ns logic, 6.475ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.948ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.245 - 0.246)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y20.DOA7    Trcko_DOA             1.850   hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X50Y44.B4      net (fanout=6)        1.660   hijacker1/SGMCORE1/n2037<7>
    SLICE_X50Y44.CMUX    Topbc                 0.514   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A1      net (fanout=2)        0.650   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<2>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y44.D2      net (fanout=3)        0.442   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y44.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_21
    SLICE_X57Y45.D5      net (fanout=2)        0.542   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.948ns (4.456ns logic, 6.492ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.924ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X50Y44.A1      net (fanout=701)      3.524   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X50Y44.DMUX    Topad                 0.550   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.B3      net (fanout=1)        0.514   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<3>
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y44.C4      net (fanout=3)        0.311   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y44.CMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X57Y45.D6      net (fanout=2)        0.818   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<2>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.924ns (2.938ns logic, 7.986ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.907ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X50Y44.A1      net (fanout=701)      3.524   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X50Y44.BMUX    Topab                 0.432   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A6      net (fanout=2)        0.317   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<1>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y44.D2      net (fanout=3)        0.442   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y44.DMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_11
    SLICE_X57Y45.D4      net (fanout=2)        0.401   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<0>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.907ns (3.025ns logic, 7.882ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.904ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.245 - 0.246)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y20.DOA7    Trcko_DOA             1.850   hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X50Y44.BX      net (fanout=6)        1.432   hijacker1/SGMCORE1/n2037<7>
    SLICE_X50Y44.CMUX    Taxc                  0.317   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A1      net (fanout=2)        0.650   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<2>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X50Y43.B2      net (fanout=3)        1.027   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X50Y43.B       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X57Y45.C6      net (fanout=2)        0.982   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.904ns (3.946ns logic, 6.958ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.897ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.245 - 0.246)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y20.DOA6    Trcko_DOA             1.850   hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X50Y44.A2      net (fanout=6)        1.643   hijacker1/SGMCORE1/n2037<6>
    SLICE_X50Y44.BMUX    Topab                 0.432   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A6      net (fanout=2)        0.317   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<1>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X50Y43.B2      net (fanout=3)        1.027   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X50Y43.B       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X57Y45.C6      net (fanout=2)        0.982   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.897ns (4.061ns logic, 6.836ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.889ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.245 - 0.246)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y20.DOA6    Trcko_DOA             1.850   hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X50Y44.AX      net (fanout=6)        1.572   hijacker1/SGMCORE1/n2037<6>
    SLICE_X50Y44.CMUX    Taxc                  0.344   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A1      net (fanout=2)        0.650   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<2>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y44.C4      net (fanout=3)        0.311   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y44.CMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X57Y45.D6      net (fanout=2)        0.818   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<2>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.889ns (4.340ns logic, 6.549ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.886ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.245 - 0.246)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y20.DOPA0   Trcko_DOPA            1.850   hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X50Y44.C5      net (fanout=6)        1.339   hijacker1/SGMCORE1/n2037<8>
    SLICE_X50Y44.CMUX    Topcc                 0.392   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A1      net (fanout=2)        0.650   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<2>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X50Y43.B2      net (fanout=3)        1.027   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X50Y43.B       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X57Y45.C6      net (fanout=2)        0.982   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.886ns (4.021ns logic, 6.865ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_3 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.866ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_3 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y22.CQ      Tcko                  0.408   hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_4
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_3
    SLICE_X50Y44.B5      net (fanout=19)       2.639   hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_3
    SLICE_X50Y44.CMUX    Topbc                 0.514   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A1      net (fanout=2)        0.650   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<2>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X50Y43.B2      net (fanout=3)        1.027   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X50Y43.B       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X57Y45.C6      net (fanout=2)        0.982   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.866ns (2.701ns logic, 8.165ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.878ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.245 - 0.246)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y20.DOA6    Trcko_DOA             1.850   hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X50Y44.A2      net (fanout=6)        1.643   hijacker1/SGMCORE1/n2037<6>
    SLICE_X50Y44.AMUX    Topaa                 0.377   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A5      net (fanout=2)        0.535   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<0>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y44.C4      net (fanout=3)        0.311   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y44.CMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X57Y45.D6      net (fanout=2)        0.818   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<2>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.878ns (4.373ns logic, 6.505ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.863ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.245 - 0.246)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y20.DOA6    Trcko_DOA             1.850   hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X50Y44.A2      net (fanout=6)        1.643   hijacker1/SGMCORE1/n2037<6>
    SLICE_X50Y44.CMUX    Topac                 0.533   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A1      net (fanout=2)        0.650   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<2>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y44.D2      net (fanout=3)        0.442   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y44.DMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_11
    SLICE_X57Y45.D4      net (fanout=2)        0.401   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<0>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.863ns (4.529ns logic, 6.334ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_1 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.847ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_1 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y24.AQ      Tcko                  0.408   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<2>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_1
    SLICE_X57Y37.A2      net (fanout=324)      3.532   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<1>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X56Y44.D3      net (fanout=6)        0.334   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X56Y44.D       Tilo                  0.203   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_31
    SLICE_X57Y45.D3      net (fanout=1)        0.538   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<2>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.847ns (2.508ns logic, 8.339ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.861ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.245 - 0.246)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y20.DOA7    Trcko_DOA             1.850   hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X50Y44.B4      net (fanout=6)        1.660   hijacker1/SGMCORE1/n2037<7>
    SLICE_X50Y44.CMUX    Topbc                 0.514   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A1      net (fanout=2)        0.650   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<2>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y44.D2      net (fanout=3)        0.442   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y44.DMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_11
    SLICE_X57Y45.D4      net (fanout=2)        0.401   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<0>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.861ns (4.510ns logic, 6.351ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.850ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.245 - 0.246)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y20.DOA7    Trcko_DOA             1.850   hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X50Y44.B4      net (fanout=6)        1.660   hijacker1/SGMCORE1/n2037<7>
    SLICE_X50Y44.BMUX    Topbb                 0.368   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A6      net (fanout=2)        0.317   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<1>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X50Y43.B2      net (fanout=3)        1.027   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X50Y43.B       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X57Y45.C6      net (fanout=2)        0.982   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.850ns (3.997ns logic, 6.853ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.823ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X54Y33.A1      net (fanout=701)      3.065   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X54Y33.DMUX    Topad                 0.550   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X53Y37.A3      net (fanout=3)        1.136   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<3>
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X56Y44.D3      net (fanout=6)        0.334   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X56Y44.D       Tilo                  0.203   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_31
    SLICE_X57Y45.D3      net (fanout=1)        0.538   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<2>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.823ns (2.838ns logic, 7.985ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_3 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.815ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_3 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.CQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_3
    SLICE_X54Y33.D1      net (fanout=491)      2.876   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
    SLICE_X54Y33.DMUX    Topdd                 0.374   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X53Y37.A3      net (fanout=3)        1.136   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<3>
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.D5      net (fanout=6)        0.586   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_11
    SLICE_X57Y45.D2      net (fanout=1)        0.587   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.815ns (2.718ns logic, 8.097ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.767ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.AQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2
    SLICE_X54Y33.C3      net (fanout=523)      2.791   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<2>
    SLICE_X54Y33.DMUX    Topcd                 0.411   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X53Y37.A3      net (fanout=3)        1.136   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<3>
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.D5      net (fanout=6)        0.586   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_11
    SLICE_X57Y45.D2      net (fanout=1)        0.587   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.767ns (2.755ns logic, 8.012ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.771ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.245 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y16.DOPA0   Trcko_DOPA            1.850   hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X54Y33.C4      net (fanout=6)        0.869   hijacker1/SGMCORE1/n2035<8>
    SLICE_X54Y33.CMUX    Topcc                 0.392   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A6      net (fanout=2)        0.753   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<2>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X56Y44.D3      net (fanout=6)        0.334   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X56Y44.D       Tilo                  0.203   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_31
    SLICE_X57Y45.D3      net (fanout=1)        0.538   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<2>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.771ns (4.342ns logic, 6.429ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.752ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.245 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y16.DOA7    Trcko_DOA             1.850   hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X54Y33.B3      net (fanout=6)        0.701   hijacker1/SGMCORE1/n2035<7>
    SLICE_X54Y33.BMUX    Topbb                 0.368   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A3      net (fanout=2)        0.926   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<1>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X56Y44.D3      net (fanout=6)        0.334   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X56Y44.D       Tilo                  0.203   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_31
    SLICE_X57Y45.D3      net (fanout=1)        0.538   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<2>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.752ns (4.318ns logic, 6.434ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.736ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X54Y33.A1      net (fanout=701)      3.065   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X54Y33.COUT    Topcya                0.395   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X54Y34.CIN     net (fanout=1)        0.003   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X54Y34.AMUX    Tcina                 0.177   hijacker1/SGMCORE1/[8].max1t<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_xor<5>
    SLICE_X56Y44.C5      net (fanout=2)        1.774   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<4>
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y46.A2      net (fanout=6)        0.814   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y46.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X57Y45.D1      net (fanout=1)        0.623   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<1>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.736ns (2.657ns logic, 8.079ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.725ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X50Y44.A1      net (fanout=701)      3.524   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X50Y44.DMUX    Topad                 0.550   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.B3      net (fanout=1)        0.514   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<3>
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y44.D2      net (fanout=3)        0.442   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y44.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_21
    SLICE_X57Y45.D5      net (fanout=2)        0.542   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.725ns (2.884ns logic, 7.841ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.721ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.AQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2
    SLICE_X50Y44.C1      net (fanout=523)      3.991   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<2>
    SLICE_X50Y44.COUT    Topcyc                0.295   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y45.CIN     net (fanout=1)        0.003   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y45.BMUX    Tcinb                 0.260   hijacker1/SGMCORE1/SGMLoop[3].ATL/_i000002/ATI1/subLevelSum1<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_xor<5>
    SLICE_X57Y44.B6      net (fanout=3)        0.924   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<5>
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X50Y43.B2      net (fanout=3)        1.027   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X50Y43.B       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X57Y45.C6      net (fanout=2)        0.982   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.721ns (2.325ns logic, 8.396ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.725ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.245 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y16.DOA7    Trcko_DOA             1.850   hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X54Y33.B3      net (fanout=6)        0.701   hijacker1/SGMCORE1/n2035<7>
    SLICE_X54Y33.CMUX    Topbc                 0.514   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT_cy<3>
    SLICE_X57Y37.A6      net (fanout=2)        0.753   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][125]_SGMLoop[19].P1_reg[5]_add_1573_OUT<2>
    SLICE_X57Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[4].ATL/_i000002/ATI1/subLevelSum2<0>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X53Y37.A2      net (fanout=1)        1.023   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X53Y37.A       Tilo                  0.259   hijacker1/SGMCORE1/[21].max1t<2>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.C3      net (fanout=1)        1.112   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X56Y44.CMUX    Tilo                  0.261   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X56Y44.D3      net (fanout=6)        0.334   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X56Y44.D       Tilo                  0.203   hijacker1/PixShiftRegR<246>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI1/Mmux_MinData_31
    SLICE_X57Y45.D3      net (fanout=1)        0.538   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min1<2>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.725ns (4.464ns logic, 6.261ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.708ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.AQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2
    SLICE_X50Y44.C1      net (fanout=523)      3.991   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<2>
    SLICE_X50Y44.COUT    Topcyc                0.295   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y45.CIN     net (fanout=1)        0.003   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y45.AMUX    Tcina                 0.177   hijacker1/SGMCORE1/SGMLoop[3].ATL/_i000002/ATI1/subLevelSum1<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_xor<5>
    SLICE_X57Y44.B4      net (fanout=2)        0.994   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<4>
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X50Y43.B2      net (fanout=3)        1.027   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X50Y43.B       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X57Y45.C6      net (fanout=2)        0.982   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.708ns (2.242ns logic, 8.466ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.722ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.245 - 0.246)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y20.DOA7    Trcko_DOA             1.850   hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X50Y44.BX      net (fanout=6)        1.432   hijacker1/SGMCORE1/n2037<7>
    SLICE_X50Y44.CMUX    Taxc                  0.317   hijacker1/PixShiftRegR<262>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT_cy<3>
    SLICE_X50Y43.A1      net (fanout=2)        0.650   hijacker1/SGMCORE1/SGMInfo_shiftOut[1][113]_SGMLoop[19].P1_reg[5]_add_1572_OUT<2>
    SLICE_X50Y43.A       Tilo                  0.205   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X50Y43.B4      net (fanout=1)        0.379   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X50Y43.BMUX    Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B5      net (fanout=1)        1.019   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X57Y44.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X57Y44.C4      net (fanout=3)        0.311   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X57Y44.CMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X57Y45.D6      net (fanout=2)        0.818   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2<2>
    SLICE_X57Y45.D       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X57Y45.C5      net (fanout=1)        0.331   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X57Y45.C       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A2      net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X57Y45.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X58Y46.A2      net (fanout=5)        1.032   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X58Y46.CLK     Tas                   0.341   hijacker1/SGMCORE1/SGMLoop[19].[1].Cs<5>
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs0S/Mmux_MinData_41
                                                       hijacker1/SGMCORE1/SGMLoop[19].[1].Cs_3
    -------------------------------------------------  ---------------------------
    Total                                     10.722ns (4.313ns logic, 6.409ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (SLICE_X9Y41.C1), 720 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.405ns (Levels of Logic = 8)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X18Y29.A1      net (fanout=701)      2.894   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X18Y29.BMUX    Topab                 0.439   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A1      net (fanout=2)        1.193   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<1>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X13Y34.B1      net (fanout=3)        1.054   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X13Y34.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X7Y44.C2       net (fanout=2)        1.345   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.405ns (2.721ns logic, 9.684ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.356ns (Levels of Logic = 8)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X18Y29.A1      net (fanout=701)      2.894   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X18Y29.CMUX    Topac                 0.537   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A3      net (fanout=2)        1.046   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<2>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X13Y34.B1      net (fanout=3)        1.054   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X13Y34.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X7Y44.C2       net (fanout=2)        1.345   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.356ns (2.819ns logic, 9.537ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.270ns (Levels of Logic = 8)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA0    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.A2      net (fanout=6)        1.356   hijacker1/SGMCORE1/n2029<0>
    SLICE_X18Y29.BMUX    Topab                 0.439   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A1      net (fanout=2)        1.193   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<1>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X13Y34.B1      net (fanout=3)        1.054   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X13Y34.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X7Y44.C2       net (fanout=2)        1.345   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.270ns (4.124ns logic, 8.146ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.221ns (Levels of Logic = 8)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA0    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.A2      net (fanout=6)        1.356   hijacker1/SGMCORE1/n2029<0>
    SLICE_X18Y29.CMUX    Topac                 0.537   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A3      net (fanout=2)        1.046   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<2>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X13Y34.B1      net (fanout=3)        1.054   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X13Y34.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X7Y44.C2       net (fanout=2)        1.345   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.221ns (4.222ns logic, 7.999ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.174ns (Levels of Logic = 8)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X18Y29.A1      net (fanout=701)      2.894   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X18Y29.AMUX    Topaa                 0.370   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A4      net (fanout=2)        1.031   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<0>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X13Y34.B1      net (fanout=3)        1.054   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X13Y34.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X7Y44.C2       net (fanout=2)        1.345   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.174ns (2.652ns logic, 9.522ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.095ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X18Y29.A1      net (fanout=701)      2.894   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X18Y29.BMUX    Topab                 0.439   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A1      net (fanout=2)        1.193   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<1>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.B5       net (fanout=3)        0.366   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.BMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X7Y44.D1       net (fanout=2)        1.292   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<2>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.095ns (3.034ns logic, 9.061ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.039ns (Levels of Logic = 8)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA0    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.A2      net (fanout=6)        1.356   hijacker1/SGMCORE1/n2029<0>
    SLICE_X18Y29.AMUX    Topaa                 0.370   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A4      net (fanout=2)        1.031   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<0>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X13Y34.B1      net (fanout=3)        1.054   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X13Y34.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X7Y44.C2       net (fanout=2)        1.345   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.039ns (4.055ns logic, 7.984ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.046ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X18Y29.A1      net (fanout=701)      2.894   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X18Y29.CMUX    Topac                 0.537   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A3      net (fanout=2)        1.046   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<2>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.B5       net (fanout=3)        0.366   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.BMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X7Y44.D1       net (fanout=2)        1.292   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<2>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     12.046ns (3.132ns logic, 8.914ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.960ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA0    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.A2      net (fanout=6)        1.356   hijacker1/SGMCORE1/n2029<0>
    SLICE_X18Y29.BMUX    Topab                 0.439   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A1      net (fanout=2)        1.193   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<1>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.B5       net (fanout=3)        0.366   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.BMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X7Y44.D1       net (fanout=2)        1.292   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<2>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.960ns (4.437ns logic, 7.523ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.911ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA0    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.A2      net (fanout=6)        1.356   hijacker1/SGMCORE1/n2029<0>
    SLICE_X18Y29.CMUX    Topac                 0.537   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A3      net (fanout=2)        1.046   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<2>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.B5       net (fanout=3)        0.366   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.BMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X7Y44.D1       net (fanout=2)        1.292   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<2>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.911ns (4.535ns logic, 7.376ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.911ns (Levels of Logic = 8)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA0    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.AX      net (fanout=6)        1.181   hijacker1/SGMCORE1/n2029<0>
    SLICE_X18Y29.BMUX    Taxb                  0.255   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A1      net (fanout=2)        1.193   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<1>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X13Y34.B1      net (fanout=3)        1.054   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X13Y34.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X7Y44.C2       net (fanout=2)        1.345   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.911ns (3.940ns logic, 7.971ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.928ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X16Y38.A1      net (fanout=701)      3.795   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X16Y38.CMUX    Topac                 0.533   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
    SLICE_X13Y38.A2      net (fanout=2)        0.840   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT<2>
    SLICE_X13Y38.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X8Y42.B4       net (fanout=1)        0.869   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X8Y42.BMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.C5       net (fanout=1)        0.383   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.CMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X5Y44.A1       net (fanout=6)        1.143   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X5Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X7Y44.D6       net (fanout=1)        0.304   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<1>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.928ns (3.004ns logic, 8.924ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.925ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.AQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2
    SLICE_X16Y38.C2      net (fanout=523)      3.933   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<2>
    SLICE_X16Y38.CMUX    Topcc                 0.392   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
    SLICE_X13Y38.A2      net (fanout=2)        0.840   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT<2>
    SLICE_X13Y38.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X8Y42.B4       net (fanout=1)        0.869   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X8Y42.BMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.C5       net (fanout=1)        0.383   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.CMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X5Y44.A1       net (fanout=6)        1.143   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X5Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X7Y44.D6       net (fanout=1)        0.304   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<1>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.925ns (2.863ns logic, 9.062ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.857ns (Levels of Logic = 8)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA0    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.AX      net (fanout=6)        1.181   hijacker1/SGMCORE1/n2029<0>
    SLICE_X18Y29.CMUX    Taxc                  0.348   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A3      net (fanout=2)        1.046   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<2>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X13Y34.B1      net (fanout=3)        1.054   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X13Y34.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X7Y44.C2       net (fanout=2)        1.345   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.857ns (4.033ns logic, 7.824ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.864ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X18Y29.A1      net (fanout=701)      2.894   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X18Y29.AMUX    Topaa                 0.370   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A4      net (fanout=2)        1.031   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<0>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.B5       net (fanout=3)        0.366   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.BMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X7Y44.D1       net (fanout=2)        1.292   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<2>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.864ns (2.965ns logic, 8.899ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.830ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X16Y38.A1      net (fanout=701)      3.795   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X16Y38.BMUX    Topab                 0.432   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
    SLICE_X13Y38.A1      net (fanout=2)        0.843   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT<1>
    SLICE_X13Y38.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X8Y42.B4       net (fanout=1)        0.869   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X8Y42.BMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.C5       net (fanout=1)        0.383   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.CMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X5Y44.A1       net (fanout=6)        1.143   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X5Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X7Y44.D6       net (fanout=1)        0.304   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<1>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.830ns (2.903ns logic, 8.927ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.729ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA0    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.A2      net (fanout=6)        1.356   hijacker1/SGMCORE1/n2029<0>
    SLICE_X18Y29.AMUX    Topaa                 0.370   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A4      net (fanout=2)        1.031   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<0>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.B5       net (fanout=3)        0.366   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.BMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X7Y44.D1       net (fanout=2)        1.292   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<2>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.729ns (4.368ns logic, 7.361ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.718ns (Levels of Logic = 8)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA1    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.B5      net (fanout=6)        0.864   hijacker1/SGMCORE1/n2029<1>
    SLICE_X18Y29.CMUX    Topbc                 0.526   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A3      net (fanout=2)        1.046   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<2>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X13Y34.B1      net (fanout=3)        1.054   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X13Y34.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X7Y44.C2       net (fanout=2)        1.345   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.718ns (4.211ns logic, 7.507ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.715ns (Levels of Logic = 8)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA1    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.B5      net (fanout=6)        0.864   hijacker1/SGMCORE1/n2029<1>
    SLICE_X18Y29.BMUX    Topbb                 0.376   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A1      net (fanout=2)        1.193   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<1>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X13Y34.B1      net (fanout=3)        1.054   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X13Y34.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X7Y44.C2       net (fanout=2)        1.345   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.715ns (4.061ns logic, 7.654ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.708ns (Levels of Logic = 8)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.AQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2
    SLICE_X18Y29.C5      net (fanout=523)      2.370   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<2>
    SLICE_X18Y29.CMUX    Topcc                 0.413   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A3      net (fanout=2)        1.046   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<2>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X13Y34.B1      net (fanout=3)        1.054   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X13Y34.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X7Y44.C2       net (fanout=2)        1.345   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.708ns (2.695ns logic, 9.013ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.704ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X16Y38.A1      net (fanout=701)      3.795   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X16Y38.CMUX    Topac                 0.533   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
    SLICE_X13Y38.A2      net (fanout=2)        0.840   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT<2>
    SLICE_X13Y38.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X8Y42.B4       net (fanout=1)        0.869   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X8Y42.BMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.C5       net (fanout=1)        0.383   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.CMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.C5       net (fanout=6)        0.358   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/Mmux_MinData_31
    SLICE_X7Y44.D2       net (fanout=1)        0.865   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<2>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.704ns (3.004ns logic, 8.700ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.701ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.AQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2
    SLICE_X16Y38.C2      net (fanout=523)      3.933   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<2>
    SLICE_X16Y38.CMUX    Topcc                 0.392   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
    SLICE_X13Y38.A2      net (fanout=2)        0.840   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT<2>
    SLICE_X13Y38.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X8Y42.B4       net (fanout=1)        0.869   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X8Y42.BMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.C5       net (fanout=1)        0.383   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.CMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.C5       net (fanout=6)        0.358   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/Mmux_MinData_31
    SLICE_X7Y44.D2       net (fanout=1)        0.865   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<2>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.701ns (2.863ns logic, 8.838ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.700ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X18Y29.A1      net (fanout=701)      2.894   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X18Y29.DMUX    Topad                 0.566   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.B5      net (fanout=1)        1.114   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<3>
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X13Y34.B1      net (fanout=3)        1.054   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X13Y34.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X7Y44.C2       net (fanout=2)        1.345   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.700ns (2.589ns logic, 9.111ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.658ns (Levels of Logic = 8)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA2    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.C4      net (fanout=6)        0.917   hijacker1/SGMCORE1/n2029<2>
    SLICE_X18Y29.CMUX    Topcc                 0.413   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A3      net (fanout=2)        1.046   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<2>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X13Y34.B1      net (fanout=3)        1.054   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X13Y34.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X7Y44.C2       net (fanout=2)        1.345   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.658ns (4.098ns logic, 7.560ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.658ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X18Y29.A1      net (fanout=701)      2.894   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X18Y29.BMUX    Topab                 0.439   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A1      net (fanout=2)        1.193   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<1>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.D5       net (fanout=3)        0.384   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.DMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_11
    SLICE_X7Y44.D5       net (fanout=2)        0.837   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<0>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.658ns (3.034ns logic, 8.624ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.601ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA0    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.AX      net (fanout=6)        1.181   hijacker1/SGMCORE1/n2029<0>
    SLICE_X18Y29.BMUX    Taxb                  0.255   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A1      net (fanout=2)        1.193   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<1>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.B5       net (fanout=3)        0.366   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.BMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X7Y44.D1       net (fanout=2)        1.292   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<2>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.601ns (4.253ns logic, 7.348ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.609ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X18Y29.A1      net (fanout=701)      2.894   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X18Y29.CMUX    Topac                 0.537   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A3      net (fanout=2)        1.046   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<2>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.D5       net (fanout=3)        0.384   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.DMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_11
    SLICE_X7Y44.D5       net (fanout=2)        0.837   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<0>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.609ns (3.132ns logic, 8.477ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.606ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X16Y38.A1      net (fanout=701)      3.795   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X16Y38.BMUX    Topab                 0.432   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
    SLICE_X13Y38.A1      net (fanout=2)        0.843   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT<1>
    SLICE_X13Y38.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X8Y42.B4       net (fanout=1)        0.869   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X8Y42.BMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.C5       net (fanout=1)        0.383   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.CMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.C5       net (fanout=6)        0.358   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/Mmux_MinData_31
    SLICE_X7Y44.D2       net (fanout=1)        0.865   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<2>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.606ns (2.903ns logic, 8.703ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.565ns (Levels of Logic = 7)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA0    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.A2      net (fanout=6)        1.356   hijacker1/SGMCORE1/n2029<0>
    SLICE_X18Y29.DMUX    Topad                 0.566   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.B5      net (fanout=1)        1.114   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<3>
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X13Y34.B1      net (fanout=3)        1.054   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X13Y34.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X7Y44.C2       net (fanout=2)        1.345   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.565ns (3.992ns logic, 7.573ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.593ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X16Y38.A1      net (fanout=701)      3.795   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X16Y38.CMUX    Topac                 0.533   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
    SLICE_X13Y38.A2      net (fanout=2)        0.840   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT<2>
    SLICE_X13Y38.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X8Y42.B4       net (fanout=1)        0.869   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X8Y42.BMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.C5       net (fanout=1)        0.383   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.CMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X7Y43.A5       net (fanout=6)        0.635   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X7Y43.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/Mmux_MinData_11
    SLICE_X7Y44.D3       net (fanout=1)        0.477   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<0>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.593ns (3.004ns logic, 8.589ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.564ns (Levels of Logic = 8)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA1    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.BX      net (fanout=6)        0.926   hijacker1/SGMCORE1/n2029<1>
    SLICE_X18Y29.CMUX    Taxc                  0.310   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A3      net (fanout=2)        1.046   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<2>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X13Y34.B1      net (fanout=3)        1.054   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X13Y34.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X7Y44.C2       net (fanout=2)        1.345   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.564ns (3.995ns logic, 7.569ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.590ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.AQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2
    SLICE_X16Y38.C2      net (fanout=523)      3.933   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<2>
    SLICE_X16Y38.CMUX    Topcc                 0.392   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
    SLICE_X13Y38.A2      net (fanout=2)        0.840   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT<2>
    SLICE_X13Y38.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X8Y42.B4       net (fanout=1)        0.869   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X8Y42.BMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.C5       net (fanout=1)        0.383   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.CMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X7Y43.A5       net (fanout=6)        0.635   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X7Y43.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/Mmux_MinData_11
    SLICE_X7Y44.D3       net (fanout=1)        0.477   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<0>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.590ns (2.863ns logic, 8.727ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.547ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA0    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.AX      net (fanout=6)        1.181   hijacker1/SGMCORE1/n2029<0>
    SLICE_X18Y29.CMUX    Taxc                  0.348   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A3      net (fanout=2)        1.046   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<2>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.B5       net (fanout=3)        0.366   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.BMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X7Y44.D1       net (fanout=2)        1.292   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<2>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.547ns (4.346ns logic, 7.201ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.523ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA0    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.A2      net (fanout=6)        1.356   hijacker1/SGMCORE1/n2029<0>
    SLICE_X18Y29.BMUX    Topab                 0.439   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A1      net (fanout=2)        1.193   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<1>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.D5       net (fanout=3)        0.384   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.DMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_11
    SLICE_X7Y44.D5       net (fanout=2)        0.837   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<0>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.523ns (4.437ns logic, 7.086ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.474ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA0    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.A2      net (fanout=6)        1.356   hijacker1/SGMCORE1/n2029<0>
    SLICE_X18Y29.CMUX    Topac                 0.537   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A3      net (fanout=2)        1.046   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<2>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.D5       net (fanout=3)        0.384   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.DMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_11
    SLICE_X7Y44.D5       net (fanout=2)        0.837   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<0>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.474ns (4.535ns logic, 6.939ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.495ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X16Y38.A1      net (fanout=701)      3.795   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X16Y38.BMUX    Topab                 0.432   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
    SLICE_X13Y38.A1      net (fanout=2)        0.843   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT<1>
    SLICE_X13Y38.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X8Y42.B4       net (fanout=1)        0.869   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X8Y42.BMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.C5       net (fanout=1)        0.383   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.CMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X7Y43.A5       net (fanout=6)        0.635   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X7Y43.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/Mmux_MinData_11
    SLICE_X7Y44.D3       net (fanout=1)        0.477   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<0>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.495ns (2.903ns logic, 8.592ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.486ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X16Y38.A1      net (fanout=701)      3.795   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X16Y38.AMUX    Topaa                 0.377   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
    SLICE_X13Y38.A3      net (fanout=2)        0.554   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT<0>
    SLICE_X13Y38.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X8Y42.B4       net (fanout=1)        0.869   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X8Y42.BMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.C5       net (fanout=1)        0.383   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.CMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X5Y44.A1       net (fanout=6)        1.143   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X5Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X7Y44.D6       net (fanout=1)        0.304   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<1>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.486ns (2.848ns logic, 8.638ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.446ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X18Y29.A1      net (fanout=701)      2.894   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X18Y29.BMUX    Topab                 0.439   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A1      net (fanout=2)        1.193   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<1>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.D5       net (fanout=3)        0.384   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_21
    SLICE_X7Y44.D4       net (fanout=2)        0.679   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.446ns (2.980ns logic, 8.466ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.408ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA1    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.B5      net (fanout=6)        0.864   hijacker1/SGMCORE1/n2029<1>
    SLICE_X18Y29.CMUX    Topbc                 0.526   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A3      net (fanout=2)        1.046   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<2>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.B5       net (fanout=3)        0.366   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.BMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X7Y44.D1       net (fanout=2)        1.292   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<2>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.408ns (4.524ns logic, 6.884ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.405ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA1    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.B5      net (fanout=6)        0.864   hijacker1/SGMCORE1/n2029<1>
    SLICE_X18Y29.BMUX    Topbb                 0.376   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A1      net (fanout=2)        1.193   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<1>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.B5       net (fanout=3)        0.366   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.BMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X7Y44.D1       net (fanout=2)        1.292   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<2>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.405ns (4.374ns logic, 7.031ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.427ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X18Y29.A1      net (fanout=701)      2.894   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X18Y29.AMUX    Topaa                 0.370   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A4      net (fanout=2)        1.031   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<0>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.D5       net (fanout=3)        0.384   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.DMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_11
    SLICE_X7Y44.D5       net (fanout=2)        0.837   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<0>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.427ns (2.965ns logic, 8.462ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.398ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.AQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2
    SLICE_X18Y29.C5      net (fanout=523)      2.370   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<2>
    SLICE_X18Y29.CMUX    Topcc                 0.413   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A3      net (fanout=2)        1.046   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<2>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.B5       net (fanout=3)        0.366   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.BMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X7Y44.D1       net (fanout=2)        1.292   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<2>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.398ns (3.008ns logic, 8.390ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.397ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X18Y29.A1      net (fanout=701)      2.894   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X18Y29.CMUX    Topac                 0.537   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A3      net (fanout=2)        1.046   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<2>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.D5       net (fanout=3)        0.384   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_21
    SLICE_X7Y44.D4       net (fanout=2)        0.679   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.397ns (3.078ns logic, 8.319ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.390ns (Levels of Logic = 8)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X18Y29.A1      net (fanout=701)      2.894   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X18Y29.DMUX    Topad                 0.566   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.B5      net (fanout=1)        1.114   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<3>
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.B5       net (fanout=3)        0.366   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.BMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X7Y44.D1       net (fanout=2)        1.292   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<2>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.390ns (2.902ns logic, 8.488ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.348ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA2    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.C4      net (fanout=6)        0.917   hijacker1/SGMCORE1/n2029<2>
    SLICE_X18Y29.CMUX    Topcc                 0.413   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A3      net (fanout=2)        1.046   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<2>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.B5       net (fanout=3)        0.366   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.BMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X7Y44.D1       net (fanout=2)        1.292   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<2>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.348ns (4.411ns logic, 6.937ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.311ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA0    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.A2      net (fanout=6)        1.356   hijacker1/SGMCORE1/n2029<0>
    SLICE_X18Y29.BMUX    Topab                 0.439   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A1      net (fanout=2)        1.193   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<1>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.D5       net (fanout=3)        0.384   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_21
    SLICE_X7Y44.D4       net (fanout=2)        0.679   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.311ns (4.383ns logic, 6.928ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.292ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA0    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.A2      net (fanout=6)        1.356   hijacker1/SGMCORE1/n2029<0>
    SLICE_X18Y29.AMUX    Topaa                 0.370   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A4      net (fanout=2)        1.031   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<0>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.D5       net (fanout=3)        0.384   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.DMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_11
    SLICE_X7Y44.D5       net (fanout=2)        0.837   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<0>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.292ns (4.368ns logic, 6.924ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.262ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA0    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.A2      net (fanout=6)        1.356   hijacker1/SGMCORE1/n2029<0>
    SLICE_X18Y29.CMUX    Topac                 0.537   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A3      net (fanout=2)        1.046   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<2>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.D5       net (fanout=3)        0.384   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_21
    SLICE_X7Y44.D4       net (fanout=2)        0.679   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.262ns (4.481ns logic, 6.781ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.255ns (Levels of Logic = 8)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA0    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.A2      net (fanout=6)        1.356   hijacker1/SGMCORE1/n2029<0>
    SLICE_X18Y29.DMUX    Topad                 0.566   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.B5      net (fanout=1)        1.114   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<3>
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.B5       net (fanout=3)        0.366   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.BMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X7Y44.D1       net (fanout=2)        1.292   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<2>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.255ns (4.305ns logic, 6.950ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.254ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA1    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.BX      net (fanout=6)        0.926   hijacker1/SGMCORE1/n2029<1>
    SLICE_X18Y29.CMUX    Taxc                  0.310   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A3      net (fanout=2)        1.046   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<2>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.B5       net (fanout=3)        0.366   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.BMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X7Y44.D1       net (fanout=2)        1.292   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<2>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.254ns (4.308ns logic, 6.946ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.262ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X16Y38.A1      net (fanout=701)      3.795   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X16Y38.AMUX    Topaa                 0.377   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
    SLICE_X13Y38.A3      net (fanout=2)        0.554   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT<0>
    SLICE_X13Y38.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X8Y42.B4       net (fanout=1)        0.869   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X8Y42.BMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.C5       net (fanout=1)        0.383   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.CMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.C5       net (fanout=6)        0.358   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/Mmux_MinData_31
    SLICE_X7Y44.D2       net (fanout=1)        0.865   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<2>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.262ns (2.848ns logic, 8.414ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_3 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.241ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_3 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.CQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_3
    SLICE_X18Y29.D2      net (fanout=491)      2.608   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
    SLICE_X18Y29.DMUX    Topdd                 0.393   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.B5      net (fanout=1)        1.114   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<3>
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X13Y34.B1      net (fanout=3)        1.054   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X13Y34.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X7Y44.C2       net (fanout=2)        1.345   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.241ns (2.416ns logic, 8.825ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.201ns (Levels of Logic = 7)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA0    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.AX      net (fanout=6)        1.181   hijacker1/SGMCORE1/n2029<0>
    SLICE_X18Y29.DMUX    Taxd                  0.377   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.B5      net (fanout=1)        1.114   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<3>
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X13Y34.B1      net (fanout=3)        1.054   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X13Y34.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X7Y44.C2       net (fanout=2)        1.345   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.201ns (3.803ns logic, 7.398ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.215ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X18Y29.A1      net (fanout=701)      2.894   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X18Y29.AMUX    Topaa                 0.370   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A4      net (fanout=2)        1.031   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<0>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.D5       net (fanout=3)        0.384   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_21
    SLICE_X7Y44.D4       net (fanout=2)        0.679   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.215ns (2.911ns logic, 8.304ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.164ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA0    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.AX      net (fanout=6)        1.181   hijacker1/SGMCORE1/n2029<0>
    SLICE_X18Y29.BMUX    Taxb                  0.255   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A1      net (fanout=2)        1.193   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<1>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.D5       net (fanout=3)        0.384   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.DMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_11
    SLICE_X7Y44.D5       net (fanout=2)        0.837   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<0>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.164ns (4.253ns logic, 6.911ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.151ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X16Y38.A1      net (fanout=701)      3.795   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X16Y38.AMUX    Topaa                 0.377   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
    SLICE_X13Y38.A3      net (fanout=2)        0.554   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT<0>
    SLICE_X13Y38.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X8Y42.B4       net (fanout=1)        0.869   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X8Y42.BMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.C5       net (fanout=1)        0.383   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.CMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X7Y43.A5       net (fanout=6)        0.635   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X7Y43.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<0>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/Mmux_MinData_11
    SLICE_X7Y44.D3       net (fanout=1)        0.477   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<0>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.151ns (2.848ns logic, 8.303ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.110ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA0    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.AX      net (fanout=6)        1.181   hijacker1/SGMCORE1/n2029<0>
    SLICE_X18Y29.CMUX    Taxc                  0.348   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A3      net (fanout=2)        1.046   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<2>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.D5       net (fanout=3)        0.384   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.DMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_11
    SLICE_X7Y44.D5       net (fanout=2)        0.837   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<0>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.110ns (4.346ns logic, 6.764ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.080ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA0    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.A2      net (fanout=6)        1.356   hijacker1/SGMCORE1/n2029<0>
    SLICE_X18Y29.AMUX    Topaa                 0.370   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A4      net (fanout=2)        1.031   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<0>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.D5       net (fanout=3)        0.384   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_21
    SLICE_X7Y44.D4       net (fanout=2)        0.679   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.080ns (4.314ns logic, 6.766ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.078ns (Levels of Logic = 7)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA1    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.B5      net (fanout=6)        0.864   hijacker1/SGMCORE1/n2029<1>
    SLICE_X18Y29.DMUX    Topbd                 0.571   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.B5      net (fanout=1)        1.114   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<3>
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X13Y34.B1      net (fanout=3)        1.054   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X13Y34.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X7Y44.C2       net (fanout=2)        1.345   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.078ns (3.997ns logic, 7.081ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.045ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.AQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2
    SLICE_X18Y29.C5      net (fanout=523)      2.370   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<2>
    SLICE_X18Y29.DMUX    Topcd                 0.435   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.B5      net (fanout=1)        1.114   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<3>
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X13Y34.B1      net (fanout=3)        1.054   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X13Y34.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X7Y44.C2       net (fanout=2)        1.345   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     11.045ns (2.458ns logic, 8.587ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.995ns (Levels of Logic = 7)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA2    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.C4      net (fanout=6)        0.917   hijacker1/SGMCORE1/n2029<2>
    SLICE_X18Y29.DMUX    Topcd                 0.435   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.B5      net (fanout=1)        1.114   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<3>
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X13Y34.B1      net (fanout=3)        1.054   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X13Y34.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X7Y44.C2       net (fanout=2)        1.345   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.995ns (3.861ns logic, 7.134ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.971ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA1    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.B5      net (fanout=6)        0.864   hijacker1/SGMCORE1/n2029<1>
    SLICE_X18Y29.CMUX    Topbc                 0.526   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A3      net (fanout=2)        1.046   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<2>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.D5       net (fanout=3)        0.384   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.DMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_11
    SLICE_X7Y44.D5       net (fanout=2)        0.837   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<0>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.971ns (4.524ns logic, 6.447ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.968ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA1    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.B5      net (fanout=6)        0.864   hijacker1/SGMCORE1/n2029<1>
    SLICE_X18Y29.BMUX    Topbb                 0.376   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A1      net (fanout=2)        1.193   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<1>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.D5       net (fanout=3)        0.384   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.DMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_11
    SLICE_X7Y44.D5       net (fanout=2)        0.837   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<0>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.968ns (4.374ns logic, 6.594ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.952ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA0    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.AX      net (fanout=6)        1.181   hijacker1/SGMCORE1/n2029<0>
    SLICE_X18Y29.BMUX    Taxb                  0.255   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A1      net (fanout=2)        1.193   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<1>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.D5       net (fanout=3)        0.384   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_21
    SLICE_X7Y44.D4       net (fanout=2)        0.679   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.952ns (4.199ns logic, 6.753ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.961ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.AQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2
    SLICE_X18Y29.C5      net (fanout=523)      2.370   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<2>
    SLICE_X18Y29.CMUX    Topcc                 0.413   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A3      net (fanout=2)        1.046   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<2>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.D5       net (fanout=3)        0.384   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.DMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_11
    SLICE_X7Y44.D5       net (fanout=2)        0.837   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<0>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.961ns (3.008ns logic, 7.953ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.929ns (Levels of Logic = 7)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA2    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.CX      net (fanout=6)        0.998   hijacker1/SGMCORE1/n2029<2>
    SLICE_X18Y29.DMUX    Tcxd                  0.288   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.B5      net (fanout=1)        1.114   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<3>
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X13Y34.B1      net (fanout=3)        1.054   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X13Y34.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X7Y44.C2       net (fanout=2)        1.345   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.929ns (3.714ns logic, 7.215ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.953ns (Levels of Logic = 8)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X18Y29.A1      net (fanout=701)      2.894   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X18Y29.DMUX    Topad                 0.566   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.B5      net (fanout=1)        1.114   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<3>
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.D5       net (fanout=3)        0.384   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.DMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_11
    SLICE_X7Y44.D5       net (fanout=2)        0.837   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<0>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.953ns (2.902ns logic, 8.051ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.911ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA2    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.C4      net (fanout=6)        0.917   hijacker1/SGMCORE1/n2029<2>
    SLICE_X18Y29.CMUX    Topcc                 0.413   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A3      net (fanout=2)        1.046   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<2>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.D5       net (fanout=3)        0.384   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.DMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_11
    SLICE_X7Y44.D5       net (fanout=2)        0.837   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<0>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.911ns (4.411ns logic, 6.500ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.910ns (Levels of Logic = 7)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA1    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.BX      net (fanout=6)        0.926   hijacker1/SGMCORE1/n2029<1>
    SLICE_X18Y29.DMUX    Tbxd                  0.341   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.B5      net (fanout=1)        1.114   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<3>
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X13Y34.B1      net (fanout=3)        1.054   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X13Y34.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X7Y44.C2       net (fanout=2)        1.345   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.910ns (3.767ns logic, 7.143ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.922ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA1    Trcko_DOA             1.850   hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X16Y38.B3      net (fanout=6)        1.405   hijacker1/SGMCORE1/n2027<1>
    SLICE_X16Y38.CMUX    Topbc                 0.514   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
    SLICE_X13Y38.A2      net (fanout=2)        0.840   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT<2>
    SLICE_X13Y38.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X8Y42.B4       net (fanout=1)        0.869   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X8Y42.BMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.C5       net (fanout=1)        0.383   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.CMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X5Y44.A1       net (fanout=6)        1.143   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X5Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X7Y44.D6       net (fanout=1)        0.304   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<1>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.922ns (4.388ns logic, 6.534ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_3 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.931ns (Levels of Logic = 8)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_3 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.CQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_3
    SLICE_X18Y29.D2      net (fanout=491)      2.608   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
    SLICE_X18Y29.DMUX    Topdd                 0.393   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.B5      net (fanout=1)        1.114   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<3>
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.B5       net (fanout=3)        0.366   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.BMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X7Y44.D1       net (fanout=2)        1.292   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<2>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.931ns (2.729ns logic, 8.202ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.898ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA0    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.AX      net (fanout=6)        1.181   hijacker1/SGMCORE1/n2029<0>
    SLICE_X18Y29.CMUX    Taxc                  0.348   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A3      net (fanout=2)        1.046   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<2>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.D5       net (fanout=3)        0.384   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_21
    SLICE_X7Y44.D4       net (fanout=2)        0.679   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.898ns (4.292ns logic, 6.606ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.891ns (Levels of Logic = 8)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA0    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.AX      net (fanout=6)        1.181   hijacker1/SGMCORE1/n2029<0>
    SLICE_X18Y29.DMUX    Taxd                  0.377   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.B5      net (fanout=1)        1.114   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<3>
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.B5       net (fanout=3)        0.366   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.BMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X7Y44.D1       net (fanout=2)        1.292   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<2>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.891ns (4.116ns logic, 6.775ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_9 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.893ns (Levels of Logic = 9)
  Clock Path Skew:      -0.026ns (0.470 - 0.496)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_9 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.DQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_9
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_9
    SLICE_X16Y38.B2      net (fanout=19)       2.779   hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_9
    SLICE_X16Y38.CMUX    Topbc                 0.514   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
    SLICE_X13Y38.A2      net (fanout=2)        0.840   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT<2>
    SLICE_X13Y38.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X8Y42.B4       net (fanout=1)        0.869   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X8Y42.BMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.C5       net (fanout=1)        0.383   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.CMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X5Y44.A1       net (fanout=6)        1.143   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X5Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X7Y44.D6       net (fanout=1)        0.304   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<1>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.893ns (2.985ns logic, 7.908ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.898ns (Levels of Logic = 8)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X16Y38.A1      net (fanout=701)      3.795   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X16Y38.DMUX    Topad                 0.550   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
    SLICE_X8Y42.B5       net (fanout=3)        0.921   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT<3>
    SLICE_X8Y42.BMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.C5       net (fanout=1)        0.383   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.CMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X5Y44.A1       net (fanout=6)        1.143   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X5Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X7Y44.D6       net (fanout=1)        0.304   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<1>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.898ns (2.762ns logic, 8.136ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.897ns (Levels of Logic = 8)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.AQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2
    SLICE_X16Y38.C2      net (fanout=523)      3.933   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<2>
    SLICE_X16Y38.DMUX    Topcd                 0.411   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
    SLICE_X8Y42.B5       net (fanout=3)        0.921   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT<3>
    SLICE_X8Y42.BMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.C5       net (fanout=1)        0.383   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.CMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X5Y44.A1       net (fanout=6)        1.143   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X5Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X7Y44.D6       net (fanout=1)        0.304   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<1>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.897ns (2.623ns logic, 8.274ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[27].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.859ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.232 - 0.249)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[27].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA1    Trcko_DOA             1.850   hijacker1/SGMCORE1/[27].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[27].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X13Y34.A6      net (fanout=6)        1.577   hijacker1/SGMCORE1/n2028<1>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X13Y34.B1      net (fanout=3)        1.054   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X13Y34.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X7Y44.C2       net (fanout=2)        1.345   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.859ns (3.685ns logic, 7.174ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.865ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X18Y29.A1      net (fanout=701)      2.894   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X18Y29.COUT    Topcya                0.379   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X18Y30.BMUX    Tcinb                 0.292   hijacker1/SGMCORE1/SGMInfo_in0_reg<141>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_xor<5>
    SLICE_X9Y41.A3       net (fanout=3)        1.716   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<5>
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X13Y34.B1      net (fanout=3)        1.054   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X13Y34.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X7Y44.C2       net (fanout=2)        1.345   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.865ns (2.381ns logic, 8.484ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.818ns (Levels of Logic = 8)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA0    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.A2      net (fanout=6)        1.356   hijacker1/SGMCORE1/n2029<0>
    SLICE_X18Y29.DMUX    Topad                 0.566   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.B5      net (fanout=1)        1.114   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<3>
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.D5       net (fanout=3)        0.384   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.DMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_11
    SLICE_X7Y44.D5       net (fanout=2)        0.837   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<0>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.818ns (4.305ns logic, 6.513ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.817ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA1    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.BX      net (fanout=6)        0.926   hijacker1/SGMCORE1/n2029<1>
    SLICE_X18Y29.CMUX    Taxc                  0.310   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A3      net (fanout=2)        1.046   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<2>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.D5       net (fanout=3)        0.384   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.DMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_11
    SLICE_X7Y44.D5       net (fanout=2)        0.837   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<0>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.817ns (4.308ns logic, 6.509ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.803ns (Levels of Logic = 7)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA3    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.D6      net (fanout=5)        0.767   hijacker1/SGMCORE1/n2029<3>
    SLICE_X18Y29.DMUX    Topdd                 0.393   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.B5      net (fanout=1)        1.114   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<3>
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X13Y34.B1      net (fanout=3)        1.054   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X13Y34.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X7Y44.C2       net (fanout=2)        1.345   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.803ns (3.819ns logic, 6.984ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.785ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA1    Trcko_DOA             1.850   hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X16Y38.BX      net (fanout=6)        1.465   hijacker1/SGMCORE1/n2027<1>
    SLICE_X16Y38.CMUX    Taxc                  0.317   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
    SLICE_X13Y38.A2      net (fanout=2)        0.840   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT<2>
    SLICE_X13Y38.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X8Y42.B4       net (fanout=1)        0.869   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X8Y42.BMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.C5       net (fanout=1)        0.383   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.CMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X5Y44.A1       net (fanout=6)        1.143   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X5Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X7Y44.D6       net (fanout=1)        0.304   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<1>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.785ns (4.191ns logic, 6.594ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.768ns (Levels of Logic = 8)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA1    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.B5      net (fanout=6)        0.864   hijacker1/SGMCORE1/n2029<1>
    SLICE_X18Y29.DMUX    Topbd                 0.571   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.B5      net (fanout=1)        1.114   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<3>
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.B5       net (fanout=3)        0.366   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.BMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X7Y44.D1       net (fanout=2)        1.292   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<2>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.768ns (4.310ns logic, 6.458ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.779ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA1    Trcko_DOA             1.850   hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X16Y38.B3      net (fanout=6)        1.405   hijacker1/SGMCORE1/n2027<1>
    SLICE_X16Y38.BMUX    Topbb                 0.368   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
    SLICE_X13Y38.A1      net (fanout=2)        0.843   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT<1>
    SLICE_X13Y38.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X8Y42.B4       net (fanout=1)        0.869   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X8Y42.BMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.C5       net (fanout=1)        0.383   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.CMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X5Y44.A1       net (fanout=6)        1.143   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X5Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X7Y44.D6       net (fanout=1)        0.304   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<1>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.779ns (4.242ns logic, 6.537ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.759ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA1    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.B5      net (fanout=6)        0.864   hijacker1/SGMCORE1/n2029<1>
    SLICE_X18Y29.CMUX    Topbc                 0.526   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A3      net (fanout=2)        1.046   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<2>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.D5       net (fanout=3)        0.384   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_21
    SLICE_X7Y44.D4       net (fanout=2)        0.679   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.759ns (4.470ns logic, 6.289ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.756ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA1    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.B5      net (fanout=6)        0.864   hijacker1/SGMCORE1/n2029<1>
    SLICE_X18Y29.BMUX    Topbb                 0.376   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A1      net (fanout=2)        1.193   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<1>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.D5       net (fanout=3)        0.384   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_21
    SLICE_X7Y44.D4       net (fanout=2)        0.679   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.756ns (4.320ns logic, 6.436ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_9 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.750ns (Levels of Logic = 9)
  Clock Path Skew:      -0.026ns (0.470 - 0.496)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_9 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.DQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_9
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_9
    SLICE_X16Y38.B2      net (fanout=19)       2.779   hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_9
    SLICE_X16Y38.BMUX    Topbb                 0.368   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
    SLICE_X13Y38.A1      net (fanout=2)        0.843   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT<1>
    SLICE_X13Y38.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X8Y42.B4       net (fanout=1)        0.869   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X8Y42.BMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.C5       net (fanout=1)        0.383   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.CMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X5Y44.A1       net (fanout=6)        1.143   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X5Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X7Y44.D6       net (fanout=1)        0.304   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<1>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.750ns (2.839ns logic, 7.911ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.750ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA2    Trcko_DOA             1.850   hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X16Y38.C1      net (fanout=6)        1.355   hijacker1/SGMCORE1/n2027<2>
    SLICE_X16Y38.CMUX    Topcc                 0.392   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
    SLICE_X13Y38.A2      net (fanout=2)        0.840   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT<2>
    SLICE_X13Y38.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X8Y42.B4       net (fanout=1)        0.869   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X8Y42.BMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.C5       net (fanout=1)        0.383   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.CMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X5Y44.A1       net (fanout=6)        1.143   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X5Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X7Y44.D6       net (fanout=1)        0.304   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<1>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.750ns (4.266ns logic, 6.484ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.730ns (Levels of Logic = 7)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA0    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.A2      net (fanout=6)        1.356   hijacker1/SGMCORE1/n2029<0>
    SLICE_X18Y29.COUT    Topcya                0.379   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X18Y30.BMUX    Tcinb                 0.292   hijacker1/SGMCORE1/SGMInfo_in0_reg<141>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_xor<5>
    SLICE_X9Y41.A3       net (fanout=3)        1.716   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<5>
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X13Y34.B1      net (fanout=3)        1.054   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X13Y34.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X7Y44.C2       net (fanout=2)        1.345   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.730ns (3.784ns logic, 6.946ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.749ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.AQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2
    SLICE_X18Y29.C5      net (fanout=523)      2.370   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<2>
    SLICE_X18Y29.CMUX    Topcc                 0.413   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A3      net (fanout=2)        1.046   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<2>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.D5       net (fanout=3)        0.384   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_21
    SLICE_X7Y44.D4       net (fanout=2)        0.679   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.749ns (2.954ns logic, 7.795ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_5 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.732ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_5 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y28.AQ      Tcko                  0.391   hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_5
    SLICE_X18Y29.B4      net (fanout=19)       1.337   hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_5
    SLICE_X18Y29.CMUX    Topbc                 0.526   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A3      net (fanout=2)        1.046   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<2>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X13Y34.B1      net (fanout=3)        1.054   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X13Y34.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X7Y44.C2       net (fanout=2)        1.345   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.732ns (2.752ns logic, 7.980ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.741ns (Levels of Logic = 8)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X18Y29.A1      net (fanout=701)      2.894   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X18Y29.DMUX    Topad                 0.566   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.B5      net (fanout=1)        1.114   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<3>
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.D5       net (fanout=3)        0.384   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_21
    SLICE_X7Y44.D4       net (fanout=2)        0.679   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.741ns (2.848ns logic, 7.893ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_5 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.729ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_5 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y28.AQ      Tcko                  0.391   hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_8
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_5
    SLICE_X18Y29.B4      net (fanout=19)       1.337   hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_5
    SLICE_X18Y29.BMUX    Topbb                 0.376   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A1      net (fanout=2)        1.193   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<1>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X13Y34.B1      net (fanout=3)        1.054   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X13Y34.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X7Y44.C2       net (fanout=2)        1.345   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.729ns (2.602ns logic, 8.127ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.735ns (Levels of Logic = 8)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.AQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_2
    SLICE_X18Y29.C5      net (fanout=523)      2.370   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<2>
    SLICE_X18Y29.DMUX    Topcd                 0.435   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.B5      net (fanout=1)        1.114   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<3>
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.B5       net (fanout=3)        0.366   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.BMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X7Y44.D1       net (fanout=2)        1.292   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<2>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.735ns (2.771ns logic, 7.964ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.699ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA2    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.C4      net (fanout=6)        0.917   hijacker1/SGMCORE1/n2029<2>
    SLICE_X18Y29.CMUX    Topcc                 0.413   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.A3      net (fanout=2)        1.046   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<2>
    SLICE_X13Y34.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X13Y34.B4      net (fanout=1)        0.494   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.D5       net (fanout=3)        0.384   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_21
    SLICE_X7Y44.D4       net (fanout=2)        0.679   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.699ns (4.357ns logic, 6.342ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.698ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA1    Trcko_DOA             1.850   hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X16Y38.B3      net (fanout=6)        1.405   hijacker1/SGMCORE1/n2027<1>
    SLICE_X16Y38.CMUX    Topbc                 0.514   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
    SLICE_X13Y38.A2      net (fanout=2)        0.840   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT<2>
    SLICE_X13Y38.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X8Y42.B4       net (fanout=1)        0.869   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X8Y42.BMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.C5       net (fanout=1)        0.383   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.CMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.C5       net (fanout=6)        0.358   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/Mmux_MinData_31
    SLICE_X7Y44.D2       net (fanout=1)        0.865   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<2>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.698ns (4.388ns logic, 6.310ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.698ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA0    Trcko_DOA             1.850   hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X16Y38.A2      net (fanout=6)        1.162   hijacker1/SGMCORE1/n2027<0>
    SLICE_X16Y38.CMUX    Topac                 0.533   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
    SLICE_X13Y38.A2      net (fanout=2)        0.840   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT<2>
    SLICE_X13Y38.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X8Y42.B4       net (fanout=1)        0.869   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X8Y42.BMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.C5       net (fanout=1)        0.383   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.CMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X5Y44.A1       net (fanout=6)        1.143   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X5Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/Mmux_MinData_21
    SLICE_X7Y44.D6       net (fanout=1)        0.304   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<1>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.698ns (4.407ns logic, 6.291ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.685ns (Levels of Logic = 8)
  Clock Path Skew:      -0.036ns (0.470 - 0.506)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA2    Trcko_DOA             1.850   hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y29.C4      net (fanout=6)        0.917   hijacker1/SGMCORE1/n2029<2>
    SLICE_X18Y29.DMUX    Topcd                 0.435   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<2>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X13Y34.B5      net (fanout=1)        1.114   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<3>
    SLICE_X13Y34.BMUX    Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A1       net (fanout=1)        1.232   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.B5       net (fanout=3)        0.366   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.BMUX     Tilo                  0.313   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_31
    SLICE_X7Y44.D1       net (fanout=2)        1.292   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<2>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.685ns (4.174ns logic, 6.511ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.706ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.470 - 0.477)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.BQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/SGMLoop[0].P2_reg_0
    SLICE_X18Y29.A1      net (fanout=701)      2.894   hijacker1/SGMCORE1/SGMLoop[0].P2_reg<0>
    SLICE_X18Y29.COUT    Topcya                0.379   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_lut<0>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_cy<3>
    SLICE_X18Y30.AMUX    Tcina                 0.202   hijacker1/SGMCORE1/SGMInfo_in0_reg<141>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT_xor<5>
    SLICE_X9Y41.A2       net (fanout=2)        1.647   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][161]_SGMLoop[27].P1_reg[5]_add_2006_OUT<4>
    SLICE_X9Y41.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X13Y34.B1      net (fanout=3)        1.054   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o
    SLICE_X13Y34.B       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI2/Mmux_MinData_41
    SLICE_X7Y44.C2       net (fanout=2)        1.345   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<3>
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.706ns (2.291ns logic, 8.415ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_9 (FF)
  Destination:          hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.669ns (Levels of Logic = 9)
  Clock Path Skew:      -0.026ns (0.470 - 0.496)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_9 to hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.DQ      Tcko                  0.447   hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_9
                                                       hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_9
    SLICE_X16Y38.B2      net (fanout=19)       2.779   hijacker1/SGMCORE1/SGMLoop[2].P1_reg_1_9
    SLICE_X16Y38.CMUX    Topbc                 0.514   hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_lut<1>
                                                       hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT_cy<3>
    SLICE_X13Y38.A2      net (fanout=2)        0.840   hijacker1/SGMCORE1/SGMInfo_shiftOut[2][173]_SGMLoop[27].P1_reg[5]_add_2007_OUT<2>
    SLICE_X13Y38.A       Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o2
    SLICE_X8Y42.B4       net (fanout=1)        0.869   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o1
    SLICE_X8Y42.BMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.C5       net (fanout=1)        0.383   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11
    SLICE_X8Y42.CMUX     Tilo                  0.251   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<5>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12
    SLICE_X9Y41.C5       net (fanout=6)        0.358   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o
    SLICE_X9Y41.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/GMI1/Mmux_MinData_31
    SLICE_X7Y44.D2       net (fanout=1)        0.865   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min1<2>
    SLICE_X7Y44.D        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2
    SLICE_X7Y44.C6       net (fanout=1)        0.118   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
    SLICE_X7Y44.C        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A2       net (fanout=1)        0.437   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o11
    SLICE_X7Y44.A        Tilo                  0.259   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12
    SLICE_X9Y41.C1       net (fanout=5)        1.035   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o
    SLICE_X9Y41.CLK      Tas                   0.227   hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/min2<1>
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs0S/Mmux_MinData_31
                                                       hijacker1/SGMCORE1/SGMLoop[27].[2].Cs_2
    -------------------------------------------------  ---------------------------
    Total                                     10.669ns (2.985ns logic, 7.684ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/win1/Window_21 (SLICE_X35Y71.B6), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/D_O_9 (FF)
  Destination:          hijacker1/win1/Window_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.344ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.567 - 0.628)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/D_O_9 to hijacker1/win1/Window_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y4.BMUX     Tshcko                0.455   Inst_camctlB/D_O<11>
                                                       Inst_camctlB/D_O_9
    SLICE_X59Y101.C5     net (fanout=5)        7.967   Inst_camctlB/D_O<9>
    SLICE_X59Y101.CMUX   Tilo                  0.313   hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_4
                                                       hijacker1/Madd_n0265[6:0]41
    SLICE_X35Y71.B6      net (fanout=2)        3.287   hijacker1/Madd_n0265[6:0]4
    SLICE_X35Y71.CLK     Tas                   0.322   hijacker1/win1/Window<23>
                                                       hijacker1/Mmux_n0133121
                                                       hijacker1/win1/Window_21
    -------------------------------------------------  ---------------------------
    Total                                     12.344ns (1.090ns logic, 11.254ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/D_O_4 (FF)
  Destination:          hijacker1/win1/Window_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.109ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.567 - 0.623)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/D_O_4 to hijacker1/win1/Window_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y7.AMUX     Tshcko                0.461   Inst_camctlB/D_O<15>
                                                       Inst_camctlB/D_O_4
    SLICE_X59Y101.C2     net (fanout=5)        7.726   Inst_camctlB/D_O<4>
    SLICE_X59Y101.CMUX   Tilo                  0.313   hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_4
                                                       hijacker1/Madd_n0265[6:0]41
    SLICE_X35Y71.B6      net (fanout=2)        3.287   hijacker1/Madd_n0265[6:0]4
    SLICE_X35Y71.CLK     Tas                   0.322   hijacker1/win1/Window<23>
                                                       hijacker1/Mmux_n0133121
                                                       hijacker1/win1/Window_21
    -------------------------------------------------  ---------------------------
    Total                                     12.109ns (1.096ns logic, 11.013ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/D_O_15 (FF)
  Destination:          hijacker1/win1/Window_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.768ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.567 - 0.623)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/D_O_15 to hijacker1/win1/Window_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y7.DQ       Tcko                  0.391   Inst_camctlB/D_O<15>
                                                       Inst_camctlB/D_O_15
    SLICE_X59Y101.C1     net (fanout=5)        7.455   Inst_camctlB/D_O<15>
    SLICE_X59Y101.CMUX   Tilo                  0.313   hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_4
                                                       hijacker1/Madd_n0265[6:0]41
    SLICE_X35Y71.B6      net (fanout=2)        3.287   hijacker1/Madd_n0265[6:0]4
    SLICE_X35Y71.CLK     Tas                   0.322   hijacker1/win1/Window<23>
                                                       hijacker1/Mmux_n0133121
                                                       hijacker1/win1/Window_21
    -------------------------------------------------  ---------------------------
    Total                                     11.768ns (1.026ns logic, 10.742ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hijacker1/SGMCORE1/[21].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y14.ADDRA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/SGMCORE1/addra_bramR_9 (FF)
  Destination:          hijacker1/SGMCORE1/[21].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.074 - 0.071)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/SGMCORE1/addra_bramR_9 to hijacker1/SGMCORE1/[21].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y29.BQ      Tcko                  0.200   hijacker1/SGMCORE1/addra_bramR<9>
                                                       hijacker1/SGMCORE1/addra_bramR_9
    RAMB16_X3Y14.ADDRA13 net (fanout=34)       0.162   hijacker1/SGMCORE1/addra_bramR<9>
    RAMB16_X3Y14.CLKA    Trckc_ADDRA (-Th)     0.066   hijacker1/SGMCORE1/[21].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[21].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (0.134ns logic, 0.162ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/win1/Mshreg_Window_768 (SLICE_X52Y63.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.312ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/win1/Window_672 (FF)
  Destination:          hijacker1/win1/Mshreg_Window_768 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.315ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.044 - 0.041)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/win1/Window_672 to hijacker1/win1/Mshreg_Window_768
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y62.AQ      Tcko                  0.198   hijacker1/win1/Window<675>
                                                       hijacker1/win1/Window_672
    SLICE_X52Y63.DX      net (fanout=2)        0.217   hijacker1/win1/Window<672>
    SLICE_X52Y63.CLK     Tdh         (-Th)     0.100   hijacker1/win1/Window<770>
                                                       hijacker1/win1/Mshreg_Window_768
    -------------------------------------------------  ---------------------------
    Total                                      0.315ns (0.098ns logic, 0.217ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SGMCORE1/[21].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y14.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/SGMCORE1/addra_bramR_7 (FF)
  Destination:          hijacker1/SGMCORE1/[21].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.074 - 0.070)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/SGMCORE1/addra_bramR_7 to hijacker1/SGMCORE1/[21].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y28.DQ      Tcko                  0.200   hijacker1/SGMCORE1/addra_bramR<7>
                                                       hijacker1/SGMCORE1/addra_bramR_7
    RAMB16_X3Y14.ADDRA11 net (fanout=34)       0.186   hijacker1/SGMCORE1/addra_bramR<7>
    RAMB16_X3Y14.CLKA    Trckc_ADDRA (-Th)     0.066   hijacker1/SGMCORE1/[21].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       hijacker1/SGMCORE1/[21].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (0.134ns logic, 0.186ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y0.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[1].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[1].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y0.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y2.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[3].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[3].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y4.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[4].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[4].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y6.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[5].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[5].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y6.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[6].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[6].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y4.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[7].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[7].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y2.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[8].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[8].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y10.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[9].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[9].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y12.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[10].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[10].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y8.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[11].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[11].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y8.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[12].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[12].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y10.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[13].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[13].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y12.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[14].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[14].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y16.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[15].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[15].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y18.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[16].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[16].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y22.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[17].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[17].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y20.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y20.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[19].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[19].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y18.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[20].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y16.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[21].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[21].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y14.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[22].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[22].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y14.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[23].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[23].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[24].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[24].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[25].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[25].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[27].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[27].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[29].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[29].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[30].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[30].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/SGMCORE1/[31].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: hijacker1/SGMCORE1/[31].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y2.CLKA
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y30.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y30.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y32.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y32.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y29.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X3Y29.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y35.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y35.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y36.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y36.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y38.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X3Y38.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y28.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y32.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y32.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y33.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y31.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y28.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y34.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y35.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y38.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y37.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y39.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y37.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlB/BUFG_inst/I0
  Logical resource: Inst_camctlB/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: int_CAMB_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P2CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Location pin: MCB_X0Y1.P2CMDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.441ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_SysCon/SYNC_SW/gen_bits[1].gen_bit/n0003<0>/CLK0
  Logical resource: hijacker1/P1_1/CLK0
  Location pin: ILOGIC_X26Y119.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.441ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: css_IBUF/CLK0
  Logical resource: hijacker1/misoGate/CLK0
  Location pin: ILOGIC_X13Y2.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.441ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: hijacker1/SPI_S1/presck/CLK0
  Logical resource: hijacker1/SPI_S1/presck/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.441ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: mosi_IBUF/CLK0
  Logical resource: hijacker1/dataG_0/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/dat_PixK<43>/CLK
  Logical resource: hijacker1/Mshreg_dataG_32/CLK
  Location pin: SLICE_X6Y51.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/dat_PixK<43>/CLK
  Logical resource: hijacker1/Mshreg_dataG_33/CLK
  Location pin: SLICE_X6Y51.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<221>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_217/CLK
  Location pin: SLICE_X18Y61.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<221>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_223/CLK
  Location pin: SLICE_X18Y61.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<221>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_219/CLK
  Location pin: SLICE_X18Y61.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<221>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_220/CLK
  Location pin: SLICE_X18Y61.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<221>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_218/CLK
  Location pin: SLICE_X18Y61.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<221>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_222/CLK
  Location pin: SLICE_X18Y61.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<221>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_216/CLK
  Location pin: SLICE_X18Y61.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<221>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_221/CLK
  Location pin: SLICE_X18Y61.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<205>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_204/CLK
  Location pin: SLICE_X26Y57.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<205>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_206/CLK
  Location pin: SLICE_X26Y57.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<205>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_200/CLK
  Location pin: SLICE_X26Y57.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<205>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_207/CLK
  Location pin: SLICE_X26Y57.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<205>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_202/CLK
  Location pin: SLICE_X26Y57.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<205>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_203/CLK
  Location pin: SLICE_X26Y57.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<205>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_201/CLK
  Location pin: SLICE_X26Y57.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<205>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_205/CLK
  Location pin: SLICE_X26Y57.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<437>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_433/CLK
  Location pin: SLICE_X30Y69.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<437>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_439/CLK
  Location pin: SLICE_X30Y69.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<437>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_435/CLK
  Location pin: SLICE_X30Y69.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<437>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_436/CLK
  Location pin: SLICE_X30Y69.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<437>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_434/CLK
  Location pin: SLICE_X30Y69.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<437>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_438/CLK
  Location pin: SLICE_X30Y69.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<437>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_432/CLK
  Location pin: SLICE_X30Y69.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<437>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_437/CLK
  Location pin: SLICE_X30Y69.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>/CLK
  Logical resource: hijacker1/SGMCORE1/Mshreg_SGMLoop[2].P1_reg_2/CLK
  Location pin: SLICE_X38Y24.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>/CLK
  Logical resource: hijacker1/SGMCORE1/Mshreg_SGMLoop[0].P2_reg_0/CLK
  Location pin: SLICE_X38Y24.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>/CLK
  Logical resource: hijacker1/SGMCORE1/Mshreg_SGMLoop[2].P1_reg_3/CLK
  Location pin: SLICE_X38Y24.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<429>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_428/CLK
  Location pin: SLICE_X38Y64.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<429>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_430/CLK
  Location pin: SLICE_X38Y64.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<429>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_424/CLK
  Location pin: SLICE_X38Y64.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<429>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_431/CLK
  Location pin: SLICE_X38Y64.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<429>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_426/CLK
  Location pin: SLICE_X38Y64.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<429>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_427/CLK
  Location pin: SLICE_X38Y64.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<429>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_425/CLK
  Location pin: SLICE_X38Y64.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<429>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_429/CLK
  Location pin: SLICE_X38Y64.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/win1/Window<866>/CLK
  Logical resource: hijacker1/win1/Mshreg_Window_868/CLK
  Location pin: SLICE_X38Y65.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 0.926ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: Inst_SysCon/pllout_xs
--------------------------------------------------------------------------------
Slack: 2.131ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 5.926ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.260ns
  Low pulse: 4.630ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 5.926ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 7.408ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 7.408ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y1.CLKFBOUT
  Clock network: Inst_SysCon/intfb
--------------------------------------------------------------------------------
Slack: 7.530ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/clkout1_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_recfg/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: Inst_SysCon/Inst_dcm_recfg/clkfx
--------------------------------------------------------------------------------
Slack: 43.370ns (max period limit - period)
  Period: 9.260ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 43.370ns (max period limit - period)
  Period: 9.260ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y1.CLKFBOUT
  Clock network: Inst_SysCon/intfb
--------------------------------------------------------------------------------
Slack: 315.370ns (max period limit - period)
  Period: 4.630ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 319.074ns (max period limit - period)
  Period: 0.926ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: Inst_SysCon/pllout_xs
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6211 paths analyzed, 1489 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.425ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Inst_TWICtl/dataByte_6 (SLICE_X25Y2.D5), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_6 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.864ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.243 - 0.252)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_3 to Inst_camctlA/Inst_TWICtl/dataByte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y4.CMUX     Tshcko                0.461   Inst_camctlA/initA<2>
                                                       Inst_camctlA/initA_3
    SLICE_X26Y2.C4       net (fanout=20)       3.156   Inst_camctlA/initA<3>
    SLICE_X26Y2.CMUX     Tilo                  0.261   Inst_camctlA/_n0130<7>
                                                       Inst_camctlA/Mram_CamInitRAM7
    SLICE_X47Y2.A4       net (fanout=1)        1.688   Inst_camctlA/_n0130<6>
    SLICE_X47Y2.A        Tilo                  0.259   N36
                                                       Inst_camctlA/Inst_TWICtl/mux115_SW0
    SLICE_X25Y2.D5       net (fanout=1)        1.717   N36
    SLICE_X25Y2.CLK      Tas                   0.322   Inst_camctlA/initFb<6>
                                                       Inst_camctlA/Inst_TWICtl/mux115
                                                       Inst_camctlA/Inst_TWICtl/dataByte_6
    -------------------------------------------------  ---------------------------
    Total                                      7.864ns (1.303ns logic, 6.561ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_6 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.403ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/state_FSM_FFd2 to Inst_camctlA/Inst_TWICtl/dataByte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.BQ        Tcko                  0.408   Inst_camctlA/state_FSM_FFd3
                                                       Inst_camctlA/state_FSM_FFd2
    SLICE_X47Y2.A1       net (fanout=37)       4.697   Inst_camctlA/state_FSM_FFd2
    SLICE_X47Y2.A        Tilo                  0.259   N36
                                                       Inst_camctlA/Inst_TWICtl/mux115_SW0
    SLICE_X25Y2.D5       net (fanout=1)        1.717   N36
    SLICE_X25Y2.CLK      Tas                   0.322   Inst_camctlA/initFb<6>
                                                       Inst_camctlA/Inst_TWICtl/mux115
                                                       Inst_camctlA/Inst_TWICtl/dataByte_6
    -------------------------------------------------  ---------------------------
    Total                                      7.403ns (0.989ns logic, 6.414ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_6 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.382ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.243 - 0.252)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_3 to Inst_camctlA/Inst_TWICtl/dataByte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y4.CMUX     Tshcko                0.461   Inst_camctlA/initA<2>
                                                       Inst_camctlA/initA_3
    SLICE_X34Y2.B4       net (fanout=20)       3.126   Inst_camctlA/initA<3>
    SLICE_X34Y2.B        Tilo                  0.203   Inst_camctlA/_n0130<31>
                                                       Inst_camctlA/Mram_CamInitRAM23
    SLICE_X47Y2.A2       net (fanout=2)        1.294   Inst_camctlA/_n0130<22>
    SLICE_X47Y2.A        Tilo                  0.259   N36
                                                       Inst_camctlA/Inst_TWICtl/mux115_SW0
    SLICE_X25Y2.D5       net (fanout=1)        1.717   N36
    SLICE_X25Y2.CLK      Tas                   0.322   Inst_camctlA/initFb<6>
                                                       Inst_camctlA/Inst_TWICtl/mux115
                                                       Inst_camctlA/Inst_TWICtl/dataByte_6
    -------------------------------------------------  ---------------------------
    Total                                      7.382ns (1.245ns logic, 6.137ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_4 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_6 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.036ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_4 to Inst_camctlA/Inst_TWICtl/dataByte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y2.BQ        Tcko                  0.391   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_4
    SLICE_X34Y2.B5       net (fanout=19)       2.850   Inst_camctlA/initA<4>
    SLICE_X34Y2.B        Tilo                  0.203   Inst_camctlA/_n0130<31>
                                                       Inst_camctlA/Mram_CamInitRAM23
    SLICE_X47Y2.A2       net (fanout=2)        1.294   Inst_camctlA/_n0130<22>
    SLICE_X47Y2.A        Tilo                  0.259   N36
                                                       Inst_camctlA/Inst_TWICtl/mux115_SW0
    SLICE_X25Y2.D5       net (fanout=1)        1.717   N36
    SLICE_X25Y2.CLK      Tas                   0.322   Inst_camctlA/initFb<6>
                                                       Inst_camctlA/Inst_TWICtl/mux115
                                                       Inst_camctlA/Inst_TWICtl/dataByte_6
    -------------------------------------------------  ---------------------------
    Total                                      7.036ns (1.175ns logic, 5.861ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_2 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_6 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.021ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.243 - 0.252)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_2 to Inst_camctlA/Inst_TWICtl/dataByte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y4.CQ       Tcko                  0.391   Inst_camctlA/initA<2>
                                                       Inst_camctlA/initA_2
    SLICE_X34Y2.D3       net (fanout=20)       2.909   Inst_camctlA/initA<2>
    SLICE_X34Y2.DMUX     Tilo                  0.261   Inst_camctlA/_n0130<31>
                                                       Inst_camctlA/Mram_CamInitRAM31
    SLICE_X47Y2.A5       net (fanout=2)        1.162   Inst_camctlA/_n0130<30>
    SLICE_X47Y2.A        Tilo                  0.259   N36
                                                       Inst_camctlA/Inst_TWICtl/mux115_SW0
    SLICE_X25Y2.D5       net (fanout=1)        1.717   N36
    SLICE_X25Y2.CLK      Tas                   0.322   Inst_camctlA/initFb<6>
                                                       Inst_camctlA/Inst_TWICtl/mux115
                                                       Inst_camctlA/Inst_TWICtl/dataByte_6
    -------------------------------------------------  ---------------------------
    Total                                      7.021ns (1.233ns logic, 5.788ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_2 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_6 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.017ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.243 - 0.252)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_2 to Inst_camctlA/Inst_TWICtl/dataByte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y4.CQ       Tcko                  0.391   Inst_camctlA/initA<2>
                                                       Inst_camctlA/initA_2
    SLICE_X34Y2.B3       net (fanout=20)       2.831   Inst_camctlA/initA<2>
    SLICE_X34Y2.B        Tilo                  0.203   Inst_camctlA/_n0130<31>
                                                       Inst_camctlA/Mram_CamInitRAM23
    SLICE_X47Y2.A2       net (fanout=2)        1.294   Inst_camctlA/_n0130<22>
    SLICE_X47Y2.A        Tilo                  0.259   N36
                                                       Inst_camctlA/Inst_TWICtl/mux115_SW0
    SLICE_X25Y2.D5       net (fanout=1)        1.717   N36
    SLICE_X25Y2.CLK      Tas                   0.322   Inst_camctlA/initFb<6>
                                                       Inst_camctlA/Inst_TWICtl/mux115
                                                       Inst_camctlA/Inst_TWICtl/dataByte_6
    -------------------------------------------------  ---------------------------
    Total                                      7.017ns (1.175ns logic, 5.842ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_6 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.013ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.243 - 0.252)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_3 to Inst_camctlA/Inst_TWICtl/dataByte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y4.CMUX     Tshcko                0.461   Inst_camctlA/initA<2>
                                                       Inst_camctlA/initA_3
    SLICE_X34Y2.A4       net (fanout=20)       2.965   Inst_camctlA/initA<3>
    SLICE_X34Y2.A        Tilo                  0.203   Inst_camctlA/_n0130<31>
                                                       Inst_camctlA/Mram_CamInitRAM15
    SLICE_X47Y2.A6       net (fanout=1)        1.086   Inst_camctlA/_n0130<14>
    SLICE_X47Y2.A        Tilo                  0.259   N36
                                                       Inst_camctlA/Inst_TWICtl/mux115_SW0
    SLICE_X25Y2.D5       net (fanout=1)        1.717   N36
    SLICE_X25Y2.CLK      Tas                   0.322   Inst_camctlA/initFb<6>
                                                       Inst_camctlA/Inst_TWICtl/mux115
                                                       Inst_camctlA/Inst_TWICtl/dataByte_6
    -------------------------------------------------  ---------------------------
    Total                                      7.013ns (1.245ns logic, 5.768ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_2 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_6 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.931ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.243 - 0.252)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_2 to Inst_camctlA/Inst_TWICtl/dataByte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y4.CQ       Tcko                  0.391   Inst_camctlA/initA<2>
                                                       Inst_camctlA/initA_2
    SLICE_X34Y2.A3       net (fanout=20)       2.953   Inst_camctlA/initA<2>
    SLICE_X34Y2.A        Tilo                  0.203   Inst_camctlA/_n0130<31>
                                                       Inst_camctlA/Mram_CamInitRAM15
    SLICE_X47Y2.A6       net (fanout=1)        1.086   Inst_camctlA/_n0130<14>
    SLICE_X47Y2.A        Tilo                  0.259   N36
                                                       Inst_camctlA/Inst_TWICtl/mux115_SW0
    SLICE_X25Y2.D5       net (fanout=1)        1.717   N36
    SLICE_X25Y2.CLK      Tas                   0.322   Inst_camctlA/initFb<6>
                                                       Inst_camctlA/Inst_TWICtl/mux115
                                                       Inst_camctlA/Inst_TWICtl/dataByte_6
    -------------------------------------------------  ---------------------------
    Total                                      6.931ns (1.175ns logic, 5.756ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_6 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.920ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.243 - 0.252)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_0 to Inst_camctlA/Inst_TWICtl/dataByte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y4.AQ       Tcko                  0.391   Inst_camctlA/initA<2>
                                                       Inst_camctlA/initA_0
    SLICE_X34Y2.B1       net (fanout=22)       2.734   Inst_camctlA/initA<0>
    SLICE_X34Y2.B        Tilo                  0.203   Inst_camctlA/_n0130<31>
                                                       Inst_camctlA/Mram_CamInitRAM23
    SLICE_X47Y2.A2       net (fanout=2)        1.294   Inst_camctlA/_n0130<22>
    SLICE_X47Y2.A        Tilo                  0.259   N36
                                                       Inst_camctlA/Inst_TWICtl/mux115_SW0
    SLICE_X25Y2.D5       net (fanout=1)        1.717   N36
    SLICE_X25Y2.CLK      Tas                   0.322   Inst_camctlA/initFb<6>
                                                       Inst_camctlA/Inst_TWICtl/mux115
                                                       Inst_camctlA/Inst_TWICtl/dataByte_6
    -------------------------------------------------  ---------------------------
    Total                                      6.920ns (1.175ns logic, 5.745ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_6 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.877ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.243 - 0.252)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_0 to Inst_camctlA/Inst_TWICtl/dataByte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y4.AQ       Tcko                  0.391   Inst_camctlA/initA<2>
                                                       Inst_camctlA/initA_0
    SLICE_X34Y2.D1       net (fanout=22)       2.765   Inst_camctlA/initA<0>
    SLICE_X34Y2.DMUX     Tilo                  0.261   Inst_camctlA/_n0130<31>
                                                       Inst_camctlA/Mram_CamInitRAM31
    SLICE_X47Y2.A5       net (fanout=2)        1.162   Inst_camctlA/_n0130<30>
    SLICE_X47Y2.A        Tilo                  0.259   N36
                                                       Inst_camctlA/Inst_TWICtl/mux115_SW0
    SLICE_X25Y2.D5       net (fanout=1)        1.717   N36
    SLICE_X25Y2.CLK      Tas                   0.322   Inst_camctlA/initFb<6>
                                                       Inst_camctlA/Inst_TWICtl/mux115
                                                       Inst_camctlA/Inst_TWICtl/dataByte_6
    -------------------------------------------------  ---------------------------
    Total                                      6.877ns (1.233ns logic, 5.644ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_6 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.871ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.243 - 0.252)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_3 to Inst_camctlA/Inst_TWICtl/dataByte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y4.CMUX     Tshcko                0.461   Inst_camctlA/initA<2>
                                                       Inst_camctlA/initA_3
    SLICE_X34Y2.D4       net (fanout=20)       2.689   Inst_camctlA/initA<3>
    SLICE_X34Y2.DMUX     Tilo                  0.261   Inst_camctlA/_n0130<31>
                                                       Inst_camctlA/Mram_CamInitRAM31
    SLICE_X47Y2.A5       net (fanout=2)        1.162   Inst_camctlA/_n0130<30>
    SLICE_X47Y2.A        Tilo                  0.259   N36
                                                       Inst_camctlA/Inst_TWICtl/mux115_SW0
    SLICE_X25Y2.D5       net (fanout=1)        1.717   N36
    SLICE_X25Y2.CLK      Tas                   0.322   Inst_camctlA/initFb<6>
                                                       Inst_camctlA/Inst_TWICtl/mux115
                                                       Inst_camctlA/Inst_TWICtl/dataByte_6
    -------------------------------------------------  ---------------------------
    Total                                      6.871ns (1.303ns logic, 5.568ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_4 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_6 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.831ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_4 to Inst_camctlA/Inst_TWICtl/dataByte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y2.BQ        Tcko                  0.391   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_4
    SLICE_X34Y2.D5       net (fanout=19)       2.719   Inst_camctlA/initA<4>
    SLICE_X34Y2.DMUX     Tilo                  0.261   Inst_camctlA/_n0130<31>
                                                       Inst_camctlA/Mram_CamInitRAM31
    SLICE_X47Y2.A5       net (fanout=2)        1.162   Inst_camctlA/_n0130<30>
    SLICE_X47Y2.A        Tilo                  0.259   N36
                                                       Inst_camctlA/Inst_TWICtl/mux115_SW0
    SLICE_X25Y2.D5       net (fanout=1)        1.717   N36
    SLICE_X25Y2.CLK      Tas                   0.322   Inst_camctlA/initFb<6>
                                                       Inst_camctlA/Inst_TWICtl/mux115
                                                       Inst_camctlA/Inst_TWICtl/dataByte_6
    -------------------------------------------------  ---------------------------
    Total                                      6.831ns (1.233ns logic, 5.598ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_4 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_6 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.831ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_4 to Inst_camctlA/Inst_TWICtl/dataByte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y2.BQ        Tcko                  0.391   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_4
    SLICE_X26Y2.C5       net (fanout=19)       2.193   Inst_camctlA/initA<4>
    SLICE_X26Y2.CMUX     Tilo                  0.261   Inst_camctlA/_n0130<7>
                                                       Inst_camctlA/Mram_CamInitRAM7
    SLICE_X47Y2.A4       net (fanout=1)        1.688   Inst_camctlA/_n0130<6>
    SLICE_X47Y2.A        Tilo                  0.259   N36
                                                       Inst_camctlA/Inst_TWICtl/mux115_SW0
    SLICE_X25Y2.D5       net (fanout=1)        1.717   N36
    SLICE_X25Y2.CLK      Tas                   0.322   Inst_camctlA/initFb<6>
                                                       Inst_camctlA/Inst_TWICtl/mux115
                                                       Inst_camctlA/Inst_TWICtl/dataByte_6
    -------------------------------------------------  ---------------------------
    Total                                      6.831ns (1.233ns logic, 5.598ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_6 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.815ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.243 - 0.252)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_1 to Inst_camctlA/Inst_TWICtl/dataByte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y4.BQ       Tcko                  0.391   Inst_camctlA/initA<2>
                                                       Inst_camctlA/initA_1
    SLICE_X34Y2.D2       net (fanout=21)       2.703   Inst_camctlA/initA<1>
    SLICE_X34Y2.DMUX     Tilo                  0.261   Inst_camctlA/_n0130<31>
                                                       Inst_camctlA/Mram_CamInitRAM31
    SLICE_X47Y2.A5       net (fanout=2)        1.162   Inst_camctlA/_n0130<30>
    SLICE_X47Y2.A        Tilo                  0.259   N36
                                                       Inst_camctlA/Inst_TWICtl/mux115_SW0
    SLICE_X25Y2.D5       net (fanout=1)        1.717   N36
    SLICE_X25Y2.CLK      Tas                   0.322   Inst_camctlA/initFb<6>
                                                       Inst_camctlA/Inst_TWICtl/mux115
                                                       Inst_camctlA/Inst_TWICtl/dataByte_6
    -------------------------------------------------  ---------------------------
    Total                                      6.815ns (1.233ns logic, 5.582ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_6 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.786ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/state_FSM_FFd3 to Inst_camctlA/Inst_TWICtl/dataByte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.DQ        Tcko                  0.408   Inst_camctlA/state_FSM_FFd3
                                                       Inst_camctlA/state_FSM_FFd3
    SLICE_X47Y2.A3       net (fanout=37)       4.080   Inst_camctlA/state_FSM_FFd3
    SLICE_X47Y2.A        Tilo                  0.259   N36
                                                       Inst_camctlA/Inst_TWICtl/mux115_SW0
    SLICE_X25Y2.D5       net (fanout=1)        1.717   N36
    SLICE_X25Y2.CLK      Tas                   0.322   Inst_camctlA/initFb<6>
                                                       Inst_camctlA/Inst_TWICtl/mux115
                                                       Inst_camctlA/Inst_TWICtl/dataByte_6
    -------------------------------------------------  ---------------------------
    Total                                      6.786ns (0.989ns logic, 5.797ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_6 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.783ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.243 - 0.252)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_1 to Inst_camctlA/Inst_TWICtl/dataByte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y4.BQ       Tcko                  0.391   Inst_camctlA/initA<2>
                                                       Inst_camctlA/initA_1
    SLICE_X34Y2.B2       net (fanout=21)       2.597   Inst_camctlA/initA<1>
    SLICE_X34Y2.B        Tilo                  0.203   Inst_camctlA/_n0130<31>
                                                       Inst_camctlA/Mram_CamInitRAM23
    SLICE_X47Y2.A2       net (fanout=2)        1.294   Inst_camctlA/_n0130<22>
    SLICE_X47Y2.A        Tilo                  0.259   N36
                                                       Inst_camctlA/Inst_TWICtl/mux115_SW0
    SLICE_X25Y2.D5       net (fanout=1)        1.717   N36
    SLICE_X25Y2.CLK      Tas                   0.322   Inst_camctlA/initFb<6>
                                                       Inst_camctlA/Inst_TWICtl/mux115
                                                       Inst_camctlA/Inst_TWICtl/dataByte_6
    -------------------------------------------------  ---------------------------
    Total                                      6.783ns (1.175ns logic, 5.608ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_6 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.759ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.243 - 0.252)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_0 to Inst_camctlA/Inst_TWICtl/dataByte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y4.AQ       Tcko                  0.391   Inst_camctlA/initA<2>
                                                       Inst_camctlA/initA_0
    SLICE_X26Y2.C1       net (fanout=22)       2.121   Inst_camctlA/initA<0>
    SLICE_X26Y2.CMUX     Tilo                  0.261   Inst_camctlA/_n0130<7>
                                                       Inst_camctlA/Mram_CamInitRAM7
    SLICE_X47Y2.A4       net (fanout=1)        1.688   Inst_camctlA/_n0130<6>
    SLICE_X47Y2.A        Tilo                  0.259   N36
                                                       Inst_camctlA/Inst_TWICtl/mux115_SW0
    SLICE_X25Y2.D5       net (fanout=1)        1.717   N36
    SLICE_X25Y2.CLK      Tas                   0.322   Inst_camctlA/initFb<6>
                                                       Inst_camctlA/Inst_TWICtl/mux115
                                                       Inst_camctlA/Inst_TWICtl/dataByte_6
    -------------------------------------------------  ---------------------------
    Total                                      6.759ns (1.233ns logic, 5.526ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_6 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.735ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.243 - 0.252)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_0 to Inst_camctlA/Inst_TWICtl/dataByte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y4.AQ       Tcko                  0.391   Inst_camctlA/initA<2>
                                                       Inst_camctlA/initA_0
    SLICE_X34Y2.A1       net (fanout=22)       2.757   Inst_camctlA/initA<0>
    SLICE_X34Y2.A        Tilo                  0.203   Inst_camctlA/_n0130<31>
                                                       Inst_camctlA/Mram_CamInitRAM15
    SLICE_X47Y2.A6       net (fanout=1)        1.086   Inst_camctlA/_n0130<14>
    SLICE_X47Y2.A        Tilo                  0.259   N36
                                                       Inst_camctlA/Inst_TWICtl/mux115_SW0
    SLICE_X25Y2.D5       net (fanout=1)        1.717   N36
    SLICE_X25Y2.CLK      Tas                   0.322   Inst_camctlA/initFb<6>
                                                       Inst_camctlA/Inst_TWICtl/mux115
                                                       Inst_camctlA/Inst_TWICtl/dataByte_6
    -------------------------------------------------  ---------------------------
    Total                                      6.735ns (1.175ns logic, 5.560ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_4 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_6 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.724ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_4 to Inst_camctlA/Inst_TWICtl/dataByte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y2.BQ        Tcko                  0.391   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_4
    SLICE_X34Y2.A5       net (fanout=19)       2.746   Inst_camctlA/initA<4>
    SLICE_X34Y2.A        Tilo                  0.203   Inst_camctlA/_n0130<31>
                                                       Inst_camctlA/Mram_CamInitRAM15
    SLICE_X47Y2.A6       net (fanout=1)        1.086   Inst_camctlA/_n0130<14>
    SLICE_X47Y2.A        Tilo                  0.259   N36
                                                       Inst_camctlA/Inst_TWICtl/mux115_SW0
    SLICE_X25Y2.D5       net (fanout=1)        1.717   N36
    SLICE_X25Y2.CLK      Tas                   0.322   Inst_camctlA/initFb<6>
                                                       Inst_camctlA/Inst_TWICtl/mux115
                                                       Inst_camctlA/Inst_TWICtl/dataByte_6
    -------------------------------------------------  ---------------------------
    Total                                      6.724ns (1.175ns logic, 5.549ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_2 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_6 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.569ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.243 - 0.252)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_2 to Inst_camctlA/Inst_TWICtl/dataByte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y4.CQ       Tcko                  0.391   Inst_camctlA/initA<2>
                                                       Inst_camctlA/initA_2
    SLICE_X26Y2.C3       net (fanout=20)       1.931   Inst_camctlA/initA<2>
    SLICE_X26Y2.CMUX     Tilo                  0.261   Inst_camctlA/_n0130<7>
                                                       Inst_camctlA/Mram_CamInitRAM7
    SLICE_X47Y2.A4       net (fanout=1)        1.688   Inst_camctlA/_n0130<6>
    SLICE_X47Y2.A        Tilo                  0.259   N36
                                                       Inst_camctlA/Inst_TWICtl/mux115_SW0
    SLICE_X25Y2.D5       net (fanout=1)        1.717   N36
    SLICE_X25Y2.CLK      Tas                   0.322   Inst_camctlA/initFb<6>
                                                       Inst_camctlA/Inst_TWICtl/mux115
                                                       Inst_camctlA/Inst_TWICtl/dataByte_6
    -------------------------------------------------  ---------------------------
    Total                                      6.569ns (1.233ns logic, 5.336ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_6 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.556ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.243 - 0.252)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_1 to Inst_camctlA/Inst_TWICtl/dataByte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y4.BQ       Tcko                  0.391   Inst_camctlA/initA<2>
                                                       Inst_camctlA/initA_1
    SLICE_X26Y2.C2       net (fanout=21)       1.918   Inst_camctlA/initA<1>
    SLICE_X26Y2.CMUX     Tilo                  0.261   Inst_camctlA/_n0130<7>
                                                       Inst_camctlA/Mram_CamInitRAM7
    SLICE_X47Y2.A4       net (fanout=1)        1.688   Inst_camctlA/_n0130<6>
    SLICE_X47Y2.A        Tilo                  0.259   N36
                                                       Inst_camctlA/Inst_TWICtl/mux115_SW0
    SLICE_X25Y2.D5       net (fanout=1)        1.717   N36
    SLICE_X25Y2.CLK      Tas                   0.322   Inst_camctlA/initFb<6>
                                                       Inst_camctlA/Inst_TWICtl/mux115
                                                       Inst_camctlA/Inst_TWICtl/dataByte_6
    -------------------------------------------------  ---------------------------
    Total                                      6.556ns (1.233ns logic, 5.323ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_6 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.552ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.243 - 0.252)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_1 to Inst_camctlA/Inst_TWICtl/dataByte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y4.BQ       Tcko                  0.391   Inst_camctlA/initA<2>
                                                       Inst_camctlA/initA_1
    SLICE_X34Y2.A2       net (fanout=21)       2.574   Inst_camctlA/initA<1>
    SLICE_X34Y2.A        Tilo                  0.203   Inst_camctlA/_n0130<31>
                                                       Inst_camctlA/Mram_CamInitRAM15
    SLICE_X47Y2.A6       net (fanout=1)        1.086   Inst_camctlA/_n0130<14>
    SLICE_X47Y2.A        Tilo                  0.259   N36
                                                       Inst_camctlA/Inst_TWICtl/mux115_SW0
    SLICE_X25Y2.D5       net (fanout=1)        1.717   N36
    SLICE_X25Y2.CLK      Tas                   0.322   Inst_camctlA/initFb<6>
                                                       Inst_camctlA/Inst_TWICtl/mux115
                                                       Inst_camctlA/Inst_TWICtl/dataByte_6
    -------------------------------------------------  ---------------------------
    Total                                      6.552ns (1.175ns logic, 5.377ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Mram_CamInitRAM7 (RAM)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_6 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.897ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.243 - 0.257)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Mram_CamInitRAM7 to Inst_camctlA/Inst_TWICtl/dataByte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y2.CMUX     Tshcko                0.911   Inst_camctlA/_n0130<7>
                                                       Inst_camctlA/Mram_CamInitRAM7
    SLICE_X47Y2.A4       net (fanout=1)        1.688   Inst_camctlA/_n0130<6>
    SLICE_X47Y2.A        Tilo                  0.259   N36
                                                       Inst_camctlA/Inst_TWICtl/mux115_SW0
    SLICE_X25Y2.D5       net (fanout=1)        1.717   N36
    SLICE_X25Y2.CLK      Tas                   0.322   Inst_camctlA/initFb<6>
                                                       Inst_camctlA/Inst_TWICtl/mux115
                                                       Inst_camctlA/Inst_TWICtl/dataByte_6
    -------------------------------------------------  ---------------------------
    Total                                      4.897ns (1.492ns logic, 3.405ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Mram_CamInitRAM23 (RAM)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_6 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.477ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.511 - 0.514)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Mram_CamInitRAM23 to Inst_camctlA/Inst_TWICtl/dataByte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y2.B        Tshcko                0.885   Inst_camctlA/_n0130<31>
                                                       Inst_camctlA/Mram_CamInitRAM23
    SLICE_X47Y2.A2       net (fanout=2)        1.294   Inst_camctlA/_n0130<22>
    SLICE_X47Y2.A        Tilo                  0.259   N36
                                                       Inst_camctlA/Inst_TWICtl/mux115_SW0
    SLICE_X25Y2.D5       net (fanout=1)        1.717   N36
    SLICE_X25Y2.CLK      Tas                   0.322   Inst_camctlA/initFb<6>
                                                       Inst_camctlA/Inst_TWICtl/mux115
                                                       Inst_camctlA/Inst_TWICtl/dataByte_6
    -------------------------------------------------  ---------------------------
    Total                                      4.477ns (1.466ns logic, 3.011ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Mram_CamInitRAM31 (RAM)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_6 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.395ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.511 - 0.514)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Mram_CamInitRAM31 to Inst_camctlA/Inst_TWICtl/dataByte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y2.DMUX     Tshcko                0.935   Inst_camctlA/_n0130<31>
                                                       Inst_camctlA/Mram_CamInitRAM31
    SLICE_X47Y2.A5       net (fanout=2)        1.162   Inst_camctlA/_n0130<30>
    SLICE_X47Y2.A        Tilo                  0.259   N36
                                                       Inst_camctlA/Inst_TWICtl/mux115_SW0
    SLICE_X25Y2.D5       net (fanout=1)        1.717   N36
    SLICE_X25Y2.CLK      Tas                   0.322   Inst_camctlA/initFb<6>
                                                       Inst_camctlA/Inst_TWICtl/mux115
                                                       Inst_camctlA/Inst_TWICtl/dataByte_6
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (1.516ns logic, 2.879ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Mram_CamInitRAM15 (RAM)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_6 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.238ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.511 - 0.514)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Mram_CamInitRAM15 to Inst_camctlA/Inst_TWICtl/dataByte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y2.A        Tshcko                0.854   Inst_camctlA/_n0130<31>
                                                       Inst_camctlA/Mram_CamInitRAM15
    SLICE_X47Y2.A6       net (fanout=1)        1.086   Inst_camctlA/_n0130<14>
    SLICE_X47Y2.A        Tilo                  0.259   N36
                                                       Inst_camctlA/Inst_TWICtl/mux115_SW0
    SLICE_X25Y2.D5       net (fanout=1)        1.717   N36
    SLICE_X25Y2.CLK      Tas                   0.322   Inst_camctlA/initFb<6>
                                                       Inst_camctlA/Inst_TWICtl/mux115
                                                       Inst_camctlA/Inst_TWICtl/dataByte_6
    -------------------------------------------------  ---------------------------
    Total                                      4.238ns (1.435ns logic, 2.803ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (SLICE_X15Y5.A4), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_2 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.482ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.236 - 0.252)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_2 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y4.CQ       Tcko                  0.391   Inst_camctlA/initA<2>
                                                       Inst_camctlA/initA_2
    SLICE_X30Y2.D3       net (fanout=20)       2.920   Inst_camctlA/initA<2>
    SLICE_X30Y2.D        Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X18Y4.B2       net (fanout=7)        1.777   Inst_camctlA/_n0130<32>
    SLICE_X18Y4.BMUX     Tilo                  0.261   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In1
    SLICE_X18Y4.A5       net (fanout=1)        0.417   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In1
    SLICE_X18Y4.A        Tilo                  0.203   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X15Y5.A4       net (fanout=1)        0.988   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X15Y5.CLK      Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.482ns (1.380ns logic, 6.102ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.051ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.236 - 0.252)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_3 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y4.CMUX     Tshcko                0.461   Inst_camctlA/initA<2>
                                                       Inst_camctlA/initA_3
    SLICE_X30Y2.D4       net (fanout=20)       2.419   Inst_camctlA/initA<3>
    SLICE_X30Y2.D        Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X18Y4.B2       net (fanout=7)        1.777   Inst_camctlA/_n0130<32>
    SLICE_X18Y4.BMUX     Tilo                  0.261   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In1
    SLICE_X18Y4.A5       net (fanout=1)        0.417   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In1
    SLICE_X18Y4.A        Tilo                  0.203   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X15Y5.A4       net (fanout=1)        0.988   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X15Y5.CLK      Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.051ns (1.450ns logic, 5.601ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_4 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.003ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.236 - 0.255)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_4 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y2.BQ        Tcko                  0.391   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_4
    SLICE_X30Y2.D5       net (fanout=19)       2.441   Inst_camctlA/initA<4>
    SLICE_X30Y2.D        Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X18Y4.B2       net (fanout=7)        1.777   Inst_camctlA/_n0130<32>
    SLICE_X18Y4.BMUX     Tilo                  0.261   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In1
    SLICE_X18Y4.A5       net (fanout=1)        0.417   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In1
    SLICE_X18Y4.A        Tilo                  0.203   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X15Y5.A4       net (fanout=1)        0.988   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X15Y5.CLK      Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.003ns (1.380ns logic, 5.623ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.002ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.236 - 0.252)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y4.AQ       Tcko                  0.391   Inst_camctlA/initA<2>
                                                       Inst_camctlA/initA_0
    SLICE_X30Y2.D1       net (fanout=22)       2.440   Inst_camctlA/initA<0>
    SLICE_X30Y2.D        Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X18Y4.B2       net (fanout=7)        1.777   Inst_camctlA/_n0130<32>
    SLICE_X18Y4.BMUX     Tilo                  0.261   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In1
    SLICE_X18Y4.A5       net (fanout=1)        0.417   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In1
    SLICE_X18Y4.A        Tilo                  0.203   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X15Y5.A4       net (fanout=1)        0.988   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X15Y5.CLK      Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.002ns (1.380ns logic, 5.622ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.981ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.236 - 0.252)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_1 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y4.BQ       Tcko                  0.391   Inst_camctlA/initA<2>
                                                       Inst_camctlA/initA_1
    SLICE_X30Y2.D2       net (fanout=21)       2.419   Inst_camctlA/initA<1>
    SLICE_X30Y2.D        Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X18Y4.B2       net (fanout=7)        1.777   Inst_camctlA/_n0130<32>
    SLICE_X18Y4.BMUX     Tilo                  0.261   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In1
    SLICE_X18Y4.A5       net (fanout=1)        0.417   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In1
    SLICE_X18Y4.A        Tilo                  0.203   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X15Y5.A4       net (fanout=1)        0.988   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X15Y5.CLK      Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.981ns (1.380ns logic, 5.601ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.877ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.236 - 0.255)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/state_FSM_FFd2 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.BQ        Tcko                  0.408   Inst_camctlA/state_FSM_FFd3
                                                       Inst_camctlA/state_FSM_FFd2
    SLICE_X18Y4.B1       net (fanout=37)       2.278   Inst_camctlA/state_FSM_FFd2
    SLICE_X18Y4.BMUX     Tilo                  0.261   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In1
    SLICE_X18Y4.A5       net (fanout=1)        0.417   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In1
    SLICE_X18Y4.A        Tilo                  0.203   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X15Y5.A4       net (fanout=1)        0.988   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X15Y5.CLK      Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.877ns (1.194ns logic, 3.683ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Mram_CamInitRAM33 (RAM)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.835ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.504 - 0.514)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Mram_CamInitRAM33 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y2.D        Tshcko                0.867   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X18Y4.B2       net (fanout=7)        1.777   Inst_camctlA/_n0130<32>
    SLICE_X18Y4.BMUX     Tilo                  0.261   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In1
    SLICE_X18Y4.A5       net (fanout=1)        0.417   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In1
    SLICE_X18Y4.A        Tilo                  0.203   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X15Y5.A4       net (fanout=1)        0.988   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X15Y5.CLK      Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.835ns (1.653ns logic, 3.182ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/state_FSM_FFd1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.656ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.236 - 0.255)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/state_FSM_FFd1 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.AQ        Tcko                  0.408   Inst_camctlA/state_FSM_FFd3
                                                       Inst_camctlA/state_FSM_FFd1
    SLICE_X18Y4.B4       net (fanout=28)       2.057   Inst_camctlA/state_FSM_FFd1
    SLICE_X18Y4.BMUX     Tilo                  0.261   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In1
    SLICE_X18Y4.A5       net (fanout=1)        0.417   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In1
    SLICE_X18Y4.A        Tilo                  0.203   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X15Y5.A4       net (fanout=1)        0.988   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X15Y5.CLK      Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.656ns (1.194ns logic, 3.462ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.536ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.236 - 0.255)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/state_FSM_FFd3 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.DQ        Tcko                  0.408   Inst_camctlA/state_FSM_FFd3
                                                       Inst_camctlA/state_FSM_FFd3
    SLICE_X18Y4.B3       net (fanout=37)       1.937   Inst_camctlA/state_FSM_FFd3
    SLICE_X18Y4.BMUX     Tilo                  0.261   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In1
    SLICE_X18Y4.A5       net (fanout=1)        0.417   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In1
    SLICE_X18Y4.A        Tilo                  0.203   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X15Y5.A4       net (fanout=1)        0.988   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X15Y5.CLK      Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.536ns (1.194ns logic, 3.342ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/int_Rst (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.425ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.504 - 0.515)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/int_Rst to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y2.CMUX     Tshcko                0.461   Inst_camctlA/Inst_TWICtl/_n0401_inv2
                                                       Inst_camctlA/Inst_TWICtl/int_Rst
    SLICE_X18Y4.A3       net (fanout=13)       1.451   Inst_camctlA/Inst_TWICtl/int_Rst
    SLICE_X18Y4.A        Tilo                  0.203   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X15Y5.A4       net (fanout=1)        0.988   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X15Y5.CLK      Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.425ns (0.986ns logic, 2.439ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/addrNData (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.327ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.236 - 0.257)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/addrNData to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y2.CMUX     Tshcko                0.461   Inst_camctlA/Inst_TWICtl/latchData_GND_1237_o_AND_226_o
                                                       Inst_camctlA/Inst_TWICtl/addrNData
    SLICE_X18Y4.B5       net (fanout=7)        0.675   Inst_camctlA/Inst_TWICtl/addrNData
    SLICE_X18Y4.BMUX     Tilo                  0.261   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In1
    SLICE_X18Y4.A5       net (fanout=1)        0.417   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In1
    SLICE_X18Y4.A        Tilo                  0.203   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X15Y5.A4       net (fanout=1)        0.988   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X15Y5.CLK      Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.327ns (1.247ns logic, 2.080ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.208ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.236 - 0.255)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y3.AQ       Tcko                  0.408   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    SLICE_X18Y4.A1       net (fanout=35)       1.287   Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    SLICE_X18Y4.A        Tilo                  0.203   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X15Y5.A4       net (fanout=1)        0.988   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X15Y5.CLK      Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.208ns (0.933ns logic, 2.275ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.843ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.236 - 0.255)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/state_FSM_FFd3 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y3.CQ       Tcko                  0.408   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
    SLICE_X18Y4.A4       net (fanout=32)       0.922   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
    SLICE_X18Y4.A        Tilo                  0.203   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X15Y5.A4       net (fanout=1)        0.988   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X15Y5.CLK      Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.843ns (0.933ns logic, 1.910ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/currAddr_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.410ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.236 - 0.254)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/currAddr_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y4.BQ       Tcko                  0.447   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/currAddr_0
    SLICE_X18Y4.A2       net (fanout=5)        0.450   Inst_camctlA/Inst_TWICtl/currAddr<0>
    SLICE_X18Y4.A        Tilo                  0.203   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X15Y5.A4       net (fanout=1)        0.988   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X15Y5.CLK      Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.410ns (0.972ns logic, 1.438ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/dataByte_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.269ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.236 - 0.256)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/dataByte_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y3.CQ       Tcko                  0.447   Inst_camctlA/initFb<0>
                                                       Inst_camctlA/Inst_TWICtl/dataByte_0
    SLICE_X18Y4.A6       net (fanout=7)        0.309   Inst_camctlA/initFb<0>
    SLICE_X18Y4.A        Tilo                  0.203   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X15Y5.A4       net (fanout=1)        0.988   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X15Y5.CLK      Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.269ns (0.972ns logic, 1.297ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (SLICE_X15Y5.B1), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_2 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.803ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.236 - 0.252)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_2 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y4.CQ       Tcko                  0.391   Inst_camctlA/initA<2>
                                                       Inst_camctlA/initA_2
    SLICE_X30Y2.D3       net (fanout=20)       2.920   Inst_camctlA/initA<2>
    SLICE_X30Y2.D        Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X23Y2.A2       net (fanout=7)        1.412   Inst_camctlA/_n0130<32>
    SLICE_X23Y2.A        Tilo                  0.259   Inst_camctlA/Inst_TWICtl/latchData_GND_1237_o_AND_226_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In6
    SLICE_X15Y5.B1       net (fanout=1)        1.296   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In8
    SLICE_X15Y5.CLK      Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.803ns (1.175ns logic, 5.628ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.372ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.236 - 0.252)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_3 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y4.CMUX     Tshcko                0.461   Inst_camctlA/initA<2>
                                                       Inst_camctlA/initA_3
    SLICE_X30Y2.D4       net (fanout=20)       2.419   Inst_camctlA/initA<3>
    SLICE_X30Y2.D        Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X23Y2.A2       net (fanout=7)        1.412   Inst_camctlA/_n0130<32>
    SLICE_X23Y2.A        Tilo                  0.259   Inst_camctlA/Inst_TWICtl/latchData_GND_1237_o_AND_226_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In6
    SLICE_X15Y5.B1       net (fanout=1)        1.296   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In8
    SLICE_X15Y5.CLK      Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.372ns (1.245ns logic, 5.127ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_4 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.324ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.236 - 0.255)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_4 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y2.BQ        Tcko                  0.391   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_4
    SLICE_X30Y2.D5       net (fanout=19)       2.441   Inst_camctlA/initA<4>
    SLICE_X30Y2.D        Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X23Y2.A2       net (fanout=7)        1.412   Inst_camctlA/_n0130<32>
    SLICE_X23Y2.A        Tilo                  0.259   Inst_camctlA/Inst_TWICtl/latchData_GND_1237_o_AND_226_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In6
    SLICE_X15Y5.B1       net (fanout=1)        1.296   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In8
    SLICE_X15Y5.CLK      Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.324ns (1.175ns logic, 5.149ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.323ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.236 - 0.252)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y4.AQ       Tcko                  0.391   Inst_camctlA/initA<2>
                                                       Inst_camctlA/initA_0
    SLICE_X30Y2.D1       net (fanout=22)       2.440   Inst_camctlA/initA<0>
    SLICE_X30Y2.D        Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X23Y2.A2       net (fanout=7)        1.412   Inst_camctlA/_n0130<32>
    SLICE_X23Y2.A        Tilo                  0.259   Inst_camctlA/Inst_TWICtl/latchData_GND_1237_o_AND_226_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In6
    SLICE_X15Y5.B1       net (fanout=1)        1.296   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In8
    SLICE_X15Y5.CLK      Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.323ns (1.175ns logic, 5.148ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.302ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.236 - 0.252)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_1 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y4.BQ       Tcko                  0.391   Inst_camctlA/initA<2>
                                                       Inst_camctlA/initA_1
    SLICE_X30Y2.D2       net (fanout=21)       2.419   Inst_camctlA/initA<1>
    SLICE_X30Y2.D        Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X23Y2.A2       net (fanout=7)        1.412   Inst_camctlA/_n0130<32>
    SLICE_X23Y2.A        Tilo                  0.259   Inst_camctlA/Inst_TWICtl/latchData_GND_1237_o_AND_226_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In6
    SLICE_X15Y5.B1       net (fanout=1)        1.296   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In8
    SLICE_X15Y5.CLK      Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.302ns (1.175ns logic, 5.127ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/state_FSM_FFd1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.691ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.236 - 0.255)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/state_FSM_FFd1 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.AQ        Tcko                  0.408   Inst_camctlA/state_FSM_FFd3
                                                       Inst_camctlA/state_FSM_FFd1
    SLICE_X23Y2.B2       net (fanout=28)       2.689   Inst_camctlA/state_FSM_FFd1
    SLICE_X23Y2.B        Tilo                  0.259   Inst_camctlA/Inst_TWICtl/latchData_GND_1237_o_AND_226_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In5
    SLICE_X23Y2.A3       net (fanout=1)        0.458   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
    SLICE_X23Y2.A        Tilo                  0.259   Inst_camctlA/Inst_TWICtl/latchData_GND_1237_o_AND_226_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In6
    SLICE_X15Y5.B1       net (fanout=1)        1.296   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In8
    SLICE_X15Y5.CLK      Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.691ns (1.248ns logic, 4.443ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.390ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.236 - 0.255)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/state_FSM_FFd2 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.BQ        Tcko                  0.408   Inst_camctlA/state_FSM_FFd3
                                                       Inst_camctlA/state_FSM_FFd2
    SLICE_X23Y2.A4       net (fanout=37)       2.105   Inst_camctlA/state_FSM_FFd2
    SLICE_X23Y2.A        Tilo                  0.259   Inst_camctlA/Inst_TWICtl/latchData_GND_1237_o_AND_226_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In6
    SLICE_X15Y5.B1       net (fanout=1)        1.296   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In8
    SLICE_X15Y5.CLK      Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.390ns (0.989ns logic, 3.401ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/int_Rst (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.218ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.504 - 0.515)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/int_Rst to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y2.CMUX     Tshcko                0.461   Inst_camctlA/Inst_TWICtl/_n0401_inv2
                                                       Inst_camctlA/Inst_TWICtl/int_Rst
    SLICE_X23Y2.B3       net (fanout=13)       1.163   Inst_camctlA/Inst_TWICtl/int_Rst
    SLICE_X23Y2.B        Tilo                  0.259   Inst_camctlA/Inst_TWICtl/latchData_GND_1237_o_AND_226_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In5
    SLICE_X23Y2.A3       net (fanout=1)        0.458   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
    SLICE_X23Y2.A        Tilo                  0.259   Inst_camctlA/Inst_TWICtl/latchData_GND_1237_o_AND_226_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In6
    SLICE_X15Y5.B1       net (fanout=1)        1.296   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In8
    SLICE_X15Y5.CLK      Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.218ns (1.301ns logic, 2.917ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Mram_CamInitRAM33 (RAM)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.156ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.504 - 0.514)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Mram_CamInitRAM33 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y2.D        Tshcko                0.867   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X23Y2.A2       net (fanout=7)        1.412   Inst_camctlA/_n0130<32>
    SLICE_X23Y2.A        Tilo                  0.259   Inst_camctlA/Inst_TWICtl/latchData_GND_1237_o_AND_226_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In6
    SLICE_X15Y5.B1       net (fanout=1)        1.296   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In8
    SLICE_X15Y5.CLK      Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.156ns (1.448ns logic, 2.708ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.883ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.236 - 0.255)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/state_FSM_FFd3 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.DQ        Tcko                  0.408   Inst_camctlA/state_FSM_FFd3
                                                       Inst_camctlA/state_FSM_FFd3
    SLICE_X23Y2.A6       net (fanout=37)       1.598   Inst_camctlA/state_FSM_FFd3
    SLICE_X23Y2.A        Tilo                  0.259   Inst_camctlA/Inst_TWICtl/latchData_GND_1237_o_AND_226_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In6
    SLICE_X15Y5.B1       net (fanout=1)        1.296   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In8
    SLICE_X15Y5.CLK      Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.883ns (0.989ns logic, 2.894ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/subState_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.856ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.236 - 0.251)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/subState_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y5.AQ       Tcko                  0.391   Inst_camctlA/Inst_TWICtl/subState<1>
                                                       Inst_camctlA/Inst_TWICtl/subState_0
    SLICE_X23Y2.B5       net (fanout=16)       0.871   Inst_camctlA/Inst_TWICtl/subState<0>
    SLICE_X23Y2.B        Tilo                  0.259   Inst_camctlA/Inst_TWICtl/latchData_GND_1237_o_AND_226_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In5
    SLICE_X23Y2.A3       net (fanout=1)        0.458   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
    SLICE_X23Y2.A        Tilo                  0.259   Inst_camctlA/Inst_TWICtl/latchData_GND_1237_o_AND_226_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In6
    SLICE_X15Y5.B1       net (fanout=1)        1.296   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In8
    SLICE_X15Y5.CLK      Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.856ns (1.231ns logic, 2.625ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/dataByte_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.830ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.236 - 0.256)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/dataByte_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y3.CQ       Tcko                  0.447   Inst_camctlA/initFb<0>
                                                       Inst_camctlA/Inst_TWICtl/dataByte_0
    SLICE_X23Y2.B4       net (fanout=7)        0.789   Inst_camctlA/initFb<0>
    SLICE_X23Y2.B        Tilo                  0.259   Inst_camctlA/Inst_TWICtl/latchData_GND_1237_o_AND_226_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In5
    SLICE_X23Y2.A3       net (fanout=1)        0.458   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
    SLICE_X23Y2.A        Tilo                  0.259   Inst_camctlA/Inst_TWICtl/latchData_GND_1237_o_AND_226_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In6
    SLICE_X15Y5.B1       net (fanout=1)        1.296   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In8
    SLICE_X15Y5.CLK      Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.830ns (1.287ns logic, 2.543ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/addrNData (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.710ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.236 - 0.257)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/addrNData to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y2.CMUX     Tshcko                0.461   Inst_camctlA/Inst_TWICtl/latchData_GND_1237_o_AND_226_o
                                                       Inst_camctlA/Inst_TWICtl/addrNData
    SLICE_X23Y2.A1       net (fanout=7)        1.372   Inst_camctlA/Inst_TWICtl/addrNData
    SLICE_X23Y2.A        Tilo                  0.259   Inst_camctlA/Inst_TWICtl/latchData_GND_1237_o_AND_226_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In6
    SLICE_X15Y5.B1       net (fanout=1)        1.296   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In8
    SLICE_X15Y5.CLK      Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.710ns (1.042ns logic, 2.668ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/addrNData (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.195ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.236 - 0.257)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/addrNData to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y2.CMUX     Tshcko                0.461   Inst_camctlA/Inst_TWICtl/latchData_GND_1237_o_AND_226_o
                                                       Inst_camctlA/Inst_TWICtl/addrNData
    SLICE_X23Y2.B6       net (fanout=7)        0.140   Inst_camctlA/Inst_TWICtl/addrNData
    SLICE_X23Y2.B        Tilo                  0.259   Inst_camctlA/Inst_TWICtl/latchData_GND_1237_o_AND_226_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In5
    SLICE_X23Y2.A3       net (fanout=1)        0.458   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
    SLICE_X23Y2.A        Tilo                  0.259   Inst_camctlA/Inst_TWICtl/latchData_GND_1237_o_AND_226_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In6
    SLICE_X15Y5.B1       net (fanout=1)        1.296   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In8
    SLICE_X15Y5.CLK      Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.195ns (1.301ns logic, 1.894ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/currAddr_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.991ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.236 - 0.254)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/currAddr_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y4.BQ       Tcko                  0.447   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/currAddr_0
    SLICE_X23Y2.A5       net (fanout=5)        0.667   Inst_camctlA/Inst_TWICtl/currAddr<0>
    SLICE_X23Y2.A        Tilo                  0.259   Inst_camctlA/Inst_TWICtl/latchData_GND_1237_o_AND_226_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In6
    SLICE_X15Y5.B1       net (fanout=1)        1.296   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In8
    SLICE_X15Y5.CLK      Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.991ns (1.028ns logic, 1.963ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Mram_CamInitRAM4 (SLICE_X6Y7.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM4 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.314ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlB/Inst_TWICtl/dataByte_3 to Inst_camctlB/Mram_CamInitRAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y6.CQ        Tcko                  0.198   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    SLICE_X6Y7.AI        net (fanout=3)        0.120   Inst_camctlB/initFb<3>
    SLICE_X6Y7.CLK       Tdh         (-Th)     0.004   Inst_camctlB/_n0130<7>
                                                       Inst_camctlB/Mram_CamInitRAM4
    -------------------------------------------------  ---------------------------
    Total                                      0.314ns (0.194ns logic, 0.120ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Mram_CamInitRAM3 (SLICE_X6Y7.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlB/Inst_TWICtl/dataByte_2 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM3 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.315ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlB/Inst_TWICtl/dataByte_2 to Inst_camctlB/Mram_CamInitRAM3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y6.BQ        Tcko                  0.198   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_2
    SLICE_X6Y7.BI        net (fanout=3)        0.117   Inst_camctlB/initFb<2>
    SLICE_X6Y7.CLK       Tdh         (-Th)     0.000   Inst_camctlB/_n0130<7>
                                                       Inst_camctlB/Mram_CamInitRAM3
    -------------------------------------------------  ---------------------------
    Total                                      0.315ns (0.198ns logic, 0.117ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/state_FSM_FFd3 (SLICE_X4Y2.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.348ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlB/intRst (FF)
  Destination:          Inst_camctlA/state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.351ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.042 - 0.039)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlB/intRst to Inst_camctlA/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y3.BQ        Tcko                  0.198   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    SLICE_X4Y2.SR        net (fanout=18)       0.152   Inst_camctlB/intRst
    SLICE_X4Y2.CLK       Tcksr       (-Th)    -0.001   Inst_camctlA/state_FSM_FFd3
                                                       Inst_camctlA/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.351ns (0.199ns logic, 0.152ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X19Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X12Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlA/Inst_TWICtl/dSda/CLK0
  Logical resource: Inst_camctlA/Inst_TWICtl/dSda/CLK0
  Location pin: ILOGIC_X16Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlA/Inst_TWICtl/dScl/CLK0
  Logical resource: Inst_camctlA/Inst_TWICtl/dScl/CLK0
  Location pin: ILOGIC_X17Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlB/Inst_TWICtl/dSda/CLK0
  Logical resource: Inst_camctlB/Inst_TWICtl/dSda/CLK0
  Location pin: ILOGIC_X10Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlB/Inst_TWICtl/dScl/CLK0
  Logical resource: Inst_camctlB/Inst_TWICtl/dScl/CLK0
  Location pin: ILOGIC_X10Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM10/CLK
  Location pin: SLICE_X6Y4.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM18/CLK
  Location pin: SLICE_X6Y4.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM19/CLK
  Location pin: SLICE_X6Y4.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM27/CLK
  Location pin: SLICE_X6Y4.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM26/CLK
  Location pin: SLICE_X6Y4.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM28/CLK
  Location pin: SLICE_X6Y4.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM29/CLK
  Location pin: SLICE_X6Y4.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM33/CLK
  Location pin: SLICE_X6Y4.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM1/CLK
  Location pin: SLICE_X6Y7.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM4/CLK
  Location pin: SLICE_X6Y7.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM2/CLK
  Location pin: SLICE_X6Y7.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM3/CLK
  Location pin: SLICE_X6Y7.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM7/CLK
  Location pin: SLICE_X6Y7.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM5/CLK
  Location pin: SLICE_X6Y7.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM6/CLK
  Location pin: SLICE_X6Y7.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM8/CLK
  Location pin: SLICE_X6Y7.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM17/CLK
  Location pin: SLICE_X6Y8.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM15/CLK
  Location pin: SLICE_X6Y8.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM16/CLK
  Location pin: SLICE_X6Y8.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM23/CLK
  Location pin: SLICE_X6Y8.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM24/CLK
  Location pin: SLICE_X6Y8.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM25/CLK
  Location pin: SLICE_X6Y8.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM31/CLK
  Location pin: SLICE_X6Y8.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM32/CLK
  Location pin: SLICE_X6Y8.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<29>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM11/CLK
  Location pin: SLICE_X10Y8.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<29>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM14/CLK
  Location pin: SLICE_X10Y8.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<29>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM12/CLK
  Location pin: SLICE_X10Y8.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<29>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM13/CLK
  Location pin: SLICE_X10Y8.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<29>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM20/CLK
  Location pin: SLICE_X10Y8.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<29>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM21/CLK
  Location pin: SLICE_X10Y8.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<29>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM22/CLK
  Location pin: SLICE_X10Y8.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<29>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM30/CLK
  Location pin: SLICE_X10Y8.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM9/CLK
  Location pin: SLICE_X14Y17.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<21>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM10/CLK
  Location pin: SLICE_X18Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<21>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM11/CLK
  Location pin: SLICE_X18Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<21>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM14/CLK
  Location pin: SLICE_X18Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<21>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM12/CLK
  Location pin: SLICE_X18Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<21>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM13/CLK
  Location pin: SLICE_X18Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<21>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM20/CLK
  Location pin: SLICE_X18Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<21>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM21/CLK
  Location pin: SLICE_X18Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<21>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM22/CLK
  Location pin: SLICE_X18Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<8>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM9/CLK
  Location pin: SLICE_X22Y3.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM1/CLK
  Location pin: SLICE_X26Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM4/CLK
  Location pin: SLICE_X26Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM2/CLK
  Location pin: SLICE_X26Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM3/CLK
  Location pin: SLICE_X26Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM7/CLK
  Location pin: SLICE_X26Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM5/CLK
  Location pin: SLICE_X26Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM6/CLK
  Location pin: SLICE_X26Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM8/CLK
  Location pin: SLICE_X26Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM18/CLK
  Location pin: SLICE_X30Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM19/CLK
  Location pin: SLICE_X30Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM27/CLK
  Location pin: SLICE_X30Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM25/CLK
  Location pin: SLICE_X30Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM26/CLK
  Location pin: SLICE_X30Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM28/CLK
  Location pin: SLICE_X30Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM29/CLK
  Location pin: SLICE_X30Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM33/CLK
  Location pin: SLICE_X30Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM17/CLK
  Location pin: SLICE_X34Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM15/CLK
  Location pin: SLICE_X34Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM16/CLK
  Location pin: SLICE_X34Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM23/CLK
  Location pin: SLICE_X34Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM24/CLK
  Location pin: SLICE_X34Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM30/CLK
  Location pin: SLICE_X34Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM31/CLK
  Location pin: SLICE_X34Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM32/CLK
  Location pin: SLICE_X34Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<3>/CLK
  Logical resource: Inst_camctlB/waitCnt_0/CK
  Location pin: SLICE_X8Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<3>/CLK
  Logical resource: Inst_camctlB/waitCnt_1/CK
  Location pin: SLICE_X8Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<3>/CLK
  Logical resource: Inst_camctlB/waitCnt_2/CK
  Location pin: SLICE_X8Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<3>/CLK
  Logical resource: Inst_camctlB/waitCnt_3/CK
  Location pin: SLICE_X8Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<7>/CLK
  Logical resource: Inst_camctlB/waitCnt_4/CK
  Location pin: SLICE_X8Y3.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<7>/CLK
  Logical resource: Inst_camctlB/waitCnt_5/CK
  Location pin: SLICE_X8Y3.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<7>/CLK
  Logical resource: Inst_camctlB/waitCnt_6/CK
  Location pin: SLICE_X8Y3.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<7>/CLK
  Logical resource: Inst_camctlB/waitCnt_7/CK
  Location pin: SLICE_X8Y3.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<11>/CLK
  Logical resource: Inst_camctlB/waitCnt_8/CK
  Location pin: SLICE_X8Y4.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<11>/CLK
  Logical resource: Inst_camctlB/waitCnt_9/CK
  Location pin: SLICE_X8Y4.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<11>/CLK
  Logical resource: Inst_camctlB/waitCnt_10/CK
  Location pin: SLICE_X8Y4.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<11>/CLK
  Logical resource: Inst_camctlB/waitCnt_11/CK
  Location pin: SLICE_X8Y4.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<14>/CLK
  Logical resource: Inst_camctlB/waitCnt_12/CK
  Location pin: SLICE_X8Y5.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<14>/CLK
  Logical resource: Inst_camctlB/waitCnt_13/CK
  Location pin: SLICE_X8Y5.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<14>/CLK
  Logical resource: Inst_camctlB/waitCnt_14/CK
  Location pin: SLICE_X8Y5.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<3>/CLK
  Logical resource: Inst_camctlA/waitCnt_0/CK
  Location pin: SLICE_X12Y1.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<3>/CLK
  Logical resource: Inst_camctlA/waitCnt_1/CK
  Location pin: SLICE_X12Y1.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<3>/CLK
  Logical resource: Inst_camctlA/waitCnt_2/CK
  Location pin: SLICE_X12Y1.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<3>/CLK
  Logical resource: Inst_camctlA/waitCnt_3/CK
  Location pin: SLICE_X12Y1.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<7>/CLK
  Logical resource: Inst_camctlA/waitCnt_4/CK
  Location pin: SLICE_X12Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<7>/CLK
  Logical resource: Inst_camctlA/waitCnt_5/CK
  Location pin: SLICE_X12Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<7>/CLK
  Logical resource: Inst_camctlA/waitCnt_6/CK
  Location pin: SLICE_X12Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<7>/CLK
  Logical resource: Inst_camctlA/waitCnt_7/CK
  Location pin: SLICE_X12Y2.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<11>/CLK
  Logical resource: Inst_camctlA/waitCnt_8/CK
  Location pin: SLICE_X12Y3.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<11>/CLK
  Logical resource: Inst_camctlA/waitCnt_9/CK
  Location pin: SLICE_X12Y3.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<11>/CLK
  Logical resource: Inst_camctlA/waitCnt_10/CK
  Location pin: SLICE_X12Y3.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<11>/CLK
  Logical resource: Inst_camctlA/waitCnt_11/CK
  Location pin: SLICE_X12Y3.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP      
   "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169       
  ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X19Y0.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X12Y2.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x_180"         TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (1 component switching limit error)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x_180"
        TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.249ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: ddr2clk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x" TS_CLK_I *         10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (1 component switching limit error)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x" TS_CLK_I *
        10 HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.249ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: ddr2clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP 
"Inst_SysCon_mcb_drp_clk_bfg"         TS_CLK_I * 1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12737 paths analyzed, 1312 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.368ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (SLICE_X18Y88.CE), 88 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.244ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X35Y98.A2      net (fanout=45)       1.821   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.D6      net (fanout=45)       2.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      7.244ns (1.499ns logic, 5.745ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.875ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X35Y98.A4      net (fanout=47)       1.396   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.D6      net (fanout=45)       2.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      6.875ns (1.555ns logic, 5.320ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.799ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X35Y97.B4      net (fanout=45)       1.685   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X21Y89.D3      net (fanout=65)       2.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      6.799ns (1.499ns logic, 5.300ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.427ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X31Y94.B3      net (fanout=45)       1.227   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.D1      net (fanout=38)       2.168   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      6.427ns (1.499ns logic, 4.928ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.379ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X35Y98.A3      net (fanout=46)       0.939   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.D6      net (fanout=45)       2.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      6.379ns (1.516ns logic, 4.863ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.334ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X35Y98.A1      net (fanout=42)       0.894   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.D6      net (fanout=45)       2.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      6.334ns (1.516ns logic, 4.818ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.323ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X35Y97.B5      net (fanout=47)       1.153   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X21Y89.D3      net (fanout=65)       2.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      6.323ns (1.555ns logic, 4.768ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.289ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X31Y94.B4      net (fanout=47)       1.033   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.D1      net (fanout=38)       2.168   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      6.289ns (1.555ns logic, 4.734ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.259ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X35Y98.A2      net (fanout=45)       1.821   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.C1      net (fanout=45)       2.692   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      6.259ns (1.240ns logic, 5.019ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.237ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X31Y94.B5      net (fanout=47)       1.020   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.D1      net (fanout=38)       2.168   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      6.237ns (1.516ns logic, 4.721ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.190ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X21Y89.B1      net (fanout=47)       2.464   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X21Y89.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv11
    SLICE_X21Y89.D2      net (fanout=9)        0.623   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      6.190ns (1.570ns logic, 4.620ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.181ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X31Y94.B2      net (fanout=42)       0.964   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.D1      net (fanout=38)       2.168   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      6.181ns (1.516ns logic, 4.665ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.144ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X31Y94.B1      net (fanout=46)       0.927   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.D1      net (fanout=38)       2.168   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      6.144ns (1.516ns logic, 4.628ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.084ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X31Y94.B6      net (fanout=42)       0.867   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.D1      net (fanout=38)       2.168   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      6.084ns (1.516ns logic, 4.568ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.015ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X35Y98.A2      net (fanout=45)       1.821   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y95.C2      net (fanout=45)       1.378   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      6.015ns (1.499ns logic, 4.516ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.012ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X35Y98.A5      net (fanout=47)       0.572   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.D6      net (fanout=45)       2.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      6.012ns (1.516ns logic, 4.496ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.006ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X35Y97.B2      net (fanout=42)       0.875   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X21Y89.D3      net (fanout=65)       2.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      6.006ns (1.516ns logic, 4.490ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.994ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X35Y97.B1      net (fanout=46)       0.863   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X21Y89.D3      net (fanout=65)       2.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      5.994ns (1.516ns logic, 4.478ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.890ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X35Y98.A4      net (fanout=47)       1.396   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.C1      net (fanout=45)       2.692   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      5.890ns (1.296ns logic, 4.594ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.887ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X21Y89.B3      net (fanout=46)       2.161   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X21Y89.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv11
    SLICE_X21Y89.D2      net (fanout=9)        0.623   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      5.887ns (1.570ns logic, 4.317ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.872ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X28Y93.B2      net (fanout=42)       1.751   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X28Y93.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X21Y89.D5      net (fanout=37)       1.126   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      5.872ns (1.462ns logic, 4.410ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.821ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X35Y98.A6      net (fanout=42)       0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.D6      net (fanout=45)       2.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      5.821ns (1.516ns logic, 4.305ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.821ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X35Y97.B3      net (fanout=47)       0.690   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X21Y89.D3      net (fanout=65)       2.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      5.821ns (1.516ns logic, 4.305ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.734ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X21Y89.B4      net (fanout=42)       2.008   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X21Y89.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv11
    SLICE_X21Y89.D2      net (fanout=9)        0.623   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      5.734ns (1.570ns logic, 4.164ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.646ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X35Y98.A4      net (fanout=47)       1.396   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y95.C2      net (fanout=45)       1.378   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      5.646ns (1.555ns logic, 4.091ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.652ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X21Y89.B2      net (fanout=42)       1.926   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X21Y89.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv11
    SLICE_X21Y89.D2      net (fanout=9)        0.623   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      5.652ns (1.570ns logic, 4.082ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.636ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X26Y92.D4      net (fanout=42)       1.841   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X26Y92.D       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0823_inv21
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0823_inv211
    SLICE_X21Y89.D4      net (fanout=4)        0.802   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0823_inv21
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      5.636ns (1.460ns logic, 4.176ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.615ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X28Y93.B4      net (fanout=47)       1.494   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X28Y93.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X21Y89.D5      net (fanout=37)       1.126   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      5.615ns (1.462ns logic, 4.153ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.485ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X35Y97.B4      net (fanout=45)       1.685   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X29Y95.C4      net (fanout=65)       0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      5.485ns (1.499ns logic, 3.986ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.490ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X35Y97.B6      net (fanout=42)       0.359   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X21Y89.D3      net (fanout=65)       2.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      5.490ns (1.516ns logic, 3.974ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.460ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X28Y93.B5      net (fanout=42)       1.339   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X28Y93.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X21Y89.D5      net (fanout=37)       1.126   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      5.460ns (1.462ns logic, 3.998ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.449ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X28Y93.B2      net (fanout=42)       1.751   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X28Y93.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X29Y95.C1      net (fanout=37)       0.919   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      5.449ns (1.462ns logic, 3.987ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.406ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X26Y92.D2      net (fanout=46)       1.611   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X26Y92.D       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0823_inv21
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0823_inv211
    SLICE_X21Y89.D4      net (fanout=4)        0.802   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0823_inv21
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      5.406ns (1.460ns logic, 3.946ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.394ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X35Y98.A3      net (fanout=46)       0.939   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.C1      net (fanout=45)       2.692   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      5.394ns (1.257ns logic, 4.137ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.349ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X35Y98.A1      net (fanout=42)       0.894   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.C1      net (fanout=45)       2.692   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      5.349ns (1.257ns logic, 4.092ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.308ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X28Y93.B6      net (fanout=46)       1.187   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X28Y93.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X21Y89.D5      net (fanout=37)       1.126   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      5.308ns (1.462ns logic, 3.846ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.192ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X28Y93.B4      net (fanout=47)       1.494   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X28Y93.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X29Y95.C1      net (fanout=37)       0.919   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      5.192ns (1.462ns logic, 3.730ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.150ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X35Y98.A3      net (fanout=46)       0.939   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y95.C2      net (fanout=45)       1.378   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      5.150ns (1.516ns logic, 3.634ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.128ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X26Y92.D6      net (fanout=42)       1.333   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X26Y92.D       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0823_inv21
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0823_inv211
    SLICE_X21Y89.D4      net (fanout=4)        0.802   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0823_inv21
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      5.128ns (1.460ns logic, 3.668ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.120ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X29Y95.B2      net (fanout=42)       1.544   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X29Y95.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<5>1
    SLICE_X29Y95.C3      net (fanout=24)       0.689   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<5>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      5.120ns (1.570ns logic, 3.550ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.105ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X35Y98.A1      net (fanout=42)       0.894   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y95.C2      net (fanout=45)       1.378   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      5.105ns (1.516ns logic, 3.589ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.062ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X31Y93.B1      net (fanout=42)       1.445   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X29Y95.C5      net (fanout=26)       0.784   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      5.062ns (1.516ns logic, 3.546ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.043ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X28Y93.B1      net (fanout=45)       0.939   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X28Y93.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X21Y89.D5      net (fanout=37)       1.126   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      5.043ns (1.445ns logic, 3.598ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.037ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X28Y93.B5      net (fanout=42)       1.339   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X28Y93.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X29Y95.C1      net (fanout=37)       0.919   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      5.037ns (1.462ns logic, 3.575ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.027ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X35Y98.A5      net (fanout=47)       0.572   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.C1      net (fanout=45)       2.692   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      5.027ns (1.257ns logic, 3.770ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.009ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X35Y97.B5      net (fanout=47)       1.153   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X29Y95.C4      net (fanout=65)       0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      5.009ns (1.555ns logic, 3.454ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.950ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X29Y95.B1      net (fanout=46)       1.374   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X29Y95.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<5>1
    SLICE_X29Y95.C3      net (fanout=24)       0.689   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<5>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.950ns (1.570ns logic, 3.380ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.885ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X28Y93.B6      net (fanout=46)       1.187   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X28Y93.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X29Y95.C1      net (fanout=37)       0.919   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.885ns (1.462ns logic, 3.423ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.850ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X31Y93.B4      net (fanout=47)       1.194   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X29Y95.C5      net (fanout=26)       0.784   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.850ns (1.555ns logic, 3.295ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.856ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X29Y95.B5      net (fanout=47)       1.280   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X29Y95.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<5>1
    SLICE_X29Y95.C3      net (fanout=24)       0.689   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<5>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.856ns (1.570ns logic, 3.286ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.836ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X35Y98.A6      net (fanout=42)       0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.C1      net (fanout=45)       2.692   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.836ns (1.257ns logic, 3.579ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.826ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X31Y94.B3      net (fanout=45)       1.227   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y95.C6      net (fanout=38)       0.783   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.826ns (1.499ns logic, 3.327ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.807ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X31Y94.B3      net (fanout=45)       1.227   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.C4      net (fanout=38)       1.834   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.807ns (1.240ns logic, 3.567ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.798ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X31Y93.B5      net (fanout=47)       1.181   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X29Y95.C5      net (fanout=26)       0.784   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.798ns (1.516ns logic, 3.282ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.783ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X35Y98.A5      net (fanout=47)       0.572   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y95.C2      net (fanout=45)       1.378   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.783ns (1.516ns logic, 3.267ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.752ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X21Y89.B5      net (fanout=45)       1.043   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X21Y89.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv11
    SLICE_X21Y89.D2      net (fanout=9)        0.623   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.752ns (1.553ns logic, 3.199ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.719ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X31Y93.B1      net (fanout=42)       1.445   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X21Y89.C3      net (fanout=26)       1.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.719ns (1.257ns logic, 3.462ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.705ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X31Y93.B2      net (fanout=42)       1.088   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X29Y95.C5      net (fanout=26)       0.784   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.705ns (1.516ns logic, 3.189ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.701ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X29Y95.B4      net (fanout=42)       1.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X29Y95.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<5>1
    SLICE_X29Y95.C3      net (fanout=24)       0.689   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<5>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.701ns (1.570ns logic, 3.131ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.688ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X31Y94.B4      net (fanout=47)       1.033   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y95.C6      net (fanout=38)       0.783   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.688ns (1.555ns logic, 3.133ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.692ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X35Y97.B2      net (fanout=42)       0.875   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X29Y95.C4      net (fanout=65)       0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.692ns (1.516ns logic, 3.176ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.680ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X35Y97.B1      net (fanout=46)       0.863   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X29Y95.C4      net (fanout=65)       0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.680ns (1.516ns logic, 3.164ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.669ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X31Y94.B4      net (fanout=47)       1.033   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.C4      net (fanout=38)       1.834   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.669ns (1.296ns logic, 3.373ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.642ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X21Y89.B1      net (fanout=47)       2.464   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X21Y89.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv11
    SLICE_X21Y89.C5      net (fanout=9)        0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.642ns (1.311ns logic, 3.331ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.636ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X31Y94.B5      net (fanout=47)       1.020   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y95.C6      net (fanout=38)       0.783   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.636ns (1.516ns logic, 3.120ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.620ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X28Y93.B1      net (fanout=45)       0.939   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X28Y93.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X29Y95.C1      net (fanout=37)       0.919   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.620ns (1.445ns logic, 3.175ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.617ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X31Y94.B5      net (fanout=47)       1.020   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.C4      net (fanout=38)       1.834   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.617ns (1.257ns logic, 3.360ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.592ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X35Y98.A6      net (fanout=42)       0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y95.C2      net (fanout=45)       1.378   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.592ns (1.516ns logic, 3.076ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.580ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X31Y94.B2      net (fanout=42)       0.964   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y95.C6      net (fanout=38)       0.783   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.580ns (1.516ns logic, 3.064ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.561ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X31Y94.B2      net (fanout=42)       0.964   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.C4      net (fanout=38)       1.834   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.561ns (1.257ns logic, 3.304ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.543ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X31Y94.B1      net (fanout=46)       0.927   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y95.C6      net (fanout=38)       0.783   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.543ns (1.516ns logic, 3.027ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.524ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X31Y94.B1      net (fanout=46)       0.927   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.C4      net (fanout=38)       1.834   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.257ns logic, 3.267ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.507ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X31Y93.B4      net (fanout=47)       1.194   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X21Y89.C3      net (fanout=26)       1.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.507ns (1.296ns logic, 3.211ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.507ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X35Y97.B3      net (fanout=47)       0.690   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X29Y95.C4      net (fanout=65)       0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.507ns (1.516ns logic, 2.991ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.480ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X29Y95.B3      net (fanout=45)       0.921   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X29Y95.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<5>1
    SLICE_X29Y95.C3      net (fanout=24)       0.689   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<5>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.480ns (1.553ns logic, 2.927ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.483ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X31Y94.B6      net (fanout=42)       0.867   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y95.C6      net (fanout=38)       0.783   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.483ns (1.516ns logic, 2.967ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.464ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X31Y94.B6      net (fanout=42)       0.867   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.C4      net (fanout=38)       1.834   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.464ns (1.257ns logic, 3.207ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.455ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X31Y93.B5      net (fanout=47)       1.181   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X21Y89.C3      net (fanout=26)       1.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.455ns (1.257ns logic, 3.198ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.423ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X31Y93.B3      net (fanout=46)       0.806   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X29Y95.C5      net (fanout=26)       0.784   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.423ns (1.516ns logic, 2.907ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.369ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X31Y93.B6      net (fanout=45)       0.769   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X29Y95.C5      net (fanout=26)       0.784   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.369ns (1.499ns logic, 2.870ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.362ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X31Y93.B2      net (fanout=42)       1.088   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X21Y89.C3      net (fanout=26)       1.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.362ns (1.257ns logic, 3.105ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.339ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X21Y89.B3      net (fanout=46)       2.161   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X21Y89.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv11
    SLICE_X21Y89.C5      net (fanout=9)        0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (1.311ns logic, 3.028ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.186ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X21Y89.B4      net (fanout=42)       2.008   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X21Y89.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv11
    SLICE_X21Y89.C5      net (fanout=9)        0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.186ns (1.311ns logic, 2.875ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.176ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X35Y97.B6      net (fanout=42)       0.359   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X29Y95.C4      net (fanout=65)       0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.176ns (1.516ns logic, 2.660ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.104ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X21Y89.B2      net (fanout=42)       1.926   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X21Y89.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv11
    SLICE_X21Y89.C5      net (fanout=9)        0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.104ns (1.311ns logic, 2.793ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.080ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X31Y93.B3      net (fanout=46)       0.806   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X21Y89.C3      net (fanout=26)       1.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.080ns (1.257ns logic, 2.823ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.026ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X31Y93.B6      net (fanout=45)       0.769   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X21Y89.C3      net (fanout=26)       1.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      4.026ns (1.240ns logic, 2.786ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.204ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X21Y89.B5      net (fanout=45)       1.043   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X21Y89.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv11
    SLICE_X21Y89.C5      net (fanout=9)        0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      3.204ns (1.294ns logic, 1.910ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (SLICE_X18Y88.CE), 88 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.208ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X35Y98.A2      net (fanout=45)       1.821   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.D6      net (fanout=45)       2.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      7.208ns (1.463ns logic, 5.745ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.839ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X35Y98.A4      net (fanout=47)       1.396   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.D6      net (fanout=45)       2.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.839ns (1.519ns logic, 5.320ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.763ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X35Y97.B4      net (fanout=45)       1.685   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X21Y89.D3      net (fanout=65)       2.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.763ns (1.463ns logic, 5.300ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.391ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X31Y94.B3      net (fanout=45)       1.227   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.D1      net (fanout=38)       2.168   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.391ns (1.463ns logic, 4.928ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.343ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X35Y98.A3      net (fanout=46)       0.939   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.D6      net (fanout=45)       2.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.343ns (1.480ns logic, 4.863ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.298ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X35Y98.A1      net (fanout=42)       0.894   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.D6      net (fanout=45)       2.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.298ns (1.480ns logic, 4.818ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.287ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X35Y97.B5      net (fanout=47)       1.153   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X21Y89.D3      net (fanout=65)       2.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.287ns (1.519ns logic, 4.768ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.253ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X31Y94.B4      net (fanout=47)       1.033   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.D1      net (fanout=38)       2.168   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.253ns (1.519ns logic, 4.734ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.223ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X35Y98.A2      net (fanout=45)       1.821   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.C1      net (fanout=45)       2.692   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.223ns (1.204ns logic, 5.019ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.201ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X31Y94.B5      net (fanout=47)       1.020   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.D1      net (fanout=38)       2.168   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.201ns (1.480ns logic, 4.721ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.154ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X21Y89.B1      net (fanout=47)       2.464   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X21Y89.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv11
    SLICE_X21Y89.D2      net (fanout=9)        0.623   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.154ns (1.534ns logic, 4.620ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.145ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X31Y94.B2      net (fanout=42)       0.964   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.D1      net (fanout=38)       2.168   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.145ns (1.480ns logic, 4.665ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.108ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X31Y94.B1      net (fanout=46)       0.927   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.D1      net (fanout=38)       2.168   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.108ns (1.480ns logic, 4.628ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.048ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X31Y94.B6      net (fanout=42)       0.867   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.D1      net (fanout=38)       2.168   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.048ns (1.480ns logic, 4.568ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.979ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X35Y98.A2      net (fanout=45)       1.821   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y95.C2      net (fanout=45)       1.378   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.979ns (1.463ns logic, 4.516ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.976ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X35Y98.A5      net (fanout=47)       0.572   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.D6      net (fanout=45)       2.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.976ns (1.480ns logic, 4.496ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.970ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X35Y97.B2      net (fanout=42)       0.875   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X21Y89.D3      net (fanout=65)       2.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.970ns (1.480ns logic, 4.490ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.958ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X35Y97.B1      net (fanout=46)       0.863   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X21Y89.D3      net (fanout=65)       2.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.958ns (1.480ns logic, 4.478ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.854ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X35Y98.A4      net (fanout=47)       1.396   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.C1      net (fanout=45)       2.692   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.854ns (1.260ns logic, 4.594ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.851ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X21Y89.B3      net (fanout=46)       2.161   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X21Y89.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv11
    SLICE_X21Y89.D2      net (fanout=9)        0.623   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.851ns (1.534ns logic, 4.317ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.836ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X28Y93.B2      net (fanout=42)       1.751   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X28Y93.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X21Y89.D5      net (fanout=37)       1.126   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.836ns (1.426ns logic, 4.410ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.785ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X35Y98.A6      net (fanout=42)       0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.D6      net (fanout=45)       2.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.785ns (1.480ns logic, 4.305ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.785ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X35Y97.B3      net (fanout=47)       0.690   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X21Y89.D3      net (fanout=65)       2.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.785ns (1.480ns logic, 4.305ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.698ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X21Y89.B4      net (fanout=42)       2.008   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X21Y89.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv11
    SLICE_X21Y89.D2      net (fanout=9)        0.623   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.698ns (1.534ns logic, 4.164ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.610ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X35Y98.A4      net (fanout=47)       1.396   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y95.C2      net (fanout=45)       1.378   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.610ns (1.519ns logic, 4.091ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.616ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X21Y89.B2      net (fanout=42)       1.926   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X21Y89.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv11
    SLICE_X21Y89.D2      net (fanout=9)        0.623   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.616ns (1.534ns logic, 4.082ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.600ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X26Y92.D4      net (fanout=42)       1.841   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X26Y92.D       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0823_inv21
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0823_inv211
    SLICE_X21Y89.D4      net (fanout=4)        0.802   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0823_inv21
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.600ns (1.424ns logic, 4.176ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.579ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X28Y93.B4      net (fanout=47)       1.494   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X28Y93.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X21Y89.D5      net (fanout=37)       1.126   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.579ns (1.426ns logic, 4.153ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.449ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X35Y97.B4      net (fanout=45)       1.685   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X29Y95.C4      net (fanout=65)       0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.449ns (1.463ns logic, 3.986ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.454ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X35Y97.B6      net (fanout=42)       0.359   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X21Y89.D3      net (fanout=65)       2.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.454ns (1.480ns logic, 3.974ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.424ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X28Y93.B5      net (fanout=42)       1.339   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X28Y93.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X21Y89.D5      net (fanout=37)       1.126   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.424ns (1.426ns logic, 3.998ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.413ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X28Y93.B2      net (fanout=42)       1.751   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X28Y93.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X29Y95.C1      net (fanout=37)       0.919   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.413ns (1.426ns logic, 3.987ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.370ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X26Y92.D2      net (fanout=46)       1.611   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X26Y92.D       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0823_inv21
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0823_inv211
    SLICE_X21Y89.D4      net (fanout=4)        0.802   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0823_inv21
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.370ns (1.424ns logic, 3.946ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.358ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X35Y98.A3      net (fanout=46)       0.939   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.C1      net (fanout=45)       2.692   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.358ns (1.221ns logic, 4.137ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.313ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X35Y98.A1      net (fanout=42)       0.894   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.C1      net (fanout=45)       2.692   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.313ns (1.221ns logic, 4.092ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.272ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X28Y93.B6      net (fanout=46)       1.187   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X28Y93.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X21Y89.D5      net (fanout=37)       1.126   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.272ns (1.426ns logic, 3.846ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.156ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X28Y93.B4      net (fanout=47)       1.494   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X28Y93.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X29Y95.C1      net (fanout=37)       0.919   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.156ns (1.426ns logic, 3.730ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.114ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X35Y98.A3      net (fanout=46)       0.939   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y95.C2      net (fanout=45)       1.378   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.114ns (1.480ns logic, 3.634ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.092ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X26Y92.D6      net (fanout=42)       1.333   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X26Y92.D       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0823_inv21
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0823_inv211
    SLICE_X21Y89.D4      net (fanout=4)        0.802   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0823_inv21
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.092ns (1.424ns logic, 3.668ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.084ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X29Y95.B2      net (fanout=42)       1.544   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X29Y95.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<5>1
    SLICE_X29Y95.C3      net (fanout=24)       0.689   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<5>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.084ns (1.534ns logic, 3.550ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.069ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X35Y98.A1      net (fanout=42)       0.894   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y95.C2      net (fanout=45)       1.378   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.069ns (1.480ns logic, 3.589ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.026ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X31Y93.B1      net (fanout=42)       1.445   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X29Y95.C5      net (fanout=26)       0.784   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.026ns (1.480ns logic, 3.546ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.007ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X28Y93.B1      net (fanout=45)       0.939   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X28Y93.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X21Y89.D5      net (fanout=37)       1.126   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.007ns (1.409ns logic, 3.598ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.001ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X28Y93.B5      net (fanout=42)       1.339   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X28Y93.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X29Y95.C1      net (fanout=37)       0.919   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.001ns (1.426ns logic, 3.575ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.991ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X35Y98.A5      net (fanout=47)       0.572   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.C1      net (fanout=45)       2.692   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.991ns (1.221ns logic, 3.770ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.973ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X35Y97.B5      net (fanout=47)       1.153   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X29Y95.C4      net (fanout=65)       0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.973ns (1.519ns logic, 3.454ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.914ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X29Y95.B1      net (fanout=46)       1.374   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X29Y95.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<5>1
    SLICE_X29Y95.C3      net (fanout=24)       0.689   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<5>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.914ns (1.534ns logic, 3.380ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.849ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X28Y93.B6      net (fanout=46)       1.187   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X28Y93.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X29Y95.C1      net (fanout=37)       0.919   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.849ns (1.426ns logic, 3.423ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.814ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X31Y93.B4      net (fanout=47)       1.194   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X29Y95.C5      net (fanout=26)       0.784   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.814ns (1.519ns logic, 3.295ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.820ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X29Y95.B5      net (fanout=47)       1.280   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X29Y95.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<5>1
    SLICE_X29Y95.C3      net (fanout=24)       0.689   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<5>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.820ns (1.534ns logic, 3.286ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.800ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X35Y98.A6      net (fanout=42)       0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.C1      net (fanout=45)       2.692   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.800ns (1.221ns logic, 3.579ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.790ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X31Y94.B3      net (fanout=45)       1.227   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y95.C6      net (fanout=38)       0.783   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.790ns (1.463ns logic, 3.327ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.771ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X31Y94.B3      net (fanout=45)       1.227   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.C4      net (fanout=38)       1.834   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.771ns (1.204ns logic, 3.567ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.762ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X31Y93.B5      net (fanout=47)       1.181   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X29Y95.C5      net (fanout=26)       0.784   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.762ns (1.480ns logic, 3.282ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.747ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X35Y98.A5      net (fanout=47)       0.572   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y95.C2      net (fanout=45)       1.378   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.747ns (1.480ns logic, 3.267ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.716ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X21Y89.B5      net (fanout=45)       1.043   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X21Y89.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv11
    SLICE_X21Y89.D2      net (fanout=9)        0.623   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.716ns (1.517ns logic, 3.199ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.683ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X31Y93.B1      net (fanout=42)       1.445   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X21Y89.C3      net (fanout=26)       1.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.683ns (1.221ns logic, 3.462ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.669ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X31Y93.B2      net (fanout=42)       1.088   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X29Y95.C5      net (fanout=26)       0.784   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.669ns (1.480ns logic, 3.189ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.665ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X29Y95.B4      net (fanout=42)       1.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X29Y95.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<5>1
    SLICE_X29Y95.C3      net (fanout=24)       0.689   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<5>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.665ns (1.534ns logic, 3.131ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.652ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X31Y94.B4      net (fanout=47)       1.033   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y95.C6      net (fanout=38)       0.783   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.652ns (1.519ns logic, 3.133ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.656ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X35Y97.B2      net (fanout=42)       0.875   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X29Y95.C4      net (fanout=65)       0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.656ns (1.480ns logic, 3.176ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.644ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X35Y97.B1      net (fanout=46)       0.863   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X29Y95.C4      net (fanout=65)       0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.644ns (1.480ns logic, 3.164ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.633ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X31Y94.B4      net (fanout=47)       1.033   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.C4      net (fanout=38)       1.834   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.633ns (1.260ns logic, 3.373ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.606ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X21Y89.B1      net (fanout=47)       2.464   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X21Y89.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv11
    SLICE_X21Y89.C5      net (fanout=9)        0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.606ns (1.275ns logic, 3.331ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.600ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X31Y94.B5      net (fanout=47)       1.020   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y95.C6      net (fanout=38)       0.783   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.600ns (1.480ns logic, 3.120ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.584ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X28Y93.B1      net (fanout=45)       0.939   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X28Y93.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X29Y95.C1      net (fanout=37)       0.919   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.584ns (1.409ns logic, 3.175ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.581ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X31Y94.B5      net (fanout=47)       1.020   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.C4      net (fanout=38)       1.834   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.581ns (1.221ns logic, 3.360ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.556ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X35Y98.A6      net (fanout=42)       0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y95.C2      net (fanout=45)       1.378   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.556ns (1.480ns logic, 3.076ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.544ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X31Y94.B2      net (fanout=42)       0.964   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y95.C6      net (fanout=38)       0.783   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.544ns (1.480ns logic, 3.064ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.525ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X31Y94.B2      net (fanout=42)       0.964   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.C4      net (fanout=38)       1.834   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.525ns (1.221ns logic, 3.304ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.507ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X31Y94.B1      net (fanout=46)       0.927   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y95.C6      net (fanout=38)       0.783   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.507ns (1.480ns logic, 3.027ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.488ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X31Y94.B1      net (fanout=46)       0.927   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.C4      net (fanout=38)       1.834   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.488ns (1.221ns logic, 3.267ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.471ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X31Y93.B4      net (fanout=47)       1.194   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X21Y89.C3      net (fanout=26)       1.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.471ns (1.260ns logic, 3.211ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.471ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X35Y97.B3      net (fanout=47)       0.690   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X29Y95.C4      net (fanout=65)       0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.471ns (1.480ns logic, 2.991ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.444ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X29Y95.B3      net (fanout=45)       0.921   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X29Y95.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<5>1
    SLICE_X29Y95.C3      net (fanout=24)       0.689   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<5>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.444ns (1.517ns logic, 2.927ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.447ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X31Y94.B6      net (fanout=42)       0.867   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y95.C6      net (fanout=38)       0.783   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.447ns (1.480ns logic, 2.967ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.428ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X31Y94.B6      net (fanout=42)       0.867   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.C4      net (fanout=38)       1.834   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.428ns (1.221ns logic, 3.207ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.419ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X31Y93.B5      net (fanout=47)       1.181   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X21Y89.C3      net (fanout=26)       1.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.419ns (1.221ns logic, 3.198ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.387ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X31Y93.B3      net (fanout=46)       0.806   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X29Y95.C5      net (fanout=26)       0.784   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.387ns (1.480ns logic, 2.907ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.333ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X31Y93.B6      net (fanout=45)       0.769   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X29Y95.C5      net (fanout=26)       0.784   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.333ns (1.463ns logic, 2.870ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.326ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X31Y93.B2      net (fanout=42)       1.088   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X21Y89.C3      net (fanout=26)       1.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.326ns (1.221ns logic, 3.105ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.303ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X21Y89.B3      net (fanout=46)       2.161   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X21Y89.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv11
    SLICE_X21Y89.C5      net (fanout=9)        0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.303ns (1.275ns logic, 3.028ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.150ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X21Y89.B4      net (fanout=42)       2.008   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X21Y89.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv11
    SLICE_X21Y89.C5      net (fanout=9)        0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.150ns (1.275ns logic, 2.875ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.140ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X35Y97.B6      net (fanout=42)       0.359   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X29Y95.C4      net (fanout=65)       0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.140ns (1.480ns logic, 2.660ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.068ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.470 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X21Y89.B2      net (fanout=42)       1.926   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X21Y89.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv11
    SLICE_X21Y89.C5      net (fanout=9)        0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.068ns (1.275ns logic, 2.793ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.044ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.470 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X31Y93.B3      net (fanout=46)       0.806   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X21Y89.C3      net (fanout=26)       1.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      4.044ns (1.221ns logic, 2.823ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.990ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X31Y93.B6      net (fanout=45)       0.769   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X21Y89.C3      net (fanout=26)       1.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      3.990ns (1.204ns logic, 2.786ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.168ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X21Y89.B5      net (fanout=45)       1.043   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X21Y89.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv11
    SLICE_X21Y89.C5      net (fanout=9)        0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y88.CE      net (fanout=4)        0.506   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y88.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      3.168ns (1.258ns logic, 1.910ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (SLICE_X18Y89.CE), 88 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.061ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.235 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X35Y98.A2      net (fanout=45)       1.821   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.D6      net (fanout=45)       2.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      7.061ns (1.499ns logic, 5.562ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.692ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.235 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X35Y98.A4      net (fanout=47)       1.396   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.D6      net (fanout=45)       2.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.692ns (1.555ns logic, 5.137ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.616ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.235 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X35Y97.B4      net (fanout=45)       1.685   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X21Y89.D3      net (fanout=65)       2.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.616ns (1.499ns logic, 5.117ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.244ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.235 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X31Y94.B3      net (fanout=45)       1.227   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.D1      net (fanout=38)       2.168   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.244ns (1.499ns logic, 4.745ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.196ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X35Y98.A3      net (fanout=46)       0.939   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.D6      net (fanout=45)       2.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.196ns (1.516ns logic, 4.680ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.151ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X35Y98.A1      net (fanout=42)       0.894   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.D6      net (fanout=45)       2.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.151ns (1.516ns logic, 4.635ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.140ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.235 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X35Y97.B5      net (fanout=47)       1.153   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X21Y89.D3      net (fanout=65)       2.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.140ns (1.555ns logic, 4.585ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.106ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.235 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X31Y94.B4      net (fanout=47)       1.033   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.D1      net (fanout=38)       2.168   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.106ns (1.555ns logic, 4.551ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.076ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.235 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X35Y98.A2      net (fanout=45)       1.821   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.C1      net (fanout=45)       2.692   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.076ns (1.240ns logic, 4.836ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.054ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X31Y94.B5      net (fanout=47)       1.020   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.D1      net (fanout=38)       2.168   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.054ns (1.516ns logic, 4.538ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.007ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X21Y89.B1      net (fanout=47)       2.464   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X21Y89.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv11
    SLICE_X21Y89.D2      net (fanout=9)        0.623   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.007ns (1.570ns logic, 4.437ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.998ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X31Y94.B2      net (fanout=42)       0.964   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.D1      net (fanout=38)       2.168   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.998ns (1.516ns logic, 4.482ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.961ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X31Y94.B1      net (fanout=46)       0.927   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.D1      net (fanout=38)       2.168   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.961ns (1.516ns logic, 4.445ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.901ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X31Y94.B6      net (fanout=42)       0.867   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.D1      net (fanout=38)       2.168   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.901ns (1.516ns logic, 4.385ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.832ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.235 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X35Y98.A2      net (fanout=45)       1.821   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y95.C2      net (fanout=45)       1.378   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.832ns (1.499ns logic, 4.333ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.829ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X35Y98.A5      net (fanout=47)       0.572   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.D6      net (fanout=45)       2.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.829ns (1.516ns logic, 4.313ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.823ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X35Y97.B2      net (fanout=42)       0.875   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X21Y89.D3      net (fanout=65)       2.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.823ns (1.516ns logic, 4.307ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.811ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X35Y97.B1      net (fanout=46)       0.863   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X21Y89.D3      net (fanout=65)       2.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.811ns (1.516ns logic, 4.295ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.707ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.235 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X35Y98.A4      net (fanout=47)       1.396   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.C1      net (fanout=45)       2.692   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.707ns (1.296ns logic, 4.411ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.704ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X21Y89.B3      net (fanout=46)       2.161   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X21Y89.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv11
    SLICE_X21Y89.D2      net (fanout=9)        0.623   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.704ns (1.570ns logic, 4.134ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.689ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X28Y93.B2      net (fanout=42)       1.751   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X28Y93.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X21Y89.D5      net (fanout=37)       1.126   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.689ns (1.462ns logic, 4.227ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.638ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X35Y98.A6      net (fanout=42)       0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.D6      net (fanout=45)       2.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.638ns (1.516ns logic, 4.122ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.638ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X35Y97.B3      net (fanout=47)       0.690   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X21Y89.D3      net (fanout=65)       2.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.638ns (1.516ns logic, 4.122ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.551ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X21Y89.B4      net (fanout=42)       2.008   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X21Y89.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv11
    SLICE_X21Y89.D2      net (fanout=9)        0.623   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.551ns (1.570ns logic, 3.981ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.463ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.235 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X35Y98.A4      net (fanout=47)       1.396   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y95.C2      net (fanout=45)       1.378   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.463ns (1.555ns logic, 3.908ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.469ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X21Y89.B2      net (fanout=42)       1.926   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X21Y89.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv11
    SLICE_X21Y89.D2      net (fanout=9)        0.623   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.469ns (1.570ns logic, 3.899ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.453ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X26Y92.D4      net (fanout=42)       1.841   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X26Y92.D       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0823_inv21
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0823_inv211
    SLICE_X21Y89.D4      net (fanout=4)        0.802   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0823_inv21
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.453ns (1.460ns logic, 3.993ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.432ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X28Y93.B4      net (fanout=47)       1.494   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X28Y93.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X21Y89.D5      net (fanout=37)       1.126   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.432ns (1.462ns logic, 3.970ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.302ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.235 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X35Y97.B4      net (fanout=45)       1.685   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X29Y95.C4      net (fanout=65)       0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.302ns (1.499ns logic, 3.803ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.307ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X35Y97.B6      net (fanout=42)       0.359   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X21Y89.D3      net (fanout=65)       2.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.307ns (1.516ns logic, 3.791ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.277ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X28Y93.B5      net (fanout=42)       1.339   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X28Y93.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X21Y89.D5      net (fanout=37)       1.126   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.277ns (1.462ns logic, 3.815ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.266ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X28Y93.B2      net (fanout=42)       1.751   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X28Y93.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X29Y95.C1      net (fanout=37)       0.919   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.266ns (1.462ns logic, 3.804ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.223ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X26Y92.D2      net (fanout=46)       1.611   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X26Y92.D       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0823_inv21
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0823_inv211
    SLICE_X21Y89.D4      net (fanout=4)        0.802   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0823_inv21
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.223ns (1.460ns logic, 3.763ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.211ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X35Y98.A3      net (fanout=46)       0.939   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.C1      net (fanout=45)       2.692   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.211ns (1.257ns logic, 3.954ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.166ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X35Y98.A1      net (fanout=42)       0.894   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.C1      net (fanout=45)       2.692   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.166ns (1.257ns logic, 3.909ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.125ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X28Y93.B6      net (fanout=46)       1.187   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X28Y93.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X21Y89.D5      net (fanout=37)       1.126   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.125ns (1.462ns logic, 3.663ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.009ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X28Y93.B4      net (fanout=47)       1.494   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X28Y93.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X29Y95.C1      net (fanout=37)       0.919   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.009ns (1.462ns logic, 3.547ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.967ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X35Y98.A3      net (fanout=46)       0.939   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y95.C2      net (fanout=45)       1.378   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.967ns (1.516ns logic, 3.451ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.945ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X26Y92.D6      net (fanout=42)       1.333   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X26Y92.D       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0823_inv21
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0823_inv211
    SLICE_X21Y89.D4      net (fanout=4)        0.802   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0823_inv21
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.945ns (1.460ns logic, 3.485ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.937ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X29Y95.B2      net (fanout=42)       1.544   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X29Y95.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<5>1
    SLICE_X29Y95.C3      net (fanout=24)       0.689   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<5>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.937ns (1.570ns logic, 3.367ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.922ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X35Y98.A1      net (fanout=42)       0.894   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y95.C2      net (fanout=45)       1.378   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.922ns (1.516ns logic, 3.406ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.879ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X31Y93.B1      net (fanout=42)       1.445   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X29Y95.C5      net (fanout=26)       0.784   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.879ns (1.516ns logic, 3.363ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.860ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.235 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X28Y93.B1      net (fanout=45)       0.939   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X28Y93.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X21Y89.D5      net (fanout=37)       1.126   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.860ns (1.445ns logic, 3.415ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.854ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X28Y93.B5      net (fanout=42)       1.339   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X28Y93.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X29Y95.C1      net (fanout=37)       0.919   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.854ns (1.462ns logic, 3.392ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.844ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X35Y98.A5      net (fanout=47)       0.572   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.C1      net (fanout=45)       2.692   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.844ns (1.257ns logic, 3.587ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.826ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.235 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X35Y97.B5      net (fanout=47)       1.153   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X29Y95.C4      net (fanout=65)       0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.826ns (1.555ns logic, 3.271ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.767ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X29Y95.B1      net (fanout=46)       1.374   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X29Y95.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<5>1
    SLICE_X29Y95.C3      net (fanout=24)       0.689   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<5>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.767ns (1.570ns logic, 3.197ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.702ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X28Y93.B6      net (fanout=46)       1.187   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X28Y93.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X29Y95.C1      net (fanout=37)       0.919   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.702ns (1.462ns logic, 3.240ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.667ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.235 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X31Y93.B4      net (fanout=47)       1.194   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X29Y95.C5      net (fanout=26)       0.784   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.667ns (1.555ns logic, 3.112ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.673ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X29Y95.B5      net (fanout=47)       1.280   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X29Y95.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<5>1
    SLICE_X29Y95.C3      net (fanout=24)       0.689   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<5>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.673ns (1.570ns logic, 3.103ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.653ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X35Y98.A6      net (fanout=42)       0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X21Y89.C1      net (fanout=45)       2.692   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.653ns (1.257ns logic, 3.396ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.643ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.235 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X31Y94.B3      net (fanout=45)       1.227   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y95.C6      net (fanout=38)       0.783   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.643ns (1.499ns logic, 3.144ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.624ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.235 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X31Y94.B3      net (fanout=45)       1.227   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.C4      net (fanout=38)       1.834   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.624ns (1.240ns logic, 3.384ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.615ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X31Y93.B5      net (fanout=47)       1.181   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X29Y95.C5      net (fanout=26)       0.784   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.615ns (1.516ns logic, 3.099ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.600ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X35Y98.A5      net (fanout=47)       0.572   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y95.C2      net (fanout=45)       1.378   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.600ns (1.516ns logic, 3.084ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.569ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.235 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X21Y89.B5      net (fanout=45)       1.043   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X21Y89.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv11
    SLICE_X21Y89.D2      net (fanout=9)        0.623   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C2      net (fanout=1)        1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.569ns (1.553ns logic, 3.016ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.536ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X31Y93.B1      net (fanout=42)       1.445   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X21Y89.C3      net (fanout=26)       1.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.536ns (1.257ns logic, 3.279ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.522ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X31Y93.B2      net (fanout=42)       1.088   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X29Y95.C5      net (fanout=26)       0.784   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.522ns (1.516ns logic, 3.006ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.518ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X29Y95.B4      net (fanout=42)       1.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X29Y95.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<5>1
    SLICE_X29Y95.C3      net (fanout=24)       0.689   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<5>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.518ns (1.570ns logic, 2.948ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.505ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.235 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X31Y94.B4      net (fanout=47)       1.033   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y95.C6      net (fanout=38)       0.783   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.505ns (1.555ns logic, 2.950ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.509ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X35Y97.B2      net (fanout=42)       0.875   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X29Y95.C4      net (fanout=65)       0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.509ns (1.516ns logic, 2.993ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.497ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X35Y97.B1      net (fanout=46)       0.863   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X29Y95.C4      net (fanout=65)       0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.497ns (1.516ns logic, 2.981ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.486ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.235 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X31Y94.B4      net (fanout=47)       1.033   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.C4      net (fanout=38)       1.834   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.486ns (1.296ns logic, 3.190ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.459ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X21Y89.B1      net (fanout=47)       2.464   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X21Y89.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv11
    SLICE_X21Y89.C5      net (fanout=9)        0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.459ns (1.311ns logic, 3.148ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.453ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X31Y94.B5      net (fanout=47)       1.020   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y95.C6      net (fanout=38)       0.783   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.453ns (1.516ns logic, 2.937ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.437ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.235 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X28Y93.B1      net (fanout=45)       0.939   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X28Y93.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X29Y95.C1      net (fanout=37)       0.919   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.437ns (1.445ns logic, 2.992ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.434ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X31Y94.B5      net (fanout=47)       1.020   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.C4      net (fanout=38)       1.834   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.434ns (1.257ns logic, 3.177ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.409ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X35Y98.A6      net (fanout=42)       0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X35Y98.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_332_o_wide_mux_236_OUT121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X29Y95.C2      net (fanout=45)       1.378   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.409ns (1.516ns logic, 2.893ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.397ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X31Y94.B2      net (fanout=42)       0.964   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y95.C6      net (fanout=38)       0.783   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.397ns (1.516ns logic, 2.881ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.378ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X31Y94.B2      net (fanout=42)       0.964   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.C4      net (fanout=38)       1.834   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.378ns (1.257ns logic, 3.121ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.360ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X31Y94.B1      net (fanout=46)       0.927   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y95.C6      net (fanout=38)       0.783   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.360ns (1.516ns logic, 2.844ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.341ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X31Y94.B1      net (fanout=46)       0.927   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.C4      net (fanout=38)       1.834   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.341ns (1.257ns logic, 3.084ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.324ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.235 - 0.259)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X31Y93.B4      net (fanout=47)       1.194   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X21Y89.C3      net (fanout=26)       1.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.324ns (1.296ns logic, 3.028ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.324ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X35Y97.B3      net (fanout=47)       0.690   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X29Y95.C4      net (fanout=65)       0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.324ns (1.516ns logic, 2.808ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.297ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.235 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X29Y95.B3      net (fanout=45)       0.921   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X29Y95.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<5>1
    SLICE_X29Y95.C3      net (fanout=24)       0.689   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<5>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.297ns (1.553ns logic, 2.744ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.300ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X31Y94.B6      net (fanout=42)       0.867   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X29Y95.C6      net (fanout=38)       0.783   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.300ns (1.516ns logic, 2.784ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X31Y94.B6      net (fanout=42)       0.867   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X31Y94.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X21Y89.C4      net (fanout=38)       1.834   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.281ns (1.257ns logic, 3.024ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.272ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X31Y93.B5      net (fanout=47)       1.181   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X21Y89.C3      net (fanout=26)       1.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.272ns (1.257ns logic, 3.015ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.240ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X31Y93.B3      net (fanout=46)       0.806   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X29Y95.C5      net (fanout=26)       0.784   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (1.516ns logic, 2.724ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.186ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.235 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X31Y93.B6      net (fanout=45)       0.769   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X29Y95.C5      net (fanout=26)       0.784   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.186ns (1.499ns logic, 2.687ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.179ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X31Y93.B2      net (fanout=42)       1.088   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X21Y89.C3      net (fanout=26)       1.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.179ns (1.257ns logic, 2.922ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.156ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X21Y89.B3      net (fanout=46)       2.161   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X21Y89.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv11
    SLICE_X21Y89.C5      net (fanout=9)        0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.156ns (1.311ns logic, 2.845ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.003ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X21Y89.B4      net (fanout=42)       2.008   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X21Y89.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv11
    SLICE_X21Y89.C5      net (fanout=9)        0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      4.003ns (1.311ns logic, 2.692ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.993ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X35Y97.B6      net (fanout=42)       0.359   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X35Y97.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1025_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X29Y95.C4      net (fanout=65)       0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X29Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C6      net (fanout=1)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv2
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      3.993ns (1.516ns logic, 2.477ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.921ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.472 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X21Y89.B2      net (fanout=42)       1.926   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X21Y89.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv11
    SLICE_X21Y89.C5      net (fanout=9)        0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      3.921ns (1.311ns logic, 2.610ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.897ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.472 - 0.486)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X31Y93.B3      net (fanout=46)       0.806   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X21Y89.C3      net (fanout=26)       1.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      3.897ns (1.257ns logic, 2.640ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.843ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.235 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X31Y93.B6      net (fanout=45)       0.769   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X31Y93.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1273_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X21Y89.C3      net (fanout=26)       1.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      3.843ns (1.240ns logic, 2.603ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.021ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.235 - 0.255)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X21Y89.B5      net (fanout=45)       1.043   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X21Y89.BMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv11
    SLICE_X21Y89.C5      net (fanout=9)        0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv1
    SLICE_X21Y89.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv3
    SLICE_X18Y89.CE      net (fanout=4)        0.323   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1097_inv
    SLICE_X18Y89.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      3.021ns (1.294ns logic, 1.727ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0 (SLICE_X23Y89.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.362ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.033 - 0.029)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y88.AQ      Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X23Y89.SR      net (fanout=69)       0.299   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X23Y89.CLK     Tcksr       (-Th)     0.131   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.067ns logic, 0.299ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1 (SLICE_X23Y89.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.369ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.033 - 0.029)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y88.AQ      Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X23Y89.SR      net (fanout=69)       0.299   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X23Y89.CLK     Tcksr       (-Th)     0.128   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1
    -------------------------------------------------  ---------------------------
    Total                                      0.369ns (0.070ns logic, 0.299ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4 (SLICE_X21Y88.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.372ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.376ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y88.AQ      Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X21Y88.SR      net (fanout=69)       0.309   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X21Y88.CLK     Tcksr       (-Th)     0.131   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    -------------------------------------------------  ---------------------------
    Total                                      0.376ns (0.067ns logic, 0.309ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst3/I0
  Logical resource: Inst_SysCon/BUFG_inst3/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: Inst_SysCon/mcb_drp_clk_bfg
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X18Y80.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_PLL_LOCK_R2/CLK
  Location pin: SLICE_X26Y85.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0/CK
  Location pin: SLICE_X42Y104.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1/CK
  Location pin: SLICE_X42Y104.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2/CK
  Location pin: SLICE_X42Y104.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3/CK
  Location pin: SLICE_X42Y104.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4/CK
  Location pin: SLICE_X42Y105.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5/CK
  Location pin: SLICE_X42Y105.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6/CK
  Location pin: SLICE_X42Y105.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7/CK
  Location pin: SLICE_X42Y105.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0/CK
  Location pin: SLICE_X42Y98.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1/CK
  Location pin: SLICE_X42Y98.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2/CK
  Location pin: SLICE_X42Y98.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3/CK
  Location pin: SLICE_X42Y98.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4/CK
  Location pin: SLICE_X42Y99.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5/CK
  Location pin: SLICE_X42Y99.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6/CK
  Location pin: SLICE_X42Y99.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7/CK
  Location pin: SLICE_X42Y99.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_broadcast/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_BKST/CK
  Location pin: SLICE_X12Y88.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/rd_not_write_reg/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/rd_not_write_reg/CK
  Location pin: SLICE_X12Y93.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID/CK
  Location pin: SLICE_X12Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_0/CK
  Location pin: SLICE_X12Y95.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_2/CK
  Location pin: SLICE_X12Y95.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt<0>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_2/SR
  Location pin: SLICE_X12Y95.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state[3]_sync_rst_AND_133_o_inv
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_1/CK
  Location pin: SLICE_X12Y95.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt<0>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_1/SR
  Location pin: SLICE_X12Y95.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state[3]_sync_rst_AND_133_o_inv
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state[3]_sync_rst_AND_133_o_inv/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd6/CK
  Location pin: SLICE_X12Y96.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state[3]_sync_rst_AND_133_o_inv/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd6/SR
  Location pin: SLICE_X12Y96.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/BIT_CNT7_0
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_drp_update/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE/CK
  Location pin: SLICE_X16Y89.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg<2>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_0/CK
  Location pin: SLICE_X16Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg<2>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_1/CK
  Location pin: SLICE_X16Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg<2>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_2/CK
  Location pin: SLICE_X16Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_CS/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_CS/CK
  Location pin: SLICE_X20Y81.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0/CK
  Location pin: SLICE_X20Y88.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1/CK
  Location pin: SLICE_X20Y88.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2/CK
  Location pin: SLICE_X20Y88.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3/CK
  Location pin: SLICE_X20Y88.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In111/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done/CK
  Location pin: SLICE_X20Y89.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In111/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done/SR
  Location pin: SLICE_X20Y89.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_0/CK
  Location pin: SLICE_X20Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_1/CK
  Location pin: SLICE_X20Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_2/CK
  Location pin: SLICE_X20Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_3/CK
  Location pin: SLICE_X20Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/CK
  Location pin: SLICE_X24Y88.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/SR
  Location pin: SLICE_X24Y88.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1/CK
  Location pin: SLICE_X24Y88.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1/SR
  Location pin: SLICE_X24Y88.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2/CK
  Location pin: SLICE_X24Y88.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2/SR
  Location pin: SLICE_X24Y88.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3/CK
  Location pin: SLICE_X24Y88.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3/SR
  Location pin: SLICE_X24Y88.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6/CK
  Location pin: SLICE_X24Y88.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6/SR
  Location pin: SLICE_X24Y88.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<2>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1/CK
  Location pin: SLICE_X24Y91.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<2>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1/SR
  Location pin: SLICE_X24Y91.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<2>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2/CK
  Location pin: SLICE_X24Y91.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST/CK
  Location pin: SLICE_X28Y93.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5/CK
  Location pin: SLICE_X28Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3/CK
  Location pin: SLICE_X28Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1/CK
  Location pin: SLICE_X36Y95.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2/CK
  Location pin: SLICE_X36Y95.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3/CK
  Location pin: SLICE_X36Y97.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4/CK
  Location pin: SLICE_X36Y97.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0/CK
  Location pin: SLICE_X42Y91.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3/CK
  Location pin: SLICE_X42Y91.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3/SR
  Location pin: SLICE_X42Y91.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_2/CK
  Location pin: SLICE_X42Y91.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4/CK
  Location pin: SLICE_X42Y91.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3/CK
  Location pin: SLICE_X42Y91.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3/SR
  Location pin: SLICE_X42Y91.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en/CK
  Location pin: SLICE_X42Y91.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3/CK
  Location pin: SLICE_X46Y100.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3/SR
  Location pin: SLICE_X46Y100.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0/CK
  Location pin: SLICE_X46Y100.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2/CK
  Location pin: SLICE_X46Y100.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2/SR
  Location pin: SLICE_X46Y100.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1/CK
  Location pin: SLICE_X46Y100.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5/CK
  Location pin: SLICE_X46Y100.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5/SR
  Location pin: SLICE_X46Y100.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4/CK
  Location pin: SLICE_X46Y100.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7/CK
  Location pin: SLICE_X46Y100.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7/SR
  Location pin: SLICE_X46Y100.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6/CK
  Location pin: SLICE_X46Y100.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0/SR
  Location pin: SLICE_X52Y88.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1/SR
  Location pin: SLICE_X52Y88.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2/SR
  Location pin: SLICE_X52Y88.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3/SR
  Location pin: SLICE_X52Y88.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4/SR
  Location pin: SLICE_X52Y89.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5/SR
  Location pin: SLICE_X52Y89.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6/SR
  Location pin: SLICE_X52Y89.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7/SR
  Location pin: SLICE_X52Y89.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8/SR
  Location pin: SLICE_X52Y90.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9/SR
  Location pin: SLICE_X52Y90.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10/SR
  Location pin: SLICE_X52Y90.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11/SR
  Location pin: SLICE_X52Y90.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12/SR
  Location pin: SLICE_X52Y91.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13/SR
  Location pin: SLICE_X52Y91.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14/SR
  Location pin: SLICE_X52Y91.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x2"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 83 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.886ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0 (SLICE_X12Y99.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0 (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.554ns (Levels of Logic = 1)
  Clock Path Skew:      -0.120ns (1.761 - 1.881)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y111.AQ     Tcko                  0.447   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X12Y99.A5      net (fanout=15)       2.766   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X12Y99.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT11
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (0.788ns logic, 2.766ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3 (SLICE_X12Y99.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3 (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.486ns (Levels of Logic = 1)
  Clock Path Skew:      -0.120ns (1.761 - 1.881)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y111.AQ     Tcko                  0.447   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X12Y99.D6      net (fanout=15)       2.698   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X12Y99.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT41
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3
    -------------------------------------------------  ---------------------------
    Total                                      3.486ns (0.788ns logic, 2.698ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2 (SLICE_X12Y99.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2 (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.340ns (Levels of Logic = 1)
  Clock Path Skew:      -0.120ns (1.761 - 1.881)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y111.AQ     Tcko                  0.447   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X12Y99.C6      net (fanout=15)       2.552   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X12Y99.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT31
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2
    -------------------------------------------------  ---------------------------
    Total                                      3.340ns (0.788ns logic, 2.552ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m (OLOGIC_X12Y119.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.297ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.257 - 0.239)
  Source Clock:         PClkX2 rising at 4.630ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4 to Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y115.AMUX   Tshcko                0.460   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4
    OLOGIC_X12Y119.D1    net (fanout=1)        1.150   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<4>
    OLOGIC_X12Y119.CLKDIVTosckd_D    (-Th)     1.313   Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.297ns (-0.853ns logic, 1.150ns route)
                                                       (-287.2% logic, 387.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s (OLOGIC_X12Y116.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.330ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.521 - 0.467)
  Source Clock:         PClkX2 rising at 4.630ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1 to Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y110.BQ     Tcko                  0.384   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1
    OLOGIC_X12Y116.D2    net (fanout=1)        1.322   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<1>
    OLOGIC_X12Y116.CLKDIVTosckd_D    (-Th)     1.322   Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.384ns (-0.938ns logic, 1.322ns route)
                                                       (-244.3% logic, 344.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s (OLOGIC_X12Y116.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0 (FF)
  Destination:          Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.387ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.521 - 0.467)
  Source Clock:         PClkX2 rising at 4.630ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0 to Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y110.AQ     Tcko                  0.384   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0
    OLOGIC_X12Y116.D1    net (fanout=1)        1.316   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<0>
    OLOGIC_X12Y116.CLKDIVTosckd_D    (-Th)     1.313   Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.387ns (-0.929ns logic, 1.316ns route)
                                                       (-240.1% logic, 340.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.900ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst2/I0
  Logical resource: Inst_SysCon/BUFG_inst2/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X12Y99.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X12Y99.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2/CK
  Location pin: SLICE_X12Y99.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X12Y99.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s/CK
  Location pin: SLICE_X24Y110.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X24Y110.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X24Y110.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X24Y110.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2/CK
  Location pin: SLICE_X24Y110.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X24Y110.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X22Y103.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X22Y103.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_2/CK
  Location pin: SLICE_X22Y103.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X22Y103.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X26Y115.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X26Y115.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X13Y100.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP 
"Inst_SysCon_pllout_xs"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x1"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3866 paths analyzed, 728 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.732ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (SLICE_X10Y68.B4), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      7.632ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.593 - 0.601)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P3RDDATA1   Tmcbcko_RDDATA        2.700   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y64.D1       net (fanout=1)        3.309   Inst_FBCtl/p3_rd_data<1>
    SLICE_X5Y64.D        Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<4>
                                                       Inst_FBCtl/Mmux_DOC81
    SLICE_X10Y68.B4      net (fanout=1)        1.075   FbRdData<1>
    SLICE_X10Y68.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<7>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd2_xor<2>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    -------------------------------------------------  ---------------------------
    Total                                      7.632ns (3.248ns logic, 4.384ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.807ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.593 - 0.601)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P3RDDATA17  Tmcbcko_RDDATA        2.700   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y64.D4       net (fanout=1)        2.484   Inst_FBCtl/p3_rd_data<17>
    SLICE_X5Y64.D        Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<4>
                                                       Inst_FBCtl/Mmux_DOC81
    SLICE_X10Y68.B4      net (fanout=1)        1.075   FbRdData<1>
    SLICE_X10Y68.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<7>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd2_xor<2>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    -------------------------------------------------  ---------------------------
    Total                                      6.807ns (3.248ns logic, 3.559ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/rd_data_sel (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.706ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.150 - 0.152)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/rd_data_sel to Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y71.AQ      Tcko                  0.391   Inst_FBCtl/rd_data_sel
                                                       Inst_FBCtl/rd_data_sel
    SLICE_X5Y64.D2       net (fanout=10)       1.692   Inst_FBCtl/rd_data_sel
    SLICE_X5Y64.D        Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<4>
                                                       Inst_FBCtl/Mmux_DOC81
    SLICE_X10Y68.B4      net (fanout=1)        1.075   FbRdData<1>
    SLICE_X10Y68.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<7>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd2_xor<2>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    -------------------------------------------------  ---------------------------
    Total                                      3.706ns (0.939ns logic, 2.767ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2 (SLICE_X5Y64.C3), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      7.543ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.598 - 0.601)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P3RDDATA14  Tmcbcko_RDDATA        2.700   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y60.D2       net (fanout=1)        3.189   Inst_FBCtl/p3_rd_data<14>
    SLICE_X5Y60.D        Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<6>
                                                       Inst_FBCtl/Mmux_DOC61
    SLICE_X5Y64.C3       net (fanout=1)        1.073   FbRdData<14>
    SLICE_X5Y64.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/ADDERTREE_INTERNAL_Madd2_xor<2>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2
    -------------------------------------------------  ---------------------------
    Total                                      7.543ns (3.281ns logic, 4.262ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.303ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.598 - 0.601)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P3RDDATA30  Tmcbcko_RDDATA        2.700   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y60.D5       net (fanout=1)        1.949   Inst_FBCtl/p3_rd_data<30>
    SLICE_X5Y60.D        Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<6>
                                                       Inst_FBCtl/Mmux_DOC61
    SLICE_X5Y64.C3       net (fanout=1)        1.073   FbRdData<14>
    SLICE_X5Y64.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/ADDERTREE_INTERNAL_Madd2_xor<2>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2
    -------------------------------------------------  ---------------------------
    Total                                      6.303ns (3.281ns logic, 3.022ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/rd_data_sel (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.638ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.243 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/rd_data_sel to Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y71.AQ      Tcko                  0.391   Inst_FBCtl/rd_data_sel
                                                       Inst_FBCtl/rd_data_sel
    SLICE_X5Y60.D4       net (fanout=10)       1.593   Inst_FBCtl/rd_data_sel
    SLICE_X5Y60.D        Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<6>
                                                       Inst_FBCtl/Mmux_DOC61
    SLICE_X5Y64.C3       net (fanout=1)        1.073   FbRdData<14>
    SLICE_X5Y64.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/ADDERTREE_INTERNAL_Madd2_xor<2>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2
    -------------------------------------------------  ---------------------------
    Total                                      3.638ns (0.972ns logic, 2.666ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (SLICE_X10Y68.B3), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      7.416ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.593 - 0.601)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P3RDDATA16  Tmcbcko_RDDATA        2.700   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X4Y58.B5       net (fanout=1)        2.585   Inst_FBCtl/p3_rd_data<16>
    SLICE_X4Y58.BMUX     Tilo                  0.251   Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<6>
                                                       Inst_FBCtl/Mmux_DOC11
    SLICE_X10Y68.B3      net (fanout=2)        1.591   FbRdData<0>
    SLICE_X10Y68.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<7>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd2_xor<2>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    -------------------------------------------------  ---------------------------
    Total                                      7.416ns (3.240ns logic, 4.176ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.815ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.593 - 0.601)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P3RDDATA0   Tmcbcko_RDDATA        2.700   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X4Y58.B2       net (fanout=1)        1.984   Inst_FBCtl/p3_rd_data<0>
    SLICE_X4Y58.BMUX     Tilo                  0.251   Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<6>
                                                       Inst_FBCtl/Mmux_DOC11
    SLICE_X10Y68.B3      net (fanout=2)        1.591   FbRdData<0>
    SLICE_X10Y68.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<7>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd2_xor<2>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    -------------------------------------------------  ---------------------------
    Total                                      6.815ns (3.240ns logic, 3.575ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/rd_data_sel (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.702ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.150 - 0.152)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/rd_data_sel to Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y71.AQ      Tcko                  0.391   Inst_FBCtl/rd_data_sel
                                                       Inst_FBCtl/rd_data_sel
    SLICE_X4Y58.B1       net (fanout=10)       2.180   Inst_FBCtl/rd_data_sel
    SLICE_X4Y58.BMUX     Tilo                  0.251   Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<6>
                                                       Inst_FBCtl/Mmux_DOC11
    SLICE_X10Y68.B3      net (fanout=2)        1.591   FbRdData<0>
    SLICE_X10Y68.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<7>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd2_xor<2>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    -------------------------------------------------  ---------------------------
    Total                                      4.702ns (0.931ns logic, 3.771ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstC/RstQ_4 (SLICE_X8Y76.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstC/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstC/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstC/RstQ_3 to Inst_FBCtl/Inst_LocalRstC/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y76.CQ       Tcko                  0.200   Inst_FBCtl/Inst_LocalRstC/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstC/RstQ_3
    SLICE_X8Y76.DX       net (fanout=1)        0.131   Inst_FBCtl/Inst_LocalRstC/RstQ_3
    SLICE_X8Y76.CLK      Tckdi       (-Th)    -0.048   Inst_FBCtl/Inst_LocalRstC/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstC/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4 (SLICE_X20Y72.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3 (FF)
  Destination:          Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3 to Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y72.CQ      Tcko                  0.200   Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
                                                       Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3
    SLICE_X20Y72.DX      net (fanout=1)        0.131   Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3
    SLICE_X20Y72.CLK     Tckdi       (-Th)    -0.048   Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
                                                       Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/rd_data_sel (SLICE_X11Y71.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/rd_data_sel (FF)
  Destination:          Inst_FBCtl/rd_data_sel (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.449ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/rd_data_sel to Inst_FBCtl/rd_data_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y71.AQ      Tcko                  0.198   Inst_FBCtl/rd_data_sel
                                                       Inst_FBCtl/rd_data_sel
    SLICE_X11Y71.A6      net (fanout=10)       0.036   Inst_FBCtl/rd_data_sel
    SLICE_X11Y71.CLK     Tah         (-Th)    -0.215   Inst_FBCtl/rd_data_sel
                                                       Inst_FBCtl/rd_data_sel_INV_202_o1_INV_0
                                                       Inst_FBCtl/rd_data_sel
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.413ns logic, 0.036ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.530ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst1/I0
  Logical resource: Inst_SysCon/BUFG_inst1/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 7.760ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P3CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Location pin: MCB_X0Y1.P3CMDCLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd/CLK
  Location pin: SLICE_X18Y93.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c1_dd/CLK
  Location pin: SLICE_X18Y93.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c0_dd/CLK
  Location pin: SLICE_X18Y93.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P3CLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CLK
  Location pin: MCB_X0Y1.P3CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_0/CK
  Location pin: SLICE_X20Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_1/CK
  Location pin: SLICE_X20Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_2/CK
  Location pin: SLICE_X20Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_3/CK
  Location pin: SLICE_X20Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_4/CK
  Location pin: SLICE_X20Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_5/CK
  Location pin: SLICE_X20Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_6/CK
  Location pin: SLICE_X20Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_7/CK
  Location pin: SLICE_X20Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<10>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_8/CK
  Location pin: SLICE_X20Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<10>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_9/CK
  Location pin: SLICE_X20Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<10>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_10/CK
  Location pin: SLICE_X20Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_2/CK
  Location pin: SLICE_X0Y60.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_3/CK
  Location pin: SLICE_X0Y60.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_3/CK
  Location pin: SLICE_X4Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_7/CK
  Location pin: SLICE_X4Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_5/CK
  Location pin: SLICE_X4Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_6/CK
  Location pin: SLICE_X4Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_1/CK
  Location pin: SLICE_X8Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_1/SR
  Location pin: SLICE_X8Y76.SR
  Clock network: Inst_FBCtl/RstC
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_2/CK
  Location pin: SLICE_X8Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_2/SR
  Location pin: SLICE_X8Y76.SR
  Clock network: Inst_FBCtl/RstC
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_3/CK
  Location pin: SLICE_X8Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_3/SR
  Location pin: SLICE_X8Y76.SR
  Clock network: Inst_FBCtl/RstC
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_4/CK
  Location pin: SLICE_X8Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_4/SR
  Location pin: SLICE_X8Y76.SR
  Clock network: Inst_FBCtl/RstC
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1/CK
  Location pin: SLICE_X8Y79.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3/CK
  Location pin: SLICE_X8Y79.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_6/CK
  Location pin: SLICE_X8Y79.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1/CK
  Location pin: SLICE_X8Y80.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2/CK
  Location pin: SLICE_X8Y80.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2/CK
  Location pin: SLICE_X8Y80.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_5/CK
  Location pin: SLICE_X8Y80.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1/CK
  Location pin: SLICE_X12Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3/CK
  Location pin: SLICE_X12Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_6/CK
  Location pin: SLICE_X12Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_1/CK
  Location pin: SLICE_X12Y78.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_3/CK
  Location pin: SLICE_X12Y78.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_4/CK
  Location pin: SLICE_X12Y78.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_7/CK
  Location pin: SLICE_X12Y78.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1/CK
  Location pin: SLICE_X12Y81.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2/CK
  Location pin: SLICE_X12Y81.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3/CK
  Location pin: SLICE_X12Y82.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2/CK
  Location pin: SLICE_X16Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1/CK
  Location pin: SLICE_X16Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3/CK
  Location pin: SLICE_X16Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<8>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_8/CK
  Location pin: SLICE_X16Y82.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_1/CK
  Location pin: SLICE_X16Y95.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_0/CK
  Location pin: SLICE_X16Y95.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2/CK
  Location pin: SLICE_X16Y95.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_3/CK
  Location pin: SLICE_X16Y95.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_4/CK
  Location pin: SLICE_X16Y95.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4/CLK
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_1/CK
  Location pin: SLICE_X20Y72.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4/SR
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_1/SR
  Location pin: SLICE_X20Y72.SR
  Clock network: VtcRst
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4/CLK
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_2/CK
  Location pin: SLICE_X20Y72.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4/SR
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_2/SR
  Location pin: SLICE_X20Y72.SR
  Clock network: VtcRst
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4/CLK
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3/CK
  Location pin: SLICE_X20Y72.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4/SR
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3/SR
  Location pin: SLICE_X20Y72.SR
  Clock network: VtcRst
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4/CLK
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4/CK
  Location pin: SLICE_X20Y72.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4/SR
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4/SR
  Location pin: SLICE_X20Y72.SR
  Clock network: VtcRst
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_0/CK
  Location pin: SLICE_X22Y72.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_1/CK
  Location pin: SLICE_X22Y72.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_2/CK
  Location pin: SLICE_X22Y72.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_3/CK
  Location pin: SLICE_X22Y72.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_4/CK
  Location pin: SLICE_X22Y73.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_5/CK
  Location pin: SLICE_X22Y73.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_6/CK
  Location pin: SLICE_X22Y73.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_7/CK
  Location pin: SLICE_X22Y73.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<9>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_8/CK
  Location pin: SLICE_X22Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<9>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_9/CK
  Location pin: SLICE_X22Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_0/CK
  Location pin: SLICE_X6Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_1/CK
  Location pin: SLICE_X6Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_2/CK
  Location pin: SLICE_X6Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_3/CK
  Location pin: SLICE_X6Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_4/CK
  Location pin: SLICE_X6Y77.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_5/CK
  Location pin: SLICE_X6Y77.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_6/CK
  Location pin: SLICE_X6Y77.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_7/CK
  Location pin: SLICE_X6Y77.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_8/CK
  Location pin: SLICE_X6Y78.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_9/CK
  Location pin: SLICE_X6Y78.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_10/CK
  Location pin: SLICE_X6Y78.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_11/CK
  Location pin: SLICE_X6Y78.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<13>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_12/CK
  Location pin: SLICE_X6Y79.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<13>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_13/CK
  Location pin: SLICE_X6Y79.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_cmd_bl<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_6/CK
  Location pin: SLICE_X6Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_6/CK
  Location pin: SLICE_X10Y68.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2/CK
  Location pin: SLICE_X10Y68.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_7/CK
  Location pin: SLICE_X10Y68.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_2/CK
  Location pin: SLICE_X10Y72.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1/CK
  Location pin: SLICE_X10Y72.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_3/CK
  Location pin: SLICE_X10Y72.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4/CK
  Location pin: SLICE_X14Y82.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_5/CK
  Location pin: SLICE_X14Y86.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_8/CK
  Location pin: SLICE_X14Y86.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_3/CK
  Location pin: SLICE_X14Y86.CLK
  Clock network: PClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_hijacker1SPI_S1WSReg_6_LDC = MAXDELAY TO TIMEGRP       
  "TO_hijacker1SPI_S1WSReg_6_LDC" TS_CAMB_PCLK_I DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.159ns.
--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_6_LDC (SLICE_X25Y3.SR), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.341ns (requirement - data path)
  Source:               css (PAD)
  Destination:          hijacker1/SPI_S1/WSReg_6_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.159ns (Levels of Logic = 3)
  Destination Clock:    hijacker1/SPI_S1/css_dat_o[6]_AND_3_o falling

  Maximum Data Path at Slow Process Corner: css to hijacker1/SPI_S1/WSReg_6_LDC
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 1.310   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp720.IMUX.22
    ILOGIC_X13Y2.D         net (fanout=1)        0.110   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.942   css_IBUF
                                                         ProtoComp734.D2OBYP_SRC.1
    SLICE_X23Y3.C4         net (fanout=13)       0.763   css_IBUF
    SLICE_X23Y3.C          Tilo                  0.259   hijacker1/SPI_S1/WSReg_6_P_6
                                                         hijacker1/SPI_S1/css_dat_o[6]_AND_4_o1
    SLICE_X25Y3.SR         net (fanout=2)        0.495   hijacker1/SPI_S1/css_dat_o[6]_AND_4_o
    SLICE_X25Y3.CLK        Trck                  0.280   hijacker1/SPI_S1/WSReg_6_LDC
                                                         hijacker1/SPI_S1/WSReg_6_LDC
    ---------------------------------------------------  ---------------------------
    Total                                        4.159ns (2.791ns logic, 1.368ns route)
                                                         (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/feedData_6 (FF)
  Destination:          hijacker1/SPI_S1/WSReg_6_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.142ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    hijacker1/SPI_S1/css_dat_o[6]_AND_3_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/feedData_6 to hijacker1/SPI_S1/WSReg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.DQ        Tcko                  0.408   hijacker1/feedData<6>
                                                       hijacker1/feedData_6
    SLICE_X23Y3.C5       net (fanout=2)        1.700   hijacker1/feedData<6>
    SLICE_X23Y3.C        Tilo                  0.259   hijacker1/SPI_S1/WSReg_6_P_6
                                                       hijacker1/SPI_S1/css_dat_o[6]_AND_4_o1
    SLICE_X25Y3.SR       net (fanout=2)        0.495   hijacker1/SPI_S1/css_dat_o[6]_AND_4_o
    SLICE_X25Y3.CLK      Trck                  0.280   hijacker1/SPI_S1/WSReg_6_LDC
                                                       hijacker1/SPI_S1/WSReg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (0.947ns logic, 2.195ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_6_LDC (SLICE_X25Y3.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.748ns (requirement - data path)
  Source:               css (PAD)
  Destination:          hijacker1/SPI_S1/WSReg_6_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.752ns (Levels of Logic = 3)

  Maximum Data Path at Slow Process Corner: css to hijacker1/SPI_S1/WSReg_6_LDC
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 1.310   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp720.IMUX.22
    ILOGIC_X13Y2.D         net (fanout=1)        0.110   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.942   css_IBUF
                                                         ProtoComp734.D2OBYP_SRC.1
    SLICE_X23Y3.C4         net (fanout=13)       0.763   css_IBUF
    SLICE_X23Y3.CMUX       Tilo                  0.313   hijacker1/SPI_S1/WSReg_6_P_6
                                                         hijacker1/SPI_S1/css_dat_o[6]_AND_3_o1
    SLICE_X25Y3.CLK        net (fanout=2)        0.314   hijacker1/SPI_S1/css_dat_o[6]_AND_3_o
    ---------------------------------------------------  ---------------------------
    Total                                        3.752ns (2.565ns logic, 1.187ns route)
                                                         (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.765ns (requirement - data path)
  Source:               hijacker1/feedData_6 (FF)
  Destination:          hijacker1/SPI_S1/WSReg_6_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.735ns (Levels of Logic = 1)
  Source Clock:         CamBPClk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/feedData_6 to hijacker1/SPI_S1/WSReg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.DQ        Tcko                  0.408   hijacker1/feedData<6>
                                                       hijacker1/feedData_6
    SLICE_X23Y3.C5       net (fanout=2)        1.700   hijacker1/feedData<6>
    SLICE_X23Y3.CMUX     Tilo                  0.313   hijacker1/SPI_S1/WSReg_6_P_6
                                                       hijacker1/SPI_S1/css_dat_o[6]_AND_3_o1
    SLICE_X25Y3.CLK      net (fanout=2)        0.314   hijacker1/SPI_S1/css_dat_o[6]_AND_3_o
    -------------------------------------------------  ---------------------------
    Total                                      2.735ns (0.721ns logic, 2.014ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_hijacker1SPI_S1WSReg_6_LDC = MAXDELAY TO TIMEGRP         "TO_hijacker1SPI_S1WSReg_6_LDC" TS_CAMB_PCLK_I DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_6_LDC (SLICE_X25Y3.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.845ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/feedData_6 (FF)
  Destination:          hijacker1/SPI_S1/WSReg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.845ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    hijacker1/SPI_S1/css_dat_o[6]_AND_3_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/feedData_6 to hijacker1/SPI_S1/WSReg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.DQ        Tcko                  0.200   hijacker1/feedData<6>
                                                       hijacker1/feedData_6
    SLICE_X23Y3.C5       net (fanout=2)        1.063   hijacker1/feedData<6>
    SLICE_X23Y3.C        Tilo                  0.156   hijacker1/SPI_S1/WSReg_6_P_6
                                                       hijacker1/SPI_S1/css_dat_o[6]_AND_4_o1
    SLICE_X25Y3.SR       net (fanout=2)        0.271   hijacker1/SPI_S1/css_dat_o[6]_AND_4_o
    SLICE_X25Y3.CLK      Tremck      (-Th)    -0.155   hijacker1/SPI_S1/WSReg_6_LDC
                                                       hijacker1/SPI_S1/WSReg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.845ns (0.511ns logic, 1.334ns route)
                                                       (27.7% logic, 72.3% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.458ns (data path)
  Source:               css (PAD)
  Destination:          hijacker1/SPI_S1/WSReg_6_LDC (LATCH)
  Data Path Delay:      2.458ns (Levels of Logic = 3)
  Destination Clock:    hijacker1/SPI_S1/css_dat_o[6]_AND_3_o falling

  Minimum Data Path at Fast Process Corner: css to hijacker1/SPI_S1/WSReg_6_LDC
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 0.763   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp720.IMUX.22
    ILOGIC_X13Y2.D         net (fanout=1)        0.095   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.628   css_IBUF
                                                         ProtoComp734.D2OBYP_SRC.1
    SLICE_X23Y3.C4         net (fanout=13)       0.390   css_IBUF
    SLICE_X23Y3.C          Tilo                  0.156   hijacker1/SPI_S1/WSReg_6_P_6
                                                         hijacker1/SPI_S1/css_dat_o[6]_AND_4_o1
    SLICE_X25Y3.SR         net (fanout=2)        0.271   hijacker1/SPI_S1/css_dat_o[6]_AND_4_o
    SLICE_X25Y3.CLK        Tremck      (-Th)    -0.155   hijacker1/SPI_S1/WSReg_6_LDC
                                                         hijacker1/SPI_S1/WSReg_6_LDC
    ---------------------------------------------------  ---------------------------
    Total                                        2.458ns (1.702ns logic, 0.756ns route)
                                                         (69.2% logic, 30.8% route)
--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_6_LDC (SLICE_X25Y3.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.595ns (data path)
  Source:               hijacker1/feedData_6 (FF)
  Destination:          hijacker1/SPI_S1/WSReg_6_LDC (LATCH)
  Data Path Delay:      1.595ns (Levels of Logic = 1)
  Source Clock:         CamBPClk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/feedData_6 to hijacker1/SPI_S1/WSReg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.DQ        Tcko                  0.200   hijacker1/feedData<6>
                                                       hijacker1/feedData_6
    SLICE_X23Y3.C5       net (fanout=2)        1.063   hijacker1/feedData<6>
    SLICE_X23Y3.CMUX     Tilo                  0.203   hijacker1/SPI_S1/WSReg_6_P_6
                                                       hijacker1/SPI_S1/css_dat_o[6]_AND_3_o1
    SLICE_X25Y3.CLK      net (fanout=2)        0.129   hijacker1/SPI_S1/css_dat_o[6]_AND_3_o
    -------------------------------------------------  ---------------------------
    Total                                      1.595ns (0.403ns logic, 1.192ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_6_LDC (SLICE_X25Y3.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.208ns (data path)
  Source:               css (PAD)
  Destination:          hijacker1/SPI_S1/WSReg_6_LDC (LATCH)
  Data Path Delay:      2.208ns (Levels of Logic = 3)

  Minimum Data Path at Fast Process Corner: css to hijacker1/SPI_S1/WSReg_6_LDC
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 0.763   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp720.IMUX.22
    ILOGIC_X13Y2.D         net (fanout=1)        0.095   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.628   css_IBUF
                                                         ProtoComp734.D2OBYP_SRC.1
    SLICE_X23Y3.C4         net (fanout=13)       0.390   css_IBUF
    SLICE_X23Y3.CMUX       Tilo                  0.203   hijacker1/SPI_S1/WSReg_6_P_6
                                                         hijacker1/SPI_S1/css_dat_o[6]_AND_3_o1
    SLICE_X25Y3.CLK        net (fanout=2)        0.129   hijacker1/SPI_S1/css_dat_o[6]_AND_3_o
    ---------------------------------------------------  ---------------------------
    Total                                        2.208ns (1.594ns logic, 0.614ns route)
                                                         (72.2% logic, 27.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_hijacker1SPI_S1WSReg_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_hijacker1SPI_S1WSReg_0_LDC" TS_CAMB_PCLK_I DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.302ns.
--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_0_LDC (SLICE_X26Y5.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.198ns (requirement - data path)
  Source:               css (PAD)
  Destination:          hijacker1/SPI_S1/WSReg_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.302ns (Levels of Logic = 3)

  Maximum Data Path at Slow Process Corner: css to hijacker1/SPI_S1/WSReg_0_LDC
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 1.310   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp720.IMUX.22
    ILOGIC_X13Y2.D         net (fanout=1)        0.110   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.942   css_IBUF
                                                         ProtoComp734.D2OBYP_SRC.1
    SLICE_X22Y5.A4         net (fanout=13)       0.958   css_IBUF
    SLICE_X22Y5.AMUX       Tilo                  0.261   hijacker1/SGMCORE1/[0].minL_m/GMI1/min1<1>
                                                         hijacker1/SPI_S1/css_dat_o[0]_AND_15_o1
    SLICE_X26Y5.CLK        net (fanout=2)        0.721   hijacker1/SPI_S1/css_dat_o[0]_AND_15_o
    ---------------------------------------------------  ---------------------------
    Total                                        4.302ns (2.513ns logic, 1.789ns route)
                                                         (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.393ns (requirement - data path)
  Source:               hijacker1/feedData_0 (FF)
  Destination:          hijacker1/SPI_S1/WSReg_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.107ns (Levels of Logic = 1)
  Source Clock:         CamBPClk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/feedData_0 to hijacker1/SPI_S1/WSReg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y8.AQ        Tcko                  0.391   hijacker1/feedData<2>
                                                       hijacker1/feedData_0
    SLICE_X22Y5.A5       net (fanout=2)        1.734   hijacker1/feedData<0>
    SLICE_X22Y5.AMUX     Tilo                  0.261   hijacker1/SGMCORE1/[0].minL_m/GMI1/min1<1>
                                                       hijacker1/SPI_S1/css_dat_o[0]_AND_15_o1
    SLICE_X26Y5.CLK      net (fanout=2)        0.721   hijacker1/SPI_S1/css_dat_o[0]_AND_15_o
    -------------------------------------------------  ---------------------------
    Total                                      3.107ns (0.652ns logic, 2.455ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_0_LDC (SLICE_X26Y5.SR), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.251ns (requirement - data path)
  Source:               css (PAD)
  Destination:          hijacker1/SPI_S1/WSReg_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.249ns (Levels of Logic = 3)
  Destination Clock:    hijacker1/SPI_S1/css_dat_o[0]_AND_15_o falling

  Maximum Data Path at Slow Process Corner: css to hijacker1/SPI_S1/WSReg_0_LDC
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 1.310   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp720.IMUX.22
    ILOGIC_X13Y2.D         net (fanout=1)        0.110   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.942   css_IBUF
                                                         ProtoComp734.D2OBYP_SRC.1
    SLICE_X22Y5.A4         net (fanout=13)       0.958   css_IBUF
    SLICE_X22Y5.A          Tilo                  0.203   hijacker1/SGMCORE1/[0].minL_m/GMI1/min1<1>
                                                         hijacker1/SPI_S1/css_dat_o[0]_AND_16_o1
    SLICE_X26Y5.SR         net (fanout=2)        0.497   hijacker1/SPI_S1/css_dat_o[0]_AND_16_o
    SLICE_X26Y5.CLK        Trck                  0.229   hijacker1/SPI_S1/WSReg_0_LDC
                                                         hijacker1/SPI_S1/WSReg_0_LDC
    ---------------------------------------------------  ---------------------------
    Total                                        4.249ns (2.684ns logic, 1.565ns route)
                                                         (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/feedData_0 (FF)
  Destination:          hijacker1/SPI_S1/WSReg_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.054ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    hijacker1/SPI_S1/css_dat_o[0]_AND_15_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/feedData_0 to hijacker1/SPI_S1/WSReg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y8.AQ        Tcko                  0.391   hijacker1/feedData<2>
                                                       hijacker1/feedData_0
    SLICE_X22Y5.A5       net (fanout=2)        1.734   hijacker1/feedData<0>
    SLICE_X22Y5.A        Tilo                  0.203   hijacker1/SGMCORE1/[0].minL_m/GMI1/min1<1>
                                                       hijacker1/SPI_S1/css_dat_o[0]_AND_16_o1
    SLICE_X26Y5.SR       net (fanout=2)        0.497   hijacker1/SPI_S1/css_dat_o[0]_AND_16_o
    SLICE_X26Y5.CLK      Trck                  0.229   hijacker1/SPI_S1/WSReg_0_LDC
                                                       hijacker1/SPI_S1/WSReg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.054ns (0.823ns logic, 2.231ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_hijacker1SPI_S1WSReg_0_LDC = MAXDELAY TO TIMEGRP         "TO_hijacker1SPI_S1WSReg_0_LDC" TS_CAMB_PCLK_I DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_0_LDC (SLICE_X26Y5.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.718ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/feedData_0 (FF)
  Destination:          hijacker1/SPI_S1/WSReg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.718ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    hijacker1/SPI_S1/css_dat_o[0]_AND_15_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/feedData_0 to hijacker1/SPI_S1/WSReg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y8.AQ        Tcko                  0.198   hijacker1/feedData<2>
                                                       hijacker1/feedData_0
    SLICE_X22Y5.A5       net (fanout=2)        1.039   hijacker1/feedData<0>
    SLICE_X22Y5.A        Tilo                  0.156   hijacker1/SGMCORE1/[0].minL_m/GMI1/min1<1>
                                                       hijacker1/SPI_S1/css_dat_o[0]_AND_16_o1
    SLICE_X26Y5.SR       net (fanout=2)        0.231   hijacker1/SPI_S1/css_dat_o[0]_AND_16_o
    SLICE_X26Y5.CLK      Tremck      (-Th)    -0.094   hijacker1/SPI_S1/WSReg_0_LDC
                                                       hijacker1/SPI_S1/WSReg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.718ns (0.448ns logic, 1.270ns route)
                                                       (26.1% logic, 73.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.482ns (data path)
  Source:               css (PAD)
  Destination:          hijacker1/SPI_S1/WSReg_0_LDC (LATCH)
  Data Path Delay:      2.482ns (Levels of Logic = 3)
  Destination Clock:    hijacker1/SPI_S1/css_dat_o[0]_AND_15_o falling

  Minimum Data Path at Fast Process Corner: css to hijacker1/SPI_S1/WSReg_0_LDC
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 0.763   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp720.IMUX.22
    ILOGIC_X13Y2.D         net (fanout=1)        0.095   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.628   css_IBUF
                                                         ProtoComp734.D2OBYP_SRC.1
    SLICE_X22Y5.A4         net (fanout=13)       0.515   css_IBUF
    SLICE_X22Y5.A          Tilo                  0.156   hijacker1/SGMCORE1/[0].minL_m/GMI1/min1<1>
                                                         hijacker1/SPI_S1/css_dat_o[0]_AND_16_o1
    SLICE_X26Y5.SR         net (fanout=2)        0.231   hijacker1/SPI_S1/css_dat_o[0]_AND_16_o
    SLICE_X26Y5.CLK        Tremck      (-Th)    -0.094   hijacker1/SPI_S1/WSReg_0_LDC
                                                         hijacker1/SPI_S1/WSReg_0_LDC
    ---------------------------------------------------  ---------------------------
    Total                                        2.482ns (1.641ns logic, 0.841ns route)
                                                         (66.1% logic, 33.9% route)
--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_0_LDC (SLICE_X26Y5.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.793ns (data path)
  Source:               hijacker1/feedData_0 (FF)
  Destination:          hijacker1/SPI_S1/WSReg_0_LDC (LATCH)
  Data Path Delay:      1.793ns (Levels of Logic = 1)
  Source Clock:         CamBPClk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/feedData_0 to hijacker1/SPI_S1/WSReg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y8.AQ        Tcko                  0.198   hijacker1/feedData<2>
                                                       hijacker1/feedData_0
    SLICE_X22Y5.A5       net (fanout=2)        1.039   hijacker1/feedData<0>
    SLICE_X22Y5.AMUX     Tilo                  0.191   hijacker1/SGMCORE1/[0].minL_m/GMI1/min1<1>
                                                       hijacker1/SPI_S1/css_dat_o[0]_AND_15_o1
    SLICE_X26Y5.CLK      net (fanout=2)        0.365   hijacker1/SPI_S1/css_dat_o[0]_AND_15_o
    -------------------------------------------------  ---------------------------
    Total                                      1.793ns (0.389ns logic, 1.404ns route)
                                                       (21.7% logic, 78.3% route)
--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_0_LDC (SLICE_X26Y5.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.557ns (data path)
  Source:               css (PAD)
  Destination:          hijacker1/SPI_S1/WSReg_0_LDC (LATCH)
  Data Path Delay:      2.557ns (Levels of Logic = 3)

  Minimum Data Path at Fast Process Corner: css to hijacker1/SPI_S1/WSReg_0_LDC
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 0.763   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp720.IMUX.22
    ILOGIC_X13Y2.D         net (fanout=1)        0.095   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.628   css_IBUF
                                                         ProtoComp734.D2OBYP_SRC.1
    SLICE_X22Y5.A4         net (fanout=13)       0.515   css_IBUF
    SLICE_X22Y5.AMUX       Tilo                  0.191   hijacker1/SGMCORE1/[0].minL_m/GMI1/min1<1>
                                                         hijacker1/SPI_S1/css_dat_o[0]_AND_15_o1
    SLICE_X26Y5.CLK        net (fanout=2)        0.365   hijacker1/SPI_S1/css_dat_o[0]_AND_15_o
    ---------------------------------------------------  ---------------------------
    Total                                        2.557ns (1.582ns logic, 0.975ns route)
                                                         (61.9% logic, 38.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_hijacker1SPI_S1WSReg_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_hijacker1SPI_S1WSReg_1_LDC" TS_CAMB_PCLK_I DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.437ns.
--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_1_LDC (SLICE_X21Y2.SR), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.063ns (requirement - data path)
  Source:               css (PAD)
  Destination:          hijacker1/SPI_S1/WSReg_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.437ns (Levels of Logic = 3)
  Destination Clock:    hijacker1/SPI_S1/css_dat_o[1]_AND_13_o falling

  Maximum Data Path at Slow Process Corner: css to hijacker1/SPI_S1/WSReg_1_LDC
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 1.310   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp720.IMUX.22
    ILOGIC_X13Y2.D         net (fanout=1)        0.110   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.942   css_IBUF
                                                         ProtoComp734.D2OBYP_SRC.1
    SLICE_X20Y2.A3         net (fanout=13)       0.770   css_IBUF
    SLICE_X20Y2.A          Tilo                  0.205   hijacker1/SPI_S1/WSReg_1_C_1
                                                         hijacker1/SPI_S1/css_dat_o[1]_AND_14_o1
    SLICE_X21Y2.SR         net (fanout=2)        0.820   hijacker1/SPI_S1/css_dat_o[1]_AND_14_o
    SLICE_X21Y2.CLK        Trck                  0.280   hijacker1/SPI_S1/WSReg_1_LDC
                                                         hijacker1/SPI_S1/WSReg_1_LDC
    ---------------------------------------------------  ---------------------------
    Total                                        4.437ns (2.737ns logic, 1.700ns route)
                                                         (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/feedData_1 (FF)
  Destination:          hijacker1/SPI_S1/WSReg_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.284ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    hijacker1/SPI_S1/css_dat_o[1]_AND_13_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/feedData_1 to hijacker1/SPI_S1/WSReg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y8.CQ        Tcko                  0.391   hijacker1/feedData<2>
                                                       hijacker1/feedData_1
    SLICE_X20Y2.A4       net (fanout=2)        1.588   hijacker1/feedData<1>
    SLICE_X20Y2.A        Tilo                  0.205   hijacker1/SPI_S1/WSReg_1_C_1
                                                       hijacker1/SPI_S1/css_dat_o[1]_AND_14_o1
    SLICE_X21Y2.SR       net (fanout=2)        0.820   hijacker1/SPI_S1/css_dat_o[1]_AND_14_o
    SLICE_X21Y2.CLK      Trck                  0.280   hijacker1/SPI_S1/WSReg_1_LDC
                                                       hijacker1/SPI_S1/WSReg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.284ns (0.876ns logic, 2.408ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_1_LDC (SLICE_X21Y2.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.615ns (requirement - data path)
  Source:               css (PAD)
  Destination:          hijacker1/SPI_S1/WSReg_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.885ns (Levels of Logic = 3)

  Maximum Data Path at Slow Process Corner: css to hijacker1/SPI_S1/WSReg_1_LDC
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 1.310   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp720.IMUX.22
    ILOGIC_X13Y2.D         net (fanout=1)        0.110   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.942   css_IBUF
                                                         ProtoComp734.D2OBYP_SRC.1
    SLICE_X20Y2.A3         net (fanout=13)       0.770   css_IBUF
    SLICE_X20Y2.AMUX       Tilo                  0.251   hijacker1/SPI_S1/WSReg_1_C_1
                                                         hijacker1/SPI_S1/css_dat_o[1]_AND_13_o1
    SLICE_X21Y2.CLK        net (fanout=2)        0.502   hijacker1/SPI_S1/css_dat_o[1]_AND_13_o
    ---------------------------------------------------  ---------------------------
    Total                                        3.885ns (2.503ns logic, 1.382ns route)
                                                         (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.768ns (requirement - data path)
  Source:               hijacker1/feedData_1 (FF)
  Destination:          hijacker1/SPI_S1/WSReg_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.732ns (Levels of Logic = 1)
  Source Clock:         CamBPClk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/feedData_1 to hijacker1/SPI_S1/WSReg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y8.CQ        Tcko                  0.391   hijacker1/feedData<2>
                                                       hijacker1/feedData_1
    SLICE_X20Y2.A4       net (fanout=2)        1.588   hijacker1/feedData<1>
    SLICE_X20Y2.AMUX     Tilo                  0.251   hijacker1/SPI_S1/WSReg_1_C_1
                                                       hijacker1/SPI_S1/css_dat_o[1]_AND_13_o1
    SLICE_X21Y2.CLK      net (fanout=2)        0.502   hijacker1/SPI_S1/css_dat_o[1]_AND_13_o
    -------------------------------------------------  ---------------------------
    Total                                      2.732ns (0.642ns logic, 2.090ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_hijacker1SPI_S1WSReg_1_LDC = MAXDELAY TO TIMEGRP         "TO_hijacker1SPI_S1WSReg_1_LDC" TS_CAMB_PCLK_I DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_1_LDC (SLICE_X21Y2.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.898ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/feedData_1 (FF)
  Destination:          hijacker1/SPI_S1/WSReg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.898ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    hijacker1/SPI_S1/css_dat_o[1]_AND_13_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/feedData_1 to hijacker1/SPI_S1/WSReg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y8.CQ        Tcko                  0.198   hijacker1/feedData<2>
                                                       hijacker1/feedData_1
    SLICE_X20Y2.A4       net (fanout=2)        0.977   hijacker1/feedData<1>
    SLICE_X20Y2.A        Tilo                  0.142   hijacker1/SPI_S1/WSReg_1_C_1
                                                       hijacker1/SPI_S1/css_dat_o[1]_AND_14_o1
    SLICE_X21Y2.SR       net (fanout=2)        0.426   hijacker1/SPI_S1/css_dat_o[1]_AND_14_o
    SLICE_X21Y2.CLK      Tremck      (-Th)    -0.155   hijacker1/SPI_S1/WSReg_1_LDC
                                                       hijacker1/SPI_S1/WSReg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.898ns (0.495ns logic, 1.403ns route)
                                                       (26.1% logic, 73.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.640ns (data path)
  Source:               css (PAD)
  Destination:          hijacker1/SPI_S1/WSReg_1_LDC (LATCH)
  Data Path Delay:      2.640ns (Levels of Logic = 3)
  Destination Clock:    hijacker1/SPI_S1/css_dat_o[1]_AND_13_o falling

  Minimum Data Path at Fast Process Corner: css to hijacker1/SPI_S1/WSReg_1_LDC
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 0.763   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp720.IMUX.22
    ILOGIC_X13Y2.D         net (fanout=1)        0.095   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.628   css_IBUF
                                                         ProtoComp734.D2OBYP_SRC.1
    SLICE_X20Y2.A3         net (fanout=13)       0.431   css_IBUF
    SLICE_X20Y2.A          Tilo                  0.142   hijacker1/SPI_S1/WSReg_1_C_1
                                                         hijacker1/SPI_S1/css_dat_o[1]_AND_14_o1
    SLICE_X21Y2.SR         net (fanout=2)        0.426   hijacker1/SPI_S1/css_dat_o[1]_AND_14_o
    SLICE_X21Y2.CLK        Tremck      (-Th)    -0.155   hijacker1/SPI_S1/WSReg_1_LDC
                                                         hijacker1/SPI_S1/WSReg_1_LDC
    ---------------------------------------------------  ---------------------------
    Total                                        2.640ns (1.688ns logic, 0.952ns route)
                                                         (63.9% logic, 36.1% route)
--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_1_LDC (SLICE_X21Y2.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.659ns (data path)
  Source:               hijacker1/feedData_1 (FF)
  Destination:          hijacker1/SPI_S1/WSReg_1_LDC (LATCH)
  Data Path Delay:      1.659ns (Levels of Logic = 1)
  Source Clock:         CamBPClk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/feedData_1 to hijacker1/SPI_S1/WSReg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y8.CQ        Tcko                  0.198   hijacker1/feedData<2>
                                                       hijacker1/feedData_1
    SLICE_X20Y2.A4       net (fanout=2)        0.977   hijacker1/feedData<1>
    SLICE_X20Y2.AMUX     Tilo                  0.183   hijacker1/SPI_S1/WSReg_1_C_1
                                                       hijacker1/SPI_S1/css_dat_o[1]_AND_13_o1
    SLICE_X21Y2.CLK      net (fanout=2)        0.301   hijacker1/SPI_S1/css_dat_o[1]_AND_13_o
    -------------------------------------------------  ---------------------------
    Total                                      1.659ns (0.381ns logic, 1.278ns route)
                                                       (23.0% logic, 77.0% route)
--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_1_LDC (SLICE_X21Y2.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.401ns (data path)
  Source:               css (PAD)
  Destination:          hijacker1/SPI_S1/WSReg_1_LDC (LATCH)
  Data Path Delay:      2.401ns (Levels of Logic = 3)

  Minimum Data Path at Fast Process Corner: css to hijacker1/SPI_S1/WSReg_1_LDC
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 0.763   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp720.IMUX.22
    ILOGIC_X13Y2.D         net (fanout=1)        0.095   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.628   css_IBUF
                                                         ProtoComp734.D2OBYP_SRC.1
    SLICE_X20Y2.A3         net (fanout=13)       0.431   css_IBUF
    SLICE_X20Y2.AMUX       Tilo                  0.183   hijacker1/SPI_S1/WSReg_1_C_1
                                                         hijacker1/SPI_S1/css_dat_o[1]_AND_13_o1
    SLICE_X21Y2.CLK        net (fanout=2)        0.301   hijacker1/SPI_S1/css_dat_o[1]_AND_13_o
    ---------------------------------------------------  ---------------------------
    Total                                        2.401ns (1.574ns logic, 0.827ns route)
                                                         (65.6% logic, 34.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_hijacker1SPI_S1WSReg_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_hijacker1SPI_S1WSReg_2_LDC" TS_CAMB_PCLK_I DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.332ns.
--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_2_LDC (SLICE_X20Y3.SR), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.168ns (requirement - data path)
  Source:               css (PAD)
  Destination:          hijacker1/SPI_S1/WSReg_2_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.332ns (Levels of Logic = 3)
  Destination Clock:    hijacker1/SPI_S1/css_dat_o[2]_AND_11_o falling

  Maximum Data Path at Slow Process Corner: css to hijacker1/SPI_S1/WSReg_2_LDC
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 1.310   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp720.IMUX.22
    ILOGIC_X13Y2.D         net (fanout=1)        0.110   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.942   css_IBUF
                                                         ProtoComp734.D2OBYP_SRC.1
    SLICE_X21Y4.B4         net (fanout=13)       0.960   css_IBUF
    SLICE_X21Y4.B          Tilo                  0.259   hijacker1/SPI_S1/WSReg_2_P_2
                                                         hijacker1/SPI_S1/css_dat_o[2]_AND_12_o1
    SLICE_X20Y3.SR         net (fanout=2)        0.521   hijacker1/SPI_S1/css_dat_o[2]_AND_12_o
    SLICE_X20Y3.CLK        Trck                  0.230   hijacker1/SPI_S1/WSReg_2_LDC
                                                         hijacker1/SPI_S1/WSReg_2_LDC
    ---------------------------------------------------  ---------------------------
    Total                                        4.332ns (2.741ns logic, 1.591ns route)
                                                         (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/feedData_2 (FF)
  Destination:          hijacker1/SPI_S1/WSReg_2_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.989ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    hijacker1/SPI_S1/css_dat_o[2]_AND_11_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/feedData_2 to hijacker1/SPI_S1/WSReg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y8.DQ        Tcko                  0.391   hijacker1/feedData<2>
                                                       hijacker1/feedData_2
    SLICE_X21Y4.B3       net (fanout=2)        1.588   hijacker1/feedData<2>
    SLICE_X21Y4.B        Tilo                  0.259   hijacker1/SPI_S1/WSReg_2_P_2
                                                       hijacker1/SPI_S1/css_dat_o[2]_AND_12_o1
    SLICE_X20Y3.SR       net (fanout=2)        0.521   hijacker1/SPI_S1/css_dat_o[2]_AND_12_o
    SLICE_X20Y3.CLK      Trck                  0.230   hijacker1/SPI_S1/WSReg_2_LDC
                                                       hijacker1/SPI_S1/WSReg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.989ns (0.880ns logic, 2.109ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_2_LDC (SLICE_X20Y3.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.394ns (requirement - data path)
  Source:               css (PAD)
  Destination:          hijacker1/SPI_S1/WSReg_2_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.106ns (Levels of Logic = 3)

  Maximum Data Path at Slow Process Corner: css to hijacker1/SPI_S1/WSReg_2_LDC
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 1.310   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp720.IMUX.22
    ILOGIC_X13Y2.D         net (fanout=1)        0.110   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.942   css_IBUF
                                                         ProtoComp734.D2OBYP_SRC.1
    SLICE_X21Y4.B4         net (fanout=13)       0.960   css_IBUF
    SLICE_X21Y4.BMUX       Tilo                  0.313   hijacker1/SPI_S1/WSReg_2_P_2
                                                         hijacker1/SPI_S1/css_dat_o[2]_AND_11_o1
    SLICE_X20Y3.CLK        net (fanout=2)        0.471   hijacker1/SPI_S1/css_dat_o[2]_AND_11_o
    ---------------------------------------------------  ---------------------------
    Total                                        4.106ns (2.565ns logic, 1.541ns route)
                                                         (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.737ns (requirement - data path)
  Source:               hijacker1/feedData_2 (FF)
  Destination:          hijacker1/SPI_S1/WSReg_2_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Source Clock:         CamBPClk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/feedData_2 to hijacker1/SPI_S1/WSReg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y8.DQ        Tcko                  0.391   hijacker1/feedData<2>
                                                       hijacker1/feedData_2
    SLICE_X21Y4.B3       net (fanout=2)        1.588   hijacker1/feedData<2>
    SLICE_X21Y4.BMUX     Tilo                  0.313   hijacker1/SPI_S1/WSReg_2_P_2
                                                       hijacker1/SPI_S1/css_dat_o[2]_AND_11_o1
    SLICE_X20Y3.CLK      net (fanout=2)        0.471   hijacker1/SPI_S1/css_dat_o[2]_AND_11_o
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (0.704ns logic, 2.059ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_hijacker1SPI_S1WSReg_2_LDC = MAXDELAY TO TIMEGRP         "TO_hijacker1SPI_S1WSReg_2_LDC" TS_CAMB_PCLK_I DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_2_LDC (SLICE_X20Y3.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.735ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/feedData_2 (FF)
  Destination:          hijacker1/SPI_S1/WSReg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.735ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    hijacker1/SPI_S1/css_dat_o[2]_AND_11_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/feedData_2 to hijacker1/SPI_S1/WSReg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y8.DQ        Tcko                  0.198   hijacker1/feedData<2>
                                                       hijacker1/feedData_2
    SLICE_X21Y4.B3       net (fanout=2)        1.016   hijacker1/feedData<2>
    SLICE_X21Y4.B        Tilo                  0.156   hijacker1/SPI_S1/WSReg_2_P_2
                                                       hijacker1/SPI_S1/css_dat_o[2]_AND_12_o1
    SLICE_X20Y3.SR       net (fanout=2)        0.258   hijacker1/SPI_S1/css_dat_o[2]_AND_12_o
    SLICE_X20Y3.CLK      Tremck      (-Th)    -0.107   hijacker1/SPI_S1/WSReg_2_LDC
                                                       hijacker1/SPI_S1/WSReg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.735ns (0.461ns logic, 1.274ns route)
                                                       (26.6% logic, 73.4% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.494ns (data path)
  Source:               css (PAD)
  Destination:          hijacker1/SPI_S1/WSReg_2_LDC (LATCH)
  Data Path Delay:      2.494ns (Levels of Logic = 3)
  Destination Clock:    hijacker1/SPI_S1/css_dat_o[2]_AND_11_o falling

  Minimum Data Path at Fast Process Corner: css to hijacker1/SPI_S1/WSReg_2_LDC
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 0.763   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp720.IMUX.22
    ILOGIC_X13Y2.D         net (fanout=1)        0.095   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.628   css_IBUF
                                                         ProtoComp734.D2OBYP_SRC.1
    SLICE_X21Y4.B4         net (fanout=13)       0.487   css_IBUF
    SLICE_X21Y4.B          Tilo                  0.156   hijacker1/SPI_S1/WSReg_2_P_2
                                                         hijacker1/SPI_S1/css_dat_o[2]_AND_12_o1
    SLICE_X20Y3.SR         net (fanout=2)        0.258   hijacker1/SPI_S1/css_dat_o[2]_AND_12_o
    SLICE_X20Y3.CLK        Tremck      (-Th)    -0.107   hijacker1/SPI_S1/WSReg_2_LDC
                                                         hijacker1/SPI_S1/WSReg_2_LDC
    ---------------------------------------------------  ---------------------------
    Total                                        2.494ns (1.654ns logic, 0.840ns route)
                                                         (66.3% logic, 33.7% route)
--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_2_LDC (SLICE_X20Y3.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.681ns (data path)
  Source:               hijacker1/feedData_2 (FF)
  Destination:          hijacker1/SPI_S1/WSReg_2_LDC (LATCH)
  Data Path Delay:      1.681ns (Levels of Logic = 1)
  Source Clock:         CamBPClk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/feedData_2 to hijacker1/SPI_S1/WSReg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y8.DQ        Tcko                  0.198   hijacker1/feedData<2>
                                                       hijacker1/feedData_2
    SLICE_X21Y4.B3       net (fanout=2)        1.016   hijacker1/feedData<2>
    SLICE_X21Y4.BMUX     Tilo                  0.203   hijacker1/SPI_S1/WSReg_2_P_2
                                                       hijacker1/SPI_S1/css_dat_o[2]_AND_11_o1
    SLICE_X20Y3.CLK      net (fanout=2)        0.264   hijacker1/SPI_S1/css_dat_o[2]_AND_11_o
    -------------------------------------------------  ---------------------------
    Total                                      1.681ns (0.401ns logic, 1.280ns route)
                                                       (23.9% logic, 76.1% route)
--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_2_LDC (SLICE_X20Y3.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.440ns (data path)
  Source:               css (PAD)
  Destination:          hijacker1/SPI_S1/WSReg_2_LDC (LATCH)
  Data Path Delay:      2.440ns (Levels of Logic = 3)

  Minimum Data Path at Fast Process Corner: css to hijacker1/SPI_S1/WSReg_2_LDC
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 0.763   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp720.IMUX.22
    ILOGIC_X13Y2.D         net (fanout=1)        0.095   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.628   css_IBUF
                                                         ProtoComp734.D2OBYP_SRC.1
    SLICE_X21Y4.B4         net (fanout=13)       0.487   css_IBUF
    SLICE_X21Y4.BMUX       Tilo                  0.203   hijacker1/SPI_S1/WSReg_2_P_2
                                                         hijacker1/SPI_S1/css_dat_o[2]_AND_11_o1
    SLICE_X20Y3.CLK        net (fanout=2)        0.264   hijacker1/SPI_S1/css_dat_o[2]_AND_11_o
    ---------------------------------------------------  ---------------------------
    Total                                        2.440ns (1.594ns logic, 0.846ns route)
                                                         (65.3% logic, 34.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_hijacker1SPI_S1WSReg_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_hijacker1SPI_S1WSReg_3_LDC" TS_CAMB_PCLK_I DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.065ns.
--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_3_LDC (SLICE_X20Y4.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.435ns (requirement - data path)
  Source:               css (PAD)
  Destination:          hijacker1/SPI_S1/WSReg_3_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.065ns (Levels of Logic = 3)

  Maximum Data Path at Slow Process Corner: css to hijacker1/SPI_S1/WSReg_3_LDC
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 1.310   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp720.IMUX.22
    ILOGIC_X13Y2.D         net (fanout=1)        0.110   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.942   css_IBUF
                                                         ProtoComp734.D2OBYP_SRC.1
    SLICE_X24Y1.C3         net (fanout=13)       0.577   css_IBUF
    SLICE_X24Y1.CMUX       Tilo                  0.251   hijacker1/SPI_S1/WSReg_3_P_3
                                                         hijacker1/SPI_S1/css_dat_o[3]_AND_9_o1
    SLICE_X20Y4.CLK        net (fanout=2)        0.875   hijacker1/SPI_S1/css_dat_o[3]_AND_9_o
    ---------------------------------------------------  ---------------------------
    Total                                        4.065ns (2.503ns logic, 1.562ns route)
                                                         (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.114ns (requirement - data path)
  Source:               hijacker1/feedData_3 (FF)
  Destination:          hijacker1/SPI_S1/WSReg_3_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.386ns (Levels of Logic = 1)
  Source Clock:         CamBPClk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/feedData_3 to hijacker1/SPI_S1/WSReg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.AQ        Tcko                  0.408   hijacker1/feedData<6>
                                                       hijacker1/feedData_3
    SLICE_X24Y1.C5       net (fanout=2)        1.852   hijacker1/feedData<3>
    SLICE_X24Y1.CMUX     Tilo                  0.251   hijacker1/SPI_S1/WSReg_3_P_3
                                                       hijacker1/SPI_S1/css_dat_o[3]_AND_9_o1
    SLICE_X20Y4.CLK      net (fanout=2)        0.875   hijacker1/SPI_S1/css_dat_o[3]_AND_9_o
    -------------------------------------------------  ---------------------------
    Total                                      3.386ns (0.659ns logic, 2.727ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_3_LDC (SLICE_X20Y4.SR), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.441ns (requirement - data path)
  Source:               css (PAD)
  Destination:          hijacker1/SPI_S1/WSReg_3_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.059ns (Levels of Logic = 3)
  Destination Clock:    hijacker1/SPI_S1/css_dat_o[3]_AND_9_o falling

  Maximum Data Path at Slow Process Corner: css to hijacker1/SPI_S1/WSReg_3_LDC
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 1.310   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp720.IMUX.22
    ILOGIC_X13Y2.D         net (fanout=1)        0.110   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.942   css_IBUF
                                                         ProtoComp734.D2OBYP_SRC.1
    SLICE_X24Y1.C3         net (fanout=13)       0.577   css_IBUF
    SLICE_X24Y1.C          Tilo                  0.205   hijacker1/SPI_S1/WSReg_3_P_3
                                                         hijacker1/SPI_S1/css_dat_o[3]_AND_10_o1
    SLICE_X20Y4.SR         net (fanout=2)        0.722   hijacker1/SPI_S1/css_dat_o[3]_AND_10_o
    SLICE_X20Y4.CLK        Trck                  0.193   hijacker1/SPI_S1/WSReg_3_LDC
                                                         hijacker1/SPI_S1/WSReg_3_LDC
    ---------------------------------------------------  ---------------------------
    Total                                        4.059ns (2.650ns logic, 1.409ns route)
                                                         (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/feedData_3 (FF)
  Destination:          hijacker1/SPI_S1/WSReg_3_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.380ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    hijacker1/SPI_S1/css_dat_o[3]_AND_9_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/feedData_3 to hijacker1/SPI_S1/WSReg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.AQ        Tcko                  0.408   hijacker1/feedData<6>
                                                       hijacker1/feedData_3
    SLICE_X24Y1.C5       net (fanout=2)        1.852   hijacker1/feedData<3>
    SLICE_X24Y1.C        Tilo                  0.205   hijacker1/SPI_S1/WSReg_3_P_3
                                                       hijacker1/SPI_S1/css_dat_o[3]_AND_10_o1
    SLICE_X20Y4.SR       net (fanout=2)        0.722   hijacker1/SPI_S1/css_dat_o[3]_AND_10_o
    SLICE_X20Y4.CLK      Trck                  0.193   hijacker1/SPI_S1/WSReg_3_LDC
                                                       hijacker1/SPI_S1/WSReg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.380ns (0.806ns logic, 2.574ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_hijacker1SPI_S1WSReg_3_LDC = MAXDELAY TO TIMEGRP         "TO_hijacker1SPI_S1WSReg_3_LDC" TS_CAMB_PCLK_I DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_3_LDC (SLICE_X20Y4.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.932ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/feedData_3 (FF)
  Destination:          hijacker1/SPI_S1/WSReg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.932ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    hijacker1/SPI_S1/css_dat_o[3]_AND_9_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/feedData_3 to hijacker1/SPI_S1/WSReg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.AQ        Tcko                  0.200   hijacker1/feedData<6>
                                                       hijacker1/feedData_3
    SLICE_X24Y1.C5       net (fanout=2)        1.135   hijacker1/feedData<3>
    SLICE_X24Y1.C        Tilo                  0.142   hijacker1/SPI_S1/WSReg_3_P_3
                                                       hijacker1/SPI_S1/css_dat_o[3]_AND_10_o1
    SLICE_X20Y4.SR       net (fanout=2)        0.372   hijacker1/SPI_S1/css_dat_o[3]_AND_10_o
    SLICE_X20Y4.CLK      Tremck      (-Th)    -0.083   hijacker1/SPI_S1/WSReg_3_LDC
                                                       hijacker1/SPI_S1/WSReg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.932ns (0.425ns logic, 1.507ns route)
                                                       (22.0% logic, 78.0% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.429ns (data path)
  Source:               css (PAD)
  Destination:          hijacker1/SPI_S1/WSReg_3_LDC (LATCH)
  Data Path Delay:      2.429ns (Levels of Logic = 3)
  Destination Clock:    hijacker1/SPI_S1/css_dat_o[3]_AND_9_o falling

  Minimum Data Path at Fast Process Corner: css to hijacker1/SPI_S1/WSReg_3_LDC
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 0.763   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp720.IMUX.22
    ILOGIC_X13Y2.D         net (fanout=1)        0.095   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.628   css_IBUF
                                                         ProtoComp734.D2OBYP_SRC.1
    SLICE_X24Y1.C3         net (fanout=13)       0.346   css_IBUF
    SLICE_X24Y1.C          Tilo                  0.142   hijacker1/SPI_S1/WSReg_3_P_3
                                                         hijacker1/SPI_S1/css_dat_o[3]_AND_10_o1
    SLICE_X20Y4.SR         net (fanout=2)        0.372   hijacker1/SPI_S1/css_dat_o[3]_AND_10_o
    SLICE_X20Y4.CLK        Tremck      (-Th)    -0.083   hijacker1/SPI_S1/WSReg_3_LDC
                                                         hijacker1/SPI_S1/WSReg_3_LDC
    ---------------------------------------------------  ---------------------------
    Total                                        2.429ns (1.616ns logic, 0.813ns route)
                                                         (66.5% logic, 33.5% route)
--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_3_LDC (SLICE_X20Y4.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.969ns (data path)
  Source:               hijacker1/feedData_3 (FF)
  Destination:          hijacker1/SPI_S1/WSReg_3_LDC (LATCH)
  Data Path Delay:      1.969ns (Levels of Logic = 1)
  Source Clock:         CamBPClk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/feedData_3 to hijacker1/SPI_S1/WSReg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.AQ        Tcko                  0.200   hijacker1/feedData<6>
                                                       hijacker1/feedData_3
    SLICE_X24Y1.C5       net (fanout=2)        1.135   hijacker1/feedData<3>
    SLICE_X24Y1.CMUX     Tilo                  0.183   hijacker1/SPI_S1/WSReg_3_P_3
                                                       hijacker1/SPI_S1/css_dat_o[3]_AND_9_o1
    SLICE_X20Y4.CLK      net (fanout=2)        0.451   hijacker1/SPI_S1/css_dat_o[3]_AND_9_o
    -------------------------------------------------  ---------------------------
    Total                                      1.969ns (0.383ns logic, 1.586ns route)
                                                       (19.5% logic, 80.5% route)
--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_3_LDC (SLICE_X20Y4.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.466ns (data path)
  Source:               css (PAD)
  Destination:          hijacker1/SPI_S1/WSReg_3_LDC (LATCH)
  Data Path Delay:      2.466ns (Levels of Logic = 3)

  Minimum Data Path at Fast Process Corner: css to hijacker1/SPI_S1/WSReg_3_LDC
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 0.763   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp720.IMUX.22
    ILOGIC_X13Y2.D         net (fanout=1)        0.095   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.628   css_IBUF
                                                         ProtoComp734.D2OBYP_SRC.1
    SLICE_X24Y1.C3         net (fanout=13)       0.346   css_IBUF
    SLICE_X24Y1.CMUX       Tilo                  0.183   hijacker1/SPI_S1/WSReg_3_P_3
                                                         hijacker1/SPI_S1/css_dat_o[3]_AND_9_o1
    SLICE_X20Y4.CLK        net (fanout=2)        0.451   hijacker1/SPI_S1/css_dat_o[3]_AND_9_o
    ---------------------------------------------------  ---------------------------
    Total                                        2.466ns (1.574ns logic, 0.892ns route)
                                                         (63.8% logic, 36.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_hijacker1SPI_S1WSReg_4_LDC = MAXDELAY TO TIMEGRP       
  "TO_hijacker1SPI_S1WSReg_4_LDC" TS_CAMB_PCLK_I DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.992ns.
--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_4_LDC (SLICE_X24Y3.SR), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.508ns (requirement - data path)
  Source:               css (PAD)
  Destination:          hijacker1/SPI_S1/WSReg_4_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.992ns (Levels of Logic = 3)
  Destination Clock:    hijacker1/SPI_S1/css_dat_o[4]_AND_7_o falling

  Maximum Data Path at Slow Process Corner: css to hijacker1/SPI_S1/WSReg_4_LDC
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 1.310   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp720.IMUX.22
    ILOGIC_X13Y2.D         net (fanout=1)        0.110   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.942   css_IBUF
                                                         ProtoComp734.D2OBYP_SRC.1
    SLICE_X29Y2.A3         net (fanout=13)       0.473   css_IBUF
    SLICE_X29Y2.A          Tilo                  0.259   hijacker1/SGMCORE1/[2].minL_m/GMI1/GMI1/GMI1/GMI2/Mmux_MinData_1
                                                         hijacker1/SPI_S1/css_dat_o[4]_AND_8_o1
    SLICE_X24Y3.SR         net (fanout=2)        0.705   hijacker1/SPI_S1/css_dat_o[4]_AND_8_o
    SLICE_X24Y3.CLK        Trck                  0.193   hijacker1/SPI_S1/WSReg_4_LDC
                                                         hijacker1/SPI_S1/WSReg_4_LDC
    ---------------------------------------------------  ---------------------------
    Total                                        3.992ns (2.704ns logic, 1.288ns route)
                                                         (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/feedData_4 (FF)
  Destination:          hijacker1/SPI_S1/WSReg_4_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.461ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    hijacker1/SPI_S1/css_dat_o[4]_AND_7_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/feedData_4 to hijacker1/SPI_S1/WSReg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.BQ        Tcko                  0.408   hijacker1/feedData<6>
                                                       hijacker1/feedData_4
    SLICE_X29Y2.A5       net (fanout=2)        1.896   hijacker1/feedData<4>
    SLICE_X29Y2.A        Tilo                  0.259   hijacker1/SGMCORE1/[2].minL_m/GMI1/GMI1/GMI1/GMI2/Mmux_MinData_1
                                                       hijacker1/SPI_S1/css_dat_o[4]_AND_8_o1
    SLICE_X24Y3.SR       net (fanout=2)        0.705   hijacker1/SPI_S1/css_dat_o[4]_AND_8_o
    SLICE_X24Y3.CLK      Trck                  0.193   hijacker1/SPI_S1/WSReg_4_LDC
                                                       hijacker1/SPI_S1/WSReg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.461ns (0.860ns logic, 2.601ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_4_LDC (SLICE_X24Y3.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.693ns (requirement - data path)
  Source:               css (PAD)
  Destination:          hijacker1/SPI_S1/WSReg_4_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.807ns (Levels of Logic = 3)

  Maximum Data Path at Slow Process Corner: css to hijacker1/SPI_S1/WSReg_4_LDC
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 1.310   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp720.IMUX.22
    ILOGIC_X13Y2.D         net (fanout=1)        0.110   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.942   css_IBUF
                                                         ProtoComp734.D2OBYP_SRC.1
    SLICE_X29Y2.A3         net (fanout=13)       0.473   css_IBUF
    SLICE_X29Y2.AMUX       Tilo                  0.313   hijacker1/SGMCORE1/[2].minL_m/GMI1/GMI1/GMI1/GMI2/Mmux_MinData_1
                                                         hijacker1/SPI_S1/css_dat_o[4]_AND_7_o1
    SLICE_X24Y3.CLK        net (fanout=2)        0.659   hijacker1/SPI_S1/css_dat_o[4]_AND_7_o
    ---------------------------------------------------  ---------------------------
    Total                                        3.807ns (2.565ns logic, 1.242ns route)
                                                         (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.224ns (requirement - data path)
  Source:               hijacker1/feedData_4 (FF)
  Destination:          hijacker1/SPI_S1/WSReg_4_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.276ns (Levels of Logic = 1)
  Source Clock:         CamBPClk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/feedData_4 to hijacker1/SPI_S1/WSReg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.BQ        Tcko                  0.408   hijacker1/feedData<6>
                                                       hijacker1/feedData_4
    SLICE_X29Y2.A5       net (fanout=2)        1.896   hijacker1/feedData<4>
    SLICE_X29Y2.AMUX     Tilo                  0.313   hijacker1/SGMCORE1/[2].minL_m/GMI1/GMI1/GMI1/GMI2/Mmux_MinData_1
                                                       hijacker1/SPI_S1/css_dat_o[4]_AND_7_o1
    SLICE_X24Y3.CLK      net (fanout=2)        0.659   hijacker1/SPI_S1/css_dat_o[4]_AND_7_o
    -------------------------------------------------  ---------------------------
    Total                                      3.276ns (0.721ns logic, 2.555ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_hijacker1SPI_S1WSReg_4_LDC = MAXDELAY TO TIMEGRP         "TO_hijacker1SPI_S1WSReg_4_LDC" TS_CAMB_PCLK_I DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_4_LDC (SLICE_X24Y3.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.987ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/feedData_4 (FF)
  Destination:          hijacker1/SPI_S1/WSReg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.987ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    hijacker1/SPI_S1/css_dat_o[4]_AND_7_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/feedData_4 to hijacker1/SPI_S1/WSReg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.BQ        Tcko                  0.200   hijacker1/feedData<6>
                                                       hijacker1/feedData_4
    SLICE_X29Y2.A5       net (fanout=2)        1.143   hijacker1/feedData<4>
    SLICE_X29Y2.A        Tilo                  0.156   hijacker1/SGMCORE1/[2].minL_m/GMI1/GMI1/GMI1/GMI2/Mmux_MinData_1
                                                       hijacker1/SPI_S1/css_dat_o[4]_AND_8_o1
    SLICE_X24Y3.SR       net (fanout=2)        0.405   hijacker1/SPI_S1/css_dat_o[4]_AND_8_o
    SLICE_X24Y3.CLK      Tremck      (-Th)    -0.083   hijacker1/SPI_S1/WSReg_4_LDC
                                                       hijacker1/SPI_S1/WSReg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.987ns (0.439ns logic, 1.548ns route)
                                                       (22.1% logic, 77.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.397ns (data path)
  Source:               css (PAD)
  Destination:          hijacker1/SPI_S1/WSReg_4_LDC (LATCH)
  Data Path Delay:      2.397ns (Levels of Logic = 3)
  Destination Clock:    hijacker1/SPI_S1/css_dat_o[4]_AND_7_o falling

  Minimum Data Path at Fast Process Corner: css to hijacker1/SPI_S1/WSReg_4_LDC
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 0.763   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp720.IMUX.22
    ILOGIC_X13Y2.D         net (fanout=1)        0.095   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.628   css_IBUF
                                                         ProtoComp734.D2OBYP_SRC.1
    SLICE_X29Y2.A3         net (fanout=13)       0.267   css_IBUF
    SLICE_X29Y2.A          Tilo                  0.156   hijacker1/SGMCORE1/[2].minL_m/GMI1/GMI1/GMI1/GMI2/Mmux_MinData_1
                                                         hijacker1/SPI_S1/css_dat_o[4]_AND_8_o1
    SLICE_X24Y3.SR         net (fanout=2)        0.405   hijacker1/SPI_S1/css_dat_o[4]_AND_8_o
    SLICE_X24Y3.CLK        Tremck      (-Th)    -0.083   hijacker1/SPI_S1/WSReg_4_LDC
                                                         hijacker1/SPI_S1/WSReg_4_LDC
    ---------------------------------------------------  ---------------------------
    Total                                        2.397ns (1.630ns logic, 0.767ns route)
                                                         (68.0% logic, 32.0% route)
--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_4_LDC (SLICE_X24Y3.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.877ns (data path)
  Source:               hijacker1/feedData_4 (FF)
  Destination:          hijacker1/SPI_S1/WSReg_4_LDC (LATCH)
  Data Path Delay:      1.877ns (Levels of Logic = 1)
  Source Clock:         CamBPClk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/feedData_4 to hijacker1/SPI_S1/WSReg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.BQ        Tcko                  0.200   hijacker1/feedData<6>
                                                       hijacker1/feedData_4
    SLICE_X29Y2.A5       net (fanout=2)        1.143   hijacker1/feedData<4>
    SLICE_X29Y2.AMUX     Tilo                  0.203   hijacker1/SGMCORE1/[2].minL_m/GMI1/GMI1/GMI1/GMI2/Mmux_MinData_1
                                                       hijacker1/SPI_S1/css_dat_o[4]_AND_7_o1
    SLICE_X24Y3.CLK      net (fanout=2)        0.331   hijacker1/SPI_S1/css_dat_o[4]_AND_7_o
    -------------------------------------------------  ---------------------------
    Total                                      1.877ns (0.403ns logic, 1.474ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_4_LDC (SLICE_X24Y3.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.287ns (data path)
  Source:               css (PAD)
  Destination:          hijacker1/SPI_S1/WSReg_4_LDC (LATCH)
  Data Path Delay:      2.287ns (Levels of Logic = 3)

  Minimum Data Path at Fast Process Corner: css to hijacker1/SPI_S1/WSReg_4_LDC
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 0.763   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp720.IMUX.22
    ILOGIC_X13Y2.D         net (fanout=1)        0.095   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.628   css_IBUF
                                                         ProtoComp734.D2OBYP_SRC.1
    SLICE_X29Y2.A3         net (fanout=13)       0.267   css_IBUF
    SLICE_X29Y2.AMUX       Tilo                  0.203   hijacker1/SGMCORE1/[2].minL_m/GMI1/GMI1/GMI1/GMI2/Mmux_MinData_1
                                                         hijacker1/SPI_S1/css_dat_o[4]_AND_7_o1
    SLICE_X24Y3.CLK        net (fanout=2)        0.331   hijacker1/SPI_S1/css_dat_o[4]_AND_7_o
    ---------------------------------------------------  ---------------------------
    Total                                        2.287ns (1.594ns logic, 0.693ns route)
                                                         (69.7% logic, 30.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_hijacker1SPI_S1WSReg_5_LDC = MAXDELAY TO TIMEGRP       
  "TO_hijacker1SPI_S1WSReg_5_LDC" TS_CAMB_PCLK_I DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.050ns.
--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_5_LDC (SLICE_X22Y2.SR), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.450ns (requirement - data path)
  Source:               css (PAD)
  Destination:          hijacker1/SPI_S1/WSReg_5_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.050ns (Levels of Logic = 3)
  Destination Clock:    hijacker1/SPI_S1/css_dat_o[5]_AND_5_o falling

  Maximum Data Path at Slow Process Corner: css to hijacker1/SPI_S1/WSReg_5_LDC
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 1.310   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp720.IMUX.22
    ILOGIC_X13Y2.D         net (fanout=1)        0.110   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.942   css_IBUF
                                                         ProtoComp734.D2OBYP_SRC.1
    SLICE_X25Y1.C4         net (fanout=13)       0.558   css_IBUF
    SLICE_X25Y1.C          Tilo                  0.259   hijacker1/SPI_S1/WSReg_5_P_5
                                                         hijacker1/SPI_S1/css_dat_o[5]_AND_6_o1
    SLICE_X22Y2.SR         net (fanout=2)        0.656   hijacker1/SPI_S1/css_dat_o[5]_AND_6_o
    SLICE_X22Y2.CLK        Trck                  0.215   hijacker1/SPI_S1/WSReg_5_LDC
                                                         hijacker1/SPI_S1/WSReg_5_LDC
    ---------------------------------------------------  ---------------------------
    Total                                        4.050ns (2.726ns logic, 1.324ns route)
                                                         (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/feedData_5 (FF)
  Destination:          hijacker1/SPI_S1/WSReg_5_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.209ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    hijacker1/SPI_S1/css_dat_o[5]_AND_5_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/feedData_5 to hijacker1/SPI_S1/WSReg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.CQ        Tcko                  0.408   hijacker1/feedData<6>
                                                       hijacker1/feedData_5
    SLICE_X25Y1.C5       net (fanout=2)        1.671   hijacker1/feedData<5>
    SLICE_X25Y1.C        Tilo                  0.259   hijacker1/SPI_S1/WSReg_5_P_5
                                                       hijacker1/SPI_S1/css_dat_o[5]_AND_6_o1
    SLICE_X22Y2.SR       net (fanout=2)        0.656   hijacker1/SPI_S1/css_dat_o[5]_AND_6_o
    SLICE_X22Y2.CLK      Trck                  0.215   hijacker1/SPI_S1/WSReg_5_LDC
                                                       hijacker1/SPI_S1/WSReg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.209ns (0.882ns logic, 2.327ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_5_LDC (SLICE_X22Y2.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.556ns (requirement - data path)
  Source:               css (PAD)
  Destination:          hijacker1/SPI_S1/WSReg_5_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.944ns (Levels of Logic = 3)

  Maximum Data Path at Slow Process Corner: css to hijacker1/SPI_S1/WSReg_5_LDC
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 1.310   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp720.IMUX.22
    ILOGIC_X13Y2.D         net (fanout=1)        0.110   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.942   css_IBUF
                                                         ProtoComp734.D2OBYP_SRC.1
    SLICE_X25Y1.C4         net (fanout=13)       0.558   css_IBUF
    SLICE_X25Y1.CMUX       Tilo                  0.313   hijacker1/SPI_S1/WSReg_5_P_5
                                                         hijacker1/SPI_S1/css_dat_o[5]_AND_5_o1
    SLICE_X22Y2.CLK        net (fanout=2)        0.711   hijacker1/SPI_S1/css_dat_o[5]_AND_5_o
    ---------------------------------------------------  ---------------------------
    Total                                        3.944ns (2.565ns logic, 1.379ns route)
                                                         (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.397ns (requirement - data path)
  Source:               hijacker1/feedData_5 (FF)
  Destination:          hijacker1/SPI_S1/WSReg_5_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.103ns (Levels of Logic = 1)
  Source Clock:         CamBPClk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/feedData_5 to hijacker1/SPI_S1/WSReg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.CQ        Tcko                  0.408   hijacker1/feedData<6>
                                                       hijacker1/feedData_5
    SLICE_X25Y1.C5       net (fanout=2)        1.671   hijacker1/feedData<5>
    SLICE_X25Y1.CMUX     Tilo                  0.313   hijacker1/SPI_S1/WSReg_5_P_5
                                                       hijacker1/SPI_S1/css_dat_o[5]_AND_5_o1
    SLICE_X22Y2.CLK      net (fanout=2)        0.711   hijacker1/SPI_S1/css_dat_o[5]_AND_5_o
    -------------------------------------------------  ---------------------------
    Total                                      3.103ns (0.721ns logic, 2.382ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_hijacker1SPI_S1WSReg_5_LDC = MAXDELAY TO TIMEGRP         "TO_hijacker1SPI_S1WSReg_5_LDC" TS_CAMB_PCLK_I DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_5_LDC (SLICE_X22Y2.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.797ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/feedData_5 (FF)
  Destination:          hijacker1/SPI_S1/WSReg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.797ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    hijacker1/SPI_S1/css_dat_o[5]_AND_5_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/feedData_5 to hijacker1/SPI_S1/WSReg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.CQ        Tcko                  0.200   hijacker1/feedData<6>
                                                       hijacker1/feedData_5
    SLICE_X25Y1.C5       net (fanout=2)        0.988   hijacker1/feedData<5>
    SLICE_X25Y1.C        Tilo                  0.156   hijacker1/SPI_S1/WSReg_5_P_5
                                                       hijacker1/SPI_S1/css_dat_o[5]_AND_6_o1
    SLICE_X22Y2.SR       net (fanout=2)        0.368   hijacker1/SPI_S1/css_dat_o[5]_AND_6_o
    SLICE_X22Y2.CLK      Tremck      (-Th)    -0.085   hijacker1/SPI_S1/WSReg_5_LDC
                                                       hijacker1/SPI_S1/WSReg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.797ns (0.441ns logic, 1.356ns route)
                                                       (24.5% logic, 75.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.358ns (data path)
  Source:               css (PAD)
  Destination:          hijacker1/SPI_S1/WSReg_5_LDC (LATCH)
  Data Path Delay:      2.358ns (Levels of Logic = 3)
  Destination Clock:    hijacker1/SPI_S1/css_dat_o[5]_AND_5_o falling

  Minimum Data Path at Fast Process Corner: css to hijacker1/SPI_S1/WSReg_5_LDC
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 0.763   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp720.IMUX.22
    ILOGIC_X13Y2.D         net (fanout=1)        0.095   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.628   css_IBUF
                                                         ProtoComp734.D2OBYP_SRC.1
    SLICE_X25Y1.C4         net (fanout=13)       0.263   css_IBUF
    SLICE_X25Y1.C          Tilo                  0.156   hijacker1/SPI_S1/WSReg_5_P_5
                                                         hijacker1/SPI_S1/css_dat_o[5]_AND_6_o1
    SLICE_X22Y2.SR         net (fanout=2)        0.368   hijacker1/SPI_S1/css_dat_o[5]_AND_6_o
    SLICE_X22Y2.CLK        Tremck      (-Th)    -0.085   hijacker1/SPI_S1/WSReg_5_LDC
                                                         hijacker1/SPI_S1/WSReg_5_LDC
    ---------------------------------------------------  ---------------------------
    Total                                        2.358ns (1.632ns logic, 0.726ns route)
                                                         (69.2% logic, 30.8% route)
--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_5_LDC (SLICE_X22Y2.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.762ns (data path)
  Source:               hijacker1/feedData_5 (FF)
  Destination:          hijacker1/SPI_S1/WSReg_5_LDC (LATCH)
  Data Path Delay:      1.762ns (Levels of Logic = 1)
  Source Clock:         CamBPClk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/feedData_5 to hijacker1/SPI_S1/WSReg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.CQ        Tcko                  0.200   hijacker1/feedData<6>
                                                       hijacker1/feedData_5
    SLICE_X25Y1.C5       net (fanout=2)        0.988   hijacker1/feedData<5>
    SLICE_X25Y1.CMUX     Tilo                  0.203   hijacker1/SPI_S1/WSReg_5_P_5
                                                       hijacker1/SPI_S1/css_dat_o[5]_AND_5_o1
    SLICE_X22Y2.CLK      net (fanout=2)        0.371   hijacker1/SPI_S1/css_dat_o[5]_AND_5_o
    -------------------------------------------------  ---------------------------
    Total                                      1.762ns (0.403ns logic, 1.359ns route)
                                                       (22.9% logic, 77.1% route)
--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/WSReg_5_LDC (SLICE_X22Y2.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.323ns (data path)
  Source:               css (PAD)
  Destination:          hijacker1/SPI_S1/WSReg_5_LDC (LATCH)
  Data Path Delay:      2.323ns (Levels of Logic = 3)

  Minimum Data Path at Fast Process Corner: css to hijacker1/SPI_S1/WSReg_5_LDC
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 0.763   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp720.IMUX.22
    ILOGIC_X13Y2.D         net (fanout=1)        0.095   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.628   css_IBUF
                                                         ProtoComp734.D2OBYP_SRC.1
    SLICE_X25Y1.C4         net (fanout=13)       0.263   css_IBUF
    SLICE_X25Y1.CMUX       Tilo                  0.203   hijacker1/SPI_S1/WSReg_5_P_5
                                                         hijacker1/SPI_S1/css_dat_o[5]_AND_5_o1
    SLICE_X22Y2.CLK        net (fanout=2)        0.371   hijacker1/SPI_S1/css_dat_o[5]_AND_5_o
    ---------------------------------------------------  ---------------------------
    Total                                        2.323ns (1.594ns logic, 0.729ns route)
                                                         (68.6% logic, 31.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 50 paths analyzed, 50 endpoints analyzed, 24 failing endpoints
 24 timing errors detected. (24 setup errors, 0 hold errors)
 Minimum allowable offset is   4.218ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA18), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.968ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      7.434ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp720.IMUX.13
    SLICE_X0Y52.B4       net (fanout=22)       3.912   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X0Y52.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       hijacker1/Mmux_DO191
    MCB_X0Y1.P1WRDATA18  net (fanout=2)        1.450   CamAD<2>
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.434ns (2.072ns logic, 5.362ns route)
                                                       (27.9% logic, 72.1% route)

  Minimum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.126   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp721.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.705   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    MCB_X0Y1.P1WRCLK     net (fanout=41)       1.213   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.323ns logic, 1.918ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA17), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.324ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      6.790ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp720.IMUX.13
    SLICE_X1Y56.C5       net (fanout=22)       3.493   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y56.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_1
                                                       hijacker1/Mmux_DO181
    MCB_X0Y1.P1WRDATA17  net (fanout=2)        1.163   CamAD<1>
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.790ns (2.134ns logic, 4.656ns route)
                                                       (31.4% logic, 68.6% route)

  Minimum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.126   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp721.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.705   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    MCB_X0Y1.P1WRCLK     net (fanout=41)       1.213   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.323ns logic, 1.918ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA27), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.255ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      6.721ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp720.IMUX.13
    SLICE_X1Y52.D5       net (fanout=22)       3.843   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y52.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_11
                                                       hijacker1/Mmux_DO131
    MCB_X0Y1.P1WRDATA27  net (fanout=2)        0.744   CamAD<11>
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.721ns (2.134ns logic, 4.587ns route)
                                                       (31.8% logic, 68.2% route)

  Minimum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.126   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp721.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.705   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    MCB_X0Y1.P1WRCLK     net (fanout=41)       1.213   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.323ns logic, 1.918ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point Inst_InputSync_FVA/sreg_0 (SLICE_X38Y4.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.454ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_FV_I (PAD)
  Destination:          Inst_InputSync_FVA/sreg_0 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.770ns (Levels of Logic = 1)
  Clock Path Delay:     3.541ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_FV_I to Inst_InputSync_FVA/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T12.I                Tiopi                 1.126   CAMA_FV_I
                                                       CAMA_FV_I
                                                       CAMA_FV_I_IBUF
                                                       ProtoComp720.IMUX.28
    SLICE_X38Y4.CX       net (fanout=1)        1.594   Inst_InputSync_FVA/n0003<0>
    SLICE_X38Y4.CLK      Tckdi       (-Th)    -0.050   Inst_InputSync_FVA/sreg<1>
                                                       Inst_InputSync_FVA/sreg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (1.176ns logic, 1.594ns route)
                                                       (42.5% logic, 57.5% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_InputSync_FVA/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp721.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X38Y4.CLK      net (fanout=41)       1.251   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.541ns (1.519ns logic, 2.022ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_5 (SLICE_X47Y0.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.594ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<5> (PAD)
  Destination:          Inst_camctlA/D_O_5 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.913ns (Levels of Logic = 2)
  Clock Path Delay:     3.544ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<5> to Inst_camctlA/D_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U13.I                Tiopi                 1.126   CAMA_D_I<5>
                                                       CAMA_D_I<5>
                                                       CAMA_D_I_5_IBUF
                                                       ProtoComp720.IMUX.5
    SLICE_X47Y0.B1       net (fanout=1)        1.585   CAMA_D_I_5_IBUF
    SLICE_X47Y0.CLK      Tah         (-Th)    -0.202   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT121
                                                       Inst_camctlA/D_O_5
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (1.328ns logic, 1.585ns route)
                                                       (45.6% logic, 54.4% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp721.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X47Y0.CLK      net (fanout=41)       1.254   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.519ns logic, 2.025ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_7 (SLICE_X47Y0.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.595ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<7> (PAD)
  Destination:          Inst_camctlA/D_O_7 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.914ns (Levels of Logic = 2)
  Clock Path Delay:     3.544ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<7> to Inst_camctlA/D_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R11.I                Tiopi                 1.126   CAMA_D_I<7>
                                                       CAMA_D_I<7>
                                                       CAMA_D_I_7_IBUF
                                                       ProtoComp720.IMUX.9
    SLICE_X47Y0.D4       net (fanout=1)        1.586   CAMA_D_I_7_IBUF
    SLICE_X47Y0.CLK      Tah         (-Th)    -0.202   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT141
                                                       Inst_camctlA/D_O_7
    -------------------------------------------------  ---------------------------
    Total                                      2.914ns (1.328ns logic, 1.586ns route)
                                                       (45.6% logic, 54.4% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp721.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X47Y0.CLK      net (fanout=41)       1.254   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.519ns logic, 2.025ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 214 paths analyzed, 206 endpoints analyzed, 142 failing endpoints
 142 timing errors detected. (142 setup errors, 0 hold errors)
 Minimum allowable offset is   6.356ns.
--------------------------------------------------------------------------------

Paths for end point hijacker1/SGMCORE1/Mshreg_SGMLoop[2].P1_reg_2 (SLICE_X38Y24.AI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -5.106ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<2> (PAD)
  Destination:          hijacker1/SGMCORE1/Mshreg_SGMLoop[2].P1_reg_2 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      9.492ns (Levels of Logic = 1)
  Clock Path Delay:     3.161ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<2> to hijacker1/SGMCORE1/Mshreg_SGMLoop[2].P1_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C14.I                Tiopi                 1.310   SW_I<2>
                                                       SW_I<2>
                                                       SW_I_2_IBUF
                                                       ProtoComp720.IMUX.10
    SLICE_X38Y24.AI      net (fanout=3)        8.144   Inst_SysCon/SYNC_SW/gen_bits[2].gen_bit/n0003<0>
    SLICE_X38Y24.CLK     Tds                   0.038   hijacker1/SGMCORE1/SGMLoop[2].P1_reg<3>
                                                       hijacker1/SGMCORE1/Mshreg_SGMLoop[2].P1_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      9.492ns (1.348ns logic, 8.144ns route)
                                                       (14.2% logic, 85.8% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/SGMCORE1/Mshreg_SGMLoop[2].P1_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp721.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X38Y24.CLK     net (fanout=1535)     1.161   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.161ns (1.323ns logic, 1.838ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_1 (SLICE_X59Y101.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -4.329ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<3> (PAD)
  Destination:          hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_1 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      8.717ns (Levels of Logic = 2)
  Clock Path Delay:     3.163ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<3> to hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P15.I                Tiopi                 1.310   SW_I<3>
                                                       SW_I<3>
                                                       SW_I_3_IBUF
                                                       ProtoComp720.IMUX.11
    SLICE_X59Y101.B3     net (fanout=3)        7.085   Inst_SysCon/SYNC_SW/gen_bits[3].gen_bit/n0003<0>
    SLICE_X59Y101.CLK    Tas                   0.322   hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_4
                                                       hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_Madd_41
                                                       hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_1
    -------------------------------------------------  ---------------------------
    Total                                      8.717ns (1.632ns logic, 7.085ns route)
                                                       (18.7% logic, 81.3% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp721.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X59Y101.CLK    net (fanout=1535)     1.163   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.163ns (1.323ns logic, 1.840ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_2 (SLICE_X59Y101.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -4.234ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<3> (PAD)
  Destination:          hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_2 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      8.622ns (Levels of Logic = 2)
  Clock Path Delay:     3.163ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<3> to hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P15.I                Tiopi                 1.310   SW_I<3>
                                                       SW_I<3>
                                                       SW_I_3_IBUF
                                                       ProtoComp720.IMUX.11
    SLICE_X59Y101.B3     net (fanout=3)        7.085   Inst_SysCon/SYNC_SW/gen_bits[3].gen_bit/n0003<0>
    SLICE_X59Y101.CLK    Tas                   0.227   hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_4
                                                       hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_Madd_31
                                                       hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_2
    -------------------------------------------------  ---------------------------
    Total                                      8.622ns (1.537ns logic, 7.085ns route)
                                                       (17.8% logic, 82.2% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp721.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X59Y101.CLK    net (fanout=1535)     1.163   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.163ns (1.323ns logic, 1.840ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point hijacker1/misoGate (ILOGIC_X13Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.465ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               css (PAD)
  Destination:          hijacker1/misoGate (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.258ns (Levels of Logic = 2)
  Clock Path Delay:     4.018ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: css to hijacker1/misoGate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V9.I                 Tiopi                 1.126   css
                                                       css
                                                       css_IBUF
                                                       ProtoComp720.IMUX.22
    ILOGIC_X13Y2.D       net (fanout=1)        0.106   css_IBUF_direct
    ILOGIC_X13Y2.CLK0    Tiockd      (-Th)    -1.026   css_IBUF
                                                       ProtoComp734.D2OFFBYP_SRC.1
                                                       hijacker1/misoGate
    -------------------------------------------------  ---------------------------
    Total                                      2.258ns (2.152ns logic, 0.106ns route)
                                                       (95.3% logic, 4.7% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/misoGate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp721.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X13Y2.CLK0    net (fanout=1535)     1.756   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      4.018ns (1.519ns logic, 2.499ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/presck (ILOGIC_X2Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.526ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               sck (PAD)
  Destination:          hijacker1/SPI_S1/presck (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.319ns (Levels of Logic = 2)
  Clock Path Delay:     4.018ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: sck to hijacker1/SPI_S1/presck
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.126   sck
                                                       sck
                                                       sck_IBUF
                                                       ProtoComp720.IMUX.23
    ILOGIC_X2Y0.D        net (fanout=1)        0.167   sck_IBUF
    ILOGIC_X2Y0.CLK0     Tiockd      (-Th)    -1.026   hijacker1/SPI_S1/presck
                                                       ProtoComp736.D2OFFBYP_SRC
                                                       hijacker1/SPI_S1/presck
    -------------------------------------------------  ---------------------------
    Total                                      2.319ns (2.152ns logic, 0.167ns route)
                                                       (92.8% logic, 7.2% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/SPI_S1/presck
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp721.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X2Y0.CLK0     net (fanout=1535)     1.756   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      4.018ns (1.519ns logic, 2.499ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/dataG_0 (ILOGIC_X2Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.571ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               mosi (PAD)
  Destination:          hijacker1/dataG_0 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.364ns (Levels of Logic = 2)
  Clock Path Delay:     4.018ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: mosi to hijacker1/dataG_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R3.I                 Tiopi                 1.126   mosi
                                                       mosi
                                                       mosi_IBUF
                                                       ProtoComp720.IMUX.24
    ILOGIC_X2Y1.D        net (fanout=1)        0.212   mosi_IBUF_direct
    ILOGIC_X2Y1.CLK0     Tiockd      (-Th)    -1.026   mosi_IBUF
                                                       ProtoComp734.D2OFFBYP_SRC.2
                                                       hijacker1/dataG_0
    -------------------------------------------------  ---------------------------
    Total                                      2.364ns (2.152ns logic, 0.212ns route)
                                                       (91.0% logic, 9.0% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/dataG_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp721.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X2Y1.CLK0     net (fanout=1535)     1.756   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      4.018ns (1.519ns logic, 2.499ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_I
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_I                       |     10.001ns|      8.650ns|     12.490ns|            0|            2|          346|        22897|
| TS_Inst_SysCon_Inst_dcm_recfg_|      9.260ns|      3.334ns|      7.772ns|            0|            0|            0|         3949|
| clkfx                         |             |             |             |             |             |             |             |
|  TS_Inst_SysCon_pllout_x2     |      4.630ns|      3.886ns|          N/A|            0|            0|           83|            0|
|  TS_Inst_SysCon_pllout_xs     |      0.926ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_Inst_SysCon_pllout_x1     |      9.260ns|      7.732ns|          N/A|            0|            0|         3866|            0|
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      8.425ns|          N/A|            0|            0|         6211|            0|
| clkfx                         |             |             |             |             |             |             |             |
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      1.730ns|          N/A|            0|            0|            0|            0|
| clkfx180                      |             |             |             |             |             |             |             |
| TS_Inst_SysCon_ddr2clk_2x_180 |      1.000ns|      1.249ns|          N/A|            1|            0|            0|            0|
| TS_Inst_SysCon_ddr2clk_2x     |      1.000ns|      1.249ns|          N/A|            1|            0|            0|            0|
| TS_Inst_SysCon_mcb_drp_clk_bfg|      8.001ns|      7.368ns|          N/A|            0|            0|        12737|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_CAMB_PCLK_I
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CAMB_PCLK_I                 |     12.500ns|     12.449ns|      4.437ns|            0|            0|     14578671|           28|
| TS_TO_hijacker1SPI_S1WSReg_6_L|     12.500ns|      4.159ns|          N/A|            0|            0|            4|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_hijacker1SPI_S1WSReg_0_L|     12.500ns|      4.302ns|          N/A|            0|            0|            4|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_hijacker1SPI_S1WSReg_1_L|     12.500ns|      4.437ns|          N/A|            0|            0|            4|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_hijacker1SPI_S1WSReg_2_L|     12.500ns|      4.332ns|          N/A|            0|            0|            4|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_hijacker1SPI_S1WSReg_3_L|     12.500ns|      4.065ns|          N/A|            0|            0|            4|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_hijacker1SPI_S1WSReg_4_L|     12.500ns|      3.992ns|          N/A|            0|            0|            4|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_hijacker1SPI_S1WSReg_5_L|     12.500ns|      4.050ns|          N/A|            0|            0|            4|            0|
| DC                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

4 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CAMA_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMA_D_I<0> |    1.064(R)|      FAST  |   -0.143(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<1> |    0.802(R)|      FAST  |    0.191(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<2> |    0.642(R)|      FAST  |    0.428(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<3> |    0.742(R)|      FAST  |    0.262(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<4> |    0.760(R)|      FAST  |    0.198(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<5> |    0.523(R)|      FAST  |    0.656(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<6> |    0.491(R)|      FAST  |    0.561(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<7> |    0.473(R)|      FAST  |    0.655(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_FV_I   |    0.312(R)|      FAST  |    0.796(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_LV_I   |    0.733(R)|      FAST  |    0.433(R)|      SLOW  |CamAPClk          |   0.000|
SW_I<7>     |    4.218(R)|      SLOW  |   -0.048(R)|      SLOW  |CamAPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock CAMB_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMB_D_I<0> |    0.584(R)|      FAST  |    0.547(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<1> |    0.724(R)|      FAST  |    0.367(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<2> |    0.886(R)|      FAST  |    0.131(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<3> |    0.954(R)|      FAST  |    0.085(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<4> |    0.603(R)|      FAST  |    0.459(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<5> |    0.538(R)|      FAST  |    0.533(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<6> |    0.797(R)|      FAST  |    0.225(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<7> |    0.590(R)|      FAST  |    0.434(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_FV_I   |    0.169(R)|      FAST  |    1.019(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_LV_I   |    0.898(R)|      SLOW  |    0.233(R)|      SLOW  |CamBPClk          |   0.000|
SW_I<0>     |    5.356(R)|      SLOW  |   -1.642(R)|      FAST  |CamBPClk          |   0.000|
SW_I<1>     |    1.771(R)|      SLOW  |    1.641(R)|      SLOW  |CamBPClk          |   0.000|
SW_I<2>     |    6.356(R)|      SLOW  |   -1.201(R)|      SLOW  |CamBPClk          |   0.000|
SW_I<3>     |    5.579(R)|      SLOW  |   -1.110(R)|      SLOW  |CamBPClk          |   0.000|
SW_I<7>     |    4.204(R)|      SLOW  |   -1.349(R)|      FAST  |CamBPClk          |   0.000|
mosi        |    1.801(R)|      SLOW  |    1.679(R)|      SLOW  |CamBPClk          |   0.000|
sck         |   -0.125(R)|      FAST  |    1.724(R)|      SLOW  |CamBPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CAMA_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMA_PCLK_I    |   11.557|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CAMB_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMB_PCLK_I    |   12.449|         |         |         |
css            |    2.908|    2.908|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_I          |    8.650|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock css
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMB_PCLK_I    |         |         |    3.461|         |
css            |         |         |    0.880|    0.880|
---------------+---------+---------+---------+---------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
Worst Case Data Window 5.014; Ideal Clock Offset To Actual Clock 4.211; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMA_D_I<0>       |    1.064(R)|      FAST  |   -0.143(R)|      SLOW  |    0.186|    6.393|       -3.104|
CAMA_D_I<1>       |    0.802(R)|      FAST  |    0.191(R)|      SLOW  |    0.448|    6.059|       -2.806|
CAMA_D_I<2>       |    0.642(R)|      FAST  |    0.428(R)|      SLOW  |    0.608|    5.822|       -2.607|
CAMA_D_I<3>       |    0.742(R)|      FAST  |    0.262(R)|      SLOW  |    0.508|    5.988|       -2.740|
CAMA_D_I<4>       |    0.760(R)|      FAST  |    0.198(R)|      SLOW  |    0.490|    6.052|       -2.781|
CAMA_D_I<5>       |    0.523(R)|      FAST  |    0.656(R)|      SLOW  |    0.727|    5.594|       -2.434|
CAMA_D_I<6>       |    0.491(R)|      FAST  |    0.561(R)|      SLOW  |    0.759|    5.689|       -2.465|
CAMA_D_I<7>       |    0.473(R)|      FAST  |    0.655(R)|      SLOW  |    0.777|    5.595|       -2.409|
CAMA_FV_I         |    0.312(R)|      FAST  |    0.796(R)|      SLOW  |    0.938|    5.454|       -2.258|
CAMA_LV_I         |    0.733(R)|      FAST  |    0.433(R)|      SLOW  |    0.517|    5.817|       -2.650|
SW_I<7>           |    4.218(R)|      SLOW  |   -0.048(R)|      SLOW  |   -2.968|    6.298|       -4.633|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       4.218|         -  |       0.796|         -  |   -2.968|    5.454|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
Worst Case Data Window 8.141; Ideal Clock Offset To Actual Clock 4.786; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMB_D_I<0>       |    0.584(R)|      FAST  |    0.547(R)|      SLOW  |    0.666|    5.703|       -2.519|
CAMB_D_I<1>       |    0.724(R)|      FAST  |    0.367(R)|      SLOW  |    0.526|    5.883|       -2.679|
CAMB_D_I<2>       |    0.886(R)|      FAST  |    0.131(R)|      SLOW  |    0.364|    6.119|       -2.878|
CAMB_D_I<3>       |    0.954(R)|      FAST  |    0.085(R)|      SLOW  |    0.296|    6.165|       -2.935|
CAMB_D_I<4>       |    0.603(R)|      FAST  |    0.459(R)|      SLOW  |    0.647|    5.791|       -2.572|
CAMB_D_I<5>       |    0.538(R)|      FAST  |    0.533(R)|      SLOW  |    0.712|    5.717|       -2.503|
CAMB_D_I<6>       |    0.797(R)|      FAST  |    0.225(R)|      SLOW  |    0.453|    6.025|       -2.786|
CAMB_D_I<7>       |    0.590(R)|      FAST  |    0.434(R)|      SLOW  |    0.660|    5.816|       -2.578|
CAMB_FV_I         |    0.169(R)|      FAST  |    1.019(R)|      SLOW  |    1.081|    5.231|       -2.075|
CAMB_LV_I         |    0.898(R)|      SLOW  |    0.233(R)|      SLOW  |    0.352|    6.017|       -2.833|
SW_I<0>           |    5.356(R)|      SLOW  |   -1.642(R)|      FAST  |   -4.106|    7.892|       -5.999|
SW_I<1>           |    1.771(R)|      SLOW  |    1.641(R)|      SLOW  |   -0.521|    4.609|       -2.565|
SW_I<2>           |    6.356(R)|      SLOW  |   -1.201(R)|      SLOW  |   -5.106|    7.451|       -6.278|
SW_I<3>           |    5.579(R)|      SLOW  |   -1.110(R)|      SLOW  |   -4.329|    7.360|       -5.845|
SW_I<7>           |    4.204(R)|      SLOW  |   -1.349(R)|      FAST  |   -2.954|    7.599|       -5.277|
css               |    2.908(R)|      SLOW  |    1.785(R)|      SLOW  |   -1.658|    4.465|       -3.061|
mosi              |    1.801(R)|      SLOW  |    1.679(R)|      SLOW  |   -0.551|    4.571|       -2.561|
sck               |   -0.125(R)|      FAST  |    1.724(R)|      SLOW  |    1.375|    4.526|       -1.575|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.356|         -  |       1.785|         -  |   -5.106|    4.465|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 168  Score: 238240  (Setup/Max: 237742, Hold: 0, Component Switching Limit: 498)

Constraints cover 14605614 paths, 0 nets, and 63687 connections

Design statistics:
   Minimum period:  12.449ns{1}   (Maximum frequency:  80.328MHz)
   Maximum path delay from/to any node:   4.437ns
   Minimum input required time before clock:   6.356ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 01 16:11:00 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 526 MB



