INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment11/Assignment11.srcs/sources_1/new/SIPO_extrawork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIPO_extrawork
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment11/Assignment11.srcs/sim_1/new/tb_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SIPO
