{
  "stdout_truncated": false,
  "stdout": "INFO: [EDA] eda: version 0.3.10\nINFO: [EDA] main: eda sim --no-color --tool verilator --seed=1 --verilate-args=-Wno-fatal --waves tb_regfile; (run from /app/eda.work/7a39b40a-0ef6-48a9-8c1b-bfb139bb0d9f.edacmd)\nINFO: [EDA] eda_config: --config-yml=eda_config_defaults.yml observed\nINFO: [EDA] eda_config: using config: /app/venv/lib/python3.12/site-packages/opencos/eda_config_defaults.yml\nINFO: [EDA] *** OpenCOS EDA ***\nINFO: [EDA] Detected verilator (/usr/local/bin/verilator)\nINFO: [EDA] sim: top-most target name: tb_regfile\nINFO: [EDA] exec: /usr/local/bin/verilator --binary -Wno-CASEINCOMPLETE -Wno-REALCVT -Wno-SELRANGE -Wno-TIMESCALEMOD -Wno-UNSIGNED -Wno-WIDTH -Wno-fatal --timing --assert --autoflush -sv -CFLAGS -O1 -j 7 --trace-structs --trace-params --trace-fst -top tb_picorv32_regfile -o sim.exe +define+SIMULATION /app/eda.work/7a39b40a-0ef6-48a9-8c1b-bfb139bb0d9f.edacmd/picorv32_regfile.v /app/eda.work/7a39b40a-0ef6-48a9-8c1b-bfb139bb0d9f.edacmd/tb_picorv32_regfile.sv (in eda.work/tb_regfile.sim, tee_fpath='compile.log')\nINFO: [EDA] PID 5466 for /usr/local/bin/verilator\nmake: Entering directory '/app/eda.work/7a39b40a-0ef6-48a9-8c1b-bfb139bb0d9f.edacmd/eda.work/tb_regfile.sim/obj_dir'\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /usr/local/share/verilator/include/verilated_fst_c.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\npython3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtb_picorv32_regfile.cpp Vtb_picorv32_regfile___024root__DepSet_hf461b13b__0.cpp Vtb_picorv32_regfile___024root__DepSet_hc8fb51ef__0.cpp Vtb_picorv32_regfile__main.cpp Vtb_picorv32_regfile__Trace__0.cpp Vtb_picorv32_regfile___024root__Slow.cpp Vtb_picorv32_regfile___024root__DepSet_hf461b13b__0__Slow.cpp Vtb_picorv32_regfile___024root__DepSet_hc8fb51ef__0__Slow.cpp Vtb_picorv32_regfile__Syms.cpp Vtb_picorv32_regfile__Trace__0__Slow.cpp Vtb_picorv32_regfile__TraceDecls__0__Slow.cpp > Vtb_picorv32_regfile__ALL.cpp\necho \"\" > Vtb_picorv32_regfile__ALL.verilator_deplist.tmp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o Vtb_picorv32_regfile__ALL.o Vtb_picorv32_regfile__ALL.cpp\ng++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vtb_picorv32_regfile__ALL.a   -lz  -pthread -lpthread -latomic   -o sim.exe\nrm Vtb_picorv32_regfile__ALL.verilator_deplist.tmp\nmake: Leaving directory '/app/eda.work/7a39b40a-0ef6-48a9-8c1b-bfb139bb0d9f.edacmd/eda.work/tb_regfile.sim/obj_dir'\n- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038\n- Verilator: Built from 0.048 MB sources in 3 modules, into 0.165 MB in 11 C++ files needing 0.000 MB\n- Verilator: Walltime 2.052 s (elab=0.001, cvt=0.009, bld=2.036); cpu 0.021 s on 7 threads; alloced 53.016 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/7a39b40a-0ef6-48a9-8c1b-bfb139bb0d9f.edacmd/eda.work/tb_regfile.sim/compile.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] exec: ./obj_dir/sim.exe +trace +verilator+seed+1 (in eda.work/tb_regfile.sim, tee_fpath='sim.log')\nINFO: [EDA] PID 5503 for ./obj_dir/sim.exe\nTEST START\n====================================\nRegister File Testbench\n====================================\n\nTest 1: x0 hardwired to zero\nLOG: 75 : INFO : tb_picorv32_regfile : dut.rs1_data : expected_value: 32'h00000000 actual_value: 32'h00000000\n\nTest 2: Write/Read x1\nLOG: 115 : INFO : tb_picorv32_regfile : dut.rs1_data : expected_value: 32'hA5A5A5A5 actual_value: 32'hA5A5A5A5\n\nTest 3: Write all registers\n\nTest 4: Read all registers\n\nTest 5: Dual-port simultaneous read\n\nTest 6: Overwrite register x2\nLOG: 1415 : INFO : tb_picorv32_regfile : dut.rs1_data : expected_value: 32'hFFFFFFFF actual_value: 32'hFFFFFFFF\n\nTest 7: Read x0 and x1 simultaneously\nLOG: 1435 : ERROR : tb_picorv32_regfile : dut.rs2_data : expected_value: 32'hA5A5A5A5 actual_value: 32'h10000001\n\n====================================\nTest Summary\n====================================\nTests run: 7\nErrors: 1\nTEST FAILED\n[1485] %Error: tb_picorv32_regfile.sv:225: Assertion failed in tb_picorv32_regfile: TEST FAILED with 1 errors\n%Error: /app/eda.work/7a39b40a-0ef6-48a9-8c1b-bfb139bb0d9f.edacmd/tb_picorv32_regfile.sv:225: Verilog $stop\nAborting...\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/7a39b40a-0ef6-48a9-8c1b-bfb139bb0d9f.edacmd/eda.work/tb_regfile.sim/sim.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 2 tool errors\nERROR: [EDA] log eda.work/tb_regfile.sim/sim.log(STDOUT):29 contains one of _bad_strings=['%Error', '%Fatal']\nINFO: [EDA] Wrote artifacts JSON: eda.work/tb_regfile.sim/artifacts.json\nINFO: [EDA] Exiting with 0 warnings, 1 errors\nINFO: [EDA] Closing logfile: eda.work/eda.log\n",
  "stdout_size": 7365,
  "stdout_total_size": 7365,
  "message": "Simulation failed with return code 30",
  "warnings": 0,
  "errors": 0,
  "stderr": "",
  "return_code": 30,
  "start_time": 1771615662.738657,
  "stop_time": 1771615666.4074678,
  "waves_returned": true,
  "wave_file": "dumpfile.fst",
  "wave_file_size": 3523,
  "verilator_version": null,
  "system_info": null,
  "work_dir_files": null,
  "frogger_status_reason": "Simulation failed with return code 30",
  "fst_s3_key": null,
  "fst_s3_bucket": null,
  "error": "Simulation failed with return code 30"
}