Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 03:54:33 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_64/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.002      -16.418                     25                 2657       -0.038       -0.631                     35                 2657        1.725        0.000                       0                  2658  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -1.002      -16.418                     25                 2657       -0.038       -0.631                     35                 2657        1.725        0.000                       0                  2658  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           25  Failing Endpoints,  Worst Slack       -1.002ns,  Total Violation      -16.418ns
Hold  :           35  Failing Endpoints,  Worst Slack       -0.038ns,  Total Violation       -0.631ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.002ns  (required time - arrival time)
  Source:                 demux/sel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            demux/sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.917ns (38.869%)  route 3.015ns (61.131%))
  Logic Levels:           19  (CARRY8=10 LUT2=2 LUT3=3 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.354ns = ( 5.354 - 4.000 ) 
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.816ns (routing 0.000ns, distribution 0.816ns)
  Clock Net Delay (Destination): 0.684ns (routing 0.000ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2657, estimated)     0.816     1.777    demux/CLK
    SLICE_X118Y495       FDRE                                         r  demux/sel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y495       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.857 r  demux/sel_reg[3]/Q
                         net (fo=109, estimated)      0.306     2.163    demux/sel[3]
    SLICE_X117Y494       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[7])
                                                      0.202     2.365 r  demux/sel_reg[8]_i_6/O[7]
                         net (fo=37, estimated)       0.361     2.726    p_1_in[8]
    SLICE_X116Y488       LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.102     2.828 r  sel[8]_i_219/O
                         net (fo=2, estimated)        0.196     3.024    sel[8]_i_219_n_0
    SLICE_X116Y488       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     3.122 r  sel[8]_i_226/O
                         net (fo=1, routed)           0.022     3.144    demux/S[1]
    SLICE_X116Y488       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.303 f  demux/sel_reg[8]_i_191/CO[7]
                         net (fo=1, estimated)        0.026     3.329    demux/sel_reg[8]_i_191_n_0
    SLICE_X116Y489       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     3.406 f  demux/sel_reg[8]_i_167/CO[5]
                         net (fo=36, estimated)       0.338     3.744    demux_n_10
    SLICE_X115Y492       LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.099     3.843 r  sel[8]_i_135/O
                         net (fo=2, estimated)        0.205     4.048    sel[8]_i_135_n_0
    SLICE_X115Y492       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     4.099 r  sel[8]_i_142/O
                         net (fo=1, routed)           0.010     4.109    demux/sel[8]_i_64_0[6]
    SLICE_X115Y492       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.224 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, estimated)        0.026     4.250    demux/sel_reg[8]_i_81_n_0
    SLICE_X115Y493       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.326 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, estimated)        0.248     4.574    demux_n_98
    SLICE_X116Y492       LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.102     4.676 r  sel[8]_i_32/O
                         net (fo=2, estimated)        0.160     4.836    sel[8]_i_32_n_0
    SLICE_X116Y492       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     4.887 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.022     4.909    demux/sel[8]_i_28_0[5]
    SLICE_X116Y492       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.068 r  demux/sel_reg[8]_i_20/CO[7]
                         net (fo=1, estimated)        0.026     5.094    demux/sel_reg[8]_i_20_n_0
    SLICE_X116Y493       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.150 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=3, estimated)        0.375     5.525    demux/O[0]
    SLICE_X116Y497       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     5.731 r  demux/sel_reg[8]_i_19/O[4]
                         net (fo=1, estimated)        0.262     5.993    demux_n_106
    SLICE_X117Y496       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     6.032 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.015     6.047    demux/sel_reg[6]_0[6]
    SLICE_X117Y496       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.164 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, estimated)        0.026     6.190    demux/sel_reg[8]_i_4_n_0
    SLICE_X117Y497       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.246 f  demux/sel_reg[8]_i_3/O[0]
                         net (fo=6, estimated)        0.191     6.437    demux/sel_reg[8]_i_3_n_15
    SLICE_X118Y497       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     6.473 r  demux/sel[4]_i_2/O
                         net (fo=4, estimated)        0.149     6.622    demux/sel[4]_i_2_n_0
    SLICE_X118Y494       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     6.658 r  demux/sel[1]_i_1/O
                         net (fo=1, routed)           0.051     6.709    demux/sel20_in[1]
    SLICE_X118Y494       FDRE                                         r  demux/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2657, estimated)     0.684     5.354    demux/CLK
    SLICE_X118Y494       FDRE                                         r  demux/sel_reg[1]/C
                         clock pessimism              0.363     5.717    
                         clock uncertainty           -0.035     5.682    
    SLICE_X118Y494       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     5.707    demux/sel_reg[1]
  -------------------------------------------------------------------
                         required time                          5.707    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                 -1.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.038ns  (arrival time - required time)
  Source:                 demux/genblk1[350].z_reg[350][7]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[350].reg_in/reg_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.061ns (44.526%)  route 0.076ns (55.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Net Delay (Source):      0.713ns (routing 0.000ns, distribution 0.713ns)
  Clock Net Delay (Destination): 0.860ns (routing 0.000ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2657, estimated)     0.713     1.383    demux/CLK
    SLICE_X122Y493       FDRE                                         r  demux/genblk1[350].z_reg[350][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y493       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.444 r  demux/genblk1[350].z_reg[350][7]/Q
                         net (fo=1, estimated)        0.076     1.520    genblk1[350].reg_in/D[7]
    SLICE_X123Y493       FDRE                                         r  genblk1[350].reg_in/reg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2657, estimated)     0.860     1.821    genblk1[350].reg_in/CLK
    SLICE_X123Y493       FDRE                                         r  genblk1[350].reg_in/reg_out_reg[7]/C
                         clock pessimism             -0.325     1.496    
    SLICE_X123Y493       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.558    genblk1[350].reg_in/reg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                 -0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X128Y488  demux/genblk1[351].z_reg[351][0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X122Y489  demux/genblk1[349].z_reg[349][2]/C



