

================================================================
== Vitis HLS Report for 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s'
================================================================
* Date:           Sat Jul 22 14:21:14 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  7.947 ns|     0.42 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  79.474 ns|  79.474 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.13>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 12 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 13 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 14 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.13ns)   --->   "%icmp_ln1549 = icmp_slt  i16 %p_read_3, i16 %p_read_2"   --->   Operation 15 'icmp' 'icmp_ln1549' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.80>
ST_2 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln1549 = xor i1 %icmp_ln1549, i1 1"   --->   Operation 16 'xor' 'xor_ln1549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln1549, i16 %p_read_3, i16 %p_read_2" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 17 'select' 'select_ln65' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.13>
ST_3 : Operation 18 [1/1] (2.13ns)   --->   "%icmp_ln1549_1 = icmp_slt  i16 %select_ln65, i16 %p_read_1"   --->   Operation 18 'icmp' 'icmp_ln1549_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.80>
ST_4 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node x_max_V)   --->   "%xor_ln1549_1 = xor i1 %icmp_ln1549_1, i1 1"   --->   Operation 19 'xor' 'xor_ln1549_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 20 [1/1] (0.80ns) (out node of the LUT)   --->   "%x_max_V = select i1 %xor_ln1549_1, i16 %select_ln65, i16 %p_read_1" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 20 'select' 'x_max_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.54>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1246 = sext i16 %p_read_3"   --->   Operation 21 'sext' 'sext_ln1246' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1246_1 = sext i16 %x_max_V"   --->   Operation 22 'sext' 'sext_ln1246_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (1.54ns)   --->   "%ret_V = sub i17 %sext_ln1246, i17 %sext_ln1246_1"   --->   Operation 23 'sub' 'ret_V' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 16"   --->   Operation 24 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 15"   --->   Operation 25 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%xor_ln794 = xor i1 %p_Result_4, i1 1"   --->   Operation 26 'xor' 'xor_ln794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%overflow = and i1 %p_Result_5, i1 %xor_ln794"   --->   Operation 27 'and' 'overflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%xor_ln340 = xor i1 %p_Result_4, i1 %p_Result_5"   --->   Operation 28 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1246_2 = sext i16 %p_read_2"   --->   Operation 29 'sext' 'sext_ln1246_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (1.54ns)   --->   "%ret_V_1 = sub i17 %sext_ln1246_2, i17 %sext_ln1246_1"   --->   Operation 30 'sub' 'ret_V_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 16"   --->   Operation 31 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 15"   --->   Operation 32 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%xor_ln794_1 = xor i1 %p_Result_6, i1 1"   --->   Operation 33 'xor' 'xor_ln794_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%overflow_1 = and i1 %p_Result_7, i1 %xor_ln794_1"   --->   Operation 34 'and' 'overflow_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%xor_ln340_1 = xor i1 %p_Result_6, i1 %p_Result_7"   --->   Operation 35 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1246_3 = sext i16 %p_read_1"   --->   Operation 36 'sext' 'sext_ln1246_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (1.54ns)   --->   "%ret_V_2 = sub i17 %sext_ln1246_3, i17 %sext_ln1246_1"   --->   Operation 37 'sub' 'ret_V_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 16"   --->   Operation 38 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 15"   --->   Operation 39 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%xor_ln794_2 = xor i1 %p_Result_8, i1 1"   --->   Operation 40 'xor' 'xor_ln794_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%overflow_2 = and i1 %p_Result_9, i1 %xor_ln794_2"   --->   Operation 41 'and' 'overflow_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%xor_ln340_2 = xor i1 %p_Result_8, i1 %p_Result_9"   --->   Operation 42 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%select_ln384 = select i1 %overflow, i10 511, i10 512"   --->   Operation 43 'select' 'select_ln384' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V, i32 6, i32 15"   --->   Operation 44 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.99ns) (out node of the LUT)   --->   "%y = select i1 %xor_ln340, i10 %select_ln384, i10 %tmp"   --->   Operation 45 'select' 'y' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%select_ln384_1 = select i1 %overflow_1, i10 511, i10 512"   --->   Operation 46 'select' 'select_ln384_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_1, i32 6, i32 15"   --->   Operation 47 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_1 = select i1 %xor_ln340_1, i10 %select_ln384_1, i10 %tmp_1"   --->   Operation 48 'select' 'y_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%select_ln384_2 = select i1 %overflow_2, i10 511, i10 512"   --->   Operation 49 'select' 'select_ln384_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_2, i32 6, i32 15"   --->   Operation 50 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_2 = select i1 %xor_ln340_2, i10 %select_ln384_2, i10 %tmp_2"   --->   Operation 51 'select' 'y_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i10 %y" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 52 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%exp_table_addr = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 53 'getelementptr' 'exp_table_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [2/2] (2.77ns)   --->   "%r_V = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 54 'load' 'r_V' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln255_1 = zext i10 %y_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 55 'zext' 'zext_ln255_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%exp_table_addr_1 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 56 'getelementptr' 'exp_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [2/2] (2.77ns)   --->   "%r_V_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 57 'load' 'r_V_1' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln255_2 = zext i10 %y_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 58 'zext' 'zext_ln255_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%exp_table_addr_2 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 59 'getelementptr' 'exp_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [2/2] (2.77ns)   --->   "%r_V_2 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 60 'load' 'r_V_2' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 61 [1/2] (2.77ns)   --->   "%r_V = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 61 'load' 'r_V' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_7 : Operation 62 [1/2] (2.77ns)   --->   "%r_V_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 62 'load' 'r_V_1' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_7 : Operation 63 [1/2] (2.77ns)   --->   "%r_V_2 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 63 'load' 'r_V_2' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 8 <SV = 7> <Delay = 3.23>
ST_8 : Operation 64 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712 = add i18 %r_V, i18 %r_V_2"   --->   Operation 64 'add' 'add_ln712' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 65 [1/1] (3.23ns) (root node of TernaryAdder)   --->   "%exp_sum_V = add i18 %add_ln712, i18 %r_V_1"   --->   Operation 65 'add' 'exp_sum_V' <Predicate = true> <Delay = 3.23> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%y_3 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %exp_sum_V, i32 8, i32 17"   --->   Operation 66 'partselect' 'y_3' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.77>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i10 %y_3" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 67 'zext' 'zext_ln265' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%invert_table_addr = getelementptr i18 %invert_table, i64 0, i64 %zext_ln265" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 68 'getelementptr' 'invert_table_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [2/2] (2.77ns)   --->   "%inv_exp_sum_V = load i10 %invert_table_addr" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 69 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 10 <SV = 9> <Delay = 2.77>
ST_10 : Operation 70 [1/2] (2.77ns)   --->   "%inv_exp_sum_V = load i10 %invert_table_addr" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 70 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 11 <SV = 10> <Delay = 7.94>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln216 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 71 'specpipeline' 'specpipeline_ln216' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i18 %inv_exp_sum_V"   --->   Operation 72 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1171_1 = sext i18 %r_V"   --->   Operation 73 'sext' 'sext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (7.94ns)   --->   "%mul_ln1168 = mul i30 %sext_ln1171, i30 %sext_ln1171_1"   --->   Operation 74 'mul' 'mul_ln1168' <Predicate = true> <Delay = 7.94> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1168, i32 14, i32 29"   --->   Operation 75 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1171_2 = sext i18 %r_V_1"   --->   Operation 76 'sext' 'sext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (7.94ns)   --->   "%mul_ln1168_1 = mul i30 %sext_ln1171, i30 %sext_ln1171_2"   --->   Operation 77 'mul' 'mul_ln1168_1' <Predicate = true> <Delay = 7.94> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln717_1 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1168_1, i32 14, i32 29"   --->   Operation 78 'partselect' 'trunc_ln717_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1171_3 = sext i18 %r_V_2"   --->   Operation 79 'sext' 'sext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (7.94ns)   --->   "%mul_ln1168_2 = mul i30 %sext_ln1171, i30 %sext_ln1171_3"   --->   Operation 80 'mul' 'mul_ln1168_2' <Predicate = true> <Delay = 7.94> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln717_2 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1168_2, i32 14, i32 29"   --->   Operation 81 'partselect' 'trunc_ln717_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%mrv = insertvalue i48 <undef>, i16 %trunc_ln" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 82 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i48 %mrv, i16 %trunc_ln717_1" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 83 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i48 %mrv_1, i16 %trunc_ln717_2" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 84 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln270 = ret i48 %mrv_2" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 85 'ret' 'ret_ln270' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.416ns.

 <State 1>: 2.14ns
The critical path consists of the following:
	wire read operation ('data.V[1]', firmware/nnet_utils/nnet_activation.h:216) on port 'p_read1' (firmware/nnet_utils/nnet_activation.h:216) [8]  (0 ns)
	'icmp' operation ('icmp_ln1549') [10]  (2.14 ns)

 <State 2>: 0.8ns
The critical path consists of the following:
	'xor' operation ('xor_ln1549') [11]  (0 ns)
	'select' operation ('select_ln65', firmware/nnet_utils/nnet_common.h:65) [12]  (0.8 ns)

 <State 3>: 2.14ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1549_1') [13]  (2.14 ns)

 <State 4>: 0.8ns
The critical path consists of the following:
	'xor' operation ('xor_ln1549_1') [14]  (0 ns)
	'select' operation ('x_max.V', firmware/nnet_utils/nnet_common.h:65) [15]  (0.8 ns)

 <State 5>: 2.54ns
The critical path consists of the following:
	'sub' operation ('ret.V') [18]  (1.54 ns)
	'xor' operation ('xor_ln340') [23]  (0 ns)
	'select' operation ('y') [40]  (0.996 ns)

 <State 6>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('exp_table_addr', firmware/nnet_utils/nnet_activation.h:255) [42]  (0 ns)
	'load' operation ('r.V', firmware/nnet_utils/nnet_activation.h:255) on array 'exp_table' [43]  (2.77 ns)

 <State 7>: 2.77ns
The critical path consists of the following:
	'load' operation ('r.V', firmware/nnet_utils/nnet_activation.h:255) on array 'exp_table' [43]  (2.77 ns)

 <State 8>: 3.24ns
The critical path consists of the following:
	'add' operation ('add_ln712') [56]  (0 ns)
	'add' operation ('exp_sum.V') [57]  (3.24 ns)

 <State 9>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('invert_table_addr', firmware/nnet_utils/nnet_activation.h:265) [60]  (0 ns)
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation.h:265) on array 'invert_table' [61]  (2.77 ns)

 <State 10>: 2.77ns
The critical path consists of the following:
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation.h:265) on array 'invert_table' [61]  (2.77 ns)

 <State 11>: 7.95ns
The critical path consists of the following:
	'mul' operation ('mul_ln1168') [64]  (7.95 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
