// Seed: 147452045
module module_0 (
    input tri  id_0,
    input tri1 id_1,
    input wor  id_2
);
  wire id_4;
endmodule
module module_1 (
    output wand id_0,
    input  wire id_1,
    output wand id_2
);
  wire id_4;
  module_0(
      id_1, id_1, id_1
  );
  assign id_0 = 1;
endmodule
module module_2 (
    input tri1 id_0,
    input tri0 id_1,
    output wor id_2,
    input supply0 id_3
);
  id_5(
      1'h0 - id_3 != 1, id_0, 1, 1
  ); module_0(
      id_3, id_3, id_3
  );
endmodule
