Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jun 14 19:54:49 2018
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/cnt_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/cnt_reg[1]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_e1/ACOUT[0] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_e1/ACOUT[10] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_e1/ACOUT[11] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_e1/ACOUT[12] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_e1/ACOUT[13] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_e1/ACOUT[14] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_e1/ACOUT[15] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_e1/ACOUT[16] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_e1/ACOUT[17] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_e1/ACOUT[18] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_e1/ACOUT[19] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_e1/ACOUT[1] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_e1/ACOUT[20] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_e1/ACOUT[21] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_e1/ACOUT[22] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_e1/ACOUT[23] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_e1/ACOUT[24] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_e1/ACOUT[25] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_e1/ACOUT[26] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_e1/ACOUT[27] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_e1/ACOUT[28] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_e1/ACOUT[29] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_e1/ACOUT[2] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_e1/ACOUT[3] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_e1/ACOUT[4] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_e1/ACOUT[5] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_e1/ACOUT[6] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_e1/ACOUT[7] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_e1/ACOUT[8] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_e1/ACOUT[9] (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_m_reg[41]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_m_reg[42]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_m_reg[43]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_m_reg[44]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_m_reg[45]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/M1/i_m_reg[46]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_a_in_reg[17]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_a_in_reg[18]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_a_in_reg[19]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_a_in_reg[20]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_a_in_reg[21]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_a_in_reg[22]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_a_in_reg[23]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_a_in_reg[24]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_a_in_reg[25]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_a_in_reg[26]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_a_in_reg[27]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_a_in_reg[28]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_a_in_reg[29]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_a_in_reg[30]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[0]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[10]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[11]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[12]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[13]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[14]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[15]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[16]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[17]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[18]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[19]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[1]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[20]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[21]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[22]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[23]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[24]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[25]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[26]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[27]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[28]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[29]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[2]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[30]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[3]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[4]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[5]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[6]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[7]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[8]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/mpy/multiplier_b_in_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MYIP_TOP_0/accelerator/wcnt_reg/Q (HIGH)

 There are 6405 register/latch pins with no clock driven by root clock pin: processing_system7_0/processing_system7_0/PS7_i/FCLKCLK[0] (HIGH)

 There are 2610 register/latch pins with no clock driven by root clock pin: processing_system7_0/processing_system7_0/PS7_i/FCLKCLK[1] (HIGH)

 There are 1390 register/latch pins with no clock driven by root clock pin: processing_system7_0/processing_system7_0/PS7_i/FCLKCLK[2] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: processing_system7_0/processing_system7_0/PS7_i/FCLKCLK[3] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 25699 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 64 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.729        0.000                      0                  866        0.023        0.000                      0                  866        3.000        0.000                       0                   315  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                        ------------       ----------      --------------
MYIP_TOP_0/accelerator/clkgene/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clkfbout_clkwiz0                           {0.000 5.000}      10.000          100.000         
  clkout_clkwiz0                             {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MYIP_TOP_0/accelerator/clkgene/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clkwiz0                                                                                                                                                                             7.845        0.000                       0                     3  
  clkout_clkwiz0                                   3.729        0.000                      0                  866        0.023        0.000                      0                  866        8.750        0.000                       0                   311  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
  To Clock:  MYIP_TOP_0/accelerator/clkgene/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MYIP_TOP_0/accelerator/clkgene/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clkwiz0
  To Clock:  clkfbout_clkwiz0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clkwiz0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y20   MYIP_TOP_0/accelerator/clkgene/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout_clkwiz0
  To Clock:  clkout_clkwiz0

Setup :            0  Failing Endpoints,  Worst Slack        3.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 MYIP_TOP_0/accelerator/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout_clkwiz0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout_clkwiz0 rise@20.000ns - clkout_clkwiz0 rise@0.000ns)
  Data Path Delay:        15.854ns  (logic 5.083ns (32.061%)  route 10.771ns (67.939%))
  Logic Levels:           20  (CARRY4=4 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 21.478 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_clkwiz0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        1.980     1.980    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         1.844     1.844    MYIP_TOP_0/accelerator/clk_out
    SLICE_X34Y106        FDCE                                         r  MYIP_TOP_0/accelerator/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDCE (Prop_fdce_C_Q)         0.518     2.362 r  MYIP_TOP_0/accelerator/cnt_reg[3]/Q
                         net (fo=13, routed)          0.572     2.934    MYIP_TOP_0/accelerator/test/reg_ac/cnt_reg[1]
    SLICE_X37Y106        LUT2 (Prop_lut2_I1_O)        0.124     3.058 f  MYIP_TOP_0/accelerator/test/reg_ac/c_large_frac[22]_i_3/O
                         net (fo=32, routed)          0.540     3.598    MYIP_TOP_0/accelerator/mpy/cnt_reg[4]
    SLICE_X38Y104        LUT6 (Prop_lut6_I0_O)        0.124     3.722 f  MYIP_TOP_0/accelerator/mpy/c_large_frac[19]_i_3/O
                         net (fo=1, routed)           0.569     4.291    MYIP_TOP_0/accelerator/mpy/c_large_frac[19]_i_3_n_1
    SLICE_X38Y104        LUT2 (Prop_lut2_I0_O)        0.124     4.415 r  MYIP_TOP_0/accelerator/mpy/c_large_frac[19]_i_2/O
                         net (fo=12, routed)          0.824     5.239    MYIP_TOP_0/accelerator/mpy/c_large_frac_reg[19]
    SLICE_X40Y99         LUT4 (Prop_lut4_I2_O)        0.124     5.363 r  MYIP_TOP_0/accelerator/mpy/exchange_carry__1_i_7/O
                         net (fo=1, routed)           0.000     5.363    MYIP_TOP_0/accelerator/test/alignment/o_exponent_reg[0][1]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.913 r  MYIP_TOP_0/accelerator/test/alignment/exchange_carry__1/CO[3]
                         net (fo=1, routed)           0.001     5.913    MYIP_TOP_0/accelerator/test/alignment/exchange_carry__1_n_1
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  MYIP_TOP_0/accelerator/test/alignment/exchange_carry__2/CO[3]
                         net (fo=119, routed)         1.033     7.060    MYIP_TOP_0/accelerator/mpy/CO[0]
    SLICE_X41Y103        LUT3 (Prop_lut3_I1_O)        0.118     7.178 r  MYIP_TOP_0/accelerator/mpy/c_exp[5]_i_1/O
                         net (fo=3, routed)           0.697     7.875    MYIP_TOP_0/accelerator/mpy/c_exp_reg[7]_0[5]
    SLICE_X40Y103        LUT6 (Prop_lut6_I4_O)        0.326     8.201 r  MYIP_TOP_0/accelerator/mpy/c_large_frac[23]_i_3/O
                         net (fo=1, routed)           0.433     8.634    MYIP_TOP_0/accelerator/mpy/c_large_frac[23]_i_3_n_1
    SLICE_X40Y103        LUT5 (Prop_lut5_I4_O)        0.124     8.758 r  MYIP_TOP_0/accelerator/mpy/c_large_frac[23]_i_2/O
                         net (fo=3, routed)           0.755     9.513    MYIP_TOP_0/accelerator/mpy/c_large_frac_reg[23][23]
    SLICE_X41Y100        LUT5 (Prop_lut5_I0_O)        0.124     9.637 r  MYIP_TOP_0/accelerator/mpy/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.637    MYIP_TOP_0/accelerator/test/alignment/cnt_reg[0]_2[0]
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.169 r  MYIP_TOP_0/accelerator/test/alignment/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.169    MYIP_TOP_0/accelerator/test/alignment/_inferred__0/i__carry_n_1
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.482 f  MYIP_TOP_0/accelerator/test/alignment/_inferred__0/i__carry__0/O[3]
                         net (fo=23, routed)          0.838    11.320    MYIP_TOP_0/accelerator/test/alignment/shift_amount[7]
    SLICE_X45Y96         LUT2 (Prop_lut2_I1_O)        0.332    11.652 f  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[26]_i_3/O
                         net (fo=28, routed)          0.668    12.320    MYIP_TOP_0/accelerator/test/alignment/c_small_frac_reg[11]
    SLICE_X46Y97         LUT6 (Prop_lut6_I3_O)        0.326    12.646 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[4]_i_7/O
                         net (fo=2, routed)           0.971    13.617    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[4]_i_7_n_1
    SLICE_X48Y97         LUT3 (Prop_lut3_I2_O)        0.152    13.769 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[2]_i_3/O
                         net (fo=3, routed)           1.030    14.799    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[2]_i_3_n_1
    SLICE_X51Y98         LUT3 (Prop_lut3_I2_O)        0.360    15.159 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[6]_i_4/O
                         net (fo=2, routed)           0.589    15.749    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[6]_i_4_n_1
    SLICE_X51Y99         LUT5 (Prop_lut5_I1_O)        0.326    16.075 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[0]_i_22/O
                         net (fo=1, routed)           0.361    16.435    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[0]_i_22_n_1
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.124    16.559 f  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[0]_i_14/O
                         net (fo=2, routed)           0.447    17.006    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[0]_i_14_n_1
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124    17.130 f  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[0]_i_7/O
                         net (fo=1, routed)           0.444    17.574    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[0]_i_7_n_1
    SLICE_X48Y99         LUT6 (Prop_lut6_I5_O)        0.124    17.698 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[0]_i_1/O
                         net (fo=1, routed)           0.000    17.698    MYIP_TOP_0/accelerator/test/reg_ac/o_exponent_reg[6]_0[0]
    SLICE_X48Y99         FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_clkwiz0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        1.770    21.770    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         1.478    21.478    MYIP_TOP_0/accelerator/test/reg_ac/clkout
    SLICE_X48Y99         FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[0]/C
                         clock pessimism              0.004    21.482    
                         clock uncertainty           -0.084    21.398    
    SLICE_X48Y99         FDRE (Setup_fdre_C_D)        0.029    21.427    MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[0]
  -------------------------------------------------------------------
                         required time                         21.427    
                         arrival time                         -17.698    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 MYIP_TOP_0/accelerator/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout_clkwiz0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout_clkwiz0 rise@20.000ns - clkout_clkwiz0 rise@0.000ns)
  Data Path Delay:        15.338ns  (logic 4.861ns (31.692%)  route 10.477ns (68.308%))
  Logic Levels:           18  (CARRY4=4 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 21.641 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_clkwiz0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        1.980     1.980    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         1.844     1.844    MYIP_TOP_0/accelerator/clk_out
    SLICE_X34Y106        FDCE                                         r  MYIP_TOP_0/accelerator/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDCE (Prop_fdce_C_Q)         0.518     2.362 r  MYIP_TOP_0/accelerator/cnt_reg[3]/Q
                         net (fo=13, routed)          0.572     2.934    MYIP_TOP_0/accelerator/test/reg_ac/cnt_reg[1]
    SLICE_X37Y106        LUT2 (Prop_lut2_I1_O)        0.124     3.058 f  MYIP_TOP_0/accelerator/test/reg_ac/c_large_frac[22]_i_3/O
                         net (fo=32, routed)          0.540     3.598    MYIP_TOP_0/accelerator/mpy/cnt_reg[4]
    SLICE_X38Y104        LUT6 (Prop_lut6_I0_O)        0.124     3.722 f  MYIP_TOP_0/accelerator/mpy/c_large_frac[19]_i_3/O
                         net (fo=1, routed)           0.569     4.291    MYIP_TOP_0/accelerator/mpy/c_large_frac[19]_i_3_n_1
    SLICE_X38Y104        LUT2 (Prop_lut2_I0_O)        0.124     4.415 r  MYIP_TOP_0/accelerator/mpy/c_large_frac[19]_i_2/O
                         net (fo=12, routed)          0.824     5.239    MYIP_TOP_0/accelerator/mpy/c_large_frac_reg[19]
    SLICE_X40Y99         LUT4 (Prop_lut4_I2_O)        0.124     5.363 r  MYIP_TOP_0/accelerator/mpy/exchange_carry__1_i_7/O
                         net (fo=1, routed)           0.000     5.363    MYIP_TOP_0/accelerator/test/alignment/o_exponent_reg[0][1]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.913 r  MYIP_TOP_0/accelerator/test/alignment/exchange_carry__1/CO[3]
                         net (fo=1, routed)           0.001     5.913    MYIP_TOP_0/accelerator/test/alignment/exchange_carry__1_n_1
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  MYIP_TOP_0/accelerator/test/alignment/exchange_carry__2/CO[3]
                         net (fo=119, routed)         1.033     7.060    MYIP_TOP_0/accelerator/mpy/CO[0]
    SLICE_X41Y103        LUT3 (Prop_lut3_I1_O)        0.118     7.178 r  MYIP_TOP_0/accelerator/mpy/c_exp[5]_i_1/O
                         net (fo=3, routed)           0.697     7.875    MYIP_TOP_0/accelerator/mpy/c_exp_reg[7]_0[5]
    SLICE_X40Y103        LUT6 (Prop_lut6_I4_O)        0.326     8.201 r  MYIP_TOP_0/accelerator/mpy/c_large_frac[23]_i_3/O
                         net (fo=1, routed)           0.433     8.634    MYIP_TOP_0/accelerator/mpy/c_large_frac[23]_i_3_n_1
    SLICE_X40Y103        LUT5 (Prop_lut5_I4_O)        0.124     8.758 r  MYIP_TOP_0/accelerator/mpy/c_large_frac[23]_i_2/O
                         net (fo=3, routed)           0.755     9.513    MYIP_TOP_0/accelerator/mpy/c_large_frac_reg[23][23]
    SLICE_X41Y100        LUT5 (Prop_lut5_I0_O)        0.124     9.637 r  MYIP_TOP_0/accelerator/mpy/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.637    MYIP_TOP_0/accelerator/test/alignment/cnt_reg[0]_2[0]
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.169 r  MYIP_TOP_0/accelerator/test/alignment/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.169    MYIP_TOP_0/accelerator/test/alignment/_inferred__0/i__carry_n_1
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.482 f  MYIP_TOP_0/accelerator/test/alignment/_inferred__0/i__carry__0/O[3]
                         net (fo=23, routed)          0.838    11.320    MYIP_TOP_0/accelerator/test/alignment/shift_amount[7]
    SLICE_X45Y96         LUT2 (Prop_lut2_I1_O)        0.332    11.652 f  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[26]_i_3/O
                         net (fo=28, routed)          0.668    12.320    MYIP_TOP_0/accelerator/test/alignment/c_small_frac_reg[11]
    SLICE_X46Y97         LUT6 (Prop_lut6_I3_O)        0.326    12.646 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[4]_i_7/O
                         net (fo=2, routed)           0.971    13.617    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[4]_i_7_n_1
    SLICE_X48Y97         LUT3 (Prop_lut3_I2_O)        0.152    13.769 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[2]_i_3/O
                         net (fo=3, routed)           1.030    14.799    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[2]_i_3_n_1
    SLICE_X51Y98         LUT3 (Prop_lut3_I2_O)        0.360    15.159 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[6]_i_4/O
                         net (fo=2, routed)           0.449    15.608    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[6]_i_4_n_1
    SLICE_X51Y98         LUT5 (Prop_lut5_I4_O)        0.326    15.934 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[6]_i_3/O
                         net (fo=2, routed)           0.764    16.699    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[6]_i_3_n_1
    SLICE_X50Y100        LUT5 (Prop_lut5_I3_O)        0.150    16.849 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[6]_i_1/O
                         net (fo=1, routed)           0.333    17.182    MYIP_TOP_0/accelerator/test/reg_ac/o_exponent_reg[6]_0[6]
    SLICE_X50Y101        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_clkwiz0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        1.770    21.770    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         1.641    21.641    MYIP_TOP_0/accelerator/test/reg_ac/clkout
    SLICE_X50Y101        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[6]/C
                         clock pessimism              0.022    21.663    
                         clock uncertainty           -0.084    21.579    
    SLICE_X50Y101        FDRE (Setup_fdre_C_D)       -0.220    21.359    MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[6]
  -------------------------------------------------------------------
                         required time                         21.359    
                         arrival time                         -17.182    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 MYIP_TOP_0/accelerator/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout_clkwiz0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout_clkwiz0 rise@20.000ns - clkout_clkwiz0 rise@0.000ns)
  Data Path Delay:        14.674ns  (logic 4.719ns (32.158%)  route 9.955ns (67.842%))
  Logic Levels:           17  (CARRY4=4 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 21.467 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_clkwiz0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        1.980     1.980    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         1.844     1.844    MYIP_TOP_0/accelerator/clk_out
    SLICE_X34Y106        FDCE                                         r  MYIP_TOP_0/accelerator/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDCE (Prop_fdce_C_Q)         0.518     2.362 r  MYIP_TOP_0/accelerator/cnt_reg[3]/Q
                         net (fo=13, routed)          0.572     2.934    MYIP_TOP_0/accelerator/test/reg_ac/cnt_reg[1]
    SLICE_X37Y106        LUT2 (Prop_lut2_I1_O)        0.124     3.058 f  MYIP_TOP_0/accelerator/test/reg_ac/c_large_frac[22]_i_3/O
                         net (fo=32, routed)          0.540     3.598    MYIP_TOP_0/accelerator/mpy/cnt_reg[4]
    SLICE_X38Y104        LUT6 (Prop_lut6_I0_O)        0.124     3.722 f  MYIP_TOP_0/accelerator/mpy/c_large_frac[19]_i_3/O
                         net (fo=1, routed)           0.569     4.291    MYIP_TOP_0/accelerator/mpy/c_large_frac[19]_i_3_n_1
    SLICE_X38Y104        LUT2 (Prop_lut2_I0_O)        0.124     4.415 r  MYIP_TOP_0/accelerator/mpy/c_large_frac[19]_i_2/O
                         net (fo=12, routed)          0.824     5.239    MYIP_TOP_0/accelerator/mpy/c_large_frac_reg[19]
    SLICE_X40Y99         LUT4 (Prop_lut4_I2_O)        0.124     5.363 r  MYIP_TOP_0/accelerator/mpy/exchange_carry__1_i_7/O
                         net (fo=1, routed)           0.000     5.363    MYIP_TOP_0/accelerator/test/alignment/o_exponent_reg[0][1]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.913 r  MYIP_TOP_0/accelerator/test/alignment/exchange_carry__1/CO[3]
                         net (fo=1, routed)           0.001     5.913    MYIP_TOP_0/accelerator/test/alignment/exchange_carry__1_n_1
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  MYIP_TOP_0/accelerator/test/alignment/exchange_carry__2/CO[3]
                         net (fo=119, routed)         1.033     7.060    MYIP_TOP_0/accelerator/mpy/CO[0]
    SLICE_X41Y103        LUT3 (Prop_lut3_I1_O)        0.118     7.178 r  MYIP_TOP_0/accelerator/mpy/c_exp[5]_i_1/O
                         net (fo=3, routed)           0.697     7.875    MYIP_TOP_0/accelerator/mpy/c_exp_reg[7]_0[5]
    SLICE_X40Y103        LUT6 (Prop_lut6_I4_O)        0.326     8.201 r  MYIP_TOP_0/accelerator/mpy/c_large_frac[23]_i_3/O
                         net (fo=1, routed)           0.433     8.634    MYIP_TOP_0/accelerator/mpy/c_large_frac[23]_i_3_n_1
    SLICE_X40Y103        LUT5 (Prop_lut5_I4_O)        0.124     8.758 r  MYIP_TOP_0/accelerator/mpy/c_large_frac[23]_i_2/O
                         net (fo=3, routed)           0.755     9.513    MYIP_TOP_0/accelerator/mpy/c_large_frac_reg[23][23]
    SLICE_X41Y100        LUT5 (Prop_lut5_I0_O)        0.124     9.637 r  MYIP_TOP_0/accelerator/mpy/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.637    MYIP_TOP_0/accelerator/test/alignment/cnt_reg[0]_2[0]
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.169 r  MYIP_TOP_0/accelerator/test/alignment/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.169    MYIP_TOP_0/accelerator/test/alignment/_inferred__0/i__carry_n_1
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.482 f  MYIP_TOP_0/accelerator/test/alignment/_inferred__0/i__carry__0/O[3]
                         net (fo=23, routed)          0.838    11.320    MYIP_TOP_0/accelerator/test/alignment/shift_amount[7]
    SLICE_X45Y96         LUT2 (Prop_lut2_I1_O)        0.332    11.652 f  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[26]_i_3/O
                         net (fo=28, routed)          0.806    12.458    MYIP_TOP_0/accelerator/test/alignment/c_small_frac_reg[11]
    SLICE_X47Y99         LUT6 (Prop_lut6_I0_O)        0.326    12.784 f  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[8]_i_4/O
                         net (fo=3, routed)           0.764    13.548    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[8]_i_4_n_1
    SLICE_X51Y99         LUT3 (Prop_lut3_I2_O)        0.118    13.666 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[12]_i_3/O
                         net (fo=2, routed)           0.879    14.544    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[12]_i_3_n_1
    SLICE_X50Y99         LUT3 (Prop_lut3_I0_O)        0.354    14.898 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[4]_i_2/O
                         net (fo=2, routed)           0.645    15.543    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[4]_i_2_n_1
    SLICE_X50Y99         LUT5 (Prop_lut5_I0_O)        0.374    15.917 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[4]_i_1/O
                         net (fo=1, routed)           0.601    16.518    MYIP_TOP_0/accelerator/test/reg_ac/o_exponent_reg[6]_0[4]
    SLICE_X50Y98         FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_clkwiz0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        1.770    21.770    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         1.467    21.467    MYIP_TOP_0/accelerator/test/reg_ac/clkout
    SLICE_X50Y98         FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[4]/C
                         clock pessimism              0.004    21.471    
                         clock uncertainty           -0.084    21.387    
    SLICE_X50Y98         FDRE (Setup_fdre_C_D)       -0.235    21.152    MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[4]
  -------------------------------------------------------------------
                         required time                         21.152    
                         arrival time                         -16.518    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.808ns  (required time - arrival time)
  Source:                 MYIP_TOP_0/accelerator/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout_clkwiz0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout_clkwiz0 rise@20.000ns - clkout_clkwiz0 rise@0.000ns)
  Data Path Delay:        14.763ns  (logic 4.466ns (30.252%)  route 10.297ns (69.748%))
  Logic Levels:           17  (CARRY4=4 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 21.652 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_clkwiz0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        1.980     1.980    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         1.844     1.844    MYIP_TOP_0/accelerator/clk_out
    SLICE_X34Y106        FDCE                                         r  MYIP_TOP_0/accelerator/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDCE (Prop_fdce_C_Q)         0.518     2.362 r  MYIP_TOP_0/accelerator/cnt_reg[3]/Q
                         net (fo=13, routed)          0.572     2.934    MYIP_TOP_0/accelerator/test/reg_ac/cnt_reg[1]
    SLICE_X37Y106        LUT2 (Prop_lut2_I1_O)        0.124     3.058 f  MYIP_TOP_0/accelerator/test/reg_ac/c_large_frac[22]_i_3/O
                         net (fo=32, routed)          0.540     3.598    MYIP_TOP_0/accelerator/mpy/cnt_reg[4]
    SLICE_X38Y104        LUT6 (Prop_lut6_I0_O)        0.124     3.722 f  MYIP_TOP_0/accelerator/mpy/c_large_frac[19]_i_3/O
                         net (fo=1, routed)           0.569     4.291    MYIP_TOP_0/accelerator/mpy/c_large_frac[19]_i_3_n_1
    SLICE_X38Y104        LUT2 (Prop_lut2_I0_O)        0.124     4.415 r  MYIP_TOP_0/accelerator/mpy/c_large_frac[19]_i_2/O
                         net (fo=12, routed)          0.824     5.239    MYIP_TOP_0/accelerator/mpy/c_large_frac_reg[19]
    SLICE_X40Y99         LUT4 (Prop_lut4_I2_O)        0.124     5.363 r  MYIP_TOP_0/accelerator/mpy/exchange_carry__1_i_7/O
                         net (fo=1, routed)           0.000     5.363    MYIP_TOP_0/accelerator/test/alignment/o_exponent_reg[0][1]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.913 r  MYIP_TOP_0/accelerator/test/alignment/exchange_carry__1/CO[3]
                         net (fo=1, routed)           0.001     5.913    MYIP_TOP_0/accelerator/test/alignment/exchange_carry__1_n_1
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  MYIP_TOP_0/accelerator/test/alignment/exchange_carry__2/CO[3]
                         net (fo=119, routed)         1.033     7.060    MYIP_TOP_0/accelerator/mpy/CO[0]
    SLICE_X41Y103        LUT3 (Prop_lut3_I1_O)        0.118     7.178 r  MYIP_TOP_0/accelerator/mpy/c_exp[5]_i_1/O
                         net (fo=3, routed)           0.697     7.875    MYIP_TOP_0/accelerator/mpy/c_exp_reg[7]_0[5]
    SLICE_X40Y103        LUT6 (Prop_lut6_I4_O)        0.326     8.201 r  MYIP_TOP_0/accelerator/mpy/c_large_frac[23]_i_3/O
                         net (fo=1, routed)           0.433     8.634    MYIP_TOP_0/accelerator/mpy/c_large_frac[23]_i_3_n_1
    SLICE_X40Y103        LUT5 (Prop_lut5_I4_O)        0.124     8.758 r  MYIP_TOP_0/accelerator/mpy/c_large_frac[23]_i_2/O
                         net (fo=3, routed)           0.755     9.513    MYIP_TOP_0/accelerator/mpy/c_large_frac_reg[23][23]
    SLICE_X41Y100        LUT5 (Prop_lut5_I0_O)        0.124     9.637 r  MYIP_TOP_0/accelerator/mpy/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.637    MYIP_TOP_0/accelerator/test/alignment/cnt_reg[0]_2[0]
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.169 r  MYIP_TOP_0/accelerator/test/alignment/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.169    MYIP_TOP_0/accelerator/test/alignment/_inferred__0/i__carry_n_1
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.482 f  MYIP_TOP_0/accelerator/test/alignment/_inferred__0/i__carry__0/O[3]
                         net (fo=23, routed)          0.838    11.320    MYIP_TOP_0/accelerator/test/alignment/shift_amount[7]
    SLICE_X45Y96         LUT2 (Prop_lut2_I1_O)        0.332    11.652 f  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[26]_i_3/O
                         net (fo=28, routed)          0.833    12.484    MYIP_TOP_0/accelerator/test/alignment/c_small_frac_reg[11]
    SLICE_X45Y99         LUT6 (Prop_lut6_I3_O)        0.326    12.810 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[12]_i_4/O
                         net (fo=2, routed)           0.859    13.670    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[12]_i_4_n_1
    SLICE_X49Y97         LUT3 (Prop_lut3_I0_O)        0.150    13.820 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[10]_i_4/O
                         net (fo=3, routed)           0.964    14.784    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[10]_i_4_n_1
    SLICE_X51Y99         LUT6 (Prop_lut6_I2_O)        0.326    15.110 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[10]_i_2/O
                         net (fo=2, routed)           0.854    15.964    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[10]_i_2_n_1
    SLICE_X48Y100        LUT4 (Prop_lut4_I0_O)        0.117    16.081 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[10]_i_1/O
                         net (fo=1, routed)           0.526    16.607    MYIP_TOP_0/accelerator/test/reg_ac/o_exponent_reg[6]_0[10]
    SLICE_X48Y101        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_clkwiz0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        1.770    21.770    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         1.652    21.652    MYIP_TOP_0/accelerator/test/reg_ac/clkout
    SLICE_X48Y101        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[10]/C
                         clock pessimism              0.122    21.774    
                         clock uncertainty           -0.084    21.690    
    SLICE_X48Y101        FDRE (Setup_fdre_C_D)       -0.275    21.415    MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[10]
  -------------------------------------------------------------------
                         required time                         21.415    
                         arrival time                         -16.607    
  -------------------------------------------------------------------
                         slack                                  4.808    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 MYIP_TOP_0/accelerator/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout_clkwiz0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout_clkwiz0 rise@20.000ns - clkout_clkwiz0 rise@0.000ns)
  Data Path Delay:        14.441ns  (logic 4.363ns (30.213%)  route 10.078ns (69.787%))
  Logic Levels:           18  (CARRY4=4 LUT2=3 LUT3=4 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 21.652 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_clkwiz0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        1.980     1.980    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         1.844     1.844    MYIP_TOP_0/accelerator/clk_out
    SLICE_X34Y106        FDCE                                         r  MYIP_TOP_0/accelerator/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDCE (Prop_fdce_C_Q)         0.518     2.362 r  MYIP_TOP_0/accelerator/cnt_reg[3]/Q
                         net (fo=13, routed)          0.572     2.934    MYIP_TOP_0/accelerator/test/reg_ac/cnt_reg[1]
    SLICE_X37Y106        LUT2 (Prop_lut2_I1_O)        0.124     3.058 f  MYIP_TOP_0/accelerator/test/reg_ac/c_large_frac[22]_i_3/O
                         net (fo=32, routed)          0.540     3.598    MYIP_TOP_0/accelerator/mpy/cnt_reg[4]
    SLICE_X38Y104        LUT6 (Prop_lut6_I0_O)        0.124     3.722 f  MYIP_TOP_0/accelerator/mpy/c_large_frac[19]_i_3/O
                         net (fo=1, routed)           0.569     4.291    MYIP_TOP_0/accelerator/mpy/c_large_frac[19]_i_3_n_1
    SLICE_X38Y104        LUT2 (Prop_lut2_I0_O)        0.124     4.415 r  MYIP_TOP_0/accelerator/mpy/c_large_frac[19]_i_2/O
                         net (fo=12, routed)          0.824     5.239    MYIP_TOP_0/accelerator/mpy/c_large_frac_reg[19]
    SLICE_X40Y99         LUT4 (Prop_lut4_I2_O)        0.124     5.363 r  MYIP_TOP_0/accelerator/mpy/exchange_carry__1_i_7/O
                         net (fo=1, routed)           0.000     5.363    MYIP_TOP_0/accelerator/test/alignment/o_exponent_reg[0][1]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.913 r  MYIP_TOP_0/accelerator/test/alignment/exchange_carry__1/CO[3]
                         net (fo=1, routed)           0.001     5.913    MYIP_TOP_0/accelerator/test/alignment/exchange_carry__1_n_1
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  MYIP_TOP_0/accelerator/test/alignment/exchange_carry__2/CO[3]
                         net (fo=119, routed)         1.033     7.060    MYIP_TOP_0/accelerator/mpy/CO[0]
    SLICE_X41Y103        LUT3 (Prop_lut3_I1_O)        0.118     7.178 r  MYIP_TOP_0/accelerator/mpy/c_exp[5]_i_1/O
                         net (fo=3, routed)           0.697     7.875    MYIP_TOP_0/accelerator/mpy/c_exp_reg[7]_0[5]
    SLICE_X40Y103        LUT6 (Prop_lut6_I4_O)        0.326     8.201 r  MYIP_TOP_0/accelerator/mpy/c_large_frac[23]_i_3/O
                         net (fo=1, routed)           0.433     8.634    MYIP_TOP_0/accelerator/mpy/c_large_frac[23]_i_3_n_1
    SLICE_X40Y103        LUT5 (Prop_lut5_I4_O)        0.124     8.758 r  MYIP_TOP_0/accelerator/mpy/c_large_frac[23]_i_2/O
                         net (fo=3, routed)           0.755     9.513    MYIP_TOP_0/accelerator/mpy/c_large_frac_reg[23][23]
    SLICE_X41Y100        LUT5 (Prop_lut5_I0_O)        0.124     9.637 r  MYIP_TOP_0/accelerator/mpy/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.637    MYIP_TOP_0/accelerator/test/alignment/cnt_reg[0]_2[0]
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.169 r  MYIP_TOP_0/accelerator/test/alignment/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.169    MYIP_TOP_0/accelerator/test/alignment/_inferred__0/i__carry_n_1
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.482 f  MYIP_TOP_0/accelerator/test/alignment/_inferred__0/i__carry__0/O[3]
                         net (fo=23, routed)          0.838    11.320    MYIP_TOP_0/accelerator/test/alignment/shift_amount[7]
    SLICE_X45Y96         LUT2 (Prop_lut2_I1_O)        0.332    11.652 f  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[26]_i_3/O
                         net (fo=28, routed)          0.564    12.216    MYIP_TOP_0/accelerator/mpy/o_exponent_reg[6]_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I5_O)        0.326    12.542 r  MYIP_TOP_0/accelerator/mpy/c_small_frac[19]_i_4/O
                         net (fo=2, routed)           0.609    13.150    MYIP_TOP_0/accelerator/test/alignment/o_mantissa_reg[17]
    SLICE_X47Y98         LUT3 (Prop_lut3_I0_O)        0.124    13.274 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[19]_i_3/O
                         net (fo=3, routed)           0.940    14.214    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[19]_i_3_n_1
    SLICE_X51Y98         LUT3 (Prop_lut3_I0_O)        0.124    14.338 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[15]_i_2/O
                         net (fo=2, routed)           0.414    14.752    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[15]_i_2_n_1
    SLICE_X51Y98         LUT3 (Prop_lut3_I0_O)        0.124    14.876 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[7]_i_3/O
                         net (fo=2, routed)           0.720    15.595    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[7]_i_3_n_1
    SLICE_X49Y101        LUT5 (Prop_lut5_I3_O)        0.118    15.713 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[7]_i_1/O
                         net (fo=1, routed)           0.572    16.285    MYIP_TOP_0/accelerator/test/reg_ac/o_exponent_reg[6]_0[7]
    SLICE_X48Y101        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_clkwiz0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        1.770    21.770    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         1.652    21.652    MYIP_TOP_0/accelerator/test/reg_ac/clkout
    SLICE_X48Y101        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[7]/C
                         clock pessimism              0.122    21.774    
                         clock uncertainty           -0.084    21.690    
    SLICE_X48Y101        FDRE (Setup_fdre_C_D)       -0.283    21.407    MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[7]
  -------------------------------------------------------------------
                         required time                         21.407    
                         arrival time                         -16.285    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 MYIP_TOP_0/accelerator/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout_clkwiz0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout_clkwiz0 rise@20.000ns - clkout_clkwiz0 rise@0.000ns)
  Data Path Delay:        14.047ns  (logic 4.693ns (33.409%)  route 9.354ns (66.591%))
  Logic Levels:           17  (CARRY4=4 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 21.467 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_clkwiz0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        1.980     1.980    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         1.844     1.844    MYIP_TOP_0/accelerator/clk_out
    SLICE_X34Y106        FDCE                                         r  MYIP_TOP_0/accelerator/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDCE (Prop_fdce_C_Q)         0.518     2.362 r  MYIP_TOP_0/accelerator/cnt_reg[3]/Q
                         net (fo=13, routed)          0.572     2.934    MYIP_TOP_0/accelerator/test/reg_ac/cnt_reg[1]
    SLICE_X37Y106        LUT2 (Prop_lut2_I1_O)        0.124     3.058 f  MYIP_TOP_0/accelerator/test/reg_ac/c_large_frac[22]_i_3/O
                         net (fo=32, routed)          0.540     3.598    MYIP_TOP_0/accelerator/mpy/cnt_reg[4]
    SLICE_X38Y104        LUT6 (Prop_lut6_I0_O)        0.124     3.722 f  MYIP_TOP_0/accelerator/mpy/c_large_frac[19]_i_3/O
                         net (fo=1, routed)           0.569     4.291    MYIP_TOP_0/accelerator/mpy/c_large_frac[19]_i_3_n_1
    SLICE_X38Y104        LUT2 (Prop_lut2_I0_O)        0.124     4.415 r  MYIP_TOP_0/accelerator/mpy/c_large_frac[19]_i_2/O
                         net (fo=12, routed)          0.824     5.239    MYIP_TOP_0/accelerator/mpy/c_large_frac_reg[19]
    SLICE_X40Y99         LUT4 (Prop_lut4_I2_O)        0.124     5.363 r  MYIP_TOP_0/accelerator/mpy/exchange_carry__1_i_7/O
                         net (fo=1, routed)           0.000     5.363    MYIP_TOP_0/accelerator/test/alignment/o_exponent_reg[0][1]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.913 r  MYIP_TOP_0/accelerator/test/alignment/exchange_carry__1/CO[3]
                         net (fo=1, routed)           0.001     5.913    MYIP_TOP_0/accelerator/test/alignment/exchange_carry__1_n_1
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  MYIP_TOP_0/accelerator/test/alignment/exchange_carry__2/CO[3]
                         net (fo=119, routed)         1.033     7.060    MYIP_TOP_0/accelerator/mpy/CO[0]
    SLICE_X41Y103        LUT3 (Prop_lut3_I1_O)        0.118     7.178 r  MYIP_TOP_0/accelerator/mpy/c_exp[5]_i_1/O
                         net (fo=3, routed)           0.697     7.875    MYIP_TOP_0/accelerator/mpy/c_exp_reg[7]_0[5]
    SLICE_X40Y103        LUT6 (Prop_lut6_I4_O)        0.326     8.201 r  MYIP_TOP_0/accelerator/mpy/c_large_frac[23]_i_3/O
                         net (fo=1, routed)           0.433     8.634    MYIP_TOP_0/accelerator/mpy/c_large_frac[23]_i_3_n_1
    SLICE_X40Y103        LUT5 (Prop_lut5_I4_O)        0.124     8.758 r  MYIP_TOP_0/accelerator/mpy/c_large_frac[23]_i_2/O
                         net (fo=3, routed)           0.755     9.513    MYIP_TOP_0/accelerator/mpy/c_large_frac_reg[23][23]
    SLICE_X41Y100        LUT5 (Prop_lut5_I0_O)        0.124     9.637 r  MYIP_TOP_0/accelerator/mpy/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.637    MYIP_TOP_0/accelerator/test/alignment/cnt_reg[0]_2[0]
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.169 r  MYIP_TOP_0/accelerator/test/alignment/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.169    MYIP_TOP_0/accelerator/test/alignment/_inferred__0/i__carry_n_1
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.482 f  MYIP_TOP_0/accelerator/test/alignment/_inferred__0/i__carry__0/O[3]
                         net (fo=23, routed)          0.838    11.320    MYIP_TOP_0/accelerator/test/alignment/shift_amount[7]
    SLICE_X45Y96         LUT2 (Prop_lut2_I1_O)        0.332    11.652 f  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[26]_i_3/O
                         net (fo=28, routed)          0.806    12.458    MYIP_TOP_0/accelerator/test/alignment/c_small_frac_reg[11]
    SLICE_X47Y99         LUT6 (Prop_lut6_I0_O)        0.326    12.784 f  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[8]_i_4/O
                         net (fo=3, routed)           0.764    13.548    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[8]_i_4_n_1
    SLICE_X51Y99         LUT3 (Prop_lut3_I2_O)        0.118    13.666 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[12]_i_3/O
                         net (fo=2, routed)           0.879    14.544    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[12]_i_3_n_1
    SLICE_X50Y99         LUT3 (Prop_lut3_I0_O)        0.354    14.898 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[4]_i_2/O
                         net (fo=2, routed)           0.645    15.543    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[4]_i_2_n_1
    SLICE_X50Y99         LUT2 (Prop_lut2_I0_O)        0.348    15.891 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[20]_i_1/O
                         net (fo=1, routed)           0.000    15.891    MYIP_TOP_0/accelerator/test/reg_ac/o_exponent_reg[0]_2
    SLICE_X50Y99         FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_clkwiz0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        1.770    21.770    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         1.467    21.467    MYIP_TOP_0/accelerator/test/reg_ac/clkout
    SLICE_X50Y99         FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[20]/C
                         clock pessimism              0.004    21.471    
                         clock uncertainty           -0.084    21.387    
    SLICE_X50Y99         FDRE (Setup_fdre_C_D)        0.077    21.464    MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[20]
  -------------------------------------------------------------------
                         required time                         21.464    
                         arrival time                         -15.891    
  -------------------------------------------------------------------
                         slack                                  5.573    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 MYIP_TOP_0/accelerator/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout_clkwiz0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout_clkwiz0 rise@20.000ns - clkout_clkwiz0 rise@0.000ns)
  Data Path Delay:        14.201ns  (logic 4.369ns (30.765%)  route 9.832ns (69.235%))
  Logic Levels:           18  (CARRY4=4 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 21.641 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_clkwiz0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        1.980     1.980    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         1.844     1.844    MYIP_TOP_0/accelerator/clk_out
    SLICE_X34Y106        FDCE                                         r  MYIP_TOP_0/accelerator/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDCE (Prop_fdce_C_Q)         0.518     2.362 r  MYIP_TOP_0/accelerator/cnt_reg[3]/Q
                         net (fo=13, routed)          0.572     2.934    MYIP_TOP_0/accelerator/test/reg_ac/cnt_reg[1]
    SLICE_X37Y106        LUT2 (Prop_lut2_I1_O)        0.124     3.058 f  MYIP_TOP_0/accelerator/test/reg_ac/c_large_frac[22]_i_3/O
                         net (fo=32, routed)          0.540     3.598    MYIP_TOP_0/accelerator/mpy/cnt_reg[4]
    SLICE_X38Y104        LUT6 (Prop_lut6_I0_O)        0.124     3.722 f  MYIP_TOP_0/accelerator/mpy/c_large_frac[19]_i_3/O
                         net (fo=1, routed)           0.569     4.291    MYIP_TOP_0/accelerator/mpy/c_large_frac[19]_i_3_n_1
    SLICE_X38Y104        LUT2 (Prop_lut2_I0_O)        0.124     4.415 r  MYIP_TOP_0/accelerator/mpy/c_large_frac[19]_i_2/O
                         net (fo=12, routed)          0.824     5.239    MYIP_TOP_0/accelerator/mpy/c_large_frac_reg[19]
    SLICE_X40Y99         LUT4 (Prop_lut4_I2_O)        0.124     5.363 r  MYIP_TOP_0/accelerator/mpy/exchange_carry__1_i_7/O
                         net (fo=1, routed)           0.000     5.363    MYIP_TOP_0/accelerator/test/alignment/o_exponent_reg[0][1]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.913 r  MYIP_TOP_0/accelerator/test/alignment/exchange_carry__1/CO[3]
                         net (fo=1, routed)           0.001     5.913    MYIP_TOP_0/accelerator/test/alignment/exchange_carry__1_n_1
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  MYIP_TOP_0/accelerator/test/alignment/exchange_carry__2/CO[3]
                         net (fo=119, routed)         1.033     7.060    MYIP_TOP_0/accelerator/mpy/CO[0]
    SLICE_X41Y103        LUT3 (Prop_lut3_I1_O)        0.118     7.178 r  MYIP_TOP_0/accelerator/mpy/c_exp[5]_i_1/O
                         net (fo=3, routed)           0.697     7.875    MYIP_TOP_0/accelerator/mpy/c_exp_reg[7]_0[5]
    SLICE_X40Y103        LUT6 (Prop_lut6_I4_O)        0.326     8.201 r  MYIP_TOP_0/accelerator/mpy/c_large_frac[23]_i_3/O
                         net (fo=1, routed)           0.433     8.634    MYIP_TOP_0/accelerator/mpy/c_large_frac[23]_i_3_n_1
    SLICE_X40Y103        LUT5 (Prop_lut5_I4_O)        0.124     8.758 r  MYIP_TOP_0/accelerator/mpy/c_large_frac[23]_i_2/O
                         net (fo=3, routed)           0.755     9.513    MYIP_TOP_0/accelerator/mpy/c_large_frac_reg[23][23]
    SLICE_X41Y100        LUT5 (Prop_lut5_I0_O)        0.124     9.637 r  MYIP_TOP_0/accelerator/mpy/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.637    MYIP_TOP_0/accelerator/test/alignment/cnt_reg[0]_2[0]
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.169 r  MYIP_TOP_0/accelerator/test/alignment/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.169    MYIP_TOP_0/accelerator/test/alignment/_inferred__0/i__carry_n_1
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.482 f  MYIP_TOP_0/accelerator/test/alignment/_inferred__0/i__carry__0/O[3]
                         net (fo=23, routed)          0.838    11.320    MYIP_TOP_0/accelerator/test/alignment/shift_amount[7]
    SLICE_X45Y96         LUT2 (Prop_lut2_I1_O)        0.332    11.652 f  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[26]_i_3/O
                         net (fo=28, routed)          0.833    12.484    MYIP_TOP_0/accelerator/test/alignment/c_small_frac_reg[11]
    SLICE_X45Y99         LUT6 (Prop_lut6_I3_O)        0.326    12.810 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[12]_i_4/O
                         net (fo=2, routed)           0.859    13.670    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[12]_i_4_n_1
    SLICE_X49Y97         LUT3 (Prop_lut3_I2_O)        0.124    13.794 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[12]_i_2/O
                         net (fo=3, routed)           0.739    14.533    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[12]_i_2_n_1
    SLICE_X50Y99         LUT3 (Prop_lut3_I0_O)        0.124    14.657 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[8]_i_5/O
                         net (fo=2, routed)           0.634    15.290    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[8]_i_5_n_1
    SLICE_X51Y99         LUT5 (Prop_lut5_I4_O)        0.124    15.414 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[8]_i_3/O
                         net (fo=2, routed)           0.507    15.921    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[8]_i_3_n_1
    SLICE_X50Y101        LUT5 (Prop_lut5_I3_O)        0.124    16.045 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[8]_i_1/O
                         net (fo=1, routed)           0.000    16.045    MYIP_TOP_0/accelerator/test/reg_ac/o_exponent_reg[6]_0[8]
    SLICE_X50Y101        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_clkwiz0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        1.770    21.770    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         1.641    21.641    MYIP_TOP_0/accelerator/test/reg_ac/clkout
    SLICE_X50Y101        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[8]/C
                         clock pessimism              0.022    21.663    
                         clock uncertainty           -0.084    21.579    
    SLICE_X50Y101        FDRE (Setup_fdre_C_D)        0.079    21.658    MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[8]
  -------------------------------------------------------------------
                         required time                         21.658    
                         arrival time                         -16.045    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.778ns  (required time - arrival time)
  Source:                 MYIP_TOP_0/accelerator/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout_clkwiz0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout_clkwiz0 rise@20.000ns - clkout_clkwiz0 rise@0.000ns)
  Data Path Delay:        13.805ns  (logic 4.507ns (32.647%)  route 9.298ns (67.353%))
  Logic Levels:           17  (CARRY4=4 LUT2=4 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 21.652 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_clkwiz0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        1.980     1.980    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         1.844     1.844    MYIP_TOP_0/accelerator/clk_out
    SLICE_X34Y106        FDCE                                         r  MYIP_TOP_0/accelerator/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDCE (Prop_fdce_C_Q)         0.518     2.362 r  MYIP_TOP_0/accelerator/cnt_reg[3]/Q
                         net (fo=13, routed)          0.572     2.934    MYIP_TOP_0/accelerator/test/reg_ac/cnt_reg[1]
    SLICE_X37Y106        LUT2 (Prop_lut2_I1_O)        0.124     3.058 f  MYIP_TOP_0/accelerator/test/reg_ac/c_large_frac[22]_i_3/O
                         net (fo=32, routed)          0.540     3.598    MYIP_TOP_0/accelerator/mpy/cnt_reg[4]
    SLICE_X38Y104        LUT6 (Prop_lut6_I0_O)        0.124     3.722 f  MYIP_TOP_0/accelerator/mpy/c_large_frac[19]_i_3/O
                         net (fo=1, routed)           0.569     4.291    MYIP_TOP_0/accelerator/mpy/c_large_frac[19]_i_3_n_1
    SLICE_X38Y104        LUT2 (Prop_lut2_I0_O)        0.124     4.415 r  MYIP_TOP_0/accelerator/mpy/c_large_frac[19]_i_2/O
                         net (fo=12, routed)          0.824     5.239    MYIP_TOP_0/accelerator/mpy/c_large_frac_reg[19]
    SLICE_X40Y99         LUT4 (Prop_lut4_I2_O)        0.124     5.363 r  MYIP_TOP_0/accelerator/mpy/exchange_carry__1_i_7/O
                         net (fo=1, routed)           0.000     5.363    MYIP_TOP_0/accelerator/test/alignment/o_exponent_reg[0][1]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.913 r  MYIP_TOP_0/accelerator/test/alignment/exchange_carry__1/CO[3]
                         net (fo=1, routed)           0.001     5.913    MYIP_TOP_0/accelerator/test/alignment/exchange_carry__1_n_1
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  MYIP_TOP_0/accelerator/test/alignment/exchange_carry__2/CO[3]
                         net (fo=119, routed)         1.033     7.060    MYIP_TOP_0/accelerator/mpy/CO[0]
    SLICE_X41Y103        LUT3 (Prop_lut3_I1_O)        0.118     7.178 r  MYIP_TOP_0/accelerator/mpy/c_exp[5]_i_1/O
                         net (fo=3, routed)           0.697     7.875    MYIP_TOP_0/accelerator/mpy/c_exp_reg[7]_0[5]
    SLICE_X40Y103        LUT6 (Prop_lut6_I4_O)        0.326     8.201 r  MYIP_TOP_0/accelerator/mpy/c_large_frac[23]_i_3/O
                         net (fo=1, routed)           0.433     8.634    MYIP_TOP_0/accelerator/mpy/c_large_frac[23]_i_3_n_1
    SLICE_X40Y103        LUT5 (Prop_lut5_I4_O)        0.124     8.758 r  MYIP_TOP_0/accelerator/mpy/c_large_frac[23]_i_2/O
                         net (fo=3, routed)           0.755     9.513    MYIP_TOP_0/accelerator/mpy/c_large_frac_reg[23][23]
    SLICE_X41Y100        LUT5 (Prop_lut5_I0_O)        0.124     9.637 r  MYIP_TOP_0/accelerator/mpy/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.637    MYIP_TOP_0/accelerator/test/alignment/cnt_reg[0]_2[0]
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.169 r  MYIP_TOP_0/accelerator/test/alignment/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.169    MYIP_TOP_0/accelerator/test/alignment/_inferred__0/i__carry_n_1
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.482 f  MYIP_TOP_0/accelerator/test/alignment/_inferred__0/i__carry__0/O[3]
                         net (fo=23, routed)          0.838    11.320    MYIP_TOP_0/accelerator/test/alignment/shift_amount[7]
    SLICE_X45Y96         LUT2 (Prop_lut2_I1_O)        0.332    11.652 f  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[26]_i_3/O
                         net (fo=28, routed)          0.714    12.366    MYIP_TOP_0/accelerator/test/alignment/c_small_frac_reg[11]
    SLICE_X45Y98         LUT6 (Prop_lut6_I0_O)        0.326    12.692 f  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[19]_i_5/O
                         net (fo=2, routed)           0.660    13.352    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[19]_i_5_n_1
    SLICE_X48Y98         LUT3 (Prop_lut3_I1_O)        0.152    13.504 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[17]_i_2/O
                         net (fo=3, routed)           0.340    13.843    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[17]_i_2_n_1
    SLICE_X48Y99         LUT6 (Prop_lut6_I5_O)        0.332    14.175 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[5]_i_2/O
                         net (fo=3, routed)           0.696    14.872    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[5]_i_2_n_1
    SLICE_X49Y100        LUT2 (Prop_lut2_I0_O)        0.150    15.022 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[21]_i_1/O
                         net (fo=1, routed)           0.628    15.649    MYIP_TOP_0/accelerator/test/reg_ac/o_mantissa_reg[22]_2
    SLICE_X49Y100        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_clkwiz0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        1.770    21.770    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         1.652    21.652    MYIP_TOP_0/accelerator/test/reg_ac/clkout
    SLICE_X49Y100        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[21]/C
                         clock pessimism              0.122    21.774    
                         clock uncertainty           -0.084    21.690    
    SLICE_X49Y100        FDRE (Setup_fdre_C_D)       -0.263    21.427    MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[21]
  -------------------------------------------------------------------
                         required time                         21.427    
                         arrival time                         -15.649    
  -------------------------------------------------------------------
                         slack                                  5.778    

Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 MYIP_TOP_0/accelerator/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout_clkwiz0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout_clkwiz0 rise@20.000ns - clkout_clkwiz0 rise@0.000ns)
  Data Path Delay:        13.947ns  (logic 4.475ns (32.086%)  route 9.472ns (67.914%))
  Logic Levels:           17  (CARRY4=4 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 21.641 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_clkwiz0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        1.980     1.980    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         1.844     1.844    MYIP_TOP_0/accelerator/clk_out
    SLICE_X34Y106        FDCE                                         r  MYIP_TOP_0/accelerator/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDCE (Prop_fdce_C_Q)         0.518     2.362 r  MYIP_TOP_0/accelerator/cnt_reg[3]/Q
                         net (fo=13, routed)          0.572     2.934    MYIP_TOP_0/accelerator/test/reg_ac/cnt_reg[1]
    SLICE_X37Y106        LUT2 (Prop_lut2_I1_O)        0.124     3.058 f  MYIP_TOP_0/accelerator/test/reg_ac/c_large_frac[22]_i_3/O
                         net (fo=32, routed)          0.540     3.598    MYIP_TOP_0/accelerator/mpy/cnt_reg[4]
    SLICE_X38Y104        LUT6 (Prop_lut6_I0_O)        0.124     3.722 f  MYIP_TOP_0/accelerator/mpy/c_large_frac[19]_i_3/O
                         net (fo=1, routed)           0.569     4.291    MYIP_TOP_0/accelerator/mpy/c_large_frac[19]_i_3_n_1
    SLICE_X38Y104        LUT2 (Prop_lut2_I0_O)        0.124     4.415 r  MYIP_TOP_0/accelerator/mpy/c_large_frac[19]_i_2/O
                         net (fo=12, routed)          0.824     5.239    MYIP_TOP_0/accelerator/mpy/c_large_frac_reg[19]
    SLICE_X40Y99         LUT4 (Prop_lut4_I2_O)        0.124     5.363 r  MYIP_TOP_0/accelerator/mpy/exchange_carry__1_i_7/O
                         net (fo=1, routed)           0.000     5.363    MYIP_TOP_0/accelerator/test/alignment/o_exponent_reg[0][1]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.913 r  MYIP_TOP_0/accelerator/test/alignment/exchange_carry__1/CO[3]
                         net (fo=1, routed)           0.001     5.913    MYIP_TOP_0/accelerator/test/alignment/exchange_carry__1_n_1
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  MYIP_TOP_0/accelerator/test/alignment/exchange_carry__2/CO[3]
                         net (fo=119, routed)         1.033     7.060    MYIP_TOP_0/accelerator/mpy/CO[0]
    SLICE_X41Y103        LUT3 (Prop_lut3_I1_O)        0.118     7.178 r  MYIP_TOP_0/accelerator/mpy/c_exp[5]_i_1/O
                         net (fo=3, routed)           0.697     7.875    MYIP_TOP_0/accelerator/mpy/c_exp_reg[7]_0[5]
    SLICE_X40Y103        LUT6 (Prop_lut6_I4_O)        0.326     8.201 r  MYIP_TOP_0/accelerator/mpy/c_large_frac[23]_i_3/O
                         net (fo=1, routed)           0.433     8.634    MYIP_TOP_0/accelerator/mpy/c_large_frac[23]_i_3_n_1
    SLICE_X40Y103        LUT5 (Prop_lut5_I4_O)        0.124     8.758 r  MYIP_TOP_0/accelerator/mpy/c_large_frac[23]_i_2/O
                         net (fo=3, routed)           0.755     9.513    MYIP_TOP_0/accelerator/mpy/c_large_frac_reg[23][23]
    SLICE_X41Y100        LUT5 (Prop_lut5_I0_O)        0.124     9.637 r  MYIP_TOP_0/accelerator/mpy/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.637    MYIP_TOP_0/accelerator/test/alignment/cnt_reg[0]_2[0]
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.169 r  MYIP_TOP_0/accelerator/test/alignment/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.169    MYIP_TOP_0/accelerator/test/alignment/_inferred__0/i__carry_n_1
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.482 f  MYIP_TOP_0/accelerator/test/alignment/_inferred__0/i__carry__0/O[3]
                         net (fo=23, routed)          0.838    11.320    MYIP_TOP_0/accelerator/test/alignment/shift_amount[7]
    SLICE_X45Y96         LUT2 (Prop_lut2_I1_O)        0.332    11.652 f  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[26]_i_3/O
                         net (fo=28, routed)          0.755    12.407    MYIP_TOP_0/accelerator/test/alignment/c_small_frac_reg[11]
    SLICE_X44Y97         LUT6 (Prop_lut6_I3_O)        0.326    12.733 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[13]_i_3/O
                         net (fo=2, routed)           1.145    13.878    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[13]_i_3_n_1
    SLICE_X48Y98         LUT3 (Prop_lut3_I0_O)        0.152    14.030 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[13]_i_2/O
                         net (fo=4, routed)           0.705    14.735    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[13]_i_2_n_1
    SLICE_X49Y98         LUT5 (Prop_lut5_I0_O)        0.326    15.061 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[1]_i_2/O
                         net (fo=2, routed)           0.606    15.667    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[1]_i_2_n_1
    SLICE_X50Y101        LUT4 (Prop_lut4_I2_O)        0.124    15.791 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[1]_i_1/O
                         net (fo=1, routed)           0.000    15.791    MYIP_TOP_0/accelerator/test/reg_ac/o_exponent_reg[6]_0[1]
    SLICE_X50Y101        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_clkwiz0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        1.770    21.770    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         1.641    21.641    MYIP_TOP_0/accelerator/test/reg_ac/clkout
    SLICE_X50Y101        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[1]/C
                         clock pessimism              0.022    21.663    
                         clock uncertainty           -0.084    21.579    
    SLICE_X50Y101        FDRE (Setup_fdre_C_D)        0.077    21.656    MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[1]
  -------------------------------------------------------------------
                         required time                         21.656    
                         arrival time                         -15.791    
  -------------------------------------------------------------------
                         slack                                  5.865    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 MYIP_TOP_0/accelerator/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout_clkwiz0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout_clkwiz0 rise@20.000ns - clkout_clkwiz0 rise@0.000ns)
  Data Path Delay:        13.885ns  (logic 4.441ns (31.983%)  route 9.444ns (68.017%))
  Logic Levels:           17  (CARRY4=4 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 21.641 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_clkwiz0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        1.980     1.980    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         1.844     1.844    MYIP_TOP_0/accelerator/clk_out
    SLICE_X34Y106        FDCE                                         r  MYIP_TOP_0/accelerator/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDCE (Prop_fdce_C_Q)         0.518     2.362 r  MYIP_TOP_0/accelerator/cnt_reg[3]/Q
                         net (fo=13, routed)          0.572     2.934    MYIP_TOP_0/accelerator/test/reg_ac/cnt_reg[1]
    SLICE_X37Y106        LUT2 (Prop_lut2_I1_O)        0.124     3.058 f  MYIP_TOP_0/accelerator/test/reg_ac/c_large_frac[22]_i_3/O
                         net (fo=32, routed)          0.540     3.598    MYIP_TOP_0/accelerator/mpy/cnt_reg[4]
    SLICE_X38Y104        LUT6 (Prop_lut6_I0_O)        0.124     3.722 f  MYIP_TOP_0/accelerator/mpy/c_large_frac[19]_i_3/O
                         net (fo=1, routed)           0.569     4.291    MYIP_TOP_0/accelerator/mpy/c_large_frac[19]_i_3_n_1
    SLICE_X38Y104        LUT2 (Prop_lut2_I0_O)        0.124     4.415 r  MYIP_TOP_0/accelerator/mpy/c_large_frac[19]_i_2/O
                         net (fo=12, routed)          0.824     5.239    MYIP_TOP_0/accelerator/mpy/c_large_frac_reg[19]
    SLICE_X40Y99         LUT4 (Prop_lut4_I2_O)        0.124     5.363 r  MYIP_TOP_0/accelerator/mpy/exchange_carry__1_i_7/O
                         net (fo=1, routed)           0.000     5.363    MYIP_TOP_0/accelerator/test/alignment/o_exponent_reg[0][1]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.913 r  MYIP_TOP_0/accelerator/test/alignment/exchange_carry__1/CO[3]
                         net (fo=1, routed)           0.001     5.913    MYIP_TOP_0/accelerator/test/alignment/exchange_carry__1_n_1
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  MYIP_TOP_0/accelerator/test/alignment/exchange_carry__2/CO[3]
                         net (fo=119, routed)         1.033     7.060    MYIP_TOP_0/accelerator/mpy/CO[0]
    SLICE_X41Y103        LUT3 (Prop_lut3_I1_O)        0.118     7.178 r  MYIP_TOP_0/accelerator/mpy/c_exp[5]_i_1/O
                         net (fo=3, routed)           0.697     7.875    MYIP_TOP_0/accelerator/mpy/c_exp_reg[7]_0[5]
    SLICE_X40Y103        LUT6 (Prop_lut6_I4_O)        0.326     8.201 r  MYIP_TOP_0/accelerator/mpy/c_large_frac[23]_i_3/O
                         net (fo=1, routed)           0.433     8.634    MYIP_TOP_0/accelerator/mpy/c_large_frac[23]_i_3_n_1
    SLICE_X40Y103        LUT5 (Prop_lut5_I4_O)        0.124     8.758 r  MYIP_TOP_0/accelerator/mpy/c_large_frac[23]_i_2/O
                         net (fo=3, routed)           0.755     9.513    MYIP_TOP_0/accelerator/mpy/c_large_frac_reg[23][23]
    SLICE_X41Y100        LUT5 (Prop_lut5_I0_O)        0.124     9.637 r  MYIP_TOP_0/accelerator/mpy/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.637    MYIP_TOP_0/accelerator/test/alignment/cnt_reg[0]_2[0]
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.169 r  MYIP_TOP_0/accelerator/test/alignment/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.169    MYIP_TOP_0/accelerator/test/alignment/_inferred__0/i__carry_n_1
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.482 f  MYIP_TOP_0/accelerator/test/alignment/_inferred__0/i__carry__0/O[3]
                         net (fo=23, routed)          0.838    11.320    MYIP_TOP_0/accelerator/test/alignment/shift_amount[7]
    SLICE_X45Y96         LUT2 (Prop_lut2_I1_O)        0.332    11.652 f  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[26]_i_3/O
                         net (fo=28, routed)          0.718    12.370    MYIP_TOP_0/accelerator/test/alignment/c_small_frac_reg[11]
    SLICE_X44Y97         LUT6 (Prop_lut6_I3_O)        0.326    12.696 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[16]_i_4/O
                         net (fo=2, routed)           0.858    13.554    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[16]_i_4_n_1
    SLICE_X50Y97         LUT3 (Prop_lut3_I0_O)        0.116    13.670 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[14]_i_2/O
                         net (fo=4, routed)           0.884    14.554    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[14]_i_2_n_1
    SLICE_X50Y97         LUT6 (Prop_lut6_I0_O)        0.328    14.882 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[2]_i_2/O
                         net (fo=2, routed)           0.723    15.605    MYIP_TOP_0/accelerator/test/alignment/c_small_frac[2]_i_2_n_1
    SLICE_X50Y101        LUT4 (Prop_lut4_I2_O)        0.124    15.729 r  MYIP_TOP_0/accelerator/test/alignment/c_small_frac[2]_i_1/O
                         net (fo=1, routed)           0.000    15.729    MYIP_TOP_0/accelerator/test/reg_ac/o_exponent_reg[6]_0[2]
    SLICE_X50Y101        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_clkwiz0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        1.770    21.770    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         1.641    21.641    MYIP_TOP_0/accelerator/test/reg_ac/clkout
    SLICE_X50Y101        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[2]/C
                         clock pessimism              0.022    21.663    
                         clock uncertainty           -0.084    21.579    
    SLICE_X50Y101        FDRE (Setup_fdre_C_D)        0.081    21.660    MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[2]
  -------------------------------------------------------------------
                         required time                         21.660    
                         arrival time                         -15.729    
  -------------------------------------------------------------------
                         slack                                  5.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout_clkwiz0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_clkwiz0 rise@0.000ns - clkout_clkwiz0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.279ns (54.769%)  route 0.230ns (45.231%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_clkwiz0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        0.672     0.672    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         0.553     0.553    MYIP_TOP_0/accelerator/test/reg_ac/clkout
    SLICE_X50Y99         FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[20]/Q
                         net (fo=1, routed)           0.230     0.947    MYIP_TOP_0/accelerator/test/calculation/c_small_frac[20]
    SLICE_X46Y104        LUT3 (Prop_lut3_I0_O)        0.045     0.992 r  MYIP_TOP_0/accelerator/test/calculation/n_frac[23]_i_5/O
                         net (fo=1, routed)           0.000     0.992    MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[23]_0[0]
    SLICE_X46Y104        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.062 r  MYIP_TOP_0/accelerator/test/reg_ac/n_frac_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.062    MYIP_TOP_0/accelerator/test/reg_cn/D[20]
    SLICE_X46Y104        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_clkwiz0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        0.945     0.945    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         0.910     0.910    MYIP_TOP_0/accelerator/test/reg_cn/clkout
    SLICE_X46Y104        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[20]/C
                         clock pessimism             -0.005     0.905    
    SLICE_X46Y104        FDRE (Hold_fdre_C_D)         0.134     1.039    MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout_clkwiz0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_clkwiz0 rise@0.000ns - clkout_clkwiz0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.314ns (57.677%)  route 0.230ns (42.323%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_clkwiz0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        0.672     0.672    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         0.553     0.553    MYIP_TOP_0/accelerator/test/reg_ac/clkout
    SLICE_X50Y99         FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[20]/Q
                         net (fo=1, routed)           0.230     0.947    MYIP_TOP_0/accelerator/test/calculation/c_small_frac[20]
    SLICE_X46Y104        LUT3 (Prop_lut3_I0_O)        0.045     0.992 r  MYIP_TOP_0/accelerator/test/calculation/n_frac[23]_i_5/O
                         net (fo=1, routed)           0.000     0.992    MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[23]_0[0]
    SLICE_X46Y104        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.097 r  MYIP_TOP_0/accelerator/test/reg_ac/n_frac_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.097    MYIP_TOP_0/accelerator/test/reg_cn/D[21]
    SLICE_X46Y104        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_clkwiz0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        0.945     0.945    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         0.910     0.910    MYIP_TOP_0/accelerator/test/reg_cn/clkout
    SLICE_X46Y104        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[21]/C
                         clock pessimism             -0.005     0.905    
    SLICE_X46Y104        FDRE (Hold_fdre_C_D)         0.134     1.039    MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout_clkwiz0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_clkwiz0 rise@0.000ns - clkout_clkwiz0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.354ns (60.574%)  route 0.230ns (39.426%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_clkwiz0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        0.672     0.672    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         0.553     0.553    MYIP_TOP_0/accelerator/test/reg_ac/clkout
    SLICE_X50Y99         FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[20]/Q
                         net (fo=1, routed)           0.230     0.947    MYIP_TOP_0/accelerator/test/calculation/c_small_frac[20]
    SLICE_X46Y104        LUT3 (Prop_lut3_I0_O)        0.045     0.992 r  MYIP_TOP_0/accelerator/test/calculation/n_frac[23]_i_5/O
                         net (fo=1, routed)           0.000     0.992    MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[23]_0[0]
    SLICE_X46Y104        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     1.137 r  MYIP_TOP_0/accelerator/test/reg_ac/n_frac_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.137    MYIP_TOP_0/accelerator/test/reg_cn/D[22]
    SLICE_X46Y104        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_clkwiz0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        0.945     0.945    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         0.910     0.910    MYIP_TOP_0/accelerator/test/reg_cn/clkout
    SLICE_X46Y104        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[22]/C
                         clock pessimism             -0.005     0.905    
    SLICE_X46Y104        FDRE (Hold_fdre_C_D)         0.134     1.039    MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 MYIP_TOP_0/accelerator/test/reg_ac/c_large_frac_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout_clkwiz0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_clkwiz0 rise@0.000ns - clkout_clkwiz0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.290ns (48.455%)  route 0.308ns (51.545%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_clkwiz0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        0.672     0.672    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         0.557     0.557    MYIP_TOP_0/accelerator/test/reg_ac/clkout
    SLICE_X47Y99         FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_ac/c_large_frac_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  MYIP_TOP_0/accelerator/test/reg_ac/c_large_frac_reg[22]/Q
                         net (fo=2, routed)           0.308     1.006    MYIP_TOP_0/accelerator/test/reg_ac/n_frac_reg[27][21]
    SLICE_X46Y105        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.155 r  MYIP_TOP_0/accelerator/test/reg_ac/n_frac_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.155    MYIP_TOP_0/accelerator/test/reg_cn/D[26]
    SLICE_X46Y105        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_clkwiz0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        0.945     0.945    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         0.910     0.910    MYIP_TOP_0/accelerator/test/reg_cn/clkout
    SLICE_X46Y105        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[26]/C
                         clock pessimism             -0.005     0.905    
    SLICE_X46Y105        FDRE (Hold_fdre_C_D)         0.134     1.039    MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout_clkwiz0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_clkwiz0 rise@0.000ns - clkout_clkwiz0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.374ns (61.879%)  route 0.230ns (38.121%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_clkwiz0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        0.672     0.672    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         0.553     0.553    MYIP_TOP_0/accelerator/test/reg_ac/clkout
    SLICE_X50Y99         FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[20]/Q
                         net (fo=1, routed)           0.230     0.947    MYIP_TOP_0/accelerator/test/calculation/c_small_frac[20]
    SLICE_X46Y104        LUT3 (Prop_lut3_I0_O)        0.045     0.992 r  MYIP_TOP_0/accelerator/test/calculation/n_frac[23]_i_5/O
                         net (fo=1, routed)           0.000     0.992    MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[23]_0[0]
    SLICE_X46Y104        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     1.157 r  MYIP_TOP_0/accelerator/test/reg_ac/n_frac_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.157    MYIP_TOP_0/accelerator/test/reg_cn/D[23]
    SLICE_X46Y104        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_clkwiz0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        0.945     0.945    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         0.910     0.910    MYIP_TOP_0/accelerator/test/reg_cn/clkout
    SLICE_X46Y104        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[23]/C
                         clock pessimism             -0.005     0.905    
    SLICE_X46Y104        FDRE (Hold_fdre_C_D)         0.134     1.039    MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout_clkwiz0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_clkwiz0 rise@0.000ns - clkout_clkwiz0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.250ns (40.839%)  route 0.362ns (59.161%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_clkwiz0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        0.672     0.672    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         0.556     0.556    MYIP_TOP_0/accelerator/test/reg_ac/clkout
    SLICE_X49Y99         FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[11]/Q
                         net (fo=1, routed)           0.362     1.059    MYIP_TOP_0/accelerator/test/calculation/c_small_frac[11]
    SLICE_X46Y101        LUT3 (Prop_lut3_I0_O)        0.045     1.104 r  MYIP_TOP_0/accelerator/test/calculation/n_frac[11]_i_2/O
                         net (fo=1, routed)           0.000     1.104    MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[11]_0[3]
    SLICE_X46Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.168 r  MYIP_TOP_0/accelerator/test/reg_ac/n_frac_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.168    MYIP_TOP_0/accelerator/test/reg_cn/D[11]
    SLICE_X46Y101        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_clkwiz0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        0.945     0.945    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         0.911     0.911    MYIP_TOP_0/accelerator/test/reg_cn/clkout
    SLICE_X46Y101        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[11]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.134     1.040    MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout_clkwiz0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_clkwiz0 rise@0.000ns - clkout_clkwiz0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.279ns (44.833%)  route 0.343ns (55.167%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_clkwiz0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        0.672     0.672    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         0.553     0.553    MYIP_TOP_0/accelerator/test/reg_ac/clkout
    SLICE_X50Y98         FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[4]/Q
                         net (fo=1, routed)           0.343     1.060    MYIP_TOP_0/accelerator/test/calculation/c_small_frac[4]
    SLICE_X46Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.105 r  MYIP_TOP_0/accelerator/test/calculation/n_frac[7]_i_5/O
                         net (fo=1, routed)           0.000     1.105    MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[7]_0[0]
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.175 r  MYIP_TOP_0/accelerator/test/reg_ac/n_frac_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.175    MYIP_TOP_0/accelerator/test/reg_cn/D[4]
    SLICE_X46Y100        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_clkwiz0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        0.945     0.945    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         0.911     0.911    MYIP_TOP_0/accelerator/test/reg_cn/clkout
    SLICE_X46Y100        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[4]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     1.040    MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout_clkwiz0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_clkwiz0 rise@0.000ns - clkout_clkwiz0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.279ns (51.956%)  route 0.258ns (48.044%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_clkwiz0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        0.672     0.672    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         0.635     0.635    MYIP_TOP_0/accelerator/test/reg_ac/clkout
    SLICE_X50Y101        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.164     0.799 r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[8]/Q
                         net (fo=1, routed)           0.258     1.057    MYIP_TOP_0/accelerator/test/calculation/c_small_frac[8]
    SLICE_X46Y101        LUT3 (Prop_lut3_I0_O)        0.045     1.102 r  MYIP_TOP_0/accelerator/test/calculation/n_frac[11]_i_5/O
                         net (fo=1, routed)           0.000     1.102    MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[11]_0[0]
    SLICE_X46Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.172 r  MYIP_TOP_0/accelerator/test/reg_ac/n_frac_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.172    MYIP_TOP_0/accelerator/test/reg_cn/D[8]
    SLICE_X46Y101        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_clkwiz0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        0.945     0.945    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         0.911     0.911    MYIP_TOP_0/accelerator/test/reg_cn/clkout
    SLICE_X46Y101        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[8]/C
                         clock pessimism             -0.009     0.902    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.134     1.036    MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 MYIP_TOP_0/accelerator/test/reg_ac/c_large_frac_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout_clkwiz0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_clkwiz0 rise@0.000ns - clkout_clkwiz0 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.311ns (50.202%)  route 0.308ns (49.798%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_clkwiz0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        0.672     0.672    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         0.557     0.557    MYIP_TOP_0/accelerator/test/reg_ac/clkout
    SLICE_X47Y99         FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_ac/c_large_frac_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  MYIP_TOP_0/accelerator/test/reg_ac/c_large_frac_reg[22]/Q
                         net (fo=2, routed)           0.308     1.006    MYIP_TOP_0/accelerator/test/reg_ac/n_frac_reg[27][21]
    SLICE_X46Y105        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.170     1.176 r  MYIP_TOP_0/accelerator/test/reg_ac/n_frac_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.176    MYIP_TOP_0/accelerator/test/reg_cn/D[27]
    SLICE_X46Y105        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_clkwiz0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        0.945     0.945    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         0.910     0.910    MYIP_TOP_0/accelerator/test/reg_cn/clkout
    SLICE_X46Y105        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[27]/C
                         clock pessimism             -0.005     0.905    
    SLICE_X46Y105        FDRE (Hold_fdre_C_D)         0.134     1.039    MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout_clkwiz0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout_clkwiz0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_clkwiz0 rise@0.000ns - clkout_clkwiz0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.250ns (54.966%)  route 0.205ns (45.034%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_clkwiz0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        0.672     0.672    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         0.638     0.638    MYIP_TOP_0/accelerator/test/reg_ac/clkout
    SLICE_X48Y100        FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     0.779 r  MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[3]/Q
                         net (fo=1, routed)           0.205     0.984    MYIP_TOP_0/accelerator/test/calculation/c_small_frac[3]
    SLICE_X46Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.029 r  MYIP_TOP_0/accelerator/test/calculation/n_frac[3]_i_2/O
                         net (fo=1, routed)           0.000     1.029    MYIP_TOP_0/accelerator/test/reg_ac/c_small_frac_reg[3]_0[3]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.093 r  MYIP_TOP_0/accelerator/test/reg_ac/n_frac_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.093    MYIP_TOP_0/accelerator/test/reg_cn/D[3]
    SLICE_X46Y99         FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_clkwiz0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6406, routed)        0.945     0.945    MYIP_TOP_0/accelerator/clkgene/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    MYIP_TOP_0/accelerator/clkgene/inst/clkout_clkwiz0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/O
                         net (fo=310, routed)         0.825     0.825    MYIP_TOP_0/accelerator/test/reg_cn/clkout
    SLICE_X46Y99         FDRE                                         r  MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[3]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.134     0.954    MYIP_TOP_0/accelerator/test/reg_cn/n_frac_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout_clkwiz0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   MYIP_TOP_0/accelerator/clkgene/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X36Y107    MYIP_TOP_0/accelerator/bsy2_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y105    MYIP_TOP_0/accelerator/bsy_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X35Y103    MYIP_TOP_0/accelerator/cnt2_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y103    MYIP_TOP_0/accelerator/cnt2_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y103    MYIP_TOP_0/accelerator/cnt2_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y103    MYIP_TOP_0/accelerator/cnt2_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y103    MYIP_TOP_0/accelerator/cnt2_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y104    MYIP_TOP_0/accelerator/cnt2_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  MYIP_TOP_0/accelerator/clkgene/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y102    MYIP_TOP_0/accelerator/memory/mem_reg_0_63_0_0/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y102    MYIP_TOP_0/accelerator/memory/mem_reg_0_63_0_0/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y102    MYIP_TOP_0/accelerator/memory/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y102    MYIP_TOP_0/accelerator/memory/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y102    MYIP_TOP_0/accelerator/memory/mem_reg_0_63_10_10/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y102    MYIP_TOP_0/accelerator/memory/mem_reg_0_63_10_10/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y102    MYIP_TOP_0/accelerator/memory/mem_reg_0_63_10_10/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y102    MYIP_TOP_0/accelerator/memory/mem_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y100    MYIP_TOP_0/accelerator/memory/mem_reg_0_63_15_15/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y100    MYIP_TOP_0/accelerator/memory/mem_reg_0_63_15_15/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y102    MYIP_TOP_0/accelerator/memory/mem_reg_0_63_0_0/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y102    MYIP_TOP_0/accelerator/memory/mem_reg_0_63_0_0/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y102    MYIP_TOP_0/accelerator/memory/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y102    MYIP_TOP_0/accelerator/memory/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y102    MYIP_TOP_0/accelerator/memory/mem_reg_0_63_10_10/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y102    MYIP_TOP_0/accelerator/memory/mem_reg_0_63_10_10/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y102    MYIP_TOP_0/accelerator/memory/mem_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y102    MYIP_TOP_0/accelerator/memory/mem_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X36Y99     MYIP_TOP_0/accelerator/memory/mem_reg_0_63_11_11/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X36Y99     MYIP_TOP_0/accelerator/memory/mem_reg_0_63_11_11/DP/CLK



