

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Wed Oct  8 01:11:06 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.697 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1772874561|  1772874561|  17.729 sec|  17.729 sec|  1772874561|  1772874561|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |                          |     Latency (cycles)    | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |     min    |     max    |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1         |  1772874560|  1772874560|  27701165|          -|          -|    64|        no|
        | + VITIS_LOOP_18_2        |    27701160|    27701160|    108632|          -|          -|   255|        no|
        |  ++ VITIS_LOOP_19_3      |      108630|      108630|       426|          -|          -|   255|        no|
        |   +++ VITIS_LOOP_24_5    |         423|         423|        47|          -|          -|     9|        no|
        |    ++++ VITIS_LOOP_35_6  |          45|          45|         5|          -|          -|     9|        no|
        +--------------------------+------------+------------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 2 
7 --> 8 6 
8 --> 14 9 
9 --> 10 8 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 9 
14 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%oc = alloca i32 1"   --->   Operation 15 'alloca' 'oc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln17 = store i7 0, i7 %oc" [src/conv1.cpp:17]   --->   Operation 19 'store' 'store_ln17' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln17 = br void %VITIS_LOOP_18_2" [src/conv1.cpp:17]   --->   Operation 20 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%oc_2 = load i7 %oc" [src/conv1.cpp:17]   --->   Operation 21 'load' 'oc_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i7 %oc_2" [src/conv1.cpp:17]   --->   Operation 22 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln54_4 = zext i7 %oc_2" [src/conv1.cpp:54]   --->   Operation 23 'zext' 'zext_ln54_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln54_6 = zext i7 %oc_2" [src/conv1.cpp:54]   --->   Operation 24 'zext' 'zext_ln54_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %oc_2, i8 0" [src/conv1.cpp:54]   --->   Operation 25 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln54_7 = zext i15 %tmp_s" [src/conv1.cpp:54]   --->   Operation 26 'zext' 'zext_ln54_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.84ns)   --->   "%sub_ln54_4 = sub i16 %zext_ln54_7, i16 %zext_ln54_6" [src/conv1.cpp:54]   --->   Operation 27 'sub' 'sub_ln54_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln47_5 = sext i16 %sub_ln54_4" [src/conv1.cpp:47]   --->   Operation 28 'sext' 'sext_ln47_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %oc_2, i3 0" [src/conv1.cpp:47]   --->   Operation 29 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i10 %tmp_2" [src/conv1.cpp:47]   --->   Operation 30 'zext' 'zext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.78ns)   --->   "%add_ln47_7 = add i11 %zext_ln47_1, i11 %zext_ln54_4" [src/conv1.cpp:47]   --->   Operation 31 'add' 'add_ln47_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.77ns)   --->   "%icmp_ln17 = icmp_eq  i7 %oc_2, i7 64" [src/conv1.cpp:17]   --->   Operation 32 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.77ns)   --->   "%add_ln17 = add i7 %oc_2, i7 1" [src/conv1.cpp:17]   --->   Operation 33 'add' 'add_ln17' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %VITIS_LOOP_18_2.split, void %for.end75" [src/conv1.cpp:17]   --->   Operation 34 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln17" [src/conv1.cpp:17]   --->   Operation 35 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:17]   --->   Operation 36 'load' 'conv1_biases_load' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln58 = ret" [src/conv1.cpp:58]   --->   Operation 37 'ret' 'ret_ln58' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.54>
ST_3 : Operation 38 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:17]   --->   Operation 38 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty = bitcast i32 %conv1_biases_load" [src/conv1.cpp:17]   --->   Operation 39 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : [1/1] (0.47ns)   --->   Input mux for Operation 40 '%pf = fpext i32 %empty'
ST_3 : Operation 40 [2/2] (1.83ns)   --->   "%pf = fpext i32 %empty" [src/conv1.cpp:17]   --->   Operation 40 'fpext' 'pf' <Predicate = true> <Delay = 1.83> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.39>
ST_4 : Operation 41 [1/2] (2.30ns)   --->   "%pf = fpext i32 %empty" [src/conv1.cpp:17]   --->   Operation 41 'fpext' 'pf' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_38 = bitcast i64 %pf" [src/conv1.cpp:17]   --->   Operation 42 'bitcast' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_39 = trunc i64 %empty_38" [src/conv1.cpp:17]   --->   Operation 43 'trunc' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %empty_38, i32 63" [src/conv1.cpp:17]   --->   Operation 44 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %empty_38, i32 52, i32 62" [src/conv1.cpp:21]   --->   Operation 45 'partselect' 'tmp5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i64 %empty_38" [src/conv1.cpp:21]   --->   Operation 46 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.08ns)   --->   "%cmp_i = icmp_eq  i63 %empty_39, i63 0" [src/conv1.cpp:17]   --->   Operation 47 'icmp' 'cmp_i' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln17 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:17]   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:17]   --->   Operation 49 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%conv3_i_i_i = zext i11 %tmp5" [src/conv1.cpp:21]   --->   Operation 50 'zext' 'conv3_i_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_i50_i = add i12 %conv3_i_i_i, i12 3073" [src/conv1.cpp:21]   --->   Operation 51 'add' 'sub_i50_i' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln21_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln21" [src/conv1.cpp:21]   --->   Operation 52 'bitconcatenate' 'zext_ln21_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i53 %zext_ln21_cast" [src/conv1.cpp:21]   --->   Operation 53 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.10ns)   --->   "%sub_i_i_i = sub i54 0, i54 %zext_ln21" [src/conv1.cpp:21]   --->   Operation 54 'sub' 'sub_i_i_i' <Predicate = (tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.40ns)   --->   "%man_0_i = select i1 %tmp, i54 %sub_i_i_i, i54 %zext_ln21" [src/conv1.cpp:17]   --->   Operation 55 'select' 'man_0_i' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.80ns)   --->   "%sub_i = sub i12 1075, i12 %conv3_i_i_i" [src/conv1.cpp:21]   --->   Operation 56 'sub' 'sub_i' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.80ns)   --->   "%cmp28_i = icmp_sgt  i12 %sub_i, i12 18" [src/conv1.cpp:21]   --->   Operation 57 'icmp' 'cmp28_i' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.80ns)   --->   "%sub30_i = add i12 %sub_i, i12 4078" [src/conv1.cpp:21]   --->   Operation 58 'add' 'sub30_i' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.80ns)   --->   "%sub31_i = sub i12 18, i12 %sub_i" [src/conv1.cpp:21]   --->   Operation 59 'sub' 'sub31_i' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.37ns)   --->   "%cond_i = select i1 %cmp28_i, i12 %sub30_i, i12 %sub31_i" [src/conv1.cpp:21]   --->   Operation 60 'select' 'cond_i' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%cond_i_cast = sext i12 %cond_i" [src/conv1.cpp:21]   --->   Operation 61 'sext' 'cond_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.80ns)   --->   "%cmp32_i = icmp_eq  i12 %sub_i, i12 18" [src/conv1.cpp:21]   --->   Operation 62 'icmp' 'cmp32_i' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%empty_40 = trunc i54 %man_0_i" [src/conv1.cpp:17]   --->   Operation 63 'trunc' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.20ns)   --->   "%tmp68_cast_cast = select i1 %cmp28_i, i12 2, i12 1" [src/conv1.cpp:21]   --->   Operation 64 'select' 'tmp68_cast_cast' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add106_i = add i12 %tmp68_cast_cast, i12 %sub_i50_i" [src/conv1.cpp:21]   --->   Operation 65 'add' 'add106_i' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 66 [1/1] (0.80ns)   --->   "%add114_i = add i12 %sub_i, i12 8" [src/conv1.cpp:21]   --->   Operation 66 'add' 'add114_i' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%add114_i_cast = sext i12 %add114_i" [src/conv1.cpp:21]   --->   Operation 67 'sext' 'add114_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.80ns)   --->   "%add117_i = add i12 %sub_i, i12 9" [src/conv1.cpp:21]   --->   Operation 68 'add' 'add117_i' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.80ns)   --->   "%cmp123_i = icmp_slt  i12 %add114_i, i12 54" [src/conv1.cpp:21]   --->   Operation 69 'icmp' 'cmp123_i' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_cond4_i)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add114_i, i32 11" [src/conv1.cpp:21]   --->   Operation 70 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_cond4_i)   --->   "%rev = xor i1 %tmp_8, i1 1" [src/conv1.cpp:21]   --->   Operation 71 'xor' 'rev' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.80ns)   --->   "%empty_41 = icmp_ult  i12 %add114_i, i12 54" [src/conv1.cpp:21]   --->   Operation 72 'icmp' 'empty_41' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.80ns)   --->   "%cmp40_i = icmp_ult  i12 %cond_i, i12 54" [src/conv1.cpp:21]   --->   Operation 73 'icmp' 'cmp40_i' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node empty_43)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %conv1_biases_load, i32 31" [src/conv1.cpp:17]   --->   Operation 74 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node empty_43)   --->   "%p_cast85_cast = select i1 %tmp_9, i26 67108863, i26 0" [src/conv1.cpp:17]   --->   Operation 75 'select' 'p_cast85_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%sh_prom_i_cast_cast_cast_cast = zext i32 %cond_i_cast" [src/conv1.cpp:21]   --->   Operation 76 'zext' 'sh_prom_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.50ns)   --->   "%shr_i = ashr i54 %man_0_i, i54 %sh_prom_i_cast_cast_cast_cast" [src/conv1.cpp:17]   --->   Operation 77 'ashr' 'shr_i' <Predicate = true> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node empty_43)   --->   "%empty_42 = trunc i54 %shr_i" [src/conv1.cpp:17]   --->   Operation 78 'trunc' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.32ns) (out node of the LUT)   --->   "%empty_43 = select i1 %cmp40_i, i26 %empty_42, i26 %p_cast85_cast" [src/conv1.cpp:21]   --->   Operation 79 'select' 'empty_43' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.80ns)   --->   "%cmp51_i = icmp_sgt  i12 %sub30_i, i12 54" [src/conv1.cpp:21]   --->   Operation 80 'icmp' 'cmp51_i' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.80ns)   --->   "%cmp90_i = icmp_ult  i12 %cond_i, i12 26" [src/conv1.cpp:21]   --->   Operation 81 'icmp' 'cmp90_i' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tobool_i = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_0_i, i32 %add114_i_cast" [src/conv1.cpp:17]   --->   Operation 82 'bitselect' 'tobool_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %empty_43, i32 25" [src/conv1.cpp:21]   --->   Operation 83 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.80ns)   --->   "%sub58_i = add i12 %sub_i, i12 4077" [src/conv1.cpp:21]   --->   Operation 84 'add' 'sub58_i' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%sub58_i_cast = sext i12 %sub58_i" [src/conv1.cpp:21]   --->   Operation 85 'sext' 'sub58_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%bit_select59_i = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_0_i, i32 %sub58_i_cast" [src/conv1.cpp:17]   --->   Operation 86 'bitselect' 'bit_select59_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%cond_i_castcast = trunc i32 %cond_i_cast" [src/conv1.cpp:21]   --->   Operation 87 'trunc' 'cond_i_castcast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (1.14ns)   --->   "%shl_i = shl i26 %empty_40, i26 %cond_i_castcast" [src/conv1.cpp:17]   --->   Operation 88 'shl' 'shl_i' <Predicate = true> <Delay = 1.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.80ns)   --->   "%cmp135_i = icmp_slt  i12 %add117_i, i12 54" [src/conv1.cpp:21]   --->   Operation 89 'icmp' 'cmp135_i' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.80ns)   --->   "%empty_45 = icmp_ult  i12 %add117_i, i12 54" [src/conv1.cpp:21]   --->   Operation 90 'icmp' 'empty_45' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node spec_select11_i)   --->   "%lnot199_i = xor i1 %tmp, i1 1" [src/conv1.cpp:17]   --->   Operation 91 'xor' 'lnot199_i' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%sh_prom140_i_cast_cast_cast = sext i12 %add117_i" [src/conv1.cpp:21]   --->   Operation 92 'sext' 'sh_prom140_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%sh_prom140_i_cast_cast_cast_cast = zext i32 %sh_prom140_i_cast_cast_cast" [src/conv1.cpp:21]   --->   Operation 93 'zext' 'sh_prom140_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (1.50ns)   --->   "%shr141_i = lshr i54 %man_0_i, i54 %sh_prom140_i_cast_cast_cast_cast" [src/conv1.cpp:17]   --->   Operation 94 'lshr' 'shr141_i' <Predicate = true> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (1.38ns)   --->   "%shr_i_i179 = lshr i54 18014398509481983, i54 %sh_prom140_i_cast_cast_cast_cast" [src/conv1.cpp:21]   --->   Operation 95 'lshr' 'shr_i_i179' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (1.09ns)   --->   "%cmp_i_i180 = icmp_eq  i54 %shr141_i, i54 %shr_i_i179" [src/conv1.cpp:17]   --->   Operation 96 'icmp' 'cmp_i_i180' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_cond4_i = and i1 %cmp135_i, i1 %rev" [src/conv1.cpp:21]   --->   Operation 97 'and' 'or_cond4_i' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones_1_i)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add117_i, i32 11" [src/conv1.cpp:21]   --->   Operation 98 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones_1_i)   --->   "%rev56 = xor i1 %tmp_12, i1 1" [src/conv1.cpp:21]   --->   Operation 99 'xor' 'rev56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.80ns)   --->   "%cmp161_i = icmp_eq  i12 %add117_i, i12 54" [src/conv1.cpp:21]   --->   Operation 100 'icmp' 'cmp161_i' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add114_i, i32 11" [src/conv1.cpp:21]   --->   Operation 101 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.28ns)   --->   "%not_cmp181_i = xor i1 %tmp_13, i1 1" [src/conv1.cpp:21]   --->   Operation 102 'xor' 'not_cmp181_i' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.28ns)   --->   "%spec_select478 = and i1 %empty_41, i1 %tobool_i" [src/conv1.cpp:21]   --->   Operation 103 'and' 'spec_select478' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_i_i177)   --->   "%spec_select477 = select i1 %cmp51_i, i1 %tmp, i1 %bit_select59_i" [src/conv1.cpp:21]   --->   Operation 104 'select' 'spec_select477' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_i_i177)   --->   "%conv_i36_i = zext i1 %spec_select477" [src/conv1.cpp:21]   --->   Operation 105 'zext' 'conv_i36_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.95ns) (out node of the LUT)   --->   "%add_i_i177 = add i26 %empty_43, i26 %conv_i36_i" [src/conv1.cpp:21]   --->   Operation 106 'add' 'add_i_i177' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node conv35_i_mux)   --->   "%spec_select475 = select i1 %cmp90_i, i26 %shl_i, i26 0" [src/conv1.cpp:21]   --->   Operation 107 'select' 'spec_select475' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.28ns) (out node of the LUT)   --->   "%Range2_all_ones_1_i = select i1 %empty_45, i1 %cmp_i_i180, i1 %rev56" [src/conv1.cpp:21]   --->   Operation 108 'select' 'Range2_all_ones_1_i' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_i_i177, i32 25" [src/conv1.cpp:21]   --->   Operation 109 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i)   --->   "%rev61 = xor i1 %tmp_14, i1 1" [src/conv1.cpp:21]   --->   Operation 110 'xor' 'rev61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node spec_select483)   --->   "%spec_select5_i = and i1 %Range2_all_ones_1_i, i1 %spec_select478" [src/conv1.cpp:21]   --->   Operation 111 'and' 'spec_select5_i' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.28ns)   --->   "%lnot158_i = xor i1 %spec_select478, i1 1" [src/conv1.cpp:21]   --->   Operation 112 'xor' 'lnot158_i' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (1.09ns)   --->   "%not_tobool156_i = icmp_eq  i54 %shr141_i, i54 0" [src/conv1.cpp:17]   --->   Operation 113 'icmp' 'not_tobool156_i' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node spec_select484)   --->   "%spec_select10_i = and i1 %not_tobool156_i, i1 %lnot158_i" [src/conv1.cpp:17]   --->   Operation 114 'and' 'spec_select10_i' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_0_i)   --->   "%spec_select6_i = or i1 %tmp_13, i1 %lnot158_i" [src/conv1.cpp:21]   --->   Operation 115 'or' 'spec_select6_i' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_0_i)   --->   "%empty_46 = and i1 %Range2_all_ones_1_i, i1 %spec_select6_i" [src/conv1.cpp:21]   --->   Operation 116 'and' 'empty_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node spec_select483)   --->   "%spec_select479 = select i1 %cmp161_i, i1 %spec_select478, i1 %not_cmp181_i" [src/conv1.cpp:21]   --->   Operation 117 'select' 'spec_select479' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node spec_select484)   --->   "%spec_select480 = select i1 %cmp161_i, i1 %lnot158_i, i1 %not_cmp181_i" [src/conv1.cpp:21]   --->   Operation 118 'select' 'spec_select480' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node ref_tmp_i_i_0)   --->   "%cmp28_i_not = xor i1 %cmp28_i, i1 1" [src/conv1.cpp:21]   --->   Operation 119 'xor' 'cmp28_i_not' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node ref_tmp_i_i_0)   --->   "%brmerge482 = or i1 %cmp32_i, i1 %cmp28_i_not" [src/conv1.cpp:21]   --->   Operation 120 'or' 'brmerge482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.32ns) (out node of the LUT)   --->   "%conv35_i_mux = select i1 %cmp32_i, i26 %empty_40, i26 %spec_select475" [src/conv1.cpp:21]   --->   Operation 121 'select' 'conv35_i_mux' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.32ns) (out node of the LUT)   --->   "%ref_tmp_i_i_0 = select i1 %brmerge482, i26 %conv35_i_mux, i26 %add_i_i177" [src/conv1.cpp:21]   --->   Operation 122 'select' 'ref_tmp_i_i_0' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i)   --->   "%cmp32_i_not = xor i1 %cmp32_i, i1 1" [src/conv1.cpp:21]   --->   Operation 123 'xor' 'cmp32_i_not' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i)   --->   "%tmp69 = and i1 %tmp_10, i1 %rev61" [src/conv1.cpp:21]   --->   Operation 124 'and' 'tmp69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i)   --->   "%tmp70 = and i1 %cmp28_i, i1 %cmp32_i_not" [src/conv1.cpp:21]   --->   Operation 125 'and' 'tmp70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.28ns) (out node of the LUT)   --->   "%carry_1_i = and i1 %tmp70, i1 %tmp69" [src/conv1.cpp:21]   --->   Operation 126 'and' 'carry_1_i' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %ref_tmp_i_i_0, i32 25" [src/conv1.cpp:21]   --->   Operation 127 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.28ns) (out node of the LUT)   --->   "%spec_select483 = select i1 %or_cond4_i, i1 %spec_select5_i, i1 %spec_select479" [src/conv1.cpp:21]   --->   Operation 128 'select' 'spec_select483' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.28ns) (out node of the LUT)   --->   "%spec_select484 = select i1 %or_cond4_i, i1 %spec_select10_i, i1 %spec_select480" [src/conv1.cpp:21]   --->   Operation 129 'select' 'spec_select484' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node spec_select11_i)   --->   "%cond177_i = select i1 %carry_1_i, i1 %spec_select483, i1 %spec_select484" [src/conv1.cpp:21]   --->   Operation 130 'select' 'cond177_i' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_0_i)   --->   "%cond188_i = select i1 %carry_1_i, i1 %empty_46, i1 %spec_select483" [src/conv1.cpp:21]   --->   Operation 131 'select' 'cond188_i' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node tmp71)   --->   "%spec_select7_i = and i1 %carry_1_i, i1 %spec_select483" [src/conv1.cpp:21]   --->   Operation 132 'and' 'spec_select7_i' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node tmp71)   --->   "%lnot192_i = xor i1 %spec_select7_i, i1 1" [src/conv1.cpp:21]   --->   Operation 133 'xor' 'lnot192_i' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add106_i, i32 3, i32 11" [src/conv1.cpp:21]   --->   Operation 134 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.77ns)   --->   "%icmp = icmp_slt  i9 %tmp_16, i9 1" [src/conv1.cpp:21]   --->   Operation 135 'icmp' 'icmp' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node acc)   --->   "%brmerge4 = or i1 %cmp_i, i1 %icmp" [src/conv1.cpp:17]   --->   Operation 136 'or' 'brmerge4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node acc)   --->   "%p_mux = select i1 %cmp_i, i26 0, i26 %ref_tmp_i_i_0" [src/conv1.cpp:17]   --->   Operation 137 'select' 'p_mux' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_0_i)   --->   "%not_cmp123_i6 = xor i1 %cmp123_i, i1 1" [src/conv1.cpp:21]   --->   Operation 138 'xor' 'not_cmp123_i6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.28ns) (out node of the LUT)   --->   "%deleted_ones_0_i = or i1 %cond188_i, i1 %not_cmp123_i6" [src/conv1.cpp:21]   --->   Operation 139 'or' 'deleted_ones_0_i' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node tmp71)   --->   "%neg_src_0_i_v = select i1 %cmp123_i, i1 %lnot192_i, i1 %tmp_15" [src/conv1.cpp:21]   --->   Operation 140 'select' 'neg_src_0_i_v' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node spec_select11_i)   --->   "%cond177_i_not = xor i1 %cond177_i, i1 1" [src/conv1.cpp:21]   --->   Operation 141 'xor' 'cond177_i_not' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node spec_select11_i)   --->   "%deleted_zeros_0_not_i = and i1 %cmp123_i, i1 %cond177_i_not" [src/conv1.cpp:21]   --->   Operation 142 'and' 'deleted_zeros_0_not_i' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node spec_select11_i)   --->   "%brmerge_i = or i1 %tmp_15, i1 %deleted_zeros_0_not_i" [src/conv1.cpp:21]   --->   Operation 143 'or' 'brmerge_i' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.28ns) (out node of the LUT)   --->   "%spec_select11_i = and i1 %brmerge_i, i1 %lnot199_i" [src/conv1.cpp:21]   --->   Operation 144 'and' 'spec_select11_i' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node tmp71)   --->   "%brmerge8_i_demorgan = and i1 %tmp_15, i1 %deleted_ones_0_i" [src/conv1.cpp:21]   --->   Operation 145 'and' 'brmerge8_i_demorgan' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node tmp71)   --->   "%brmerge8_i = xor i1 %brmerge8_i_demorgan, i1 1" [src/conv1.cpp:21]   --->   Operation 146 'xor' 'brmerge8_i' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.28ns) (out node of the LUT)   --->   "%tmp71 = and i1 %neg_src_0_i_v, i1 %brmerge8_i" [src/conv1.cpp:21]   --->   Operation 147 'and' 'tmp71' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node spec_select472)   --->   "%spec_select12_i = and i1 %tmp71, i1 %tmp" [src/conv1.cpp:21]   --->   Operation 148 'and' 'spec_select12_i' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node spec_select472)   --->   "%spec_select468 = select i1 %spec_select11_i, i26 33554431, i26 33554432" [src/conv1.cpp:21]   --->   Operation 149 'select' 'spec_select468' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node spec_select472)   --->   "%empty_47 = or i1 %spec_select11_i, i1 %spec_select12_i" [src/conv1.cpp:21]   --->   Operation 150 'or' 'empty_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.32ns) (out node of the LUT)   --->   "%spec_select472 = select i1 %empty_47, i26 %spec_select468, i26 %ref_tmp_i_i_0" [src/conv1.cpp:21]   --->   Operation 151 'select' 'spec_select472' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.32ns) (out node of the LUT)   --->   "%acc = select i1 %brmerge4, i26 %p_mux, i26 %spec_select472" [src/conv1.cpp:21]   --->   Operation 152 'select' 'acc' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.42ns)   --->   "%br_ln18 = br void %VITIS_LOOP_19_3" [src/conv1.cpp:18]   --->   Operation 153 'br' 'br_ln18' <Predicate = true> <Delay = 0.42>

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%y = phi i8 %add_ln18, void %for.inc70, i8 0, void %VITIS_LOOP_18_2.split" [src/conv1.cpp:25]   --->   Operation 154 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln54_8 = zext i8 %y" [src/conv1.cpp:54]   --->   Operation 155 'zext' 'zext_ln54_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.85ns)   --->   "%add_ln54_1 = add i17 %sext_ln47_5, i17 %zext_ln54_8" [src/conv1.cpp:54]   --->   Operation 156 'add' 'add_ln54_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln54_1 = sext i17 %add_ln54_1" [src/conv1.cpp:54]   --->   Operation 157 'sext' 'sext_ln54_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i17 %add_ln54_1" [src/conv1.cpp:54]   --->   Operation 158 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln54, i8 0" [src/conv1.cpp:54]   --->   Operation 159 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.91ns)   --->   "%sub_ln54_5 = sub i22 %p_shl2, i22 %sext_ln54_1" [src/conv1.cpp:54]   --->   Operation 160 'sub' 'sub_ln54_5' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i8 %y" [src/conv1.cpp:18]   --->   Operation 161 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.76ns)   --->   "%icmp_ln18 = icmp_eq  i8 %y, i8 255" [src/conv1.cpp:18]   --->   Operation 162 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.76ns)   --->   "%add_ln18 = add i8 %y, i8 1" [src/conv1.cpp:18]   --->   Operation 163 'add' 'add_ln18' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %VITIS_LOOP_19_3.split, void %for.inc73" [src/conv1.cpp:18]   --->   Operation 164 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:18]   --->   Operation 165 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:18]   --->   Operation 166 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.42ns)   --->   "%br_ln19 = br void %VITIS_LOOP_23_4" [src/conv1.cpp:19]   --->   Operation 167 'br' 'br_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.42>
ST_6 : Operation 168 [1/1] (0.42ns)   --->   "%store_ln17 = store i7 %add_ln17, i7 %oc" [src/conv1.cpp:17]   --->   Operation 168 'store' 'store_ln17' <Predicate = (icmp_ln18)> <Delay = 0.42>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln17 = br void %VITIS_LOOP_18_2" [src/conv1.cpp:17]   --->   Operation 169 'br' 'br_ln17' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.91>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%x = phi i8 %add_ln19, void %for.end58_ifconv, i8 0, void %VITIS_LOOP_19_3.split" [src/conv1.cpp:36]   --->   Operation 170 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln54_9 = zext i8 %x" [src/conv1.cpp:54]   --->   Operation 171 'zext' 'zext_ln54_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.91ns)   --->   "%add_ln54_6 = add i22 %sub_ln54_5, i22 %zext_ln54_9" [src/conv1.cpp:54]   --->   Operation 172 'add' 'add_ln54_6' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln54_10 = zext i22 %add_ln54_6" [src/conv1.cpp:54]   --->   Operation 173 'zext' 'zext_ln54_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%feat1_addr = getelementptr i32 %feat1, i64 0, i64 %zext_ln54_10" [src/conv1.cpp:54]   --->   Operation 174 'getelementptr' 'feat1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i8 %x" [src/conv1.cpp:19]   --->   Operation 175 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.76ns)   --->   "%icmp_ln19 = icmp_eq  i8 %x, i8 255" [src/conv1.cpp:19]   --->   Operation 176 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (0.76ns)   --->   "%add_ln19 = add i8 %x, i8 1" [src/conv1.cpp:19]   --->   Operation 177 'add' 'add_ln19' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %VITIS_LOOP_23_4.split, void %for.inc70" [src/conv1.cpp:19]   --->   Operation 178 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:19]   --->   Operation 179 'speclooptripcount' 'speclooptripcount_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv1.cpp:19]   --->   Operation 180 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.42ns)   --->   "%br_ln24 = br void %for.body16" [src/conv1.cpp:24]   --->   Operation 181 'br' 'br_ln24' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_19_3" [src/conv1.cpp:18]   --->   Operation 182 'br' 'br_ln18' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.47>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%ky = phi i4 0, void %VITIS_LOOP_23_4.split, i4 %add_ln24, void %for.inc53" [src/conv1.cpp:25]   --->   Operation 183 'phi' 'ky' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%acc_6 = phi i26 %acc, void %VITIS_LOOP_23_4.split, i26 %acc_7, void %for.inc53"   --->   Operation 184 'phi' 'acc_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i4 %ky" [src/conv1.cpp:47]   --->   Operation 185 'zext' 'zext_ln47_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.79ns)   --->   "%add_ln47_8 = add i11 %add_ln47_7, i11 %zext_ln47_2" [src/conv1.cpp:47]   --->   Operation 186 'add' 'add_ln47_8' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln47_4 = zext i11 %add_ln47_8" [src/conv1.cpp:47]   --->   Operation 187 'zext' 'zext_ln47_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i11 %add_ln47_8" [src/conv1.cpp:47]   --->   Operation 188 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln47, i3 0" [src/conv1.cpp:47]   --->   Operation 189 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.82ns)   --->   "%add_ln47_9 = add i13 %p_shl3, i13 %zext_ln47_4" [src/conv1.cpp:47]   --->   Operation 190 'add' 'add_ln47_9' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 191 [1/1] (0.79ns)   --->   "%icmp_ln24 = icmp_eq  i4 %ky, i4 9" [src/conv1.cpp:24]   --->   Operation 191 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 192 [1/1] (0.79ns)   --->   "%add_ln24 = add i4 %ky, i4 1" [src/conv1.cpp:24]   --->   Operation 192 'add' 'add_ln24' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.body16.split, void %for.end58_ifconv" [src/conv1.cpp:24]   --->   Operation 193 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:12]   --->   Operation 194 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:24]   --->   Operation 195 'specloopname' 'specloopname_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.79ns)   --->   "%add_ln25 = add i4 %ky, i4 12" [src/conv1.cpp:25]   --->   Operation 196 'add' 'add_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i4 %add_ln25" [src/conv1.cpp:25]   --->   Operation 197 'sext' 'sext_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.76ns)   --->   "%add_ln25_1 = add i10 %sext_ln25, i10 %zext_ln18" [src/conv1.cpp:25]   --->   Operation 198 'add' 'add_ln25_1' <Predicate = (!icmp_ln24)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln25_1, i32 9" [src/conv1.cpp:27]   --->   Operation 199 'bitselect' 'tmp_27' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.78ns)   --->   "%icmp_ln29 = icmp_sgt  i10 %add_ln25_1, i10 254" [src/conv1.cpp:29]   --->   Operation 200 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln24)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i4 %add_ln25" [src/conv1.cpp:29]   --->   Operation 201 'sext' 'sext_ln29' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.76ns)   --->   "%add_ln29 = add i8 %sext_ln29, i8 %y" [src/conv1.cpp:29]   --->   Operation 202 'add' 'add_ln29' <Predicate = (!icmp_ln24)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node iy)   --->   "%select_ln27 = select i1 %tmp_27, i8 0, i8 254" [src/conv1.cpp:27]   --->   Operation 203 'select' 'select_ln27' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node iy)   --->   "%or_ln27 = or i1 %tmp_27, i1 %icmp_ln29" [src/conv1.cpp:27]   --->   Operation 204 'or' 'or_ln27' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [1/1] (0.39ns) (out node of the LUT)   --->   "%iy = select i1 %or_ln27, i8 %select_ln27, i8 %add_ln29" [src/conv1.cpp:27]   --->   Operation 205 'select' 'iy' <Predicate = (!icmp_ln24)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln46_4 = zext i8 %iy" [src/conv1.cpp:46]   --->   Operation 206 'zext' 'zext_ln46_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %iy, i8 0" [src/conv1.cpp:46]   --->   Operation 207 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (0.85ns)   --->   "%sub_ln46_3 = sub i16 %tmp_20, i16 %zext_ln46_4" [src/conv1.cpp:46]   --->   Operation 208 'sub' 'sub_ln46_3' <Predicate = (!icmp_ln24)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 209 [1/1] (0.42ns)   --->   "%br_ln35 = br void %for.body25" [src/conv1.cpp:35]   --->   Operation 209 'br' 'br_ln35' <Predicate = (!icmp_ln24)> <Delay = 0.42>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %acc_6, i32 25" [src/conv1.cpp:53]   --->   Operation 210 'bitselect' 'tmp_17' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i12 @_ssdm_op_PartSelect.i12.i26.i32.i32, i26 %acc_6, i32 8, i32 19" [src/conv1.cpp:53]   --->   Operation 211 'partselect' 'trunc_ln3' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node and_ln53)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %acc_6, i32 19" [src/conv1.cpp:53]   --->   Operation 212 'bitselect' 'tmp_18' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %acc_6, i32 7" [src/conv1.cpp:53]   --->   Operation 213 'bitselect' 'tmp_19' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i1 %tmp_19" [src/conv1.cpp:53]   --->   Operation 214 'zext' 'zext_ln53' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.80ns)   --->   "%add_ln53 = add i12 %zext_ln53, i12 %trunc_ln3" [src/conv1.cpp:53]   --->   Operation 215 'add' 'add_ln53' <Predicate = (icmp_ln24)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln53, i32 11" [src/conv1.cpp:53]   --->   Operation 216 'bitselect' 'tmp_21' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln53)   --->   "%xor_ln53 = xor i1 %tmp_21, i1 1" [src/conv1.cpp:53]   --->   Operation 217 'xor' 'xor_ln53' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 218 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln53 = and i1 %tmp_18, i1 %xor_ln53" [src/conv1.cpp:53]   --->   Operation 218 'and' 'and_ln53' <Predicate = (icmp_ln24)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i26.i32.i32, i26 %acc_6, i32 21, i32 25" [src/conv1.cpp:53]   --->   Operation 219 'partselect' 'tmp_3' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.78ns)   --->   "%icmp_ln53 = icmp_eq  i5 %tmp_3, i5 31" [src/conv1.cpp:53]   --->   Operation 220 'icmp' 'icmp_ln53' <Predicate = (icmp_ln24)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i26.i32.i32, i26 %acc_6, i32 20, i32 25" [src/conv1.cpp:53]   --->   Operation 221 'partselect' 'tmp_4' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (0.78ns)   --->   "%icmp_ln53_1 = icmp_eq  i6 %tmp_4, i6 63" [src/conv1.cpp:53]   --->   Operation 222 'icmp' 'icmp_ln53_1' <Predicate = (icmp_ln24)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 223 [1/1] (0.78ns)   --->   "%icmp_ln53_2 = icmp_eq  i6 %tmp_4, i6 0" [src/conv1.cpp:53]   --->   Operation 223 'icmp' 'icmp_ln53_2' <Predicate = (icmp_ln24)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node and_ln53_3)   --->   "%select_ln53 = select i1 %and_ln53, i1 %icmp_ln53_1, i1 %icmp_ln53_2" [src/conv1.cpp:53]   --->   Operation 224 'select' 'select_ln53' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node and_ln53_4)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %acc_6, i32 20" [src/conv1.cpp:53]   --->   Operation 225 'bitselect' 'tmp_22' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln53_4)   --->   "%xor_ln53_4 = xor i1 %tmp_22, i1 1" [src/conv1.cpp:53]   --->   Operation 226 'xor' 'xor_ln53_4' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node and_ln53_4)   --->   "%and_ln53_1 = and i1 %icmp_ln53, i1 %xor_ln53_4" [src/conv1.cpp:53]   --->   Operation 227 'and' 'and_ln53_1' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node and_ln53_4)   --->   "%select_ln53_1 = select i1 %and_ln53, i1 %and_ln53_1, i1 %icmp_ln53_1" [src/conv1.cpp:53]   --->   Operation 228 'select' 'select_ln53_1' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node or_ln53_1)   --->   "%and_ln53_2 = and i1 %and_ln53, i1 %icmp_ln53_1" [src/conv1.cpp:53]   --->   Operation 229 'and' 'and_ln53_2' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln53_3)   --->   "%xor_ln53_1 = xor i1 %select_ln53, i1 1" [src/conv1.cpp:53]   --->   Operation 230 'xor' 'xor_ln53_1' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node and_ln53_3)   --->   "%or_ln53 = or i1 %tmp_21, i1 %xor_ln53_1" [src/conv1.cpp:53]   --->   Operation 231 'or' 'or_ln53' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node and_ln53_3)   --->   "%xor_ln53_2 = xor i1 %tmp_17, i1 1" [src/conv1.cpp:53]   --->   Operation 232 'xor' 'xor_ln53_2' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 233 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln53_3 = and i1 %or_ln53, i1 %xor_ln53_2" [src/conv1.cpp:53]   --->   Operation 233 'and' 'and_ln53_3' <Predicate = (icmp_ln24)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 234 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln53_4 = and i1 %tmp_21, i1 %select_ln53_1" [src/conv1.cpp:53]   --->   Operation 234 'and' 'and_ln53_4' <Predicate = (icmp_ln24)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node or_ln53_1)   --->   "%or_ln53_2 = or i1 %and_ln53_2, i1 %and_ln53_4" [src/conv1.cpp:53]   --->   Operation 235 'or' 'or_ln53_2' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node or_ln53_1)   --->   "%xor_ln53_3 = xor i1 %or_ln53_2, i1 1" [src/conv1.cpp:53]   --->   Operation 236 'xor' 'xor_ln53_3' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node or_ln53_1)   --->   "%and_ln53_5 = and i1 %tmp_17, i1 %xor_ln53_3" [src/conv1.cpp:53]   --->   Operation 237 'and' 'and_ln53_5' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node out)   --->   "%select_ln53_2 = select i1 %and_ln53_3, i12 2047, i12 2048" [src/conv1.cpp:53]   --->   Operation 238 'select' 'select_ln53_2' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 239 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln53_1 = or i1 %and_ln53_3, i1 %and_ln53_5" [src/conv1.cpp:53]   --->   Operation 239 'or' 'or_ln53_1' <Predicate = (icmp_ln24)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 240 [1/1] (0.37ns) (out node of the LUT)   --->   "%out = select i1 %or_ln53_1, i12 %select_ln53_2, i12 %add_ln53" [src/conv1.cpp:53]   --->   Operation 240 'select' 'out' <Predicate = (icmp_ln24)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 241 [1/1] (0.80ns)   --->   "%icmp_ln54 = icmp_eq  i12 %out, i12 0" [src/conv1.cpp:54]   --->   Operation 241 'icmp' 'icmp_ln54' <Predicate = (icmp_ln24)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %out, i32 11" [src/conv1.cpp:54]   --->   Operation 242 'bitselect' 'tmp_23' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (0.80ns)   --->   "%sub_ln54 = sub i12 0, i12 %out" [src/conv1.cpp:54]   --->   Operation 243 'sub' 'sub_ln54' <Predicate = (icmp_ln24)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 244 [1/1] (0.37ns)   --->   "%select_ln54 = select i1 %tmp_23, i12 %sub_ln54, i12 %out" [src/conv1.cpp:54]   --->   Operation 244 'select' 'select_ln54' <Predicate = (icmp_ln24)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i12 @llvm.part.select.i12, i12 %select_ln54, i32 11, i32 0" [src/conv1.cpp:54]   --->   Operation 245 'partselect' 'tmp_5' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i12, i1 1, i12 %tmp_5" [src/conv1.cpp:54]   --->   Operation 246 'bitconcatenate' 'tmp_6' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i13 %tmp_6" [src/conv1.cpp:54]   --->   Operation 247 'sext' 'sext_ln54' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_7 = cttz i32 @llvm.cttz.i32, i32 %sext_ln54, i1 1" [src/conv1.cpp:54]   --->   Operation 248 'cttz' 'tmp_7' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (1.01ns)   --->   "%sub_ln54_1 = sub i32 12, i32 %tmp_7" [src/conv1.cpp:54]   --->   Operation 249 'sub' 'sub_ln54_1' <Predicate = (icmp_ln24)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i32 %sub_ln54_1" [src/conv1.cpp:54]   --->   Operation 250 'trunc' 'trunc_ln54_1' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln54_2 = trunc i32 %sub_ln54_1" [src/conv1.cpp:54]   --->   Operation 251 'trunc' 'trunc_ln54_2' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 252 [1/1] (0.79ns)   --->   "%sub_ln54_6 = sub i4 5, i4 %trunc_ln54_2" [src/conv1.cpp:54]   --->   Operation 252 'sub' 'sub_ln54_6' <Predicate = (icmp_ln24)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln54_11 = zext i4 %sub_ln54_6" [src/conv1.cpp:54]   --->   Operation 253 'zext' 'zext_ln54_11' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 254 [1/1] (0.62ns)   --->   "%lshr_ln54_2 = lshr i12 4095, i12 %zext_ln54_11" [src/conv1.cpp:54]   --->   Operation 254 'lshr' 'lshr_ln54_2' <Predicate = (icmp_ln24)> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln54_2)   --->   "%and_ln54_2 = and i12 %select_ln54, i12 %lshr_ln54_2" [src/conv1.cpp:54]   --->   Operation 255 'and' 'and_ln54_2' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 256 [1/1] (0.80ns) (out node of the LUT)   --->   "%icmp_ln54_2 = icmp_ne  i12 %and_ln54_2, i12 0" [src/conv1.cpp:54]   --->   Operation 256 'icmp' 'icmp_ln54_2' <Predicate = (icmp_ln24)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 257 [1/1] (0.80ns)   --->   "%add_ln54_4 = add i12 %trunc_ln54_1, i12 4072" [src/conv1.cpp:54]   --->   Operation 257 'add' 'add_ln54_4' <Predicate = (icmp_ln24)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 258 [1/1] (0.00ns)   --->   "%bit_select30_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i12, i12 %select_ln54, i12 %add_ln54_4" [src/conv1.cpp:54]   --->   Operation 258 'bitselect' 'bit_select30_i_i' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln54_3 = trunc i32 %tmp_7" [src/conv1.cpp:54]   --->   Operation 259 'trunc' 'trunc_ln54_3' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.43>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "%kx = phi i4 0, void %for.body16.split, i4 %add_ln35, void %for.body25.split_ifconv" [src/conv1.cpp:36]   --->   Operation 260 'phi' 'kx' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 261 [1/1] (0.00ns)   --->   "%acc_7 = phi i26 %acc_6, void %for.body16.split, i26 %acc_10, void %for.body25.split_ifconv"   --->   Operation 261 'phi' 'acc_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln47_5 = zext i4 %kx" [src/conv1.cpp:47]   --->   Operation 262 'zext' 'zext_ln47_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 263 [1/1] (0.82ns)   --->   "%add_ln47_10 = add i13 %add_ln47_9, i13 %zext_ln47_5" [src/conv1.cpp:47]   --->   Operation 263 'add' 'add_ln47_10' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln47_6 = zext i13 %add_ln47_10" [src/conv1.cpp:47]   --->   Operation 264 'zext' 'zext_ln47_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 265 [1/1] (0.00ns)   --->   "%conv1_weights_addr = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln47_6" [src/conv1.cpp:47]   --->   Operation 265 'getelementptr' 'conv1_weights_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 266 [1/1] (0.79ns)   --->   "%icmp_ln35 = icmp_eq  i4 %kx, i4 9" [src/conv1.cpp:35]   --->   Operation 266 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 267 [1/1] (0.79ns)   --->   "%add_ln35 = add i4 %kx, i4 1" [src/conv1.cpp:35]   --->   Operation 267 'add' 'add_ln35' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.body25.split_ifconv, void %for.inc53" [src/conv1.cpp:35]   --->   Operation 268 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 269 [1/1] (0.79ns)   --->   "%add_ln36 = add i4 %kx, i4 12" [src/conv1.cpp:36]   --->   Operation 269 'add' 'add_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i4 %add_ln36" [src/conv1.cpp:36]   --->   Operation 270 'sext' 'sext_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 271 [1/1] (0.76ns)   --->   "%add_ln36_1 = add i10 %sext_ln36, i10 %zext_ln19" [src/conv1.cpp:36]   --->   Operation 271 'add' 'add_ln36_1' <Predicate = (!icmp_ln35)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_7)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln36_1, i32 9" [src/conv1.cpp:38]   --->   Operation 272 'bitselect' 'tmp_28' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 273 [1/1] (0.78ns)   --->   "%icmp_ln40 = icmp_sgt  i10 %add_ln36_1, i10 254" [src/conv1.cpp:40]   --->   Operation 273 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln35)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_7)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln36_1, i32 9" [src/conv1.cpp:38]   --->   Operation 274 'bitselect' 'tmp_29' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_7)   --->   "%select_ln38 = select i1 %tmp_29, i10 0, i10 254" [src/conv1.cpp:38]   --->   Operation 275 'select' 'select_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_7)   --->   "%or_ln38 = or i1 %tmp_28, i1 %icmp_ln40" [src/conv1.cpp:38]   --->   Operation 276 'or' 'or_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_7)   --->   "%ix = select i1 %or_ln38, i10 %select_ln38, i10 %add_ln36_1" [src/conv1.cpp:38]   --->   Operation 277 'select' 'ix' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_7)   --->   "%sext_ln46 = sext i10 %ix" [src/conv1.cpp:46]   --->   Operation 278 'sext' 'sext_ln46' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 279 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln46_7 = add i16 %sub_ln46_3, i16 %sext_ln46" [src/conv1.cpp:46]   --->   Operation 279 'add' 'add_ln46_7' <Predicate = (!icmp_ln35)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln46_5 = zext i16 %add_ln46_7" [src/conv1.cpp:46]   --->   Operation 280 'zext' 'zext_ln46_5' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "%input_ftmap_addr = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln46_5" [src/conv1.cpp:46]   --->   Operation 281 'getelementptr' 'input_ftmap_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 282 [2/2] (1.23ns)   --->   "%input_ftmap_load = load i16 %input_ftmap_addr" [src/conv1.cpp:46]   --->   Operation 282 'load' 'input_ftmap_load' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_9 : Operation 283 [2/2] (1.23ns)   --->   "%conv1_weights_load = load i13 %conv1_weights_addr" [src/conv1.cpp:47]   --->   Operation 283 'load' 'conv1_weights_load' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_9 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.body16" [src/conv1.cpp:24]   --->   Operation 284 'br' 'br_ln24' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.54>
ST_10 : Operation 285 [1/2] (1.23ns)   --->   "%input_ftmap_load = load i16 %input_ftmap_addr" [src/conv1.cpp:46]   --->   Operation 285 'load' 'input_ftmap_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_10 : Operation 286 [1/1] (0.00ns)   --->   "%bitcast_ln46 = bitcast i32 %input_ftmap_load" [src/conv1.cpp:46]   --->   Operation 286 'bitcast' 'bitcast_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : [1/1] (0.47ns)   --->   Input mux for Operation 287 '%pf_1 = fpext i32 %bitcast_ln46'
ST_10 : Operation 287 [2/2] (1.83ns)   --->   "%pf_1 = fpext i32 %bitcast_ln46" [src/conv1.cpp:46]   --->   Operation 287 'fpext' 'pf_1' <Predicate = true> <Delay = 1.83> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 288 [1/2] (1.23ns)   --->   "%conv1_weights_load = load i13 %conv1_weights_addr" [src/conv1.cpp:47]   --->   Operation 288 'load' 'conv1_weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_10 : Operation 289 [1/1] (0.00ns)   --->   "%bitcast_ln47 = bitcast i32 %conv1_weights_load" [src/conv1.cpp:47]   --->   Operation 289 'bitcast' 'bitcast_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : [1/1] (0.47ns)   --->   Input mux for Operation 290 '%pf_2 = fpext i32 %bitcast_ln47'
ST_10 : Operation 290 [2/2] (1.83ns)   --->   "%pf_2 = fpext i32 %bitcast_ln47" [src/conv1.cpp:47]   --->   Operation 290 'fpext' 'pf_2' <Predicate = true> <Delay = 1.83> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.39>
ST_11 : Operation 291 [1/2] (2.30ns)   --->   "%pf_1 = fpext i32 %bitcast_ln46" [src/conv1.cpp:46]   --->   Operation 291 'fpext' 'pf_1' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%bitcast_ln724 = bitcast i64 %pf_1" [src/conv1.cpp:46]   --->   Operation 292 'bitcast' 'bitcast_ln724' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i64 %bitcast_ln724" [src/conv1.cpp:46]   --->   Operation 293 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63" [src/conv1.cpp:46]   --->   Operation 294 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724, i32 52, i32 62" [src/conv1.cpp:46]   --->   Operation 295 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = trunc i64 %bitcast_ln724" [src/conv1.cpp:46]   --->   Operation 296 'trunc' 'trunc_ln46_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 297 [1/1] (1.08ns)   --->   "%icmp_ln46 = icmp_eq  i63 %trunc_ln46, i63 0" [src/conv1.cpp:46]   --->   Operation 297 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 298 [1/2] (2.30ns)   --->   "%pf_2 = fpext i32 %bitcast_ln47" [src/conv1.cpp:47]   --->   Operation 298 'fpext' 'pf_2' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%bitcast_ln724_1 = bitcast i64 %pf_2" [src/conv1.cpp:47]   --->   Operation 299 'bitcast' 'bitcast_ln724_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln47_1 = trunc i64 %bitcast_ln724_1" [src/conv1.cpp:47]   --->   Operation 300 'trunc' 'trunc_ln47_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_1, i32 63" [src/conv1.cpp:47]   --->   Operation 301 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_1, i32 52, i32 62" [src/conv1.cpp:47]   --->   Operation 302 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln47_2 = trunc i64 %bitcast_ln724_1" [src/conv1.cpp:47]   --->   Operation 303 'trunc' 'trunc_ln47_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 304 [1/1] (1.08ns)   --->   "%icmp_ln47 = icmp_eq  i63 %trunc_ln47_1, i63 0" [src/conv1.cpp:47]   --->   Operation 304 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.69>
ST_12 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i11 %tmp_31" [src/conv1.cpp:46]   --->   Operation 305 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 306 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46 = add i12 %zext_ln46, i12 3073" [src/conv1.cpp:46]   --->   Operation 306 'add' 'add_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln46_1_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln46_1" [src/conv1.cpp:46]   --->   Operation 307 'bitconcatenate' 'zext_ln46_1_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln46_6 = zext i53 %zext_ln46_1_cast" [src/conv1.cpp:46]   --->   Operation 308 'zext' 'zext_ln46_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 309 [1/1] (1.10ns)   --->   "%sub_ln46 = sub i54 0, i54 %zext_ln46_6" [src/conv1.cpp:46]   --->   Operation 309 'sub' 'sub_ln46' <Predicate = (tmp_30)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 310 [1/1] (0.40ns)   --->   "%select_ln46 = select i1 %tmp_30, i54 %sub_ln46, i54 %zext_ln46_6" [src/conv1.cpp:46]   --->   Operation 310 'select' 'select_ln46' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 311 [1/1] (0.80ns)   --->   "%sub_ln46_1 = sub i12 1075, i12 %zext_ln46" [src/conv1.cpp:46]   --->   Operation 311 'sub' 'sub_ln46_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 312 [1/1] (0.80ns)   --->   "%icmp_ln46_1 = icmp_sgt  i12 %sub_ln46_1, i12 11" [src/conv1.cpp:46]   --->   Operation 312 'icmp' 'icmp_ln46_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 313 [1/1] (0.80ns)   --->   "%add_ln46_1 = add i12 %sub_ln46_1, i12 4085" [src/conv1.cpp:46]   --->   Operation 313 'add' 'add_ln46_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 314 [1/1] (0.80ns)   --->   "%sub_ln46_2 = sub i12 11, i12 %sub_ln46_1" [src/conv1.cpp:46]   --->   Operation 314 'sub' 'sub_ln46_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 315 [1/1] (0.37ns)   --->   "%select_ln46_1 = select i1 %icmp_ln46_1, i12 %add_ln46_1, i12 %sub_ln46_2" [src/conv1.cpp:46]   --->   Operation 315 'select' 'select_ln46_1' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i12 %select_ln46_1" [src/conv1.cpp:46]   --->   Operation 316 'sext' 'sext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 317 [1/1] (0.80ns)   --->   "%icmp_ln46_2 = icmp_eq  i12 %sub_ln46_1, i12 11" [src/conv1.cpp:46]   --->   Operation 317 'icmp' 'icmp_ln46_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln46_2 = trunc i54 %select_ln46" [src/conv1.cpp:46]   --->   Operation 318 'trunc' 'trunc_ln46_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 319 [1/1] (0.80ns)   --->   "%icmp_ln46_3 = icmp_ult  i12 %select_ln46_1, i12 54" [src/conv1.cpp:46]   --->   Operation 319 'icmp' 'icmp_ln46_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_2)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_ftmap_load, i32 31" [src/conv1.cpp:46]   --->   Operation 320 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_2)   --->   "%select_ln46_11 = select i1 %tmp_32, i12 4095, i12 0" [src/conv1.cpp:46]   --->   Operation 321 'select' 'select_ln46_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln46_7 = zext i32 %sext_ln46_1" [src/conv1.cpp:46]   --->   Operation 322 'zext' 'zext_ln46_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 323 [1/1] (1.50ns)   --->   "%ashr_ln46 = ashr i54 %select_ln46, i54 %zext_ln46_7" [src/conv1.cpp:46]   --->   Operation 323 'ashr' 'ashr_ln46' <Predicate = true> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_2)   --->   "%trunc_ln46_3 = trunc i54 %ashr_ln46" [src/conv1.cpp:46]   --->   Operation 324 'trunc' 'trunc_ln46_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 325 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln46_2 = select i1 %icmp_ln46_3, i12 %trunc_ln46_3, i12 %select_ln46_11" [src/conv1.cpp:46]   --->   Operation 325 'select' 'select_ln46_2' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 326 [1/1] (0.80ns)   --->   "%icmp_ln46_4 = icmp_sgt  i12 %add_ln46_1, i12 54" [src/conv1.cpp:46]   --->   Operation 326 'icmp' 'icmp_ln46_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 327 [1/1] (0.80ns)   --->   "%icmp_ln46_5 = icmp_ult  i12 %select_ln46_1, i12 12" [src/conv1.cpp:46]   --->   Operation 327 'icmp' 'icmp_ln46_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 328 [1/1] (0.80ns)   --->   "%add_ln46_2 = add i12 %sub_ln46_1, i12 4084" [src/conv1.cpp:46]   --->   Operation 328 'add' 'add_ln46_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln46_3 = sext i12 %add_ln46_2" [src/conv1.cpp:46]   --->   Operation 329 'sext' 'sext_ln46_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 330 [1/1] (0.00ns)   --->   "%bit_select59_i1 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln46, i32 %sext_ln46_3" [src/conv1.cpp:46]   --->   Operation 330 'bitselect' 'bit_select59_i1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln46_1cast = trunc i32 %sext_ln46_1" [src/conv1.cpp:46]   --->   Operation 331 'trunc' 'sext_ln46_1cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 332 [1/1] (0.98ns)   --->   "%shl_ln46 = shl i12 %trunc_ln46_2, i12 %sext_ln46_1cast" [src/conv1.cpp:46]   --->   Operation 332 'shl' 'shl_ln46' <Predicate = true> <Delay = 0.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_3)   --->   "%select_ln46_7 = select i1 %icmp_ln46_4, i1 %tmp_30, i1 %bit_select59_i1" [src/conv1.cpp:46]   --->   Operation 333 'select' 'select_ln46_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_11)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %select_ln46_2, i32 11" [src/conv1.cpp:46]   --->   Operation 334 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_3)   --->   "%zext_ln46_3 = zext i1 %select_ln46_7" [src/conv1.cpp:46]   --->   Operation 335 'zext' 'zext_ln46_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 336 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln46_3 = add i12 %select_ln46_2, i12 %zext_ln46_3" [src/conv1.cpp:46]   --->   Operation 336 'add' 'add_ln46_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_11)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln46_3, i32 11" [src/conv1.cpp:46]   --->   Operation 337 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_11)   --->   "%xor_ln46_8 = xor i1 %tmp_34, i1 1" [src/conv1.cpp:46]   --->   Operation 338 'xor' 'xor_ln46_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_9)   --->   "%select_ln46_8 = select i1 %icmp_ln46_2, i12 %trunc_ln46_2, i12 0" [src/conv1.cpp:46]   --->   Operation 339 'select' 'select_ln46_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node and_ln46)   --->   "%xor_ln46_1 = xor i1 %icmp_ln46_2, i1 1" [src/conv1.cpp:46]   --->   Operation 340 'xor' 'xor_ln46_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 341 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln46 = and i1 %icmp_ln46_1, i1 %xor_ln46_1" [src/conv1.cpp:46]   --->   Operation 341 'and' 'and_ln46' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 342 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln46_9 = select i1 %and_ln46, i12 %add_ln46_3, i12 %select_ln46_8" [src/conv1.cpp:46]   --->   Operation 342 'select' 'select_ln46_9' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 343 [1/1] (0.80ns)   --->   "%icmp_ln46_6 = icmp_slt  i12 %sub_ln46_1, i12 11" [src/conv1.cpp:46]   --->   Operation 343 'icmp' 'icmp_ln46_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_10)   --->   "%and_ln46_1 = and i1 %icmp_ln46_6, i1 %icmp_ln46_5" [src/conv1.cpp:46]   --->   Operation 344 'and' 'and_ln46_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 345 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln46_10 = select i1 %and_ln46_1, i12 %shl_ln46, i12 %select_ln46_9" [src/conv1.cpp:46]   --->   Operation 345 'select' 'select_ln46_10' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_11)   --->   "%and_ln46_10 = and i1 %tmp_33, i1 %xor_ln46_8" [src/conv1.cpp:46]   --->   Operation 346 'and' 'and_ln46_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 347 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln46_11 = and i1 %and_ln46_10, i1 %and_ln46" [src/conv1.cpp:46]   --->   Operation 347 'and' 'and_ln46_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 348 [1/1] (0.20ns)   --->   "%select_ln46_18 = select i1 %icmp_ln46_1, i12 2, i12 1" [src/conv1.cpp:46]   --->   Operation 348 'select' 'select_ln46_18' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 349 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln46_4 = add i12 %select_ln46_18, i12 %add_ln46" [src/conv1.cpp:46]   --->   Operation 349 'add' 'add_ln46_4' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 350 [1/1] (0.80ns)   --->   "%icmp_ln46_7 = icmp_sgt  i12 %add_ln46_4, i12 0" [src/conv1.cpp:46]   --->   Operation 350 'icmp' 'icmp_ln46_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 351 [1/1] (0.80ns)   --->   "%add_ln46_5 = add i12 %sub_ln46_1, i12 1" [src/conv1.cpp:46]   --->   Operation 351 'add' 'add_ln46_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln46_4 = sext i12 %add_ln46_5" [src/conv1.cpp:46]   --->   Operation 352 'sext' 'sext_ln46_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 353 [1/1] (0.80ns)   --->   "%add_ln46_6 = add i12 %sub_ln46_1, i12 2" [src/conv1.cpp:46]   --->   Operation 353 'add' 'add_ln46_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %select_ln46_10, i32 11" [src/conv1.cpp:46]   --->   Operation 354 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 355 [1/1] (0.80ns)   --->   "%icmp_ln46_8 = icmp_slt  i12 %add_ln46_5, i12 54" [src/conv1.cpp:46]   --->   Operation 355 'icmp' 'icmp_ln46_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln46_5, i32 11" [src/conv1.cpp:46]   --->   Operation 356 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 357 [1/1] (0.28ns)   --->   "%xor_ln46_9 = xor i1 %tmp_36, i1 1" [src/conv1.cpp:46]   --->   Operation 357 'xor' 'xor_ln46_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 358 [1/1] (0.80ns)   --->   "%icmp_ln46_9 = icmp_ult  i12 %add_ln46_5, i12 54" [src/conv1.cpp:46]   --->   Operation 358 'icmp' 'icmp_ln46_9' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 359 [1/1] (0.00ns)   --->   "%tobool_i1 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln46, i32 %sext_ln46_4" [src/conv1.cpp:46]   --->   Operation 359 'bitselect' 'tobool_i1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 360 [1/1] (0.28ns)   --->   "%and_ln46_12 = and i1 %icmp_ln46_9, i1 %tobool_i1" [src/conv1.cpp:46]   --->   Operation 360 'and' 'and_ln46_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 361 [1/1] (0.80ns)   --->   "%icmp_ln46_10 = icmp_slt  i12 %add_ln46_6, i12 54" [src/conv1.cpp:46]   --->   Operation 361 'icmp' 'icmp_ln46_10' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 362 [1/1] (0.80ns)   --->   "%icmp_ln46_11 = icmp_ult  i12 %add_ln46_6, i12 54" [src/conv1.cpp:46]   --->   Operation 362 'icmp' 'icmp_ln46_11' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln46_5 = sext i12 %add_ln46_6" [src/conv1.cpp:46]   --->   Operation 363 'sext' 'sext_ln46_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln46_8 = zext i32 %sext_ln46_5" [src/conv1.cpp:46]   --->   Operation 364 'zext' 'zext_ln46_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 365 [1/1] (1.50ns)   --->   "%lshr_ln46 = lshr i54 %select_ln46, i54 %zext_ln46_8" [src/conv1.cpp:46]   --->   Operation 365 'lshr' 'lshr_ln46' <Predicate = true> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 366 [1/1] (1.38ns)   --->   "%lshr_ln46_1 = lshr i54 18014398509481983, i54 %zext_ln46_8" [src/conv1.cpp:46]   --->   Operation 366 'lshr' 'lshr_ln46_1' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 367 [1/1] (1.09ns)   --->   "%icmp_ln46_12 = icmp_eq  i54 %lshr_ln46, i54 %lshr_ln46_1" [src/conv1.cpp:46]   --->   Operation 367 'icmp' 'icmp_ln46_12' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_12)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln46_6, i32 11" [src/conv1.cpp:46]   --->   Operation 368 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_12)   --->   "%xor_ln46_10 = xor i1 %tmp_37, i1 1" [src/conv1.cpp:46]   --->   Operation 369 'xor' 'xor_ln46_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 370 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln46_12 = select i1 %icmp_ln46_11, i1 %icmp_ln46_12, i1 %xor_ln46_10" [src/conv1.cpp:46]   --->   Operation 370 'select' 'select_ln46_12' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 371 [1/1] (0.28ns)   --->   "%and_ln46_2 = and i1 %icmp_ln46_10, i1 %xor_ln46_9" [src/conv1.cpp:46]   --->   Operation 371 'and' 'and_ln46_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_13)   --->   "%and_ln46_3 = and i1 %select_ln46_12, i1 %and_ln46_12" [src/conv1.cpp:46]   --->   Operation 372 'and' 'and_ln46_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 373 [1/1] (0.28ns)   --->   "%xor_ln46 = xor i1 %and_ln46_12, i1 1" [src/conv1.cpp:46]   --->   Operation 373 'xor' 'xor_ln46' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 374 [1/1] (1.09ns)   --->   "%icmp_ln46_13 = icmp_eq  i54 %lshr_ln46, i54 0" [src/conv1.cpp:46]   --->   Operation 374 'icmp' 'icmp_ln46_13' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_14)   --->   "%and_ln46_4 = and i1 %icmp_ln46_13, i1 %xor_ln46" [src/conv1.cpp:46]   --->   Operation 375 'and' 'and_ln46_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 376 [1/1] (0.80ns)   --->   "%icmp_ln46_14 = icmp_eq  i12 %add_ln46_6, i12 54" [src/conv1.cpp:46]   --->   Operation 376 'icmp' 'icmp_ln46_14' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_13)   --->   "%select_ln46_5 = select i1 %icmp_ln46_14, i1 %and_ln46_12, i1 %xor_ln46_9" [src/conv1.cpp:46]   --->   Operation 377 'select' 'select_ln46_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_14)   --->   "%select_ln46_6 = select i1 %icmp_ln46_14, i1 %xor_ln46, i1 %xor_ln46_9" [src/conv1.cpp:46]   --->   Operation 378 'select' 'select_ln46_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 379 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln46_13 = select i1 %and_ln46_2, i1 %and_ln46_3, i1 %select_ln46_5" [src/conv1.cpp:46]   --->   Operation 379 'select' 'select_ln46_13' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 380 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln46_14 = select i1 %and_ln46_2, i1 %and_ln46_4, i1 %select_ln46_6" [src/conv1.cpp:46]   --->   Operation 380 'select' 'select_ln46_14' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_7)   --->   "%select_ln46_3 = select i1 %and_ln46_11, i1 %select_ln46_13, i1 %select_ln46_14" [src/conv1.cpp:46]   --->   Operation 381 'select' 'select_ln46_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_3)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln46_5, i32 11" [src/conv1.cpp:46]   --->   Operation 382 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_3)   --->   "%or_ln46 = or i1 %tmp_38, i1 %xor_ln46" [src/conv1.cpp:46]   --->   Operation 383 'or' 'or_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_3)   --->   "%and_ln46_5 = and i1 %select_ln46_12, i1 %or_ln46" [src/conv1.cpp:46]   --->   Operation 384 'and' 'and_ln46_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_3)   --->   "%select_ln46_15 = select i1 %and_ln46_11, i1 %and_ln46_5, i1 %select_ln46_13" [src/conv1.cpp:46]   --->   Operation 385 'select' 'select_ln46_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_9)   --->   "%and_ln46_6 = and i1 %and_ln46_11, i1 %select_ln46_13" [src/conv1.cpp:46]   --->   Operation 386 'and' 'and_ln46_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_9)   --->   "%xor_ln46_2 = xor i1 %and_ln46_6, i1 1" [src/conv1.cpp:46]   --->   Operation 387 'xor' 'xor_ln46_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 388 [1/1] (0.28ns)   --->   "%xor_ln46_3 = xor i1 %icmp_ln46_8, i1 1" [src/conv1.cpp:46]   --->   Operation 388 'xor' 'xor_ln46_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 389 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln46_3 = or i1 %select_ln46_15, i1 %xor_ln46_3" [src/conv1.cpp:46]   --->   Operation 389 'or' 'or_ln46_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_14)   --->   "%and_ln46_13 = and i1 %tmp_35, i1 %xor_ln46_3" [src/conv1.cpp:46]   --->   Operation 390 'and' 'and_ln46_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 391 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln46_14 = and i1 %and_ln46_13, i1 %tmp_30" [src/conv1.cpp:46]   --->   Operation 391 'and' 'and_ln46_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_9)   --->   "%and_ln46_15 = and i1 %icmp_ln46_8, i1 %tmp_30" [src/conv1.cpp:46]   --->   Operation 392 'and' 'and_ln46_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_9)   --->   "%select_ln46_16 = select i1 %and_ln46_15, i1 %xor_ln46_2, i1 %and_ln46_14" [src/conv1.cpp:46]   --->   Operation 393 'select' 'select_ln46_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_7)   --->   "%xor_ln46_4 = xor i1 %select_ln46_3, i1 1" [src/conv1.cpp:46]   --->   Operation 394 'xor' 'xor_ln46_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_7)   --->   "%and_ln46_16 = and i1 %icmp_ln46_8, i1 %xor_ln46_4" [src/conv1.cpp:46]   --->   Operation 395 'and' 'and_ln46_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_7)   --->   "%or_ln46_1 = or i1 %tmp_35, i1 %and_ln46_16" [src/conv1.cpp:46]   --->   Operation 396 'or' 'or_ln46_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_7)   --->   "%xor_ln46_5 = xor i1 %tmp_30, i1 1" [src/conv1.cpp:46]   --->   Operation 397 'xor' 'xor_ln46_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 398 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln46_7 = and i1 %or_ln46_1, i1 %xor_ln46_5" [src/conv1.cpp:46]   --->   Operation 398 'and' 'and_ln46_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_6)   --->   "%and_ln46_8 = and i1 %tmp_35, i1 %or_ln46_3" [src/conv1.cpp:46]   --->   Operation 399 'and' 'and_ln46_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 400 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln46_6 = xor i1 %and_ln46_8, i1 1" [src/conv1.cpp:46]   --->   Operation 400 'xor' 'xor_ln46_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 401 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln46_9 = and i1 %select_ln46_16, i1 %xor_ln46_6" [src/conv1.cpp:46]   --->   Operation 401 'and' 'and_ln46_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_18)   --->   "%or_ln46_2 = or i1 %and_ln46_9, i1 %and_ln46_7" [src/conv1.cpp:46]   --->   Operation 402 'or' 'or_ln46_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node in)   --->   "%select_ln46_4 = select i1 %and_ln46_7, i12 2047, i12 2048" [src/conv1.cpp:46]   --->   Operation 403 'select' 'select_ln46_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node in)   --->   "%select_ln46_17 = select i1 %icmp_ln46, i12 0, i12 %select_ln46_10" [src/conv1.cpp:46]   --->   Operation 404 'select' 'select_ln46_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_18)   --->   "%xor_ln46_7 = xor i1 %icmp_ln46, i1 1" [src/conv1.cpp:46]   --->   Operation 405 'xor' 'xor_ln46_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_18)   --->   "%and_ln46_17 = and i1 %or_ln46_2, i1 %xor_ln46_7" [src/conv1.cpp:46]   --->   Operation 406 'and' 'and_ln46_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 407 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln46_18 = and i1 %and_ln46_17, i1 %icmp_ln46_7" [src/conv1.cpp:46]   --->   Operation 407 'and' 'and_ln46_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 408 [1/1] (0.37ns) (out node of the LUT)   --->   "%in = select i1 %and_ln46_18, i12 %select_ln46_4, i12 %select_ln46_17" [src/conv1.cpp:46]   --->   Operation 408 'select' 'in' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i11 %tmp_40" [src/conv1.cpp:47]   --->   Operation 409 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 410 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln47 = add i12 %zext_ln47, i12 3073" [src/conv1.cpp:47]   --->   Operation 410 'add' 'add_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln47_1_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln47_2" [src/conv1.cpp:47]   --->   Operation 411 'bitconcatenate' 'zext_ln47_1_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln47_7 = zext i53 %zext_ln47_1_cast" [src/conv1.cpp:47]   --->   Operation 412 'zext' 'zext_ln47_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 413 [1/1] (1.10ns)   --->   "%sub_ln47 = sub i54 0, i54 %zext_ln47_7" [src/conv1.cpp:47]   --->   Operation 413 'sub' 'sub_ln47' <Predicate = (tmp_39)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 414 [1/1] (0.40ns)   --->   "%select_ln47 = select i1 %tmp_39, i54 %sub_ln47, i54 %zext_ln47_7" [src/conv1.cpp:47]   --->   Operation 414 'select' 'select_ln47' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 415 [1/1] (0.80ns)   --->   "%sub_ln47_1 = sub i12 1075, i12 %zext_ln47" [src/conv1.cpp:47]   --->   Operation 415 'sub' 'sub_ln47_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln47_1, i32 3, i32 11" [src/conv1.cpp:47]   --->   Operation 416 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 417 [1/1] (0.77ns)   --->   "%icmp_ln47_1 = icmp_sgt  i9 %tmp_41, i9 0" [src/conv1.cpp:47]   --->   Operation 417 'icmp' 'icmp_ln47_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 418 [1/1] (0.80ns)   --->   "%add_ln47_1 = add i12 %sub_ln47_1, i12 4089" [src/conv1.cpp:47]   --->   Operation 418 'add' 'add_ln47_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 419 [1/1] (0.80ns)   --->   "%sub_ln47_2 = sub i12 7, i12 %sub_ln47_1" [src/conv1.cpp:47]   --->   Operation 419 'sub' 'sub_ln47_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 420 [1/1] (0.37ns)   --->   "%select_ln47_1 = select i1 %icmp_ln47_1, i12 %add_ln47_1, i12 %sub_ln47_2" [src/conv1.cpp:47]   --->   Operation 420 'select' 'select_ln47_1' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i12 %select_ln47_1" [src/conv1.cpp:47]   --->   Operation 421 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 422 [1/1] (0.80ns)   --->   "%icmp_ln47_2 = icmp_eq  i12 %sub_ln47_1, i12 7" [src/conv1.cpp:47]   --->   Operation 422 'icmp' 'icmp_ln47_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln47_3 = trunc i54 %select_ln47" [src/conv1.cpp:47]   --->   Operation 423 'trunc' 'trunc_ln47_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 424 [1/1] (0.80ns)   --->   "%icmp_ln47_3 = icmp_ult  i12 %select_ln47_1, i12 54" [src/conv1.cpp:47]   --->   Operation 424 'icmp' 'icmp_ln47_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_2)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %conv1_weights_load, i32 31" [src/conv1.cpp:47]   --->   Operation 425 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_2)   --->   "%select_ln47_11 = select i1 %tmp_42, i8 255, i8 0" [src/conv1.cpp:47]   --->   Operation 426 'select' 'select_ln47_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln47_8 = zext i32 %sext_ln47" [src/conv1.cpp:47]   --->   Operation 427 'zext' 'zext_ln47_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 428 [1/1] (1.50ns)   --->   "%ashr_ln47 = ashr i54 %select_ln47, i54 %zext_ln47_8" [src/conv1.cpp:47]   --->   Operation 428 'ashr' 'ashr_ln47' <Predicate = true> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_2)   --->   "%trunc_ln47_4 = trunc i54 %ashr_ln47" [src/conv1.cpp:47]   --->   Operation 429 'trunc' 'trunc_ln47_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 430 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln47_2 = select i1 %icmp_ln47_3, i8 %trunc_ln47_4, i8 %select_ln47_11" [src/conv1.cpp:47]   --->   Operation 430 'select' 'select_ln47_2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 431 [1/1] (0.80ns)   --->   "%icmp_ln47_4 = icmp_sgt  i12 %add_ln47_1, i12 54" [src/conv1.cpp:47]   --->   Operation 431 'icmp' 'icmp_ln47_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %select_ln47_1, i32 3, i32 11" [src/conv1.cpp:47]   --->   Operation 432 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 433 [1/1] (0.77ns)   --->   "%icmp_ln47_5 = icmp_eq  i9 %tmp_43, i9 0" [src/conv1.cpp:47]   --->   Operation 433 'icmp' 'icmp_ln47_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 434 [1/1] (0.80ns)   --->   "%add_ln47_2 = add i12 %sub_ln47_1, i12 4088" [src/conv1.cpp:47]   --->   Operation 434 'add' 'add_ln47_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln47_3 = sext i12 %add_ln47_2" [src/conv1.cpp:47]   --->   Operation 435 'sext' 'sext_ln47_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 436 [1/1] (0.00ns)   --->   "%bit_select59_i2 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln47, i32 %sext_ln47_3" [src/conv1.cpp:47]   --->   Operation 436 'bitselect' 'bit_select59_i2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln47cast = trunc i32 %sext_ln47" [src/conv1.cpp:47]   --->   Operation 437 'trunc' 'sext_ln47cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 438 [1/1] (0.74ns)   --->   "%shl_ln47 = shl i8 %trunc_ln47_3, i8 %sext_ln47cast" [src/conv1.cpp:47]   --->   Operation 438 'shl' 'shl_ln47' <Predicate = true> <Delay = 0.74> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_3)   --->   "%select_ln47_7 = select i1 %icmp_ln47_4, i1 %tmp_39, i1 %bit_select59_i2" [src/conv1.cpp:47]   --->   Operation 439 'select' 'select_ln47_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node and_ln47_11)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln47_2, i32 7" [src/conv1.cpp:47]   --->   Operation 440 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_3)   --->   "%zext_ln47_3 = zext i1 %select_ln47_7" [src/conv1.cpp:47]   --->   Operation 441 'zext' 'zext_ln47_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 442 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln47_3 = add i8 %select_ln47_2, i8 %zext_ln47_3" [src/conv1.cpp:47]   --->   Operation 442 'add' 'add_ln47_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node and_ln47_11)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln47_3, i32 7" [src/conv1.cpp:47]   --->   Operation 443 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node and_ln47_11)   --->   "%xor_ln47_8 = xor i1 %tmp_45, i1 1" [src/conv1.cpp:47]   --->   Operation 444 'xor' 'xor_ln47_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_9)   --->   "%select_ln47_8 = select i1 %icmp_ln47_2, i8 %trunc_ln47_3, i8 0" [src/conv1.cpp:47]   --->   Operation 445 'select' 'select_ln47_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%xor_ln47_1 = xor i1 %icmp_ln47_2, i1 1" [src/conv1.cpp:47]   --->   Operation 446 'xor' 'xor_ln47_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 447 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln47 = and i1 %icmp_ln47_1, i1 %xor_ln47_1" [src/conv1.cpp:47]   --->   Operation 447 'and' 'and_ln47' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 448 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln47_9 = select i1 %and_ln47, i8 %add_ln47_3, i8 %select_ln47_8" [src/conv1.cpp:47]   --->   Operation 448 'select' 'select_ln47_9' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 449 [1/1] (0.80ns)   --->   "%icmp_ln47_6 = icmp_slt  i12 %sub_ln47_1, i12 7" [src/conv1.cpp:47]   --->   Operation 449 'icmp' 'icmp_ln47_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_10)   --->   "%and_ln47_1 = and i1 %icmp_ln47_6, i1 %icmp_ln47_5" [src/conv1.cpp:47]   --->   Operation 450 'and' 'and_ln47_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 451 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln47_10 = select i1 %and_ln47_1, i8 %shl_ln47, i8 %select_ln47_9" [src/conv1.cpp:47]   --->   Operation 451 'select' 'select_ln47_10' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node and_ln47_11)   --->   "%and_ln47_10 = and i1 %tmp_44, i1 %xor_ln47_8" [src/conv1.cpp:47]   --->   Operation 452 'and' 'and_ln47_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 453 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln47_11 = and i1 %and_ln47_10, i1 %and_ln47" [src/conv1.cpp:47]   --->   Operation 453 'and' 'and_ln47_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 454 [1/1] (0.20ns)   --->   "%select_ln47_18 = select i1 %icmp_ln47_1, i12 2, i12 1" [src/conv1.cpp:47]   --->   Operation 454 'select' 'select_ln47_18' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 455 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln47_4 = add i12 %select_ln47_18, i12 %add_ln47" [src/conv1.cpp:47]   --->   Operation 455 'add' 'add_ln47_4' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 456 [1/1] (0.80ns)   --->   "%icmp_ln47_7 = icmp_sgt  i12 %add_ln47_4, i12 0" [src/conv1.cpp:47]   --->   Operation 456 'icmp' 'icmp_ln47_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 457 [1/1] (0.80ns)   --->   "%add_ln47_5 = add i12 %sub_ln47_1, i12 1" [src/conv1.cpp:47]   --->   Operation 457 'add' 'add_ln47_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln47_4 = sext i12 %add_ln47_5" [src/conv1.cpp:47]   --->   Operation 458 'sext' 'sext_ln47_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 459 [1/1] (0.80ns)   --->   "%add_ln47_6 = add i12 %sub_ln47_1, i12 2" [src/conv1.cpp:47]   --->   Operation 459 'add' 'add_ln47_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln47_10, i32 7" [src/conv1.cpp:47]   --->   Operation 460 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 461 [1/1] (0.80ns)   --->   "%icmp_ln47_8 = icmp_slt  i12 %add_ln47_5, i12 54" [src/conv1.cpp:47]   --->   Operation 461 'icmp' 'icmp_ln47_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln47_5, i32 11" [src/conv1.cpp:47]   --->   Operation 462 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 463 [1/1] (0.28ns)   --->   "%xor_ln47_9 = xor i1 %tmp_47, i1 1" [src/conv1.cpp:47]   --->   Operation 463 'xor' 'xor_ln47_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 464 [1/1] (0.80ns)   --->   "%icmp_ln47_9 = icmp_ult  i12 %add_ln47_5, i12 54" [src/conv1.cpp:47]   --->   Operation 464 'icmp' 'icmp_ln47_9' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 465 [1/1] (0.00ns)   --->   "%tobool_i2 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln47, i32 %sext_ln47_4" [src/conv1.cpp:47]   --->   Operation 465 'bitselect' 'tobool_i2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 466 [1/1] (0.28ns)   --->   "%and_ln47_12 = and i1 %icmp_ln47_9, i1 %tobool_i2" [src/conv1.cpp:47]   --->   Operation 466 'and' 'and_ln47_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 467 [1/1] (0.80ns)   --->   "%icmp_ln47_10 = icmp_slt  i12 %add_ln47_6, i12 54" [src/conv1.cpp:47]   --->   Operation 467 'icmp' 'icmp_ln47_10' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 468 [1/1] (0.80ns)   --->   "%icmp_ln47_11 = icmp_ult  i12 %add_ln47_6, i12 54" [src/conv1.cpp:47]   --->   Operation 468 'icmp' 'icmp_ln47_11' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln47_6 = sext i12 %add_ln47_6" [src/conv1.cpp:47]   --->   Operation 469 'sext' 'sext_ln47_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln47_9 = zext i32 %sext_ln47_6" [src/conv1.cpp:47]   --->   Operation 470 'zext' 'zext_ln47_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 471 [1/1] (1.50ns)   --->   "%lshr_ln47 = lshr i54 %select_ln47, i54 %zext_ln47_9" [src/conv1.cpp:47]   --->   Operation 471 'lshr' 'lshr_ln47' <Predicate = true> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 472 [1/1] (1.38ns)   --->   "%lshr_ln47_1 = lshr i54 18014398509481983, i54 %zext_ln47_9" [src/conv1.cpp:47]   --->   Operation 472 'lshr' 'lshr_ln47_1' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 473 [1/1] (1.09ns)   --->   "%icmp_ln47_12 = icmp_eq  i54 %lshr_ln47, i54 %lshr_ln47_1" [src/conv1.cpp:47]   --->   Operation 473 'icmp' 'icmp_ln47_12' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_12)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln47_6, i32 11" [src/conv1.cpp:47]   --->   Operation 474 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_12)   --->   "%xor_ln47_10 = xor i1 %tmp_48, i1 1" [src/conv1.cpp:47]   --->   Operation 475 'xor' 'xor_ln47_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 476 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln47_12 = select i1 %icmp_ln47_11, i1 %icmp_ln47_12, i1 %xor_ln47_10" [src/conv1.cpp:47]   --->   Operation 476 'select' 'select_ln47_12' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 477 [1/1] (0.28ns)   --->   "%and_ln47_2 = and i1 %icmp_ln47_10, i1 %xor_ln47_9" [src/conv1.cpp:47]   --->   Operation 477 'and' 'and_ln47_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_13)   --->   "%and_ln47_3 = and i1 %select_ln47_12, i1 %and_ln47_12" [src/conv1.cpp:47]   --->   Operation 478 'and' 'and_ln47_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 479 [1/1] (0.28ns)   --->   "%xor_ln47 = xor i1 %and_ln47_12, i1 1" [src/conv1.cpp:47]   --->   Operation 479 'xor' 'xor_ln47' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 480 [1/1] (1.09ns)   --->   "%icmp_ln47_13 = icmp_eq  i54 %lshr_ln47, i54 0" [src/conv1.cpp:47]   --->   Operation 480 'icmp' 'icmp_ln47_13' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_14)   --->   "%and_ln47_4 = and i1 %icmp_ln47_13, i1 %xor_ln47" [src/conv1.cpp:47]   --->   Operation 481 'and' 'and_ln47_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 482 [1/1] (0.80ns)   --->   "%icmp_ln47_14 = icmp_eq  i12 %add_ln47_6, i12 54" [src/conv1.cpp:47]   --->   Operation 482 'icmp' 'icmp_ln47_14' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_13)   --->   "%select_ln47_5 = select i1 %icmp_ln47_14, i1 %and_ln47_12, i1 %xor_ln47_9" [src/conv1.cpp:47]   --->   Operation 483 'select' 'select_ln47_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_14)   --->   "%select_ln47_6 = select i1 %icmp_ln47_14, i1 %xor_ln47, i1 %xor_ln47_9" [src/conv1.cpp:47]   --->   Operation 484 'select' 'select_ln47_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 485 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln47_13 = select i1 %and_ln47_2, i1 %and_ln47_3, i1 %select_ln47_5" [src/conv1.cpp:47]   --->   Operation 485 'select' 'select_ln47_13' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 486 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln47_14 = select i1 %and_ln47_2, i1 %and_ln47_4, i1 %select_ln47_6" [src/conv1.cpp:47]   --->   Operation 486 'select' 'select_ln47_14' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln47_7)   --->   "%select_ln47_3 = select i1 %and_ln47_11, i1 %select_ln47_13, i1 %select_ln47_14" [src/conv1.cpp:47]   --->   Operation 487 'select' 'select_ln47_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node or_ln47_3)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln47_5, i32 11" [src/conv1.cpp:47]   --->   Operation 488 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node or_ln47_3)   --->   "%or_ln47 = or i1 %tmp_49, i1 %xor_ln47" [src/conv1.cpp:47]   --->   Operation 489 'or' 'or_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node or_ln47_3)   --->   "%and_ln47_5 = and i1 %select_ln47_12, i1 %or_ln47" [src/conv1.cpp:47]   --->   Operation 490 'and' 'and_ln47_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node or_ln47_3)   --->   "%select_ln47_15 = select i1 %and_ln47_11, i1 %and_ln47_5, i1 %select_ln47_13" [src/conv1.cpp:47]   --->   Operation 491 'select' 'select_ln47_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node and_ln47_9)   --->   "%and_ln47_6 = and i1 %and_ln47_11, i1 %select_ln47_13" [src/conv1.cpp:47]   --->   Operation 492 'and' 'and_ln47_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln47_9)   --->   "%xor_ln47_2 = xor i1 %and_ln47_6, i1 1" [src/conv1.cpp:47]   --->   Operation 493 'xor' 'xor_ln47_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 494 [1/1] (0.28ns)   --->   "%xor_ln47_3 = xor i1 %icmp_ln47_8, i1 1" [src/conv1.cpp:47]   --->   Operation 494 'xor' 'xor_ln47_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 495 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln47_3 = or i1 %select_ln47_15, i1 %xor_ln47_3" [src/conv1.cpp:47]   --->   Operation 495 'or' 'or_ln47_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node and_ln47_14)   --->   "%and_ln47_13 = and i1 %tmp_46, i1 %xor_ln47_3" [src/conv1.cpp:47]   --->   Operation 496 'and' 'and_ln47_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 497 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln47_14 = and i1 %and_ln47_13, i1 %tmp_39" [src/conv1.cpp:47]   --->   Operation 497 'and' 'and_ln47_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node and_ln47_9)   --->   "%and_ln47_15 = and i1 %icmp_ln47_8, i1 %tmp_39" [src/conv1.cpp:47]   --->   Operation 498 'and' 'and_ln47_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node and_ln47_9)   --->   "%select_ln47_16 = select i1 %and_ln47_15, i1 %xor_ln47_2, i1 %and_ln47_14" [src/conv1.cpp:47]   --->   Operation 499 'select' 'select_ln47_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node and_ln47_7)   --->   "%xor_ln47_4 = xor i1 %select_ln47_3, i1 1" [src/conv1.cpp:47]   --->   Operation 500 'xor' 'xor_ln47_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node and_ln47_7)   --->   "%and_ln47_16 = and i1 %icmp_ln47_8, i1 %xor_ln47_4" [src/conv1.cpp:47]   --->   Operation 501 'and' 'and_ln47_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node and_ln47_7)   --->   "%or_ln47_1 = or i1 %tmp_46, i1 %and_ln47_16" [src/conv1.cpp:47]   --->   Operation 502 'or' 'or_ln47_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node and_ln47_7)   --->   "%xor_ln47_5 = xor i1 %tmp_39, i1 1" [src/conv1.cpp:47]   --->   Operation 503 'xor' 'xor_ln47_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 504 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln47_7 = and i1 %or_ln47_1, i1 %xor_ln47_5" [src/conv1.cpp:47]   --->   Operation 504 'and' 'and_ln47_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_6)   --->   "%and_ln47_8 = and i1 %tmp_46, i1 %or_ln47_3" [src/conv1.cpp:47]   --->   Operation 505 'and' 'and_ln47_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 506 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln47_6 = xor i1 %and_ln47_8, i1 1" [src/conv1.cpp:47]   --->   Operation 506 'xor' 'xor_ln47_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 507 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln47_9 = and i1 %select_ln47_16, i1 %xor_ln47_6" [src/conv1.cpp:47]   --->   Operation 507 'and' 'and_ln47_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node and_ln47_18)   --->   "%or_ln47_2 = or i1 %and_ln47_9, i1 %and_ln47_7" [src/conv1.cpp:47]   --->   Operation 508 'or' 'or_ln47_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node wt)   --->   "%select_ln47_4 = select i1 %and_ln47_7, i8 127, i8 128" [src/conv1.cpp:47]   --->   Operation 509 'select' 'select_ln47_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node wt)   --->   "%select_ln47_17 = select i1 %icmp_ln47, i8 0, i8 %select_ln47_10" [src/conv1.cpp:47]   --->   Operation 510 'select' 'select_ln47_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln47_18)   --->   "%xor_ln47_7 = xor i1 %icmp_ln47, i1 1" [src/conv1.cpp:47]   --->   Operation 511 'xor' 'xor_ln47_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node and_ln47_18)   --->   "%and_ln47_17 = and i1 %or_ln47_2, i1 %xor_ln47_7" [src/conv1.cpp:47]   --->   Operation 512 'and' 'and_ln47_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 513 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln47_18 = and i1 %and_ln47_17, i1 %icmp_ln47_7" [src/conv1.cpp:47]   --->   Operation 513 'and' 'and_ln47_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 514 [1/1] (0.39ns) (out node of the LUT)   --->   "%wt = select i1 %and_ln47_18, i8 %select_ln47_4, i8 %select_ln47_17" [src/conv1.cpp:47]   --->   Operation 514 'select' 'wt' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.46>
ST_13 : Operation 515 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:12]   --->   Operation 515 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 516 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv1.cpp:35]   --->   Operation 516 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i12 %in" [src/conv1.cpp:48]   --->   Operation 517 'sext' 'sext_ln48' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln48_1 = sext i8 %wt" [src/conv1.cpp:48]   --->   Operation 518 'sext' 'sext_ln48_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 519 [1/1] (2.18ns)   --->   "%mul_ln48 = mul i20 %sext_ln48, i20 %sext_ln48_1" [src/conv1.cpp:48]   --->   Operation 519 'mul' 'mul_ln48' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln48_2 = sext i26 %acc_7" [src/conv1.cpp:48]   --->   Operation 520 'sext' 'sext_ln48_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln48_3 = sext i20 %mul_ln48" [src/conv1.cpp:48]   --->   Operation 521 'sext' 'sext_ln48_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln48_4 = sext i20 %mul_ln48" [src/conv1.cpp:48]   --->   Operation 522 'sext' 'sext_ln48_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 523 [1/1] (0.95ns)   --->   "%add_ln48 = add i27 %sext_ln48_2, i27 %sext_ln48_3" [src/conv1.cpp:48]   --->   Operation 523 'add' 'add_ln48' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln48, i32 26" [src/conv1.cpp:48]   --->   Operation 524 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 525 [1/1] (0.95ns)   --->   "%acc_9 = add i26 %acc_7, i26 %sext_ln48_4" [src/conv1.cpp:48]   --->   Operation 525 'add' 'acc_9' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %acc_9, i32 25" [src/conv1.cpp:48]   --->   Operation 526 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node acc_10)   --->   "%xor_ln48 = xor i1 %tmp_50, i1 1" [src/conv1.cpp:48]   --->   Operation 527 'xor' 'xor_ln48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node acc_10)   --->   "%and_ln48 = and i1 %tmp_51, i1 %xor_ln48" [src/conv1.cpp:48]   --->   Operation 528 'and' 'and_ln48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node acc_10)   --->   "%xor_ln48_1 = xor i1 %tmp_50, i1 %tmp_51" [src/conv1.cpp:48]   --->   Operation 529 'xor' 'xor_ln48_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node acc_10)   --->   "%select_ln48 = select i1 %and_ln48, i26 33554431, i26 33554432" [src/conv1.cpp:48]   --->   Operation 530 'select' 'select_ln48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 531 [1/1] (0.32ns) (out node of the LUT)   --->   "%acc_10 = select i1 %xor_ln48_1, i26 %select_ln48, i26 %acc_9" [src/conv1.cpp:48]   --->   Operation 531 'select' 'acc_10' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 532 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.body25" [src/conv1.cpp:35]   --->   Operation 532 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>

State 14 <SV = 8> <Delay = 6.61>
ST_14 : Operation 533 [1/1] (1.01ns)   --->   "%add_ln54 = add i32 %sub_ln54_1, i32 4294967272" [src/conv1.cpp:54]   --->   Operation 533 'add' 'add_ln54' <Predicate = (!icmp_ln54)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln54, i32 1, i32 31" [src/conv1.cpp:54]   --->   Operation 534 'partselect' 'tmp_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 535 [1/1] (1.00ns)   --->   "%icmp_ln54_1 = icmp_sgt  i31 %tmp_24, i31 0" [src/conv1.cpp:54]   --->   Operation 535 'icmp' 'icmp_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln54 = and i1 %icmp_ln54_1, i1 %icmp_ln54_2" [src/conv1.cpp:54]   --->   Operation 536 'and' 'and_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln54, i32 31" [src/conv1.cpp:54]   --->   Operation 537 'bitselect' 'tmp_25' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln54 = xor i1 %tmp_25, i1 1" [src/conv1.cpp:54]   --->   Operation 538 'xor' 'xor_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln54_1 = and i1 %bit_select30_i_i, i1 %xor_ln54" [src/conv1.cpp:54]   --->   Operation 539 'and' 'and_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln54 = or i1 %and_ln54_1, i1 %and_ln54" [src/conv1.cpp:54]   --->   Operation 540 'or' 'or_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 541 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln54" [src/conv1.cpp:54]   --->   Operation 541 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln54)> <Delay = 0.28>
ST_14 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i12 %select_ln54" [src/conv1.cpp:54]   --->   Operation 542 'zext' 'zext_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 543 [1/1] (1.01ns)   --->   "%icmp_ln54_3 = icmp_sgt  i32 %add_ln54, i32 0" [src/conv1.cpp:54]   --->   Operation 543 'icmp' 'icmp_ln54_3' <Predicate = (!icmp_ln54)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 544 [1/1] (1.01ns)   --->   "%add_ln54_2 = add i32 %sub_ln54_1, i32 4294967271" [src/conv1.cpp:54]   --->   Operation 544 'add' 'add_ln54_2' <Predicate = (!icmp_ln54)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i32 %add_ln54_2" [src/conv1.cpp:54]   --->   Operation 545 'zext' 'zext_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 546 [1/1] (1.38ns)   --->   "%lshr_ln54 = lshr i64 %zext_ln54, i64 %zext_ln54_1" [src/conv1.cpp:54]   --->   Operation 546 'lshr' 'lshr_ln54' <Predicate = (!icmp_ln54)> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 547 [1/1] (1.01ns)   --->   "%sub_ln54_2 = sub i32 25, i32 %sub_ln54_1" [src/conv1.cpp:54]   --->   Operation 547 'sub' 'sub_ln54_2' <Predicate = (!icmp_ln54)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i32 %sub_ln54_2" [src/conv1.cpp:54]   --->   Operation 548 'zext' 'zext_ln54_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 549 [1/1] (1.38ns)   --->   "%shl_ln54 = shl i64 %zext_ln54, i64 %zext_ln54_2" [src/conv1.cpp:54]   --->   Operation 549 'shl' 'shl_ln54' <Predicate = (!icmp_ln54)> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_3)   --->   "%select_ln54_1 = select i1 %icmp_ln54_3, i64 %lshr_ln54, i64 %shl_ln54" [src/conv1.cpp:54]   --->   Operation 550 'select' 'select_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_3)   --->   "%zext_ln54_3 = zext i2 %or_ln" [src/conv1.cpp:54]   --->   Operation 551 'zext' 'zext_ln54_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 552 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln54_3 = add i64 %select_ln54_1, i64 %zext_ln54_3" [src/conv1.cpp:54]   --->   Operation 552 'add' 'add_ln54_3' <Predicate = (!icmp_ln54)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 553 [1/1] (0.00ns)   --->   "%lshr_ln54_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln54_3, i32 1, i32 63" [src/conv1.cpp:54]   --->   Operation 553 'partselect' 'lshr_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln54_5 = zext i63 %lshr_ln54_1" [src/conv1.cpp:54]   --->   Operation 554 'zext' 'zext_ln54_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln54_3, i32 25" [src/conv1.cpp:54]   --->   Operation 555 'bitselect' 'tmp_26' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 556 [1/1] (0.39ns)   --->   "%select_ln54_2 = select i1 %tmp_26, i8 127, i8 126" [src/conv1.cpp:54]   --->   Operation 556 'select' 'select_ln54_2' <Predicate = (!icmp_ln54)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 557 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln54_3 = sub i8 2, i8 %trunc_ln54_3" [src/conv1.cpp:54]   --->   Operation 557 'sub' 'sub_ln54_3' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 558 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln54_5 = add i8 %sub_ln54_3, i8 %select_ln54_2" [src/conv1.cpp:54]   --->   Operation 558 'add' 'add_ln54_5' <Predicate = (!icmp_ln54)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_23, i8 %add_ln54_5" [src/conv1.cpp:54]   --->   Operation 559 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 560 [1/1] (0.00ns)   --->   "%pi_assign = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln54_5, i9 %tmp_11, i32 23, i32 31" [src/conv1.cpp:54]   --->   Operation 560 'partset' 'pi_assign' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 561 [1/1] (0.00ns)   --->   "%LD_1 = trunc i64 %pi_assign" [src/conv1.cpp:54]   --->   Operation 561 'trunc' 'LD_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 562 [1/1] (0.00ns)   --->   "%bitcast_ln766 = bitcast i32 %LD_1" [src/conv1.cpp:54]   --->   Operation 562 'bitcast' 'bitcast_ln766' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 563 [1/1] (0.44ns)   --->   "%select_ln54_3 = select i1 %icmp_ln54, i32 0, i32 %bitcast_ln766" [src/conv1.cpp:54]   --->   Operation 563 'select' 'select_ln54_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 564 [1/1] (1.23ns)   --->   "%store_ln54 = store i32 %select_ln54_3, i22 %feat1_addr" [src/conv1.cpp:54]   --->   Operation 564 'store' 'store_ln54' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_14 : Operation 565 [1/1] (0.00ns)   --->   "%br_ln19 = br void %VITIS_LOOP_23_4" [src/conv1.cpp:19]   --->   Operation 565 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('oc') [5]  (0.000 ns)
	'store' operation ('store_ln17', src/conv1.cpp:17) of constant 0 on local variable 'oc' [9]  (0.427 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'load' operation ('oc', src/conv1.cpp:17) on local variable 'oc' [12]  (0.000 ns)
	'getelementptr' operation ('conv1_biases_addr', src/conv1.cpp:17) [29]  (0.000 ns)
	'load' operation ('conv1_biases_load', src/conv1.cpp:17) on array 'conv1_biases' [30]  (1.237 ns)

 <State 3>: 3.543ns
The critical path consists of the following:
	'load' operation ('conv1_biases_load', src/conv1.cpp:17) on array 'conv1_biases' [30]  (1.237 ns)
	multiplexor before operation 'fpext' with delay (0.476 ns)
'fpext' operation ('pf', src/conv1.cpp:17) [32]  (1.830 ns)

 <State 4>: 3.392ns
The critical path consists of the following:
	'fpext' operation ('pf', src/conv1.cpp:17) [32]  (2.306 ns)
	'icmp' operation ('cmp_i', src/conv1.cpp:17) [44]  (1.086 ns)

 <State 5>: 6.284ns
The critical path consists of the following:
	'sub' operation ('sub_i', src/conv1.cpp:21) [45]  (0.809 ns)
	'sub' operation ('sub31_i', src/conv1.cpp:21) [48]  (0.809 ns)
	'select' operation ('cond_i', src/conv1.cpp:21) [49]  (0.375 ns)
	'ashr' operation ('shr_i', src/conv1.cpp:17) [66]  (1.506 ns)
	'select' operation ('empty_43', src/conv1.cpp:21) [68]  (0.323 ns)
	'add' operation ('add_i_i177', src/conv1.cpp:21) [95]  (0.955 ns)
	'xor' operation ('rev61', src/conv1.cpp:21) [99]  (0.000 ns)
	'and' operation ('tmp69', src/conv1.cpp:21) [113]  (0.000 ns)
	'and' operation ('carry_1_i', src/conv1.cpp:21) [115]  (0.287 ns)
	'select' operation ('cond188_i', src/conv1.cpp:21) [120]  (0.000 ns)
	'or' operation ('deleted_ones_0_i', src/conv1.cpp:21) [128]  (0.287 ns)
	'and' operation ('brmerge8_i_demorgan', src/conv1.cpp:21) [134]  (0.000 ns)
	'xor' operation ('brmerge8_i', src/conv1.cpp:21) [135]  (0.000 ns)
	'and' operation ('tmp71', src/conv1.cpp:21) [136]  (0.287 ns)
	'and' operation ('spec_select12_i', src/conv1.cpp:21) [137]  (0.000 ns)
	'or' operation ('empty_47', src/conv1.cpp:21) [139]  (0.000 ns)
	'select' operation ('spec_select472', src/conv1.cpp:21) [140]  (0.323 ns)
	'select' operation ('acc', src/conv1.cpp:21) [141]  (0.323 ns)

 <State 6>: 1.767ns
The critical path consists of the following:
	'phi' operation ('y', src/conv1.cpp:25) with incoming values : ('add_ln18', src/conv1.cpp:18) [144]  (0.000 ns)
	'add' operation ('add_ln54_1', src/conv1.cpp:54) [146]  (0.853 ns)
	'sub' operation ('sub_ln54_5', src/conv1.cpp:54) [150]  (0.914 ns)

 <State 7>: 0.914ns
The critical path consists of the following:
	'phi' operation ('x', src/conv1.cpp:36) with incoming values : ('add_ln19', src/conv1.cpp:19) [160]  (0.000 ns)
	'add' operation ('add_ln54_6', src/conv1.cpp:54) [162]  (0.914 ns)

 <State 8>: 6.476ns
The critical path consists of the following:
	'phi' operation ('acc') with incoming values : ('acc', src/conv1.cpp:21) ('acc', src/conv1.cpp:48) [175]  (0.000 ns)
	'add' operation ('add_ln53', src/conv1.cpp:53) [480]  (0.809 ns)
	'xor' operation ('xor_ln53', src/conv1.cpp:53) [482]  (0.000 ns)
	'and' operation ('and_ln53', src/conv1.cpp:53) [483]  (0.287 ns)
	'select' operation ('select_ln53', src/conv1.cpp:53) [489]  (0.000 ns)
	'xor' operation ('xor_ln53_1', src/conv1.cpp:53) [495]  (0.000 ns)
	'or' operation ('or_ln53', src/conv1.cpp:53) [496]  (0.000 ns)
	'and' operation ('and_ln53_3', src/conv1.cpp:53) [498]  (0.287 ns)
	'or' operation ('or_ln53_1', src/conv1.cpp:53) [504]  (0.287 ns)
	'select' operation ('out', src/conv1.cpp:53) [505]  (0.375 ns)
	'sub' operation ('sub_ln54', src/conv1.cpp:54) [508]  (0.809 ns)
	'select' operation ('select_ln54', src/conv1.cpp:54) [509]  (0.375 ns)
	'cttz' operation ('tmp_7', src/conv1.cpp:54) [513]  (0.000 ns)
	'sub' operation ('sub_ln54_1', src/conv1.cpp:54) [514]  (1.016 ns)
	'sub' operation ('sub_ln54_6', src/conv1.cpp:54) [520]  (0.797 ns)
	'lshr' operation ('lshr_ln54_2', src/conv1.cpp:54) [522]  (0.625 ns)
	'and' operation ('and_ln54_2', src/conv1.cpp:54) [523]  (0.000 ns)
	'icmp' operation ('icmp_ln54_2', src/conv1.cpp:54) [524]  (0.809 ns)

 <State 9>: 4.439ns
The critical path consists of the following:
	'phi' operation ('kx', src/conv1.cpp:36) with incoming values : ('add_ln35', src/conv1.cpp:35) [203]  (0.000 ns)
	'add' operation ('add_ln36', src/conv1.cpp:36) [215]  (0.797 ns)
	'add' operation ('add_ln36_1', src/conv1.cpp:36) [217]  (0.765 ns)
	'icmp' operation ('icmp_ln40', src/conv1.cpp:40) [219]  (0.787 ns)
	'or' operation ('or_ln38', src/conv1.cpp:38) [222]  (0.000 ns)
	'select' operation ('ix', src/conv1.cpp:38) [223]  (0.000 ns)
	'add' operation ('add_ln46_7', src/conv1.cpp:46) [225]  (0.853 ns)
	'getelementptr' operation ('input_ftmap_addr', src/conv1.cpp:46) [227]  (0.000 ns)
	'load' operation ('input_ftmap_load', src/conv1.cpp:46) on array 'input_ftmap' [228]  (1.237 ns)

 <State 10>: 3.543ns
The critical path consists of the following:
	'load' operation ('input_ftmap_load', src/conv1.cpp:46) on array 'input_ftmap' [228]  (1.237 ns)
	multiplexor before operation 'fpext' with delay (0.476 ns)
'fpext' operation ('pf', src/conv1.cpp:46) [230]  (1.830 ns)

 <State 11>: 3.392ns
The critical path consists of the following:
	'fpext' operation ('pf', src/conv1.cpp:46) [230]  (2.306 ns)
	'icmp' operation ('icmp_ln46', src/conv1.cpp:46) [242]  (1.086 ns)

 <State 12>: 6.697ns
The critical path consists of the following:
	'sub' operation ('sub_ln47_1', src/conv1.cpp:47) [356]  (0.809 ns)
	'sub' operation ('sub_ln47_2', src/conv1.cpp:47) [360]  (0.809 ns)
	'select' operation ('select_ln47_1', src/conv1.cpp:47) [361]  (0.375 ns)
	'ashr' operation ('ashr_ln47', src/conv1.cpp:47) [369]  (1.506 ns)
	'select' operation ('select_ln47_2', src/conv1.cpp:47) [371]  (0.393 ns)
	'add' operation ('add_ln47_3', src/conv1.cpp:47) [383]  (0.765 ns)
	'select' operation ('select_ln47_9', src/conv1.cpp:47) [389]  (0.393 ns)
	'select' operation ('select_ln47_10', src/conv1.cpp:47) [392]  (0.393 ns)
	'and' operation ('and_ln47_13', src/conv1.cpp:47) [437]  (0.000 ns)
	'and' operation ('and_ln47_14', src/conv1.cpp:47) [438]  (0.287 ns)
	'select' operation ('select_ln47_16', src/conv1.cpp:47) [440]  (0.000 ns)
	'and' operation ('and_ln47_9', src/conv1.cpp:47) [448]  (0.287 ns)
	'or' operation ('or_ln47_2', src/conv1.cpp:47) [449]  (0.000 ns)
	'and' operation ('and_ln47_17', src/conv1.cpp:47) [453]  (0.000 ns)
	'and' operation ('and_ln47_18', src/conv1.cpp:47) [454]  (0.287 ns)
	'select' operation ('wt', src/conv1.cpp:47) [455]  (0.393 ns)

 <State 13>: 3.466ns
The critical path consists of the following:
	'mul' operation ('mul_ln48', src/conv1.cpp:48) [458]  (2.188 ns)
	'add' operation ('acc', src/conv1.cpp:48) [464]  (0.955 ns)
	'select' operation ('acc', src/conv1.cpp:48) [470]  (0.323 ns)

 <State 14>: 6.619ns
The critical path consists of the following:
	'add' operation ('add_ln54_2', src/conv1.cpp:54) [535]  (1.016 ns)
	'lshr' operation ('lshr_ln54', src/conv1.cpp:54) [537]  (1.388 ns)
	'select' operation ('select_ln54_1', src/conv1.cpp:54) [541]  (0.000 ns)
	'add' operation ('add_ln54_3', src/conv1.cpp:54) [543]  (1.085 ns)
	'select' operation ('select_ln54_2', src/conv1.cpp:54) [547]  (0.393 ns)
	'add' operation ('add_ln54_5', src/conv1.cpp:54) [550]  (1.051 ns)
	'select' operation ('select_ln54_3', src/conv1.cpp:54) [555]  (0.449 ns)
	'store' operation ('store_ln54', src/conv1.cpp:54) of variable 'select_ln54_3', src/conv1.cpp:54 on array 'feat1' [556]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
