{
 "Device" : "GW2AR-18C",
 "Files" : [
  {
   "Path" : "C:/Gowin/Gowin_V1.9.10.01_x64/IDE/bin/Documents/fpgpu/src/top.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Gowin/Gowin_V1.9.10.01_x64/IDE/bin/Documents/fpgpu/src/fp_add_sub/fp_add.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Gowin/Gowin_V1.9.10.01_x64/IDE/bin/Documents/fpgpu/src/fp_add_sub/fp_sub.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Gowin/Gowin_V1.9.10.01_x64/IDE/bin/Documents/fpgpu/src/fp_comp/fp_comp.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Gowin/Gowin_V1.9.10.01_x64/IDE/bin/Documents/fpgpu/src/fp_div/fp_div.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Gowin/Gowin_V1.9.10.01_x64/IDE/bin/Documents/fpgpu/src/fp_sqrt/fp_sqrt.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Gowin/Gowin_V1.9.10.01_x64/IDE/bin/Documents/fpgpu/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}