<dec f='llvm/llvm/utils/TableGen/X86RecognizableInstr.h' l='212' type='bool'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.h' l='315' u='r' c='_ZNK4llvm15X86Disassembler17RecognizableInstr15shouldBeEmittedEv'/>
<offset>576</offset>
<doc f='llvm/llvm/utils/TableGen/X86RecognizableInstr.h' l='210'>/// Indicates whether the instruction should be emitted into the decode
  /// tables; regardless, it will be emitted into the instruction info table</doc>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='72' u='w' c='_ZN4llvm15X86Disassembler17RecognizableInstrC1ERNS0_18DisassemblerTablesERKNS_18CodeGenInstructionEt'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='124' u='w' c='_ZN4llvm15X86Disassembler17RecognizableInstrC1ERNS0_18DisassemblerTablesERKNS_18CodeGenInstructionEt'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='130' u='w' c='_ZN4llvm15X86Disassembler17RecognizableInstrC1ERNS0_18DisassemblerTablesERKNS_18CodeGenInstructionEt'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='134' u='w' c='_ZN4llvm15X86Disassembler17RecognizableInstrC1ERNS0_18DisassemblerTablesERKNS_18CodeGenInstructionEt'/>
