1721 NA article _email_ _email_ daniel jimenez writes suppose boolean function minimal sum products derived map bc'd acd abc ab'c books logic design consulted imply analysis ends factoring term function fewer gates bc'd cd bc b'c yields _num_ gates minimization gates important part timing considerations ttl gate basic structure invert inversion sum product gate delay reason find minimal sum products matches hardware optimization positive gate _num_ gate solution gate delays gate delay term solution simpler logic symbols expected optimal real world ecl similar ttl support gate minimum delay unlike ttl true inverse outputs free ecl pals basically large programmable invert gates choice internal connections sections latches minimum sum products shoehorn logic design pals comparably easy design minimization logic gates software packages claim mess gates nodelist _num_ xx series logic ics produce description logic cell array job xilinx's xact software treating logic block macro expanding simplifying
