// Seed: 3176232466
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  assign module_1.id_1 = 0;
  output tri0 id_1;
  assign id_1 = -1;
  assign id_1 = 1;
  logic id_4 = ~1 * -1 && id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output reg id_1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  always_ff id_1 <= 1 + -1;
  uwire id_4 = -1;
  assign id_3 = id_4;
  logic id_5 = "";
  assign id_1 = id_5;
  wire id_6;
endmodule
