

================================================================
== Vivado HLS Report for 'imDiff'
================================================================
* Date:           Wed Dec 16 08:39:51 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        Task_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.58|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------------+-----+--------------+---------+
    |       Latency      |      Interval      | Pipeline|
    | min |      max     | min |      max     |   Type  |
    +-----+--------------+-----+--------------+---------+
    |    1|  200402002001|    1|  200402002001|   none  |
    +-----+--------------+-----+--------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+--------------+---------------+-----------+-----------+----------+----------+
        |            |       Latency      |   Iteration   |  Initiation Interval  |   Trip   |          |
        |  Loop Name | min |      max     |    Latency    |  achieved |   target  |   Count  | Pipelined|
        +------------+-----+--------------+---------------+-----------+-----------+----------+----------+
        |- L66       |    0|  200402002000| 2 ~ 200402002 |          -|          -| 0 ~ 1000 |    no    |
        | + L77      |    0|     200402000|   2 ~ 200402  |          -|          -| 0 ~ 1000 |    no    |
        |  ++ L88    |    0|        200400|    2 ~ 1002   |          -|          -|  0 ~ 200 |    no    |
        |   +++ L99  |    0|          1000|              5|          -|          -|  0 ~ 200 |    no    |
        +------------+-----+--------------+---------------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      1|       0|    522|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    266|
|Register         |        -|      -|     680|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     680|    788|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |tmp_36_fu_305_p2                 |     *    |      1|  0|   1|          11|          22|
    |SAD_fu_465_p2                    |     +    |      0|  0|  32|          32|          32|
    |col_img_fu_260_p2                |     +    |      0|  0|  31|          31|           1|
    |col_tpl_1_fu_378_p2              |     +    |      0|  0|  31|          31|           1|
    |next_mul_fu_270_p2               |     +    |      0|  0|  42|          11|          42|
    |row_img_fu_233_p2                |     +    |      0|  0|  31|          31|           1|
    |row_tpl_1_fu_285_p2              |     +    |      0|  0|  31|           1|          31|
    |tmp_41_fu_398_p2                 |     +    |      0|  0|  11|          22|          22|
    |tmp_42_fu_412_p2                 |     +    |      0|  0|  22|          22|          22|
    |tmp_51_fu_299_p2                 |     +    |      0|  0|  22|          22|          22|
    |tmp_54_fu_392_p2                 |     +    |      0|  0|  11|          22|          22|
    |neg_fu_444_p2                    |     -    |      0|  0|   9|           1|           9|
    |tmp_43_fu_438_p2                 |     -    |      0|  0|   9|           9|           9|
    |tmp_fu_207_p2                    |     -    |      0|  0|  32|          32|          32|
    |tmp_s_fu_213_p2                  |     -    |      0|  0|  32|          32|          32|
    |abscond_fu_449_p2                |   icmp   |      0|  0|   3|           9|           1|
    |tmp_30_fu_228_p2                 |   icmp   |      0|  0|  11|          32|          32|
    |tmp_32_fu_255_p2                 |   icmp   |      0|  0|  11|          32|          32|
    |tmp_34_fu_280_p2                 |   icmp   |      0|  0|  11|          32|          32|
    |tmp_37_fu_314_p2                 |   icmp   |      0|  0|  11|          32|          32|
    |tmp_39_fu_320_p2                 |   icmp   |      0|  0|  11|          32|           1|
    |tmp_40_fu_373_p2                 |   icmp   |      0|  0|  11|          32|          32|
    |or_cond_fu_326_p2                |    or    |      0|  0|   1|           1|           1|
    |abs_fu_454_p3                    |  select  |      0|  0|   9|           1|           9|
    |output_struct_SAD_0_s_fu_346_p3  |  select  |      0|  0|  32|           1|          32|
    |output_struct_x_0_ou_fu_332_p3   |  select  |      0|  0|  32|           1|          32|
    |output_struct_y_0_ou_fu_339_p3   |  select  |      0|  0|  32|           1|          32|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      1|  0| 522|         516|         568|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |SAD_1_reg_189            |  32|          2|   32|         64|
    |ap_NS_fsm                |   4|         10|    1|         10|
    |col_tpl_reg_178          |  31|          2|   31|         62|
    |minSAD_1_reg_155         |  32|          2|   32|         64|
    |minSAD_fu_60             |  32|          2|   32|         64|
    |output_struct_x_reg_132  |  31|          2|   31|         62|
    |output_struct_y_reg_120  |  31|          2|   31|         62|
    |phi_mul_reg_167          |  42|          2|   42|         84|
    |row_tpl_reg_144          |  31|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 266|         26|  263|        534|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |SAD_1_reg_189                 |  32|   0|   32|          0|
    |ap_CS_fsm                     |   9|   0|    9|          0|
    |col_img_reg_531               |  31|   0|   31|          0|
    |col_tpl_1_reg_562             |  31|   0|   31|          0|
    |col_tpl_reg_178               |  31|   0|   31|          0|
    |minSAD_1_reg_155              |  32|   0|   32|          0|
    |minSAD_fu_60                  |  32|   0|   32|          0|
    |next_mul_reg_541              |  42|   0|   42|          0|
    |output_struct_x_cast_reg_523  |  31|   0|   32|          1|
    |output_struct_x_reg_132       |  31|   0|   31|          0|
    |output_struct_x_writ_fu_68    |  32|   0|   32|          0|
    |output_struct_y_cast_reg_510  |  31|   0|   32|          1|
    |output_struct_y_reg_120       |  31|   0|   31|          0|
    |output_struct_y_writ_fu_64    |  32|   0|   32|          0|
    |phi_mul_reg_167               |  42|   0|   42|          0|
    |row_img_reg_518               |  31|   0|   31|          0|
    |row_tpl_1_reg_549             |  31|   0|   31|          0|
    |row_tpl_reg_144               |  31|   0|   31|          0|
    |tmp_36_reg_554                |  22|   0|   22|          0|
    |tmp_43_reg_577                |   9|   0|    9|          0|
    |tmp_45_reg_536                |  22|   0|   22|          0|
    |tmp_reg_500                   |  32|   0|   32|          0|
    |tmp_s_reg_505                 |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 680|   0|  682|          2|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    imDiff    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    imDiff    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    imDiff    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    imDiff    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    imDiff    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    imDiff    | return value |
|ap_return_0        | out |   32| ap_ctrl_hs |    imDiff    | return value |
|ap_return_1        | out |   32| ap_ctrl_hs |    imDiff    | return value |
|imINPUT_address0   | out |   21|  ap_memory |    imINPUT   |     array    |
|imINPUT_ce0        | out |    1|  ap_memory |    imINPUT   |     array    |
|imINPUT_q0         |  in |   32|  ap_memory |    imINPUT   |     array    |
|imHeight           |  in |   32|   ap_none  |   imHeight   |    scalar    |
|imWidth            |  in |   32|   ap_none  |    imWidth   |    scalar    |
|tplINPUT_address0  | out |   21|  ap_memory |   tplINPUT   |     array    |
|tplINPUT_ce0       | out |    1|  ap_memory |   tplINPUT   |     array    |
|tplINPUT_q0        |  in |   32|  ap_memory |   tplINPUT   |     array    |
|tplHeight          |  in |   32|   ap_none  |   tplHeight  |    scalar    |
|tplWidth           |  in |   32|   ap_none  |   tplWidth   |    scalar    |
+-------------------+-----+-----+------------+--------------+--------------+

