
Uart_scratch_IT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000011c4  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000008  0800134c  0800134c  0000234c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001354  08001354  0000300c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08001354  08001354  00002354  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800135c  0800135c  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800135c  0800135c  0000235c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001360  08001360  00002360  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001364  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000300c  2**0
                  CONTENTS
 10 .bss          00000068  2000000c  2000000c  0000300c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000074  20000074  0000300c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000706f  00000000  00000000  0000303c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001222  00000000  00000000  0000a0ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000005d0  00000000  00000000  0000b2d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000046f  00000000  00000000  0000b8a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f0f5  00000000  00000000  0000bd0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00006c88  00000000  00000000  0002ae04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bec39  00000000  00000000  00031a8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000f06c5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000016d4  00000000  00000000  000f0708  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004f  00000000  00000000  000f1ddc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001334 	.word	0x08001334

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08001334 	.word	0x08001334

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <SystemClockConfig>:

void SystemClockConfig(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
	HAL_IncTick();
 80004f8:	f000 f960 	bl	80007bc <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80004fc:	f000 fa54 	bl	80009a8 <HAL_SYSTICK_IRQHandler>
}
 8000500:	bf00      	nop
 8000502:	bd80      	pop	{r7, pc}

08000504 <main>:
void SystemClockConfig(void);
void UART2_Init(void);

UART_HandleTypeDef huart2;
int main(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	af00      	add	r7, sp, #0
	HAL_Init();
 8000508:	f000 f906 	bl	8000718 <HAL_Init>

	SystemClockConfig();
 800050c:	f7ff fff2 	bl	80004f4 <SystemClockConfig>

	UART2_Init();
 8000510:	f000 f804 	bl	800051c <UART2_Init>

	return 0;
 8000514:	2300      	movs	r3, #0
}
 8000516:	4618      	mov	r0, r3
 8000518:	bd80      	pop	{r7, pc}
	...

0800051c <UART2_Init>:


void UART2_Init(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 8000520:	4b0f      	ldr	r3, [pc, #60]	@ (8000560 <UART2_Init+0x44>)
 8000522:	4a10      	ldr	r2, [pc, #64]	@ (8000564 <UART2_Init+0x48>)
 8000524:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 19200;
 8000526:	4b0e      	ldr	r3, [pc, #56]	@ (8000560 <UART2_Init+0x44>)
 8000528:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 800052c:	605a      	str	r2, [r3, #4]
	huart2.Init.Parity = UART_PARITY_NONE;
 800052e:	4b0c      	ldr	r3, [pc, #48]	@ (8000560 <UART2_Init+0x44>)
 8000530:	2200      	movs	r2, #0
 8000532:	611a      	str	r2, [r3, #16]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000534:	4b0a      	ldr	r3, [pc, #40]	@ (8000560 <UART2_Init+0x44>)
 8000536:	2200      	movs	r2, #0
 8000538:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 800053a:	4b09      	ldr	r3, [pc, #36]	@ (8000560 <UART2_Init+0x44>)
 800053c:	2200      	movs	r2, #0
 800053e:	60da      	str	r2, [r3, #12]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000540:	4b07      	ldr	r3, [pc, #28]	@ (8000560 <UART2_Init+0x44>)
 8000542:	220c      	movs	r2, #12
 8000544:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000546:	4b06      	ldr	r3, [pc, #24]	@ (8000560 <UART2_Init+0x44>)
 8000548:	2200      	movs	r2, #0
 800054a:	619a      	str	r2, [r3, #24]


	if(HAL_UART_Init(&huart2) != HAL_OK)
 800054c:	4804      	ldr	r0, [pc, #16]	@ (8000560 <UART2_Init+0x44>)
 800054e:	f000 fc09 	bl	8000d64 <HAL_UART_Init>
 8000552:	4603      	mov	r3, r0
 8000554:	2b00      	cmp	r3, #0
 8000556:	d001      	beq.n	800055c <UART2_Init+0x40>
	{
		Error_handler();
 8000558:	f000 f806 	bl	8000568 <Error_handler>
	}
}
 800055c:	bf00      	nop
 800055e:	bd80      	pop	{r7, pc}
 8000560:	20000028 	.word	0x20000028
 8000564:	40004400 	.word	0x40004400

08000568 <Error_handler>:

void Error_handler(void)
{
 8000568:	b480      	push	{r7}
 800056a:	af00      	add	r7, sp, #0
	while(1);
 800056c:	bf00      	nop
 800056e:	e7fd      	b.n	800056c <Error_handler+0x4>

08000570 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	f003 0307 	and.w	r3, r3, #7
 800057e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000580:	4b0c      	ldr	r3, [pc, #48]	@ (80005b4 <__NVIC_SetPriorityGrouping+0x44>)
 8000582:	68db      	ldr	r3, [r3, #12]
 8000584:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000586:	68ba      	ldr	r2, [r7, #8]
 8000588:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800058c:	4013      	ands	r3, r2
 800058e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000594:	68bb      	ldr	r3, [r7, #8]
 8000596:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000598:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800059c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005a2:	4a04      	ldr	r2, [pc, #16]	@ (80005b4 <__NVIC_SetPriorityGrouping+0x44>)
 80005a4:	68bb      	ldr	r3, [r7, #8]
 80005a6:	60d3      	str	r3, [r2, #12]
}
 80005a8:	bf00      	nop
 80005aa:	3714      	adds	r7, #20
 80005ac:	46bd      	mov	sp, r7
 80005ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b2:	4770      	bx	lr
 80005b4:	e000ed00 	.word	0xe000ed00

080005b8 <HAL_MspInit>:
#include"stm32f4xx_hal.h"
#include"stm32f4xx_hal_cortex.h"

void HAL_MspInit(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
	NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005bc:	2003      	movs	r0, #3
 80005be:	f7ff ffd7 	bl	8000570 <__NVIC_SetPriorityGrouping>
}
 80005c2:	bf00      	nop
 80005c4:	bd80      	pop	{r7, pc}
	...

080005c8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b08a      	sub	sp, #40	@ 0x28
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef my_gpio;

	__HAL_RCC_USART2_CLK_ENABLE();
 80005d0:	2300      	movs	r3, #0
 80005d2:	613b      	str	r3, [r7, #16]
 80005d4:	4b1e      	ldr	r3, [pc, #120]	@ (8000650 <HAL_UART_MspInit+0x88>)
 80005d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005d8:	4a1d      	ldr	r2, [pc, #116]	@ (8000650 <HAL_UART_MspInit+0x88>)
 80005da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005de:	6413      	str	r3, [r2, #64]	@ 0x40
 80005e0:	4b1b      	ldr	r3, [pc, #108]	@ (8000650 <HAL_UART_MspInit+0x88>)
 80005e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005e8:	613b      	str	r3, [r7, #16]
 80005ea:	693b      	ldr	r3, [r7, #16]

	__HAL_RCC_GPIOA_CLK_ENABLE();
 80005ec:	2300      	movs	r3, #0
 80005ee:	60fb      	str	r3, [r7, #12]
 80005f0:	4b17      	ldr	r3, [pc, #92]	@ (8000650 <HAL_UART_MspInit+0x88>)
 80005f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005f4:	4a16      	ldr	r2, [pc, #88]	@ (8000650 <HAL_UART_MspInit+0x88>)
 80005f6:	f043 0301 	orr.w	r3, r3, #1
 80005fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80005fc:	4b14      	ldr	r3, [pc, #80]	@ (8000650 <HAL_UART_MspInit+0x88>)
 80005fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000600:	f003 0301 	and.w	r3, r3, #1
 8000604:	60fb      	str	r3, [r7, #12]
 8000606:	68fb      	ldr	r3, [r7, #12]

	my_gpio.Pin = GPIO_PIN_2;
 8000608:	2304      	movs	r3, #4
 800060a:	617b      	str	r3, [r7, #20]
	my_gpio.Mode = GPIO_MODE_AF_PP;
 800060c:	2302      	movs	r3, #2
 800060e:	61bb      	str	r3, [r7, #24]
	my_gpio.Alternate = GPIO_AF7_USART2;
 8000610:	2307      	movs	r3, #7
 8000612:	627b      	str	r3, [r7, #36]	@ 0x24
	my_gpio.Pull = GPIO_NOPULL;
 8000614:	2300      	movs	r3, #0
 8000616:	61fb      	str	r3, [r7, #28]
	my_gpio.Speed = GPIO_SPEED_FREQ_LOW;
 8000618:	2300      	movs	r3, #0
 800061a:	623b      	str	r3, [r7, #32]

	HAL_GPIO_Init(GPIOA, &my_gpio);
 800061c:	f107 0314 	add.w	r3, r7, #20
 8000620:	4619      	mov	r1, r3
 8000622:	480c      	ldr	r0, [pc, #48]	@ (8000654 <HAL_UART_MspInit+0x8c>)
 8000624:	f000 f9ce 	bl	80009c4 <HAL_GPIO_Init>

	my_gpio.Pin = GPIO_PIN_3;
 8000628:	2308      	movs	r3, #8
 800062a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &my_gpio);
 800062c:	f107 0314 	add.w	r3, r7, #20
 8000630:	4619      	mov	r1, r3
 8000632:	4808      	ldr	r0, [pc, #32]	@ (8000654 <HAL_UART_MspInit+0x8c>)
 8000634:	f000 f9c6 	bl	80009c4 <HAL_GPIO_Init>

	HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000638:	2026      	movs	r0, #38	@ 0x26
 800063a:	f000 f99b 	bl	8000974 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800063e:	2200      	movs	r2, #0
 8000640:	2100      	movs	r1, #0
 8000642:	2026      	movs	r0, #38	@ 0x26
 8000644:	f000 f97a 	bl	800093c <HAL_NVIC_SetPriority>

}
 8000648:	bf00      	nop
 800064a:	3728      	adds	r7, #40	@ 0x28
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}
 8000650:	40023800 	.word	0x40023800
 8000654:	40020000 	.word	0x40020000

08000658 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800065c:	4b06      	ldr	r3, [pc, #24]	@ (8000678 <SystemInit+0x20>)
 800065e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000662:	4a05      	ldr	r2, [pc, #20]	@ (8000678 <SystemInit+0x20>)
 8000664:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000668:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800066c:	bf00      	nop
 800066e:	46bd      	mov	sp, r7
 8000670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop
 8000678:	e000ed00 	.word	0xe000ed00

0800067c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800067c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80006b4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000680:	f7ff ffea 	bl	8000658 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000684:	480c      	ldr	r0, [pc, #48]	@ (80006b8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000686:	490d      	ldr	r1, [pc, #52]	@ (80006bc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000688:	4a0d      	ldr	r2, [pc, #52]	@ (80006c0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800068a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800068c:	e002      	b.n	8000694 <LoopCopyDataInit>

0800068e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800068e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000690:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000692:	3304      	adds	r3, #4

08000694 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000694:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000696:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000698:	d3f9      	bcc.n	800068e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800069a:	4a0a      	ldr	r2, [pc, #40]	@ (80006c4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800069c:	4c0a      	ldr	r4, [pc, #40]	@ (80006c8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800069e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006a0:	e001      	b.n	80006a6 <LoopFillZerobss>

080006a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006a4:	3204      	adds	r2, #4

080006a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006a8:	d3fb      	bcc.n	80006a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80006aa:	f000 fe1f 	bl	80012ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80006ae:	f7ff ff29 	bl	8000504 <main>
  bx  lr    
 80006b2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80006b4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80006b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006bc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80006c0:	08001364 	.word	0x08001364
  ldr r2, =_sbss
 80006c4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80006c8:	20000074 	.word	0x20000074

080006cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80006cc:	e7fe      	b.n	80006cc <ADC_IRQHandler>
	...

080006d0 <__NVIC_SetPriorityGrouping>:
{
 80006d0:	b480      	push	{r7}
 80006d2:	b085      	sub	sp, #20
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	f003 0307 	and.w	r3, r3, #7
 80006de:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000714 <__NVIC_SetPriorityGrouping+0x44>)
 80006e2:	68db      	ldr	r3, [r3, #12]
 80006e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006e6:	68ba      	ldr	r2, [r7, #8]
 80006e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80006ec:	4013      	ands	r3, r2
 80006ee:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006f4:	68bb      	ldr	r3, [r7, #8]
 80006f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80006fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000700:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000702:	4a04      	ldr	r2, [pc, #16]	@ (8000714 <__NVIC_SetPriorityGrouping+0x44>)
 8000704:	68bb      	ldr	r3, [r7, #8]
 8000706:	60d3      	str	r3, [r2, #12]
}
 8000708:	bf00      	nop
 800070a:	3714      	adds	r7, #20
 800070c:	46bd      	mov	sp, r7
 800070e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000712:	4770      	bx	lr
 8000714:	e000ed00 	.word	0xe000ed00

08000718 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800071c:	4b0e      	ldr	r3, [pc, #56]	@ (8000758 <HAL_Init+0x40>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	4a0d      	ldr	r2, [pc, #52]	@ (8000758 <HAL_Init+0x40>)
 8000722:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000726:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000728:	4b0b      	ldr	r3, [pc, #44]	@ (8000758 <HAL_Init+0x40>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	4a0a      	ldr	r2, [pc, #40]	@ (8000758 <HAL_Init+0x40>)
 800072e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000732:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000734:	4b08      	ldr	r3, [pc, #32]	@ (8000758 <HAL_Init+0x40>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4a07      	ldr	r2, [pc, #28]	@ (8000758 <HAL_Init+0x40>)
 800073a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800073e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000740:	2003      	movs	r0, #3
 8000742:	f7ff ffc5 	bl	80006d0 <__NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000746:	200f      	movs	r0, #15
 8000748:	f000 f808 	bl	800075c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800074c:	f7ff ff34 	bl	80005b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000750:	2300      	movs	r3, #0
}
 8000752:	4618      	mov	r0, r3
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	40023c00 	.word	0x40023c00

0800075c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000764:	4b12      	ldr	r3, [pc, #72]	@ (80007b0 <HAL_InitTick+0x54>)
 8000766:	681a      	ldr	r2, [r3, #0]
 8000768:	4b12      	ldr	r3, [pc, #72]	@ (80007b4 <HAL_InitTick+0x58>)
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	4619      	mov	r1, r3
 800076e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000772:	fbb3 f3f1 	udiv	r3, r3, r1
 8000776:	fbb2 f3f3 	udiv	r3, r2, r3
 800077a:	4618      	mov	r0, r3
 800077c:	f000 f908 	bl	8000990 <HAL_SYSTICK_Config>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000786:	2301      	movs	r3, #1
 8000788:	e00e      	b.n	80007a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	2b0f      	cmp	r3, #15
 800078e:	d80a      	bhi.n	80007a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000790:	2200      	movs	r2, #0
 8000792:	6879      	ldr	r1, [r7, #4]
 8000794:	f04f 30ff 	mov.w	r0, #4294967295
 8000798:	f000 f8d0 	bl	800093c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800079c:	4a06      	ldr	r2, [pc, #24]	@ (80007b8 <HAL_InitTick+0x5c>)
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80007a2:	2300      	movs	r3, #0
 80007a4:	e000      	b.n	80007a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80007a6:	2301      	movs	r3, #1
}
 80007a8:	4618      	mov	r0, r3
 80007aa:	3708      	adds	r7, #8
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	20000000 	.word	0x20000000
 80007b4:	20000008 	.word	0x20000008
 80007b8:	20000004 	.word	0x20000004

080007bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007c0:	4b06      	ldr	r3, [pc, #24]	@ (80007dc <HAL_IncTick+0x20>)
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	461a      	mov	r2, r3
 80007c6:	4b06      	ldr	r3, [pc, #24]	@ (80007e0 <HAL_IncTick+0x24>)
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	4413      	add	r3, r2
 80007cc:	4a04      	ldr	r2, [pc, #16]	@ (80007e0 <HAL_IncTick+0x24>)
 80007ce:	6013      	str	r3, [r2, #0]
}
 80007d0:	bf00      	nop
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	20000008 	.word	0x20000008
 80007e0:	20000070 	.word	0x20000070

080007e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007e8:	4b04      	ldr	r3, [pc, #16]	@ (80007fc <__NVIC_GetPriorityGrouping+0x18>)
 80007ea:	68db      	ldr	r3, [r3, #12]
 80007ec:	0a1b      	lsrs	r3, r3, #8
 80007ee:	f003 0307 	and.w	r3, r3, #7
}
 80007f2:	4618      	mov	r0, r3
 80007f4:	46bd      	mov	sp, r7
 80007f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fa:	4770      	bx	lr
 80007fc:	e000ed00 	.word	0xe000ed00

08000800 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000800:	b480      	push	{r7}
 8000802:	b083      	sub	sp, #12
 8000804:	af00      	add	r7, sp, #0
 8000806:	4603      	mov	r3, r0
 8000808:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800080a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800080e:	2b00      	cmp	r3, #0
 8000810:	db0b      	blt.n	800082a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000812:	79fb      	ldrb	r3, [r7, #7]
 8000814:	f003 021f 	and.w	r2, r3, #31
 8000818:	4907      	ldr	r1, [pc, #28]	@ (8000838 <__NVIC_EnableIRQ+0x38>)
 800081a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800081e:	095b      	lsrs	r3, r3, #5
 8000820:	2001      	movs	r0, #1
 8000822:	fa00 f202 	lsl.w	r2, r0, r2
 8000826:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800082a:	bf00      	nop
 800082c:	370c      	adds	r7, #12
 800082e:	46bd      	mov	sp, r7
 8000830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000834:	4770      	bx	lr
 8000836:	bf00      	nop
 8000838:	e000e100 	.word	0xe000e100

0800083c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800083c:	b480      	push	{r7}
 800083e:	b083      	sub	sp, #12
 8000840:	af00      	add	r7, sp, #0
 8000842:	4603      	mov	r3, r0
 8000844:	6039      	str	r1, [r7, #0]
 8000846:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000848:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800084c:	2b00      	cmp	r3, #0
 800084e:	db0a      	blt.n	8000866 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000850:	683b      	ldr	r3, [r7, #0]
 8000852:	b2da      	uxtb	r2, r3
 8000854:	490c      	ldr	r1, [pc, #48]	@ (8000888 <__NVIC_SetPriority+0x4c>)
 8000856:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800085a:	0112      	lsls	r2, r2, #4
 800085c:	b2d2      	uxtb	r2, r2
 800085e:	440b      	add	r3, r1
 8000860:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000864:	e00a      	b.n	800087c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000866:	683b      	ldr	r3, [r7, #0]
 8000868:	b2da      	uxtb	r2, r3
 800086a:	4908      	ldr	r1, [pc, #32]	@ (800088c <__NVIC_SetPriority+0x50>)
 800086c:	79fb      	ldrb	r3, [r7, #7]
 800086e:	f003 030f 	and.w	r3, r3, #15
 8000872:	3b04      	subs	r3, #4
 8000874:	0112      	lsls	r2, r2, #4
 8000876:	b2d2      	uxtb	r2, r2
 8000878:	440b      	add	r3, r1
 800087a:	761a      	strb	r2, [r3, #24]
}
 800087c:	bf00      	nop
 800087e:	370c      	adds	r7, #12
 8000880:	46bd      	mov	sp, r7
 8000882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000886:	4770      	bx	lr
 8000888:	e000e100 	.word	0xe000e100
 800088c:	e000ed00 	.word	0xe000ed00

08000890 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000890:	b480      	push	{r7}
 8000892:	b089      	sub	sp, #36	@ 0x24
 8000894:	af00      	add	r7, sp, #0
 8000896:	60f8      	str	r0, [r7, #12]
 8000898:	60b9      	str	r1, [r7, #8]
 800089a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	f003 0307 	and.w	r3, r3, #7
 80008a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008a4:	69fb      	ldr	r3, [r7, #28]
 80008a6:	f1c3 0307 	rsb	r3, r3, #7
 80008aa:	2b04      	cmp	r3, #4
 80008ac:	bf28      	it	cs
 80008ae:	2304      	movcs	r3, #4
 80008b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008b2:	69fb      	ldr	r3, [r7, #28]
 80008b4:	3304      	adds	r3, #4
 80008b6:	2b06      	cmp	r3, #6
 80008b8:	d902      	bls.n	80008c0 <NVIC_EncodePriority+0x30>
 80008ba:	69fb      	ldr	r3, [r7, #28]
 80008bc:	3b03      	subs	r3, #3
 80008be:	e000      	b.n	80008c2 <NVIC_EncodePriority+0x32>
 80008c0:	2300      	movs	r3, #0
 80008c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008c4:	f04f 32ff 	mov.w	r2, #4294967295
 80008c8:	69bb      	ldr	r3, [r7, #24]
 80008ca:	fa02 f303 	lsl.w	r3, r2, r3
 80008ce:	43da      	mvns	r2, r3
 80008d0:	68bb      	ldr	r3, [r7, #8]
 80008d2:	401a      	ands	r2, r3
 80008d4:	697b      	ldr	r3, [r7, #20]
 80008d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008d8:	f04f 31ff 	mov.w	r1, #4294967295
 80008dc:	697b      	ldr	r3, [r7, #20]
 80008de:	fa01 f303 	lsl.w	r3, r1, r3
 80008e2:	43d9      	mvns	r1, r3
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008e8:	4313      	orrs	r3, r2
         );
}
 80008ea:	4618      	mov	r0, r3
 80008ec:	3724      	adds	r7, #36	@ 0x24
 80008ee:	46bd      	mov	sp, r7
 80008f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f4:	4770      	bx	lr
	...

080008f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b082      	sub	sp, #8
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	3b01      	subs	r3, #1
 8000904:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000908:	d301      	bcc.n	800090e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800090a:	2301      	movs	r3, #1
 800090c:	e00f      	b.n	800092e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800090e:	4a0a      	ldr	r2, [pc, #40]	@ (8000938 <SysTick_Config+0x40>)
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	3b01      	subs	r3, #1
 8000914:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000916:	210f      	movs	r1, #15
 8000918:	f04f 30ff 	mov.w	r0, #4294967295
 800091c:	f7ff ff8e 	bl	800083c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000920:	4b05      	ldr	r3, [pc, #20]	@ (8000938 <SysTick_Config+0x40>)
 8000922:	2200      	movs	r2, #0
 8000924:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000926:	4b04      	ldr	r3, [pc, #16]	@ (8000938 <SysTick_Config+0x40>)
 8000928:	2207      	movs	r2, #7
 800092a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800092c:	2300      	movs	r3, #0
}
 800092e:	4618      	mov	r0, r3
 8000930:	3708      	adds	r7, #8
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	e000e010 	.word	0xe000e010

0800093c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800093c:	b580      	push	{r7, lr}
 800093e:	b086      	sub	sp, #24
 8000940:	af00      	add	r7, sp, #0
 8000942:	4603      	mov	r3, r0
 8000944:	60b9      	str	r1, [r7, #8]
 8000946:	607a      	str	r2, [r7, #4]
 8000948:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800094a:	2300      	movs	r3, #0
 800094c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800094e:	f7ff ff49 	bl	80007e4 <__NVIC_GetPriorityGrouping>
 8000952:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000954:	687a      	ldr	r2, [r7, #4]
 8000956:	68b9      	ldr	r1, [r7, #8]
 8000958:	6978      	ldr	r0, [r7, #20]
 800095a:	f7ff ff99 	bl	8000890 <NVIC_EncodePriority>
 800095e:	4602      	mov	r2, r0
 8000960:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000964:	4611      	mov	r1, r2
 8000966:	4618      	mov	r0, r3
 8000968:	f7ff ff68 	bl	800083c <__NVIC_SetPriority>
}
 800096c:	bf00      	nop
 800096e:	3718      	adds	r7, #24
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}

08000974 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0
 800097a:	4603      	mov	r3, r0
 800097c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800097e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000982:	4618      	mov	r0, r3
 8000984:	f7ff ff3c 	bl	8000800 <__NVIC_EnableIRQ>
}
 8000988:	bf00      	nop
 800098a:	3708      	adds	r7, #8
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}

08000990 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000998:	6878      	ldr	r0, [r7, #4]
 800099a:	f7ff ffad 	bl	80008f8 <SysTick_Config>
 800099e:	4603      	mov	r3, r0
}
 80009a0:	4618      	mov	r0, r3
 80009a2:	3708      	adds	r7, #8
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}

080009a8 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80009ac:	f000 f802 	bl	80009b4 <HAL_SYSTICK_Callback>
}
 80009b0:	bf00      	nop
 80009b2:	bd80      	pop	{r7, pc}

080009b4 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80009b8:	bf00      	nop
 80009ba:	46bd      	mov	sp, r7
 80009bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c0:	4770      	bx	lr
	...

080009c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009c4:	b480      	push	{r7}
 80009c6:	b089      	sub	sp, #36	@ 0x24
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
 80009cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80009ce:	2300      	movs	r3, #0
 80009d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80009d2:	2300      	movs	r3, #0
 80009d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80009d6:	2300      	movs	r3, #0
 80009d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80009da:	2300      	movs	r3, #0
 80009dc:	61fb      	str	r3, [r7, #28]
 80009de:	e16b      	b.n	8000cb8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80009e0:	2201      	movs	r2, #1
 80009e2:	69fb      	ldr	r3, [r7, #28]
 80009e4:	fa02 f303 	lsl.w	r3, r2, r3
 80009e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009ea:	683b      	ldr	r3, [r7, #0]
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	697a      	ldr	r2, [r7, #20]
 80009f0:	4013      	ands	r3, r2
 80009f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80009f4:	693a      	ldr	r2, [r7, #16]
 80009f6:	697b      	ldr	r3, [r7, #20]
 80009f8:	429a      	cmp	r2, r3
 80009fa:	f040 815a 	bne.w	8000cb2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	685b      	ldr	r3, [r3, #4]
 8000a02:	f003 0303 	and.w	r3, r3, #3
 8000a06:	2b01      	cmp	r3, #1
 8000a08:	d005      	beq.n	8000a16 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a0a:	683b      	ldr	r3, [r7, #0]
 8000a0c:	685b      	ldr	r3, [r3, #4]
 8000a0e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000a12:	2b02      	cmp	r3, #2
 8000a14:	d130      	bne.n	8000a78 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	689b      	ldr	r3, [r3, #8]
 8000a1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000a1c:	69fb      	ldr	r3, [r7, #28]
 8000a1e:	005b      	lsls	r3, r3, #1
 8000a20:	2203      	movs	r2, #3
 8000a22:	fa02 f303 	lsl.w	r3, r2, r3
 8000a26:	43db      	mvns	r3, r3
 8000a28:	69ba      	ldr	r2, [r7, #24]
 8000a2a:	4013      	ands	r3, r2
 8000a2c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000a2e:	683b      	ldr	r3, [r7, #0]
 8000a30:	68da      	ldr	r2, [r3, #12]
 8000a32:	69fb      	ldr	r3, [r7, #28]
 8000a34:	005b      	lsls	r3, r3, #1
 8000a36:	fa02 f303 	lsl.w	r3, r2, r3
 8000a3a:	69ba      	ldr	r2, [r7, #24]
 8000a3c:	4313      	orrs	r3, r2
 8000a3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	69ba      	ldr	r2, [r7, #24]
 8000a44:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	685b      	ldr	r3, [r3, #4]
 8000a4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	69fb      	ldr	r3, [r7, #28]
 8000a50:	fa02 f303 	lsl.w	r3, r2, r3
 8000a54:	43db      	mvns	r3, r3
 8000a56:	69ba      	ldr	r2, [r7, #24]
 8000a58:	4013      	ands	r3, r2
 8000a5a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	685b      	ldr	r3, [r3, #4]
 8000a60:	091b      	lsrs	r3, r3, #4
 8000a62:	f003 0201 	and.w	r2, r3, #1
 8000a66:	69fb      	ldr	r3, [r7, #28]
 8000a68:	fa02 f303 	lsl.w	r3, r2, r3
 8000a6c:	69ba      	ldr	r2, [r7, #24]
 8000a6e:	4313      	orrs	r3, r2
 8000a70:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	69ba      	ldr	r2, [r7, #24]
 8000a76:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	685b      	ldr	r3, [r3, #4]
 8000a7c:	f003 0303 	and.w	r3, r3, #3
 8000a80:	2b03      	cmp	r3, #3
 8000a82:	d017      	beq.n	8000ab4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	68db      	ldr	r3, [r3, #12]
 8000a88:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000a8a:	69fb      	ldr	r3, [r7, #28]
 8000a8c:	005b      	lsls	r3, r3, #1
 8000a8e:	2203      	movs	r2, #3
 8000a90:	fa02 f303 	lsl.w	r3, r2, r3
 8000a94:	43db      	mvns	r3, r3
 8000a96:	69ba      	ldr	r2, [r7, #24]
 8000a98:	4013      	ands	r3, r2
 8000a9a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	689a      	ldr	r2, [r3, #8]
 8000aa0:	69fb      	ldr	r3, [r7, #28]
 8000aa2:	005b      	lsls	r3, r3, #1
 8000aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa8:	69ba      	ldr	r2, [r7, #24]
 8000aaa:	4313      	orrs	r3, r2
 8000aac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	69ba      	ldr	r2, [r7, #24]
 8000ab2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ab4:	683b      	ldr	r3, [r7, #0]
 8000ab6:	685b      	ldr	r3, [r3, #4]
 8000ab8:	f003 0303 	and.w	r3, r3, #3
 8000abc:	2b02      	cmp	r3, #2
 8000abe:	d123      	bne.n	8000b08 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ac0:	69fb      	ldr	r3, [r7, #28]
 8000ac2:	08da      	lsrs	r2, r3, #3
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	3208      	adds	r2, #8
 8000ac8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000acc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ace:	69fb      	ldr	r3, [r7, #28]
 8000ad0:	f003 0307 	and.w	r3, r3, #7
 8000ad4:	009b      	lsls	r3, r3, #2
 8000ad6:	220f      	movs	r2, #15
 8000ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8000adc:	43db      	mvns	r3, r3
 8000ade:	69ba      	ldr	r2, [r7, #24]
 8000ae0:	4013      	ands	r3, r2
 8000ae2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	691a      	ldr	r2, [r3, #16]
 8000ae8:	69fb      	ldr	r3, [r7, #28]
 8000aea:	f003 0307 	and.w	r3, r3, #7
 8000aee:	009b      	lsls	r3, r3, #2
 8000af0:	fa02 f303 	lsl.w	r3, r2, r3
 8000af4:	69ba      	ldr	r2, [r7, #24]
 8000af6:	4313      	orrs	r3, r2
 8000af8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000afa:	69fb      	ldr	r3, [r7, #28]
 8000afc:	08da      	lsrs	r2, r3, #3
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	3208      	adds	r2, #8
 8000b02:	69b9      	ldr	r1, [r7, #24]
 8000b04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000b0e:	69fb      	ldr	r3, [r7, #28]
 8000b10:	005b      	lsls	r3, r3, #1
 8000b12:	2203      	movs	r2, #3
 8000b14:	fa02 f303 	lsl.w	r3, r2, r3
 8000b18:	43db      	mvns	r3, r3
 8000b1a:	69ba      	ldr	r2, [r7, #24]
 8000b1c:	4013      	ands	r3, r2
 8000b1e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	685b      	ldr	r3, [r3, #4]
 8000b24:	f003 0203 	and.w	r2, r3, #3
 8000b28:	69fb      	ldr	r3, [r7, #28]
 8000b2a:	005b      	lsls	r3, r3, #1
 8000b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b30:	69ba      	ldr	r2, [r7, #24]
 8000b32:	4313      	orrs	r3, r2
 8000b34:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	69ba      	ldr	r2, [r7, #24]
 8000b3a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	685b      	ldr	r3, [r3, #4]
 8000b40:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	f000 80b4 	beq.w	8000cb2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	60fb      	str	r3, [r7, #12]
 8000b4e:	4b60      	ldr	r3, [pc, #384]	@ (8000cd0 <HAL_GPIO_Init+0x30c>)
 8000b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b52:	4a5f      	ldr	r2, [pc, #380]	@ (8000cd0 <HAL_GPIO_Init+0x30c>)
 8000b54:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b58:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b5a:	4b5d      	ldr	r3, [pc, #372]	@ (8000cd0 <HAL_GPIO_Init+0x30c>)
 8000b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b62:	60fb      	str	r3, [r7, #12]
 8000b64:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000b66:	4a5b      	ldr	r2, [pc, #364]	@ (8000cd4 <HAL_GPIO_Init+0x310>)
 8000b68:	69fb      	ldr	r3, [r7, #28]
 8000b6a:	089b      	lsrs	r3, r3, #2
 8000b6c:	3302      	adds	r3, #2
 8000b6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000b74:	69fb      	ldr	r3, [r7, #28]
 8000b76:	f003 0303 	and.w	r3, r3, #3
 8000b7a:	009b      	lsls	r3, r3, #2
 8000b7c:	220f      	movs	r2, #15
 8000b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b82:	43db      	mvns	r3, r3
 8000b84:	69ba      	ldr	r2, [r7, #24]
 8000b86:	4013      	ands	r3, r2
 8000b88:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	4a52      	ldr	r2, [pc, #328]	@ (8000cd8 <HAL_GPIO_Init+0x314>)
 8000b8e:	4293      	cmp	r3, r2
 8000b90:	d02b      	beq.n	8000bea <HAL_GPIO_Init+0x226>
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	4a51      	ldr	r2, [pc, #324]	@ (8000cdc <HAL_GPIO_Init+0x318>)
 8000b96:	4293      	cmp	r3, r2
 8000b98:	d025      	beq.n	8000be6 <HAL_GPIO_Init+0x222>
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	4a50      	ldr	r2, [pc, #320]	@ (8000ce0 <HAL_GPIO_Init+0x31c>)
 8000b9e:	4293      	cmp	r3, r2
 8000ba0:	d01f      	beq.n	8000be2 <HAL_GPIO_Init+0x21e>
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	4a4f      	ldr	r2, [pc, #316]	@ (8000ce4 <HAL_GPIO_Init+0x320>)
 8000ba6:	4293      	cmp	r3, r2
 8000ba8:	d019      	beq.n	8000bde <HAL_GPIO_Init+0x21a>
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	4a4e      	ldr	r2, [pc, #312]	@ (8000ce8 <HAL_GPIO_Init+0x324>)
 8000bae:	4293      	cmp	r3, r2
 8000bb0:	d013      	beq.n	8000bda <HAL_GPIO_Init+0x216>
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	4a4d      	ldr	r2, [pc, #308]	@ (8000cec <HAL_GPIO_Init+0x328>)
 8000bb6:	4293      	cmp	r3, r2
 8000bb8:	d00d      	beq.n	8000bd6 <HAL_GPIO_Init+0x212>
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	4a4c      	ldr	r2, [pc, #304]	@ (8000cf0 <HAL_GPIO_Init+0x32c>)
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	d007      	beq.n	8000bd2 <HAL_GPIO_Init+0x20e>
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	4a4b      	ldr	r2, [pc, #300]	@ (8000cf4 <HAL_GPIO_Init+0x330>)
 8000bc6:	4293      	cmp	r3, r2
 8000bc8:	d101      	bne.n	8000bce <HAL_GPIO_Init+0x20a>
 8000bca:	2307      	movs	r3, #7
 8000bcc:	e00e      	b.n	8000bec <HAL_GPIO_Init+0x228>
 8000bce:	2308      	movs	r3, #8
 8000bd0:	e00c      	b.n	8000bec <HAL_GPIO_Init+0x228>
 8000bd2:	2306      	movs	r3, #6
 8000bd4:	e00a      	b.n	8000bec <HAL_GPIO_Init+0x228>
 8000bd6:	2305      	movs	r3, #5
 8000bd8:	e008      	b.n	8000bec <HAL_GPIO_Init+0x228>
 8000bda:	2304      	movs	r3, #4
 8000bdc:	e006      	b.n	8000bec <HAL_GPIO_Init+0x228>
 8000bde:	2303      	movs	r3, #3
 8000be0:	e004      	b.n	8000bec <HAL_GPIO_Init+0x228>
 8000be2:	2302      	movs	r3, #2
 8000be4:	e002      	b.n	8000bec <HAL_GPIO_Init+0x228>
 8000be6:	2301      	movs	r3, #1
 8000be8:	e000      	b.n	8000bec <HAL_GPIO_Init+0x228>
 8000bea:	2300      	movs	r3, #0
 8000bec:	69fa      	ldr	r2, [r7, #28]
 8000bee:	f002 0203 	and.w	r2, r2, #3
 8000bf2:	0092      	lsls	r2, r2, #2
 8000bf4:	4093      	lsls	r3, r2
 8000bf6:	69ba      	ldr	r2, [r7, #24]
 8000bf8:	4313      	orrs	r3, r2
 8000bfa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000bfc:	4935      	ldr	r1, [pc, #212]	@ (8000cd4 <HAL_GPIO_Init+0x310>)
 8000bfe:	69fb      	ldr	r3, [r7, #28]
 8000c00:	089b      	lsrs	r3, r3, #2
 8000c02:	3302      	adds	r3, #2
 8000c04:	69ba      	ldr	r2, [r7, #24]
 8000c06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c0a:	4b3b      	ldr	r3, [pc, #236]	@ (8000cf8 <HAL_GPIO_Init+0x334>)
 8000c0c:	689b      	ldr	r3, [r3, #8]
 8000c0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c10:	693b      	ldr	r3, [r7, #16]
 8000c12:	43db      	mvns	r3, r3
 8000c14:	69ba      	ldr	r2, [r7, #24]
 8000c16:	4013      	ands	r3, r2
 8000c18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	685b      	ldr	r3, [r3, #4]
 8000c1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d003      	beq.n	8000c2e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000c26:	69ba      	ldr	r2, [r7, #24]
 8000c28:	693b      	ldr	r3, [r7, #16]
 8000c2a:	4313      	orrs	r3, r2
 8000c2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000c2e:	4a32      	ldr	r2, [pc, #200]	@ (8000cf8 <HAL_GPIO_Init+0x334>)
 8000c30:	69bb      	ldr	r3, [r7, #24]
 8000c32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000c34:	4b30      	ldr	r3, [pc, #192]	@ (8000cf8 <HAL_GPIO_Init+0x334>)
 8000c36:	68db      	ldr	r3, [r3, #12]
 8000c38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c3a:	693b      	ldr	r3, [r7, #16]
 8000c3c:	43db      	mvns	r3, r3
 8000c3e:	69ba      	ldr	r2, [r7, #24]
 8000c40:	4013      	ands	r3, r2
 8000c42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	685b      	ldr	r3, [r3, #4]
 8000c48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d003      	beq.n	8000c58 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000c50:	69ba      	ldr	r2, [r7, #24]
 8000c52:	693b      	ldr	r3, [r7, #16]
 8000c54:	4313      	orrs	r3, r2
 8000c56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000c58:	4a27      	ldr	r2, [pc, #156]	@ (8000cf8 <HAL_GPIO_Init+0x334>)
 8000c5a:	69bb      	ldr	r3, [r7, #24]
 8000c5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000c5e:	4b26      	ldr	r3, [pc, #152]	@ (8000cf8 <HAL_GPIO_Init+0x334>)
 8000c60:	685b      	ldr	r3, [r3, #4]
 8000c62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c64:	693b      	ldr	r3, [r7, #16]
 8000c66:	43db      	mvns	r3, r3
 8000c68:	69ba      	ldr	r2, [r7, #24]
 8000c6a:	4013      	ands	r3, r2
 8000c6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000c6e:	683b      	ldr	r3, [r7, #0]
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d003      	beq.n	8000c82 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000c7a:	69ba      	ldr	r2, [r7, #24]
 8000c7c:	693b      	ldr	r3, [r7, #16]
 8000c7e:	4313      	orrs	r3, r2
 8000c80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000c82:	4a1d      	ldr	r2, [pc, #116]	@ (8000cf8 <HAL_GPIO_Init+0x334>)
 8000c84:	69bb      	ldr	r3, [r7, #24]
 8000c86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c88:	4b1b      	ldr	r3, [pc, #108]	@ (8000cf8 <HAL_GPIO_Init+0x334>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c8e:	693b      	ldr	r3, [r7, #16]
 8000c90:	43db      	mvns	r3, r3
 8000c92:	69ba      	ldr	r2, [r7, #24]
 8000c94:	4013      	ands	r3, r2
 8000c96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	685b      	ldr	r3, [r3, #4]
 8000c9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d003      	beq.n	8000cac <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000ca4:	69ba      	ldr	r2, [r7, #24]
 8000ca6:	693b      	ldr	r3, [r7, #16]
 8000ca8:	4313      	orrs	r3, r2
 8000caa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000cac:	4a12      	ldr	r2, [pc, #72]	@ (8000cf8 <HAL_GPIO_Init+0x334>)
 8000cae:	69bb      	ldr	r3, [r7, #24]
 8000cb0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000cb2:	69fb      	ldr	r3, [r7, #28]
 8000cb4:	3301      	adds	r3, #1
 8000cb6:	61fb      	str	r3, [r7, #28]
 8000cb8:	69fb      	ldr	r3, [r7, #28]
 8000cba:	2b0f      	cmp	r3, #15
 8000cbc:	f67f ae90 	bls.w	80009e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000cc0:	bf00      	nop
 8000cc2:	bf00      	nop
 8000cc4:	3724      	adds	r7, #36	@ 0x24
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop
 8000cd0:	40023800 	.word	0x40023800
 8000cd4:	40013800 	.word	0x40013800
 8000cd8:	40020000 	.word	0x40020000
 8000cdc:	40020400 	.word	0x40020400
 8000ce0:	40020800 	.word	0x40020800
 8000ce4:	40020c00 	.word	0x40020c00
 8000ce8:	40021000 	.word	0x40021000
 8000cec:	40021400 	.word	0x40021400
 8000cf0:	40021800 	.word	0x40021800
 8000cf4:	40021c00 	.word	0x40021c00
 8000cf8:	40013c00 	.word	0x40013c00

08000cfc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000d00:	4b03      	ldr	r3, [pc, #12]	@ (8000d10 <HAL_RCC_GetHCLKFreq+0x14>)
 8000d02:	681b      	ldr	r3, [r3, #0]
}
 8000d04:	4618      	mov	r0, r3
 8000d06:	46bd      	mov	sp, r7
 8000d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0c:	4770      	bx	lr
 8000d0e:	bf00      	nop
 8000d10:	20000000 	.word	0x20000000

08000d14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000d18:	f7ff fff0 	bl	8000cfc <HAL_RCC_GetHCLKFreq>
 8000d1c:	4602      	mov	r2, r0
 8000d1e:	4b05      	ldr	r3, [pc, #20]	@ (8000d34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8000d20:	689b      	ldr	r3, [r3, #8]
 8000d22:	0a9b      	lsrs	r3, r3, #10
 8000d24:	f003 0307 	and.w	r3, r3, #7
 8000d28:	4903      	ldr	r1, [pc, #12]	@ (8000d38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000d2a:	5ccb      	ldrb	r3, [r1, r3]
 8000d2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000d30:	4618      	mov	r0, r3
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	40023800 	.word	0x40023800
 8000d38:	0800134c 	.word	0x0800134c

08000d3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000d40:	f7ff ffdc 	bl	8000cfc <HAL_RCC_GetHCLKFreq>
 8000d44:	4602      	mov	r2, r0
 8000d46:	4b05      	ldr	r3, [pc, #20]	@ (8000d5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8000d48:	689b      	ldr	r3, [r3, #8]
 8000d4a:	0b5b      	lsrs	r3, r3, #13
 8000d4c:	f003 0307 	and.w	r3, r3, #7
 8000d50:	4903      	ldr	r1, [pc, #12]	@ (8000d60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000d52:	5ccb      	ldrb	r3, [r1, r3]
 8000d54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000d58:	4618      	mov	r0, r3
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	40023800 	.word	0x40023800
 8000d60:	0800134c 	.word	0x0800134c

08000d64 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d101      	bne.n	8000d76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8000d72:	2301      	movs	r3, #1
 8000d74:	e042      	b.n	8000dfc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8000d7c:	b2db      	uxtb	r3, r3
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d106      	bne.n	8000d90 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	2200      	movs	r2, #0
 8000d86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8000d8a:	6878      	ldr	r0, [r7, #4]
 8000d8c:	f7ff fc1c 	bl	80005c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	2224      	movs	r2, #36	@ 0x24
 8000d94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	68da      	ldr	r2, [r3, #12]
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8000da6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8000da8:	6878      	ldr	r0, [r7, #4]
 8000daa:	f000 f82b 	bl	8000e04 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	691a      	ldr	r2, [r3, #16]
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8000dbc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	695a      	ldr	r2, [r3, #20]
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8000dcc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	68da      	ldr	r2, [r3, #12]
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8000ddc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	2200      	movs	r2, #0
 8000de2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	2220      	movs	r2, #32
 8000de8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	2220      	movs	r2, #32
 8000df0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	2200      	movs	r2, #0
 8000df8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8000dfa:	2300      	movs	r3, #0
}
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	3708      	adds	r7, #8
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}

08000e04 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000e04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000e08:	b0c0      	sub	sp, #256	@ 0x100
 8000e0a:	af00      	add	r7, sp, #0
 8000e0c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000e10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	691b      	ldr	r3, [r3, #16]
 8000e18:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8000e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000e20:	68d9      	ldr	r1, [r3, #12]
 8000e22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000e26:	681a      	ldr	r2, [r3, #0]
 8000e28:	ea40 0301 	orr.w	r3, r0, r1
 8000e2c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000e2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000e32:	689a      	ldr	r2, [r3, #8]
 8000e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000e38:	691b      	ldr	r3, [r3, #16]
 8000e3a:	431a      	orrs	r2, r3
 8000e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000e40:	695b      	ldr	r3, [r3, #20]
 8000e42:	431a      	orrs	r2, r3
 8000e44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000e48:	69db      	ldr	r3, [r3, #28]
 8000e4a:	4313      	orrs	r3, r2
 8000e4c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8000e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	68db      	ldr	r3, [r3, #12]
 8000e58:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8000e5c:	f021 010c 	bic.w	r1, r1, #12
 8000e60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000e64:	681a      	ldr	r2, [r3, #0]
 8000e66:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8000e6a:	430b      	orrs	r3, r1
 8000e6c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8000e6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	695b      	ldr	r3, [r3, #20]
 8000e76:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8000e7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000e7e:	6999      	ldr	r1, [r3, #24]
 8000e80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000e84:	681a      	ldr	r2, [r3, #0]
 8000e86:	ea40 0301 	orr.w	r3, r0, r1
 8000e8a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8000e8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000e90:	681a      	ldr	r2, [r3, #0]
 8000e92:	4b8f      	ldr	r3, [pc, #572]	@ (80010d0 <UART_SetConfig+0x2cc>)
 8000e94:	429a      	cmp	r2, r3
 8000e96:	d005      	beq.n	8000ea4 <UART_SetConfig+0xa0>
 8000e98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000e9c:	681a      	ldr	r2, [r3, #0]
 8000e9e:	4b8d      	ldr	r3, [pc, #564]	@ (80010d4 <UART_SetConfig+0x2d0>)
 8000ea0:	429a      	cmp	r2, r3
 8000ea2:	d104      	bne.n	8000eae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8000ea4:	f7ff ff4a 	bl	8000d3c <HAL_RCC_GetPCLK2Freq>
 8000ea8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8000eac:	e003      	b.n	8000eb6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8000eae:	f7ff ff31 	bl	8000d14 <HAL_RCC_GetPCLK1Freq>
 8000eb2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000eb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000eba:	69db      	ldr	r3, [r3, #28]
 8000ebc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000ec0:	f040 810c 	bne.w	80010dc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8000ec4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8000ec8:	2200      	movs	r2, #0
 8000eca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8000ece:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8000ed2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8000ed6:	4622      	mov	r2, r4
 8000ed8:	462b      	mov	r3, r5
 8000eda:	1891      	adds	r1, r2, r2
 8000edc:	65b9      	str	r1, [r7, #88]	@ 0x58
 8000ede:	415b      	adcs	r3, r3
 8000ee0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000ee2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8000ee6:	4621      	mov	r1, r4
 8000ee8:	eb12 0801 	adds.w	r8, r2, r1
 8000eec:	4629      	mov	r1, r5
 8000eee:	eb43 0901 	adc.w	r9, r3, r1
 8000ef2:	f04f 0200 	mov.w	r2, #0
 8000ef6:	f04f 0300 	mov.w	r3, #0
 8000efa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000efe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000f02:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000f06:	4690      	mov	r8, r2
 8000f08:	4699      	mov	r9, r3
 8000f0a:	4623      	mov	r3, r4
 8000f0c:	eb18 0303 	adds.w	r3, r8, r3
 8000f10:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8000f14:	462b      	mov	r3, r5
 8000f16:	eb49 0303 	adc.w	r3, r9, r3
 8000f1a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8000f1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000f22:	685b      	ldr	r3, [r3, #4]
 8000f24:	2200      	movs	r2, #0
 8000f26:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8000f2a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8000f2e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8000f32:	460b      	mov	r3, r1
 8000f34:	18db      	adds	r3, r3, r3
 8000f36:	653b      	str	r3, [r7, #80]	@ 0x50
 8000f38:	4613      	mov	r3, r2
 8000f3a:	eb42 0303 	adc.w	r3, r2, r3
 8000f3e:	657b      	str	r3, [r7, #84]	@ 0x54
 8000f40:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8000f44:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8000f48:	f7ff f93e 	bl	80001c8 <__aeabi_uldivmod>
 8000f4c:	4602      	mov	r2, r0
 8000f4e:	460b      	mov	r3, r1
 8000f50:	4b61      	ldr	r3, [pc, #388]	@ (80010d8 <UART_SetConfig+0x2d4>)
 8000f52:	fba3 2302 	umull	r2, r3, r3, r2
 8000f56:	095b      	lsrs	r3, r3, #5
 8000f58:	011c      	lsls	r4, r3, #4
 8000f5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8000f5e:	2200      	movs	r2, #0
 8000f60:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8000f64:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8000f68:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8000f6c:	4642      	mov	r2, r8
 8000f6e:	464b      	mov	r3, r9
 8000f70:	1891      	adds	r1, r2, r2
 8000f72:	64b9      	str	r1, [r7, #72]	@ 0x48
 8000f74:	415b      	adcs	r3, r3
 8000f76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000f78:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8000f7c:	4641      	mov	r1, r8
 8000f7e:	eb12 0a01 	adds.w	sl, r2, r1
 8000f82:	4649      	mov	r1, r9
 8000f84:	eb43 0b01 	adc.w	fp, r3, r1
 8000f88:	f04f 0200 	mov.w	r2, #0
 8000f8c:	f04f 0300 	mov.w	r3, #0
 8000f90:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8000f94:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8000f98:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000f9c:	4692      	mov	sl, r2
 8000f9e:	469b      	mov	fp, r3
 8000fa0:	4643      	mov	r3, r8
 8000fa2:	eb1a 0303 	adds.w	r3, sl, r3
 8000fa6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8000faa:	464b      	mov	r3, r9
 8000fac:	eb4b 0303 	adc.w	r3, fp, r3
 8000fb0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8000fb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	2200      	movs	r2, #0
 8000fbc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8000fc0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8000fc4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8000fc8:	460b      	mov	r3, r1
 8000fca:	18db      	adds	r3, r3, r3
 8000fcc:	643b      	str	r3, [r7, #64]	@ 0x40
 8000fce:	4613      	mov	r3, r2
 8000fd0:	eb42 0303 	adc.w	r3, r2, r3
 8000fd4:	647b      	str	r3, [r7, #68]	@ 0x44
 8000fd6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8000fda:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8000fde:	f7ff f8f3 	bl	80001c8 <__aeabi_uldivmod>
 8000fe2:	4602      	mov	r2, r0
 8000fe4:	460b      	mov	r3, r1
 8000fe6:	4611      	mov	r1, r2
 8000fe8:	4b3b      	ldr	r3, [pc, #236]	@ (80010d8 <UART_SetConfig+0x2d4>)
 8000fea:	fba3 2301 	umull	r2, r3, r3, r1
 8000fee:	095b      	lsrs	r3, r3, #5
 8000ff0:	2264      	movs	r2, #100	@ 0x64
 8000ff2:	fb02 f303 	mul.w	r3, r2, r3
 8000ff6:	1acb      	subs	r3, r1, r3
 8000ff8:	00db      	lsls	r3, r3, #3
 8000ffa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8000ffe:	4b36      	ldr	r3, [pc, #216]	@ (80010d8 <UART_SetConfig+0x2d4>)
 8001000:	fba3 2302 	umull	r2, r3, r3, r2
 8001004:	095b      	lsrs	r3, r3, #5
 8001006:	005b      	lsls	r3, r3, #1
 8001008:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800100c:	441c      	add	r4, r3
 800100e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001012:	2200      	movs	r2, #0
 8001014:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001018:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800101c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8001020:	4642      	mov	r2, r8
 8001022:	464b      	mov	r3, r9
 8001024:	1891      	adds	r1, r2, r2
 8001026:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001028:	415b      	adcs	r3, r3
 800102a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800102c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001030:	4641      	mov	r1, r8
 8001032:	1851      	adds	r1, r2, r1
 8001034:	6339      	str	r1, [r7, #48]	@ 0x30
 8001036:	4649      	mov	r1, r9
 8001038:	414b      	adcs	r3, r1
 800103a:	637b      	str	r3, [r7, #52]	@ 0x34
 800103c:	f04f 0200 	mov.w	r2, #0
 8001040:	f04f 0300 	mov.w	r3, #0
 8001044:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8001048:	4659      	mov	r1, fp
 800104a:	00cb      	lsls	r3, r1, #3
 800104c:	4651      	mov	r1, sl
 800104e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001052:	4651      	mov	r1, sl
 8001054:	00ca      	lsls	r2, r1, #3
 8001056:	4610      	mov	r0, r2
 8001058:	4619      	mov	r1, r3
 800105a:	4603      	mov	r3, r0
 800105c:	4642      	mov	r2, r8
 800105e:	189b      	adds	r3, r3, r2
 8001060:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001064:	464b      	mov	r3, r9
 8001066:	460a      	mov	r2, r1
 8001068:	eb42 0303 	adc.w	r3, r2, r3
 800106c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001074:	685b      	ldr	r3, [r3, #4]
 8001076:	2200      	movs	r2, #0
 8001078:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800107c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001080:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8001084:	460b      	mov	r3, r1
 8001086:	18db      	adds	r3, r3, r3
 8001088:	62bb      	str	r3, [r7, #40]	@ 0x28
 800108a:	4613      	mov	r3, r2
 800108c:	eb42 0303 	adc.w	r3, r2, r3
 8001090:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001092:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001096:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800109a:	f7ff f895 	bl	80001c8 <__aeabi_uldivmod>
 800109e:	4602      	mov	r2, r0
 80010a0:	460b      	mov	r3, r1
 80010a2:	4b0d      	ldr	r3, [pc, #52]	@ (80010d8 <UART_SetConfig+0x2d4>)
 80010a4:	fba3 1302 	umull	r1, r3, r3, r2
 80010a8:	095b      	lsrs	r3, r3, #5
 80010aa:	2164      	movs	r1, #100	@ 0x64
 80010ac:	fb01 f303 	mul.w	r3, r1, r3
 80010b0:	1ad3      	subs	r3, r2, r3
 80010b2:	00db      	lsls	r3, r3, #3
 80010b4:	3332      	adds	r3, #50	@ 0x32
 80010b6:	4a08      	ldr	r2, [pc, #32]	@ (80010d8 <UART_SetConfig+0x2d4>)
 80010b8:	fba2 2303 	umull	r2, r3, r2, r3
 80010bc:	095b      	lsrs	r3, r3, #5
 80010be:	f003 0207 	and.w	r2, r3, #7
 80010c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4422      	add	r2, r4
 80010ca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80010cc:	e106      	b.n	80012dc <UART_SetConfig+0x4d8>
 80010ce:	bf00      	nop
 80010d0:	40011000 	.word	0x40011000
 80010d4:	40011400 	.word	0x40011400
 80010d8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80010dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80010e0:	2200      	movs	r2, #0
 80010e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80010e6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80010ea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80010ee:	4642      	mov	r2, r8
 80010f0:	464b      	mov	r3, r9
 80010f2:	1891      	adds	r1, r2, r2
 80010f4:	6239      	str	r1, [r7, #32]
 80010f6:	415b      	adcs	r3, r3
 80010f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80010fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80010fe:	4641      	mov	r1, r8
 8001100:	1854      	adds	r4, r2, r1
 8001102:	4649      	mov	r1, r9
 8001104:	eb43 0501 	adc.w	r5, r3, r1
 8001108:	f04f 0200 	mov.w	r2, #0
 800110c:	f04f 0300 	mov.w	r3, #0
 8001110:	00eb      	lsls	r3, r5, #3
 8001112:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001116:	00e2      	lsls	r2, r4, #3
 8001118:	4614      	mov	r4, r2
 800111a:	461d      	mov	r5, r3
 800111c:	4643      	mov	r3, r8
 800111e:	18e3      	adds	r3, r4, r3
 8001120:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001124:	464b      	mov	r3, r9
 8001126:	eb45 0303 	adc.w	r3, r5, r3
 800112a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800112e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	2200      	movs	r2, #0
 8001136:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800113a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800113e:	f04f 0200 	mov.w	r2, #0
 8001142:	f04f 0300 	mov.w	r3, #0
 8001146:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800114a:	4629      	mov	r1, r5
 800114c:	008b      	lsls	r3, r1, #2
 800114e:	4621      	mov	r1, r4
 8001150:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001154:	4621      	mov	r1, r4
 8001156:	008a      	lsls	r2, r1, #2
 8001158:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800115c:	f7ff f834 	bl	80001c8 <__aeabi_uldivmod>
 8001160:	4602      	mov	r2, r0
 8001162:	460b      	mov	r3, r1
 8001164:	4b60      	ldr	r3, [pc, #384]	@ (80012e8 <UART_SetConfig+0x4e4>)
 8001166:	fba3 2302 	umull	r2, r3, r3, r2
 800116a:	095b      	lsrs	r3, r3, #5
 800116c:	011c      	lsls	r4, r3, #4
 800116e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001172:	2200      	movs	r2, #0
 8001174:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001178:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800117c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8001180:	4642      	mov	r2, r8
 8001182:	464b      	mov	r3, r9
 8001184:	1891      	adds	r1, r2, r2
 8001186:	61b9      	str	r1, [r7, #24]
 8001188:	415b      	adcs	r3, r3
 800118a:	61fb      	str	r3, [r7, #28]
 800118c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001190:	4641      	mov	r1, r8
 8001192:	1851      	adds	r1, r2, r1
 8001194:	6139      	str	r1, [r7, #16]
 8001196:	4649      	mov	r1, r9
 8001198:	414b      	adcs	r3, r1
 800119a:	617b      	str	r3, [r7, #20]
 800119c:	f04f 0200 	mov.w	r2, #0
 80011a0:	f04f 0300 	mov.w	r3, #0
 80011a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80011a8:	4659      	mov	r1, fp
 80011aa:	00cb      	lsls	r3, r1, #3
 80011ac:	4651      	mov	r1, sl
 80011ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80011b2:	4651      	mov	r1, sl
 80011b4:	00ca      	lsls	r2, r1, #3
 80011b6:	4610      	mov	r0, r2
 80011b8:	4619      	mov	r1, r3
 80011ba:	4603      	mov	r3, r0
 80011bc:	4642      	mov	r2, r8
 80011be:	189b      	adds	r3, r3, r2
 80011c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80011c4:	464b      	mov	r3, r9
 80011c6:	460a      	mov	r2, r1
 80011c8:	eb42 0303 	adc.w	r3, r2, r3
 80011cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80011d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	2200      	movs	r2, #0
 80011d8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80011da:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80011dc:	f04f 0200 	mov.w	r2, #0
 80011e0:	f04f 0300 	mov.w	r3, #0
 80011e4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80011e8:	4649      	mov	r1, r9
 80011ea:	008b      	lsls	r3, r1, #2
 80011ec:	4641      	mov	r1, r8
 80011ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80011f2:	4641      	mov	r1, r8
 80011f4:	008a      	lsls	r2, r1, #2
 80011f6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80011fa:	f7fe ffe5 	bl	80001c8 <__aeabi_uldivmod>
 80011fe:	4602      	mov	r2, r0
 8001200:	460b      	mov	r3, r1
 8001202:	4611      	mov	r1, r2
 8001204:	4b38      	ldr	r3, [pc, #224]	@ (80012e8 <UART_SetConfig+0x4e4>)
 8001206:	fba3 2301 	umull	r2, r3, r3, r1
 800120a:	095b      	lsrs	r3, r3, #5
 800120c:	2264      	movs	r2, #100	@ 0x64
 800120e:	fb02 f303 	mul.w	r3, r2, r3
 8001212:	1acb      	subs	r3, r1, r3
 8001214:	011b      	lsls	r3, r3, #4
 8001216:	3332      	adds	r3, #50	@ 0x32
 8001218:	4a33      	ldr	r2, [pc, #204]	@ (80012e8 <UART_SetConfig+0x4e4>)
 800121a:	fba2 2303 	umull	r2, r3, r2, r3
 800121e:	095b      	lsrs	r3, r3, #5
 8001220:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001224:	441c      	add	r4, r3
 8001226:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800122a:	2200      	movs	r2, #0
 800122c:	673b      	str	r3, [r7, #112]	@ 0x70
 800122e:	677a      	str	r2, [r7, #116]	@ 0x74
 8001230:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8001234:	4642      	mov	r2, r8
 8001236:	464b      	mov	r3, r9
 8001238:	1891      	adds	r1, r2, r2
 800123a:	60b9      	str	r1, [r7, #8]
 800123c:	415b      	adcs	r3, r3
 800123e:	60fb      	str	r3, [r7, #12]
 8001240:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001244:	4641      	mov	r1, r8
 8001246:	1851      	adds	r1, r2, r1
 8001248:	6039      	str	r1, [r7, #0]
 800124a:	4649      	mov	r1, r9
 800124c:	414b      	adcs	r3, r1
 800124e:	607b      	str	r3, [r7, #4]
 8001250:	f04f 0200 	mov.w	r2, #0
 8001254:	f04f 0300 	mov.w	r3, #0
 8001258:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800125c:	4659      	mov	r1, fp
 800125e:	00cb      	lsls	r3, r1, #3
 8001260:	4651      	mov	r1, sl
 8001262:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001266:	4651      	mov	r1, sl
 8001268:	00ca      	lsls	r2, r1, #3
 800126a:	4610      	mov	r0, r2
 800126c:	4619      	mov	r1, r3
 800126e:	4603      	mov	r3, r0
 8001270:	4642      	mov	r2, r8
 8001272:	189b      	adds	r3, r3, r2
 8001274:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001276:	464b      	mov	r3, r9
 8001278:	460a      	mov	r2, r1
 800127a:	eb42 0303 	adc.w	r3, r2, r3
 800127e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001280:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	2200      	movs	r2, #0
 8001288:	663b      	str	r3, [r7, #96]	@ 0x60
 800128a:	667a      	str	r2, [r7, #100]	@ 0x64
 800128c:	f04f 0200 	mov.w	r2, #0
 8001290:	f04f 0300 	mov.w	r3, #0
 8001294:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8001298:	4649      	mov	r1, r9
 800129a:	008b      	lsls	r3, r1, #2
 800129c:	4641      	mov	r1, r8
 800129e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80012a2:	4641      	mov	r1, r8
 80012a4:	008a      	lsls	r2, r1, #2
 80012a6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80012aa:	f7fe ff8d 	bl	80001c8 <__aeabi_uldivmod>
 80012ae:	4602      	mov	r2, r0
 80012b0:	460b      	mov	r3, r1
 80012b2:	4b0d      	ldr	r3, [pc, #52]	@ (80012e8 <UART_SetConfig+0x4e4>)
 80012b4:	fba3 1302 	umull	r1, r3, r3, r2
 80012b8:	095b      	lsrs	r3, r3, #5
 80012ba:	2164      	movs	r1, #100	@ 0x64
 80012bc:	fb01 f303 	mul.w	r3, r1, r3
 80012c0:	1ad3      	subs	r3, r2, r3
 80012c2:	011b      	lsls	r3, r3, #4
 80012c4:	3332      	adds	r3, #50	@ 0x32
 80012c6:	4a08      	ldr	r2, [pc, #32]	@ (80012e8 <UART_SetConfig+0x4e4>)
 80012c8:	fba2 2303 	umull	r2, r3, r2, r3
 80012cc:	095b      	lsrs	r3, r3, #5
 80012ce:	f003 020f 	and.w	r2, r3, #15
 80012d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4422      	add	r2, r4
 80012da:	609a      	str	r2, [r3, #8]
}
 80012dc:	bf00      	nop
 80012de:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80012e2:	46bd      	mov	sp, r7
 80012e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80012e8:	51eb851f 	.word	0x51eb851f

080012ec <__libc_init_array>:
 80012ec:	b570      	push	{r4, r5, r6, lr}
 80012ee:	4d0d      	ldr	r5, [pc, #52]	@ (8001324 <__libc_init_array+0x38>)
 80012f0:	4c0d      	ldr	r4, [pc, #52]	@ (8001328 <__libc_init_array+0x3c>)
 80012f2:	1b64      	subs	r4, r4, r5
 80012f4:	10a4      	asrs	r4, r4, #2
 80012f6:	2600      	movs	r6, #0
 80012f8:	42a6      	cmp	r6, r4
 80012fa:	d109      	bne.n	8001310 <__libc_init_array+0x24>
 80012fc:	4d0b      	ldr	r5, [pc, #44]	@ (800132c <__libc_init_array+0x40>)
 80012fe:	4c0c      	ldr	r4, [pc, #48]	@ (8001330 <__libc_init_array+0x44>)
 8001300:	f000 f818 	bl	8001334 <_init>
 8001304:	1b64      	subs	r4, r4, r5
 8001306:	10a4      	asrs	r4, r4, #2
 8001308:	2600      	movs	r6, #0
 800130a:	42a6      	cmp	r6, r4
 800130c:	d105      	bne.n	800131a <__libc_init_array+0x2e>
 800130e:	bd70      	pop	{r4, r5, r6, pc}
 8001310:	f855 3b04 	ldr.w	r3, [r5], #4
 8001314:	4798      	blx	r3
 8001316:	3601      	adds	r6, #1
 8001318:	e7ee      	b.n	80012f8 <__libc_init_array+0xc>
 800131a:	f855 3b04 	ldr.w	r3, [r5], #4
 800131e:	4798      	blx	r3
 8001320:	3601      	adds	r6, #1
 8001322:	e7f2      	b.n	800130a <__libc_init_array+0x1e>
 8001324:	0800135c 	.word	0x0800135c
 8001328:	0800135c 	.word	0x0800135c
 800132c:	0800135c 	.word	0x0800135c
 8001330:	08001360 	.word	0x08001360

08001334 <_init>:
 8001334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001336:	bf00      	nop
 8001338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800133a:	bc08      	pop	{r3}
 800133c:	469e      	mov	lr, r3
 800133e:	4770      	bx	lr

08001340 <_fini>:
 8001340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001342:	bf00      	nop
 8001344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001346:	bc08      	pop	{r3}
 8001348:	469e      	mov	lr, r3
 800134a:	4770      	bx	lr
