timestamp=1715377533634

[~A]
LastVerilogToplevel=tb
ModifyID=1
Version=74
design.sv_testbench.sv=0*2849*3583

[~MFT]
0=6|0work.mgf|3583|0
1=4|1work.mgf|2781|0
3=8|3work.mgf|2249|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2023.04.112 (Linux64)|0000004d789c0dc7310ac0200c00c0af649734e8475afc80581b68401d929af7d7e186c34f065bab9d214ea30d82ccf688065aa6646f55a62c2eac15af7c9277b969f9c07824326d801d764b2ce90712c61a1b|c73a565f2ade592f8ac1c68f484c9216da049bf77a1186958744efbce24f19a4

[full_adder]
A/full_adder=22|../design.sv|1|1*374
BinL64/full_adder=3*174
R=../design.sv|1
SLP=3*520
Version=2023.04.112 (Linux64)|0000004d789c0dc7310ac0200c00c0af649734e8475afc80581b68401d929af7d7e186c34f065bab9d214ea30d82ccf688065aa6646f55a62c2eac15af7c9277b969f9c07824326d801d764b2ce90712c61a1b|b6bc4c72c6b4732d30366d04e0b9d81ca93b35da59acef6f28d70118359e933e39e355c96c2b382802e597947b1d12b4

[half_adder]
A/half_adder=22|../design.sv|14|1*1820
BinL64/half_adder=3*697
R=../design.sv|14
SLP=3*1086
Version=2023.04.112 (Linux64)|0000004d789c0dc7310ac0200c00c0af649734e8475afc80581b68401d929af7d7e186c34f065bab9d214ea30d82ccf688065aa6646f55a62c2eac15af7c9277b969f9c07824326d801d764b2ce90712c61a1b|9d478890ab412e42d6b75255d560236f41ab0ed49771ee80612b3666c997a9c239e355c96c2b382802e597947b1d12b4

[tb]
A/tb=22|../testbench.sv|1|1*2781
BinL64/tb=3*1282
R=../testbench.sv|1
SLP=3*2249
Version=2023.04.112 (Linux64)|0000004d789c0dc7310ac0200c00c0af649734e8475afc80581b68401d929af7d7e186c34f065bab9d214ea30d82ccf688065aa6646f55a62c2eac15af7c9277b969f9c07824326d801d764b2ce90712c61a1b|8db8692708dc0985d408d2497dbc95fa784d9b1c906c0559788ddbeb12d6ed36

[~U]
$root=12|0*0|
full_adder=12|0*2214|
half_adder=12|0*2459|
tb=12|0*2676||0x10
