/*
 * Copyright (c) 2016-2017 Micron Technology, Inc.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/spi/spi.h>
#include <linux/mtd/mtd.h>
#include <linux/mtd/spinand.h>

struct gen_spinand_controller {
	struct spinand_controller ctrl;
	struct spi_device *spi;
};

#define to_gen_spinand_controller(c) \
	container_of(c, struct gen_spinand_controller, ctrl)

/*
 * gen_spinand_controller_exec_op - to process a command to send to the
 * SPI NAND by generic SPI bus
 * @spinand: SPI NAND device structure
 * @op: SPI NAND operation descriptor
 */
static int gen_spinand_controller_exec_op(struct spinand_device *spinand,
				   struct spinand_op *op)
{
	struct spi_message message;
	struct spi_transfer x[3];
	struct spinand_controller *spinand_controller;
	struct gen_spinand_controller *controller;

	spinand_controller = spinand->controller.controller;
	controller = to_gen_spinand_controller(spinand_controller);
	spi_message_init(&message);
	memset(x, 0, sizeof(x));
	x[0].len = 1;
	x[0].tx_nbits = 1;
	x[0].tx_buf = &op->cmd;
	spi_message_add_tail(&x[0], &message);

	if (op->n_addr + op->dummy_bytes) {
		x[1].len = op->n_addr + op->dummy_bytes;
		x[1].tx_nbits = op->addr_nbits;
		x[1].tx_buf = op->addr;
		//printk("cmd:%2X,naddr:%d,[%2X][%2X][%2X]\n",op->cmd,op->n_addr,op->addr[0],op->addr[1],op->addr[2]);
		spi_message_add_tail(&x[1], &message);
	}

	if (op->n_tx) {
		x[2].len = op->n_tx;
		x[2].tx_nbits = op->data_nbits;
		x[2].tx_buf = op->tx_buf;
		spi_message_add_tail(&x[2], &message);
	} else if (op->n_rx) {
		x[2].len = op->n_rx;
		x[2].rx_nbits = op->data_nbits;
		x[2].rx_buf = op->rx_buf;
		spi_message_add_tail(&x[2], &message);
	}

	return spi_sync(controller->spi, &message);
}

static struct spinand_controller_ops gen_spinand_controller_ops = {
	.exec_op = gen_spinand_controller_exec_op,
};
extern int read_test(struct mtd_info *mtd,loff_t from,size_t len);
extern int erase_test(struct mtd_info *mtd,uint64_t  from,uint64_t len);
extern int write_test(struct mtd_info *mtd,loff_t to,size_t len);
extern int spinand_bbt_create(struct nand_device *nand );
extern int mark_bad_test(struct mtd_info *mtd,loff_t offs);
static int gen_spinand_controller_probe(struct spi_device *spi)
{
	struct spinand_device *spinand;
	struct gen_spinand_controller *controller;
	struct spinand_controller *spinand_controller;
	struct device *dev = &spi->dev;
	u16 mode = spi->mode;
	int ret;

	spinand = devm_spinand_alloc(dev);
	if (IS_ERR(spinand)) {
		ret = PTR_ERR(spinand);
		goto out;
	}

	controller = devm_kzalloc(dev, sizeof(*controller), GFP_KERNEL);
	if (!controller) {
		ret = -ENOMEM;
		goto out;
	}

	controller->spi = spi;
	spinand_controller = &controller->ctrl;
	spinand_controller->ops = &gen_spinand_controller_ops;
	spinand_controller->caps = SPINAND_CAP_RD_X1 | SPINAND_CAP_WR_X1;

	if ((mode & SPI_RX_QUAD) && (mode & SPI_TX_QUAD))
		spinand_controller->caps |= SPINAND_CAP_RD_QUAD;

	if ((mode & SPI_RX_DUAL) && (mode & SPI_TX_DUAL))
		spinand_controller->caps |= SPINAND_CAP_RD_DUAL;

	if (mode & SPI_RX_QUAD)
		spinand_controller->caps |= SPINAND_CAP_RD_X4;

	if (mode & SPI_RX_DUAL)
		spinand_controller->caps |= SPINAND_CAP_RD_X2;

	if (mode & SPI_TX_QUAD)
		spinand_controller->caps |= SPINAND_CAP_WR_QUAD |
					    SPINAND_CAP_WR_X4;

	if (mode & SPI_TX_DUAL)
		spinand_controller->caps |= SPINAND_CAP_WR_DUAL |
					    SPINAND_CAP_WR_X2;

	spinand->controller.controller = spinand_controller;
	spi_set_drvdata(spi, spinand);

	ret = spinand_init(spinand, THIS_MODULE);
	if (ret)
		goto out;

	ret = mtd_device_register(spinand_to_mtd(spinand), NULL, 0);
	struct nand_device *nand =spinand_to_nand(spinand);
	spinand_bbt_create(nand);
	//mark_bad_test(spinand_to_mtd(spinand),0x00);
	/*
	int i=0,status=0;
	unsigned int entry=0;
	struct nand_pos pos;
	for(i=0;i<1024;i++){

		erase_test(spinand_to_mtd(spinand),i*0x20000,0x20000);
		}*/
	//erase_test(spinand_to_mtd(spinand),0x00,0x20000);
	//write_test(spinand_to_mtd(spinand),0x00,2048);
	//read_test(spinand_to_mtd(spinand),0x00,2048);
	//mark_bad_test(spinand_to_mtd(spinand),0);
	//read_test(spinand_to_mtd(spinand),0x00,2048);
out:
	return ret;
}

static int gen_spinand_controller_remove(struct spi_device *spi)
{
	struct spinand_device *spinand = spi_get_drvdata(spi);
	int ret;

	ret = mtd_device_unregister(spinand_to_mtd(spinand));
	if (ret)
		return ret;

	spinand_cleanup(spinand);

	return 0;
}

static struct spi_driver gen_spinand_controller_driver = {
	.driver = {
		.name	= "generic-spinand-controller",
		.owner	= THIS_MODULE,
	},
	.probe	= gen_spinand_controller_probe,
	.remove	= gen_spinand_controller_remove,
};
module_spi_driver(gen_spinand_controller_driver);

MODULE_DESCRIPTION("Generic SPI NAND controller");
MODULE_AUTHOR("Peter Pan <peterpandong@micron.com>");
MODULE_LICENSE("GPL v2");
