

Implementation tool: Xilinx Vivado v.2018.3
Project:             fir_filter
Solution:            OperationChaining9nsSolution
Device target:       xc7z020clg484-1
Report date:         Fri Apr 26 11:08:03 +0200 2024

#=== Post-Implementation Resource usage ===
SLICE:           88
LUT:            276
FF:             226
DSP:              2
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    9.000
CP achieved post-synthesis:    5.745
CP achieved post-implementation:    6.059
Timing met
