Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/VM/Documents/ISE/AES_Decryption_Final/tb_AES_dec_full_pipeline_in_isim_beh.exe -prj C:/Users/VM/Documents/ISE/AES_Decryption_Final/tb_AES_dec_full_pipeline_in_beh.prj work.tb_AES_dec_full_pipeline_in work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/AES-128-256/Pipelined/RTL/Decryption/S_box.v" into library work
Analyzing Verilog file "Z:/AES-128-256/Pipelined/RTL/Decryption/INV_S_box.v" into library work
Analyzing Verilog file "Z:/AES-128-256/Pipelined/RTL/Decryption/inv sub bytes.v" into library work
Analyzing Verilog file "Z:/AES-128-256/Pipelined/RTL/Decryption/Inv shift Rows.v" into library work
Analyzing Verilog file "Z:/AES-128-256/Pipelined/RTL/Decryption/Inv mix col.v" into library work
Analyzing Verilog file "Z:/AES-128-256/Pipelined/RTL/Decryption/G-Function.v" into library work
Analyzing Verilog file "Z:/AES-128-256/Pipelined/RTL/Decryption/Add Key.v" into library work
Analyzing Verilog file "Z:/AES-128-256/Pipelined/RTL/Decryption/round_1_dec.v" into library work
Analyzing Verilog file "Z:/AES-128-256/Pipelined/RTL/Decryption/round_10_dec.v" into library work
Analyzing Verilog file "Z:/AES-128-256/Pipelined/RTL/Decryption/rounds_9_to_2_dec.v" into library work
Analyzing Verilog file "Z:/AES-128-256/Pipelined/RTL/Decryption/Key generator_dec.v" into library work
Analyzing Verilog file "Z:/AES-128-256/Pipelined/RTL/Decryption/FSM.v" into library work
Analyzing Verilog file "Z:/AES-128-256/Pipelined/RTL/Decryption/AES_dec.v" into library work
Analyzing Verilog file "C:/Users/VM/Documents/ISE/AES_Decryption_Final/TB_dec.v" into library work
WARNING:HDLCompiler:1142 - "C:/Users/VM/Documents/ISE/AES_Decryption_Final/TB_dec.v" Line 6: Compiler directive `timescale is not allowed here
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module FSM
Compiling module S_box
Compiling module g_function
Compiling module key_generator_dec
Compiling module key_add
Compiling module InvShiftRows
Compiling module AES_InvSbox
Compiling module InvSubBytes
Compiling module round_10_dec
Compiling module InvMixColumns
Compiling module rounds_9_to_2_dec
Compiling module round_1_dec
Compiling module AES_dec
Compiling module tb_AES_dec_full_pipeline_in
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 15 Verilog Units
Built simulation executable C:/Users/VM/Documents/ISE/AES_Decryption_Final/tb_AES_dec_full_pipeline_in_isim_beh.exe
Fuse Memory Usage: 29712 KB
Fuse CPU Usage: 2574 ms
