

================================================================
== Vivado HLS Report for 'filter_top_dummy_proc_fe'
================================================================
* Date:           Sat Mar 24 17:29:40 2018

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        fft_filter_hlsprj
* Solution:       solution3
* Product family: kintex7
* Target device:  xc7k410tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   3.30|      2.39|        0.41|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  8193|  10241|  8193|  10241|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  8192|  10240|   4 ~ 5  |          -|          -|  2048|    no    |
        +----------+------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     1590|   1540|  508400|  254200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / (icmp)
	6  / (!icmp)
5 --> 
	6  / true
6 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.44ns
ST_1: stg_7 [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:0  call void (...)* @_ssdm_op_SpecInterface(i64* %in_r, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_8 [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:1  call void (...)* @_ssdm_op_SpecInterface(i64* %output_xn2, [8 x i8]* @str84, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str84, [8 x i8]* @str84, [8 x i8]* @str84)

ST_1: stg_9 [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:2  call void (...)* @_ssdm_op_SpecInterface(i64* %output_xn1, [8 x i8]* @str83, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str83, [8 x i8]* @str83, [8 x i8]* @str83)

ST_1: stg_10 [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:3  call void (...)* @_ssdm_op_SpecInterface(i16* %config_inv_data_V, [8 x i8]* @str82, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str82, [8 x i8]* @str82, [8 x i8]* @str82)

ST_1: stg_11 [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:4  call void (...)* @_ssdm_op_SpecInterface(i16* %config_fwd_data_V, [8 x i8]* @str81, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str81, [8 x i8]* @str81, [8 x i8]* @str81)

ST_1: stg_12 [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:5  call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %input_xn2, [1 x i8]* @p_str1, [12 x i8]* @p_str5, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_13 [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:6  call void (...)* @_ssdm_op_SpecInterface([2048 x i64]* %input_xn2, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: p_Result_s [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:7  %p_Result_s = call i16 @_ssdm_op_PartSet.i16.i16.i13.i32.i32(i16 undef, i13 3135, i32 0, i32 12)

ST_1: stg_15 [1/1] 1.44ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:8  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %config_fwd_data_V, i16 %p_Result_s)

ST_1: p_Result_1 [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:9  %p_Result_1 = call i16 @_ssdm_op_PartSet.i16.i16.i13.i32.i32(i16 undef, i13 2, i32 0, i32 12)

ST_1: stg_17 [1/1] 1.44ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:10  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %config_inv_data_V, i16 %p_Result_1)

ST_1: stg_18 [1/1] 0.89ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:11  br label %0


 <State 2>: 2.39ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i12 [ 0, %_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit ], [ %i_1, %5 ]

ST_2: exitcond [1/1] 1.30ns
:1  %exitcond = icmp eq i12 %i, -2048

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)

ST_2: i_1 [1/1] 1.30ns
:3  %i_1 = add i12 %i, 1

ST_2: stg_23 [1/1] 0.00ns
:4  br i1 %exitcond, label %6, label %1

ST_2: tmp [1/1] 0.00ns
:0  %tmp = zext i12 %i to i64

ST_2: input_xn2_addr [1/1] 0.00ns
:1  %input_xn2_addr = getelementptr [2048 x i64]* %input_xn2, i64 0, i64 %tmp

ST_2: input_xn2_load [2/2] 2.39ns
:2  %input_xn2_load = load i64* %input_xn2_addr, align 8

ST_2: stg_27 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.39ns
ST_3: input_xn2_load [1/2] 2.39ns
:2  %input_xn2_load = load i64* %input_xn2_addr, align 8


 <State 4>: 2.39ns
ST_4: stg_29 [1/1] 1.44ns
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %output_xn2, i64 %input_xn2_load)

ST_4: tmp_5 [1/1] 0.00ns
:4  %tmp_5 = call i3 @_ssdm_op_PartSelect.i3.i12.i32.i32(i12 %i, i32 9, i32 11)

ST_4: icmp [1/1] 0.94ns
:5  %icmp = icmp eq i3 %tmp_5, 0

ST_4: stg_32 [1/1] 0.00ns
:6  br i1 %icmp, label %2, label %3

ST_4: in_read [1/1] 0.00ns
:0  %in_read = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %in_r)

ST_4: tmp_7 [1/1] 0.00ns
:1  %tmp_7 = trunc i64 %in_read to i32

ST_4: in_M_imag_V_load_new [1/1] 0.00ns
:2  %in_M_imag_V_load_new = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %in_read, i32 32, i32 63)

ST_4: stg_36 [1/1] 1.44ns
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %output_xn1, i64 %in_read)

ST_4: tmp_4 [1/1] 1.30ns
:4  %tmp_4 = icmp ugt i12 %i, 1535

ST_4: stg_38 [1/1] 0.00ns
:5  br i1 %tmp_4, label %4, label %._crit_edge

ST_4: tmp_8 [1/1] 0.00ns
:0  %tmp_8 = trunc i12 %i to i9

ST_4: tmp_6 [1/1] 0.00ns
:1  %tmp_6 = zext i9 %tmp_8 to i64

ST_4: detector_tail_M_real_V_addr_1 [1/1] 0.00ns
:2  %detector_tail_M_real_V_addr_1 = getelementptr [512 x i32]* @detector_tail_M_real_V, i64 0, i64 %tmp_6

ST_4: stg_42 [1/1] 2.39ns
:3  store i32 %tmp_7, i32* %detector_tail_M_real_V_addr_1, align 4

ST_4: detector_tail_M_imag_V_addr_1 [1/1] 0.00ns
:4  %detector_tail_M_imag_V_addr_1 = getelementptr [512 x i32]* @detector_tail_M_imag_V, i64 0, i64 %tmp_6

ST_4: stg_44 [1/1] 2.39ns
:5  store i32 %in_M_imag_V_load_new, i32* %detector_tail_M_imag_V_addr_1, align 4

ST_4: stg_45 [1/1] 0.00ns
:6  br label %._crit_edge

ST_4: stg_46 [1/1] 0.00ns
._crit_edge:0  br label %5

ST_4: detector_tail_M_real_V_addr [1/1] 0.00ns
:0  %detector_tail_M_real_V_addr = getelementptr [512 x i32]* @detector_tail_M_real_V, i64 0, i64 %tmp

ST_4: detector_tail_M_real_V_load [2/2] 2.39ns
:1  %detector_tail_M_real_V_load = load i32* %detector_tail_M_real_V_addr, align 4

ST_4: detector_tail_M_imag_V_addr [1/1] 0.00ns
:2  %detector_tail_M_imag_V_addr = getelementptr [512 x i32]* @detector_tail_M_imag_V, i64 0, i64 %tmp

ST_4: detector_tail_M_imag_V_load [2/2] 2.39ns
:3  %detector_tail_M_imag_V_load = load i32* %detector_tail_M_imag_V_addr, align 4


 <State 5>: 2.39ns
ST_5: detector_tail_M_real_V_load [1/2] 2.39ns
:1  %detector_tail_M_real_V_load = load i32* %detector_tail_M_real_V_addr, align 4

ST_5: detector_tail_M_imag_V_load [1/2] 2.39ns
:3  %detector_tail_M_imag_V_load = load i32* %detector_tail_M_imag_V_addr, align 4


 <State 6>: 1.44ns
ST_6: output_xn1_M_imag_V_addr [1/1] 0.00ns
:4  %output_xn1_M_imag_V_addr = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %detector_tail_M_imag_V_load, i32 %detector_tail_M_real_V_load)

ST_6: stg_54 [1/1] 1.44ns
:5  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %output_xn1, i64 %output_xn1_M_imag_V_addr)

ST_6: stg_55 [1/1] 0.00ns
:6  br label %5

ST_6: stg_56 [1/1] 0.00ns
:0  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
