<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64CondBrTuning.cpp source code [llvm/llvm/lib/Target/AArch64/AArch64CondBrTuning.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64CondBrTuning.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64CondBrTuning.cpp.html'>AArch64CondBrTuning.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- AArch64CondBrTuning.cpp --- Conditional branch tuning for AArch64 -===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file contains a pass that transforms CBZ/CBNZ/TBZ/TBNZ instructions</i></td></tr>
<tr><th id="10">10</th><td><i>/// into a conditional branch (B.cond), when the NZCV flags can be set for</i></td></tr>
<tr><th id="11">11</th><td><i>/// "free".  This is preferred on targets that have more flexibility when</i></td></tr>
<tr><th id="12">12</th><td><i>/// scheduling B.cond instructions as compared to CBZ/CBNZ/TBZ/TBNZ (assuming</i></td></tr>
<tr><th id="13">13</th><td><i>/// all other variables are equal).  This can also reduce register pressure.</i></td></tr>
<tr><th id="14">14</th><td><i>///</i></td></tr>
<tr><th id="15">15</th><td><i>/// A few examples:</i></td></tr>
<tr><th id="16">16</th><td><i>///</i></td></tr>
<tr><th id="17">17</th><td><i>/// 1) add w8, w0, w1  -&gt; cmn w0, w1             ; CMN is an alias of ADDS.</i></td></tr>
<tr><th id="18">18</th><td><i>///    cbz w8, .LBB_2  -&gt; b.eq .LBB0_2</i></td></tr>
<tr><th id="19">19</th><td><i>///</i></td></tr>
<tr><th id="20">20</th><td><i>/// 2) add w8, w0, w1  -&gt; adds w8, w0, w1        ; w8 has multiple uses.</i></td></tr>
<tr><th id="21">21</th><td><i>///    cbz w8, .LBB1_2 -&gt; b.eq .LBB1_2</i></td></tr>
<tr><th id="22">22</th><td><i>///</i></td></tr>
<tr><th id="23">23</th><td><i>/// 3) sub w8, w0, w1       -&gt; subs w8, w0, w1   ; w8 has multiple uses.</i></td></tr>
<tr><th id="24">24</th><td><i>///    tbz w8, #31, .LBB6_2 -&gt; b.pl .LBB6_2</i></td></tr>
<tr><th id="25">25</th><td><i>///</i></td></tr>
<tr><th id="26">26</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="AArch64.h.html">"AArch64.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="AArch64Subtarget.h.html">"AArch64Subtarget.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/Passes.h.html">"llvm/CodeGen/Passes.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "aarch64-cond-br-tuning"</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/AARCH64_CONDBR_TUNING_NAME" data-ref="_M/AARCH64_CONDBR_TUNING_NAME">AARCH64_CONDBR_TUNING_NAME</dfn> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"AArch64 Conditional Branch Tuning"</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><b>namespace</b> {</td></tr>
<tr><th id="47">47</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::AArch64CondBrTuning" title='(anonymous namespace)::AArch64CondBrTuning' data-ref="(anonymousnamespace)::AArch64CondBrTuning" data-ref-filename="(anonymousnamespace)..AArch64CondBrTuning">AArch64CondBrTuning</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="48">48</th><td>  <em>const</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::AArch64CondBrTuning::TII" title='(anonymous namespace)::AArch64CondBrTuning::TII' data-type='const llvm::AArch64InstrInfo *' data-ref="(anonymousnamespace)::AArch64CondBrTuning::TII" data-ref-filename="(anonymousnamespace)..AArch64CondBrTuning..TII">TII</dfn>;</td></tr>
<tr><th id="49">49</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::AArch64CondBrTuning::TRI" title='(anonymous namespace)::AArch64CondBrTuning::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::AArch64CondBrTuning::TRI" data-ref-filename="(anonymousnamespace)..AArch64CondBrTuning..TRI">TRI</dfn>;</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::AArch64CondBrTuning::MRI" title='(anonymous namespace)::AArch64CondBrTuning::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::AArch64CondBrTuning::MRI" data-ref-filename="(anonymousnamespace)..AArch64CondBrTuning..MRI">MRI</dfn>;</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><b>public</b>:</td></tr>
<tr><th id="54">54</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::AArch64CondBrTuning::ID" title='(anonymous namespace)::AArch64CondBrTuning::ID' data-type='char' data-ref="(anonymousnamespace)::AArch64CondBrTuning::ID" data-ref-filename="(anonymousnamespace)..AArch64CondBrTuning..ID">ID</dfn>;</td></tr>
<tr><th id="55">55</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119AArch64CondBrTuningC1Ev" title='(anonymous namespace)::AArch64CondBrTuning::AArch64CondBrTuning' data-type='void (anonymous namespace)::AArch64CondBrTuning::AArch64CondBrTuning()' data-ref="_ZN12_GLOBAL__N_119AArch64CondBrTuningC1Ev" data-ref-filename="_ZN12_GLOBAL__N_119AArch64CondBrTuningC1Ev">AArch64CondBrTuning</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::AArch64CondBrTuning::ID" title='(anonymous namespace)::AArch64CondBrTuning::ID' data-use='a' data-ref="(anonymousnamespace)::AArch64CondBrTuning::ID" data-ref-filename="(anonymousnamespace)..AArch64CondBrTuning..ID">ID</a>) {</td></tr>
<tr><th id="56">56</th><td>    <a class="ref fn" href="#72" title='llvm::initializeAArch64CondBrTuningPass' data-ref="_ZN4llvm33initializeAArch64CondBrTuningPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm33initializeAArch64CondBrTuningPassERNS_12PassRegistryE">initializeAArch64CondBrTuningPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a>::<a class="ref fn" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv" data-ref-filename="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="57">57</th><td>  }</td></tr>
<tr><th id="58">58</th><td>  <em>void</em> <a class="virtual tu decl fn" href="#_ZNK12_GLOBAL__N_119AArch64CondBrTuning16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::AArch64CondBrTuning::getAnalysisUsage' data-type='void (anonymous namespace)::AArch64CondBrTuning::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_119AArch64CondBrTuning16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_119AArch64CondBrTuning16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</a>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col1 decl" id="1AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="1AU" data-ref-filename="1AU">AU</dfn>) <em>const</em> override;</td></tr>
<tr><th id="59">59</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_119AArch64CondBrTuning20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64CondBrTuning::runOnMachineFunction' data-type='bool (anonymous namespace)::AArch64CondBrTuning::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_119AArch64CondBrTuning20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_119AArch64CondBrTuning20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="2MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="2MF" data-ref-filename="2MF">MF</dfn>) override;</td></tr>
<tr><th id="60">60</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_119AArch64CondBrTuning11getPassNameEv" title='(anonymous namespace)::AArch64CondBrTuning::getPassName' data-type='llvm::StringRef (anonymous namespace)::AArch64CondBrTuning::getPassName() const' data-ref="_ZNK12_GLOBAL__N_119AArch64CondBrTuning11getPassNameEv" data-ref-filename="_ZNK12_GLOBAL__N_119AArch64CondBrTuning11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="macro" href="#44" title="&quot;AArch64 Conditional Branch Tuning&quot;" data-ref="_M/AARCH64_CONDBR_TUNING_NAME">AARCH64_CONDBR_TUNING_NAME</a>; }</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><b>private</b>:</td></tr>
<tr><th id="63">63</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZN12_GLOBAL__N_119AArch64CondBrTuning13getOperandDefERKN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64CondBrTuning::getOperandDef' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64CondBrTuning::getOperandDef(const llvm::MachineOperand &amp; MO)' data-ref="_ZN12_GLOBAL__N_119AArch64CondBrTuning13getOperandDefERKN4llvm14MachineOperandE" data-ref-filename="_ZN12_GLOBAL__N_119AArch64CondBrTuning13getOperandDefERKN4llvm14MachineOperandE">getOperandDef</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="3MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="3MO" data-ref-filename="3MO">MO</dfn>);</td></tr>
<tr><th id="64">64</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZN12_GLOBAL__N_119AArch64CondBrTuning20convertToFlagSettingERN4llvm12MachineInstrEb" title='(anonymous namespace)::AArch64CondBrTuning::convertToFlagSetting' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64CondBrTuning::convertToFlagSetting(llvm::MachineInstr &amp; MI, bool IsFlagSetting)' data-ref="_ZN12_GLOBAL__N_119AArch64CondBrTuning20convertToFlagSettingERN4llvm12MachineInstrEb" data-ref-filename="_ZN12_GLOBAL__N_119AArch64CondBrTuning20convertToFlagSettingERN4llvm12MachineInstrEb">convertToFlagSetting</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="4MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="4MI" data-ref-filename="4MI">MI</dfn>, <em>bool</em> <dfn class="local col5 decl" id="5IsFlagSetting" title='IsFlagSetting' data-type='bool' data-ref="5IsFlagSetting" data-ref-filename="5IsFlagSetting">IsFlagSetting</dfn>);</td></tr>
<tr><th id="65">65</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZN12_GLOBAL__N_119AArch64CondBrTuning15convertToCondBrERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64CondBrTuning::convertToCondBr' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64CondBrTuning::convertToCondBr(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_119AArch64CondBrTuning15convertToCondBrERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_119AArch64CondBrTuning15convertToCondBrERN4llvm12MachineInstrE">convertToCondBr</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="6MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="6MI" data-ref-filename="6MI">MI</dfn>);</td></tr>
<tr><th id="66">66</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119AArch64CondBrTuning15tryToTuneBranchERN4llvm12MachineInstrES3_" title='(anonymous namespace)::AArch64CondBrTuning::tryToTuneBranch' data-type='bool (anonymous namespace)::AArch64CondBrTuning::tryToTuneBranch(llvm::MachineInstr &amp; MI, llvm::MachineInstr &amp; DefMI)' data-ref="_ZN12_GLOBAL__N_119AArch64CondBrTuning15tryToTuneBranchERN4llvm12MachineInstrES3_" data-ref-filename="_ZN12_GLOBAL__N_119AArch64CondBrTuning15tryToTuneBranchERN4llvm12MachineInstrES3_">tryToTuneBranch</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="7MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="7MI" data-ref-filename="7MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="8DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="8DefMI" data-ref-filename="8DefMI">DefMI</dfn>);</td></tr>
<tr><th id="67">67</th><td>};</td></tr>
<tr><th id="68">68</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::AArch64CondBrTuning" title='(anonymous namespace)::AArch64CondBrTuning' data-ref="(anonymousnamespace)::AArch64CondBrTuning" data-ref-filename="(anonymousnamespace)..AArch64CondBrTuning">AArch64CondBrTuning</a>::<dfn class="tu decl def" id="(anonymousnamespace)::AArch64CondBrTuning::ID" title='(anonymous namespace)::AArch64CondBrTuning::ID' data-type='char' data-ref="(anonymousnamespace)::AArch64CondBrTuning::ID" data-ref-filename="(anonymousnamespace)..AArch64CondBrTuning..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#37" title="static void *initializeAArch64CondBrTuningPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;AArch64 Conditional Branch Tuning&quot;, &quot;aarch64-cond-br-tuning&quot;, &amp;AArch64CondBrTuning::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;AArch64CondBrTuning&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeAArch64CondBrTuningPassFlag; void llvm::initializeAArch64CondBrTuningPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeAArch64CondBrTuningPassFlag, initializeAArch64CondBrTuningPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::AArch64CondBrTuning" title='(anonymous namespace)::AArch64CondBrTuning' data-ref="(anonymousnamespace)::AArch64CondBrTuning" data-ref-filename="(anonymousnamespace)..AArch64CondBrTuning">AArch64CondBrTuning</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"aarch64-cond-br-tuning"</q>,</td></tr>
<tr><th id="73">73</th><td>                <a class="macro" href="#44" title="&quot;AArch64 Conditional Branch Tuning&quot;" data-ref="_M/AARCH64_CONDBR_TUNING_NAME">AARCH64_CONDBR_TUNING_NAME</a>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64CondBrTuning" title='(anonymous namespace)::AArch64CondBrTuning' data-ref="(anonymousnamespace)::AArch64CondBrTuning" data-ref-filename="(anonymousnamespace)..AArch64CondBrTuning">AArch64CondBrTuning</a>::<dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_119AArch64CondBrTuning16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::AArch64CondBrTuning::getAnalysisUsage' data-type='void (anonymous namespace)::AArch64CondBrTuning::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_119AArch64CondBrTuning16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_119AArch64CondBrTuning16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col9 decl" id="9AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="9AU" data-ref-filename="9AU">AU</dfn>) <em>const</em> {</td></tr>
<tr><th id="76">76</th><td>  <a class="local col9 ref" href="#9AU" title='AU' data-ref="9AU" data-ref-filename="9AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv" data-ref-filename="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="77">77</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col9 ref" href="#9AU" title='AU' data-ref="9AU" data-ref-filename="9AU">AU</a></span>);</td></tr>
<tr><th id="78">78</th><td>}</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::AArch64CondBrTuning" title='(anonymous namespace)::AArch64CondBrTuning' data-ref="(anonymousnamespace)::AArch64CondBrTuning" data-ref-filename="(anonymousnamespace)..AArch64CondBrTuning">AArch64CondBrTuning</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119AArch64CondBrTuning13getOperandDefERKN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64CondBrTuning::getOperandDef' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64CondBrTuning::getOperandDef(const llvm::MachineOperand &amp; MO)' data-ref="_ZN12_GLOBAL__N_119AArch64CondBrTuning13getOperandDefERKN4llvm14MachineOperandE" data-ref-filename="_ZN12_GLOBAL__N_119AArch64CondBrTuning13getOperandDefERKN4llvm14MachineOperandE">getOperandDef</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="10MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="10MO" data-ref-filename="10MO">MO</dfn>) {</td></tr>
<tr><th id="81">81</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#10MO" title='MO' data-ref="10MO" data-ref-filename="10MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="82">82</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="83">83</th><td>  <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::AArch64CondBrTuning::MRI" title='(anonymous namespace)::AArch64CondBrTuning::MRI' data-use='r' data-ref="(anonymousnamespace)::AArch64CondBrTuning::MRI" data-ref-filename="(anonymousnamespace)..AArch64CondBrTuning..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="local col0 ref" href="#10MO" title='MO' data-ref="10MO" data-ref-filename="10MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="84">84</th><td>}</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::AArch64CondBrTuning" title='(anonymous namespace)::AArch64CondBrTuning' data-ref="(anonymousnamespace)::AArch64CondBrTuning" data-ref-filename="(anonymousnamespace)..AArch64CondBrTuning">AArch64CondBrTuning</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119AArch64CondBrTuning20convertToFlagSettingERN4llvm12MachineInstrEb" title='(anonymous namespace)::AArch64CondBrTuning::convertToFlagSetting' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64CondBrTuning::convertToFlagSetting(llvm::MachineInstr &amp; MI, bool IsFlagSetting)' data-ref="_ZN12_GLOBAL__N_119AArch64CondBrTuning20convertToFlagSettingERN4llvm12MachineInstrEb" data-ref-filename="_ZN12_GLOBAL__N_119AArch64CondBrTuning20convertToFlagSettingERN4llvm12MachineInstrEb">convertToFlagSetting</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="11MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="11MI" data-ref-filename="11MI">MI</dfn>,</td></tr>
<tr><th id="87">87</th><td>                                                        <em>bool</em> <dfn class="local col2 decl" id="12IsFlagSetting" title='IsFlagSetting' data-type='bool' data-ref="12IsFlagSetting" data-ref-filename="12IsFlagSetting">IsFlagSetting</dfn>) {</td></tr>
<tr><th id="88">88</th><td>  <i>// If this is already the flag setting version of the instruction (e.g., SUBS)</i></td></tr>
<tr><th id="89">89</th><td><i>  // just make sure the implicit-def of NZCV isn't marked dead.</i></td></tr>
<tr><th id="90">90</th><td>  <b>if</b> (<a class="local col2 ref" href="#12IsFlagSetting" title='IsFlagSetting' data-ref="12IsFlagSetting" data-ref-filename="12IsFlagSetting">IsFlagSetting</a>) {</td></tr>
<tr><th id="91">91</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="13I" title='I' data-type='unsigned int' data-ref="13I" data-ref-filename="13I">I</dfn> = <a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI" data-ref-filename="11MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>(), <dfn class="local col4 decl" id="14E" title='E' data-type='unsigned int' data-ref="14E" data-ref-filename="14E">E</dfn> = <a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI" data-ref-filename="11MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="92">92</th><td>         <a class="local col3 ref" href="#13I" title='I' data-ref="13I" data-ref-filename="13I">I</a> != <a class="local col4 ref" href="#14E" title='E' data-ref="14E" data-ref-filename="14E">E</a>; ++<a class="local col3 ref" href="#13I" title='I' data-ref="13I" data-ref-filename="13I">I</a>) {</td></tr>
<tr><th id="93">93</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="15MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="15MO" data-ref-filename="15MO">MO</dfn> = <a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI" data-ref-filename="11MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#13I" title='I' data-ref="13I" data-ref-filename="13I">I</a>);</td></tr>
<tr><th id="94">94</th><td>      <b>if</b> (<a class="local col5 ref" href="#15MO" title='MO' data-ref="15MO" data-ref-filename="15MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col5 ref" href="#15MO" title='MO' data-ref="15MO" data-ref-filename="15MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>() &amp;&amp; <a class="local col5 ref" href="#15MO" title='MO' data-ref="15MO" data-ref-filename="15MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::NZCV" title='llvm::AArch64::NZCV' data-ref="llvm::AArch64::NZCV" data-ref-filename="llvm..AArch64..NZCV">NZCV</a>)</td></tr>
<tr><th id="95">95</th><td>        <a class="local col5 ref" href="#15MO" title='MO' data-ref="15MO" data-ref-filename="15MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>(<b>false</b>);</td></tr>
<tr><th id="96">96</th><td>    }</td></tr>
<tr><th id="97">97</th><td>    <b>return</b> &amp;<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI" data-ref-filename="11MI">MI</a>;</td></tr>
<tr><th id="98">98</th><td>  }</td></tr>
<tr><th id="99">99</th><td>  <em>bool</em> <dfn class="local col6 decl" id="16Is64Bit" title='Is64Bit' data-type='bool' data-ref="16Is64Bit" data-ref-filename="16Is64Bit">Is64Bit</dfn>;</td></tr>
<tr><th id="100">100</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="17NewOpc" title='NewOpc' data-type='unsigned int' data-ref="17NewOpc" data-ref-filename="17NewOpc">NewOpc</dfn> = <a class="tu member field" href="#(anonymousnamespace)::AArch64CondBrTuning::TII" title='(anonymous namespace)::AArch64CondBrTuning::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64CondBrTuning::TII" data-ref-filename="(anonymousnamespace)..AArch64CondBrTuning..TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo23convertToFlagSettingOpcEjRb" title='llvm::AArch64InstrInfo::convertToFlagSettingOpc' data-ref="_ZN4llvm16AArch64InstrInfo23convertToFlagSettingOpcEjRb" data-ref-filename="_ZN4llvm16AArch64InstrInfo23convertToFlagSettingOpcEjRb">convertToFlagSettingOpc</a>(<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI" data-ref-filename="11MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class='refarg'><a class="local col6 ref" href="#16Is64Bit" title='Is64Bit' data-ref="16Is64Bit" data-ref-filename="16Is64Bit">Is64Bit</a></span>);</td></tr>
<tr><th id="101">101</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="18NewDestReg" title='NewDestReg' data-type='llvm::Register' data-ref="18NewDestReg" data-ref-filename="18NewDestReg">NewDestReg</dfn> = <a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI" data-ref-filename="11MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="102">102</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64CondBrTuning::MRI" title='(anonymous namespace)::AArch64CondBrTuning::MRI' data-use='r' data-ref="(anonymousnamespace)::AArch64CondBrTuning::MRI" data-ref-filename="(anonymousnamespace)..AArch64CondBrTuning..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI" data-ref-filename="11MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="103">103</th><td>    <a class="local col8 ref" href="#18NewDestReg" title='NewDestReg' data-ref="18NewDestReg" data-ref-filename="18NewDestReg">NewDestReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#16Is64Bit" title='Is64Bit' data-ref="16Is64Bit" data-ref-filename="16Is64Bit">Is64Bit</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>;</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col9 decl" id="19MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="19MIB" data-ref-filename="19MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI" data-ref-filename="11MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI" data-ref-filename="11MI">MI</a></span>, <a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI" data-ref-filename="11MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="106">106</th><td>                                    <a class="tu member field" href="#(anonymousnamespace)::AArch64CondBrTuning::TII" title='(anonymous namespace)::AArch64CondBrTuning::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64CondBrTuning::TII" data-ref-filename="(anonymousnamespace)..AArch64CondBrTuning..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#17NewOpc" title='NewOpc' data-ref="17NewOpc" data-ref-filename="17NewOpc">NewOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#18NewDestReg" title='NewDestReg' data-ref="18NewDestReg" data-ref-filename="18NewDestReg">NewDestReg</a>);</td></tr>
<tr><th id="107">107</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="20I" title='I' data-type='unsigned int' data-ref="20I" data-ref-filename="20I">I</dfn> = <var>1</var>, <dfn class="local col1 decl" id="21E" title='E' data-type='unsigned int' data-ref="21E" data-ref-filename="21E">E</dfn> = <a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI" data-ref-filename="11MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#20I" title='I' data-ref="20I" data-ref-filename="20I">I</a> != <a class="local col1 ref" href="#21E" title='E' data-ref="21E" data-ref-filename="21E">E</a>; ++<a class="local col0 ref" href="#20I" title='I' data-ref="20I" data-ref-filename="20I">I</a>)</td></tr>
<tr><th id="108">108</th><td>    <a class="local col9 ref" href="#19MIB" title='MIB' data-ref="19MIB" data-ref-filename="19MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI" data-ref-filename="11MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#20I" title='I' data-ref="20I" data-ref-filename="20I">I</a>));</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col9 ref" href="#19MIB" title='MIB' data-ref="19MIB" data-ref-filename="19MIB">MIB</a>;</td></tr>
<tr><th id="111">111</th><td>}</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::AArch64CondBrTuning" title='(anonymous namespace)::AArch64CondBrTuning' data-ref="(anonymousnamespace)::AArch64CondBrTuning" data-ref-filename="(anonymousnamespace)..AArch64CondBrTuning">AArch64CondBrTuning</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119AArch64CondBrTuning15convertToCondBrERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64CondBrTuning::convertToCondBr' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64CondBrTuning::convertToCondBr(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_119AArch64CondBrTuning15convertToCondBrERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_119AArch64CondBrTuning15convertToCondBrERN4llvm12MachineInstrE">convertToCondBr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="22MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="22MI" data-ref-filename="22MI">MI</dfn>) {</td></tr>
<tr><th id="114">114</th><td>  <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> <dfn class="local col3 decl" id="23CC" title='CC' data-type='AArch64CC::CondCode' data-ref="23CC" data-ref-filename="23CC">CC</dfn>;</td></tr>
<tr><th id="115">115</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="24TargetMBB" title='TargetMBB' data-type='llvm::MachineBasicBlock *' data-ref="24TargetMBB" data-ref-filename="24TargetMBB">TargetMBB</dfn> = <a class="tu member field" href="#(anonymousnamespace)::AArch64CondBrTuning::TII" title='(anonymous namespace)::AArch64CondBrTuning::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64CondBrTuning::TII" data-ref-filename="(anonymousnamespace)..AArch64CondBrTuning..TII">TII</a>-&gt;<a class="virtual ref fn" href="AArch64InstrInfo.h.html#_ZNK4llvm16AArch64InstrInfo18getBranchDestBlockERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getBranchDestBlock' data-ref="_ZNK4llvm16AArch64InstrInfo18getBranchDestBlockERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo18getBranchDestBlockERKNS_12MachineInstrE">getBranchDestBlock</a>(<a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI" data-ref-filename="22MI">MI</a>);</td></tr>
<tr><th id="116">116</th><td>  <b>switch</b> (<a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI" data-ref-filename="22MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="117">117</th><td>  <b>default</b>:</td></tr>
<tr><th id="118">118</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected opcode!"</q>);</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBZW" title='llvm::AArch64::CBZW' data-ref="llvm::AArch64::CBZW" data-ref-filename="llvm..AArch64..CBZW">CBZW</a>:</td></tr>
<tr><th id="121">121</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBZX" title='llvm::AArch64::CBZX' data-ref="llvm::AArch64::CBZX" data-ref-filename="llvm..AArch64..CBZX">CBZX</a>:</td></tr>
<tr><th id="122">122</th><td>    <a class="local col3 ref" href="#23CC" title='CC' data-ref="23CC" data-ref-filename="23CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::EQ" title='llvm::AArch64CC::EQ' data-ref="llvm::AArch64CC::EQ" data-ref-filename="llvm..AArch64CC..EQ">EQ</a>;</td></tr>
<tr><th id="123">123</th><td>    <b>break</b>;</td></tr>
<tr><th id="124">124</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZW" title='llvm::AArch64::CBNZW' data-ref="llvm::AArch64::CBNZW" data-ref-filename="llvm..AArch64..CBNZW">CBNZW</a>:</td></tr>
<tr><th id="125">125</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZX" title='llvm::AArch64::CBNZX' data-ref="llvm::AArch64::CBNZX" data-ref-filename="llvm..AArch64..CBNZX">CBNZX</a>:</td></tr>
<tr><th id="126">126</th><td>    <a class="local col3 ref" href="#23CC" title='CC' data-ref="23CC" data-ref-filename="23CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::NE" title='llvm::AArch64CC::NE' data-ref="llvm::AArch64CC::NE" data-ref-filename="llvm..AArch64CC..NE">NE</a>;</td></tr>
<tr><th id="127">127</th><td>    <b>break</b>;</td></tr>
<tr><th id="128">128</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZW" title='llvm::AArch64::TBZW' data-ref="llvm::AArch64::TBZW" data-ref-filename="llvm..AArch64..TBZW">TBZW</a>:</td></tr>
<tr><th id="129">129</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZX" title='llvm::AArch64::TBZX' data-ref="llvm::AArch64::TBZX" data-ref-filename="llvm..AArch64..TBZX">TBZX</a>:</td></tr>
<tr><th id="130">130</th><td>    <a class="local col3 ref" href="#23CC" title='CC' data-ref="23CC" data-ref-filename="23CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::PL" title='llvm::AArch64CC::PL' data-ref="llvm::AArch64CC::PL" data-ref-filename="llvm..AArch64CC..PL">PL</a>;</td></tr>
<tr><th id="131">131</th><td>    <b>break</b>;</td></tr>
<tr><th id="132">132</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZW" title='llvm::AArch64::TBNZW' data-ref="llvm::AArch64::TBNZW" data-ref-filename="llvm..AArch64..TBNZW">TBNZW</a>:</td></tr>
<tr><th id="133">133</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZX" title='llvm::AArch64::TBNZX' data-ref="llvm::AArch64::TBNZX" data-ref-filename="llvm..AArch64..TBNZX">TBNZX</a>:</td></tr>
<tr><th id="134">134</th><td>    <a class="local col3 ref" href="#23CC" title='CC' data-ref="23CC" data-ref-filename="23CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::MI" title='llvm::AArch64CC::MI' data-ref="llvm::AArch64CC::MI" data-ref-filename="llvm..AArch64CC..MI">MI</a>;</td></tr>
<tr><th id="135">135</th><td>    <b>break</b>;</td></tr>
<tr><th id="136">136</th><td>  }</td></tr>
<tr><th id="137">137</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI" data-ref-filename="22MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI" data-ref-filename="22MI">MI</a></span>, <a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI" data-ref-filename="22MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::AArch64CondBrTuning::TII" title='(anonymous namespace)::AArch64CondBrTuning::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64CondBrTuning::TII" data-ref-filename="(anonymousnamespace)..AArch64CondBrTuning..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::Bcc" title='llvm::AArch64::Bcc' data-ref="llvm::AArch64::Bcc" data-ref-filename="llvm..AArch64..Bcc">Bcc</a>))</td></tr>
<tr><th id="138">138</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#23CC" title='CC' data-ref="23CC" data-ref-filename="23CC">CC</a>)</td></tr>
<tr><th id="139">139</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col4 ref" href="#24TargetMBB" title='TargetMBB' data-ref="24TargetMBB" data-ref-filename="24TargetMBB">TargetMBB</a>);</td></tr>
<tr><th id="140">140</th><td>}</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64CondBrTuning" title='(anonymous namespace)::AArch64CondBrTuning' data-ref="(anonymousnamespace)::AArch64CondBrTuning" data-ref-filename="(anonymousnamespace)..AArch64CondBrTuning">AArch64CondBrTuning</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119AArch64CondBrTuning15tryToTuneBranchERN4llvm12MachineInstrES3_" title='(anonymous namespace)::AArch64CondBrTuning::tryToTuneBranch' data-type='bool (anonymous namespace)::AArch64CondBrTuning::tryToTuneBranch(llvm::MachineInstr &amp; MI, llvm::MachineInstr &amp; DefMI)' data-ref="_ZN12_GLOBAL__N_119AArch64CondBrTuning15tryToTuneBranchERN4llvm12MachineInstrES3_" data-ref-filename="_ZN12_GLOBAL__N_119AArch64CondBrTuning15tryToTuneBranchERN4llvm12MachineInstrES3_">tryToTuneBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="25MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="25MI" data-ref-filename="25MI">MI</dfn>,</td></tr>
<tr><th id="143">143</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="26DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="26DefMI" data-ref-filename="26DefMI">DefMI</dfn>) {</td></tr>
<tr><th id="144">144</th><td>  <i>// We don't want NZCV bits live across blocks.</i></td></tr>
<tr><th id="145">145</th><td>  <b>if</b> (<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col6 ref" href="#26DefMI" title='DefMI' data-ref="26DefMI" data-ref-filename="26DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="146">146</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <em>bool</em> <dfn class="local col7 decl" id="27IsFlagSetting" title='IsFlagSetting' data-type='bool' data-ref="27IsFlagSetting" data-ref-filename="27IsFlagSetting">IsFlagSetting</dfn> = <b>true</b>;</td></tr>
<tr><th id="149">149</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="28MIOpc" title='MIOpc' data-type='unsigned int' data-ref="28MIOpc" data-ref-filename="28MIOpc">MIOpc</dfn> = <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="150">150</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="29NewCmp" title='NewCmp' data-type='llvm::MachineInstr *' data-ref="29NewCmp" data-ref-filename="29NewCmp">NewCmp</dfn> = <b>nullptr</b>, *<dfn class="local col0 decl" id="30NewBr" title='NewBr' data-type='llvm::MachineInstr *' data-ref="30NewBr" data-ref-filename="30NewBr">NewBr</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="151">151</th><td>  <b>switch</b> (<a class="local col6 ref" href="#26DefMI" title='DefMI' data-ref="26DefMI" data-ref-filename="26DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="152">152</th><td>  <b>default</b>:</td></tr>
<tr><th id="153">153</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="154">154</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWri" title='llvm::AArch64::ADDWri' data-ref="llvm::AArch64::ADDWri" data-ref-filename="llvm..AArch64..ADDWri">ADDWri</a>:</td></tr>
<tr><th id="155">155</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWrr" title='llvm::AArch64::ADDWrr' data-ref="llvm::AArch64::ADDWrr" data-ref-filename="llvm..AArch64..ADDWrr">ADDWrr</a>:</td></tr>
<tr><th id="156">156</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWrs" title='llvm::AArch64::ADDWrs' data-ref="llvm::AArch64::ADDWrs" data-ref-filename="llvm..AArch64..ADDWrs">ADDWrs</a>:</td></tr>
<tr><th id="157">157</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWrx" title='llvm::AArch64::ADDWrx' data-ref="llvm::AArch64::ADDWrx" data-ref-filename="llvm..AArch64..ADDWrx">ADDWrx</a>:</td></tr>
<tr><th id="158">158</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDWri" title='llvm::AArch64::ANDWri' data-ref="llvm::AArch64::ANDWri" data-ref-filename="llvm..AArch64..ANDWri">ANDWri</a>:</td></tr>
<tr><th id="159">159</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDWrr" title='llvm::AArch64::ANDWrr' data-ref="llvm::AArch64::ANDWrr" data-ref-filename="llvm..AArch64..ANDWrr">ANDWrr</a>:</td></tr>
<tr><th id="160">160</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDWrs" title='llvm::AArch64::ANDWrs' data-ref="llvm::AArch64::ANDWrs" data-ref-filename="llvm..AArch64..ANDWrs">ANDWrs</a>:</td></tr>
<tr><th id="161">161</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICWrr" title='llvm::AArch64::BICWrr' data-ref="llvm::AArch64::BICWrr" data-ref-filename="llvm..AArch64..BICWrr">BICWrr</a>:</td></tr>
<tr><th id="162">162</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICWrs" title='llvm::AArch64::BICWrs' data-ref="llvm::AArch64::BICWrs" data-ref-filename="llvm..AArch64..BICWrs">BICWrs</a>:</td></tr>
<tr><th id="163">163</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWri" title='llvm::AArch64::SUBWri' data-ref="llvm::AArch64::SUBWri" data-ref-filename="llvm..AArch64..SUBWri">SUBWri</a>:</td></tr>
<tr><th id="164">164</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWrr" title='llvm::AArch64::SUBWrr' data-ref="llvm::AArch64::SUBWrr" data-ref-filename="llvm..AArch64..SUBWrr">SUBWrr</a>:</td></tr>
<tr><th id="165">165</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWrs" title='llvm::AArch64::SUBWrs' data-ref="llvm::AArch64::SUBWrs" data-ref-filename="llvm..AArch64..SUBWrs">SUBWrs</a>:</td></tr>
<tr><th id="166">166</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWrx" title='llvm::AArch64::SUBWrx' data-ref="llvm::AArch64::SUBWrx" data-ref-filename="llvm..AArch64..SUBWrx">SUBWrx</a>:</td></tr>
<tr><th id="167">167</th><td>    <a class="local col7 ref" href="#27IsFlagSetting" title='IsFlagSetting' data-ref="27IsFlagSetting" data-ref-filename="27IsFlagSetting">IsFlagSetting</a> = <b>false</b>;</td></tr>
<tr><th id="168">168</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="169">169</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWri" title='llvm::AArch64::ADDSWri' data-ref="llvm::AArch64::ADDSWri" data-ref-filename="llvm..AArch64..ADDSWri">ADDSWri</a>:</td></tr>
<tr><th id="170">170</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrr" title='llvm::AArch64::ADDSWrr' data-ref="llvm::AArch64::ADDSWrr" data-ref-filename="llvm..AArch64..ADDSWrr">ADDSWrr</a>:</td></tr>
<tr><th id="171">171</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrs" title='llvm::AArch64::ADDSWrs' data-ref="llvm::AArch64::ADDSWrs" data-ref-filename="llvm..AArch64..ADDSWrs">ADDSWrs</a>:</td></tr>
<tr><th id="172">172</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrx" title='llvm::AArch64::ADDSWrx' data-ref="llvm::AArch64::ADDSWrx" data-ref-filename="llvm..AArch64..ADDSWrx">ADDSWrx</a>:</td></tr>
<tr><th id="173">173</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSWri" title='llvm::AArch64::ANDSWri' data-ref="llvm::AArch64::ANDSWri" data-ref-filename="llvm..AArch64..ANDSWri">ANDSWri</a>:</td></tr>
<tr><th id="174">174</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSWrr" title='llvm::AArch64::ANDSWrr' data-ref="llvm::AArch64::ANDSWrr" data-ref-filename="llvm..AArch64..ANDSWrr">ANDSWrr</a>:</td></tr>
<tr><th id="175">175</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSWrs" title='llvm::AArch64::ANDSWrs' data-ref="llvm::AArch64::ANDSWrs" data-ref-filename="llvm..AArch64..ANDSWrs">ANDSWrs</a>:</td></tr>
<tr><th id="176">176</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICSWrr" title='llvm::AArch64::BICSWrr' data-ref="llvm::AArch64::BICSWrr" data-ref-filename="llvm..AArch64..BICSWrr">BICSWrr</a>:</td></tr>
<tr><th id="177">177</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICSWrs" title='llvm::AArch64::BICSWrs' data-ref="llvm::AArch64::BICSWrs" data-ref-filename="llvm..AArch64..BICSWrs">BICSWrs</a>:</td></tr>
<tr><th id="178">178</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWri" title='llvm::AArch64::SUBSWri' data-ref="llvm::AArch64::SUBSWri" data-ref-filename="llvm..AArch64..SUBSWri">SUBSWri</a>:</td></tr>
<tr><th id="179">179</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrr" title='llvm::AArch64::SUBSWrr' data-ref="llvm::AArch64::SUBSWrr" data-ref-filename="llvm..AArch64..SUBSWrr">SUBSWrr</a>:</td></tr>
<tr><th id="180">180</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrs" title='llvm::AArch64::SUBSWrs' data-ref="llvm::AArch64::SUBSWrs" data-ref-filename="llvm..AArch64..SUBSWrs">SUBSWrs</a>:</td></tr>
<tr><th id="181">181</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrx" title='llvm::AArch64::SUBSWrx' data-ref="llvm::AArch64::SUBSWrx" data-ref-filename="llvm..AArch64..SUBSWrx">SUBSWrx</a>:</td></tr>
<tr><th id="182">182</th><td>    <b>switch</b> (<a class="local col8 ref" href="#28MIOpc" title='MIOpc' data-ref="28MIOpc" data-ref-filename="28MIOpc">MIOpc</a>) {</td></tr>
<tr><th id="183">183</th><td>    <b>default</b>:</td></tr>
<tr><th id="184">184</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected opcode!"</q>);</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBZW" title='llvm::AArch64::CBZW' data-ref="llvm::AArch64::CBZW" data-ref-filename="llvm..AArch64..CBZW">CBZW</a>:</td></tr>
<tr><th id="187">187</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZW" title='llvm::AArch64::CBNZW' data-ref="llvm::AArch64::CBNZW" data-ref-filename="llvm..AArch64..CBNZW">CBNZW</a>:</td></tr>
<tr><th id="188">188</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZW" title='llvm::AArch64::TBZW' data-ref="llvm::AArch64::TBZW" data-ref-filename="llvm..AArch64..TBZW">TBZW</a>:</td></tr>
<tr><th id="189">189</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZW" title='llvm::AArch64::TBNZW' data-ref="llvm::AArch64::TBNZW" data-ref-filename="llvm..AArch64..TBNZW">TBNZW</a>:</td></tr>
<tr><th id="190">190</th><td>      <i>// Check to see if the TBZ/TBNZ is checking the sign bit.</i></td></tr>
<tr><th id="191">191</th><td>      <b>if</b> ((<a class="local col8 ref" href="#28MIOpc" title='MIOpc' data-ref="28MIOpc" data-ref-filename="28MIOpc">MIOpc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZW" title='llvm::AArch64::TBZW' data-ref="llvm::AArch64::TBZW" data-ref-filename="llvm..AArch64..TBZW">TBZW</a> || <a class="local col8 ref" href="#28MIOpc" title='MIOpc' data-ref="28MIOpc" data-ref-filename="28MIOpc">MIOpc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZW" title='llvm::AArch64::TBNZW' data-ref="llvm::AArch64::TBNZW" data-ref-filename="llvm..AArch64..TBNZW">TBNZW</a>) &amp;&amp;</td></tr>
<tr><th id="192">192</th><td>          <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>31</var>)</td></tr>
<tr><th id="193">193</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>      <i>// There must not be any instruction between DefMI and MI that clobbers or</i></td></tr>
<tr><th id="196">196</th><td><i>      // reads NZCV.</i></td></tr>
<tr><th id="197">197</th><td>      <b>if</b> (<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm31isNZCVTouchedInInstructionRangeERKNS_12MachineInstrES2_PKNS_18TargetRegisterInfoE" title='llvm::isNZCVTouchedInInstructionRange' data-ref="_ZN4llvm31isNZCVTouchedInInstructionRangeERKNS_12MachineInstrES2_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm31isNZCVTouchedInInstructionRangeERKNS_12MachineInstrES2_PKNS_18TargetRegisterInfoE">isNZCVTouchedInInstructionRange</a>(<a class="local col6 ref" href="#26DefMI" title='DefMI' data-ref="26DefMI" data-ref-filename="26DefMI">DefMI</a>, <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64CondBrTuning::TRI" title='(anonymous namespace)::AArch64CondBrTuning::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64CondBrTuning::TRI" data-ref-filename="(anonymousnamespace)..AArch64CondBrTuning..TRI">TRI</a>))</td></tr>
<tr><th id="198">198</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="199">199</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  Replacing instructions:\n    "</q>);</td></tr>
<tr><th id="200">200</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(DefMI.print(dbgs()));</td></tr>
<tr><th id="201">201</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"    "</q>);</td></tr>
<tr><th id="202">202</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.print(dbgs()));</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>      <a class="local col9 ref" href="#29NewCmp" title='NewCmp' data-ref="29NewCmp" data-ref-filename="29NewCmp">NewCmp</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_119AArch64CondBrTuning20convertToFlagSettingERN4llvm12MachineInstrEb" title='(anonymous namespace)::AArch64CondBrTuning::convertToFlagSetting' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64CondBrTuning20convertToFlagSettingERN4llvm12MachineInstrEb" data-ref-filename="_ZN12_GLOBAL__N_119AArch64CondBrTuning20convertToFlagSettingERN4llvm12MachineInstrEb">convertToFlagSetting</a>(<span class='refarg'><a class="local col6 ref" href="#26DefMI" title='DefMI' data-ref="26DefMI" data-ref-filename="26DefMI">DefMI</a></span>, <a class="local col7 ref" href="#27IsFlagSetting" title='IsFlagSetting' data-ref="27IsFlagSetting" data-ref-filename="27IsFlagSetting">IsFlagSetting</a>);</td></tr>
<tr><th id="205">205</th><td>      <a class="local col0 ref" href="#30NewBr" title='NewBr' data-ref="30NewBr" data-ref-filename="30NewBr">NewBr</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_119AArch64CondBrTuning15convertToCondBrERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64CondBrTuning::convertToCondBr' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64CondBrTuning15convertToCondBrERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_119AArch64CondBrTuning15convertToCondBrERN4llvm12MachineInstrE">convertToCondBr</a>(<span class='refarg'><a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a></span>);</td></tr>
<tr><th id="206">206</th><td>      <b>break</b>;</td></tr>
<tr><th id="207">207</th><td>    }</td></tr>
<tr><th id="208">208</th><td>    <b>break</b>;</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXri" title='llvm::AArch64::ADDXri' data-ref="llvm::AArch64::ADDXri" data-ref-filename="llvm..AArch64..ADDXri">ADDXri</a>:</td></tr>
<tr><th id="211">211</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrr" title='llvm::AArch64::ADDXrr' data-ref="llvm::AArch64::ADDXrr" data-ref-filename="llvm..AArch64..ADDXrr">ADDXrr</a>:</td></tr>
<tr><th id="212">212</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrs" title='llvm::AArch64::ADDXrs' data-ref="llvm::AArch64::ADDXrs" data-ref-filename="llvm..AArch64..ADDXrs">ADDXrs</a>:</td></tr>
<tr><th id="213">213</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrx" title='llvm::AArch64::ADDXrx' data-ref="llvm::AArch64::ADDXrx" data-ref-filename="llvm..AArch64..ADDXrx">ADDXrx</a>:</td></tr>
<tr><th id="214">214</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDXri" title='llvm::AArch64::ANDXri' data-ref="llvm::AArch64::ANDXri" data-ref-filename="llvm..AArch64..ANDXri">ANDXri</a>:</td></tr>
<tr><th id="215">215</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDXrr" title='llvm::AArch64::ANDXrr' data-ref="llvm::AArch64::ANDXrr" data-ref-filename="llvm..AArch64..ANDXrr">ANDXrr</a>:</td></tr>
<tr><th id="216">216</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDXrs" title='llvm::AArch64::ANDXrs' data-ref="llvm::AArch64::ANDXrs" data-ref-filename="llvm..AArch64..ANDXrs">ANDXrs</a>:</td></tr>
<tr><th id="217">217</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICXrr" title='llvm::AArch64::BICXrr' data-ref="llvm::AArch64::BICXrr" data-ref-filename="llvm..AArch64..BICXrr">BICXrr</a>:</td></tr>
<tr><th id="218">218</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICXrs" title='llvm::AArch64::BICXrs' data-ref="llvm::AArch64::BICXrs" data-ref-filename="llvm..AArch64..BICXrs">BICXrs</a>:</td></tr>
<tr><th id="219">219</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXri" title='llvm::AArch64::SUBXri' data-ref="llvm::AArch64::SUBXri" data-ref-filename="llvm..AArch64..SUBXri">SUBXri</a>:</td></tr>
<tr><th id="220">220</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrr" title='llvm::AArch64::SUBXrr' data-ref="llvm::AArch64::SUBXrr" data-ref-filename="llvm..AArch64..SUBXrr">SUBXrr</a>:</td></tr>
<tr><th id="221">221</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrs" title='llvm::AArch64::SUBXrs' data-ref="llvm::AArch64::SUBXrs" data-ref-filename="llvm..AArch64..SUBXrs">SUBXrs</a>:</td></tr>
<tr><th id="222">222</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrx" title='llvm::AArch64::SUBXrx' data-ref="llvm::AArch64::SUBXrx" data-ref-filename="llvm..AArch64..SUBXrx">SUBXrx</a>:</td></tr>
<tr><th id="223">223</th><td>    <a class="local col7 ref" href="#27IsFlagSetting" title='IsFlagSetting' data-ref="27IsFlagSetting" data-ref-filename="27IsFlagSetting">IsFlagSetting</a> = <b>false</b>;</td></tr>
<tr><th id="224">224</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="225">225</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXri" title='llvm::AArch64::ADDSXri' data-ref="llvm::AArch64::ADDSXri" data-ref-filename="llvm..AArch64..ADDSXri">ADDSXri</a>:</td></tr>
<tr><th id="226">226</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrr" title='llvm::AArch64::ADDSXrr' data-ref="llvm::AArch64::ADDSXrr" data-ref-filename="llvm..AArch64..ADDSXrr">ADDSXrr</a>:</td></tr>
<tr><th id="227">227</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrs" title='llvm::AArch64::ADDSXrs' data-ref="llvm::AArch64::ADDSXrs" data-ref-filename="llvm..AArch64..ADDSXrs">ADDSXrs</a>:</td></tr>
<tr><th id="228">228</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrx" title='llvm::AArch64::ADDSXrx' data-ref="llvm::AArch64::ADDSXrx" data-ref-filename="llvm..AArch64..ADDSXrx">ADDSXrx</a>:</td></tr>
<tr><th id="229">229</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSXri" title='llvm::AArch64::ANDSXri' data-ref="llvm::AArch64::ANDSXri" data-ref-filename="llvm..AArch64..ANDSXri">ANDSXri</a>:</td></tr>
<tr><th id="230">230</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSXrr" title='llvm::AArch64::ANDSXrr' data-ref="llvm::AArch64::ANDSXrr" data-ref-filename="llvm..AArch64..ANDSXrr">ANDSXrr</a>:</td></tr>
<tr><th id="231">231</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSXrs" title='llvm::AArch64::ANDSXrs' data-ref="llvm::AArch64::ANDSXrs" data-ref-filename="llvm..AArch64..ANDSXrs">ANDSXrs</a>:</td></tr>
<tr><th id="232">232</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICSXrr" title='llvm::AArch64::BICSXrr' data-ref="llvm::AArch64::BICSXrr" data-ref-filename="llvm..AArch64..BICSXrr">BICSXrr</a>:</td></tr>
<tr><th id="233">233</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICSXrs" title='llvm::AArch64::BICSXrs' data-ref="llvm::AArch64::BICSXrs" data-ref-filename="llvm..AArch64..BICSXrs">BICSXrs</a>:</td></tr>
<tr><th id="234">234</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXri" title='llvm::AArch64::SUBSXri' data-ref="llvm::AArch64::SUBSXri" data-ref-filename="llvm..AArch64..SUBSXri">SUBSXri</a>:</td></tr>
<tr><th id="235">235</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrr" title='llvm::AArch64::SUBSXrr' data-ref="llvm::AArch64::SUBSXrr" data-ref-filename="llvm..AArch64..SUBSXrr">SUBSXrr</a>:</td></tr>
<tr><th id="236">236</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrs" title='llvm::AArch64::SUBSXrs' data-ref="llvm::AArch64::SUBSXrs" data-ref-filename="llvm..AArch64..SUBSXrs">SUBSXrs</a>:</td></tr>
<tr><th id="237">237</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrx" title='llvm::AArch64::SUBSXrx' data-ref="llvm::AArch64::SUBSXrx" data-ref-filename="llvm..AArch64..SUBSXrx">SUBSXrx</a>:</td></tr>
<tr><th id="238">238</th><td>    <b>switch</b> (<a class="local col8 ref" href="#28MIOpc" title='MIOpc' data-ref="28MIOpc" data-ref-filename="28MIOpc">MIOpc</a>) {</td></tr>
<tr><th id="239">239</th><td>    <b>default</b>:</td></tr>
<tr><th id="240">240</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected opcode!"</q>);</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBZX" title='llvm::AArch64::CBZX' data-ref="llvm::AArch64::CBZX" data-ref-filename="llvm..AArch64..CBZX">CBZX</a>:</td></tr>
<tr><th id="243">243</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZX" title='llvm::AArch64::CBNZX' data-ref="llvm::AArch64::CBNZX" data-ref-filename="llvm..AArch64..CBNZX">CBNZX</a>:</td></tr>
<tr><th id="244">244</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZX" title='llvm::AArch64::TBZX' data-ref="llvm::AArch64::TBZX" data-ref-filename="llvm..AArch64..TBZX">TBZX</a>:</td></tr>
<tr><th id="245">245</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZX" title='llvm::AArch64::TBNZX' data-ref="llvm::AArch64::TBNZX" data-ref-filename="llvm..AArch64..TBNZX">TBNZX</a>: {</td></tr>
<tr><th id="246">246</th><td>      <i>// Check to see if the TBZ/TBNZ is checking the sign bit.</i></td></tr>
<tr><th id="247">247</th><td>      <b>if</b> ((<a class="local col8 ref" href="#28MIOpc" title='MIOpc' data-ref="28MIOpc" data-ref-filename="28MIOpc">MIOpc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZX" title='llvm::AArch64::TBZX' data-ref="llvm::AArch64::TBZX" data-ref-filename="llvm..AArch64..TBZX">TBZX</a> || <a class="local col8 ref" href="#28MIOpc" title='MIOpc' data-ref="28MIOpc" data-ref-filename="28MIOpc">MIOpc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZX" title='llvm::AArch64::TBNZX' data-ref="llvm::AArch64::TBNZX" data-ref-filename="llvm..AArch64..TBNZX">TBNZX</a>) &amp;&amp;</td></tr>
<tr><th id="248">248</th><td>          <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>63</var>)</td></tr>
<tr><th id="249">249</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="250">250</th><td>      <i>// There must not be any instruction between DefMI and MI that clobbers or</i></td></tr>
<tr><th id="251">251</th><td><i>      // reads NZCV.</i></td></tr>
<tr><th id="252">252</th><td>      <b>if</b> (<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm31isNZCVTouchedInInstructionRangeERKNS_12MachineInstrES2_PKNS_18TargetRegisterInfoE" title='llvm::isNZCVTouchedInInstructionRange' data-ref="_ZN4llvm31isNZCVTouchedInInstructionRangeERKNS_12MachineInstrES2_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm31isNZCVTouchedInInstructionRangeERKNS_12MachineInstrES2_PKNS_18TargetRegisterInfoE">isNZCVTouchedInInstructionRange</a>(<a class="local col6 ref" href="#26DefMI" title='DefMI' data-ref="26DefMI" data-ref-filename="26DefMI">DefMI</a>, <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64CondBrTuning::TRI" title='(anonymous namespace)::AArch64CondBrTuning::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64CondBrTuning::TRI" data-ref-filename="(anonymousnamespace)..AArch64CondBrTuning..TRI">TRI</a>))</td></tr>
<tr><th id="253">253</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="254">254</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  Replacing instructions:\n    "</q>);</td></tr>
<tr><th id="255">255</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(DefMI.print(dbgs()));</td></tr>
<tr><th id="256">256</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"    "</q>);</td></tr>
<tr><th id="257">257</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.print(dbgs()));</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>      <a class="local col9 ref" href="#29NewCmp" title='NewCmp' data-ref="29NewCmp" data-ref-filename="29NewCmp">NewCmp</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_119AArch64CondBrTuning20convertToFlagSettingERN4llvm12MachineInstrEb" title='(anonymous namespace)::AArch64CondBrTuning::convertToFlagSetting' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64CondBrTuning20convertToFlagSettingERN4llvm12MachineInstrEb" data-ref-filename="_ZN12_GLOBAL__N_119AArch64CondBrTuning20convertToFlagSettingERN4llvm12MachineInstrEb">convertToFlagSetting</a>(<span class='refarg'><a class="local col6 ref" href="#26DefMI" title='DefMI' data-ref="26DefMI" data-ref-filename="26DefMI">DefMI</a></span>, <a class="local col7 ref" href="#27IsFlagSetting" title='IsFlagSetting' data-ref="27IsFlagSetting" data-ref-filename="27IsFlagSetting">IsFlagSetting</a>);</td></tr>
<tr><th id="260">260</th><td>      <a class="local col0 ref" href="#30NewBr" title='NewBr' data-ref="30NewBr" data-ref-filename="30NewBr">NewBr</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_119AArch64CondBrTuning15convertToCondBrERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64CondBrTuning::convertToCondBr' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64CondBrTuning15convertToCondBrERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_119AArch64CondBrTuning15convertToCondBrERN4llvm12MachineInstrE">convertToCondBr</a>(<span class='refarg'><a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a></span>);</td></tr>
<tr><th id="261">261</th><td>      <b>break</b>;</td></tr>
<tr><th id="262">262</th><td>    }</td></tr>
<tr><th id="263">263</th><td>    }</td></tr>
<tr><th id="264">264</th><td>    <b>break</b>;</td></tr>
<tr><th id="265">265</th><td>  }</td></tr>
<tr><th id="266">266</th><td>  (<em>void</em>)<a class="local col9 ref" href="#29NewCmp" title='NewCmp' data-ref="29NewCmp" data-ref-filename="29NewCmp">NewCmp</a>; (<em>void</em>)<a class="local col0 ref" href="#30NewBr" title='NewBr' data-ref="30NewBr" data-ref-filename="30NewBr">NewBr</a>;</td></tr>
<tr><th id="267">267</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NewCmp &amp;&amp; NewBr &amp;&amp; <q>"Expected new instructions."</q>);</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  with instruction:\n    "</q>);</td></tr>
<tr><th id="270">270</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(NewCmp-&gt;print(dbgs()));</td></tr>
<tr><th id="271">271</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"    "</q>);</td></tr>
<tr><th id="272">272</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(NewBr-&gt;print(dbgs()));</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>  <i>// If this was a flag setting version of the instruction, we use the original</i></td></tr>
<tr><th id="275">275</th><td><i>  // instruction by just clearing the dead marked on the implicit-def of NCZV.</i></td></tr>
<tr><th id="276">276</th><td><i>  // Therefore, we should not erase this instruction.</i></td></tr>
<tr><th id="277">277</th><td>  <b>if</b> (!<a class="local col7 ref" href="#27IsFlagSetting" title='IsFlagSetting' data-ref="27IsFlagSetting" data-ref-filename="27IsFlagSetting">IsFlagSetting</a>)</td></tr>
<tr><th id="278">278</th><td>    <a class="local col6 ref" href="#26DefMI" title='DefMI' data-ref="26DefMI" data-ref-filename="26DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="279">279</th><td>  <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="280">280</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="281">281</th><td>}</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64CondBrTuning" title='(anonymous namespace)::AArch64CondBrTuning' data-ref="(anonymousnamespace)::AArch64CondBrTuning" data-ref-filename="(anonymousnamespace)..AArch64CondBrTuning">AArch64CondBrTuning</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_119AArch64CondBrTuning20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64CondBrTuning::runOnMachineFunction' data-type='bool (anonymous namespace)::AArch64CondBrTuning::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_119AArch64CondBrTuning20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_119AArch64CondBrTuning20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="31MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="31MF" data-ref-filename="31MF">MF</dfn>) {</td></tr>
<tr><th id="284">284</th><td>  <b>if</b> (<a class="member fn" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" data-ref-filename="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col1 ref" href="#31MF" title='MF' data-ref="31MF" data-ref-filename="31MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="285">285</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="288">288</th><td>      dbgs() &lt;&lt; <q>"********** AArch64 Conditional Branch Tuning  **********\n"</q></td></tr>
<tr><th id="289">289</th><td>             &lt;&lt; <q>"********** Function: "</q> &lt;&lt; MF.getName() &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>  <a class="tu member field" href="#(anonymousnamespace)::AArch64CondBrTuning::TII" title='(anonymous namespace)::AArch64CondBrTuning::TII' data-use='w' data-ref="(anonymousnamespace)::AArch64CondBrTuning::TII" data-ref-filename="(anonymousnamespace)..AArch64CondBrTuning..TII">TII</a> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a> *&gt;(<a class="local col1 ref" href="#31MF" title='MF' data-ref="31MF" data-ref-filename="31MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>());</td></tr>
<tr><th id="292">292</th><td>  <a class="tu member field" href="#(anonymousnamespace)::AArch64CondBrTuning::TRI" title='(anonymous namespace)::AArch64CondBrTuning::TRI' data-use='w' data-ref="(anonymousnamespace)::AArch64CondBrTuning::TRI" data-ref-filename="(anonymousnamespace)..AArch64CondBrTuning..TRI">TRI</a> = <a class="local col1 ref" href="#31MF" title='MF' data-ref="31MF" data-ref-filename="31MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="293">293</th><td>  <a class="tu member field" href="#(anonymousnamespace)::AArch64CondBrTuning::MRI" title='(anonymous namespace)::AArch64CondBrTuning::MRI' data-use='w' data-ref="(anonymousnamespace)::AArch64CondBrTuning::MRI" data-ref-filename="(anonymousnamespace)..AArch64CondBrTuning..MRI">MRI</a> = &amp;<a class="local col1 ref" href="#31MF" title='MF' data-ref="31MF" data-ref-filename="31MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>  <em>bool</em> <dfn class="local col2 decl" id="32Changed" title='Changed' data-type='bool' data-ref="32Changed" data-ref-filename="32Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="296">296</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="33MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="33MBB" data-ref-filename="33MBB">MBB</dfn> : <a class="local col1 ref" href="#31MF" title='MF' data-ref="31MF" data-ref-filename="31MF">MF</a>) {</td></tr>
<tr><th id="297">297</th><td>    <em>bool</em> <dfn class="local col4 decl" id="34LocalChange" title='LocalChange' data-type='bool' data-ref="34LocalChange" data-ref-filename="34LocalChange">LocalChange</dfn> = <b>false</b>;</td></tr>
<tr><th id="298">298</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="35I" title='I' data-type='MachineBasicBlock::iterator' data-ref="35I" data-ref-filename="35I">I</dfn> = <a class="local col3 ref" href="#33MBB" title='MBB' data-ref="33MBB" data-ref-filename="33MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" data-ref-filename="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>(),</td></tr>
<tr><th id="299">299</th><td>                                     <dfn class="local col6 decl" id="36E" title='E' data-type='MachineBasicBlock::iterator' data-ref="36E" data-ref-filename="36E">E</dfn> = <a class="local col3 ref" href="#33MBB" title='MBB' data-ref="33MBB" data-ref-filename="33MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="300">300</th><td>         <a class="local col5 ref" href="#35I" title='I' data-ref="35I" data-ref-filename="35I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#36E" title='E' data-ref="36E" data-ref-filename="36E">E</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#35I" title='I' data-ref="35I" data-ref-filename="35I">I</a>) {</td></tr>
<tr><th id="301">301</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="37MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="37MI" data-ref-filename="37MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#35I" title='I' data-ref="35I" data-ref-filename="35I">I</a>;</td></tr>
<tr><th id="302">302</th><td>      <b>switch</b> (<a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI" data-ref-filename="37MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="303">303</th><td>      <b>default</b>:</td></tr>
<tr><th id="304">304</th><td>        <b>break</b>;</td></tr>
<tr><th id="305">305</th><td>      <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBZW" title='llvm::AArch64::CBZW' data-ref="llvm::AArch64::CBZW" data-ref-filename="llvm..AArch64..CBZW">CBZW</a>:</td></tr>
<tr><th id="306">306</th><td>      <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBZX" title='llvm::AArch64::CBZX' data-ref="llvm::AArch64::CBZX" data-ref-filename="llvm..AArch64..CBZX">CBZX</a>:</td></tr>
<tr><th id="307">307</th><td>      <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZW" title='llvm::AArch64::CBNZW' data-ref="llvm::AArch64::CBNZW" data-ref-filename="llvm..AArch64..CBNZW">CBNZW</a>:</td></tr>
<tr><th id="308">308</th><td>      <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZX" title='llvm::AArch64::CBNZX' data-ref="llvm::AArch64::CBNZX" data-ref-filename="llvm..AArch64..CBNZX">CBNZX</a>:</td></tr>
<tr><th id="309">309</th><td>      <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZW" title='llvm::AArch64::TBZW' data-ref="llvm::AArch64::TBZW" data-ref-filename="llvm..AArch64..TBZW">TBZW</a>:</td></tr>
<tr><th id="310">310</th><td>      <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZX" title='llvm::AArch64::TBZX' data-ref="llvm::AArch64::TBZX" data-ref-filename="llvm..AArch64..TBZX">TBZX</a>:</td></tr>
<tr><th id="311">311</th><td>      <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZW" title='llvm::AArch64::TBNZW' data-ref="llvm::AArch64::TBNZW" data-ref-filename="llvm..AArch64..TBNZW">TBNZW</a>:</td></tr>
<tr><th id="312">312</th><td>      <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZX" title='llvm::AArch64::TBNZX' data-ref="llvm::AArch64::TBNZX" data-ref-filename="llvm..AArch64..TBNZX">TBNZX</a>:</td></tr>
<tr><th id="313">313</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="38DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="38DefMI" data-ref-filename="38DefMI">DefMI</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_119AArch64CondBrTuning13getOperandDefERKN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64CondBrTuning::getOperandDef' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64CondBrTuning13getOperandDefERKN4llvm14MachineOperandE" data-ref-filename="_ZN12_GLOBAL__N_119AArch64CondBrTuning13getOperandDefERKN4llvm14MachineOperandE">getOperandDef</a>(<a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI" data-ref-filename="37MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="314">314</th><td>        <a class="local col4 ref" href="#34LocalChange" title='LocalChange' data-ref="34LocalChange" data-ref-filename="34LocalChange">LocalChange</a> = (<a class="local col8 ref" href="#38DefMI" title='DefMI' data-ref="38DefMI" data-ref-filename="38DefMI">DefMI</a> &amp;&amp; <a class="tu member fn" href="#_ZN12_GLOBAL__N_119AArch64CondBrTuning15tryToTuneBranchERN4llvm12MachineInstrES3_" title='(anonymous namespace)::AArch64CondBrTuning::tryToTuneBranch' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64CondBrTuning15tryToTuneBranchERN4llvm12MachineInstrES3_" data-ref-filename="_ZN12_GLOBAL__N_119AArch64CondBrTuning15tryToTuneBranchERN4llvm12MachineInstrES3_">tryToTuneBranch</a>(<span class='refarg'><a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI" data-ref-filename="37MI">MI</a></span>, <span class='refarg'>*<a class="local col8 ref" href="#38DefMI" title='DefMI' data-ref="38DefMI" data-ref-filename="38DefMI">DefMI</a></span>));</td></tr>
<tr><th id="315">315</th><td>        <b>break</b>;</td></tr>
<tr><th id="316">316</th><td>      }</td></tr>
<tr><th id="317">317</th><td>      <i>// If the optimization was successful, we can't optimize any other</i></td></tr>
<tr><th id="318">318</th><td><i>      // branches because doing so would clobber the NZCV flags.</i></td></tr>
<tr><th id="319">319</th><td>      <b>if</b> (<a class="local col4 ref" href="#34LocalChange" title='LocalChange' data-ref="34LocalChange" data-ref-filename="34LocalChange">LocalChange</a>) {</td></tr>
<tr><th id="320">320</th><td>        <a class="local col2 ref" href="#32Changed" title='Changed' data-ref="32Changed" data-ref-filename="32Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="321">321</th><td>        <b>break</b>;</td></tr>
<tr><th id="322">322</th><td>      }</td></tr>
<tr><th id="323">323</th><td>    }</td></tr>
<tr><th id="324">324</th><td>  }</td></tr>
<tr><th id="325">325</th><td>  <b>return</b> <a class="local col2 ref" href="#32Changed" title='Changed' data-ref="32Changed" data-ref-filename="32Changed">Changed</a>;</td></tr>
<tr><th id="326">326</th><td>}</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm25createAArch64CondBrTuningEv" title='llvm::createAArch64CondBrTuning' data-ref="_ZN4llvm25createAArch64CondBrTuningEv" data-ref-filename="_ZN4llvm25createAArch64CondBrTuningEv">createAArch64CondBrTuning</dfn>() {</td></tr>
<tr><th id="329">329</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::AArch64CondBrTuning" title='(anonymous namespace)::AArch64CondBrTuning' data-ref="(anonymousnamespace)::AArch64CondBrTuning" data-ref-filename="(anonymousnamespace)..AArch64CondBrTuning">AArch64CondBrTuning</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_119AArch64CondBrTuningC1Ev" title='(anonymous namespace)::AArch64CondBrTuning::AArch64CondBrTuning' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64CondBrTuningC1Ev" data-ref-filename="_ZN12_GLOBAL__N_119AArch64CondBrTuningC1Ev">(</a>);</td></tr>
<tr><th id="330">330</th><td>}</td></tr>
<tr><th id="331">331</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>