v 20130925 2
C 7900 14900 1 90 1 in-1.sym
{
T 7600 14900 5 10 0 0 270 2 1
device=INPUT
T 7800 14900 5 10 1 1 270 7 1
refdes=I0
T 7400 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 8100 14900 1 90 1 in-1.sym
{
T 7800 14900 5 10 0 0 270 2 1
device=INPUT
T 8000 14900 5 10 1 1 270 7 1
refdes=I0#
T 7600 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 8300 14900 1 90 1 in-1.sym
{
T 8000 14900 5 10 0 0 270 2 1
device=INPUT
T 7800 14900 5 10 0 0 270 2 1
footprint=anchor
T 8200 14900 5 10 1 1 270 7 1
refdes=I1
}
C 8500 14900 1 90 1 in-1.sym
{
T 8200 14900 5 10 0 0 270 2 1
device=INPUT
T 8000 14900 5 10 0 0 270 2 1
footprint=anchor
T 8400 14900 5 10 1 1 270 7 1
refdes=I1#
}
C 8700 14900 1 90 1 in-1.sym
{
T 8400 14900 5 10 0 0 270 2 1
device=INPUT
T 8600 14900 5 10 1 1 270 7 1
refdes=I2
T 8200 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 8900 14900 1 90 1 in-1.sym
{
T 8600 14900 5 10 0 0 270 2 1
device=INPUT
T 8800 14900 5 10 1 1 270 7 1
refdes=I2#
T 8400 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 9100 14900 1 90 1 in-1.sym
{
T 8800 14900 5 10 0 0 270 2 1
device=INPUT
T 8600 14900 5 10 0 0 270 2 1
footprint=anchor
T 9000 14900 5 10 1 1 270 7 1
refdes=I3
}
C 9300 14900 1 90 1 in-1.sym
{
T 9000 14900 5 10 0 0 270 2 1
device=INPUT
T 8800 14900 5 10 0 0 270 2 1
footprint=anchor
T 9200 14900 5 10 1 1 270 7 1
refdes=I3#
}
C 9500 14900 1 90 1 in-1.sym
{
T 9200 14900 5 10 0 0 270 2 1
device=INPUT
T 9400 14900 5 10 1 1 270 7 1
refdes=I4
T 9000 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 9700 14900 1 90 1 in-1.sym
{
T 9400 14900 5 10 0 0 270 2 1
device=INPUT
T 9600 14900 5 10 1 1 270 7 1
refdes=I4#
T 9200 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 9900 14900 1 90 1 in-1.sym
{
T 9600 14900 5 10 0 0 270 2 1
device=INPUT
T 9400 14900 5 10 0 0 270 2 1
footprint=anchor
T 9800 14900 5 10 1 1 270 7 1
refdes=I5
}
C 10100 14900 1 90 1 in-1.sym
{
T 9800 14900 5 10 0 0 270 2 1
device=INPUT
T 9600 14900 5 10 0 0 270 2 1
footprint=anchor
T 10000 14900 5 10 1 1 270 7 1
refdes=I5#
}
C 10300 14900 1 90 1 in-1.sym
{
T 10000 14900 5 10 0 0 270 2 1
device=INPUT
T 10200 14900 5 10 1 1 270 7 1
refdes=I6
T 9800 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 10500 14900 1 90 1 in-1.sym
{
T 10200 14900 5 10 0 0 270 2 1
device=INPUT
T 10400 14900 5 10 1 1 270 7 1
refdes=I6#
T 10000 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 10700 14900 1 90 1 in-1.sym
{
T 10400 14900 5 10 0 0 270 2 1
device=INPUT
T 10200 14900 5 10 0 0 270 2 1
footprint=anchor
T 10600 14900 5 10 1 1 270 7 1
refdes=I7
}
C 10900 14900 1 90 1 in-1.sym
{
T 10600 14900 5 10 0 0 270 2 1
device=INPUT
T 10400 14900 5 10 0 0 270 2 1
footprint=anchor
T 10800 14900 5 10 1 1 270 7 1
refdes=I7#
}
N 7800 14300 7800 5500 4
N 8000 14300 8000 5500 4
N 8200 14300 8200 5500 4
N 8400 14300 8400 5500 4
N 8600 14300 8600 5500 4
N 8800 14300 8800 5500 4
N 9000 14300 9000 5500 4
N 9200 14300 9200 5500 4
N 9400 14300 9400 5500 4
N 9600 14300 9600 5500 4
N 9800 14300 9800 5500 4
N 10000 14300 10000 5500 4
N 10200 14300 10200 5500 4
N 10400 14300 10400 5500 4
N 10600 14300 10600 5500 4
N 10800 14300 10800 5500 4
N 10600 14100 11700 14100 4
N 10000 13900 11700 13900 4
N 9600 13700 11700 13700 4
N 9200 13500 11700 13500 4
C 11700 13300 1 0 0 nor4.sym
{
T 12100 13800 5 10 1 1 0 4 1
refdes=S4
}
C 12500 13700 1 0 0 out-1.sym
{
T 12500 14000 5 10 0 0 0 0 1
device=OUTPUT
T 13100 13800 5 10 1 1 0 1 1
refdes=AND
T 12500 14200 5 10 0 0 0 0 1
footprint=anchor
}
N 10600 14100 7100 14100 4
N 10000 13900 7100 13900 4
N 9400 13700 7100 13700 4
N 9200 13500 7100 13500 4
C 7100 13300 1 0 1 nor4.sym
{
T 6700 13800 5 10 1 1 0 4 1
refdes=S1
}
C 6300 13700 1 0 1 out-1.sym
{
T 6300 14000 5 10 0 0 0 6 1
device=OUTPUT
T 6300 14200 5 10 0 0 0 6 1
footprint=anchor
T 5700 13800 5 10 1 1 0 7 1
refdes=OR
}
C 11900 13000 1 0 0 gnd-1.sym
C 6900 13000 1 0 1 gnd-1.sym
C 7000 14300 1 0 1 vdd-1.sym
C 11800 14300 1 0 0 vdd-1.sym
C 11700 11900 1 0 0 nor.sym
{
T 12100 12400 5 10 1 1 0 4 1
refdes=S6
}
C 12500 12300 1 0 0 out-1.sym
{
T 12500 12600 5 10 0 0 0 0 1
device=OUTPUT
T 12500 12800 5 10 0 0 0 0 1
footprint=anchor
T 13100 12400 5 10 1 1 0 1 1
refdes=AS
}
N 10800 12300 11700 12300 4
N 11700 12500 10400 12500 4
N 7000 12200 10600 12200 4
N 7300 12700 10000 12700 4
C 11900 11600 1 0 0 gnd-1.sym
C 6800 11600 1 0 1 gnd-1.sym
C 11800 12900 1 0 0 vdd-1.sym
C 6900 12900 1 0 1 vdd-1.sym
C 6300 12300 1 0 1 out-1.sym
{
T 6300 12600 5 10 0 0 0 6 1
device=OUTPUT
T 6300 12800 5 10 0 0 0 6 1
footprint=anchor
T 5700 12400 5 10 1 1 0 7 1
refdes=AR#
}
C 12500 14100 1 0 0 not.sym
{
T 12850 14400 5 10 1 1 0 4 1
refdes=I8
}
N 12500 13800 12500 14400 4
C 13300 14300 1 0 0 out-1.sym
{
T 13300 14600 5 10 0 0 0 0 1
device=OUTPUT
T 13900 14400 5 10 1 1 0 1 1
refdes=CS#
T 13300 14800 5 10 0 0 0 0 1
footprint=anchor
}
C 12800 13800 1 0 0 gnd-1.sym
C 12700 14700 1 0 0 vdd-1.sym
C 7300 6900 1 0 1 gnd-1.sym
C 7400 8200 1 0 1 vdd-1.sym
N 10600 7800 7500 7800 4
N 6700 7000 10000 7000 4
N 5900 6900 9400 6900 4
C 6300 7600 1 0 1 out-1.sym
{
T 6300 7900 5 10 0 0 0 6 1
device=OUTPUT
T 6300 8100 5 10 0 0 0 6 1
footprint=anchor
T 5700 7700 5 10 1 1 0 7 1
refdes=CR
}
C 11700 9300 1 0 0 2n7002.sym
{
T 11925 9600 5 10 0 1 0 1 1
refdes=M7
T 11800 10100 5 10 0 1 0 0 1
value=2N7002P
T 12200 9900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 13200 9900 5 10 0 1 0 0 1
device=NMOS
}
C 12300 10800 1 0 0 2n7002.sym
{
T 12525 11100 5 10 0 1 0 1 1
refdes=M5
T 12400 11600 5 10 0 1 0 0 1
value=2N7002P
T 12800 11400 5 10 0 1 0 0 1
footprint=sot23-nmos
T 13800 11400 5 10 0 1 0 0 1
device=NMOS
}
C 12300 10200 1 0 0 2n7002.sym
{
T 12525 10500 5 10 0 1 0 1 1
refdes=M6
T 12400 11000 5 10 0 1 0 0 1
value=2N7002P
T 12800 10800 5 10 0 1 0 0 1
footprint=sot23-nmos
T 13800 10800 5 10 0 1 0 0 1
device=NMOS
}
C 12300 9600 1 0 0 2n7002.sym
{
T 12525 9900 5 10 0 1 0 1 1
refdes=M8
T 12400 10400 5 10 0 1 0 0 1
value=2N7002P
T 12800 10200 5 10 0 1 0 0 1
footprint=sot23-nmos
T 13800 10200 5 10 0 1 0 0 1
device=NMOS
}
C 12300 9000 1 0 0 2n7002.sym
{
T 12525 9300 5 10 0 1 0 1 1
refdes=M9
T 12400 9800 5 10 0 1 0 0 1
value=2N7002P
T 12800 9600 5 10 0 1 0 0 1
footprint=sot23-nmos
T 13800 9600 5 10 0 1 0 0 1
device=NMOS
}
N 11700 10800 10600 10800 4
N 11700 9600 10800 9600 4
N 12700 9700 12700 9500 4
N 12700 10100 12700 10300 4
N 12700 10700 12700 10900 4
N 12100 11000 12100 11400 4
N 12100 11400 12700 11400 4
N 12100 9800 12100 10600 4
N 12100 9400 12100 9000 4
N 12100 9000 12700 9000 4
N 12700 9000 12700 9100 4
N 12700 11300 12700 11600 4
N 12700 10200 12100 10200 4
N 12300 9900 10400 9900 4
N 12300 9300 10000 9300 4
N 12300 11100 9600 11100 4
N 12300 10500 9200 10500 4
C 12300 8700 1 0 0 gnd-1.sym
C 13200 11300 1 0 0 out-1.sym
{
T 13200 11600 5 10 0 0 0 0 1
device=OUTPUT
T 13200 11800 5 10 0 0 0 0 1
footprint=anchor
T 13800 11400 5 10 1 1 0 1 1
refdes=CinS#
}
N 7300 10800 10600 10800 4
N 7300 10600 10800 10600 4
C 7100 9600 1 0 1 2n7002.sym
{
T 6875 9900 5 10 0 1 0 7 1
refdes=M1
T 7000 10400 5 10 0 1 0 6 1
value=2N7002P
T 6600 10200 5 10 0 1 0 6 1
footprint=sot23-nmos
T 5600 10200 5 10 0 1 0 6 1
device=NMOS
}
N 7100 9900 10400 9900 4
N 10000 10400 7300 10400 4
N 9600 11000 7300 11000 4
C 6600 9400 1 0 0 gnd-1.sym
C 6300 10600 1 0 1 out-1.sym
{
T 6300 10900 5 10 0 0 0 6 1
device=OUTPUT
T 6300 11100 5 10 0 0 0 6 1
footprint=anchor
T 5700 10700 5 10 1 1 0 7 1
refdes=CinR
}
C 11300 7600 1 0 0 2n7002.sym
{
T 11525 7900 5 10 0 1 0 1 1
refdes=M10
T 11400 8400 5 10 0 1 0 0 1
value=2N7002P
T 11800 8200 5 10 0 1 0 0 1
footprint=sot23-nmos
T 12800 8200 5 10 0 1 0 0 1
device=NMOS
}
C 11900 7900 1 0 0 2n7002.sym
{
T 12125 8200 5 10 0 1 0 1 1
refdes=M11
T 12000 8700 5 10 0 1 0 0 1
value=2N7002P
T 12400 8500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 13400 8500 5 10 0 1 0 0 1
device=NMOS
}
C 12500 7900 1 0 0 2n7002.sym
{
T 12725 8200 5 10 0 1 0 1 1
refdes=M12
T 12600 8700 5 10 0 1 0 0 1
value=2N7002P
T 13000 8500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 14000 8500 5 10 0 1 0 0 1
device=NMOS
}
C 13100 7900 1 0 0 2n7002.sym
{
T 13325 8200 5 10 0 1 0 1 1
refdes=M14
T 13200 8700 5 10 0 1 0 0 1
value=2N7002P
T 13600 8500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 14600 8500 5 10 0 1 0 0 1
device=NMOS
}
C 11900 7300 1 0 0 2n7002.sym
{
T 12000 8100 5 10 0 1 0 0 1
value=2N7002P
T 12400 7900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 13400 7900 5 10 0 1 0 0 1
device=NMOS
T 12125 7600 5 10 0 1 0 1 1
refdes=M13
}
C 12500 7300 1 0 0 2n7002.sym
{
T 12600 8100 5 10 0 1 0 0 1
value=2N7002P
T 13000 7900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 14000 7900 5 10 0 1 0 0 1
device=NMOS
T 12725 7600 5 10 0 1 0 1 1
refdes=M15
}
N 11300 7900 10600 7900 4
N 11700 8100 11700 8500 4
N 11700 8500 13500 8500 4
N 13500 8400 13500 8700 4
N 12300 8400 12300 8500 4
N 12900 8400 12900 8500 4
N 12300 8000 12300 7800 4
N 12300 7900 12900 7900 4
N 13500 7900 13500 8000 4
N 12900 8000 12900 7800 4
N 11700 7700 11700 7300 4
N 11700 7300 12900 7300 4
N 12900 7300 12900 7400 4
N 12300 7400 12300 7300 4
N 11900 8200 10400 8200 4
N 12500 8200 12500 8600 4
N 12500 8600 10000 8600 4
N 13100 8200 13100 8700 4
N 13100 8700 9400 8700 4
N 11900 7600 10200 7600 4
N 12500 7600 12500 7200 4
N 12500 7200 9800 7200 4
C 12800 7000 1 0 0 gnd-1.sym
C 14000 8400 1 0 0 out-1.sym
{
T 14000 8700 5 10 0 0 0 0 1
device=OUTPUT
T 14000 8900 5 10 0 0 0 0 1
footprint=anchor
T 14600 8500 5 10 1 1 0 1 1
refdes=N
}
C 12700 11500 1 0 0 resistor-load.sym
{
T 13000 11900 5 10 0 0 0 0 1
device=RESISTOR
T 12900 11800 5 10 1 1 0 0 1
refdes=R2
T 13100 11600 5 10 0 1 0 0 1
footprint=0603-boxed
T 13100 11600 5 10 0 1 0 0 1
value=3.3k
}
C 13500 8600 1 0 0 resistor-load.sym
{
T 13800 9000 5 10 0 0 0 0 1
device=RESISTOR
T 13700 8900 5 10 1 1 0 0 1
refdes=R3
T 13900 8700 5 10 0 1 0 0 1
footprint=0603-boxed
T 13900 8700 5 10 0 1 0 0 1
value=3.3k
}
C 14200 8700 1 0 0 vdd-1.sym
C 13400 11600 1 0 0 vdd-1.sym
C 6500 11200 1 0 0 vdd-1.sym
N 12700 11400 13200 11400 4
N 13500 8500 14000 8500 4
C 11700 10500 1 0 0 2n7002.sym
{
T 11925 10800 5 10 0 1 0 1 1
refdes=M4
T 11800 11300 5 10 0 1 0 0 1
value=2N7002P
T 12200 11100 5 10 0 1 0 0 1
footprint=sot23-nmos
T 13200 11100 5 10 0 1 0 0 1
device=NMOS
}
N 12900 7900 13500 7900 4
C 7300 11900 1 0 1 nand1or.sym
{
T 6750 12350 5 10 1 1 0 6 1
refdes=S2
}
N 10400 12500 7300 12500 4
C 7500 7200 1 0 1 nand.sym
{
T 7100 7700 5 10 1 1 0 4 1
refdes=S5
}
N 10200 7600 7500 7600 4
N 6300 7700 6700 7700 4
C 6700 7100 1 0 1 2n7002.sym
{
T 6475 7400 5 10 0 1 0 7 1
refdes=M3
T 6600 7900 5 10 0 1 0 6 1
value=2N7002P
T 6200 7700 5 10 0 1 0 6 1
footprint=sot23-nmos
T 5200 7700 5 10 0 1 0 6 1
device=NMOS
}
C 5900 7100 1 0 0 2n7002.sym
{
T 6125 7400 5 10 0 1 0 1 1
refdes=M2
T 6000 7900 5 10 0 1 0 0 1
value=2N7002P
T 6400 7700 5 10 0 1 0 0 1
footprint=sot23-nmos
T 7400 7700 5 10 0 1 0 0 1
device=NMOS
}
N 6700 7000 6700 7400 4
N 5900 6900 5900 7400 4
C 6400 6900 1 0 1 gnd-1.sym
N 6300 7600 6300 7700 4
C 7300 10200 1 0 1 nandor.sym
{
T 6750 10650 5 10 1 1 0 6 1
refdes=S3
}
N 6700 10100 6700 10200 4
