################################################################################
#
#                  EDL Device Description Library File
#       Filename: b_parts.hrt
#        Creator: INCASES Engineering GmbH
#        Version: 2.0
#      Last Save: Mon Mar  9 15:12:61 1998
#
################################################################################
TI!SN74ABT125D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ABT_000_S0_in.mac")
	OUT[3,6,8,11]("ABT_040_S0_out.mac")
	TRI[3,6,8,11]("ABT_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ABT"]
	TXT["Quadruple bus buffer gates with 3-state outputs"];
TI!SN74ABT125DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ABT_000_S0_in.mac")
	OUT[3,6,8,11]("ABT_040_S0_out.mac")
	TRI[3,6,8,11]("ABT_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ABT"]
	TXT["Quadruple bus buffer gates with 3-state outputs"];
TI!SN74ABT125N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ABT_000_S0_in.mac")
	OUT[3,6,8,11]("ABT_040_S0_out.mac")
	TRI[3,6,8,11]("ABT_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ABT"]
	TXT["Quadruple bus buffer gates with 3-state outputs"];
TI!SN74ABT126D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ABT_000_S0_in.mac")
	OUT[3,6,8,11]("ABT_040_S0_out.mac")
	TRI[3,6,8,11]("ABT_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ABT"]
	TXT["Quadruple bus buffer gates with 3-state outputs"];
TI!SN74ABT126N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ABT_000_S0_in.mac")
	OUT[3,6,8,11]("ABT_040_S0_out.mac")
	TRI[3,6,8,11]("ABT_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ABT"]
	TXT["Quadruple bus buffer gates with 3-state outputs"];
TI!SN74ABT240DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ABT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ABT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers/drivers with 3-state outputs"];
TI!SN74ABT240DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ABT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ABT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers/drivers with 3-state outputs"];
TI!SN74ABT240N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ABT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ABT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers/drivers with 3-state outputs"];
TI!SN74ABT241DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ABT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ABT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers/drivers with 3-state outputs"];
TI!SN74ABT241DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ABT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ABT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers/drivers with 3-state outputs"];
TI!SN74ABT241N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ABT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ABT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers/drivers with 3-state outputs"];
TI!SN74ABT244DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ABT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ABT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers/drivers with 3-state outputs"];
TI!SN74ABT244DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ABT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ABT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers/drivers with 3-state outputs"];
TI!SN74ABT244N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ABT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ABT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers/drivers with 3-state outputs"];
TI!SN74ABT245DB	PQ[20]	TYP["DIC"]
	IN[1,19]("ABT_000_S0_in.mac"),
		[2--9,11--18]("ABT_040_S0_in.mac")
	BI[2--9,11--18]("ABT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ABT245DW	PQ[20]	TYP["DIC"]
	IN[1,19]("ABT_000_S0_in.mac"),
		[2--9,11--18]("ABT_040_S0_in.mac")
	BI[2--9,11--18]("ABT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ABT245N	PQ[20]	TYP["DIC"]
	IN[1,19]("ABT_000_S0_in.mac"),
		[2--9,11--18]("ABT_040_S0_in.mac")
	BI[2--9,11--18]("ABT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ABT273DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ABT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ABT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal edge-triggered d-type Flip-Flops with clear"];
TI!SN74ABT273DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ABT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ABT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal edge-triggered d-type Flip-Flops with clear"];
TI!SN74ABT273N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ABT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ABT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal edge-triggered d-type Flip-Flops with clear"];
TI!SN74ABT373DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ABT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ABT_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal transparent D-type latches with 3-state outputs"];
TI!SN74ABT373DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ABT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ABT_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal transparent D-type latches with 3-state outputs"];
TI!SN74ABT373N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ABT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ABT_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal transparent D-type latches with 3-state outputs"];
TI!SN74ABT374DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ABT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ABT_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal transparent D-type latches with 3-state outputs"];
TI!SN74ABT374DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ABT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ABT_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal transparent D-type latches with 3-state outputs"];
TI!SN74ABT374N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ABT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ABT_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal transparent D-type latches with 3-state outputs"];
TI!SN74ABT377DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ABT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ABT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal edge-triggered D-type flip-flops with clock enable"];
TI!SN74ABT377DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ABT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ABT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal edge-triggered D-type flip-flops with clock enable"];
TI!SN74ABT377N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ABT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ABT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal edge-triggered D-type flip-flops with clock enable"];
TI!SN74ABT533DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ABT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ABT_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal transparent D-type latches with 3-state outputs"];
TI!SN74ABT533DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ABT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ABT_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal transparent D-type latches with 3-state outputs"];
TI!SN74ABT533N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ABT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ABT_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal transparent D-type latches with 3-state outputs"];
TI!SN74ABT534N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ABT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ABT_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal transparent D-type latches with 3-state outputs"];
TI!SN74ABT534DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ABT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ABT_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal transparent D-type latches with 3-state outputs"];
TI!SN74ABT534DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ABT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ABT_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal transparent D-type latches with 3-state outputs"];
TI!SN74ABT540DB	PQ[20]	TYP["DIC"]
	IN[1--9,19]("ABT_000_S0_in.mac")
	OUT[11--18]("ABT_040_S0_out.mac")
	TRI[11--18]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers/drivers with 3-state outputs"];
TI!SN74ABT540DW	PQ[20]	TYP["DIC"]
	IN[1--9,19]("ABT_000_S0_in.mac")
	OUT[11--18]("ABT_040_S0_out.mac")
	TRI[11--18]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers/drivers with 3-state outputs"];
TI!SN74ABT540N	PQ[20]	TYP["DIC"]
	IN[1--9,19]("ABT_000_S0_in.mac")
	OUT[11--18]("ABT_040_S0_out.mac")
	TRI[11--18]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers/drivers with 3-state outputs"];
TI!SN74ABT541N	PQ[20]	TYP["DIC"]
	IN[1--9,19]("ABT_000_S0_in.mac")
	OUT[11--18]("ABT_040_S0_out.mac")
	TRI[11--18]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers/drivers with 3-state outputs"];
TI!SN74ABT541DW	PQ[20]	TYP["DIC"]
	IN[1--9,19]("ABT_000_S0_in.mac")
	OUT[11--18]("ABT_040_S0_out.mac")
	TRI[11--18]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers/drivers with 3-state outputs"];
TI!SN74ABT541DB	PQ[20]	TYP["DIC"]
	IN[1--9,19]("ABT_000_S0_in.mac")
	OUT[11--18]("ABT_040_S0_out.mac")
	TRI[11--18]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers/drivers with 3-state outputs"];
TI!SN74ABT543DB	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]("ABT_000_S0_in.mac"),
		[3--10,15--22]("ABT_040_S0_in.mac")
	BI[3--10,15--22]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["Octal registered transceivers with 3-state outputs"];
TI!SN74ABT543DW	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]("ABT_000_S0_in.mac"),
		[3--10,15--22]("ABT_040_S0_in.mac")
	BI[3--10,15--22]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["Octal registered transceivers with 3-state outputs"];
TI!SN74ABT543NT	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]("ABT_000_S0_in.mac"),
		[3--10,15--22]("ABT_040_S0_in.mac")
	BI[3--10,15--22]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["Octal registered transceivers with 3-state outputs"];
TI!SN74ABT544DW	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]("ABT_000_S0_in.mac"),
		[3--10,15--22]("ABT_040_S0_in.mac")
	BI[3--10,15--22]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["Octal registered transceivers with 3-state outputs"];
TI!SN74ABT544DB	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]("ABT_000_S0_in.mac"),
		[3--10,15--22]("ABT_040_S0_in.mac")
	BI[3--10,15--22]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["Octal registered transceivers with 3-state outputs"];
TI!SN74ABT544NT	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]("ABT_000_S0_in.mac"),
		[3--10,15--22]("ABT_040_S0_in.mac")
	BI[3--10,15--22]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["Octal registered transceivers with 3-state outputs"];
TI!SN74ABT573DB	PQ[20]	TYP["DIC"]
	IN[1--9,11]("ABT_000_S0_in.mac")
	OUT[12--19]("ABT_040_S0_out.mac")
	TRI[12--19]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal transparent D-type latches with 3-state outputs"];
TI!SN74ABT573DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("ABT_000_S0_in.mac")
	OUT[12--19]("ABT_040_S0_out.mac")
	TRI[12--19]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal transparent D-type latches with 3-state outputs"];
TI!SN74ABT573N	PQ[20]	TYP["DIC"]
	IN[1--9,11]("ABT_000_S0_in.mac")
	OUT[12--19]("ABT_040_S0_out.mac")
	TRI[12--19]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal transparent D-type latches with 3-state outputs"];
TI!SN74ABT574N	PQ[20]	TYP["DIC"]
	IN[1--9,11]("ABT_000_S0_in.mac")
	OUT[12--19]("ABT_040_S0_out.mac")
	TRI[12--19]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal transparent D-type latches with 3-state outputs"];
TI!SN74ABT574DB	PQ[20]	TYP["DIC"]
	IN[1--9,11]("ABT_000_S0_in.mac")
	OUT[12--19]("ABT_040_S0_out.mac")
	TRI[12--19]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal transparent D-type latches with 3-state outputs"];
TI!SN74ABT574DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("ABT_000_S0_in.mac")
	OUT[12--19]("ABT_040_S0_out.mac")
	TRI[12--19]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal transparent D-type latches with 3-state outputs"];
TI!SN74ABT620DB	PQ[20]	TYP["DIC"]
	IN[1,19]("ABT_000_S0_in.mac"),
		[2--9,11--18]("ABT_040_S0_in.mac")
	BI[2--9,11--18]("ABT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ABT620DW	PQ[20]	TYP["DIC"]
	IN[1,19]("ABT_000_S0_in.mac"),
		[2--9,11--18]("ABT_040_S0_in.mac")
	BI[2--9,11--18]("ABT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ABT620N	PQ[20]	TYP["DIC"]
	IN[1,19]("ABT_000_S0_in.mac"),
		[2--9,11--18]("ABT_040_S0_in.mac")
	BI[2--9,11--18]("ABT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ABT623N	PQ[20]	TYP["DIC"]
	IN[1,19]("ABT_000_S0_in.mac"),
		[2--9,11--18]("ABT_040_S0_in.mac")
	BI[2--9,11--18]("ABT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ABT623DW	PQ[20]	TYP["DIC"]
	IN[1,19]("ABT_000_S0_in.mac"),
		[2--9,11--18]("ABT_040_S0_in.mac")
	BI[2--9,11--18]("ABT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ABT623DB	PQ[20]	TYP["DIC"]
	IN[1,19]("ABT_000_S0_in.mac"),
		[2--9,11--18]("ABT_040_S0_in.mac")
	BI[2--9,11--18]("ABT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ABT640DB	PQ[20]	TYP["DIC"]
	IN[1,19]("ABT_000_S0_in.mac"),
		[2--9,11--18]("ABT_040_S0_in.mac")
	BI[2--9,11--18]("ABT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ABT640DW	PQ[20]	TYP["DIC"]
	IN[1,19]("ABT_000_S0_in.mac"),
		[2--9,11--18]("ABT_040_S0_in.mac")
	BI[2--9,11--18]("ABT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ABT640N	PQ[20]	TYP["DIC"]
	IN[1,19]("ABT_000_S0_in.mac"),
		[2--9,11--18]("ABT_040_S0_in.mac")
	BI[2--9,11--18]("ABT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ABT646ADB	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("ABT_000_S0_in.mac"),
		[4--11,13--20]("ABT_040_S0_in.mac")
	BI[4--11,13--20]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers and registers with 3-state outputs"];
TI!SN74ABT646ADW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("ABT_000_S0_in.mac"),
		[4--11,13--20]("ABT_040_S0_in.mac")
	BI[4--11,13--20]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers and registers with 3-state outputs"];
TI!SN74ABT646ANT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("ABT_000_S0_in.mac"),
		[4--11,13--20]("ABT_040_S0_in.mac")
	BI[4--11,13--20]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers and registers with 3-state outputs"];
TI!SN74ABT651DB	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("ABT_000_S0_in.mac"),
		[4--11,13--20]("ABT_040_S0_in.mac")
	BI[4--11,13--20]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers and registers with 3-state outputs"];
TI!SN74ABT651DW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("ABT_000_S0_in.mac"),
		[4--11,13--20]("ABT_040_S0_in.mac")
	BI[4--11,13--20]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers and registers with 3-state outputs"];
TI!SN74ABT651NT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("ABT_000_S0_in.mac"),
		[4--11,13--20]("ABT_040_S0_in.mac")
	BI[4--11,13--20]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers and registers with 3-state outputs"];
TI!SN74ABT652ANT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("ABT_000_S0_in.mac"),
		[4--11,13--20]("ABT_040_S0_in.mac")
	BI[4--11,13--20]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers and registers with 3-state outputs"];
TI!SN74ABT652ADB	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("ABT_000_S0_in.mac"),
		[4--11,13--20]("ABT_040_S0_in.mac")
	BI[4--11,13--20]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers and registers with 3-state outputs"];
TI!SN74ABT652ADW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("ABT_000_S0_in.mac"),
		[4--11,13--20]("ABT_040_S0_in.mac")
	BI[4--11,13--20]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers and registers with 3-state outputs"];
TI!SN74ABT657DB	PQ[24]	TYP["DIC"]
	IN[1,11,24]("ABT_000_S0_in.mac"),
		[2--6,8--10,13--17,20--23]("ABT_040_S0_in.mac")
	OUT[12]("ABT_040_S0_out.mac")
	BI[2--6,8--10,13--17,20--23]("ABT_040_S0_out.mac")
	VCC[7]
	GND[18,19]
	FAM["74"]	TEC["ABT"]
	TXT["Octal transceivers with generators/checkers and 3-state outputs"];
TI!SN74ABT657DW	PQ[24]	TYP["DIC"]
	IN[1,11,24]("ABT_000_S0_in.mac"),
		[2--6,8--10,13--17,20--23]("ABT_040_S0_in.mac")
	OUT[12]("ABT_040_S0_out.mac")
	BI[2--6,8--10,13--17,20--23]("ABT_040_S0_out.mac")
	VCC[7]
	GND[18,19]
	FAM["74"]	TEC["ABT"]
	TXT["Octal transceivers with generators/checkers and 3-state outputs"];
TI!SN74ABT657NT	PQ[24]	TYP["DIC"]
	IN[1,11,24]("ABT_000_S0_in.mac"),
		[2--6,8--10,13--17,20--23]("ABT_040_S0_in.mac")
	OUT[12]("ABT_040_S0_out.mac")
	BI[2--6,8--10,13--17,20--23]("ABT_040_S0_out.mac")
	VCC[7]
	GND[18,19]
	FAM["74"]	TEC["ABT"]
	TXT["Octal transceivers with generators/checkers and 3-state outputs"];
TI!SN74ABT821DB	PQ[24]	TYP["DIC"]
	IN[1--11,13]("ABT_000_S0_in.mac")
	OUT[14--23]("ABT_040_S0_out.mac")
	TRI[14--23]("ABT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["10-bit bus interface flip-flops with 3-state outputs"];
TI!SN74ABT821DW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("ABT_000_S0_in.mac")
	OUT[14--23]("ABT_040_S0_out.mac")
	TRI[14--23]("ABT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["10-bit bus interface flip-flops with 3-state outputs"];
TI!SN74ABT821NT	PQ[24]	TYP["DIC"]
	IN[1--11,13]("ABT_000_S0_in.mac")
	OUT[14--23]("ABT_040_S0_out.mac")
	TRI[14--23]("ABT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["10-bit bus interface flip-flops with 3-state outputs"];
TI!SN74ABT823DB	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("ABT_000_S0_in.mac")
	OUT[15--23]("ABT_040_S0_out.mac")
	TRI[15--23]("ABT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["9-bit bus interface flip-flops with 3-state outputs"];
TI!SN74ABT823DW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("ABT_000_S0_in.mac")
	OUT[15--23]("ABT_040_S0_out.mac")
	TRI[15--23]("ABT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["9-bit bus interface flip-flops with 3-state outputs"];
TI!SN74ABT823NT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("ABT_000_S0_in.mac")
	OUT[15--23]("ABT_040_S0_out.mac")
	TRI[15--23]("ABT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["9-bit bus interface flip-flops with 3-state outputs"];
TI!SN74ABT827DB	PQ[24]	TYP["DIC"]
	IN[1--11,13]("ABT_000_S0_in.mac")
	OUT[14--23]("ABT_040_S0_out.mac")
	TRI[14--23]("ABT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["10-bit buffers/drivers with 3-state outputs"];
TI!SN74ABT827DW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("ABT_000_S0_in.mac")
	OUT[14--23]("ABT_040_S0_out.mac")
	TRI[14--23]("ABT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["10-bit buffers/drivers with 3-state outputs"];
TI!SN74ABT827NT	PQ[24]	TYP["DIC"]
	IN[1--11,13]("ABT_000_S0_in.mac")
	OUT[14--23]("ABT_040_S0_out.mac")
	TRI[14--23]("ABT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["10-bit buffers/drivers with 3-state outputs"];
TI!SN74ABT828DB	PQ[24]	TYP["DIC"]
	IN[1--11,13]("ABT_000_S0_in.mac")
	OUT[14--23]("ABT_040_S0_out.mac")
	TRI[14--23]("ABT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["10-bit buffers/drivers with 3-state outputs"];
TI!SN74ABT828DW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("ABT_000_S0_in.mac")
	OUT[14--23]("ABT_040_S0_out.mac")
	TRI[14--23]("ABT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["10-bit buffers/drivers with 3-state outputs"];
TI!SN74ABT828NT	PQ[24]	TYP["DIC"]
	IN[1--11,13]("ABT_000_S0_in.mac")
	OUT[14--23]("ABT_040_S0_out.mac")
	TRI[14--23]("ABT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["10-bit buffers/drivers with 3-state outputs"];
TI!SN74ABT833DB	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]("ABT_000_S0_in.mac"),
		[2--9,15--23]("ABT_040_S0_in.mac")
	OUT[10]
	BI[2--9,15--23]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["8-bit to 9-bit parity bus transceivers"];
TI!SN74ABT833DW	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]("ABT_000_S0_in.mac"),
		[2--9,15--23]("ABT_040_S0_in.mac")
	OUT[10]
	BI[2--9,15--23]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["8-bit to 9-bit parity bus transceivers"];
TI!SN74ABT833NT	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]("ABT_000_S0_in.mac"),
		[2--9,15--23]("ABT_040_S0_in.mac")
	OUT[10]
	BI[2--9,15--23]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["8-bit to 9-bit parity bus transceivers"];
TI!SN74ABT841DB	PQ[24]	TYP["DIC"]
	IN[1--11,13]("ABT_000_S0_in.mac")
	OUT[14--23]("ABT_040_S0_out.mac")
	TRI[14--23]("ABT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["10-bit bus interface D-type latches with 3-state outputs"];
TI!SN74ABT841DW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("ABT_000_S0_in.mac")
	OUT[14--23]("ABT_040_S0_out.mac")
	TRI[14--23]("ABT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["10-bit bus interface D-type latches with 3-state outputs"];
TI!SN74ABT841NT	PQ[24]	TYP["DIC"]
	IN[1--11,13]("ABT_000_S0_in.mac")
	OUT[14--23]("ABT_040_S0_out.mac")
	TRI[14--23]("ABT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["10-bit bus interface D-type latches with 3-state outputs"];
TI!SN74ABT843DB	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("ABT_000_S0_in.mac")
	OUT[15--23]("ABT_040_S0_out.mac")
	TRI[15--23]("ABT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["9-bit bus interface D-type latches with 3-state outputs"];
TI!SN74ABT843DW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("ABT_000_S0_in.mac")
	OUT[15--23]("ABT_040_S0_out.mac")
	TRI[15--23]("ABT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["9-bit bus interface D-type latches with 3-state outputs"];
TI!SN74ABT843NT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("ABT_000_S0_in.mac")
	OUT[15--23]("ABT_040_S0_out.mac")
	TRI[15--23]("ABT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["9-bit bus interface D-type latches with 3-state outputs"];
TI!SN74ABT853DB	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]("ABT_000_S0_in.mac"),
		[2--9,15--23]("ABT_040_S0_in.mac")
	OUT[10]
	BI[2--9,15--23]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["8-bit to 9-bit parity bus transceivers"];
TI!SN74ABT853DW	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]("ABT_000_S0_in.mac"),
		[2--9,15--23]("ABT_040_S0_in.mac")
	OUT[10]
	BI[2--9,15--23]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["8-bit to 9-bit parity bus transceivers"];
TI!SN74ABT853NT	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]("ABT_000_S0_in.mac"),
		[2--9,15--23]("ABT_040_S0_in.mac")
	OUT[10]
	BI[2--9,15--23]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["8-bit to 9-bit parity bus transceivers"];
TI!SN74ABT861DB	PQ[24]	TYP["DIC"]
	IN[1,13]("ABT_000_S0_in.mac"),
		[2--11,14--23]("ABT_040_S0_in.mac")
	BI[2--11,14--23]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["10-bit bus transceivers with 3-state outputs"];
TI!SN74ABT861DW	PQ[24]	TYP["DIC"]
	IN[1,13]("ABT_000_S0_in.mac"),
		[2--11,14--23]("ABT_040_S0_in.mac")
	BI[2--11,14--23]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["10-bit bus transceivers with 3-state outputs"];
TI!SN74ABT861NT	PQ[24]	TYP["DIC"]
	IN[1,13]("ABT_000_S0_in.mac"),
		[2--11,14--23]("ABT_040_S0_in.mac")
	BI[2--11,14--23]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["10-bit bus transceivers with 3-state outputs"];
TI!SN74ABT862DB	PQ[24]	TYP["DIC"]
	IN[1,13]("ABT_000_S0_in.mac"),
		[2--11,14--23]("ABT_040_S0_in.mac")
	BI[2--11,14--23]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["10-bit bus transceivers with 3-state outputs"];
TI!SN74ABT862DW	PQ[24]	TYP["DIC"]
	IN[1,13]("ABT_000_S0_in.mac"),
		[2--11,14--23]("ABT_040_S0_in.mac")
	BI[2--11,14--23]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["10-bit bus transceivers with 3-state outputs"];
TI!SN74ABT862NT	PQ[24]	TYP["DIC"]
	IN[1,13]("ABT_000_S0_in.mac"),
		[2--11,14--23]("ABT_040_S0_in.mac")
	BI[2--11,14--23]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["10-bit bus transceivers with 3-state outputs"];
TI!SN74ABT863DB	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]("ABT_000_S0_in.mac"),
		[2--10,15--23]("ABT_040_S0_in.mac")
	BI[2--10,15--23]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["9-bit bus transceivers with 3-state outputs"];
TI!SN74ABT863DW	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]("ABT_000_S0_in.mac"),
		[2--10,15--23]("ABT_040_S0_in.mac")
	BI[2--10,15--23]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["9-bit bus transceivers with 3-state outputs"];
TI!SN74ABT863NT	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]("ABT_000_S0_in.mac"),
		[2--10,15--23]("ABT_040_S0_in.mac")
	BI[2--10,15--23]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["9-bit bus transceivers with 3-state outputs"];
TI!SN74ABT2952ADB	PQ[24]	TYP["DIC"]
	IN[1--8,16--23]("ABT_040_S0_in.mac"),
		[9--11,13--15]("ABT_000_S0_in.mac")
	BI[1--8,16--23]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers and registers with 3-state outputs"];
TI!SN74ABT2952ADW	PQ[24]	TYP["DIC"]
	IN[1--8,16--23]("ABT_040_S0_in.mac"),
		[9--11,13--15]("ABT_000_S0_in.mac")
	BI[1--8,16--23]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers and registers with 3-state outputs"];
TI!SN74ABT2952ANT	PQ[24]	TYP["DIC"]
	IN[1--8,16--23]("ABT_040_S0_in.mac"),
		[9--11,13--15]("ABT_000_S0_in.mac")
	BI[1--8,16--23]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers and registers with 3-state outputs"];
TI!SN74ABT2953DB	PQ[24]	TYP["DIC"]
	IN[1--8,16--23]("ABT_040_S0_in.mac"),
		[9--11,13--15]("ABT_000_S0_in.mac")
	BI[1--8,16--23]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers and registers with 3-state outputs"];
TI!SN74ABT2953NT	PQ[24]	TYP["DIC"]
	IN[1--8,16--23]("ABT_040_S0_in.mac"),
		[9--11,13--15]("ABT_000_S0_in.mac")
	BI[1--8,16--23]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers and registers with 3-state outputs"];
TI!SN74ABT2953DW	PQ[24]	TYP["DIC"]
	IN[1--8,16--23]("ABT_040_S0_in.mac"),
		[9--11,13--15]("ABT_000_S0_in.mac")
	BI[1--8,16--23]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers and registers with 3-state outputs"];
TI!SN74ABT16245DGG	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("ABT_000_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ABT_040_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ABT_040_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit bus transceivers with 3-state outputs"];
TI!SN74ABT16245DL	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("ABT_000_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ABT_040_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ABT_040_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit bus transceivers with 3-state outputs"];
TI!SN74ABT16260DL	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("ABT_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ABT_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ABT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["12-bit to 24-bit multiplexed D-type latches with 3-state outputs"];
TI!SN74ABT16373DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ABT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit transparent D-type latches with 3-state outputs"];
TI!SN74ABT16374DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ABT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit edge-triggered d-type flip-flops with 3-state outputs"];
TI!SN74ABT16377DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ABT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit edge-triggered D-type flip-flops with 3-state outputs"];
TI!SN74ABT16460DL	PQ[56]	TYP["DIC"]
	IN[1--3,5,6,8--10,14,15,19--21,23,24,26--31,54--56]("ABT_000_S0_in.mac"),
		[12,13,16,17,33,34,36--38,40--45,47--49,51,52]("ABT_040_S0_in.mac")
	BI[12,13,16,17,33,34,36--38,40--45,47--49,51,52]("ABT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["4-to-1 multiplexed/demultiplexed registered transceivers with 3-state outputs"];
TI!SN74ABT16470DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("ABT_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ABT_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ABT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit registered transceivers with 3-state outputs"];
TI!SN74ABT16500ADL	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]("ABT_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ABT_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ABT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,29,32,39,46,53,56]
	FAM["74"]	TEC["ABT"]
	TXT["18-bit universal bus transceivers with 3-state outputs"];
TI!SN74ABT16501DL	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]("ABT_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ABT_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ABT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,29,32,39,46,53,56]
	FAM["74"]	TEC["ABT"]
	TXT["18-bit universal bus transceivers with 3-state outputs"];
TI!SN74ABT16540DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ABT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit buffers/drivers with 3-state outputs"];
TI!SN74ABT16541DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ABT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit buffers/drivers with 3-state outputs"];
TI!SN74ABT16543DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("ABT_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ABT_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ABT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit registered transceivers with 3-state outputs"];
TI!SN74ABT16623DL	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("ABT_000_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ABT_040_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ABT_040_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit bus transceivers with 3-state outputs"];
TI!SN74ABT16640DL	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("ABT_000_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ABT_040_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ABT_040_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit bus transceivers with 3-state outputs"];
TI!SN74ABT16646DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("ABT_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ABT_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ABT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit bus transceivers and registers with 3-state outputs"];
TI!SN74ABT16648DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("ABT_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ABT_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ABT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit bus transceivers and registers with 3-state outputs"];
TI!SN74ABT16651DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("ABT_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ABT_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ABT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit bus transceivers and registers with 3-state outputs"];
TI!SN74ABT16652DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("ABT_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ABT_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ABT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit bus transceivers and registers with 3-state outputs"];
TI!SN74ABT16657DL	PQ[56]	TYP["DIC"]
	IN[1,28--30,55,56]("ABT_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,31,33,34,36--38,40--45,47--49,51,52,54]("ABT_040_S0_in.mac")
	OUT[3,26]("ABT_040_S0_out.mac")
	BI[5,6,8--10,12--17,19--21,23,24,31,33,34,36--38,40--45,47--49,51,52,54]("ABT_040_S0_out.mac")
	TRI[3,26]("ABT_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	NC[2,27]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit transceivers with parity generators/checkers and 3-state outputs"];
TI!SN74ABT16821DL	PQ[56]	TYP["DIC"]
	IN[1,28--31,33,34,36--38,40--45,47--49,51,52,54--56]("ABT_000_S0_in.mac")
	OUT[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ABT_040_S0_out.mac")
	TRI[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ABT_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["20-bit bus-interface flip-flops with 3-state outputs"];
TI!SN74ABT16823DL	PQ[56]	TYP["DIC"]
	IN[1,2,27--31,33,34,36--38,40--45,47--49,51,52,54--56]("ABT_000_S0_in.mac")
	OUT[3,5,6,8--10,12--17,19--21,23,24,26]("ABT_040_S0_out.mac")
	TRI[3,5,6,8--10,12--17,19--21,23,24,26]("ABT_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["18-bit bus-interface flip-flops with 3-state outputs"];
TI!SN74ABT16825DL	PQ[56]	TYP["DIC"]
	IN[1,28--31,33,34,36--38,40,41,44,45,47--49,51,52,54--56]("ABT_000_S0_in.mac")
	OUT[2,3,5,6,8--10,12,13,16,17,19--21,23,24,26,27]("ABT_040_S0_out.mac")
	TRI[2,3,5,6,8--10,12,13,16,17,19--21,23,24,26,27]("ABT_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,14,15,18,25,32,39,42,43,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["18-bit buffers/drivers with 3-state outputs"];
TI!SN74ABT16826DL	PQ[56]	TYP["DIC"]
	IN[1,28--31,33,34,36--38,40,41,44,45,47--49,51,52,54--56]("ABT_000_S0_in.mac")
	OUT[2,3,5,6,8--10,12,13,16,17,19--21,23,24,26,27]("ABT_040_S0_out.mac")
	TRI[2,3,5,6,8--10,12,13,16,17,19--21,23,24,26,27]("ABT_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,14,15,18,25,32,39,42,43,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["18-bit buffers/drivers with 3-state outputs"];
TI!SN74ABT16827DL	PQ[56]	TYP["DIC"]
	IN[1,28--31,33,34,36--38,40--45,47--49,51,52,54--56]("ABT_000_S0_in.mac")
	OUT[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ABT_040_S0_out.mac")
	TRI[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ABT_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["20-bit buffers/drivers with 3-state outputs"];
TI!SN74ABT16828DL	PQ[56]	TYP["DIC"]
	IN[1,28--31,33,34,36--38,40--45,47--49,51,52,54--56]("ABT_000_S0_in.mac")
	OUT[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ABT_040_S0_out.mac")
	TRI[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ABT_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["20-bit buffers/drivers with 3-state outputs"];
TI!SN74ABT16841DL	PQ[56]	TYP["DIC"]
	IN[1,28--31,33,34,36--38,40--45,47--49,51,52,54--56]("ABT_000_S0_in.mac")
	OUT[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ABT_040_S0_out.mac")
	TRI[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ABT_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["20-bit bus interface D-type latches with 3-state outputs"];
TI!SN74ABT16843DL	PQ[56]	TYP["DIC"]
	IN[1,2,27--31,33,34,36--38,40--45,47--49,51,52,54--56]("ABT_000_S0_in.mac")
	OUT[3,5,6,8--10,12--17,19--21,23,24,26]("ABT_040_S0_out.mac")
	TRI[3,5,6,8--10,12--17,19--21,23,24,26]("ABT_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["18-bit bus interface D-type latches with 3-state outputs"];
TI!SN74ABT16862DL	PQ[56]	TYP["DIC"]
	IN[1,28,29,56]("ABT_000_S0_in.mac"),
		[2,3,5,6,8--10,12--17,19--21,23,24,26,27,30,31,33,34,36--38,40--45,47--49,51,
		52,54,55]("ABT_040_S0_in.mac")
	BI[2,3,5,6,8--10,12--17,19--21,23,24,26,27,30,31,33,34,36--38,40--45,47--49,51,
		52,54,55]("ABT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["20-bit bus transceivers with 3-state outputs"];
TI!SN74ABT16863DL	PQ[56]	TYP["DIC"]
	IN[1,28,29,56]("ABT_000_S0_in.mac"),
		[2,3,5,6,8--10,12--17,19--21,23,24,26,27,30,31,33,34,36--38,40--45,47--49,51,
		52,54,55]("ABT_040_S0_in.mac")
	BI[2,3,5,6,8--10,12--17,19--21,23,24,26,27,30,31,33,34,36--38,40--45,47--49,51,
		52,54,55]("ABT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["18-bit bus transceivers with 3-state outputs"];
TI!SN74ABT16952DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("ABT_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ABT_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ABT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit registered transceivers with 3-state outputs"];
TI!SN74ABT32245PZ	PQ[100]	TYP["DIC"]
	IN[1,2,4--7,9--12,14--17,19--22,24--28,30--34,42--46,48--52,54--57,59--62,64--67,
		69--72,74--78,80--84,92--96,98--100]("ABT_040_S0_in.mac"),
		[36,37,39,40,86,87,89,90]("ABT_000_S0_in.mac")
	BI[1,2,4--7,9--12,14--17,19--22,24--28,30--34,42--46,48--52,54--57,59--62,64--67,
		69--72,74--78,80--84,92--96,98--100]("ABT_040_S0_out.mac")
	VCC[13],
		[38,63,88]
	GND[3,8],
		[18,23,29,35,41,47,53,58,68,73,79,85,91,97]
	FAM["74"]	TEC["ABT"]
	TXT["36-bit bus transceivers with 3-state outputs"];
TI!SN74ABT32316PN	PQ[80]	TYP["DIC"]
	IN[1--3,5--9,12--16,18,19,32--36,38--43,45--49,52--56,58--63,65--69,80]("ABT_040_S0_in.mac"),
		[21--28,73--79]("ABT_000_S0_in.mac")
	BI[1--3,5--9,12--16,18,19,32--36,38--43,45--49,52--56,58--63,65--69,80]("ABT_040_S0_out.mac")
	VCC[10,30,51,71]
	GND[4,11,17,31,44,50,57,64,70],
		[37]
	NC[20,72],
		[29]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit tri-port universal bus exchangers"];
TI!SN74ABT32318PN	PQ[80]	TYP["DIC"]
	IN[1--3,5--9,12--16,18--21,28,29,32--36,38--43,45--49,52--56,58--63,65--69,72,
		73,80]("ABT_040_S0_in.mac"),
		[22--27,74--79]("ABT_000_S0_in.mac")
	BI[1--3,5--9,12--16,18--21,28,29,32--36,38--43,45--49,52--56,58--63,65--69,72,
		73,80]("ABT_040_S0_out.mac")
	VCC[10,30,51,71]
	GND[4,11,17,31,37,44,50,57,64,70]
	FAM["74"]	TEC["ABT"]
	TXT["18-bit tri-port universal bus exchangers"];
TI!SN74ABT32373PZ	PQ[100]	TYP["DIC"]
	IN[1,2,4--7,9--12,14--17,19--22,24--28,30--32,44--46,48--52,54--57,59--62,64--67,
		69--72,74--78,80--82,94--96,98--100]("ABT_040_S0_in.mac"),
		[34--37,39--42,84--87,89--92]("ABT_000_S0_in.mac")
	BI[1,2,4--7,9--12,14--17,19--22,24--28,30--32,44--46,48--52,54--57,59--62,64--67,
		69--72,74--78,80--82,94--96,98--100]("ABT_040_S0_out.mac")
	VCC[13,38,63,88]
	GND[3,8,18,23,29,47,53,58,68,73,79,97],
		[33,43,83,93]
	FAM["74"]	TEC["ABT"]
	TXT["32-bit transceivers with d-type latches and 3-state outputs"];
TI!SN74ABT32374PZ	PQ[100]	TYP["DIC"]
	IN[1,2,4--7,9--12,14--17,19--22,24--28,30--32,44--46,48--52,54--57,59--62,64--67,
		69--72,74--78,80--82,94--96,98--100]("ABT_040_S0_in.mac"),
		[34--37,39--42,84--87,89--92]("ABT_000_S0_in.mac")
	BI[1,2,4--7,9--12,14--17,19--22,24--28,30--32,44--46,48--52,54--57,59--62,64--67,
		69--72,74--78,80--82,94--96,98--100]("ABT_040_S0_out.mac")
	VCC[13,38,63,88]
	GND[3,8,18,23,29,33,43,47,53,58,68,73,79,83,93,97]
	FAM["74"]	TEC["ABT"]
	TXT["32-bit transceivers with d-type latches and 3-state outputs"];
TI!SN74ABT32500PZ	PQ[100]	TYP["DIC"]
	IN[1,2,4--7,9--12,14--17,19--22,24--28,30--32,34,42,44--46,48--52,54--57,59--62,
		64--67,69--72,74--78,80--82,84,92,94--96,98--100]("ABT_040_S0_in.mac"),
		[35--37,39--41,85--87,89--91]("ABT_000_S0_in.mac")
	BI[1,2,4--7,9--12,14--17,19--22,24--28,30--32,34,42,44--46,48--52,54--57,59--62,
		64--67,69--72,74--78,80--82,84,92,94--96,98--100]("ABT_040_S0_out.mac")
	VCC[13,38,63,88]
	GND[3,8,18,23,29,33,43,47,53,58,68,73,79,83,93,97]
	FAM["74"]	TEC["ABT"]
	TXT["36-bit universal bus transceiver with 3-state outputs"];
TI!SN74ABT32501PZ	PQ[100]	TYP["DIC"]
	IN[1,2,4--7,9--12,14--17,19--22,24--28,30--32,34,42,44--46,48--52,54--57,59--62,
		64--67,69--72,74--78,80--82,84,92,94--96,98--100]("ABT_040_S0_in.mac"),
		[35--37,39--41,85--87,89--91]("ABT_000_S0_in.mac")
	BI[1,2,4--7,9--12,14--17,19--22,24--28,30--32,34,42,44--46,48--52,54--57,59--62,
		64--67,69--72,74--78,80--82,84,92,94--96,98--100]("ABT_040_S0_out.mac")
	VCC[13,38,63,88]
	GND[3,8,18,23,29,33,43,47,53,58,68,73,79,83,93,97]
	FAM["74"]	TEC["ABT"]
	TXT["36-bit universal bus transceiver with 3-state outputs"];
TI!SN74ABT32543PZ	PQ[100]	TYP["DIC"]
	IN[1,2,4--7,9--12,14--17,19--22,24--28,30--32,34,42,44--46,48--52,54--57,59--62,
		64--67,69--72,74--78,80--82,84,92,94--96,98--100]("ABT_040_S0_in.mac"),
		[35--37,39--41,85--87,89--91]("ABT_000_S0_in.mac")
	BI[1,2,4--7,9--12,14--17,19--22,24--28,30--32,34,42,44--46,48--52,54--57,59--62,
		64--67,69--72,74--78,80--82,84,92,94--96,98--100]("ABT_040_S0_out.mac")
	VCC[13,38,63,88]
	GND[3,8,18,23,29,33,43,47,53,58,68,73,79,83,93,97]
	FAM["74"]	TEC["ABT"]
	TXT["36-bit registered bus transceiver with 3-state outputs"];
TI!SN74ABT32952PZ	PQ[100]	TYP["DIC"]
	IN[1,2,4--7,9--12,14--17,19--22,24--28,30--32,44--46,48--52,54--57,59--62,64--67,
		69--72,74--78,80--82,94--96,98--100]("ABT_040_S0_in.mac"),
		[33--37,39--43,83--87,89--93]("ABT_000_S0_in.mac")
	BI[1,2,4--7,9--12,14--17,19--22,24--28,30--32,44--46,48--52,54--57,59--62,64--67,
		69--72,74--78,80--82,94--96,98--100]("ABT_040_S0_out.mac")
	VCC[13,38,63,88]
	GND[3,8,18,23,29,47,53,58,68,73,79,97]
	FAM["74"]	TEC["ABT"]
	TXT["32-bit registered transceivers with 3-state outputs"];
TI!SN74ABT2240DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ABT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ABT_044_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ABT_026_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers and line/MOS drivers with 3-state outputs"];
TI!SN74ABT2240DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ABT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ABT_044_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ABT_026_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers and line/MOS drivers with 3-state outputs"];
TI!SN74ABT2240N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ABT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ABT_044_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ABT_026_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers and line/MOS drivers with 3-state outputs"];
TI!SN74ABT2241N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ABT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ABT_044_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ABT_026_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers and line/MOS drivers with 3-state outputs"];
TI!SN74ABT2241DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ABT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ABT_044_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ABT_026_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers and line/MOS drivers with 3-state outputs"];
TI!SN74ABT2241DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ABT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ABT_044_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ABT_026_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers and line/MOS drivers with 3-state outputs"];
TI!SN74ABT2244N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ABT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ABT_044_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ABT_026_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers and line/MOS drivers with 3-state outputs"];
TI!SN74ABT2244DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ABT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ABT_044_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ABT_026_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers and line/MOS drivers with 3-state outputs"];
TI!SN74ABT2244DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ABT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ABT_044_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ABT_026_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers and line/MOS drivers with 3-state outputs"];
TI!SN74ABT2245DB	PQ[20]	TYP["DIC"]
	IN[1,19]("ABT_000_S0_in.mac"),
		[2--9,11--18]("ABT_041_S0_in.mac")
	BI[2--9,11--18]("ABT_044_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal transceivers and line/MOS drivers with 3-state outputs"];
TI!SN74ABT2245DW	PQ[20]	TYP["DIC"]
	IN[1,19]("ABT_000_S0_in.mac"),
		[2--9,11--18]("ABT_041_S0_in.mac")
	BI[2--9,11--18]("ABT_044_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal transceivers and line/MOS drivers with 3-state outputs"];
TI!SN74ABT2245N	PQ[20]	TYP["DIC"]
	IN[1,19]("ABT_000_S0_in.mac"),
		[2--9,11--18]("ABT_041_S0_in.mac")
	BI[2--9,11--18]("ABT_044_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal transceivers and line/MOS drivers with 3-state outputs"];
TI!SN74ABT5400DW	PQ[28]	TYP["DIC"]
	IN[14--20,23--28]("ABT_000_S0_in.mac")
	OUT[1--6,9--13]("ABT_050_S0_out.mac")
	TRI[1--6,9--13]("ABT_026_S0_tri.mac")
	VCC[21,22]
	GND[7,8]
	FAM["74"]	TEC["ABT"]
	TXT["11-bit line/memory drivers with 3-state outputs"];
TI!SN74ABT5401DW	PQ[28]	TYP["DIC"]
	IN[14--20,23--28]("ABT_000_S0_in.mac")
	OUT[1--6,9--13]("ABT_050_S0_out.mac")
	TRI[1--6,9--13]("ABT_026_S0_tri.mac")
	VCC[21,22]
	GND[7,8]
	FAM["74"]	TEC["ABT"]
	TXT["11-bit line/memory drivers with 3-state outputs"];
TI!SN74ABT5402DW	PQ[28]	TYP["DIC"]
	IN[14--20,22--28]("ABT_000_S0_in.mac")
	OUT[1--6,8--13]("ABT_050_S0_out.mac")
	TRI[1--6,8--13]("ABT_026_S0_tri.mac")
	VCC[21]
	GND[7]
	FAM["74"]	TEC["ABT"]
	TXT["12-bit line/memory drivers with 3-state outputs"];
TI!SN74ABT5403DW	PQ[28]	TYP["DIC"]
	IN[14--20,22--28]("ABT_000_S0_in.mac")
	OUT[1--6,8--13]("ABT_050_S0_out.mac")
	TRI[1--6,8--13]("ABT_026_S0_tri.mac")
	VCC[21]
	GND[7]
	FAM["74"]	TEC["ABT"]
	TXT["12-bit line/memory drivers with 3-state outputs"];
TI!SN74ABT162240DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ABT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_044_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_026_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit buffers/drivers with 3-state outputs"];
TI!SN74ABT162244DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ABT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_044_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_026_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit buffers/drivers with 3-state outputs"];
TI!SN74ABT162244DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ABT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_044_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_026_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit buffers/drivers with 3-state outputs"];
TI!SN74ABT162245DGG	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("ABT_000_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ABT_041_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ABT_044_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit bus transceiver with 3-state outputs"];
TI!SN74ABT162260DL	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("ABT_000_S0_in.mac"),
		[3,5,6,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ABT_041_S0_in.mac"),
		[8--10,12--17,19--21]("ABT_040_S0_in.mac")
	BI[3,5,6,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ABT_044_S0_out.mac"),
		[8--10,12--17,19--21]("ABT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["12-bit to 24-bit multiplexed D-type latches with series-damping resistors and 3-state outputs"];
TI!SN74ABT162500DL	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]("ABT_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26]("ABT_040_S0_in.mac"),
		[31,33,34,36--38,40--45,47--49,51,52,54]("ABT_041_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26]("ABT_040_S0_out.mac"),
		[31,33,34,36--38,40--45,47--49,51,52,54]("ABT_044_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,29,32,39,46,53,56]
	FAM["74"]	TEC["ABT"]
	TXT["18-bit universal bus transceivers with 3-state outputs"];
TI!SN74ABT162501DL	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]("ABT_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26]("ABT_040_S0_in.mac"),
		[31,33,34,36--38,40--45,47--49,51,52,54]("ABT_041_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26]("ABT_040_S0_out.mac"),
		[31,33,34,36--38,40--45,47--49,51,52,54]("ABT_044_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,29,32,39,46,53,56]
	FAM["74"]	TEC["ABT"]
	TXT["18-bit universal bus transceivers with 3-state outputs"];
TI!SN74ABT162600DL	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("ABT_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26]("ABT_040_S0_in.mac"),
		[31,33,34,36--38,40--45,47--49,51,52,54]("ABT_041_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26]("ABT_040_S0_out.mac"),
		[31,33,34,36--38,40--45,47--49,51,52,54]("ABT_044_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["18-bit universal bus transceivers with 3-state outputs"];
TI!SN74ABT162601DL	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("ABT_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26]("ABT_040_S0_in.mac"),
		[31,33,34,36--38,40--45,47--49,51,52,54]("ABT_041_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26]("ABT_040_S0_out.mac"),
		[31,33,34,36--38,40--45,47--49,51,52,54]("ABT_044_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["18-bit universal bus transceivers with 3-state outputs"];
TI!SN74ABT25241DW	PQ[24]	TYP["DIC"]
	IN[13--15,17--20,22--24]("ABT_000_S0_in.mac")
	OUT[1,3,4,6,7,9,10,12]("ABT_045_S0_out.mac")
	TRI[1,3,4,6,7,9,10,12]("ABT_025_S0_tri.mac")
	VCC[16,21]
	GND[2,5,8,11]
	FAM["74"]	TEC["ABT"]
	TXT["25-Ohm octal buffers/drivers with 3-state outputs"];
TI!SN74ABT25244DW	PQ[24]	TYP["DIC"]
	IN[13--15,17--20,22--24]("ABT_000_S0_in.mac")
	OUT[1,3,4,6,7,9,10,12]("ABT_045_S0_out.mac")
	TRI[1,3,4,6,7,9,10,12]("ABT_025_S0_tri.mac")
	VCC[16,21]
	GND[2,5,8,11]
	FAM["74"]	TEC["ABT"]
	TXT["25-Ohm octal buffers/drivers with 3-state outputs"];
TI!SN74ABT25241NT	PQ[24]	TYP["DIC"]
	IN[13--15,17--20,22--24]("ABT_000_S0_in.mac")
	OUT[1,3,4,6,7,9,10,12]("ABT_045_S0_out.mac")
	TRI[1,3,4,6,7,9,10,12]("ABT_025_S0_tri.mac")
	VCC[16,21]
	GND[2,5,8,11]
	FAM["74"]	TEC["ABT"]
	TXT["25-Ohm octal buffers/drivers with 3-state outputs"];
TI!SN74ABT25244NT	PQ[24]	TYP["DIC"]
	IN[13--15,17--20,22--24]("ABT_000_S0_in.mac")
	OUT[1,3,4,6,7,9,10,12]("ABT_045_S0_out.mac")
	TRI[1,3,4,6,7,9,10,12]("ABT_025_S0_tri.mac")
	VCC[16,21]
	GND[2,5,8,11]
	FAM["74"]	TEC["ABT"]
	TXT["25-Ohm octal buffers/drivers with 3-state outputs"];
TI!SN74ABT25245DW	PQ[24]	TYP["DIC"]
	IN[1,3,4,6,7,9,10,12,14,15,17--20,22,23]("ABT_040_S0_in.mac"),
		[13,24]("ABT_000_S0_in.mac")
	BI[1,3,4,6,7,9,10,12]("ABT_045_S0_out.mac"),
		[14,15,17--20,22,23]("ABT_040_S0_out.mac")
	VCC[16,21]
	GND[2,5,8,11]
	FAM["74"]	TEC["ABT"]
	TXT["25-Ohm octal bus transceivers with 3-state outputs"];
TI!SN74ABT125PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ABT_000_S0_in.mac")
	OUT[3,6,8,11]("ABT_040_S0_out.mac")
	TRI[3,6,8,11]("ABT_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ABT"]
	TXT["Quadruple bus buffer gates with 3-state outputs"];
TI!SN74ABT126DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ABT_000_S0_in.mac")
	OUT[3,6,8,11]("ABT_040_S0_out.mac")
	TRI[3,6,8,11]("ABT_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ABT"]
	TXT["Quadruple bus buffer gates with 3-state outputs"];
TI!SN74ABT240PW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ABT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ABT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers/drivers with 3-state outputs"];
TI!SN74ABT241PW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ABT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ABT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers/drivers with 3-state outputs"];
TI!SN74ABT244PW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ABT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ABT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers/drivers with 3-state outputs"];
TI!SN74ABT245PW	PQ[20]	TYP["DIC"]
	IN[1,19]("ABT_000_S0_in.mac"),
		[2--9,11--18]("ABT_040_S0_in.mac")
	BI[2--9,11--18]("ABT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ABT273PW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ABT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ABT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal edge-triggered d-type Flip-Flops with clear"];
TI!SN74ABT373PW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ABT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ABT_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal transparent D-type latches with 3-state outputs"];
TI!SN74ABT374PW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ABT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ABT_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal transparent D-type latches with 3-state outputs"];
TI!SN74ABT377PW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ABT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ABT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal edge-triggered D-type flip-flops with clock enable"];
TI!SN74ABT533PW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ABT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ABT_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal transparent D-type latches with 3-state outputs"];
TI!SN74ABT534PW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ABT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ABT_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal transparent D-type latches with 3-state outputs"];
TI!SN74ABT541PW
	PQ[20]	TYP["DIC"]
	IN[1--9,19]("ABT_000_S0_in.mac")
	OUT[11--18]("ABT_040_S0_out.mac")
	TRI[11--18]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers/drivers with 3-state outputs"];
TI!SN74ABT543PW	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]("ABT_000_S0_in.mac"),
		[3--10,15--22]("ABT_040_S0_in.mac")
	BI[3--10,15--22]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["Octal registered transceivers with 3-state outputs"];
TI!SN74ABT544PW	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]("ABT_000_S0_in.mac"),
		[3--10,15--22]("ABT_040_S0_in.mac")
	BI[3--10,15--22]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["Octal registered transceivers with 3-state outputs"];
TI!SN74ABT573PW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("ABT_000_S0_in.mac")
	OUT[12--19]("ABT_040_S0_out.mac")
	TRI[12--19]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal transparent D-type latches with 3-state outputs"];
TI!SN74ABT574PW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("ABT_000_S0_in.mac")
	OUT[12--19]("ABT_040_S0_out.mac")
	TRI[12--19]("ABT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal transparent D-type latches with 3-state outputs"];
TI!SN74ABT620PW	PQ[20]	TYP["DIC"]
	IN[1,19]("ABT_000_S0_in.mac"),
		[2--9,11--18]("ABT_040_S0_in.mac")
	BI[2--9,11--18]("ABT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ABT623PW	PQ[20]	TYP["DIC"]
	IN[1,19]("ABT_000_S0_in.mac"),
		[2--9,11--18]("ABT_040_S0_in.mac")
	BI[2--9,11--18]("ABT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ABT640PW	PQ[20]	TYP["DIC"]
	IN[1,19]("ABT_000_S0_in.mac"),
		[2--9,11--18]("ABT_040_S0_in.mac")
	BI[2--9,11--18]("ABT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ABT646APW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("ABT_000_S0_in.mac"),
		[4--11,13--20]("ABT_040_S0_in.mac")
	BI[4--11,13--20]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers and registers with 3-state outputs"];
TI!SN74ABT651PW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("ABT_000_S0_in.mac"),
		[4--11,13--20]("ABT_040_S0_in.mac")
	BI[4--11,13--20]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers and registers with 3-state outputs"];
TI!SN74ABT652APW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("ABT_000_S0_in.mac"),
		[4--11,13--20]("ABT_040_S0_in.mac")
	BI[4--11,13--20]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers and registers with 3-state outputs"];
TI!SN74ABT821PW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("ABT_000_S0_in.mac")
	OUT[14--23]("ABT_040_S0_out.mac")
	TRI[14--23]("ABT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["10-bit bus interface flip-flops with 3-state outputs"];
TI!SN74ABT823PW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("ABT_000_S0_in.mac")
	OUT[15--23]("ABT_040_S0_out.mac")
	TRI[15--23]("ABT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["9-bit bus interface flip-flops with 3-state outputs"];
TI!SN74ABT827PW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("ABT_000_S0_in.mac")
	OUT[14--23]("ABT_040_S0_out.mac")
	TRI[14--23]("ABT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["10-bit buffers/drivers with 3-state outputs"];
TI!SN74ABT828PW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("ABT_000_S0_in.mac")
	OUT[14--23]("ABT_040_S0_out.mac")
	TRI[14--23]("ABT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["10-bit buffers/drivers with 3-state outputs"];
TI!SN74ABT841PW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("ABT_000_S0_in.mac")
	OUT[14--23]("ABT_040_S0_out.mac")
	TRI[14--23]("ABT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["10-bit bus interface D-type latches with 3-state outputs"];
TI!SN74ABT853PW	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]("ABT_000_S0_in.mac"),
		[2--9,15--23]("ABT_040_S0_in.mac")
	OUT[10]
	BI[2--9,15--23]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["8-bit to 9-bit parity bus transceivers"];
TI!SN74ABT2952APW	PQ[24]	TYP["DIC"]
	IN[1--8,16--23]("ABT_040_S0_in.mac"),
		[9--11,13--15]("ABT_000_S0_in.mac")
	BI[1--8,16--23]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers and registers with 3-state outputs"];
TI!SN74ABT2953PW	PQ[24]	TYP["DIC"]
	IN[1--8,16--23]("ABT_040_S0_in.mac"),
		[9--11,13--15]("ABT_000_S0_in.mac")
	BI[1--8,16--23]("ABT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ABT"]
	TXT["Octal bus transceivers and registers with 3-state outputs"];
TI!SN74ABT16373DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ABT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit transparent D-type latches with 3-state outputs"];
TI!SN74ABT16374DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ABT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit edge-triggered d-type flip-flops with 3-state outputs"];
TI!SN74ABT16377DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ABT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit edge-triggered D-type flip-flops with 3-state outputs"];
TI!SN74ABT16460DGG	PQ[56]	TYP["DIC"]
	IN[1--3,5,6,8--10,14,15,19--21,23,24,26--31,54--56]("ABT_000_S0_in.mac"),
		[12,13,16,17,33,34,36--38,40--45,47--49,51,52]("ABT_040_S0_in.mac")
	BI[12,13,16,17,33,34,36--38,40--45,47--49,51,52]("ABT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["4-to-1 multiplexed/demultiplexed registered transceivers with 3-state outputs"];
TI!SN74ABT16470DGG	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("ABT_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ABT_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ABT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit registered transceivers with 3-state outputs"];
TI!SN74ABT16500ADGG	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]("ABT_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ABT_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ABT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,29,32,39,46,53,56]
	FAM["74"]	TEC["ABT"]
	TXT["18-bit universal bus transceivers with 3-state outputs"];
TI!SN74ABT16501DGG	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]("ABT_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ABT_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ABT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,29,32,39,46,53,56]
	FAM["74"]	TEC["ABT"]
	TXT["18-bit universal bus transceivers with 3-state outputs"];
TI!SN74ABT16540DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ABT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit buffers/drivers with 3-state outputs"];
TI!SN74ABT16541DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ABT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit buffers/drivers with 3-state outputs"];
TI!SN74ABT16543DGG	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("ABT_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ABT_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ABT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit registered transceivers with 3-state outputs"];
TI!SN74ABT16623DGG	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("ABT_000_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ABT_040_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ABT_040_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit bus transceivers with 3-state outputs"];
TI!SN74ABT16640DGG	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("ABT_000_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ABT_040_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ABT_040_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit bus transceivers with 3-state outputs"];
TI!SN74ABT16646DGG	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("ABT_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ABT_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ABT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit bus transceivers and registers with 3-state outputs"];
TI!SN74ABT16648DGG	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("ABT_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ABT_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ABT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit bus transceivers and registers with 3-state outputs"];
TI!SN74ABT16657DGG	PQ[56]	TYP["DIC"]
	IN[1,28--30,55,56]("ABT_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,31,33,34,36--38,40--45,47--49,51,52,54]("ABT_040_S0_in.mac")
	OUT[3,26]("ABT_040_S0_out.mac")
	BI[5,6,8--10,12--17,19--21,23,24,31,33,34,36--38,40--45,47--49,51,52,54]("ABT_040_S0_out.mac")
	TRI[3,26]("ABT_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	NC[2,27]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit transceivers with parity generators/checkers and 3-state outputs"];
TI!SN74ABT16821DGG	PQ[56]	TYP["DIC"]
	IN[1,28--31,33,34,36--38,40--45,47--49,51,52,54--56]("ABT_000_S0_in.mac")
	OUT[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ABT_040_S0_out.mac")
	TRI[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ABT_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["20-bit bus-interface flip-flops with 3-state outputs"];
TI!SN74ABT16823DGG	PQ[56]	TYP["DIC"]
	IN[1,2,27--31,33,34,36--38,40--45,47--49,51,52,54--56]("ABT_000_S0_in.mac")
	OUT[3,5,6,8--10,12--17,19--21,23,24,26]("ABT_040_S0_out.mac")
	TRI[3,5,6,8--10,12--17,19--21,23,24,26]("ABT_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["18-bit bus-interface flip-flops with 3-state outputs"];
TI!SN74ABT16825DGG	PQ[56]	TYP["DIC"]
	IN[1,28--31,33,34,36--38,40,41,44,45,47--49,51,52,54--56]("ABT_000_S0_in.mac")
	OUT[2,3,5,6,8--10,12,13,16,17,19--21,23,24,26,27]("ABT_040_S0_out.mac")
	TRI[2,3,5,6,8--10,12,13,16,17,19--21,23,24,26,27]("ABT_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,14,15,18,25,32,39,42,43,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["18-bit buffers/drivers with 3-state outputs"];
TI!SN74ABT16826DGG	PQ[56]	TYP["DIC"]
	IN[1,28--31,33,34,36--38,40,41,44,45,47--49,51,52,54--56]("ABT_000_S0_in.mac")
	OUT[2,3,5,6,8--10,12,13,16,17,19--21,23,24,26,27]("ABT_040_S0_out.mac")
	TRI[2,3,5,6,8--10,12,13,16,17,19--21,23,24,26,27]("ABT_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,14,15,18,25,32,39,42,43,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["18-bit buffers/drivers with 3-state outputs"];
TI!SN74ABT16843DGG	PQ[56]	TYP["DIC"]
	IN[1,2,27--31,33,34,36--38,40--45,47--49,51,52,54--56]("ABT_000_S0_in.mac")
	OUT[3,5,6,8--10,12--17,19--21,23,24,26]("ABT_040_S0_out.mac")
	TRI[3,5,6,8--10,12--17,19--21,23,24,26]("ABT_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["18-bit bus interface D-type latches with 3-state outputs"];
TI!SN74ABT16952DGG	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("ABT_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ABT_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ABT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit registered transceivers with 3-state outputs"];
TI!SN74ABT2240PW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ABT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ABT_044_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ABT_026_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers and line/MOS drivers with 3-state outputs"];
TI!SN74ABT2241PW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ABT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ABT_044_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ABT_026_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers and line/MOS drivers with 3-state outputs"];
TI!SN74ABT2244PW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ABT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ABT_044_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ABT_026_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ABT"]
	TXT["Octal buffers and line/MOS drivers with 3-state outputs"];
TI!SN74ABT162240DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ABT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_044_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_026_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit buffers/drivers with 3-state outputs"];
TI!SN74ABT162245DL	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("ABT_000_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ABT_041_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ABT_044_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit bus transceiver with 3-state outputs"];
TI!SN74ABT162501DGG	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]("ABT_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26]("ABT_040_S0_in.mac"),
		[31,33,34,36--38,40--45,47--49,51,52,54]("ABT_041_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26]("ABT_040_S0_out.mac"),
		[31,33,34,36--38,40--45,47--49,51,52,54]("ABT_044_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,29,32,39,46,53,56]
	FAM["74"]	TEC["ABT"]
	TXT["18-bit universal bus transceivers with 3-state outputs"];
TI!SN74ABT162500DGG	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]("ABT_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26]("ABT_040_S0_in.mac"),
		[31,33,34,36--38,40--45,47--49,51,52,54]("ABT_041_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26]("ABT_040_S0_out.mac"),
		[31,33,34,36--38,40--45,47--49,51,52,54]("ABT_044_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,29,32,39,46,53,56]
	FAM["74"]	TEC["ABT"]
	TXT["18-bit universal bus transceivers with 3-state outputs"];
TI!SN74ABT162600DGG	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("ABT_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26]("ABT_040_S0_in.mac"),
		[31,33,34,36--38,40--45,47--49,51,52,54]("ABT_041_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26]("ABT_040_S0_out.mac"),
		[31,33,34,36--38,40--45,47--49,51,52,54]("ABT_044_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["18-bit universal bus transceivers with 3-state outputs"];
TI!SN74ABT162601DGG	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("ABT_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26]("ABT_040_S0_in.mac"),
		[31,33,34,36--38,40--45,47--49,51,52,54]("ABT_041_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26]("ABT_040_S0_out.mac"),
		[31,33,34,36--38,40--45,47--49,51,52,54]("ABT_044_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["18-bit universal bus transceivers with 3-state outputs"];
TI!SN74ABT25245NT	PQ[24]	TYP["DIC"]
	IN[1,3,4,6,7,9,10,12,14,15,17--20,22,23]("ABT_040_S0_in.mac"),
		[13,24]("ABT_000_S0_in.mac")
	BI[1,3,4,6,7,9,10,12]("ABT_045_S0_out.mac"),
		[14,15,17--20,22,23]("ABT_040_S0_out.mac")
	VCC[16,21]
	GND[2,5,8,11]
	FAM["74"]	TEC["ABT"]
	TXT["25-Ohm octal bus transceivers with 3-state outputs"];
TI!SN74ABT16853DL	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("ABT_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,31,33,34,36--38,40--45,47--49,51,52,54]("ABT_040_S0_in.mac")
	OUT[3,26]
	BI[5,6,8--10,12--17,19--21,23,24,31,33,34,36--38,40--45,47--49,51,52,54]("ABT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["Dual 8-bit to 9-bit parity bus transceivers"];
TI!SN74ABT16833DL	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("ABT_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,31,33,34,36--38,40--45,47--49,51,52,54]("ABT_040_S0_in.mac")
	OUT[3,26]
	BI[5,6,8--10,12--17,19--21,23,24,31,33,34,36--38,40--45,47--49,51,52,54]("ABT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["Dual 8-bit to 9-bit parity bus transceivers"];
TI!SN74ABT16833DGG	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("ABT_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,31,33,34,36--38,40--45,47--49,51,52,54]("ABT_040_S0_in.mac")
	OUT[3,26]
	BI[5,6,8--10,12--17,19--21,23,24,31,33,34,36--38,40--45,47--49,51,52,54]("ABT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["Dual 8-bit to 9-bit parity bus transceivers"];
TI!SN74ABT16240DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ABT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit buffers/drivers with 3-state outputs"];
TI!SN74ABT16241DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ABT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit buffers/drivers with 3-state outputs"];
TI!SN74ABT16241DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ABT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit buffers/drivers with 3-state outputs"];
TI!SN74ABT16244DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ABT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit buffers/drivers with 3-state outputs"];
TI!SN74ABT16244DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ABT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit buffers/drivers with 3-state outputs"];
TI!SN74ABT16240DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ABT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ABT_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ABT"]
	TXT["16-bit buffers/drivers with 3-state outputs"];
TI!SN74ABT16600DL	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("ABT_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ABT_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ABT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["18-bit universal bus transceivers with 3-state outputs"];
TI!SN74ABT16600DGG	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("ABT_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ABT_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ABT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["18-bit universal bus transceivers with 3-state outputs"];
TI!SN74ABT16601DGG	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("ABT_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ABT_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ABT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["18-bit universal bus transceivers with 3-state outputs"];
TI!SN74ABT16601DL	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("ABT_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ABT_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ABT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ABT"]
	TXT["18-bit universal bus transceivers with 3-state outputs"];
TI!SN74AC11000N	PQ[16]	TYP["DIC"]
	IN[1,8--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6,7]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["AC"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!SN74AC11000D	PQ[16]	TYP["DIC"]
	IN[1,8--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6,7]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["AC"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!SN74AC11002D	PQ[16]	TYP["DIC"]
	IN[1,8--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6,7]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["AC"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74AC11002N	PQ[16]	TYP["DIC"]
	IN[1,8--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6,7]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["AC"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74AC11004DW	PQ[20]	TYP["DIC"]
	IN[11--13,18--20]("AC11_000_S0_in.mac")
	OUT[1--3,8--10]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	NC[14,17]
	FAM["74"]	TEC["AC"]
	TXT["Hex inverters"];
TI!SN74AC11004N	PQ[20]	TYP["DIC"]
	IN[11--13,18--20]("AC11_000_S0_in.mac")
	OUT[1--3,8--10]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	NC[14,17]
	FAM["74"]	TEC["AC"]
	TXT["Hex inverters"];
TI!SN74AC11008D	PQ[16]	TYP["DIC"]
	IN[1,8--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6,7]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["AC"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!SN74AC11008N	PQ[16]	TYP["DIC"]
	IN[1,8--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6,7]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["AC"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!SN74AC11010D	PQ[16]	TYP["DIC"]
	IN[1,7--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["AC"]
	TXT["Triple 3-input positive-NAND gates"];
TI!SN74AC11010N	PQ[16]	TYP["DIC"]
	IN[1,7--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["AC"]
	TXT["Triple 3-input positive-NAND gates"];
TI!SN74AC11011D	PQ[16]	TYP["DIC"]
	IN[1,7--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["AC"]
	TXT["Triple 3-input positive-AND gates"];
TI!SN74AC11011N	PQ[16]	TYP["DIC"]
	IN[1,7--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["AC"]
	TXT["Triple 3-input positive-AND gates"];
TI!SN74AC11014DW	PQ[20]	TYP["DIC"]
	IN[11--13,18--20]("AC11_000_S0_in.mac")
	OUT[1--3,8--10]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	NC[14,17]
	FAM["74"]	TEC["AC"]
	TXT["Hex Schmitt- trigger inverters"];
TI!SN74AC11014N	PQ[20]	TYP["DIC"]
	IN[11--13,18--20]("AC11_000_S0_in.mac")
	OUT[1--3,8--10]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	NC[14,17]
	FAM["74"]	TEC["AC"]
	TXT["Hex Schmitt- trigger inverters"];
TI!SN74AC11020D	PQ[14]	TYP["DIC"]
	IN[1,2,6,7,9,10,12,13]("AC11_000_S0_in.mac")
	OUT[3,5]("AC11_040_S0_out.mac")
	VCC[11]
	GND[4]
	NC[8,14]
	FAM["74"]	TEC["AC"]
	TXT["Dual 4-input positive-NAND gates"];
TI!SN74AC11020N	PQ[14]	TYP["DIC"]
	IN[1,2,6,7,9,10,12,13]("AC11_000_S0_in.mac")
	OUT[3,5]("AC11_040_S0_out.mac")
	VCC[11]
	GND[4]
	NC[8,14]
	FAM["74"]	TEC["AC"]
	TXT["Dual 4-input positive-NAND gates"];
TI!SN74AC11027D	PQ[16]	TYP["DIC"]
	IN[1,7--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["AC"]
	TXT["Triple 3-input positive-NOR gates"];
TI!SN74AC11027N	PQ[16]	TYP["DIC"]
	IN[1,7--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["AC"]
	TXT["Triple 3-input positive-NOR gates"];
TI!SN74AC11030D	PQ[14]	TYP["DIC"]
	IN[1--3,8,9,12--14]("AC11_000_S0_in.mac")
	OUT[5]("AC11_040_S0_out.mac")
	VCC[11]
	GND[4]
	NC[6,7,10]
	FAM["74"]	TEC["AC"]
	TXT["8-input positive-NAND gates"];
TI!SN74AC11030N	PQ[14]	TYP["DIC"]
	IN[1--3,8,9,12--14]("AC11_000_S0_in.mac")
	OUT[5]("AC11_040_S0_out.mac")
	VCC[11]
	GND[4]
	NC[6,7,10]
	FAM["74"]	TEC["AC"]
	TXT["8-input positive-NAND gates"];
TI!SN74AC11032D	PQ[16]	TYP["DIC"]
	IN[1,8--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6,7]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["AC"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN74AC11032DB	PQ[16]	TYP["DIC"]
	IN[1,8--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6,7]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["AC"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN74AC11032N	PQ[16]	TYP["DIC"]
	IN[1,8--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6,7]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["AC"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN74AC11034DW	PQ[20]	TYP["DIC"]
	IN[11--13,18--20]("AC11_000_S0_in.mac")
	OUT[1--3,8--10]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	NC[14,17]
	FAM["74"]	TEC["AC"]
	TXT["Hex noninverters"];
TI!SN74AC11034N	PQ[20]	TYP["DIC"]
	IN[11--13,18--20]("AC11_000_S0_in.mac")
	OUT[1--3,8--10]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	NC[14,17]
	FAM["74"]	TEC["AC"]
	TXT["Hex noninverters"];
TI!SN74AC11074D	PQ[14]	TYP["DIC"]
	IN[1,7--10,12--14]("AC11_000_S0_in.mac")
	OUT[2,3,5,6]("AC11_040_S0_out.mac")
	VCC[11]
	GND[4]
	FAM["74"]	TEC["AC"]
	TXT["Dual D-type positive-edge-triggered flip-flops with clear and preset"];
TI!SN74AC11074N	PQ[14]	TYP["DIC"]
	IN[1,7--10,12--14]("AC11_000_S0_in.mac")
	OUT[2,3,5,6]("AC11_040_S0_out.mac")
	VCC[11]
	GND[4]
	FAM["74"]	TEC["AC"]
	TXT["Dual D-type positive-edge-triggered flip-flops with clear and preset"];
TI!SN74AC11074PW	PQ[14]	TYP["DIC"]
	IN[1,7--10,12--14]("AC11_000_S0_in.mac")
	OUT[2,3,5,6]("AC11_040_S0_out.mac")
	VCC[11]
	GND[4]
	FAM["74"]	TEC["AC"]
	TXT["Dual D-type positive-edge-triggered flip-flops with clear and preset"];
TI!SN74AC11086D	PQ[16]	TYP["DIC"]
	IN[1,8--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6,7]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["AC"]
	TXT["Quadruple 2-input exclusive-OR gate"];
TI!SN74AC11086N	PQ[16]	TYP["DIC"]
	IN[1,8--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6,7]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["AC"]
	TXT["Quadruple 2-input exclusive-OR gate"];
TI!SN74AC11109D	PQ[16]	TYP["DIC"]
	IN[1,7--11,13--16]("AC11_000_S0_in.mac")
	OUT[2,3,5,6]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["AC"]
	TXT["Dual J-K positive-edge-triggered flip-flops with clear and preset"];
TI!SN74AC11109N	PQ[16]	TYP["DIC"]
	IN[1,7--11,13--16]("AC11_000_S0_in.mac")
	OUT[2,3,5,6]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["AC"]
	TXT["Dual J-K positive-edge-triggered flip-flops with clear and preset"];
TI!SN74AC11112D	PQ[16]	TYP["DIC"]
	IN[1,7--11,13--16]("AC11_000_S0_in.mac")
	OUT[2,3,5,6]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["AC"]
	TXT["Dual J-K negative-edge-triggered flip-flop with clear and preset"];
TI!SN74AC11112N	PQ[16]	TYP["DIC"]
	IN[1,7--11,13--16]("AC11_000_S0_in.mac")
	OUT[2,3,5,6]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["AC"]
	TXT["Dual J-K negative-edge-triggered flip-flop with clear and preset"];
TI!SN74AC11132N	PQ[16]	TYP["DIC"]
	IN[1,8--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6,7]("AC11_040_S0_out.mac")
	VCC[12],
		[13]
	GND[4],
		[5]
	FAM["74"]	TEC["AC"]
	TXT["Quadruple 2-Input positive-NAND Schmitt-Trigger"];
TI!SN74AC11132D	PQ[16]	TYP["DIC"]
	IN[1,8--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6,7]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["AC"]
	TXT["Quadruple 2-Input positive-NAND Schmitt-Trigger"];
TI!SN74AC11138D	PQ[16]	TYP["DIC"]
	IN[9--11,13--15]("AC11_000_S0_in.mac")
	OUT[1--3,5--8,16]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["AC"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74AC11138N	PQ[16]	TYP["DIC"]
	IN[9--11,13--15]("AC11_000_S0_in.mac")
	OUT[1--3,5--8,16]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["AC"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74AC11139D	PQ[16]	TYP["DIC"]
	IN[9--11,13--15]("AC11_000_S0_in.mac")
	OUT[1--3,5--8,16]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["AC"]
	TXT["Dual 2-line to 4-line decoder/demultiplexer"];
TI!SN74AC11139N	PQ[16]	TYP["DIC"]
	IN[9--11,13--15]("AC11_000_S0_in.mac")
	OUT[1--3,5--8,16]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["AC"]
	TXT["Dual 2-line to 4-line decoder/demultiplexer"];
TI!SN74AC11139PW	PQ[16]	TYP["DIC"]
	IN[9--11,13--15]("AC11_000_S0_in.mac")
	OUT[1--3,5--8,16]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["AC"]
	TXT["Dual 2-line to 4-line decoder/demultiplexer"];
TI!SN74AC11151D	PQ[16]	TYP["DIC"]
	IN[1,2,6--11,13--16]("AC11_000_S0_in.mac")
	OUT[3,5]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["AC"]
	TXT["1-of-8 data selector/multiplexer"];
TI!SN74AC11151N	PQ[16]	TYP["DIC"]
	IN[1,2,6--11,13--16]("AC11_000_S0_in.mac")
	OUT[3,5]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["AC"]
	TXT["1-of-8 data selector/multiplexer"];
TI!SN74AC11153N	PQ[16]	TYP["DIC"]
	IN[1,2,6--11,13--16]("AC11_000_S0_in.mac")
	OUT[3,5]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["AC"]
	TXT["Dual 1-of-4 data selector/multiplexer"];
TI!SN74AC11153D	PQ[16]	TYP["DIC"]
	IN[1,2,6--11,13--16]("AC11_000_S0_in.mac")
	OUT[3,5]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["AC"]
	TXT["Dual 1-of-4 data selector/multiplexer"];
TI!SN74AC11157DW	PQ[20]	TYP["DIC"]
	IN[1,10--14,17--20]("AC11_000_S0_in.mac")
	OUT[2,3,8,9]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["AC"]
	TXT["Quadruple 2-line to 1-line data selector/multiplexer"];
TI!SN74AC11157N	PQ[20]	TYP["DIC"]
	IN[1,10--14,17--20]("AC11_000_S0_in.mac")
	OUT[2,3,8,9]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["AC"]
	TXT["Quadruple 2-line to 1-line data selector/multiplexer"];
TI!SN74AC11158DW	PQ[20]	TYP["DIC"]
	IN[1,10--14,17--20]("AC11_000_S0_in.mac")
	OUT[2,3,8,9]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["AC"]
	TXT["Quadruple 2-line to 1-line data selector/multiplexer"];
TI!SN74AC11158N	PQ[20]	TYP["DIC"]
	IN[1,10--14,17--20]("AC11_000_S0_in.mac")
	OUT[2,3,8,9]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["AC"]
	TXT["Quadruple 2-line to 1-line data selector/multiplexer"];
TI!SN74AC11174DW	PQ[20]	TYP["DIC"]
	IN[11--14,17--20]("AC11_000_S0_in.mac")
	OUT[1--3,8--10]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["AC"]
	TXT["Hex D-type flip-flop with clear"];
TI!SN74AC11174N	PQ[20]	TYP["DIC"]
	IN[11--14,17--20]("AC11_000_S0_in.mac")
	OUT[1--3,8--10]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["AC"]
	TXT["Hex D-type flip-flop with clear"];
TI!SN74AC11175DW	PQ[20]	TYP["DIC"]
	IN[12--14,17--19]("AC11_000_S0_in.mac")
	OUT[1--3,8--11,20]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["AC"]
	TXT["Quadruple D-type flip-flop with clear"];
TI!SN74AC11175N	PQ[20]	TYP["DIC"]
	IN[12--14,17--19]("AC11_000_S0_in.mac")
	OUT[1--3,8--11,20]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["AC"]
	TXT["Quadruple D-type flip-flop with clear"];
TI!SN74AC11181DW	PQ[28]	TYP["DIC"]
	IN[1,2,15--20,23--28]("AC11_000_S0_in.mac")
	OUT[3--5,10--14]("AC11_040_S0_out.mac")
	VCC[21,22]
	GND[6--9]
	FAM["74"]	TEC["AC"]
	TXT["Arithmetic logic unit/function generator"];
TI!SN74AC11238D	PQ[16]	TYP["DIC"]
	IN[9--11,13--15]("AC11_000_S0_in.mac")
	OUT[1--3,5--8,16]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["AC"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74AC11238N	PQ[16]	TYP["DIC"]
	IN[9--11,13--15]("AC11_000_S0_in.mac")
	OUT[1--3,5--8,16]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["AC"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74AC11240DW	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["Octal buffers/line drivers with 3-state outputs"];
TI!SN74AC11240DB	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["Octal buffers/line drivers with 3-state outputs"];
TI!SN74AC11241DW	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["Octal buffers/line drivers with 3-state outputs"];
TI!SN74AC11241DB	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["Octal buffers/line drivers with 3-state outputs"];
TI!SN74AC11244DW	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["Octal buffers/drivers with 3-state outputs"];
TI!SN74AC11244DB	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["Octal buffers/drivers with 3-state outputs"];
TI!SN74AC11245DW	PQ[24]	TYP["DIC"]
	IN[1--4,9--12,14--17,20--23]("AC11_040_S0_in.mac"),
		[13,24]("AC11_000_S0_in.mac")
	BI[1--4,9--12,14--17,20--23]("AC11_040_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74AC11245DB	PQ[24]	TYP["DIC"]
	IN[1--4,9--12,14--17,20--23]("AC11_040_S0_in.mac"),
		[13,24]("AC11_000_S0_in.mac")
	BI[1--4,9--12,14--17,20--23]("AC11_040_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74AC11245NT	PQ[24]	TYP["DIC"]
	IN[1--4,9--12,14--17,20--23]("AC11_040_S0_in.mac"),
		[13,24]("AC11_000_S0_in.mac")
	BI[1--4,9--12,14--17,20--23]("AC11_040_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74AC11245PW	PQ[24]	TYP["DIC"]
	IN[1--4,9--12,14--17,20--23]("AC11_040_S0_in.mac"),
		[13,24]("AC11_000_S0_in.mac")
	BI[1--4,9--12,14--17,20--23]("AC11_040_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74AC11253D	PQ[16]	TYP["DIC"]
	IN[1,2,6--11,13--16]("AC11_000_S0_in.mac")
	OUT[3,5]("AC11_040_S0_out.mac")
	TRI[3,5]("AC11_025_S0_tri.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["AC"]
	TXT["Dual 1-of-4 data selectors/multiplexers with 3-state outputs"];
TI!SN74AC11253N	PQ[16]	TYP["DIC"]
	IN[1,2,6--11,13--16]("AC11_000_S0_in.mac")
	OUT[3,5]("AC11_040_S0_out.mac")
	TRI[3,5]("AC11_025_S0_tri.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["AC"]
	TXT["Dual 1-of-4 data selectors/multiplexers with 3-state outputs"];
TI!SN74AC11257DW	PQ[20]	TYP["DIC"]
	IN[1,10--14,17--20]("AC11_000_S0_in.mac")
	OUT[2,3,8,9]("AC11_040_S0_out.mac")
	TRI[2,3,8,9]("AC11_025_S0_tri.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["AC"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74AC11257N	PQ[20]	TYP["DIC"]
	IN[1,10--14,17--20]("AC11_000_S0_in.mac")
	OUT[2,3,8,9]("AC11_040_S0_out.mac")
	TRI[2,3,8,9]("AC11_025_S0_tri.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["AC"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74AC11273DW	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["Octal D-type flip-flop with clear"];
TI!SN74AC11273NT	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["Octal D-type flip-flop with clear"];
TI!SN74AC11280D	PQ[14]	TYP["DIC"]
	IN[1,2,7--10,12--14]("AC11_000_S0_in.mac")
	OUT[3,5]("AC11_040_S0_out.mac")
	VCC[11]
	GND[4]
	NC[6]
	FAM["74"]	TEC["AC"]
	TXT["9-bit parity generators/checkers"];
TI!SN74AC11280N	PQ[14]	TYP["DIC"]
	IN[1,2,7--10,12--14]("AC11_000_S0_in.mac")
	OUT[3,5]("AC11_040_S0_out.mac")
	VCC[11]
	GND[4]
	NC[6]
	FAM["74"]	TEC["AC"]
	TXT["9-bit parity generators/checkers"];
TI!SN74AC11286D	PQ[14]	TYP["DIC"]
	IN[1,2,6--10,12--14]("AC11_000_S0_in.mac"),
		[3]("AC11_040_S0_in.mac")
	OUT[5]("AC11_040_S0_out.mac")
	BI[3]("AC11_040_S0_out.mac")
	VCC[11]
	GND[4]
	FAM["74"]	TEC["AC"]
	TXT["9-bit parity generators/checkers with bus driver parity I/O ports"];
TI!SN74AC11286N	PQ[14]	TYP["DIC"]
	IN[1,2,6--10,12--14]("AC11_000_S0_in.mac"),
		[3]("AC11_040_S0_in.mac")
	OUT[5]("AC11_040_S0_out.mac")
	BI[3]("AC11_040_S0_out.mac")
	VCC[11]
	GND[4]
	FAM["74"]	TEC["AC"]
	TXT["9-bit parity generators/checkers with bus driver parity I/O ports"];
TI!SN74AC11373DW	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74AC11373DB	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74AC11373NT	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74AC11374DW	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74AC11374DB	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74AC11374NT	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74AC11377DW	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["Octal D-type flip-flop with clock enable"];
TI!SN74AC11377NT	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["Octal D-type flip-flop with clock enable"];
TI!SN74AC11520DW	PQ[20]	TYP["DIC"]
	IN[1--4,7--14,16--20]("AC11_000_S0_in.mac")
	OUT[6]("AC11_040_S0_out.mac")
	VCC[15]
	GND[5]
	FAM["74"]	TEC["AC"]
	TXT["8-bit identity comparators"];
TI!SN74AC11520N	PQ[20]	TYP["DIC"]
	IN[1--4,7--14,16--20]("AC11_000_S0_in.mac")
	OUT[6]("AC11_040_S0_out.mac")
	VCC[15]
	GND[5]
	FAM["74"]	TEC["AC"]
	TXT["8-bit identity comparators"];
TI!SN74AC11521DW	PQ[20]	TYP["DIC"]
	IN[1--4,7--14,16--20]("AC11_000_S0_in.mac")
	OUT[6]("AC11_040_S0_out.mac")
	VCC[15]
	GND[5]
	FAM["74"]	TEC["AC"]
	TXT["8-bit identity comparators"];
TI!SN74AC11521DB	PQ[20]	TYP["DIC"]
	IN[1--4,7--14,16--20]("AC11_000_S0_in.mac")
	OUT[6]("AC11_040_S0_out.mac")
	VCC[15]
	GND[5]
	FAM["74"]	TEC["AC"]
	TXT["8-bit identity comparators"];
TI!SN74AC11533DW	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74AC11533NT	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74AC11534DW	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74AC11534NT	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74AC11521N	PQ[20]	TYP["DIC"]
	IN[1--4,7--14,16--20]("AC11_000_S0_in.mac")
	OUT[6]("AC11_040_S0_out.mac")
	VCC[15]
	GND[5]
	FAM["74"]	TEC["AC"]
	TXT["8-bit identity comparators"];
TI!SN74AC11590DW	PQ[20]	TYP["DIC"]
	IN[13,14,17--20]("AC11_000_S0_in.mac")
	OUT[1--3,8--12]("AC11_040_S0_out.mac")
	TRI[1--3,8--11]("AC11_025_S0_tri.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["AC"]
	TXT["8-bit binary counter with registered 3-state outputs"];
TI!SN74AC11590N	PQ[20]	TYP["DIC"]
	IN[13,14,17--20]("AC11_000_S0_in.mac")
	OUT[1--3,8--12]("AC11_040_S0_out.mac")
	TRI[1--3,8--11]("AC11_025_S0_tri.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["AC"]
	TXT["8-bit binary counter with registered 3-state outputs"];
TI!SN74AC11646DW	PQ[28]	TYP["DIC"]
	IN[1,14--16,27,28]("AC11_000_S0_in.mac"),
		[2--5,10--13,17--20,23--26]("AC11_040_S0_in.mac")
	BI[2--5,10--13,17--20,23--26]("AC11_040_S0_out.mac")
	VCC[21,22]
	GND[6--9]
	FAM["74"]	TEC["AC"]
	TXT["Octal bus transceiver and register with 3-state outputs"];
TI!SN74AC11648NT	PQ[28]	TYP["DIC"]
	IN[1,14--16,27,28]("AC11_000_S0_in.mac"),
		[2--5,10--13,17--20,23--26]("AC11_040_S0_in.mac")
	BI[2--5,10--13,17--20,23--26]("AC11_040_S0_out.mac")
	VCC[21,22]
	GND[6--9]
	FAM["74"]	TEC["AC"]
	TXT["Octal bus transceiver and register with 3-state outputs"];
TI!SN74AC11648DW	PQ[28]	TYP["DIC"]
	IN[1,14--16,27,28]("AC11_000_S0_in.mac"),
		[2--5,10--13,17--20,23--26]("AC11_040_S0_in.mac")
	BI[2--5,10--13,17--20,23--26]("AC11_040_S0_out.mac")
	VCC[21,22]
	GND[6--9]
	FAM["74"]	TEC["AC"]
	TXT["Octal bus transceiver and register with 3-state outputs"];
TI!SN74AC11800DW	PQ[24]	TYP["DIC"]
	IN[1,12--17,20--24]("AC11_000_S0_in.mac")
	OUT[2--4,9--11]("AC11_040_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["triple 4-input AND/NAND gates"];
TI!SN74AC11873DW	PQ[28]	TYP["DIC"]
	IN[1,14--20,23--28]("AC11_000_S0_in.mac")
	OUT[2--5,10--13]("AC11_040_S0_out.mac")
	TRI[2--5,10--13]("AC11_025_S0_tri.mac")
	VCC[21,22]
	GND[6--9]
	FAM["74"]	TEC["AC"]
	TXT["Dual 4-bit D-type latch with 3-state outputs"];
TI!SN74AC11898N	PQ[20]	TYP["DIC"]
	IN[13,14,17,18]("AC11_000_S0_in.mac")
	OUT[1--3,8--12,19,20]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["AC"]
	TXT["10-bit parallel-out serial shift register"];
TI!SN74AC11898DW	PQ[20]	TYP["DIC"]
	IN[13,14,17,18]("AC11_000_S0_in.mac")
	OUT[1--3,8--12,19,20]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["AC"]
	TXT["10-bit parallel-out serial shift register"];
TI!SN74AC16240DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("AC11_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("AC11_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("AC11_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["AC"]
	TXT["16-bit bus drivers with 3-state outputs"];
TI!SN74AC16244DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("AC11_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("AC11_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("AC11_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["AC"]
	TXT["16-bit buffer/line driver with 3-state outputs"];
TI!SN74AC16244DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("AC11_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("AC11_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("AC11_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["AC"]
	TXT["16-bit buffer/line driver with 3-state outputs"];
TI!SN74AC16245DL	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("AC11_000_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("AC11_040_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("AC11_040_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["AC"]
	TXT["16-bit bus transceivers with 3-state outputs"];
TI!SN74AC16245DGG	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("AC11_000_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("AC11_040_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("AC11_040_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["AC"]
	TXT["16-bit bus transceivers with 3-state outputs"];
TI!SN74AC16373DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("AC11_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("AC11_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("AC11_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["AC"]
	TXT["16-bit D-type transparent latches with 3-state outputs"];
TI!SN74AC16374DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("AC11_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("AC11_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("AC11_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["AC"]
	TXT["16-bit D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74AC16472DL	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("AC11_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("AC11_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("AC11_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["AC"]
	TXT["18-bit registered transceiver with 3-state outputs"];
TI!SN74AC16543DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("AC11_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("AC11_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("AC11_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["AC"]
	TXT["16-bit registered transceiver with 3-state outputs"];
TI!SN74AC16620DL	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("AC11_000_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("AC11_040_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("AC11_040_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["AC"]
	TXT["16-bit bus transceiver with 3-state outputs"];
TI!SN74AC16623DL	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("AC11_000_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("AC11_040_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("AC11_040_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["AC"]
	TXT["16-bit bus transceiver with 3-state outputs"];
TI!SN74AC16640DL	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("AC11_000_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("AC11_040_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("AC11_040_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["AC"]
	TXT["16-bit bus transceiver with 3-state outputs"];
TI!SN74AC16652DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("AC11_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("AC11_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("AC11_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["AC"]
	TXT["16-bit bus transceiver and register with 3-state outputs"];
TI!SN74AC16646DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("AC11_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("AC11_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("AC11_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["AC"]
	TXT["16-bit bus transceivers and registers with 3-state outputs"];
TI!SN74AC16823DL	PQ[56]	TYP["DIC"]
	IN[1,2,27--31,33,34,36--38,40--45,47--49,51,52,54--56]("AC11_000_S0_in.mac")
	OUT[3,5,6,8--10,12--17,19--21,23,24,26]("AC11_040_S0_out.mac")
	TRI[3,5,6,8--10,12--17,19--21,23,24,26]("AC11_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["AC"]
	TXT["18-bit bus interface flip-flop with 3-state outputs"];
TI!SN74AC11004DB	PQ[20]	TYP["DIC"]
	IN[11--13,18--20]("AC11_000_S0_in.mac")
	OUT[1--3,8--10]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	NC[14,17]
	FAM["74"]	TEC["AC"]
	TXT["Hex inverters"];
TI!SN74AC11138PW	PQ[16]	TYP["DIC"]
	IN[9--11,13--15]("AC11_000_S0_in.mac")
	OUT[1--3,5--8,16]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["AC"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74AC11240NT	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["Octal buffers/line drivers with 3-state outputs"];
TI!SN74AC11241NT	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["Octal buffers/line drivers with 3-state outputs"];
TI!SN74AC11244NT	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["Octal buffers/drivers with 3-state outputs"];
TI!SN74AC11244PW	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["Octal buffers/drivers with 3-state outputs"];
TI!SN74AC11652DW	PQ[28]	TYP["DIC"]
	IN[1,14--16,27,28]("AC11_000_S0_in.mac"),
		[2--5,10--13,17--20,23--26]("AC11_040_S0_in.mac")
	BI[2--5,10--13,17--20,23--26]("AC11_040_S0_out.mac")
	VCC[21,22]
	GND[6--9]
	FAM["74"]	TEC["AC"]
	TXT["Octal bus transceivers and registers with 3-state outputs"];
TI!SN74AC11652NT	PQ[28]	TYP["DIC"]
	IN[1,14--16,27,28]("AC11_000_S0_in.mac"),
		[2--5,10--13,17--20,23--26]("AC11_040_S0_in.mac")
	BI[2--5,10--13,17--20,23--26]("AC11_040_S0_out.mac")
	VCC[21,22]
	GND[6--9]
	FAM["74"]	TEC["AC"]
	TXT["Octal bus transceivers and registers with 3-state outputs"];
TI!SN74AC11021D	PQ[14]	TYP["DIC"]
	IN[1,2,6,7,9,10,12,13]("AC11_000_S0_in.mac")
	OUT[3,5]("AC11_040_S0_out.mac")
	VCC[11]
	GND[4]
	NC[8,14]
	FAM["74"]	TEC["AC"]
	TXT["Dual 4-input positive-AND gates"];
TI!SN74AC11021N	PQ[14]	TYP["DIC"]
	IN[1,2,6,7,9,10,12,13]("AC11_000_S0_in.mac")
	OUT[3,5]("AC11_040_S0_out.mac")
	VCC[11]
	GND[4]
	NC[8,14]
	FAM["74"]	TEC["AC"]
	TXT["Dual 4-input positive-AND gates"];
TI!SN74AC11827DW	PQ[28]	TYP["DIC"]
	IN[15--20,23--28]("AC11_000_S0_in.mac")
	OUT[1--5,10--14]("AC11_040_S0_out.mac")
	TRI[1--5,10--14]("AC11_025_S0_tri.mac")
	VCC[21,22]
	GND[6--9]
	FAM["74"]	TEC["AC"]
	TXT["10-bit buffers/drivers with 3-state outputs"];
TI!SN74AC11593DW	PQ[24]	TYP["DIC"]
	IN[1--4,9--12]("AC11_040_S0_in.mac"),
		[14--17,20--24]("AC11_000_S0_in.mac")
	OUT[13]("AC11_040_S0_out.mac")
	BI[1--4,9--12]("AC11_040_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["8-bit binary counter with parallel-input registers and 3-state outputs"];
TI!SN74AC11593NT	PQ[24]	TYP["DIC"]
	IN[1--4,9--12]("AC11_040_S0_in.mac"),
		[14--17,20--24]("AC11_000_S0_in.mac")
	OUT[13]("AC11_040_S0_out.mac")
	BI[1--4,9--12]("AC11_040_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["AC"]
	TXT["8-bit binary counter with parallel-input registers and 3-state outputs"];
TI!SN74ACT11000N	PQ[16]	TYP["DIC"]
	IN[1,8--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6,7]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["ACT"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!SN74ACT11000D	PQ[16]	TYP["DIC"]
	IN[1,8--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6,7]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["ACT"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!SN74ACT11002D	PQ[16]	TYP["DIC"]
	IN[1,8--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6,7]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["ACT"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74ACT11002N	PQ[16]	TYP["DIC"]
	IN[1,8--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6,7]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["ACT"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74ACT11004DW	PQ[20]	TYP["DIC"]
	IN[11--13,18--20]("AC11_000_S0_in.mac")
	OUT[1--3,8--10]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	NC[14,17]
	FAM["74"]	TEC["ACT"]
	TXT["Hex inverters"];
TI!SN74ACT11004N	PQ[20]	TYP["DIC"]
	IN[11--13,18--20]("AC11_000_S0_in.mac")
	OUT[1--3,8--10]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	NC[14,17]
	FAM["74"]	TEC["ACT"]
	TXT["Hex inverters"];
TI!SN74ACT11008D	PQ[16]	TYP["DIC"]
	IN[1,8--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6,7]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["ACT"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!SN74ACT11008N	PQ[16]	TYP["DIC"]
	IN[1,8--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6,7]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["ACT"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!SN74ACT11010D	PQ[16]	TYP["DIC"]
	IN[1,7--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["ACT"]
	TXT["Triple 3-input positive-NAND gates"];
TI!SN74ACT11010N	PQ[16]	TYP["DIC"]
	IN[1,7--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["ACT"]
	TXT["Triple 3-input positive-NAND gates"];
TI!SN74ACT11011D	PQ[16]	TYP["DIC"]
	IN[1,7--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["ACT"]
	TXT["Triple 3-input positive-AND gates"];
TI!SN74ACT11011N	PQ[16]	TYP["DIC"]
	IN[1,7--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["ACT"]
	TXT["Triple 3-input positive-AND gates"];
TI!SN74ACT11014DW	PQ[20]	TYP["DIC"]
	IN[11--13,18--20]("AC11_000_S0_in.mac")
	OUT[1--3,8--10]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	NC[14,17]
	FAM["74"]	TEC["ACT"]
	TXT["Hex Schmitt- trigger inverters"];
TI!SN74ACT11014N	PQ[20]	TYP["DIC"]
	IN[11--13,18--20]("AC11_000_S0_in.mac")
	OUT[1--3,8--10]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	NC[14,17]
	FAM["74"]	TEC["ACT"]
	TXT["Hex Schmitt- trigger inverters"];
TI!SN74ACT11020D	PQ[14]	TYP["DIC"]
	IN[1,2,6,7,9,10,12,13]("AC11_000_S0_in.mac")
	OUT[3,5]("AC11_040_S0_out.mac")
	VCC[11]
	GND[4]
	NC[8,14]
	FAM["74"]	TEC["ACT"]
	TXT["Dual 4-input positive-NAND gates"];
TI!SN74ACT11020N	PQ[14]	TYP["DIC"]
	IN[1,2,6,7,9,10,12,13]("AC11_000_S0_in.mac")
	OUT[3,5]("AC11_040_S0_out.mac")
	VCC[11]
	GND[4]
	NC[8,14]
	FAM["74"]	TEC["ACT"]
	TXT["Dual 4-input positive-NAND gates"];
TI!SN74ACT11027D	PQ[16]	TYP["DIC"]
	IN[1,7--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["ACT"]
	TXT["Triple 3-input positive-NOR gates"];
TI!SN74ACT11027N	PQ[16]	TYP["DIC"]
	IN[1,7--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["ACT"]
	TXT["Triple 3-input positive-NOR gates"];
TI!SN74ACT11030D	PQ[14]	TYP["DIC"]
	IN[1--3,8,9,12--14]("AC11_000_S0_in.mac")
	OUT[5]("AC11_040_S0_out.mac")
	VCC[11]
	GND[4]
	NC[6,7,10]
	FAM["74"]	TEC["ACT"]
	TXT["8-input positive-NAND gates"];
TI!SN74ACT11030N	PQ[14]	TYP["DIC"]
	IN[1--3,8,9,12--14]("AC11_000_S0_in.mac")
	OUT[5]("AC11_040_S0_out.mac")
	VCC[11]
	GND[4]
	NC[6,7,10]
	FAM["74"]	TEC["ACT"]
	TXT["8-input positive-NAND gates"];
TI!SN74ACT11032D	PQ[16]	TYP["DIC"]
	IN[1,8--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6,7]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["ACT"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN74ACT11032DB	PQ[16]	TYP["DIC"]
	IN[1,8--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6,7]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["ACT"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN74ACT11032N	PQ[16]	TYP["DIC"]
	IN[1,8--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6,7]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["ACT"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN74ACT11034DW	PQ[20]	TYP["DIC"]
	IN[11--13,18--20]("AC11_000_S0_in.mac")
	OUT[1--3,8--10]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	NC[14,17]
	FAM["74"]	TEC["ACT"]
	TXT["Hex noninverters"];
TI!SN74ACT11034N	PQ[20]	TYP["DIC"]
	IN[11--13,18--20]("AC11_000_S0_in.mac")
	OUT[1--3,8--10]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	NC[14,17]
	FAM["74"]	TEC["ACT"]
	TXT["Hex noninverters"];
TI!SN74ACT11074D	PQ[14]	TYP["DIC"]
	IN[1,7--10,12--14]("AC11_000_S0_in.mac")
	OUT[2,3,5,6]("AC11_040_S0_out.mac")
	VCC[11]
	GND[4]
	FAM["74"]	TEC["ACT"]
	TXT["Dual D-type positive-edge-triggered flip-flops with clear and preset"];
TI!SN74ACT11074N	PQ[14]	TYP["DIC"]
	IN[1,7--10,12--14]("AC11_000_S0_in.mac")
	OUT[2,3,5,6]("AC11_040_S0_out.mac")
	VCC[11]
	GND[4]
	FAM["74"]	TEC["ACT"]
	TXT["Dual D-type positive-edge-triggered flip-flops with clear and preset"];
TI!SN74ACT11086D	PQ[16]	TYP["DIC"]
	IN[1,8--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6,7]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["ACT"]
	TXT["Quadruple 2-input exclusive-OR gate"];
TI!SN74ACT11086N	PQ[16]	TYP["DIC"]
	IN[1,8--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6,7]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["ACT"]
	TXT["Quadruple 2-input exclusive-OR gate"];
TI!SN74ACT11109D	PQ[16]	TYP["DIC"]
	IN[1,7--11,13--16]("AC11_000_S0_in.mac")
	OUT[2,3,5,6]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["ACT"]
	TXT["Dual J-K positive-edge-triggered flip-flops with clear and preset"];
TI!SN74ACT11109N	PQ[16]	TYP["DIC"]
	IN[1,7--11,13--16]("AC11_000_S0_in.mac")
	OUT[2,3,5,6]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["ACT"]
	TXT["Dual J-K positive-edge-triggered flip-flops with clear and preset"];
TI!SN74ACT11112D	PQ[16]	TYP["DIC"]
	IN[1,7--11,13--16]("AC11_000_S0_in.mac")
	OUT[2,3,5,6]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["ACT"]
	TXT["Dual J-K negative-edge-triggered flip-flop with clear and preset"];
TI!SN74ACT11112N	PQ[16]	TYP["DIC"]
	IN[1,7--11,13--16]("AC11_000_S0_in.mac")
	OUT[2,3,5,6]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["ACT"]
	TXT["Dual J-K negative-edge-triggered flip-flop with clear and preset"];
TI!SN74ACT11132N	PQ[16]	TYP["DIC"]
	IN[1,8--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6,7]("AC11_040_S0_out.mac")
	VCC[12],
		[13]
	GND[4],
		[5]
	FAM["74"]	TEC["ACT"]
	TXT["Quadruple 2-Input positive-NAND Schmitt-Trigger"];
TI!SN74ACT11132D	PQ[16]	TYP["DIC"]
	IN[1,8--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6,7]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["ACT"]
	TXT["Quadruple 2-Input positive-NAND Schmitt-Trigger"];
TI!SN74ACT11138D	PQ[16]	TYP["DIC"]
	IN[9--11,13--15]("AC11_000_S0_in.mac")
	OUT[1--3,5--8,16]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["ACT"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74ACT11138N	PQ[16]	TYP["DIC"]
	IN[9--11,13--15]("AC11_000_S0_in.mac")
	OUT[1--3,5--8,16]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["ACT"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74ACT11139D	PQ[16]	TYP["DIC"]
	IN[9--11,13--15]("AC11_000_S0_in.mac")
	OUT[1--3,5--8,16]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["ACT"]
	TXT["Dual 2-line to 4-line decoder/demultiplexer"];
TI!SN74ACT11139N	PQ[16]	TYP["DIC"]
	IN[9--11,13--15]("AC11_000_S0_in.mac")
	OUT[1--3,5--8,16]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["ACT"]
	TXT["Dual 2-line to 4-line decoder/demultiplexer"];
TI!SN74ACT11139PW	PQ[16]	TYP["DIC"]
	IN[9--11,13--15]("AC11_000_S0_in.mac")
	OUT[1--3,5--8,16]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["ACT"]
	TXT["Dual 2-line to 4-line decoder/demultiplexer"];
TI!SN74ACT11151D	PQ[16]	TYP["DIC"]
	IN[1,2,6--11,13--16]("AC11_000_S0_in.mac")
	OUT[3,5]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["ACT"]
	TXT["1-of-8 data selector/multiplexer"];
TI!SN74ACT11151N	PQ[16]	TYP["DIC"]
	IN[1,2,6--11,13--16]("AC11_000_S0_in.mac")
	OUT[3,5]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["ACT"]
	TXT["1-of-8 data selector/multiplexer"];
TI!SN74ACT11153N	PQ[16]	TYP["DIC"]
	IN[1,2,6--11,13--16]("AC11_000_S0_in.mac")
	OUT[3,5]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["ACT"]
	TXT["Dual 1-of-4 data selector/multiplexer"];
TI!SN74ACT11153D	PQ[16]	TYP["DIC"]
	IN[1,2,6--11,13--16]("AC11_000_S0_in.mac")
	OUT[3,5]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["ACT"]
	TXT["Dual 1-of-4 data selector/multiplexer"];
TI!SN74ACT11157DW	PQ[20]	TYP["DIC"]
	IN[1,10--14,17--20]("AC11_000_S0_in.mac")
	OUT[2,3,8,9]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["ACT"]
	TXT["Quadruple 2-line to 1-line data selector/multiplexer"];
TI!SN74ACT11157N	PQ[20]	TYP["DIC"]
	IN[1,10--14,17--20]("AC11_000_S0_in.mac")
	OUT[2,3,8,9]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["ACT"]
	TXT["Quadruple 2-line to 1-line data selector/multiplexer"];
TI!SN74ACT11158DW	PQ[20]	TYP["DIC"]
	IN[1,10--14,17--20]("AC11_000_S0_in.mac")
	OUT[2,3,8,9]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["ACT"]
	TXT["Quadruple 2-line to 1-line data selector/multiplexer"];
TI!SN74ACT11158N	PQ[20]	TYP["DIC"]
	IN[1,10--14,17--20]("AC11_000_S0_in.mac")
	OUT[2,3,8,9]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["ACT"]
	TXT["Quadruple 2-line to 1-line data selector/multiplexer"];
TI!SN74ACT11174DW	PQ[20]	TYP["DIC"]
	IN[11--14,17--20]("AC11_000_S0_in.mac")
	OUT[1--3,8--10]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["ACT"]
	TXT["Hex D-type flip-flop with clear"];
TI!SN74ACT11174N	PQ[20]	TYP["DIC"]
	IN[11--14,17--20]("AC11_000_S0_in.mac")
	OUT[1--3,8--10]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["ACT"]
	TXT["Hex D-type flip-flop with clear"];
TI!SN74ACT11175DW	PQ[20]	TYP["DIC"]
	IN[12--14,17--19]("AC11_000_S0_in.mac")
	OUT[1--3,8--11,20]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["ACT"]
	TXT["Quadruple D-type flip-flop with clear"];
TI!SN74ACT11175N	PQ[20]	TYP["DIC"]
	IN[12--14,17--19]("AC11_000_S0_in.mac")
	OUT[1--3,8--11,20]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["ACT"]
	TXT["Quadruple D-type flip-flop with clear"];
TI!SN74ACT11181DW	PQ[28]	TYP["DIC"]
	IN[1,2,15--20,23--28]("AC11_000_S0_in.mac")
	OUT[3--5,10--14]("AC11_040_S0_out.mac")
	VCC[21,22]
	GND[6--9]
	FAM["74"]	TEC["ACT"]
	TXT["Arithmetic logic unit/function generator"];
TI!SN74ACT11191DW	PQ[20]	TYP["DIC"]
	IN[11--14,17--20]("AC11_000_S0_in.mac")
	OUT[1--3,8--10]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["ACT"]
	TXT["Synchronous 4-bit up/down binary counter"];
TI!SN74ACT11191N	PQ[20]	TYP["DIC"]
	IN[11--14,17--20]("AC11_000_S0_in.mac")
	OUT[1--3,8--10]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["ACT"]
	TXT["Synchronous 4-bit up/down binary counter"];
TI!SN74ACT11238D	PQ[16]	TYP["DIC"]
	IN[9--11,13--15]("AC11_000_S0_in.mac")
	OUT[1--3,5--8,16]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["ACT"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74ACT11238N	PQ[16]	TYP["DIC"]
	IN[9--11,13--15]("AC11_000_S0_in.mac")
	OUT[1--3,5--8,16]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["ACT"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74ACT11240DW	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal buffers/line drivers with 3-state outputs"];
TI!SN74ACT11240DB	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal buffers/line drivers with 3-state outputs"];
TI!SN74ACT11241DW	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal buffers/line drivers with 3-state outputs"];
TI!SN74ACT11241DB	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal buffers/line drivers with 3-state outputs"];
TI!SN74ACT11244DW	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal buffers/line drivers with 3-state outputs"];
TI!SN74ACT11244DB	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal buffers/line drivers with 3-state outputs"];
TI!SN74ACT11245DW	PQ[24]	TYP["DIC"]
	IN[1--4,9--12,14--17,20--23]("AC11_040_S0_in.mac"),
		[13,24]("AC11_000_S0_in.mac")
	BI[1--4,9--12,14--17,20--23]("AC11_040_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ACT11245DB	PQ[24]	TYP["DIC"]
	IN[1--4,9--12,14--17,20--23]("AC11_040_S0_in.mac"),
		[13,24]("AC11_000_S0_in.mac")
	BI[1--4,9--12,14--17,20--23]("AC11_040_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ACT11245NT	PQ[24]	TYP["DIC"]
	IN[1--4,9--12,14--17,20--23]("AC11_040_S0_in.mac"),
		[13,24]("AC11_000_S0_in.mac")
	BI[1--4,9--12,14--17,20--23]("AC11_040_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ACT11245PW	PQ[24]	TYP["DIC"]
	IN[1--4,9--12,14--17,20--23]("AC11_040_S0_in.mac"),
		[13,24]("AC11_000_S0_in.mac")
	BI[1--4,9--12,14--17,20--23]("AC11_040_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ACT11253D	PQ[16]	TYP["DIC"]
	IN[1,2,6--11,13--16]("AC11_000_S0_in.mac")
	OUT[3,5]("AC11_040_S0_out.mac")
	TRI[3,5]("AC11_025_S0_tri.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["ACT"]
	TXT["Dual 1-of-4 data selectors/multiplexers with 3-state outputs"];
TI!SN74ACT11253N	PQ[16]	TYP["DIC"]
	IN[1,2,6--11,13--16]("AC11_000_S0_in.mac")
	OUT[3,5]("AC11_040_S0_out.mac")
	TRI[3,5]("AC11_025_S0_tri.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["ACT"]
	TXT["Dual 1-of-4 data selectors/multiplexers with 3-state outputs"];
TI!SN74ACT11257DW	PQ[20]	TYP["DIC"]
	IN[1,10--14,17--20]("AC11_000_S0_in.mac")
	OUT[2,3,8,9]("AC11_040_S0_out.mac")
	TRI[2,3,8,9]("AC11_025_S0_tri.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["ACT"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74ACT11257N	PQ[20]	TYP["DIC"]
	IN[1,10--14,17--20]("AC11_000_S0_in.mac")
	OUT[2,3,8,9]("AC11_040_S0_out.mac")
	TRI[2,3,8,9]("AC11_025_S0_tri.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["ACT"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74ACT11258DW	PQ[20]	TYP["DIC"]
	IN[1,10--14,17--20]("AC11_000_S0_in.mac")
	OUT[2,3,8,9]("AC11_040_S0_out.mac")
	TRI[2,3,8,9]("AC11_025_S0_tri.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["ACT"]
	TXT["Quadruple 2-line to 1-line data selector/multiplexer with 3-state outputs"];
TI!SN74ACT11258N	PQ[20]	TYP["DIC"]
	IN[1,10--14,17--20]("AC11_000_S0_in.mac")
	OUT[2,3,8,9]("AC11_040_S0_out.mac")
	TRI[2,3,8,9]("AC11_025_S0_tri.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["ACT"]
	TXT["Quadruple 2-line to 1-line data selector/multiplexer with 3-state outputs"];
TI!SN74ACT11273DW	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal D-type flip-flop with clear"];
TI!SN74ACT11273NT	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal D-type flip-flop with clear"];
TI!SN74ACT11280D	PQ[14]	TYP["DIC"]
	IN[1,2,7--10,12--14]("AC11_000_S0_in.mac")
	OUT[3,5]("AC11_040_S0_out.mac")
	VCC[11]
	GND[4]
	NC[6]
	FAM["74"]	TEC["ACT"]
	TXT["9-bit parity generators/checkers"];
TI!SN74ACT11280N	PQ[14]	TYP["DIC"]
	IN[1,2,7--10,12--14]("AC11_000_S0_in.mac")
	OUT[3,5]("AC11_040_S0_out.mac")
	VCC[11]
	GND[4]
	NC[6]
	FAM["74"]	TEC["ACT"]
	TXT["9-bit parity generators/checkers"];
TI!SN74ACT11286D	PQ[14]	TYP["DIC"]
	IN[1,2,6--10,12--14]("AC11_000_S0_in.mac"),
		[3]("AC11_040_S0_in.mac")
	OUT[5]("AC11_040_S0_out.mac")
	BI[3]("AC11_040_S0_out.mac")
	VCC[11]
	GND[4]
	FAM["74"]	TEC["ACT"]
	TXT["9-bit parity generators/checkers with bus driver parity I/O ports"];
TI!SN74ACT11286N	PQ[14]	TYP["DIC"]
	IN[1,2,6--10,12--14]("AC11_000_S0_in.mac"),
		[3]("AC11_040_S0_in.mac")
	OUT[5]("AC11_040_S0_out.mac")
	BI[3]("AC11_040_S0_out.mac")
	VCC[11]
	GND[4]
	FAM["74"]	TEC["ACT"]
	TXT["9-bit parity generators/checkers with bus driver parity I/O ports"];
TI!SN74ACT11353D	PQ[16]	TYP["DIC"]
	IN[1,2,6--11,13--16]("AC11_000_S0_in.mac")
	OUT[3,5]("AC11_040_S0_out.mac")
	TRI[3,5]("AC11_025_S0_tri.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["ACT"]
	TXT["Dual 1-of-4 data selectors/multiplexers with 3-state outputs"];
TI!SN74ACT11353N	PQ[16]	TYP["DIC"]
	IN[1,2,6--11,13--16]("AC11_000_S0_in.mac")
	OUT[3,5]("AC11_040_S0_out.mac")
	TRI[3,5]("AC11_025_S0_tri.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["ACT"]
	TXT["Dual 1-of-4 data selectors/multiplexers with 3-state outputs"];
TI!SN74ACT11373DW	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74ACT11373DB	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74ACT11373NT	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74ACT11374DW	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74ACT11374DB	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74ACT11374NT	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74ACT11377DW	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal D-type flip-flop with clock enable"];
TI!SN74ACT11377NT	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal D-type flip-flop with clock enable"];
TI!SN74ACT11520DW	PQ[20]	TYP["DIC"]
	IN[1--4,7--14,16--20]("AC11_000_S0_in.mac")
	OUT[6]("AC11_040_S0_out.mac")
	VCC[15]
	GND[5]
	FAM["74"]	TEC["ACT"]
	TXT["8-bit identity comparators"];
TI!SN74ACT11520N	PQ[20]	TYP["DIC"]
	IN[1--4,7--14,16--20]("AC11_000_S0_in.mac")
	OUT[6]("AC11_040_S0_out.mac")
	VCC[15]
	GND[5]
	FAM["74"]	TEC["ACT"]
	TXT["8-bit identity comparators"];
TI!SN74ACT11521DW	PQ[20]	TYP["DIC"]
	IN[1--4,7--14,16--20]("AC11_000_S0_in.mac")
	OUT[6]("AC11_040_S0_out.mac")
	VCC[15]
	GND[5]
	FAM["74"]	TEC["ACT"]
	TXT["8-bit identity comparators"];
TI!SN74ACT11521DB	PQ[20]	TYP["DIC"]
	IN[1--4,7--14,16--20]("AC11_000_S0_in.mac")
	OUT[6]("AC11_040_S0_out.mac")
	VCC[15]
	GND[5]
	FAM["74"]	TEC["ACT"]
	TXT["8-bit identity comparators"];
TI!SN74ACT11533DW	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74ACT11533NT	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74ACT11534DW	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74ACT11534NT	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74ACT11521N	PQ[20]	TYP["DIC"]
	IN[1--4,7--14,16--20]("AC11_000_S0_in.mac")
	OUT[6]("AC11_040_S0_out.mac")
	VCC[15]
	GND[5]
	FAM["74"]	TEC["ACT"]
	TXT["8-bit identity comparators"];
TI!SN74ACT11590DW	PQ[20]	TYP["DIC"]
	IN[13,14,17--20]("AC11_000_S0_in.mac")
	OUT[1--3,8--12]("AC11_040_S0_out.mac")
	TRI[1--3,8--11]("AC11_025_S0_tri.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["ACT"]
	TXT["8-bit binary counter with registered 3-state outputs"];
TI!SN74ACT11590N	PQ[20]	TYP["DIC"]
	IN[13,14,17--20]("AC11_000_S0_in.mac")
	OUT[1--3,8--12]("AC11_040_S0_out.mac")
	TRI[1--3,8--11]("AC11_025_S0_tri.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["ACT"]
	TXT["8-bit binary counter with registered 3-state outputs"];
TI!SN74ACT11646DW	PQ[28]	TYP["DIC"]
	IN[1,14--16,27,28]("AC11_000_S0_in.mac"),
		[2--5,10--13,17--20,23--26]("AC11_040_S0_in.mac")
	BI[2--5,10--13,17--20,23--26]("AC11_040_S0_out.mac")
	VCC[21,22]
	GND[6--9]
	FAM["74"]	TEC["ACT"]
	TXT["Octal bus transceiver and register with 3-state outputs"];
TI!SN74ACT11648DW	PQ[28]	TYP["DIC"]
	IN[1,14--16,27,28]("AC11_000_S0_in.mac"),
		[2--5,10--13,17--20,23--26]("AC11_040_S0_in.mac")
	BI[2--5,10--13,17--20,23--26]("AC11_040_S0_out.mac")
	VCC[21,22]
	GND[6--9]
	FAM["74"]	TEC["ACT"]
	TXT["Octal bus transceiver and register with 3-state outputs"];
TI!SN74ACT11652DW	PQ[28]	TYP["DIC"]
	IN[1,14--16,27,28]("AC11_000_S0_in.mac"),
		[2--5,10--13,17--20,23--26]("AC11_040_S0_in.mac")
	BI[2--5,10--13,17--20,23--26]("AC11_040_S0_out.mac")
	VCC[21,22]
	GND[6--9]
	FAM["74"]	TEC["ACT"]
	TXT["Octal bus transceivers and registers with 3-state outputs"];
TI!SN74ACT11898N	PQ[20]	TYP["DIC"]
	IN[13,14,17,18]("AC11_000_S0_in.mac")
	OUT[1--3,8--12,19,20]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["ACT"]
	TXT["10-bit parallel-out serial shift register"];
TI!SN74ACT11898DW	PQ[20]	TYP["DIC"]
	IN[13,14,17,18]("AC11_000_S0_in.mac")
	OUT[1--3,8--12,19,20]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["ACT"]
	TXT["10-bit parallel-out serial shift register"];
TI!SN74ACT11194DW	PQ[20]	TYP["DIC"]
	IN[1,10--14,17--20]("AC11_000_S0_in.mac")
	OUT[2,3,8,9]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["ACT"]
	TXT["4-bit bidirectional universal shift register"];
TI!SN74ACT11194N	PQ[20]	TYP["DIC"]
	IN[1,10--14,17--20]("AC11_000_S0_in.mac")
	OUT[2,3,8,9]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	FAM["74"]	TEC["ACT"]
	TXT["4-bit bidirectional universal shift register"];
TI!SN74ACT16245DL	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("AC11_000_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("AC11_040_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("AC11_040_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ACT"]
	TXT["16-bit bus transceivers with 3-state outputs"];
TI!SN74ACT16245DGG	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("AC11_000_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("AC11_040_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("AC11_040_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ACT"]
	TXT["16-bit bus transceivers with 3-state outputs"];
TI!SN74ACT16373DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("AC11_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("AC11_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("AC11_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ACT"]
	TXT["16-bit D-type transparent latches with 3-state outputs"];
TI!SN74ACT16374DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("AC11_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("AC11_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("AC11_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ACT"]
	TXT["16-bit D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74ACT16543DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("AC11_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("AC11_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("AC11_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ACT"]
	TXT["16-bit registered transceiver with 3-state outputs"];
TI!SN74ACT16620DL	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("AC11_000_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("AC11_040_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("AC11_040_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ACT"]
	TXT["16-bit bus transceiver with 3-state outputs"];
TI!SN74ACT16623DL	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("AC11_000_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("AC11_040_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("AC11_040_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ACT"]
	TXT["16-bit bus transceiver with 3-state outputs"];
TI!SN74ACT16640DL	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("AC11_000_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("AC11_040_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("AC11_040_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ACT"]
	TXT["16-bit bus transceiver with 3-state outputs"];
TI!SN74ACT16646DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("AC11_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("AC11_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("AC11_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ACT"]
	TXT["16-bit bus transceivers and registers with 3-state outputs"];
TI!SN74ACT11008PW	PQ[16]	TYP["DIC"]
	IN[1,8--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6,7]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["ACT"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!SN74ACT11021D	PQ[14]	TYP["DIC"]
	IN[1,2,6,7,9,10,12,13]("AC11_000_S0_in.mac")
	OUT[3,5]("AC11_040_S0_out.mac")
	VCC[11]
	GND[4]
	NC[8,14]
	FAM["74"]	TEC["ACT"]
	TXT["Dual 4-input positive-AND gates"];
TI!SN74ACT11021N	PQ[14]	TYP["DIC"]
	IN[1,2,6,7,9,10,12,13]("AC11_000_S0_in.mac")
	OUT[3,5]("AC11_040_S0_out.mac")
	VCC[11]
	GND[4]
	NC[8,14]
	FAM["74"]	TEC["ACT"]
	TXT["Dual 4-input positive-AND gates"];
TI!SN74ACT11827DW	PQ[28]	TYP["DIC"]
	IN[15--20,23--28]("AC11_000_S0_in.mac")
	OUT[1--5,10--14]("AC11_040_S0_out.mac")
	TRI[1--5,10--14]("AC11_025_S0_tri.mac")
	VCC[21,22]
	GND[6--9]
	FAM["74"]	TEC["ACT"]
	TXT["10-bit buffers/drivers with 3-state outputs"];
TI!SN74ACT11032PW	PQ[16]	TYP["DIC"]
	IN[1,8--11,14--16]("AC11_000_S0_in.mac")
	OUT[2,3,6,7]("AC11_040_S0_out.mac")
	VCC[12,13]
	GND[4,5]
	FAM["74"]	TEC["ACT"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN74ACT11138PW	PQ[16]	TYP["DIC"]
	IN[9--11,13--15]("AC11_000_S0_in.mac")
	OUT[1--3,5--8,16]("AC11_040_S0_out.mac")
	VCC[12]
	GND[4]
	FAM["74"]	TEC["ACT"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74ACT16823DL	PQ[56]	TYP["DIC"]
	IN[1,2,27--31,33,34,36--38,40--45,47--49,51,52,54--56]("AC11_000_S0_in.mac")
	OUT[3,5,6,8--10,12--17,19--21,23,24,26]("AC11_040_S0_out.mac")
	TRI[3,5,6,8--10,12--17,19--21,23,24,26]("AC11_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ACT"]
	TXT["18-bit bus interface flip-flop with 3-state outputs"];
TI!SN74ACT11240NT	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal buffers/line drivers with 3-state outputs"];
TI!SN74ACT11241NT	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal buffers/line drivers with 3-state outputs"];
TI!SN74ACT11244NT	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal buffers/line drivers with 3-state outputs"];
TI!SN74ACT11244PW	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	TRI[1--4,9--12]("AC11_025_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal buffers/line drivers with 3-state outputs"];
TI!SN74ACT11377DB	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("AC11_000_S0_in.mac")
	OUT[1--4,9--12]("AC11_040_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal D-type flip-flop with clock enable"];
TI!SN74ACT11470DW	PQ[28]	TYP["DIC"]
	IN[1,14--16,27,28]("AC11_000_S0_in.mac"),
		[2--5,10--13,17--20,23--26]("AC11_040_S0_in.mac")
	BI[2--5,10--13,17--20,23--26]("AC11_040_S0_out.mac")
	VCC[21,22]
	GND[6--9]
	FAM["74"]	TEC["ACT"]
	TXT["8-bit registered bus transceivers with 3-state outputs"];
TI!SN74ACT11543DW	PQ[28]	TYP["DIC"]
	IN[1,14--16,27,28]("AC11_000_S0_in.mac"),
		[2--5,10--13,17--20,23--26]("AC11_040_S0_in.mac")
	BI[2--5,10--13,17--20,23--26]("AC11_040_S0_out.mac")
	VCC[21,22]
	GND[6--9]
	FAM["74"]	TEC["ACT"]
	TXT["octal registered transceiver with 3-state ouputs"];
TI!SN74ACT11544DW	PQ[28]	TYP["DIC"]
	IN[1,14--16,27,28]("AC11_000_S0_in.mac"),
		[2--5,10--13,17--20,23--26]("AC11_040_S0_in.mac")
	BI[2--5,10--13,17--20,23--26]("AC11_040_S0_out.mac")
	VCC[21,22]
	GND[6--9]
	FAM["74"]	TEC["ACT"]
	TXT["octal registered transceiver with 3-state ouputs"];
TI!SN74ACT11623DW	PQ[24]	TYP["DIC"]
	IN[1--4,9--12,14--17,20--23]("AC11_040_S0_in.mac"),
		[13,24]("AC11_000_S0_in.mac")
	BI[1--4,9--12,14--17,20--23]("AC11_040_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal bus transceiver with 3-state outputs"];
TI!SN74ACT11623NT	PQ[24]	TYP["DIC"]
	IN[1--4,9--12,14--17,20--23]("AC11_040_S0_in.mac"),
		[13,24]("AC11_000_S0_in.mac")
	BI[1--4,9--12,14--17,20--23]("AC11_040_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal bus transceiver with 3-state outputs"];
TI!SN74ACT11640NT	PQ[24]	TYP["DIC"]
	IN[1--4,9--12,14--17,20--23]("AC11_040_S0_in.mac"),
		[13,24]("AC11_000_S0_in.mac")
	BI[1--4,9--12,14--17,20--23]("AC11_040_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal bus transceiver with 3-state outputs"];
TI!SN74ACT11640DW	PQ[24]	TYP["DIC"]
	IN[1--4,9--12,14--17,20--23]("AC11_040_S0_in.mac"),
		[13,24]("AC11_000_S0_in.mac")
	BI[1--4,9--12,14--17,20--23]("AC11_040_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["Octal bus transceiver with 3-state outputs"];
TI!SN74ACT11657DW	PQ[28]	TYP["DIC"]
	IN[1,14--16,28]("AC11_000_S0_in.mac"),
		[2--5,10--13,17--20,24--27]("AC11_040_S0_in.mac")
	BI[2--5,10--13,17--20,24--27]("AC11_040_S0_out.mac")
	VCC[21--23]
	GND[6--9]
	FAM["74"]	TEC["ACT"]
	TXT["Octal  transceiver with parity generator/checker and  3-state outputs"];
TI!SN74ACT11802DW	PQ[24]	TYP["DIC"]
	IN[1,12--17,20--24]("AC11_000_S0_in.mac")
	OUT[2--4,9--11]("AC11_040_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["triple 4-input OR/NOR gate"];
TI!SN74ACT11802NT	PQ[24]	TYP["DIC"]
	IN[1,12--17,20--24]("AC11_000_S0_in.mac")
	OUT[2--4,9--11]("AC11_040_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["triple 4-input OR/NOR gate"];
TI!SN74ACT11821DW	PQ[28]	TYP["DIC"]
	IN[15--20,23--28]("AC11_000_S0_in.mac")
	OUT[1--5,10--14]("AC11_040_S0_out.mac")
	TRI[1--5,10--14]("AC11_025_S0_tri.mac")
	VCC[21,22]
	GND[6--9]
	FAM["74"]	TEC["ACT"]
	TXT["10-bit bus-interface flip-flops with 3-state outputs"];
TI!SN74ACT11825DW	PQ[28]	TYP["DIC"]
	IN[1,14--20,23--28]("AC11_000_S0_in.mac")
	OUT[2--5,10--13]("AC11_040_S0_out.mac")
	TRI[2--5,10--13]("AC11_025_S0_tri.mac")
	VCC[21,22]
	GND[6--9]
	FAM["74"]	TEC["ACT"]
	TXT["8-bit bus-interface flip-flops with 3-state outputs"];
TI!SN74ACT11828DW	PQ[28]	TYP["DIC"]
	IN[15--20,23--28]("AC11_000_S0_in.mac")
	OUT[1--5,10--14]("AC11_040_S0_out.mac")
	TRI[1--5,10--14]("AC11_025_S0_tri.mac")
	VCC[21,22]
	GND[6--9]
	FAM["74"]	TEC["ACT"]
	TXT["10-bit buffers/drivers with 3-state outputs"];
TI!SN74ACT11867DW	PQ[28]	TYP["DIC"]
	IN[14--20,23--28]("AC11_000_S0_in.mac")
	OUT[1--5,10--13]("AC11_040_S0_out.mac")
	VCC[21,22]
	GND[6--9]
	FAM["74"]	TEC["ACT"]
	TXT["synchronous 8-bit UP/DOWN binary counter with asynchronous clear"];
TI!SN74ACT11874DW	PQ[28]	TYP["DIC"]
	IN[1,14--20,23--28]("AC11_000_S0_in.mac")
	OUT[2--5,10--13]("AC11_040_S0_out.mac")
	TRI[2--5,10--13]("AC11_025_S0_tri.mac")
	VCC[21,22]
	GND[6--9]
	FAM["74"]	TEC["ACT"]
	TXT["Dual 4-bit D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74ACT11593DW	PQ[24]	TYP["DIC"]
	IN[1--4,9--12]("AC11_040_S0_in.mac"),
		[14--17,20--24]("AC11_000_S0_in.mac")
	OUT[13]("AC11_040_S0_out.mac")
	BI[1--4,9--12]("AC11_040_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["8-bit binary counter with parallel-input registers and 3-state outputs"];
TI!SN74ACT11593NT	PQ[24]	TYP["DIC"]
	IN[1--4,9--12]("AC11_040_S0_in.mac"),
		[14--17,20--24]("AC11_000_S0_in.mac")
	OUT[13]("AC11_040_S0_out.mac")
	BI[1--4,9--12]("AC11_040_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["ACT"]
	TXT["8-bit binary counter with parallel-input registers and 3-state outputs"];
TI!SN74ACT16241DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("AC11_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("AC11_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("AC11_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ACT"]
	TXT["16-bit buffer driver with 3-state outputs"];
TI!SN74ACT16470DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("AC11_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("AC11_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("AC11_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ACT"]
	TXT["16-bit registered transceiver with 3-state outputs"];
TI!SN74ACT16475DL	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("AC11_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("AC11_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("AC11_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ACT"]
	TXT["18-bit registered transceiver with 3-state outputs"];
TI!SN74ACT16540DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("AC11_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("AC11_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("AC11_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ACT"]
	TXT["16-bit buffer/driver with 3-state outputs"];
TI!SN74ACT16541DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("AC11_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("AC11_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("AC11_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ACT"]
	TXT["16-bit buffer/driver with 3-state outputs"];
TI!SN74ACT16544DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("AC11_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("AC11_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("AC11_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ACT"]
	TXT["16-bit registered transceiver with 3-state outputs"];
TI!SN74ACT16651DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("AC11_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("AC11_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("AC11_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ACT"]
	TXT["16-bit transceivers and registers with 3-state outputs"];
TI!SN74ACT16652DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("AC11_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("AC11_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("AC11_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ACT"]
	TXT["16-bit transceiver and register with 3-state outputs"];
TI!SN74ACT16821DL	PQ[56]	TYP["DIC"]
	IN[1,28--31,33,34,36--38,40--45,47--49,51,52,54--56]("AC11_000_S0_in.mac")
	OUT[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("AC11_040_S0_out.mac")
	TRI[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("AC11_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ACT"]
	TXT["20-bit bus interface flip-flop with 3-state outputs"];
TI!SN74ACT16825DL	PQ[56]	TYP["DIC"]
	IN[1,28--31,33,34,36--38,40,41,44,45,47--49,51,52,54--56]("AC11_000_S0_in.mac")
	OUT[2,3,5,6,8--10,12,13,16,17,19--21,23,24,26,27]("AC11_040_S0_out.mac")
	TRI[2,3,5,6,8--10,12,13,16,17,19--21,23,24,26,27]("AC11_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53],
		[14,15],
		[42,43]
	FAM["74"]	TEC["ACT"]
	TXT["18-bit buffer/driver with 3-state outputs"];
TI!SN74ACT16827DL	PQ[56]	TYP["DIC"]
	IN[1,28--31,33,34,36--38,40--45,47--49,51,52,54--56]("AC11_000_S0_in.mac")
	OUT[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("AC11_040_S0_out.mac")
	TRI[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("AC11_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ACT"]
	TXT["20-bit buffer/driver with 3-state outputs"];
TI!SN74ACT16841DL	PQ[56]	TYP["DIC"]
	IN[1,28--31,33,34,36--38,40--45,47--49,51,52,54--56]("AC11_000_S0_in.mac")
	OUT[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("AC11_040_S0_out.mac")
	TRI[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("AC11_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ACT"]
	TXT["20-bit bus interface d-type latch with 3-state outputs"];
TI!SN74ACT16863DL	PQ[56]	TYP["DIC"]
	IN[1,28,29,56]("AC11_000_S0_in.mac"),
		[2,3,5,6,8--10,12,13,16,17,19--21,23,24,26,27,30,31,33,34,36--38,40,41,44,45,
		47--49,51,52,54,55]("AC11_040_S0_in.mac")
	BI[2,3,5,6,8--10,12,13,16,17,19--21,23,24,26,27,30,31,33,34,36--38,40,41,44,45,
		47--49,51,52,54,55]("AC11_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53],
		[14,15,42,43]
	FAM["74"]	TEC["ACT"]
	TXT["18-bit bus transceiver with 3-state outputs"];
TI!SN74ACT16861DL	PQ[56]	TYP["DIC"]
	IN[1,28,29,56]("AC11_000_S0_in.mac"),
		[2,3,5,6,8--10,12--17,19--21,23,24,26,27,30,31,33,34,36--38,40--45,47--49,51,
		52,54,55]("AC11_040_S0_in.mac")
	BI[2,3,5,6,8--10,12--17,19--21,23,24,26,27,30,31,33,34,36--38,40--45,47--49,51,
		52,54,55]("AC11_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ACT"]
	TXT["20-bit bus transceiver with 3-state outputs"];
TI!SN74ACT16864DL	PQ[56]	TYP["DIC"]
	IN[1,28,29,56]("AC11_000_S0_in.mac"),
		[2,3,5,6,8--10,12,13,16,17,19--21,23,24,26,27,30,31,33,34,36--38,40,41,44,45,
		47--49,51,52,54,55]("AC11_040_S0_in.mac")
	BI[2,3,5,6,8--10,12,13,16,17,19--21,23,24,26,27,30,31,33,34,36--38,40,41,44,45,
		47--49,51,52,54,55]("AC11_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,14,15,18,25,32,39,42,43,46,53]
	FAM["74"]	TEC["ACT"]
	TXT["18-bit bus transceiver with 3-state outputs"];
TI!SN74ACT16952DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("AC11_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("AC11_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("AC11_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ACT"]
	TXT["16-bit registered transceiver with 3-state outputs"];
TI!SN74ACT16833DL	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("AC11_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("AC11_040_S0_in.mac")
	OUT[3,26,31,54]("AC11_040_S0_out.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("AC11_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ACT"]
	TXT["dual 8-bit to9-bit parity bus transceiver"];
TI!SN74ACT16240DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("AC11_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("AC11_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("AC11_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ACT"]
	TXT["16-bit buffers/drivers with 3-state outputs"];
TI!SN74ACT16244DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("AC11_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("AC11_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("AC11_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ACT"]
	TXT["16-bit buffer/line drivers with 3-state outputs"];
TI!SN74ACT16244DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("AC11_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("AC11_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("AC11_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ACT"]
	TXT["16-bit buffer/line drivers with 3-state outputs"];
TI!SN74ACT16474DL	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("AC11_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("AC11_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("AC11_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ACT"]
	TXT["18-bit registered bus transceiver with 3-state outputs"];
TI!SN74ACT16648DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("AC11_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("AC11_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("AC11_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ACT"]
	TXT["16-bit transceiver and register with 3-state outputs"];
TI!SN74ACT16657DL	PQ[56]	TYP["DIC"]
	IN[1,28--30,55,56]("AC11_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,31,33,34,36--38,40--45,47--49,51,52,54]("AC11_040_S0_in.mac")
	OUT[3,26]("AC11_040_S0_out.mac")
	BI[5,6,8--10,12--17,19--21,23,24,31,33,34,36--38,40--45,47--49,51,52,54]("AC11_040_S0_out.mac")
	TRI[3,26]("AC11_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	NC[2,27]
	FAM["74"]	TEC["ACT"]
	TXT["16-bit transceiver with parity generator/checker and 3-state outputs"];
TI!SN74ACT11004DB	PQ[20]	TYP["DIC"]
	IN[11--13,18--20]("AC11_000_S0_in.mac")
	OUT[1--3,8--10]("AC11_040_S0_out.mac")
	VCC[15,16]
	GND[4--7]
	NC[14,17]
	FAM["74"]	TEC["ACT"]
	TXT["Hex inverters"];
TI!SN74ACT11074DB	PQ[14]	TYP["DIC"]
	IN[1,7--10,12--14]("AC11_000_S0_in.mac")
	OUT[2,3,5,6]("AC11_040_S0_out.mac")
	VCC[11]
	GND[4]
	FAM["74"]	TEC["ACT"]
	TXT["Dual D-type positive-edge-triggered flip-flops with clear and preset"];
TI!SN74ACT11652NT	PQ[28]	TYP["DIC"]
	IN[1,14--16,27,28]("AC11_000_S0_in.mac"),
		[2--5,10--13,17--20,23--26]("AC11_040_S0_in.mac")
	BI[2--5,10--13,17--20,23--26]("AC11_040_S0_out.mac")
	VCC[21,22]
	GND[6--9]
	FAM["74"]	TEC["ACT"]
	TXT["Octal bus transceivers and registers with 3-state outputs"];
TI!SN74ACT00D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-NAND GATES"];
TI!SN74ACT00DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-NAND GATES"];
TI!SN74ACT00N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-NAND GATES"];
TI!SN74ACT00PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-NAND GATES"];
TI!SN74ACT04D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["HEX INVERTERS"];
TI!SN74ACT04DB	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["HEX INVERTERS"];
TI!SN74ACT04N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["HEX INVERTERS"];
TI!SN74ACT04PW	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["HEX INVERTERS"];
TI!SN74ACT08D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-AND GATES"];
TI!SN74ACT08DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-AND GATES"];
TI!SN74ACT08N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-AND GATES"];
TI!SN74ACT08PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-AND GATES"];
TI!SN74ACT10D	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("AC_000_S0_in.mac")
	OUT[6,8,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["TRIPLE 3-INPUT POSITIVE-NAND GATES"];
TI!SN74ACT10DB	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("AC_000_S0_in.mac")
	OUT[6,8,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["TRIPLE 3-INPUT POSITIVE-NAND GATES"];
TI!SN74ACT10N	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("AC_000_S0_in.mac")
	OUT[6,8,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["TRIPLE 3-INPUT POSITIVE-NAND GATES"];
TI!SN74ACT10PW	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("AC_000_S0_in.mac")
	OUT[6,8,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["TRIPLE 3-INPUT POSITIVE-NAND GATES"];
TI!SN74ACT11D	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("AC_000_S0_in.mac")
	OUT[6,8,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["TRIPLE 3-INPUT POSITIVE-AND GATES"];
TI!SN74ACT11DB	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("AC_000_S0_in.mac")
	OUT[6,8,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["TRIPLE 3-INPUT POSITIVE-AND GATES"];
TI!SN74ACT11N	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("AC_000_S0_in.mac")
	OUT[6,8,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["TRIPLE 3-INPUT POSITIVE-AND GATES"];
TI!SN74ACT11PW	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("AC_000_S0_in.mac")
	OUT[6,8,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["TRIPLE 3-INPUT POSITIVE-AND GATES"];
TI!SN74ACT14AD	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["HEX SCHMITT TRIGGER INVERTERS"];
TI!SN74ACT14ADB	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["HEX SCHMITT TRIGGER INVERTERS"];
TI!SN74ACT14AN	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["HEX SCHMITT TRIGGER INVERTERS"];
TI!SN74ACT14APW	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["HEX SCHMITT TRIGGER INVERTERS"];
TI!SN74ACT240DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74ACT240DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74ACT240N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74ACT240PW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74ACT241DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74ACT241DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74ACT241N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74ACT241PW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74ACT244DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74ACT244DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74ACT244N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74ACT244PW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74ACT245DB	PQ[20]	TYP["DIC"]
	IN[1,19]("AC_000_S0_in.mac"),
		[2--9,11--18]("AC_040_S0_in.mac")
	BI[2--9,11--18]("AC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS"];
TI!SN74ACT245DW	PQ[20]	TYP["DIC"]
	IN[1,19]("AC_000_S0_in.mac"),
		[2--9,11--18]("AC_040_S0_in.mac")
	BI[2--9,11--18]("AC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS"];
TI!SN74ACT245N	PQ[20]	TYP["DIC"]
	IN[1,19]("AC_000_S0_in.mac"),
		[2--9,11--18]("AC_040_S0_in.mac")
	BI[2--9,11--18]("AC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS"];
TI!SN74ACT245PW	PQ[20]	TYP["DIC"]
	IN[1,19]("AC_000_S0_in.mac"),
		[2--9,11--18]("AC_040_S0_in.mac")
	BI[2--9,11--18]("AC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS"];
TI!SN74ACT32D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-OR GATES"];
TI!SN74ACT32DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-OR GATES"];
TI!SN74ACT32N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-OR GATES"];
TI!SN74ACT32PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-OR GATES"];
TI!SN74ACT373DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74ACT373DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74ACT373N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74ACT373PW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74ACT374DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74ACT374DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74ACT374N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74ACT374PW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74ACT533DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74ACT533DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74ACT533N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74ACT533PW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74ACT534DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74ACT534DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74ACT534N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74ACT534PW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74ACT563DB	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74ACT563DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74ACT563N	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74ACT563PW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74ACT564DB	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74ACT564DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74ACT564N	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74ACT564PW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74ACT573DB	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74ACT573DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74ACT573N	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74ACT573PW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74ACT574DB	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74ACT574DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74ACT574N	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74ACT574PW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ACT"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74ACT74D	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("AC_000_S0_in.mac")
	OUT[5,6,8,9]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET"];
TI!SN74ACT74DB	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("AC_000_S0_in.mac")
	OUT[5,6,8,9]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET"];
TI!SN74ACT74N	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("AC_000_S0_in.mac")
	OUT[5,6,8,9]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET"];
TI!SN74ACT74PW	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("AC_000_S0_in.mac")
	OUT[5,6,8,9]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET"];
TI!SN74ACT86D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES"];
TI!SN74ACT86DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES"];
TI!SN74ACT86N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES"];
TI!SN74ACT86PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ACT"]
	TXT["QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES"];
TI!SN74AC74PW	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("AC_000_S0_in.mac")
	OUT[5,6,8,9]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET"];
TI!SN74AC00D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-NAND GATES"];
TI!SN74AC04D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["HEX INVERTERS"];
TI!SN74AC08D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-AND GATES"];
TI!SN74AC10D	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("AC_000_S0_in.mac")
	OUT[6,8,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["TRIPLE 3-INPUT POSITIVE-NAND GATES"];
TI!SN74AC11D	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("AC_000_S0_in.mac")
	OUT[6,8,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["TRIPLE 3-INPUT POSITIVE-AND GATES"];
TI!SN74AC14AD	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["HEX SCHMITT TRIGGER INVERTERS"];
TI!SN74AC32D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-OR GATES"];
TI!SN74AC00DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-NAND GATES"];
TI!SN74AC00N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-NAND GATES"];
TI!SN74AC00PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-NAND GATES"];
TI!SN74AC04DB	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["HEX INVERTERS"];
TI!SN74AC04PW	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["HEX INVERTERS"];
TI!SN74AC04N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["HEX INVERTERS"];
TI!SN74AC08DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-AND GATES"];
TI!SN74AC08N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-AND GATES"];
TI!SN74AC08PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-AND GATES"];
TI!SN74AC10DB	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("AC_000_S0_in.mac")
	OUT[6,8,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["TRIPLE 3-INPUT POSITIVE-NAND GATES"];
TI!SN74AC10N	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("AC_000_S0_in.mac")
	OUT[6,8,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["TRIPLE 3-INPUT POSITIVE-NAND GATES"];
TI!SN74AC10PW	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("AC_000_S0_in.mac")
	OUT[6,8,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["TRIPLE 3-INPUT POSITIVE-NAND GATES"];
TI!SN74AC11DB	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("AC_000_S0_in.mac")
	OUT[6,8,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["TRIPLE 3-INPUT POSITIVE-AND GATES"];
TI!SN74AC11N	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("AC_000_S0_in.mac")
	OUT[6,8,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["TRIPLE 3-INPUT POSITIVE-AND GATES"];
TI!SN74AC11PW	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("AC_000_S0_in.mac")
	OUT[6,8,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["TRIPLE 3-INPUT POSITIVE-AND GATES"];
TI!SN74AC14ADB	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["HEX SCHMITT TRIGGER INVERTERS"];
TI!SN74AC14AN	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["HEX SCHMITT TRIGGER INVERTERS"];
TI!SN74AC14APW	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["HEX SCHMITT TRIGGER INVERTERS"];
TI!SN74AC32DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-OR GATES"];
TI!SN74AC32N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-OR GATES"];
TI!SN74AC32PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-OR GATES"];
TI!SN74AC74N	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("AC_000_S0_in.mac")
	OUT[5,6,8,9]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET"];
TI!SN74AC74D	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("AC_000_S0_in.mac")
	OUT[5,6,8,9]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET"];
TI!SN74AC74DB	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("AC_000_S0_in.mac")
	OUT[5,6,8,9]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET"];
TI!SN74AC86D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES"];
TI!SN74AC86DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES"];
TI!SN74AC86N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES"];
TI!SN74AC86PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AC_000_S0_in.mac")
	OUT[3,6,8,11]("AC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AC"]
	TXT["QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES"];
TI!SN74AC240DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AC240DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AC240N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AC240PW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AC241DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AC241DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AC241N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AC241PW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AC244DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AC244DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AC244N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AC244PW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AC245PW	PQ[20]	TYP["DIC"]
	IN[1,19]("AC_000_S0_in.mac"),
		[2--9,11--18]("AC_040_S0_in.mac")
	BI[2--9,11--18]("AC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AC245DW	PQ[20]	TYP["DIC"]
	IN[1,19]("AC_000_S0_in.mac"),
		[2--9,11--18]("AC_040_S0_in.mac")
	BI[2--9,11--18]("AC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AC245DB	PQ[20]	TYP["DIC"]
	IN[1,19]("AC_000_S0_in.mac"),
		[2--9,11--18]("AC_040_S0_in.mac")
	BI[2--9,11--18]("AC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AC245N	PQ[20]	TYP["DIC"]
	IN[1,19]("AC_000_S0_in.mac"),
		[2--9,11--18]("AC_040_S0_in.mac")
	BI[2--9,11--18]("AC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AC373DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AC373DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AC373PW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AC373N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AC374DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AC374DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AC374PW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AC374N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AC534N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AC534DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AC534DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AC534PW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AC533DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AC533DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AC533N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AC533PW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AC563DB	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AC563DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AC563PW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AC563N	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AC564DB	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AC564DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AC564PW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AC564N	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AC573DB	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AC573DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AC573PW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AC573N	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AC574DB	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AC574DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AC574PW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AC574N	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AC_000_S0_in.mac")
	OUT[12--19]("AC_040_S0_out.mac")
	TRI[12--19]("AC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AC"]
	TXT["OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AHCT02D	PQ[14]	TYP["DIC"]
	IN[2,5,9,12]("AHC_000_S0_in.mac"),
		[3,6,8,11]("AHC_000_S0_in.mac")
	OUT[1,4,10,13]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-NOR GATES"];
TI!SN74AHCT00D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-NAND GATES"];
TI!SN74AHCT00DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-NAND GATES"];
TI!SN74AHCT00N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-NAND GATES"];
TI!SN74AHCT00PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-NAND GATES"];
TI!SN74AHCT02DB	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("AHC_000_S0_in.mac")
	OUT[1,4,10,13]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-NOR GATES"];
TI!SN74AHCT02N	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("AHC_000_S0_in.mac")
	OUT[1,4,10,13]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-NOR GATES"];
TI!SN74AHCT02PW	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("AHC_000_S0_in.mac")
	OUT[1,4,10,13]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-NOR GATES"];
TI!SN74AHCT04D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AHC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["HEX INVERTERS"];
TI!SN74AHCT04DB	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AHC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["HEX INVERTERS"];
TI!SN74AHCT04N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AHC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["HEX INVERTERS"];
TI!SN74AHCT04PW	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AHC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["HEX INVERTERS"];
TI!SN74AHCT08D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-AND GATES"];
TI!SN74AHCT08DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-AND GATES"];
TI!SN74AHCT08N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-AND GATES"];
TI!SN74AHCT08PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-AND GATES"];
TI!SN74AHCT14D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AHC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["HEX SCHMITT-TRIGGER INVERTERS"];
TI!SN74AHCT14DB	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AHC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["HEX SCHMITT-TRIGGER INVERTERS"];
TI!SN74AHCT14N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AHC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["HEX SCHMITT-TRIGGER INVERTERS"];
TI!SN74AHCT14PW	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AHC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["HEX SCHMITT-TRIGGER INVERTERS"];
TI!SN74AHCT32N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-OR GATES"];
TI!SN74AHCT32D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-OR GATES"];
TI!SN74AHCT32DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-OR GATES"];
TI!SN74AHCT32PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-OR GATES"];
TI!SN74AHCT74D	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("AHC_000_S0_in.mac")
	OUT[5,6,8,9]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET"];
TI!SN74AHCT74DB	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("AHC_000_S0_in.mac")
	OUT[5,6,8,9]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET"];
TI!SN74AHCT74N	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("AHC_000_S0_in.mac")
	OUT[5,6,8,9]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET"];
TI!SN74AHCT74PW	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("AHC_000_S0_in.mac")
	OUT[5,6,8,9]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET"];
TI!SN74AHCT86D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES"];
TI!SN74AHCT86DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES"];
TI!SN74AHCT86N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES"];
TI!SN74AHCT86PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES"];
TI!SN74AHCT125D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac")
	TRI[3,6,8,11]("AHC_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS"];
TI!SN74AHCT125N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac")
	TRI[3,6,8,11]("AHC_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS"];
TI!SN74AHCT125DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac")
	TRI[3,6,8,11]("AHC_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS"];
TI!SN74AHCT125PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac")
	TRI[3,6,8,11]("AHC_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS"];
TI!SN74AHCT126D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac")
	TRI[3,6,8,11]("AHC_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS"];
TI!SN74AHCT126DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac")
	TRI[3,6,8,11]("AHC_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS"];
TI!SN74AHCT126N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac")
	TRI[3,6,8,11]("AHC_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS"];
TI!SN74AHCT126PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac")
	TRI[3,6,8,11]("AHC_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHCT"]
	TXT["QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS"];
TI!SN74AHCT138D	PQ[16]	TYP["DIC"]
	IN[1,2,4,5]("AHC_000_S0_in.mac"),
		[3,6]("AHC_000_S0_in.mac")
	OUT[7,9--15]("AHC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AHCT"]
	TXT["3-LINE TO 8-LINE DECODER/DEMULTIPLEXER"];
TI!SN74AHCT138DB	PQ[16]	TYP["DIC"]
	IN[1--6]("AHC_000_S0_in.mac")
	OUT[7,9--15]("AHC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AHCT"]
	TXT["3-LINE TO 8-LINE DECODER/DEMULTIPLEXER"];
TI!SN74AHCT138N	PQ[16]	TYP["DIC"]
	IN[1--6]("AHC_000_S0_in.mac")
	OUT[7,9--15]("AHC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AHCT"]
	TXT["3-LINE TO 8-LINE DECODER/DEMULTIPLEXER"];
TI!SN74AHCT138PW	PQ[16]	TYP["DIC"]
	IN[1--6]("AHC_000_S0_in.mac")
	OUT[7,9--15]("AHC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AHCT"]
	TXT["3-LINE TO 8-LINE DECODER/DEMULTIPLEXER"];
TI!SN74AHCT139PW	PQ[16]	TYP["DIC"]
	IN[1--3]("AHC_000_S0_in.mac"),
		[13--15]("AHC_000_S0_in.mac")
	OUT[4--7,9--12]("AHC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AHCT"]
	TXT["DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER"];
TI!SN74AHCT139N	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("AHC_000_S0_in.mac")
	OUT[4--7,9--12]("AHC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AHCT"]
	TXT["DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER"];
TI!SN74AHCT139D	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("AHC_000_S0_in.mac")
	OUT[4--7,9--12]("AHC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AHCT"]
	TXT["DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER"];
TI!SN74AHCT139DB	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("AHC_000_S0_in.mac")
	OUT[4--7,9--12]("AHC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AHCT"]
	TXT["DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER"];
TI!SN74AHCT240DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AHC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AHC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS"];
TI!SN74AHCT240DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AHC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AHC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS"];
TI!SN74AHCT240N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AHC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AHC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS"];
TI!SN74AHCT240PW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AHC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AHC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS"];
TI!SN74AHCT244DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AHC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AHC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS"];
TI!SN74AHCT244DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AHC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AHC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS"];
TI!SN74AHCT244N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AHC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AHC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS"];
TI!SN74AHCT244PW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AHC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AHC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS"];
TI!SN74AHCT245DB	PQ[20]	TYP["DIC"]
	IN[1,19]("AHC_000_S0_in.mac"),
		[2--9,11--18]("AHC_040_S0_in.mac")
	BI[2--9,11--18]("AHC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AHCT245DW	PQ[20]	TYP["DIC"]
	IN[1,19]("AHC_000_S0_in.mac"),
		[2--9,11--18]("AHC_040_S0_in.mac")
	BI[2--9,11--18]("AHC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AHCT245N	PQ[20]	TYP["DIC"]
	IN[1,19]("AHC_000_S0_in.mac"),
		[2--9,11--18]("AHC_040_S0_in.mac")
	BI[2--9,11--18]("AHC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AHCT245PW	PQ[20]	TYP["DIC"]
	IN[1,19]("AHC_000_S0_in.mac"),
		[2--9,11--18]("AHC_040_S0_in.mac")
	BI[2--9,11--18]("AHC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AHCT373DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AHC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AHC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AHCT373DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AHC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AHC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AHCT373N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AHC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AHC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AHCT373PW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AHC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AHC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AHCT374DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AHC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AHC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AHCT374DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AHC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AHC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AHCT374N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AHC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AHC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AHCT374PW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AHC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AHC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AHCT540DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19]("AHC_000_S0_in.mac"),
		[3,5,7,9]("AHC_000_S0_in.mac")
	OUT[11--18]("AHC_040_S0_out.mac")
	TRI[11--18]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL BUFFER/DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AHCT540DW	PQ[20]	TYP["DIC"]
	IN[1--9,19]("AHC_000_S0_in.mac")
	OUT[11--18]("AHC_040_S0_out.mac")
	TRI[11--18]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL BUFFER/DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AHCT540N	PQ[20]	TYP["DIC"]
	IN[1--9,19]("AHC_000_S0_in.mac")
	OUT[11--18]("AHC_040_S0_out.mac")
	TRI[11--18]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL BUFFER/DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AHCT540PW	PQ[20]	TYP["DIC"]
	IN[1--9,19]("AHC_000_S0_in.mac")
	OUT[11--18]("AHC_040_S0_out.mac")
	TRI[11--18]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL BUFFER/DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AHCT541PW	PQ[20]	TYP["DIC"]
	IN[1--9,19]("AHC_000_S0_in.mac")
	OUT[11--18]("AHC_040_S0_out.mac")
	TRI[11--18]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL BUFFER/DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AHCT541N	PQ[20]	TYP["DIC"]
	IN[1--9,19]("AHC_000_S0_in.mac")
	OUT[11--18]("AHC_040_S0_out.mac")
	TRI[11--18]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL BUFFER/DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AHCT541DB	PQ[20]	TYP["DIC"]
	IN[1--9,19]("AHC_000_S0_in.mac")
	OUT[11--18]("AHC_040_S0_out.mac")
	TRI[11--18]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL BUFFER/DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AHCT541DW	PQ[20]	TYP["DIC"]
	IN[1--9,19]("AHC_000_S0_in.mac")
	OUT[11--18]("AHC_040_S0_out.mac")
	TRI[11--18]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL BUFFER/DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AHCT573DB	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AHC_000_S0_in.mac")
	OUT[12--19]("AHC_040_S0_out.mac")
	TRI[12--19]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AHCT573DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AHC_000_S0_in.mac")
	OUT[12--19]("AHC_040_S0_out.mac")
	TRI[12--19]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AHCT573N	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AHC_000_S0_in.mac")
	OUT[12--19]("AHC_040_S0_out.mac")
	TRI[12--19]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AHCT573PW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AHC_000_S0_in.mac")
	OUT[12--19]("AHC_040_S0_out.mac")
	TRI[12--19]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AHCT574DB	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AHC_000_S0_in.mac")
	OUT[12--19]("AHC_040_S0_out.mac")
	TRI[12--19]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AHCT574DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AHC_000_S0_in.mac")
	OUT[12--19]("AHC_040_S0_out.mac")
	TRI[12--19]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AHCT574N	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AHC_000_S0_in.mac")
	OUT[12--19]("AHC_040_S0_out.mac")
	TRI[12--19]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AHCT574PW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AHC_000_S0_in.mac")
	OUT[12--19]("AHC_040_S0_out.mac")
	TRI[12--19]("AHC_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHCT"]
	TXT["OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AHC02D	PQ[14]	TYP["DIC"]
	IN[2,5,9,12]("AHC_000_S0_in.mac"),
		[3,6,8,11]("AHC_000_S0_in.mac")
	OUT[1,4,10,13]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-NOR GATES"];
TI!SN74AHC00D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-NAND GATES"];
TI!SN74AHC00DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-NAND GATES"];
TI!SN74AHC00N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-NAND GATES"];
TI!SN74AHC00PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-NAND GATES"];
TI!SN74AHC02DB	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("AHC_000_S0_in.mac")
	OUT[1,4,10,13]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-NOR GATES"];
TI!SN74AHC02N	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("AHC_000_S0_in.mac")
	OUT[1,4,10,13]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-NOR GATES"];
TI!SN74AHC02PW	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("AHC_000_S0_in.mac")
	OUT[1,4,10,13]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-NOR GATES"];
TI!SN74AHC04D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AHC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["HEX INVERTERS"];
TI!SN74AHC04DB	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AHC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["HEX INVERTERS"];
TI!SN74AHC04N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AHC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["HEX INVERTERS"];
TI!SN74AHC04PW	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AHC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["HEX INVERTERS"];
TI!SN74AHCU04D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AHC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["HEX INVERTERS"];
TI!SN74AHCU04DB	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AHC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["HEX INVERTERS"];
TI!SN74AHCU04N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AHC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["HEX INVERTERS"];
TI!SN74AHCU04PW	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AHC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["HEX INVERTERS"];
TI!SN74AHC08D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-AND GATES"];
TI!SN74AHC08DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-AND GATES"];
TI!SN74AHC08N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-AND GATES"];
TI!SN74AHC08PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-AND GATES"];
TI!SN74AHC14D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AHC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["HEX SCHMITT-TRIGGER INVERTERS"];
TI!SN74AHC14DB	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AHC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["HEX SCHMITT-TRIGGER INVERTERS"];
TI!SN74AHC14N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AHC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["HEX SCHMITT-TRIGGER INVERTERS"];
TI!SN74AHC14PW	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AHC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["HEX SCHMITT-TRIGGER INVERTERS"];
TI!SN74AHC32N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-OR GATES"];
TI!SN74AHC32D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-OR GATES"];
TI!SN74AHC32DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-OR GATES"];
TI!SN74AHC32PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-OR GATES"];
TI!SN74AHC74D	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("AHC_000_S0_in.mac")
	OUT[5,6,8,9]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET"];
TI!SN74AHC74DB	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("AHC_000_S0_in.mac")
	OUT[5,6,8,9]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET"];
TI!SN74AHC74N	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("AHC_000_S0_in.mac")
	OUT[5,6,8,9]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET"];
TI!SN74AHC74PW	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("AHC_000_S0_in.mac")
	OUT[5,6,8,9]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET"];
TI!SN74AHC86D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES"];
TI!SN74AHC86DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES"];
TI!SN74AHC86N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES"];
TI!SN74AHC86PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES"];
TI!SN74AHC125D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[3,6,8,11]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS"];
TI!SN74AHC125N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[3,6,8,11]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS"];
TI!SN74AHC125DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[3,6,8,11]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS"];
TI!SN74AHC125PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[3,6,8,11]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS"];
TI!SN74AHC126D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[3,6,8,11]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS"];
TI!SN74AHC126DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[3,6,8,11]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS"];
TI!SN74AHC126N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[3,6,8,11]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS"];
TI!SN74AHC126PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AHC_000_S0_in.mac")
	OUT[3,6,8,11]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[3,6,8,11]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AHC"]
	TXT["QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS"];
TI!SN74AHC138D	PQ[16]	TYP["DIC"]
	IN[1,2,4,5]("AHC_000_S0_in.mac"),
		[3,6]("AHC_000_S0_in.mac")
	OUT[7,9--15]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AHC"]
	TXT["3-LINE TO 8-LINE DECODER/DEMULTIPLEXER"];
TI!SN74AHC138DB	PQ[16]	TYP["DIC"]
	IN[1--6]("AHC_000_S0_in.mac")
	OUT[7,9--15]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AHC"]
	TXT["3-LINE TO 8-LINE DECODER/DEMULTIPLEXER"];
TI!SN74AHC138N	PQ[16]	TYP["DIC"]
	IN[1--6]("AHC_000_S0_in.mac")
	OUT[7,9--15]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AHC"]
	TXT["3-LINE TO 8-LINE DECODER/DEMULTIPLEXER"];
TI!SN74AHC138PW	PQ[16]	TYP["DIC"]
	IN[1--6]("AHC_000_S0_in.mac")
	OUT[7,9--15]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AHC"]
	TXT["3-LINE TO 8-LINE DECODER/DEMULTIPLEXER"];
TI!SN74AHC139PW	PQ[16]	TYP["DIC"]
	IN[1--3]("AHC_000_S0_in.mac"),
		[13--15]("AHC_000_S0_in.mac")
	OUT[4--7,9--12]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AHC"]
	TXT["DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER"];
TI!SN74AHC139N	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("AHC_000_S0_in.mac")
	OUT[4--7,9--12]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AHC"]
	TXT["DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER"];
TI!SN74AHC139D	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("AHC_000_S0_in.mac")
	OUT[4--7,9--12]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AHC"]
	TXT["DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER"];
TI!SN74AHC139DB	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("AHC_000_S0_in.mac")
	OUT[4--7,9--12]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AHC"]
	TXT["DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER"];
TI!SN74AHC240DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AHC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS"];
TI!SN74AHC240DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AHC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS"];
TI!SN74AHC240N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AHC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS"];
TI!SN74AHC240PW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AHC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS"];
TI!SN74AHC244DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AHC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS"];
TI!SN74AHC244DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AHC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS"];
TI!SN74AHC244N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AHC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS"];
TI!SN74AHC244PW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AHC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS"];
TI!SN74AHC245DB	PQ[20]	TYP["DIC"]
	IN[1,19]("AHC_000_S0_in.mac"),
		[2--9,11--18]("AHC_040_S0_in.mac","AHC_042_S0_in.mac")
	BI[2--9,11--18]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AHC245DW	PQ[20]	TYP["DIC"]
	IN[1,19]("AHC_000_S0_in.mac"),
		[2--9,11--18]("AHC_040_S0_in.mac","AHC_042_S0_in.mac")
	BI[2--9,11--18]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AHC245N	PQ[20]	TYP["DIC"]
	IN[1,19]("AHC_000_S0_in.mac"),
		[2--9,11--18]("AHC_040_S0_in.mac","AHC_042_S0_in.mac")
	BI[2--9,11--18]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AHC245PW	PQ[20]	TYP["DIC"]
	IN[1,19]("AHC_000_S0_in.mac"),
		[2--9,11--18]("AHC_040_S0_in.mac","AHC_042_S0_in.mac")
	BI[2--9,11--18]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AHC373DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AHC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AHC373DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AHC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AHC373N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AHC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AHC373PW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AHC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AHC374DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AHC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AHC374DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AHC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AHC374N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AHC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AHC374PW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AHC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AHC540DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,19]("AHC_000_S0_in.mac"),
		[3,5,7,9]("AHC_000_S0_in.mac")
	OUT[11--18]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[11--18]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL BUFFER/DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AHC540DW	PQ[20]	TYP["DIC"]
	IN[1--9,19]("AHC_000_S0_in.mac")
	OUT[11--18]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[11--18]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL BUFFER/DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AHC540N	PQ[20]	TYP["DIC"]
	IN[1--9,19]("AHC_000_S0_in.mac")
	OUT[11--18]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[11--18]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL BUFFER/DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AHC540PW	PQ[20]	TYP["DIC"]
	IN[1--9,19]("AHC_000_S0_in.mac")
	OUT[11--18]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[11--18]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL BUFFER/DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AHC541PW	PQ[20]	TYP["DIC"]
	IN[1--9,19]("AHC_000_S0_in.mac")
	OUT[11--18]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[11--18]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL BUFFER/DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AHC541N	PQ[20]	TYP["DIC"]
	IN[1--9,19]("AHC_000_S0_in.mac")
	OUT[11--18]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[11--18]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL BUFFER/DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AHC541DB	PQ[20]	TYP["DIC"]
	IN[1--9,19]("AHC_000_S0_in.mac")
	OUT[11--18]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[11--18]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL BUFFER/DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AHC541DW	PQ[20]	TYP["DIC"]
	IN[1--9,19]("AHC_000_S0_in.mac")
	OUT[11--18]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[11--18]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL BUFFER/DRIVERS WITH 3-STATE OUTPUTS"];
TI!SN74AHC573DB	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AHC_000_S0_in.mac")
	OUT[12--19]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[12--19]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AHC573DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AHC_000_S0_in.mac")
	OUT[12--19]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[12--19]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AHC573N	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AHC_000_S0_in.mac")
	OUT[12--19]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[12--19]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AHC573PW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AHC_000_S0_in.mac")
	OUT[12--19]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[12--19]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS"];
TI!SN74AHC574DB	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AHC_000_S0_in.mac")
	OUT[12--19]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[12--19]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AHC574DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AHC_000_S0_in.mac")
	OUT[12--19]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[12--19]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AHC574N	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AHC_000_S0_in.mac")
	OUT[12--19]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[12--19]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74AHC574PW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AHC_000_S0_in.mac")
	OUT[12--19]("AHC_040_S0_out.mac","AHC_042_S0_out.mac")
	TRI[12--19]("AHC_025_S0_tri.mac","AHC_027_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AHC"]
	TXT["OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS"];
TI!SN74ALS00AD	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[3,6,8,11]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!SN74ALS00AN	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[3,6,8,11]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!SN74ALS02D	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("ALS_000_S0_in.mac")
	OUT[1,4,10,13]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74ALS02N	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("ALS_000_S0_in.mac")
	OUT[1,4,10,13]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74ALS08D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[3,6,8,11]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!SN74ALS08N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[3,6,8,11]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!SN74ALS10AD	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("ALS_000_S0_in.mac")
	OUT[6,8,12]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Triple 3-input positive-NAND gates"];
TI!SN74ALS10AN	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("ALS_000_S0_in.mac")
	OUT[6,8,12]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Triple 3-input positive-NAND gates"];
TI!SN74ALS11AD	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("ALS_000_S0_in.mac")
	OUT[6,8,12]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Triple 3-input positive-AND gates"];
TI!SN74ALS11AN	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("ALS_000_S0_in.mac")
	OUT[6,8,12]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Triple 3-input positive-AND gates"];
TI!SN74ALS20AD	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[6,8]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 4-input positive-NAND gates"];
TI!SN74ALS20AN	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[6,8]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 4-input positive-NAND gates"];
TI!SN74ALS21AD	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[6,8]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 4-input positive-AND gates"];
TI!SN74ALS21AN	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[6,8]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 4-input positive-AND gates"];
TI!SN74ALS28AD	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("ALS_000_S0_in.mac")
	OUT[1,4,10,13]("ALS_020_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74ALS28AN	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("ALS_000_S0_in.mac")
	OUT[1,4,10,13]("ALS_020_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74ALS30AD	PQ[14]	TYP["DIC"]
	IN[1--6,11,12]("ALS_000_S0_in.mac")
	OUT[8]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[9,10,13]
	FAM["74"]	TEC["ALS"]
	TXT["8-input positive-NAND gates"];
TI!SN74ALS30AN	PQ[14]	TYP["DIC"]
	IN[1--6,11,12]("ALS_000_S0_in.mac")
	OUT[8]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[9,10,13]
	FAM["74"]	TEC["ALS"]
	TXT["8-input positive-NAND gates"];
TI!SN74ALS32AD	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[3,6,8,11]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN74ALS32AN	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[3,6,8,11]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN74ALS33AD	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("ALS_000_S0_in.mac")
	OUT[1,4,10,13]("ALS_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-NOR buffers with open-collector outputs"];
TI!SN74ALS33AN	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("ALS_000_S0_in.mac")
	OUT[1,4,10,13]("ALS_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-NOR buffers with open-collector outputs"];
TI!SN74ALS34D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("ALS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Hex noninverters"];
TI!SN74ALS04BD	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("ALS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Hex inverters"];
TI!SN74ALS04BN	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("ALS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Hex inverters"];
TI!SN74ALS37AD	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[3,6,8,11]("ALS_020_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-NAND buffers"];
TI!SN74ALS37AN	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[3,6,8,11]("ALS_020_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-NAND buffers"];
TI!SN74ALS01D	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("ALS_000_S0_in.mac")
	OUT[1,4,10,13]("ALS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-NAND gates with open-collector outputs"];
TI!SN74ALS01N	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("ALS_000_S0_in.mac")
	OUT[1,4,10,13]("ALS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-NAND gates with open-collector outputs"];
TI!SN74ALS03BD	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[3,6,8,11]("ALS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-NAND buffers with open-collector outputs"];
TI!SN74ALS03BN	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[3,6,8,11]("ALS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-NAND buffers with open-collector outputs"];
TI!SN74ALS05AD	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("ALS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("ALS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Hex inverters with open-collector outputs"];
TI!SN74ALS05AN	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("ALS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("ALS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Hex inverters with open-collector outputs"];
TI!SN74ALS09D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[3,6,8,11]("ALS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-AND gates with open-collector outputs"];
TI!SN74ALS09N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[3,6,8,11]("ALS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-AND gates with open-collector outputs"];
TI!SN74ALS12AD	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("ALS_000_S0_in.mac")
	OUT[6,8,12]("ALS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Triple 3-input positive-NAND gates with open-collector outputs"];
TI!SN74ALS12AN	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("ALS_000_S0_in.mac")
	OUT[6,8,12]("ALS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Triple 3-input positive-NAND gates with open-collector outputs"];
TI!SN74ALS15AD	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("ALS_000_S0_in.mac")
	OUT[6,8,12]("ALS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Triple 3-input positive-AND gates with open-collector outputs"];
TI!SN74ALS15AN	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("ALS_000_S0_in.mac")
	OUT[6,8,12]("ALS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Triple 3-input positive-AND gates with open-collector outputs"];
TI!SN74ALS22BN	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[6,8]("ALS_011_S4_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 4-input positive-NAND gates with open-collector outputs"];
TI!SN74ALS22BD	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[6,8]("ALS_011_S4_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 4-input positive-NAND gates with open-collector outputs"];
TI!SN74ALS34N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("ALS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Hex noninverters"];
TI!SN74ALS35AN	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("ALS_040_S0_in.mac")
	OUT[2,4,6,8,10,12]("ALS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Hex noninverters with open-collector outputs"];
TI!SN74ALS35AD	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("ALS_040_S0_in.mac")
	OUT[2,4,6,8,10,12]("ALS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Hex noninverters with open-collector outputs"];
TI!SN74ALS40AD	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[6,8]("ALS_020_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 4-input posistive-NAND buffers"];
TI!SN74ALS40AN	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[6,8]("ALS_020_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 4-input posistive-NAND buffers"];
TI!SN74ALS74AD	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("ALS_000_S0_in.mac")
	OUT[5,6,8,9]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Dual D-type posistive-edge-triggered flip-flops with clear and preset"];
TI!SN74ALS74AN	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("ALS_000_S0_in.mac")
	OUT[5,6,8,9]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Dual D-type posistive-edge-triggered flip-flops with clear and preset"];
TI!SN74ALS109AD	PQ[16]	TYP["DIC"]
	IN[1--5,11--15]("ALS_000_S0_in.mac")
	OUT[6,7,9,10]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Dual J-K positive-edge-triggered flip-flops with clear and preset"];
TI!SN74ALS109AN	PQ[16]	TYP["DIC"]
	IN[1--5,11--15]("ALS_000_S0_in.mac")
	OUT[6,7,9,10]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Dual J-K positive-edge-triggered flip-flops with clear and preset"];
TI!SN74ALS112AD	PQ[16]	TYP["DIC"]
	IN[1--4,10--15]("ALS_000_S0_in.mac")
	OUT[5--7,9]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Dual J-K negative-edge-triggered flip-flops with clear and preset"];
TI!SN74ALS112AN	PQ[16]	TYP["DIC"]
	IN[1--4,10--15]("ALS_000_S0_in.mac")
	OUT[5--7,9]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Dual J-K negative-edge-triggered flip-flops with clear and preset"];
TI!SN74ALS113AD	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("ALS_000_S0_in.mac")
	OUT[5,6,8,9]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Dual J-K negative-edge-triggered flip-flops with preset"];
TI!SN74ALS113AN	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("ALS_000_S0_in.mac")
	OUT[5,6,8,9]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Dual J-K negative-edge-triggered flip-flops with preset"];
TI!SN74ALS114AD	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("ALS_000_S0_in.mac")
	OUT[5,6,8,9]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Dual J-K negative-edge-triggered flip-flops with preset, common clear, and common clock"];
TI!SN74ALS114AN	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("ALS_000_S0_in.mac")
	OUT[5,6,8,9]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Dual J-K negative-edge-triggered flip-flops with preset, common clear, and common clock"];
TI!SN74ALS131D	PQ[16]	TYP["DIC"]
	IN[1--6]("ALS_000_S0_in.mac")
	OUT[7,9--15]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["3-line to 8-line decoders/demultiplexers with address registers"];
TI!SN74ALS131N	PQ[16]	TYP["DIC"]
	IN[1--6]("ALS_000_S0_in.mac")
	OUT[7,9--15]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["3-line to 8-line decoders/demultiplexers with address registers"];
TI!SN74ALS133D	PQ[16]	TYP["DIC"]
	IN[1--7,10--15]("ALS_000_S0_in.mac")
	OUT[9]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["13-input positive-NAND gates"];
TI!SN74ALS133N	PQ[16]	TYP["DIC"]
	IN[1--7,10--15]("ALS_000_S0_in.mac")
	OUT[9]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["13-input positive-NAND gates"];
TI!SN74ALS136D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[3,6,8,11]("ALS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input exclusive-OR gates with open-collector outputs"];
TI!SN74ALS136N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[3,6,8,11]("ALS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input exclusive-OR gates with open-collector outputs"];
TI!SN74ALS139D	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("ALS_040_S0_in.mac")
	OUT[4--7,9--12]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74ALS139N	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("ALS_040_S0_in.mac")
	OUT[4--7,9--12]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74ALS151D	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("ALS_000_S0_in.mac")
	OUT[5,6]("ALS_020_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["1 of 8 data selectors/multiplexers"];
TI!SN74ALS151N	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("ALS_000_S0_in.mac")
	OUT[5,6]("ALS_020_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["1 of 8 data selectors/multiplexers"];
TI!SN74ALS153D	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("ALS_000_S0_in.mac")
	OUT[7,9]("ALS_020_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 1 of 4 data selectors/multiplexers"];
TI!SN74ALS153N	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("ALS_000_S0_in.mac")
	OUT[7,9]("ALS_020_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 1 of 4 data selectors/multiplexers"];
TI!SN74ALS154DW	PQ[24]	TYP["DIC"]
	IN[18--23]("ALS_040_S0_in.mac")
	OUT[1--11,13--17]("ALS_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["4-line to 16-line decoders/demultiplexers"];
TI!SN74ALS154NT	PQ[24]	TYP["DIC"]
	IN[18--23]("ALS_040_S0_in.mac")
	OUT[1--11,13--17]("ALS_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["4-line to 16-line decoders/demultiplexers"];
TI!SN74ALS156D	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("ALS_000_S0_in.mac")
	OUT[4--7,9--12]("ALS_011_S4_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 2-line to 4-line decoders/demultiplexers with open-collectors outputs"];
TI!SN74ALS156N	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("ALS_000_S0_in.mac")
	OUT[4--7,9--12]("ALS_011_S4_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 2-line to 4-line decoders/demultiplexers with open-collectors outputs"];
TI!SN74ALS157AD	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("ALS_000_S0_in.mac")
	OUT[4,7,9,12]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 1 of 2 data selectors/multiplexers"];
TI!SN74ALS157AN	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("ALS_000_S0_in.mac")
	OUT[4,7,9,12]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 1 of 2 data selectors/multiplexers"];
TI!SN74ALS158D	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("ALS_000_S0_in.mac")
	OUT[4,7,9,12]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 1 of 2 data selectors/multiplexers"];
TI!SN74ALS158N	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("ALS_000_S0_in.mac")
	OUT[4,7,9,12]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 1 of 2 data selectors/multiplexers"];
TI!SN74ALS160BD	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("ALS_000_S0_in.mac")
	OUT[11--15]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Synchrounous 4-bit decade and binary counters"];
TI!SN74ALS160BN	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("ALS_000_S0_in.mac")
	OUT[11--15]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Synchrounous 4-bit decade and binary counters"];
TI!SN74ALS161BD	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("ALS_000_S0_in.mac")
	OUT[11--15]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Synchrounous 4-bit decade and binary counters"];
TI!SN74ALS161BN	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("ALS_000_S0_in.mac")
	OUT[11--15]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Synchrounous 4-bit decade and binary counters"];
TI!SN74ALS162BD	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("ALS_000_S0_in.mac")
	OUT[11--15]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Synchrounous 4-bit decade and binary counters"];
TI!SN74ALS162BN	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("ALS_000_S0_in.mac")
	OUT[11--15]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Synchrounous 4-bit decade and binary counters"];
TI!SN74ALS163BD	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("ALS_000_S0_in.mac")
	OUT[11--15]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Synchrounous 4-bit decade and binary counters"];
TI!SN74ALS163BN	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("ALS_000_S0_in.mac")
	OUT[11--15]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Synchrounous 4-bit decade and binary counters"];
TI!SN74ALS165D	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("ALS_000_S0_in.mac")
	OUT[7,9]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Parallel-load 8-bit shift registers"];
TI!SN74ALS165N	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("ALS_000_S0_in.mac")
	OUT[7,9]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Parallel-load 8-bit shift registers"];
TI!SN74ALS166D	PQ[16]	TYP["DIC"]
	IN[1--7,9--12,14,15]("ALS_000_S0_in.mac")
	OUT[13]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Parallel-load 8-bit shift registers"];
TI!SN74ALS166N	PQ[16]	TYP["DIC"]
	IN[1--7,9--12,14,15]("ALS_000_S0_in.mac")
	OUT[13]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Parallel-load 8-bit shift registers"];
TI!SN74ALS168BD	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("ALS_000_S0_in.mac")
	OUT[11--15]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Synchrounous 4-bit up/down decade and binary counters"];
TI!SN74ALS168BN	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("ALS_000_S0_in.mac")
	OUT[11--15]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Synchrounous 4-bit up/down decade and binary counters"];
TI!SN74ALS169BN	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("ALS_000_S0_in.mac")
	OUT[11--15]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Synchrounous 4-bit up/down decade and binary counters"];
TI!SN74ALS169BD	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("ALS_000_S0_in.mac")
	OUT[11--15]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Synchrounous 4-bit up/down decade and binary counters"];
TI!SN74ALS174D	PQ[16]	TYP["DIC"]
	IN[1,3,4,6,9,11,13,14]("ALS_000_S0_in.mac")
	OUT[2,5,7,10,12,15]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Hex/quadruple D-type flip-flops with clear"];
TI!SN74ALS174N	PQ[16]	TYP["DIC"]
	IN[1,3,4,6,9,11,13,14]("ALS_000_S0_in.mac")
	OUT[2,5,7,10,12,15]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Hex/quadruple D-type flip-flops with clear"];
TI!SN74ALS175N	PQ[16]	TYP["DIC"]
	IN[1,3,4,6,9,11,13,14]("ALS_000_S0_in.mac")
	OUT[2,5,7,10,12,15]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Hex/quadruple D-type flip-flops with clear"];
TI!SN74ALS175D	PQ[16]	TYP["DIC"]
	IN[1,3,4,6,9,11,13,14]("ALS_000_S0_in.mac")
	OUT[2,5,7,10,12,15]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Hex/quadruple D-type flip-flops with clear"];
TI!SN74ALS190D	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("ALS_000_S0_in.mac"),
		[12]("ALS_040_S0_in.mac")
	OUT[2,3,6,7,13]("ALS_000_S0_out.mac")
	BI[12]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Synchrounous 4-bit up/down decade and binary counters"];
TI!SN74ALS190N	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("ALS_000_S0_in.mac"),
		[12]("ALS_040_S0_in.mac")
	OUT[2,3,6,7,13]("ALS_000_S0_out.mac")
	BI[12]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Synchrounous 4-bit up/down decade and binary counters"];
TI!SN74ALS192D	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("ALS_000_S0_in.mac")
	OUT[2,3,6,7,12,13]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Synchrounous 4-bit up/down counters (dual clock with clear)"];
TI!SN74ALS192N	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("ALS_000_S0_in.mac")
	OUT[2,3,6,7,12,13]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Synchrounous 4-bit up/down counters (dual clock with clear)"];
TI!SN74ALS194D	PQ[16]	TYP["DIC"]
	IN[1--7,9--11]("ALS_000_S0_in.mac")
	OUT[12--15]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["4-bit bidirectional universal shift registers"];
TI!SN74ALS194N	PQ[16]	TYP["DIC"]
	IN[1--7,9--11]("ALS_000_S0_in.mac")
	OUT[12--15]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["4-bit bidirectional universal shift registers"];
TI!SN74ALS229BDW	PQ[20]	TYP["DIC"]
	IN[1,4--9,11,18]("ALS_000_S0_in.mac")
	OUT[2,3,17,19]("ALS_000_S0_out.mac"),
		[12--16]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["16x5 asynchronous first-in first-out memories"];
TI!SN74ALS229BN	PQ[20]	TYP["DIC"]
	IN[1,4--9,11,18]("ALS_000_S0_in.mac")
	OUT[2,3,17,19]("ALS_000_S0_out.mac"),
		[12--16]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["16x5 asynchronous first-in first-out memories"];
TI!SN74ALS232BDW	PQ[16]	TYP["DIC"]
	IN[1,3--7,9,15]("ALS_000_S0_in.mac")
	OUT[2,14]("ALS_000_S0_out.mac"),
		[10--13]("ALS_020_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["16x4 asynchronous first-in first-out memory"];
TI!SN74ALS232BN	PQ[16]	TYP["DIC"]
	IN[1,3--7,9,15]("ALS_000_S0_in.mac")
	OUT[2,14]("ALS_000_S0_out.mac"),
		[10--13]("ALS_020_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["16x4 asynchronous first-in first-out memory"];
TI!SN74ALS233BDW	PQ[20]	TYP["DIC"]
	IN[1,4--9,11,18]("ALS_000_S0_in.mac")
	OUT[2,3,17,19]("ALS_000_S0_out.mac"),
		[12--16]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["16x5 asynchronous first-in first-out memories"];
TI!SN74ALS233BN	PQ[20]	TYP["DIC"]
	IN[1,4--9,11,18]("ALS_000_S0_in.mac")
	OUT[2,3,17,19]("ALS_000_S0_out.mac"),
		[12--16]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["16x5 asynchronous first-in first-out memories"];
TI!SN74ALS234N	PQ[16]	TYP["DIC"]
	IN[1,4--7,15]("ALS_000_S0_in.mac"),
		[3,9]("ALS_040_S0_in.mac")
	OUT[2,14]("ALS_000_S0_out.mac"),
		[10--13]("ALS_020_S0_out.mac")
	BI[3]("ALS_040_S0_out.mac")
	TRI[10--13]("ALS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["64x4 asynchronous first-in first-out memory"];
TI!SN74ALS234DW	PQ[16]	TYP["DIC"]
	IN[1,4--7,15]("ALS_000_S0_in.mac"),
		[3,9]("ALS_040_S0_in.mac")
	OUT[2,14]("ALS_000_S0_out.mac"),
		[10--13]("ALS_020_S0_out.mac")
	BI[3]("ALS_040_S0_out.mac")
	TRI[10--13]("ALS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["64x4 asynchronous first-in first-out memory"];
TI!SN74ALS235DW	PQ[20]	TYP["DIC"]
	IN[1,4--9,11,18]("ALS_000_S0_in.mac")
	OUT[2,3,17,19]("ALS_000_S0_out.mac"),
		[12--16]("ALS_020_S0_out.mac")
	TRI[12--16]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["64x5 asynchronous first-in first-out memory"];
TI!SN74ALS235N	PQ[20]	TYP["DIC"]
	IN[1,4--9,11,18]("ALS_000_S0_in.mac")
	OUT[2,3,17,19]("ALS_000_S0_out.mac"),
		[12--16]("ALS_020_S0_out.mac")
	TRI[12--16]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["64x5 asynchronous first-in first-out memory"];
TI!SN74ALS236DW	PQ[16]	TYP["DIC"]
	IN[3--7,9,15]("ALS_000_S0_in.mac")
	OUT[2,14]("ALS_000_S0_out.mac"),
		[10--13]("ALS_020_S0_out.mac")
	VCC[16]
	GND[8]
	NC[1]
	FAM["74"]	TEC["ALS"]
	TXT["64x4 asynchronous first-in first-out memory"];
TI!SN74ALS236N	PQ[16]	TYP["DIC"]
	IN[3--7,9,15]("ALS_000_S0_in.mac")
	OUT[2,14]("ALS_000_S0_out.mac"),
		[10--13]("ALS_020_S0_out.mac")
	VCC[16]
	GND[8]
	NC[1]
	FAM["74"]	TEC["ALS"]
	TXT["64x4 asynchronous first-in first-out memory"];
TI!SN74ALS240ADW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ALS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ALS_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74ALS240AN	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ALS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ALS_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74ALS242BD	PQ[14]	TYP["DIC"]
	IN[1,13]("ALS_000_S0_in.mac"),
		[3--6,8--11]("ALS_040_S0_in.mac")
	BI[3--6,8--11]("ALS_040_S0_out.mac")
	VCC[14]
	GND[7]
	NC[2,12]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple bus transceivers with 3-state outputs"];
TI!SN74ALS242BN	PQ[14]	TYP["DIC"]
	IN[1,13]("ALS_000_S0_in.mac"),
		[3--6,8--11]("ALS_040_S0_in.mac")
	BI[3--6,8--11]("ALS_040_S0_out.mac")
	VCC[14]
	GND[7]
	NC[2,12]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple bus transceivers with 3-state outputs"];
TI!SN74ALS243AD	PQ[14]	TYP["DIC"]
	IN[1,13]("ALS_000_S0_in.mac"),
		[3--6,8--11]("ALS_040_S0_in.mac")
	BI[3--6,8--11]
	VCC[14]
	GND[7]
	NC[2,12]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple bus transceivers with 3-state outputs"];
TI!SN74ALS243AN	PQ[14]	TYP["DIC"]
	IN[1,13]("ALS_000_S0_in.mac"),
		[3--6,8--11]("ALS_040_S0_in.mac")
	BI[3--6,8--11]
	VCC[14]
	GND[7]
	NC[2,12]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple bus transceivers with 3-state outputs"];
TI!SN74ALS245ADW	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ALS245AN	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ALS251D	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("ALS_000_S0_in.mac")
	OUT[5,6]("ALS_020_S0_out.mac")
	TRI[5,6]("ALS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["1-of-8 data selectors/multiplexers with 3-state outputs"];
TI!SN74ALS251N	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("ALS_000_S0_in.mac")
	OUT[5,6]("ALS_020_S0_out.mac")
	TRI[5,6]("ALS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["1-of-8 data selectors/multiplexers with 3-state outputs"];
TI!SN74ALS253D	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("ALS_000_S0_in.mac")
	OUT[7,9]("ALS_020_S0_out.mac")
	TRI[7,9]("ALS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 1-of-4 data selectors/multiplexers with 3-state outputs"];
TI!SN74ALS253N	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("ALS_000_S0_in.mac")
	OUT[7,9]("ALS_020_S0_out.mac")
	TRI[7,9]("ALS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 1-of-4 data selectors/multiplexers with 3-state outputs"];
TI!SN74ALS259D	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("ALS_000_S0_in.mac")
	OUT[4--7,9--12]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit addressable latches"];
TI!SN74ALS259N	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("ALS_000_S0_in.mac")
	OUT[4--7,9--12]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit addressable latches"];
TI!SN74ALS273DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ALS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal D-type flip-flops with clear"];
TI!SN74ALS273N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ALS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal D-type flip-flops with clear"];
TI!SN74ALS280D	PQ[14]	TYP["DIC"]
	IN[1,2,4,8--13]("ALS_000_S0_in.mac")
	OUT[5,6]("ALS_020_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3]
	FAM["74"]	TEC["ALS"]
	TXT["9-bit parity generators/checkers"];
TI!SN74ALS280N	PQ[14]	TYP["DIC"]
	IN[1,2,4,8--13]("ALS_000_S0_in.mac")
	OUT[5,6]("ALS_020_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3]
	FAM["74"]	TEC["ALS"]
	TXT["9-bit parity generators/checkers"];
TI!SN74ALS299DW	PQ[20]	TYP["DIC"]
	IN[1--3,9,11,12,18,19]("ALS_000_S0_in.mac"),
		[4--7,13--16]("ALS_040_S0_in.mac")
	OUT[8,17]("ALS_000_S0_out.mac")
	BI[4--7,13--16]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit universal shift/storage registers with 3-state outputs"];
TI!SN74ALS299N	PQ[20]	TYP["DIC"]
	IN[1--3,9,11,12,18,19]("ALS_000_S0_in.mac"),
		[4--7,13--16]("ALS_040_S0_in.mac")
	OUT[8,17]("ALS_000_S0_out.mac")
	BI[4--7,13--16]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit universal shift/storage registers with 3-state outputs"];
TI!SN74ALS323DW	PQ[20]	TYP["DIC"]
	IN[1--3,9,11,12,18,19]("ALS_000_S0_in.mac"),
		[4--7,13--16]("ALS_040_S0_in.mac")
	OUT[8,17]("ALS_000_S0_out.mac")
	BI[4--7,13--16]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit universal shift/storage registers with 3-state outputs"];
TI!SN74ALS323N	PQ[20]	TYP["DIC"]
	IN[1--3,9,11,12,18,19]("ALS_000_S0_in.mac"),
		[4--7,13--16]("ALS_040_S0_in.mac")
	OUT[8,17]("ALS_000_S0_out.mac")
	BI[4--7,13--16]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit universal shift/storage registers with 3-state outputs"];
TI!SN74ALS352D	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("ALS_000_S0_in.mac")
	OUT[7,9]("ALS_020_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers"];
TI!SN74ALS352N	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("ALS_000_S0_in.mac")
	OUT[7,9]("ALS_020_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers"];
TI!SN74ALS353D	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("ALS_000_S0_in.mac")
	OUT[7,9]("ALS_020_S0_out.mac")
	TRI[7,9]("ALS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 1-of-4 data selectors/multiplexers with 3-state outputs"];
TI!SN74ALS353N	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("ALS_000_S0_in.mac")
	OUT[7,9]("ALS_020_S0_out.mac")
	TRI[7,9]("ALS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 1-of-4 data selectors/multiplexers with 3-state outputs"];
TI!SN74ALS374ADW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ALS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ALS_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74ALS374AN	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ALS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ALS_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74ALS465ADW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,12,14,16,18,19]("ALS_000_S0_in.mac")
	OUT[3,5,7,9,11,13,15,17]("ALS_040_S0_out.mac")
	TRI[3,5,7,9,11,13,15,17]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers with 3-state outputs"];
TI!SN74ALS465AN	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,12,14,16,18,19]("ALS_000_S0_in.mac")
	OUT[3,5,7,9,11,13,15,17]("ALS_040_S0_out.mac")
	TRI[3,5,7,9,11,13,15,17]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers with 3-state outputs"];
TI!SN74ALS466ADW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,12,14,16,18,19]("ALS_000_S0_in.mac")
	OUT[3,5,7,9,11,13,15,17]("ALS_040_S0_out.mac")
	TRI[3,5,7,9,11,13,15,17]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers with 3-state outputs"];
TI!SN74ALS466AN	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,12,14,16,18,19]("ALS_000_S0_in.mac")
	OUT[3,5,7,9,11,13,15,17]("ALS_040_S0_out.mac")
	TRI[3,5,7,9,11,13,15,17]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers with 3-state outputs"];
TI!SN74ALS518DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("ALS_000_S0_in.mac")
	OUT[19]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit identity comparartors"];
TI!SN74ALS518N	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("ALS_000_S0_in.mac")
	OUT[19]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit identity comparartors"];
TI!SN74ALS519N	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("ALS_000_S0_in.mac")
	OUT[19]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit identity comparartors"];
TI!SN74ALS519DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("ALS_000_S0_in.mac")
	OUT[19]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit identity comparartors"];
TI!SN74ALS520DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("ALS_000_S0_in.mac")
	OUT[19]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit identity comparartors"];
TI!SN74ALS520N	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("ALS_000_S0_in.mac")
	OUT[19]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit identity comparartors"];
TI!SN74ALS521DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("ALS_000_S0_in.mac")
	OUT[19]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit identity comparartors"];
TI!SN74ALS521N	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("ALS_000_S0_in.mac")
	OUT[19]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit identity comparartors"];
TI!SN74ALS522DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("ALS_000_S0_in.mac")
	OUT[19]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit identity comparartors"];
TI!SN74ALS522N	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("ALS_000_S0_in.mac")
	OUT[19]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit identity comparartors"];
TI!SN74ALS526DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("ALS_000_S0_in.mac")
	OUT[19]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Fuse-programmable identity comparators"];
TI!SN74ALS526N	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("ALS_000_S0_in.mac")
	OUT[19]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Fuse-programmable identity comparators"];
TI!SN74ALS527DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("ALS_000_S0_in.mac")
	OUT[19]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Fuse-programmable identity comparators"];
TI!SN74ALS527N	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("ALS_000_S0_in.mac")
	OUT[19]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Fuse-programmable identity comparators"];
TI!SN74ALS528DW	PQ[16]	TYP["DIC"]
	IN[1--7,9--14]("ALS_000_S0_in.mac")
	OUT[15]("ALS_020_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Fuse-programmable identity comparators"];
TI!SN74ALS528N	PQ[16]	TYP["DIC"]
	IN[1--7,9--14]("ALS_000_S0_in.mac")
	OUT[15]("ALS_020_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Fuse-programmable identity comparators"];
TI!SN74ALS534ADW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ALS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ALS_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74ALS534AN	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ALS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ALS_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74ALS541DW	PQ[20]	TYP["DIC"]
	IN[1--9,19]("ALS_000_S0_in.mac")
	OUT[11--18]("ALS_040_S0_out.mac")
	TRI[11--18]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74ALS540N	PQ[20]	TYP["DIC"]
	IN[1--9]("ALS_000_S0_in.mac"),
		[19]("ALS_000_S0_in.mac")
	OUT[11--18]("ALS_040_S0_out.mac")
	TRI[11--18]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74ALS540DW	PQ[20]	TYP["DIC"]
	IN[1--9]("ALS_000_S0_in.mac"),
		[19]("ALS_000_S0_in.mac")
	OUT[11--18]("ALS_040_S0_out.mac")
	TRI[11--18]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74ALS541N	PQ[20]	TYP["DIC"]
	IN[1--9,19]("ALS_000_S0_in.mac")
	OUT[11--18]("ALS_040_S0_out.mac")
	TRI[11--18]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74ALS560ADW	PQ[20]	TYP["DIC"]
	IN[1--9,11,12,17]("ALS_000_S0_in.mac")
	OUT[13--16]("ALS_020_S0_out.mac"),
		[18,19]("ALS_000_S0_out.mac")
	TRI[13--16]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Synchronous 4-bit counters with 3-state outputs"];
TI!SN74ALS560AN	PQ[20]	TYP["DIC"]
	IN[1--9,11,12,17]("ALS_000_S0_in.mac")
	OUT[13--16]("ALS_020_S0_out.mac"),
		[18,19]("ALS_000_S0_out.mac")
	TRI[13--16]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Synchronous 4-bit counters with 3-state outputs"];
TI!SN74ALS561ADW	PQ[20]	TYP["DIC"]
	IN[1--9,11,12,17]("ALS_000_S0_in.mac")
	OUT[13--16]("ALS_020_S0_out.mac"),
		[18,19]("ALS_000_S0_out.mac")
	TRI[13--16]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Synchronous 4-bit counters with 3-state outputs"];
TI!SN74ALS561AN	PQ[20]	TYP["DIC"]
	IN[1--9,11,12,17]("ALS_000_S0_in.mac")
	OUT[13--16]("ALS_020_S0_out.mac"),
		[18,19]("ALS_000_S0_out.mac")
	TRI[13--16]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Synchronous 4-bit counters with 3-state outputs"];
TI!SN74ALS563BDW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("ALS_000_S0_in.mac")
	OUT[12--19]("ALS_020_S0_out.mac")
	TRI[12--19]
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74ALS563BN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("ALS_000_S0_in.mac")
	OUT[12--19]("ALS_020_S0_out.mac")
	TRI[12--19]
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74ALS564BDW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("ALS_000_S0_in.mac")
	OUT[12--19]("ALS_020_S0_out.mac")
	TRI[12--19]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74ALS564BN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("ALS_000_S0_in.mac")
	OUT[12--19]("ALS_020_S0_out.mac")
	TRI[12--19]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74ALS568ADW	PQ[20]	TYP["DIC"]
	IN[1--9,11,12,17]("ALS_000_S0_in.mac")
	OUT[13--16]("ALS_020_S0_out.mac"),
		[18,19]("ALS_000_S0_out.mac")
	TRI[13--16]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Synchronous 4-bit up/down decade and binary counters with 3-state outputs"];
TI!SN74ALS569ADW	PQ[20]	TYP["DIC"]
	IN[1--9,11,12,17]("ALS_000_S0_in.mac")
	OUT[13--16]("ALS_020_S0_out.mac"),
		[18,19]("ALS_000_S0_out.mac")
	TRI[13--16]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Synchronous 4-bit up/down decade and binary counters with 3-state outputs"];
TI!SN74ALS568AN	PQ[20]	TYP["DIC"]
	IN[1--9,11,12,17]("ALS_000_S0_in.mac")
	OUT[13--16]("ALS_020_S0_out.mac"),
		[18,19]("ALS_000_S0_out.mac")
	TRI[13--16]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Synchronous 4-bit up/down decade and binary counters with 3-state outputs"];
TI!SN74ALS569AN	PQ[20]	TYP["DIC"]
	IN[1--9,11,12,17]("ALS_000_S0_in.mac")
	OUT[13--16]("ALS_020_S0_out.mac"),
		[18,19]("ALS_000_S0_out.mac")
	TRI[13--16]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Synchronous 4-bit up/down decade and binary counters with 3-state outputs"];
TI!SN74ALS573CDW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("ALS_000_S0_in.mac")
	OUT[12--19]("ALS_020_S0_out.mac")
	TRI[12--19]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74ALS573CN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("ALS_000_S0_in.mac")
	OUT[12--19]("ALS_020_S0_out.mac")
	TRI[12--19]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74ALS580BDW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("ALS_000_S0_in.mac")
	OUT[12--19]("ALS_020_S0_out.mac")
	TRI[12--19]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74ALS580BN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("ALS_000_S0_in.mac")
	OUT[12--19]("ALS_020_S0_out.mac")
	TRI[12--19]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74ALS574BDW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("ALS_000_S0_in.mac")
	OUT[12--19]("ALS_020_S0_out.mac")
	TRI[12--19]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74ALS574BN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("ALS_000_S0_in.mac")
	OUT[12--19]("ALS_020_S0_out.mac")
	TRI[12--19]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74ALS575ADW	PQ[24]	TYP["DIC"]
	IN[1--10,14]("ALS_000_S0_in.mac")
	OUT[15--22]("ALS_020_S0_out.mac")
	TRI[15--22]("ALS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	NC[11,13,23]
	FAM["74"]	TEC["ALS"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74ALS575AN	PQ[24]	TYP["DIC"]
	IN[1--10,14]("ALS_000_S0_in.mac")
	OUT[15--22]("ALS_020_S0_out.mac")
	TRI[15--22]("ALS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	NC[11,13,23]
	FAM["74"]	TEC["ALS"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74ALS576BDW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("ALS_000_S0_in.mac")
	OUT[12--19]("ALS_020_S0_out.mac")
	TRI[12--19]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74ALS576BN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("ALS_000_S0_in.mac")
	OUT[12--19]("ALS_020_S0_out.mac")
	TRI[12--19]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74ALS577ADW	PQ[24]	TYP["DIC"]
	IN[1--10,14]("ALS_000_S0_in.mac")
	OUT[15--22]("ALS_020_S0_out.mac")
	TRI[15--22]("ALS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	NC[11,13,23]
	FAM["74"]	TEC["ALS"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74ALS577AN	PQ[24]	TYP["DIC"]
	IN[1--10,14]("ALS_000_S0_in.mac")
	OUT[15--22]("ALS_020_S0_out.mac")
	TRI[15--22]("ALS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	NC[11,13,23]
	FAM["74"]	TEC["ALS"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74ALS620ADW	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers"];
TI!SN74ALS620AN	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers"];
TI!SN74ALS621ADW	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers"];
TI!SN74ALS621AN	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers"];
TI!SN74ALS622ADW	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers"];
TI!SN74ALS622AN	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers"];
TI!SN74ALS623ADW	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers"];
TI!SN74ALS623AN	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers"];
TI!SN74ALS638ADW	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers"];
TI!SN74ALS639ADW	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers"];
TI!SN74ALS638AN	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers"];
TI!SN74ALS639AN	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers"];
TI!SN74ALS641ADW	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers"];
TI!SN74ALS641AN	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers"];
TI!SN74ALS642ADW	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers"];
TI!SN74ALS642AN	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers"];
TI!SN74ALS647DW	PQ[24]	TYP["DIC"]
	IN[1--11,13--23]("ALS_040_S0_in.mac")
	BI[4--11,13--20]("ALS_010_S4_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers and registers with open-collector outputs"];
TI!SN74ALS647NT	PQ[24]	TYP["DIC"]
	IN[1--11,13--23]("ALS_040_S0_in.mac")
	BI[4--11,13--20]("ALS_010_S4_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers and registers with open-collector outputs"];
TI!SN74ALS666DW	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,23]("ALS_000_S0_in.mac"),
		[3--10,14]("ALS_040_S0_in.mac")
	OUT[15--22]("ALS_020_S0_out.mac")
	BI[3--10]("ALS_000_S0_out.mac")
	TRI[15--22]("ALS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit D-type transparent read-back latches with 3-state outputs"];
TI!SN74ALS666NT	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,23]("ALS_000_S0_in.mac"),
		[3--10,14]("ALS_040_S0_in.mac")
	OUT[15--22]("ALS_020_S0_out.mac")
	BI[3--10]("ALS_000_S0_out.mac")
	TRI[15--22]("ALS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit D-type transparent read-back latches with 3-state outputs"];
TI!SN74ALS667NT	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,23]("ALS_000_S0_in.mac"),
		[3--10,14]("ALS_040_S0_in.mac")
	OUT[15--22]("ALS_020_S0_out.mac")
	BI[3--10]("ALS_000_S0_out.mac")
	TRI[15--22]("ALS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit D-type transparent read-back latches with 3-state outputs"];
TI!SN74ALS667DW	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,23]("ALS_000_S0_in.mac"),
		[3--10,14]("ALS_040_S0_in.mac")
	OUT[15--22]("ALS_020_S0_out.mac")
	BI[3--10]("ALS_000_S0_out.mac")
	TRI[15--22]("ALS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit D-type transparent read-back latches with 3-state outputs"];
TI!SN74ALS677ADW	PQ[24]	TYP["DIC"]
	IN[1--11,13--21,23]("ALS_000_S0_in.mac")
	OUT[22]("ALS_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["16-bit address comparators"];
TI!SN74ALS677ANT	PQ[24]	TYP["DIC"]
	IN[1--11,13--21,23]("ALS_000_S0_in.mac")
	OUT[22]("ALS_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["16-bit address comparators"];
TI!SN74ALS678DW	PQ[24]	TYP["DIC"]
	IN[1--11,13--21,23]("ALS_000_S0_in.mac")
	OUT[22]("ALS_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["16-bit address comparators"];
TI!SN74ALS678NT	PQ[24]	TYP["DIC"]
	IN[1--11,13--21,23]("ALS_000_S0_in.mac")
	OUT[22]("ALS_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["16-bit address comparators"];
TI!SN74ALS679DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--17,19]("ALS_000_S0_in.mac")
	OUT[18]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["12-bit address comparators"];
TI!SN74ALS679N	PQ[20]	TYP["DIC"]
	IN[1--9,11--17,19]("ALS_000_S0_in.mac")
	OUT[18]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["12-bit address comparators"];
TI!SN74ALS680DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--17,19]("ALS_000_S0_in.mac")
	OUT[18]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["12-bit address comparators"];
TI!SN74ALS680N	PQ[20]	TYP["DIC"]
	IN[1--9,11--17,19]("ALS_000_S0_in.mac")
	OUT[18]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["12-bit address comparators"];
TI!SN74ALS688DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("ALS_000_S0_in.mac")
	OUT[19]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit identity comparators"];
TI!SN74ALS688N	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("ALS_000_S0_in.mac")
	OUT[19]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit identity comparators"];
TI!SN74ALS689DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("ALS_000_S0_in.mac")
	OUT[19]("ALS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit identity comparators"];
TI!SN74ALS689N	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("ALS_000_S0_in.mac")
	OUT[19]("ALS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit identity comparators"];
TI!SN74ALS756DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ALS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ALS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers with open-collector outputs"];
TI!SN74ALS756N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ALS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ALS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers with open-collector outputs"];
TI!SN74ALS757DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ALS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ALS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers with open-collector outputs"];
TI!SN74ALS757N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ALS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ALS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers with open-collector outputs"];
TI!SN74ALS758D	PQ[14]	TYP["DIC"]
	IN[1,13]("ALS_000_S0_in.mac"),
		[3--6,8--11]("ALS_040_S0_in.mac")
	BI[3--6,8--11]("ALS_010_S4_out.mac")
	VCC[14]
	GND[7]
	NC[2,12]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple bus transceivers with open-collector outputs"];
TI!SN74ALS760DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ALS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ALS_010_S4_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers with open-collector outputs"];
TI!SN74ALS758N	PQ[14]	TYP["DIC"]
	IN[1,13]("ALS_000_S0_in.mac"),
		[3--6,8--11]("ALS_040_S0_in.mac")
	BI[3--6,8--11]("ALS_010_S4_out.mac")
	VCC[14]
	GND[7]
	NC[2,12]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple bus transceivers with open-collector outputs"];
TI!SN74ALS760N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ALS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ALS_010_S4_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers with open-collector outputs"];
TI!SN74ALS762DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ALS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ALS_010_S4_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers with open-collector outputs"];
TI!SN74ALS762N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ALS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ALS_010_S4_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers with open-collector outputs"];
TI!SN74ALS763DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ALS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ALS_010_S4_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers with open-collector outputs"];
TI!SN74ALS763N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ALS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ALS_010_S4_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers with open-collector outputs"];
TI!SN74ALS640BDW	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ALS640BN	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ALS643ADW	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ALS643AN	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ALS645ADW	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ALS645AN	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ALS653DW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("ALS_000_S0_in.mac"),
		[4--11,13--20]("ALS_040_S0_in.mac")
	BI[4--11]("ALS_010_S4_out.mac"),
		[13--20]("ALS_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74ALS653NT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("ALS_000_S0_in.mac"),
		[4--11,13--20]("ALS_040_S0_in.mac")
	BI[4--11]("ALS_010_S4_out.mac"),
		[13--20]("ALS_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74ALS654DW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("ALS_000_S0_in.mac"),
		[4--11,13--20]("ALS_040_S0_in.mac")
	BI[4--11]("ALS_010_S4_out.mac"),
		[13--20]("ALS_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74ALS654NT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("ALS_000_S0_in.mac"),
		[4--11,13--20]("ALS_040_S0_in.mac")
	BI[4--11]("ALS_010_S4_out.mac"),
		[13--20]("ALS_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74ALS746DW	PQ[20]	TYP["DIC"]
	IN[1--9,19]("ALS_000_S0_in.mac")
	OUT[11--18]("ALS_040_S0_out.mac")
	TRI[11--18]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers with input pull-up resistors"];
TI!SN74ALS746N	PQ[20]	TYP["DIC"]
	IN[1--9,19]("ALS_000_S0_in.mac")
	OUT[11--18]("ALS_040_S0_out.mac")
	TRI[11--18]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers with input pull-up resistors"];
TI!SN74ALS747DW	PQ[20]	TYP["DIC"]
	IN[1--9,19]("ALS_000_S0_in.mac")
	OUT[11--18]("ALS_040_S0_out.mac")
	TRI[11--18]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers with input pull-up resistors"];
TI!SN74ALS747N	PQ[20]	TYP["DIC"]
	IN[1--9,19]("ALS_000_S0_in.mac")
	OUT[11--18]("ALS_040_S0_out.mac")
	TRI[11--18]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers with input pull-up resistors"];
TI!SN74ALS804ADW	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]("ALS_000_S0_in.mac")
	OUT[3,6,9,11,14,17]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Hex 2-input NAND drivers"];
TI!SN74ALS804AN	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]("ALS_000_S0_in.mac")
	OUT[3,6,9,11,14,17]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Hex 2-input NAND drivers"];
TI!SN74ALS805ADW	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]("ALS_000_S0_in.mac")
	OUT[3,6,9,11,14,17]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Hex 2-input NOR drivers"];
TI!SN74ALS805AN	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]("ALS_000_S0_in.mac")
	OUT[3,6,9,11,14,17]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Hex 2-input NOR drivers"];
TI!SN74ALS810D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[3,6,8,11]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input exclusive-NOR gates"];
TI!SN74ALS810N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[3,6,8,11]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input exclusive-NOR gates"];
TI!SN74ALS811D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[3,6,8,11]("ALS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input exclusive-NOR gates with open-collector outputs"];
TI!SN74ALS811N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[3,6,8,11]("ALS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input exclusive-NOR gates with open-collector outputs"];
TI!SN74ALS832ADW	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]("ALS_000_S0_in.mac")
	OUT[3,6,9,11,14,17]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Hex 2-input OR drivers"];
TI!SN74ALS832AN	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]("ALS_000_S0_in.mac")
	OUT[3,6,9,11,14,17]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Hex 2-input OR drivers"];
TI!SN74ALS857DW	PQ[24]	TYP["DIC"]
	IN[1--3,5,6,8,9,13,15,16,18,19,21--23]("ALS_000_S0_in.mac")
	OUT[4,7,10,11,14,17,20]("ALS_020_S0_out.mac")
	TRI[4,7,10,11,14,17,20]("ALS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Hex 2-to-1 universal multiplexers"];
TI!SN74ALS857NT	PQ[24]	TYP["DIC"]
	IN[1--3,5,6,8,9,13,15,16,18,19,21--23]("ALS_000_S0_in.mac")
	OUT[4,7,10,11,14,17,20]("ALS_020_S0_out.mac")
	TRI[4,7,10,11,14,17,20]("ALS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Hex 2-to-1 universal multiplexers"];
TI!SN74ALS867ADW	PQ[24]	TYP["DIC"]
	IN[1--11,14,23]("ALS_000_S0_in.mac")
	OUT[13,15--22]("ALS_000_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Synchronous 8-bit up/down counters"];
TI!SN74ALS867ANT	PQ[24]	TYP["DIC"]
	IN[1--11,14,23]("ALS_000_S0_in.mac")
	OUT[13,15--22]("ALS_000_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Synchronous 8-bit up/down counters"];
TI!SN74ALS869DW	PQ[24]	TYP["DIC"]
	IN[1--11,14,23]("ALS_000_S0_in.mac")
	OUT[13,15--22]("ALS_000_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Synchronous 8-bit up/down counters"];
TI!SN74ALS869NT	PQ[24]	TYP["DIC"]
	IN[1--11,14,23]("ALS_000_S0_in.mac")
	OUT[13,15--22]("ALS_000_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Synchronous 8-bit up/down counters"];
TI!SN74ALS870DW	PQ[24]	TYP["DIC"]
	IN[1--7,17--23]("ALS_000_S0_in.mac"),
		[8--11,13--16]("ALS_040_S0_in.mac")
	BI[8--11,13--16]("ALS_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 16-by-4 register files"];
TI!SN74ALS870NT	PQ[24]	TYP["DIC"]
	IN[1--7,17--23]("ALS_000_S0_in.mac"),
		[8--11,13--16]("ALS_040_S0_in.mac")
	BI[8--11,13--16]("ALS_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 16-by-4 register files"];
TI!SN74ALS873BDW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("ALS_000_S0_in.mac")
	OUT[15--22]("ALS_020_S0_out.mac")
	TRI[15--22]("ALS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 4-bit D-type latches with 3-state outputs"];
TI!SN74ALS873BNT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("ALS_000_S0_in.mac")
	OUT[15--22]("ALS_020_S0_out.mac")
	TRI[15--22]("ALS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 4-bit D-type latches with 3-state outputs"];
TI!SN74ALS874BDW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("ALS_000_S0_in.mac")
	OUT[15--22]("ALS_020_S0_out.mac")
	TRI[15--22]("ALS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 4-bit D-type edge-triggered flip-flops"];
TI!SN74ALS874BNT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("ALS_000_S0_in.mac")
	OUT[15--22]("ALS_020_S0_out.mac")
	TRI[15--22]("ALS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 4-bit D-type edge-triggered flip-flops"];
TI!SN74ALS876ADW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("ALS_000_S0_in.mac")
	OUT[15--22]("ALS_020_S0_out.mac")
	TRI[15--22]("ALS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 4-bit D-type edge-triggered flip-flops"];
TI!SN74ALS876ANT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("ALS_000_S0_in.mac")
	OUT[15--22]("ALS_020_S0_out.mac")
	TRI[15--22]("ALS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 4-bit D-type edge-triggered flip-flops"];
TI!SN74ALS878ADW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("ALS_000_S0_in.mac")
	OUT[15--22]("ALS_020_S0_out.mac")
	TRI[15--22]("ALS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 4-bit D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74ALS878ANT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("ALS_000_S0_in.mac")
	OUT[15--22]("ALS_020_S0_out.mac")
	TRI[15--22]("ALS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 4-bit D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74ALS879ADW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("ALS_000_S0_in.mac")
	OUT[15--22]("ALS_020_S0_out.mac")
	TRI[15--22]("ALS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 4-bit D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74ALS879ANT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("ALS_000_S0_in.mac")
	OUT[15--22]("ALS_020_S0_out.mac")
	TRI[15--22]("ALS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 4-bit D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74ALS880ADW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("ALS_000_S0_in.mac")
	OUT[15--22]("ALS_020_S0_out.mac")
	TRI[15--22]("ALS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 4-bit D-type latches with 3-state outputs"];
TI!SN74ALS880ANT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("ALS_000_S0_in.mac")
	OUT[15--22]("ALS_020_S0_out.mac")
	TRI[15--22]("ALS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 4-bit D-type latches with 3-state outputs"];
TI!SN74ALS963DW	PQ[20]	TYP["DIC"]
	IN[1--7,9,11]("ALS_000_S0_in.mac"),
		[12--19]("ALS_040_S0_in.mac")
	OUT[8]
	BI[12--19]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Dual-rank 8-bit shift registers with 3-state outputs"];
TI!SN74ALS964DW	PQ[20]	TYP["DIC"]
	IN[1--7,9,11]("ALS_000_S0_in.mac"),
		[12--19]("ALS_040_S0_in.mac")
	OUT[8]
	BI[12--19]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Dual-rank 8-bit shift registers with 3-state outputs"];
TI!SN74ALS963N	PQ[20]	TYP["DIC"]
	IN[1--7,9,11]("ALS_000_S0_in.mac"),
		[12--19]("ALS_040_S0_in.mac")
	OUT[8]
	BI[12--19]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Dual-rank 8-bit shift registers with 3-state outputs"];
TI!SN74ALS964N	PQ[20]	TYP["DIC"]
	IN[1--7,9,11]("ALS_000_S0_in.mac"),
		[12--19]("ALS_040_S0_in.mac")
	OUT[8]
	BI[12--19]("ALS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Dual-rank 8-bit shift registers with 3-state outputs"];
TI!SN74ALS990DW	PQ[20]	TYP["DIC"]
	IN[1,11]("ALS_000_S0_in.mac"),
		[2--9]("ALS_040_S0_in.mac")
	OUT[12--19]("ALS_020_S0_out.mac")
	BI[2--9]("ALS_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit D-type transparent read-back latches"];
TI!SN74ALS990N	PQ[20]	TYP["DIC"]
	IN[1,11]("ALS_000_S0_in.mac"),
		[2--9]("ALS_040_S0_in.mac")
	OUT[12--19]("ALS_020_S0_out.mac")
	BI[2--9]("ALS_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit D-type transparent read-back latches"];
TI!SN74ALS991DW	PQ[20]	TYP["DIC"]
	IN[1,11]("ALS_000_S0_in.mac"),
		[2--9]("ALS_040_S0_in.mac")
	OUT[12--19]("ALS_020_S0_out.mac")
	BI[2--9]("ALS_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit D-type transparent read-back latches"];
TI!SN74ALS991N	PQ[20]	TYP["DIC"]
	IN[1,11]("ALS_000_S0_in.mac"),
		[2--9]("ALS_040_S0_in.mac")
	OUT[12--19]("ALS_020_S0_out.mac")
	BI[2--9]("ALS_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit D-type transparent read-back latches"];
TI!SN74ALS992NT	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]("ALS_000_S0_in.mac"),
		[2--10]("ALS_040_S0_in.mac")
	OUT[15--23]("ALS_020_S0_out.mac")
	BI[2--10]("ALS_000_S0_out.mac")
	TRI[15--23]("ALS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["9-bit D-type transparent read-back latches with 3-state outputs"];
TI!SN74ALS992DW	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]("ALS_000_S0_in.mac"),
		[2--10]("ALS_040_S0_in.mac")
	OUT[15--23]("ALS_020_S0_out.mac")
	BI[2--10]("ALS_000_S0_out.mac")
	TRI[15--23]("ALS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["9-bit D-type transparent read-back latches with 3-state outputs"];
TI!SN74ALS993DW	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]("ALS_000_S0_in.mac"),
		[2--10]("ALS_040_S0_in.mac")
	OUT[15--23]("ALS_020_S0_out.mac")
	BI[2--10]("ALS_000_S0_out.mac")
	TRI[15--23]("ALS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["9-bit D-type transparent read-back latches with 3-state outputs"];
TI!SN74ALS993NT	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]("ALS_000_S0_in.mac"),
		[2--10]("ALS_040_S0_in.mac")
	OUT[15--23]("ALS_020_S0_out.mac")
	BI[2--10]("ALS_000_S0_out.mac")
	TRI[15--23]("ALS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["9-bit D-type transparent read-back latches with 3-state outputs"];
TI!SN74ALS994DW	PQ[24]	TYP["DIC"]
	IN[1,13]("ALS_000_S0_in.mac"),
		[2--11]("ALS_040_S0_in.mac")
	OUT[14--23]("ALS_020_S0_out.mac")
	BI[2--11]("ALS_000_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["10-bit D-type transparent read-back latches"];
TI!SN74ALS994NT	PQ[24]	TYP["DIC"]
	IN[1,13]("ALS_000_S0_in.mac"),
		[2--11]("ALS_040_S0_in.mac")
	OUT[14--23]("ALS_020_S0_out.mac")
	BI[2--11]("ALS_000_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["10-bit D-type transparent read-back latches"];
TI!SN74ALS996DW	PQ[24]	TYP["DIC"]
	IN[1--8]("ALS_040_S0_in.mac"),
		[9--11,13--15]("ALS_000_S0_in.mac")
	OUT[16--23]("ALS_020_S0_out.mac")
	BI[1--8]("ALS_000_S0_out.mac")
	TRI[16--23]("ALS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit D-type edge-triggered read-back latches"];
TI!SN74ALS996NT	PQ[24]	TYP["DIC"]
	IN[1--8]("ALS_040_S0_in.mac"),
		[9--11,13--15]("ALS_000_S0_in.mac")
	OUT[16--23]("ALS_020_S0_out.mac")
	BI[1--8]("ALS_000_S0_out.mac")
	TRI[16--23]("ALS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit D-type edge-triggered read-back latches"];
TI!SN74ALS1000AD	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[3,6,8,11]("ALS_020_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-NAND buffers"];
TI!SN74ALS1000AN	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[3,6,8,11]("ALS_020_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-NAND buffers"];
TI!SN74ALS1002AD	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("ALS_000_S0_in.mac")
	OUT[1,4,10,13]("ALS_020_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-NOR buffers"];
TI!SN74ALS1002AN	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("ALS_000_S0_in.mac")
	OUT[1,4,10,13]("ALS_020_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-NOR buffers"];
TI!SN74ALS1003AD	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[3,6,8,11]("ALS_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-NAND buffers with open-collector outputs"];
TI!SN74ALS1003AN	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[3,6,8,11]("ALS_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-NAND buffers with open-collector outputs"];
TI!SN74ALS1004D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("ALS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("ALS_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Hex inverting drivers"];
TI!SN74ALS1004N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("ALS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("ALS_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Hex inverting drivers"];
TI!SN74ALS1005D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("ALS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("ALS_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Hex inverting buffers with open-collector outputs"];
TI!SN74ALS1005N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("ALS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("ALS_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Hex inverting buffers with open-collector outputs"];
TI!SN74ALS1008AD	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[3,6,8,11]("ALS_020_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-AND buffers"];
TI!SN74ALS1008AN	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[3,6,8,11]("ALS_020_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-AND buffers"];
TI!SN74ALS1010AD	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("ALS_000_S0_in.mac")
	OUT[6,8,12]("ALS_020_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Triple 3-input positive-NAND buffers"];
TI!SN74ALS1010AN	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("ALS_000_S0_in.mac")
	OUT[6,8,12]("ALS_020_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Triple 3-input positive-NAND buffers"];
TI!SN74ALS1020AD	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[6,8]("ALS_020_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 4-input positive-NAND buffers"];
TI!SN74ALS1020AN	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[6,8]("ALS_020_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 4-input positive-NAND buffers"];
TI!SN74ALS1032AD	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[3,6,8,11]("ALS_020_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-OR buffers"];
TI!SN74ALS1032AN	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[3,6,8,11]("ALS_020_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-OR buffers"];
TI!SN74ALS1034D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("ALS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("ALS_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Hex drivers"];
TI!SN74ALS1034N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("ALS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("ALS_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Hex drivers"];
TI!SN74ALS1035D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("ALS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("ALS_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Hex noninverting buffers with open-collector outputs"];
TI!SN74ALS1035N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("ALS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("ALS_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Hex noninverting buffers with open-collector outputs"];
TI!SN74ALS1240-1DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ALS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ALS_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74ALS1240-1N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ALS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ALS_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74ALS1244-1ADW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ALS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ALS_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and drivers with 3-state outputs"];
TI!SN74ALS1244-1AN	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ALS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ALS_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and drivers with 3-state outputs"];
TI!SN74ALS1245-1ADW	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ALS1245-1AN	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ALS1804ADW	PQ[20]	TYP["DIC"]
	IN[1,3,4,6,7,9,10,12,13,17,18,20]("ALS_000_S0_in.mac")
	OUT[2,8,11,14,16,19]("ALS_040_S0_out.mac")
	VCC[5]
	GND[15]
	FAM["74"]	TEC["ALS"]
	TXT["Hex 2-input NAND drivers"];
TI!SN74ALS1804AN	PQ[20]	TYP["DIC"]
	IN[1,3,4,6,7,9,10,12,13,17,18,20]("ALS_000_S0_in.mac")
	OUT[2,8,11,14,16,19]("ALS_040_S0_out.mac")
	VCC[5]
	GND[15]
	FAM["74"]	TEC["ALS"]
	TXT["Hex 2-input NAND drivers"];
TI!SN74ALS2232ANT	PQ[24]	TYP["DIC"]
	IN[1--5,7--10,12,13,24]("ALS_000_S0_in.mac")
	OUT[11,14]("ALS_000_S0_out.mac"),
		[15--18,20--23]("ALS_020_S0_out.mac")
	VCC[6]
	GND[19]
	FAM["74"]	TEC["ALS"]
	TXT["64x8 asynchronous first-in first-out memories"];
TI!SN74ALS2233ANT	PQ[28]	TYP["DIC"]
	IN[1--5,7--11,14,15,28]("ALS_000_S0_in.mac")
	OUT[12,13,16,17]("ALS_000_S0_out.mac"),
		[18--22,24--27]("ALS_020_S0_out.mac")
	VCC[6]
	GND[23]
	FAM["74"]	TEC["ALS"]
	TXT["64x9 asynchronous first-in first-out memories"];
TI!SN74ALS2238N	PQ[40]	TYP["DIC"]
	IN[1--5,7--10,13--15,17,19--22,24,26--28,31--34,36--40]("ALS_040_S0_in.mac")
	OUT[16,18,23,25]("ALS_000_S0_out.mac")
	BI[3--5,7--10,13,14,27,28,31--34,36--38]("ALS_040_S0_out.mac")
	VCC[12],
		[29]
	GND[6,11],
		[30,35]
	FAM["74"]	TEC["ALS"]
	TXT["32x9x2 asynchronous bidirectional first-in first-out memory"];
TI!SN74ALS2239N	PQ[40]	TYP["DIC"]
	IN[1--5,7--10,13--15,17,19--22,24,26--28,31--34,36--40]("ALS_040_S0_in.mac")
	OUT[16,18,23,25]("ALS_000_S0_out.mac")
	BI[3--5,7--10,13,14,27,28,31--34,36--38]("ALS_040_S0_out.mac")
	VCC[12,29]
	GND[6,11,30,35]
	FAM["74"]	TEC["ALS"]
	TXT["32x9 asynchronous bidirectional first-in first-out memory"];
TI!SN74ALS2239D	PQ[40]	TYP["DIC"]
	IN[1--5,7--10,13--15,17,19--22,24,26--28,31--34,36--40]("ALS_040_S0_in.mac")
	OUT[16,18,23,25]("ALS_000_S0_out.mac")
	BI[3--5,7--10,13,14,27,28,31--34,36--38]("ALS_040_S0_out.mac")
	VCC[12,29]
	GND[6,11,30,35]
	FAM["74"]	TEC["ALS"]
	TXT["32x9 asynchronous bidirectional first-in first-out memory"];
TI!SN74ALS2240DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ALS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ALS_044_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ALS_026_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers/MOS drivers with 3-state outputs"];
TI!SN74ALS2240N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ALS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ALS_044_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ALS_026_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers/MOS drivers with 3-state outputs"];
TI!SN74ALS2241DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ALS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ALS_044_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ALS_026_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers/MOS drivers with 3-state outputs"];
TI!SN74ALS2241N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ALS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ALS_044_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ALS_026_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers/MOS drivers with 3-state outputs"];
TI!SN74ALS2244DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ALS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ALS_044_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ALS_026_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers/MOS drivers with 3-state outputs"];
TI!SN74ALS2244N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ALS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ALS_044_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ALS_026_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers/MOS drivers with 3-state outputs"];
TI!SN74ALS8169N	PQ[24]	TYP["DIC"]
	IN[1--11,14,23]("ALS_000_S0_in.mac")
	OUT[13,15--22]("ALS_000_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["synchronous 8-bit up/down binary counter"];
TI!SN74ALS29818DW	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,23]("ALS_000_S0_in.mac"),
		[3--10,15--22]
	OUT[14]
	BI[3--10,15--22]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit diagnostics/pipeline registers"];
TI!SN74ALS29818NT	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,23]("ALS_000_S0_in.mac"),
		[3--10,15--22]
	OUT[14]
	BI[3--10,15--22]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit diagnostics/pipeline registers"];
TI!SN74ALS29821DW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("ALS_000_S0_in.mac")
	OUT[14--23]
	TRI[14--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["10-bit bus interface flip-flops with 3-state outputs"];
TI!SN74ALS29821NT	PQ[24]	TYP["DIC"]
	IN[1--11,13]("ALS_000_S0_in.mac")
	OUT[14--23]
	TRI[14--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["10-bit bus interface flip-flops with 3-state outputs"];
TI!SN74ALS29822NT	PQ[24]	TYP["DIC"]
	IN[1--11,13]("ALS_000_S0_in.mac")
	OUT[14--23]
	TRI[14--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["10-bit bus interface flip-flops with 3-state outputs"];
TI!SN74ALS29822DW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("ALS_000_S0_in.mac")
	OUT[14--23]
	TRI[14--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["10-bit bus interface flip-flops with 3-state outputs"];
TI!SN74ALS29823DW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("ALS_000_S0_in.mac")
	OUT[15--23]
	TRI[15--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["9-bit bus interface flip-flops with 3-state outputs"];
TI!SN74ALS29823NT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("ALS_000_S0_in.mac")
	OUT[15--23]
	TRI[15--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["9-bit bus interface flip-flops with 3-state outputs"];
TI!SN74ALS29824DW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("ALS_000_S0_in.mac")
	OUT[15--23]
	TRI[15--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["9-bit bus interface flip-flops with 3-state outputs"];
TI!SN74ALS29824NT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("ALS_000_S0_in.mac")
	OUT[15--23]
	TRI[15--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["9-bit bus interface flip-flops with 3-state outputs"];
TI!SN74ALS29825DW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("ALS_000_S0_in.mac")
	OUT[15--22]
	TRI[15--22]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit bus interface flip-flops with 3-state outputs"];
TI!SN74ALS29825NT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("ALS_000_S0_in.mac")
	OUT[15--22]
	TRI[15--22]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit bus interface flip-flops with 3-state outputs"];
TI!SN74ALS29826NT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("ALS_000_S0_in.mac")
	OUT[15--22]
	TRI[15--22]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit bus interface flip-flops with 3-state outputs"];
TI!SN74ALS29826DW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("ALS_000_S0_in.mac")
	OUT[15--22]
	TRI[15--22]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit bus interface flip-flops with 3-state outputs"];
TI!SN74ALS29827DW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("ALS_000_S0_in.mac")
	OUT[14--23]
	TRI[14--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["10-bit buffers and bus drivers with 3-state outputs"];
TI!SN74ALS29828DW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("ALS_000_S0_in.mac")
	OUT[14--23]
	TRI[14--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["10-bit buffers and bus drivers with 3-state outputs"];
TI!SN74ALS29828NT	PQ[24]	TYP["DIC"]
	IN[1--11,13]("ALS_000_S0_in.mac")
	OUT[14--23]
	TRI[14--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["10-bit buffers and bus drivers with 3-state outputs"];
TI!SN74ALS29827NT	PQ[24]	TYP["DIC"]
	IN[1--11,13]("ALS_000_S0_in.mac")
	OUT[14--23]
	TRI[14--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["10-bit buffers and bus drivers with 3-state outputs"];
TI!SN74ALS29833DW	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]("ALS_000_S0_in.mac"),
		[2--9],
		[15],
		[16--23]
	OUT[10]
	BI[2--9],
		[15],
		[16--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit to 9-bit parity bus transceivers"];
TI!SN74ALS29833NT	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]("ALS_000_S0_in.mac"),
		[2--9,15--23]
	OUT[10]
	BI[2--9,15--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit to 9-bit parity bus transceivers"];
TI!SN74ALS29841DW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("ALS_000_S0_in.mac")
	OUT[14--23]
	TRI[14--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["10-bit bus interface D-type latches with 3-state outputs"];
TI!SN74ALS29841NT	PQ[24]	TYP["DIC"]
	IN[1--11,13]("ALS_000_S0_in.mac")
	OUT[14--23]
	TRI[14--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["10-bit bus interface D-type latches with 3-state outputs"];
TI!SN74ALS29842NT	PQ[24]	TYP["DIC"]
	IN[1--11,13]("ALS_000_S0_in.mac")
	OUT[14--23]
	TRI[14--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["10-bit bus interface D-type latches with 3-state outputs"];
TI!SN74ALS29842DW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("ALS_000_S0_in.mac")
	OUT[14--23]
	TRI[14--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["10-bit bus interface D-type latches with 3-state outputs"];
TI!SN74ALS29843DW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("ALS_000_S0_in.mac")
	OUT[15--23]
	TRI[15--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["9-bit bus interface D-type latches with 3-state outputs"];
TI!SN74ALS29843NT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("ALS_000_S0_in.mac")
	OUT[15--23]
	TRI[15--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["9-bit bus interface D-type latches with 3-state outputs"];
TI!SN74ALS29844NT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("ALS_000_S0_in.mac")
	OUT[15--23]
	TRI[15--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["9-bit bus interface D-type latches with 3-state outputs"];
TI!SN74ALS29844DW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("ALS_000_S0_in.mac")
	OUT[15--23]
	TRI[15--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["9-bit bus interface D-type latches with 3-state outputs"];
TI!SN74ALS29845DW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("ALS_000_S0_in.mac")
	OUT[15--22]
	TRI[15--22]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit bus interface D-type latches with 3-state outputs"];
TI!SN74ALS29845NT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("ALS_000_S0_in.mac")
	OUT[15--22]
	TRI[15--22]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit bus interface D-type latches with 3-state outputs"];
TI!SN74ALS29846DW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("ALS_000_S0_in.mac")
	OUT[15--22]
	TRI[15--22]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["9-bit bus interface D-type latches with 3-state outputs"];
TI!SN74ALS29846NT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("ALS_000_S0_in.mac")
	OUT[15--22]
	TRI[15--22]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["9-bit bus interface D-type latches with 3-state outputs"];
TI!SN74ALS29853DW	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]("ALS_000_S0_in.mac"),
		[2--9,16--23],
		[15]
	OUT[10]
	BI[2--9],
		[15],
		[16--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit to 9-bit parity bus transceivers"];
TI!SN74ALS29853NT	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]("ALS_000_S0_in.mac"),
		[2--9,15--23]
	OUT[10]
	BI[2--9,15--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit to 9-bit parity bus transceivers"];
TI!SN74ALS29854NT	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]("ALS_000_S0_in.mac"),
		[2--9,15--23]
	OUT[10]
	BI[2--9,15--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit to 9-bit parity bus transceivers"];
TI!SN74ALS29854DW	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]("ALS_000_S0_in.mac"),
		[2--9,15--23]
	OUT[10]
	BI[2--9,15--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit to 9-bit parity bus transceivers"];
TI!SN74ALS29861DW	PQ[24]	TYP["DIC"]
	IN[1,13]("ALS_000_S0_in.mac"),
		[2--11,14--23]
	BI[2--11,14--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["10-bit bus transceivers with 3-state outputs"];
TI!SN74ALS29861NT	PQ[24]	TYP["DIC"]
	IN[1,13]("ALS_000_S0_in.mac"),
		[2--11,14--23]
	BI[2--11,14--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["10-bit bus transceivers with 3-state outputs"];
TI!SN74ALS29862NT	PQ[24]	TYP["DIC"]
	IN[1,13]("ALS_000_S0_in.mac"),
		[2--11,14--23]
	BI[2--11,14--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["10-bit bus transceivers with 3-state outputs"];
TI!SN74ALS29862DW	PQ[24]	TYP["DIC"]
	IN[1,13]("ALS_000_S0_in.mac"),
		[2--11,14--23]
	BI[2--11,14--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["10-bit bus transceivers with 3-state outputs"];
TI!SN74ALS29863DW	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]("ALS_000_S0_in.mac"),
		[2--10,15--23]
	BI[2--10,15--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["9-bit bus transceivers with 3-state outputs"];
TI!SN74ALS29863NT	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]("ALS_000_S0_in.mac"),
		[2--10,15--23]
	BI[2--10,15--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["9-bit bus transceivers with 3-state outputs"];
TI!SN74ALS29864NT	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]("ALS_000_S0_in.mac"),
		[2--10,15--23]
	BI[2--10,15--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["9-bit bus transceivers with 3-state outputs"];
TI!SN74ALS29864DW	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]("ALS_000_S0_in.mac"),
		[2--10,15--23]
	BI[2--10,15--23]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["9-bit bus transceivers with 3-state outputs"];
TI!SN74ALS2540DW	PQ[20]	TYP["DIC"]
	IN[1--9,19]("ALS_000_S0_in.mac")
	OUT[11--18]("ALS_044_S0_out.mac")
	TRI[11--18]("ALS_026_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal line drivers/MOS drivers with 3-state outputs"];
TI!SN74ALS2540N	PQ[20]	TYP["DIC"]
	IN[1--9,19]("ALS_000_S0_in.mac")
	OUT[11--18]("ALS_044_S0_out.mac")
	TRI[11--18]("ALS_026_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal line drivers/MOS drivers with 3-state outputs"];
TI!SN74ALS2541DW	PQ[20]	TYP["DIC"]
	IN[1--9,19]("ALS_000_S0_in.mac")
	OUT[11--18]("ALS_044_S0_out.mac")
	TRI[11--18]("ALS_026_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal line drivers/MOS drivers with 3-state outputs"];
TI!SN74ALS2541N	PQ[20]	TYP["DIC"]
	IN[1--9,19]("ALS_000_S0_in.mac")
	OUT[11--18]("ALS_044_S0_out.mac")
	TRI[11--18]("ALS_026_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal line drivers/MOS drivers with 3-state outputs"];
TI!SN74ALS27AD	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("ALS_000_S0_in.mac")
	OUT[6,8,12]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Triple 3-input positive-NOR gates"];
TI!SN74ALS27AN	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("ALS_000_S0_in.mac")
	OUT[6,8,12]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Triple 3-input positive-NOR gates"];
TI!SN74ALS04BDB	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("ALS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Hex inverters"];
TI!SN74ALS38BD	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[3,6,8,11]("ALS_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-NAND buffers with open-collector outputs"];
TI!SN74ALS38BN	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[3,6,8,11]("ALS_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input positive-NAND buffers with open-collector outputs"];
TI!SN74ALS86D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[3,6,8,11]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input exclusive-OR gates"];
TI!SN74ALS86N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("ALS_000_S0_in.mac")
	OUT[3,6,8,11]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-input exclusive-OR gates"];
TI!SN74ALS137AD	PQ[16]	TYP["DIC"]
	IN[1--6]("ALS_000_S0_in.mac")
	OUT[7,9--15]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["3-line to 8-line decoders/demultiplexers with address latches"];
TI!SN74ALS137AN	PQ[16]	TYP["DIC"]
	IN[1--6]("ALS_000_S0_in.mac")
	OUT[7,9--15]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["3-line to 8-line decoders/demultiplexers with address latches"];
TI!SN74ALS138AD	PQ[16]	TYP["DIC"]
	IN[1--6]("ALS_000_S0_in.mac")
	OUT[7,9--15]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74ALS138AN	PQ[16]	TYP["DIC"]
	IN[1--6]("ALS_000_S0_in.mac")
	OUT[7,9--15]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74ALS164AD	PQ[14]	TYP["DIC"]
	IN[1,2,8,9]("ALS_000_S0_in.mac")
	OUT[3--6,10--13]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit parallel-out serial shift registers"];
TI!SN74ALS164AN	PQ[14]	TYP["DIC"]
	IN[1,2,8,9]("ALS_000_S0_in.mac")
	OUT[3--6,10--13]("ALS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["ALS"]
	TXT["8-bit parallel-out serial shift registers"];
TI!SN74ALS191AD	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("ALS_000_S0_in.mac"),
		[12]("ALS_040_S0_in.mac")
	OUT[2,3,6,7,13]("ALS_000_S0_out.mac")
	BI[12]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Synchrounous 4-bit up/down decade and binary counters"];
TI!SN74ALS191AN	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("ALS_000_S0_in.mac"),
		[12]("ALS_040_S0_in.mac")
	OUT[2,3,6,7,13]("ALS_000_S0_out.mac")
	BI[12]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Synchrounous 4-bit up/down decade and binary counters"];
TI!SN74ALS193AD	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("ALS_000_S0_in.mac")
	OUT[2,3,6,7,12,13]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Synchrounous 4-bit up/down counters (dual clock with clear)"];
TI!SN74ALS193AN	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("ALS_000_S0_in.mac")
	OUT[2,3,6,7,12,13]("ALS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Synchrounous 4-bit up/down counters (dual clock with clear)"];
TI!SN74ALS241CD	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ALS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ALS_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74ALS241CN	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ALS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ALS_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74ALS244CDW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ALS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ALS_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74ALS244CN	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("ALS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("ALS_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74ALS245ABD	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ALS257AD	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("ALS_000_S0_in.mac")
	OUT[4,7,9,12]("ALS_020_S0_out.mac")
	TRI[4,7,9,12]("ALS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74ALS257AN	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("ALS_000_S0_in.mac")
	OUT[4,7,9,12]("ALS_020_S0_out.mac")
	TRI[4,7,9,12]("ALS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74ALS258AD	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("ALS_000_S0_in.mac")
	OUT[4,7,9,12]("ALS_020_S0_out.mac")
	TRI[4,7,9,12]("ALS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74ALS258AN	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("ALS_000_S0_in.mac")
	OUT[4,7,9,12]("ALS_020_S0_out.mac")
	TRI[4,7,9,12]("ALS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["ALS"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74ALS373ADW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ALS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ALS_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74ALS373AN	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ALS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ALS_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74ALS533ADW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ALS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ALS_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74ALS533AN	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("ALS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("ALS_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74ALS573CDB	PQ[20]	TYP["DIC"]
	IN[1--9,11]("ALS_000_S0_in.mac")
	OUT[12--19]("ALS_020_S0_out.mac")
	TRI[12--19]("ALS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74ALS646ADW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("ALS_000_S0_in.mac"),
		[4--11,13--20]("ALS_040_S0_in.mac")
	BI[4--11,13--20]("ALS_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74ALS646ANT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("ALS_000_S0_in.mac"),
		[4--11,13--20]("ALS_040_S0_in.mac")
	BI[4--11,13--20]("ALS_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74ALS648ADW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("ALS_000_S0_in.mac"),
		[4--11,13--20]("ALS_040_S0_in.mac")
	BI[4--11,13--20]("ALS_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74ALS648ANT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("ALS_000_S0_in.mac"),
		[4--11,13--20]("ALS_040_S0_in.mac")
	BI[4--11,13--20]("ALS_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74ALS651ADW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("ALS_000_S0_in.mac"),
		[4--11,13--20]("ALS_040_S0_in.mac")
	BI[4--11,13--20]("ALS_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74ALS651ANT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("ALS_000_S0_in.mac"),
		[4--11,13--20]("ALS_040_S0_in.mac")
	BI[4--11,13--20]("ALS_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74ALS652ADW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("ALS_000_S0_in.mac"),
		[4--11,13--20]("ALS_040_S0_in.mac")
	BI[4--11,13--20]("ALS_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74ALS652ANT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("ALS_000_S0_in.mac"),
		[4--11,13--20]("ALS_040_S0_in.mac")
	BI[4--11,13--20]("ALS_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74ALS8003AD	PQ[8]	TYP["DIC"]
	IN[1,2,6,7]("ALS_000_S0_in.mac")
	OUT[3,5]("ALS_000_S0_out.mac")
	VCC[8]
	GND[4]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 2-input positive-NAND gates"];
TI!SN74ALS8003AP	PQ[8]	TYP["DIC"]
	IN[1,2,6,7]("ALS_000_S0_in.mac")
	OUT[3,5]("ALS_000_S0_out.mac")
	VCC[8]
	GND[4]
	FAM["74"]	TEC["ALS"]
	TXT["Dual 2-input positive-NAND gates"];
TI!SN74ALS1640-1ADW	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ALS1640-1AN	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ALS1645-1ADW	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74ALS1645-1AN	PQ[20]	TYP["DIC"]
	IN[1,19]("ALS_000_S0_in.mac"),
		[2--9,11--18]("ALS_040_S0_in.mac")
	BI[2--9,11--18]("ALS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["ALS"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!74ALVC16240DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ALVC_100_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_140_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_125_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit buffer/driver with 3-state outputs, inverting"];
TI!74ALVC16240DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ALVC_100_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_140_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_125_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit buffer/driver with 3-state outputs, inverting"];
TI!74ALVC16241DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ALVC_100_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_140_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_125_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit buffer/driver with 3-state outputs"];
TI!74ALVC16241DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ALVC_100_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_140_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_125_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit buffer/driver with 3-state outputs"];
TI!74ALVC16244DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ALVC_100_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_140_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_125_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit buffer/driver with 3-state outputs"];
TI!74ALVC16244DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ALVC_100_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_140_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_125_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit buffer/driver with 3-state outputs"];
TI!74ALVC16245DGG	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("ALVC_100_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ALVC_140_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ALVC_140_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit bus transceiver with 3-state outputs"];
TI!74ALVC16245DL	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("ALVC_100_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ALVC_140_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ALVC_140_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit bus transceiver with 3-state outputs"];
TI!74ALVC16373DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ALVC_100_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_140_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_125_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit transparent D-type latch with 3-state outputs"];
TI!74ALVC16373DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ALVC_100_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_140_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_125_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit transparent D-type latch with 3-state outputs"];
TI!74ALVC16374DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ALVC_100_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_140_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_125_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit edge-triggered D-type flip-flop with 3-state outputs"];
TI!74ALVC16374DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ALVC_100_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_140_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_125_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit edge-triggered D-type flip-flop with 3-state outputs"];
TI!74ALVC16500DGG	PQ[56]	TYP["DIC"]
	IN[1--3,5,6,8--10,12--17,19--21,23,24,26--28,30,31,33,34,36--38,40--45,47--49,
		51,52,54,55]("ALVC_140_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_140_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,29,32,39,46,53,56]
	FAM["74"]	TEC["ALVC"]
	TXT["18-bit universal bus transceiver with 3-state outputs"];
TI!74ALVC16500DL	PQ[56]	TYP["DIC"]
	IN[1--3,5,6,8--10,12--17,19--21,23,24,26--28,30,31,33,34,36--38,40--45,47--49,
		51,52,54,55]("ALVC_140_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_140_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,29,32,39,46,53,56]
	FAM["74"]	TEC["ALVC"]
	TXT["18-bit universal bus transceiver with 3-state outputs"];
TI!74ALVC16501DGG	PQ[56]	TYP["DIC"]
	IN[1--3,5,6,8--10,12--17,19--21,23,24,26--28,30,31,33,34,36--38,40--45,47--49,
		51,52,54,55]("ALVC_140_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_140_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,29,32,39,46,53,56]
	FAM["74"]	TEC["ALVC"]
	TXT["18-bit universal bus transceiver with 3-state outputs"];
TI!74ALVC16501DL	PQ[56]	TYP["DIC"]
	IN[1--3,5,6,8--10,12--17,19--21,23,24,26--28,30,31,33,34,36--38,40--45,47--49,
		51,52,54,55]("ALVC_140_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_140_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,29,32,39,46,53,56]
	FAM["74"]	TEC["ALVC"]
	TXT["18-bit universal bus transceiver with 3-state outputs"];
TI!74ALVC16540DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ALVC_100_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_140_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_125_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit buffer/line driver with 3-state outputs, inverting"];
TI!74ALVC16540DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ALVC_100_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_140_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_125_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit buffer/line driver with 3-state outputs, inverting"];
TI!74ALVC16543DGG	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("ALVC_100_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_140_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_140_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit registered transceiver with 3-state outputs"];
TI!74ALVC16543DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("ALVC_100_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_140_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_140_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit registered transceiver with 3-state outputs"];
TI!74ALVC16600DGG	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("ALVC_100_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_140_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_140_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["18-bit universal bus transceiver with 3-state outputs"];
TI!74ALVC16600DL	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("ALVC_100_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_140_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_140_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["18-bit universal bus transceiver with 3-state outputs"];
TI!74ALVC16601DGG	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("ALVC_100_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_140_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_140_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["18-bit universal bus transceiver with 3-state outputs"];
TI!74ALVC16601DL	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("ALVC_100_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_140_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_140_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["18-bit universal bus transceiver with 3-state outputs"];
TI!74ALVC16623DGG	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("ALVC_100_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ALVC_140_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ALVC_140_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit transceiver with dual enable and 3-state outputs"];
TI!74ALVC16623DL	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("ALVC_100_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ALVC_140_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ALVC_140_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit transceiver with dual enable and 3-state outputs"];
TI!74ALVC16646DGG	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("ALVC_100_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_140_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_140_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit bus transceiver and register with 3-state outputs"];
TI!74ALVC16646DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("ALVC_100_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_140_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_140_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit bus transceiver and register with 3-state outputs"];
TI!74ALVC16652DGG	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("ALVC_100_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_140_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_140_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit bus transceiver and register with 3-state outputs"];
TI!74ALVC16652DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("ALVC_100_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_140_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_140_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit bus transceiver and register with 3-state outputs"];
TI!74ALVC16952DGG	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("ALVC_100_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_140_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_140_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit registered transceiver with 3-state outputs"];
TI!74ALVC164245DGG	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("ALVC_100_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ALVC_140_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ALVC_140_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit transceiver, 3.3V to 5V level shifter with 3-state outputs"];
TI!74ALVC164245DL	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("ALVC_100_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ALVC_140_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ALVC_140_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit transceiver, 3.3V to 5V level shifter with 3-state outputs"];
TI!74ALVC16952DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("ALVC_100_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_140_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_140_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit registered transceiver with 3-state outputs"];
TI!74ALVC16541DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ALVC_100_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_140_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_125_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit buffer/line driver with 3-state outputs"];
TI!74ALVC16541DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ALVC_100_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_140_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_125_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit buffer/line driver with 3-state outputs"];
TI!SN74ALVC16240DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ALVC_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit buffer/driver with 3-state outputs, inverting"];
TI!SN74ALVC16240DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ALVC_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit buffer/driver with 3-state outputs, inverting"];
TI!SN74ALVC16244DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ALVC_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit buffer/driver with 3-state outputs"];
TI!SN74ALVC16244DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ALVC_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit buffer/driver with 3-state outputs"];
TI!SN74ALVC16245DGG	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("ALVC_000_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ALVC_040_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ALVC_040_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit bus transceiver with 3-state outputs"];
TI!SN74ALVC16245DL	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("ALVC_000_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ALVC_040_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ALVC_040_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit bus transceiver with 3-state outputs"];
TI!SN74ALVC16373DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ALVC_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit transparent D-type latch with 3-state outputs"];
TI!SN74ALVC16373DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ALVC_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit transparent D-type latch with 3-state outputs"];
TI!SN74ALVC16374DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ALVC_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit edge-triggered D-type flip-flop with 3-state outputs"];
TI!SN74ALVC16374DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ALVC_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit edge-triggered D-type flip-flop with 3-state outputs"];
TI!SN74ALVC16543DGG	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("ALVC_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit registered transceiver with 3-state outputs"];
TI!SN74ALVC16543DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("ALVC_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit registered transceiver with 3-state outputs"];
TI!SN74ALVC16600DGG	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("ALVC_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["18-bit universal bus transceiver with 3-state outputs"];
TI!SN74ALVC16600DL	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("ALVC_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["18-bit universal bus transceiver with 3-state outputs"];
TI!SN74ALVC16601DGG	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("ALVC_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["18-bit universal bus transceiver with 3-state outputs"];
TI!SN74ALVC16601DL	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("ALVC_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["18-bit universal bus transceiver with 3-state outputs"];
TI!SN74ALVC16646DGG	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("ALVC_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit bus transceiver and register with 3-state outputs"];
TI!SN74ALVC16646DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("ALVC_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit bus transceiver and register with 3-state outputs"];
TI!SN74ALVC16652DGG	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("ALVC_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit bus transceiver and register with 3-state outputs"];
TI!SN74ALVC16652DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("ALVC_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit bus transceiver and register with 3-state outputs"];
TI!SN74ALVC16952DGG	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("ALVC_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit registered transceiver with 3-state outputs"];
TI!SN74ALVC164245DGG	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("ALVC_000_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ALVC_040_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ALVC_040_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit transceiver, 3.3V to 5V level shifter with 3-state outputs"];
TI!SN74ALVC164245DL	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("ALVC_000_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ALVC_040_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("ALVC_040_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit transceiver, 3.3V to 5V level shifter with 3-state outputs"];
TI!SN74ALVC16952DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("ALVC_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("ALVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit registered transceiver with 3-state outputs"];
TI!SN74ALVC16500DGG	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]("ALVC_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,29,32,39,46,53],
		[56]
	FAM["74"]	TEC["ALVC"]
	TXT["18-bit universal bus transceiver with 3-state outputs"];
TI!SN74ALVC16500DL	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]("ALVC_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,29,32,39,46,53,56]
	FAM["74"]	TEC["ALVC"]
	TXT["18-bit universal bus transceiver with 3-state outputs"];
TI!SN74ALVC16501DGG	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]("ALVC_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,29,32,39,46,53,56]
	FAM["74"]	TEC["ALVC"]
	TXT["18-bit universal bus transceiver with 3-state outputs"];
TI!SN74ALVC16501DL	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]("ALVC_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,29,32,39,46,53,56]
	FAM["74"]	TEC["ALVC"]
	TXT["18-bit universal bus transceiver with 3-state outputs"];
TI!SN74ALVC16260DGG	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("ALVC_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["12-bit to 24-bit multiplexed d-type latches with 3-state"];
TI!SN74ALVC16260DL	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("ALVC_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["12-bit to 24-bit multiplexed d-type latches with 3-state"];
TI!SN74ALVC16269DGG	PQ[56]	TYP["DIC"]
	IN[1,2,28--30,55,56]("ALVC_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	NC[27]
	FAM["74"]	TEC["ALVC"]
	TXT["12-bit to 24-bit registered bus exchanger with 3-state"];
TI!SN74ALVC16269DL	PQ[56]	TYP["DIC"]
	IN[1,2,28--30,55,56]("ALVC_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	NC[27]
	FAM["74"]	TEC["ALVC"]
	TXT["12-bit to 24-bit registered bus exchanger with 3-state"];
TI!SN74ALVC16270DGG	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("ALVC_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["12-bit to 24-bit registered bus exchanger with 3-state"];
TI!SN74ALVC16270DL	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("ALVC_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["12-bit to 24-bit registered bus exchanger with 3-state"];
TI!SN74ALVC16271DGG	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("ALVC_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["12-bit to 24-bit registered bus exchanger with 3-state"];
TI!SN74ALVC16271DL	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("ALVC_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["12-bit to 24-bit registered bus exchanger with 3-state"];
TI!SN74ALVC16272DGG	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("ALVC_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["12-bit to 24-bit registered bus exchanger with 3-state"];
TI!SN74ALVC16272DL	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("ALVC_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("ALVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["12-bit to 24-bit registered bus exchanger with 3-state"];
TI!SN74ALVC16721DGG	PQ[56]	TYP["DIC"]
	IN[1,29--31,33,34,36--38,40--45,47--49,51,52,54--56]("ALVC_000_S0_in.mac")
	OUT[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ALVC_040_S0_out.mac")
	TRI[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ALVC_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	NC[28]
	FAM["74"]	TEC["ALVC"]
	TXT["3.3-V 20-bit flip-flop with 3-state"];
TI!SN74ALVC16721DL	PQ[56]	TYP["DIC"]
	IN[1,29--31,33,34,36--38,40--45,47--49,51,52,54--56]("ALVC_000_S0_in.mac")
	OUT[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ALVC_040_S0_out.mac")
	TRI[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ALVC_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	NC[28]
	FAM["74"]	TEC["ALVC"]
	TXT["3.3-V 20-bit flip-flop with 3-state"];
TI!SN74ALVC16820DGG	PQ[56]	TYP["DIC"]
	IN[1,28,31,34,37,41,42,44,47,49,52,55,56]("ALVC_000_S0_in.mac")
	OUT[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ALVC_040_S0_out.mac")
	TRI[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ALVC_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	NC[29,30,33,36,38,40,43,45,48,51,54]
	FAM["74"]	TEC["ALVC"]
	TXT["3.3-V 10-bit flip-flop with 3-state"];
TI!SN74ALVC16820DL	PQ[56]	TYP["DIC"]
	IN[1,28,31,34,37,41,42,44,47,49,52,55,56]("ALVC_000_S0_in.mac")
	OUT[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ALVC_040_S0_out.mac")
	TRI[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ALVC_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	NC[29,30,33,36,38,40,43,45,48,51,54]
	FAM["74"]	TEC["ALVC"]
	TXT["3.3-V 10-bit flip-flop with 3-state"];
TI!SN74ALVC16821DGG	PQ[56]	TYP["DIC"]
	IN[1,28--31,33,34,36--38,40--45,47--49,51,52,54--56]("ALVC_000_S0_in.mac")
	OUT[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ALVC_040_S0_out.mac")
	TRI[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ALVC_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["3.3-V 20-bit bus-interface flip-flop with 3-state"];
TI!SN74ALVC16821DL	PQ[56]	TYP["DIC"]
	IN[1,28--31,33,34,36--38,40--45,47--49,51,52,54--56]("ALVC_000_S0_in.mac")
	OUT[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ALVC_040_S0_out.mac")
	TRI[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ALVC_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["3.3-V 20-bit bus-interface flip-flop with 3-state"];
TI!SN74ALVC16823DGG	PQ[56]	TYP["DIC"]
	IN[1,2,27--31,33,34,36--38,40--45,47--49,51,52,54--56]("ALVC_000_S0_in.mac")
	OUT[3,5,6,8--10,12--17,19--21,23,24,26]("ALVC_040_S0_out.mac")
	TRI[3,5,6,8--10,12--17,19--21,23,24,26]("ALVC_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["18-bit bus-interface flip-flop with 3-state"];
TI!SN74ALVC16823DL	PQ[56]	TYP["DIC"]
	IN[1,2,27--31,33,34,36--38,40--45,47--49,51,52,54--56]("ALVC_000_S0_in.mac")
	OUT[3,5,6,8--10,12--17,19--21,23,24,26]("ALVC_040_S0_out.mac")
	TRI[3,5,6,8--10,12--17,19--21,23,24,26]("ALVC_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["18-bit bus-interface flip-flop with 3-state"];
TI!SN74ALVC16827DGG	PQ[56]	TYP["DIC"]
	IN[1,28--31,33,34,36--38,40--45,47--49,51,52,54--56]("ALVC_000_S0_in.mac")
	OUT[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ALVC_040_S0_out.mac")
	TRI[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ALVC_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT[" 20-bit buffer/driver with 3-state"];
TI!SN74ALVC16827DL	PQ[56]	TYP["DIC"]
	IN[1,28--31,33,34,36--38,40--45,47--49,51,52,54--56]("ALVC_000_S0_in.mac")
	OUT[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ALVC_040_S0_out.mac")
	TRI[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ALVC_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT[" 20-bit buffer/driver with 3-state"];
TI!SN74ALVC16828DGG	PQ[56]	TYP["DIC"]
	IN[1,28--31,33,34,36--38,40--45,47--49,51,52,54--56]("ALVC_000_S0_in.mac")
	OUT[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ALVC_040_S0_out.mac")
	TRI[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ALVC_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT[" 20-bit buffer/driver with 3-state"];
TI!SN74ALVC16828DL	PQ[56]	TYP["DIC"]
	IN[1,28--31,33,34,36--38,40--45,47--49,51,52,54--56]("ALVC_000_S0_in.mac")
	OUT[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ALVC_040_S0_out.mac")
	TRI[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ALVC_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT[" 20-bit buffer/driver with 3-state"];
TI!SN74ALVC16841DGG	PQ[56]	TYP["DIC"]
	IN[1,28--31,33,34,36--38,40--45,47--49,51,52,54--56]("ALVC_000_S0_in.mac")
	OUT[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ALVC_040_S0_out.mac")
	TRI[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ALVC_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT[" 20-bit bus-interface d-type latch with 3-state"];
TI!SN74ALVC16841DL	PQ[56]	TYP["DIC"]
	IN[1,28--31,33,34,36--38,40--45,47--49,51,52,54--56]("ALVC_000_S0_in.mac")
	OUT[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ALVC_040_S0_out.mac")
	TRI[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ALVC_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT[" 20-bit bus-interface d-type latch with 3-state"];
TI!SN74ALVC16843DGG	PQ[56]	TYP["DIC"]
	IN[1,2,27--31,33,34,36--38,40--45,47--49,51,52,54--56]("ALVC_000_S0_in.mac")
	OUT[3,5,6,8--10,12--17,19--21,23,24,26]("ALVC_040_S0_out.mac")
	TRI[3,5,6,8--10,12--17,19--21,23,24,26]("ALVC_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["18-bit bus-interface d-type latch with 3-state"];
TI!SN74ALVC16843DL	PQ[56]	TYP["DIC"]
	IN[1,2,27--31,33,34,36--38,40--45,47--49,51,52,54--56]("ALVC_000_S0_in.mac")
	OUT[3,5,6,8--10,12--17,19--21,23,24,26]("ALVC_040_S0_out.mac")
	TRI[3,5,6,8--10,12--17,19--21,23,24,26]("ALVC_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["18-bit bus-interface d-type latch with 3-state"];
TI!SN74ALVC16540DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ALVC_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit buffer/driver with 3-state outputs"];
TI!SN74ALVC16540DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ALVC_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit buffer/driver with 3-state outputs"];
TI!SN74ALVC16541DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ALVC_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit buffer/driver with 3-state outputs"];
TI!SN74ALVC16541DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("ALVC_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("ALVC_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["ALVC"]
	TXT["16-bit buffer/driver with 3-state outputs"];
TI!SN74ALVC16825DGG	PQ[56]	TYP["DIC"]
	IN[1,28--31,33,34,36--38,40--45,47--49,51,52,54--56]("ALVC_000_S0_in.mac")
	OUT[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ALVC_040_S0_out.mac")
	TRI[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ALVC_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["18-bit buffer/drivers with 3-state"];
TI!SN74ALVC16825DL	PQ[56]	TYP["DIC"]
	IN[1,28--31,33,34,36--38,40--45,47--49,51,52,54--56]("ALVC_000_S0_in.mac")
	OUT[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ALVC_040_S0_out.mac")
	TRI[2,3,5,6,8--10,12--17,19--21,23,24,26,27]("ALVC_025_S0_tri.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["ALVC"]
	TXT["18-bit buffer/drivers with 3-state"];
TI!SN74AS00D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AS_000_S0_in.mac")
	OUT[3,6,8,11]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!SN74AS00N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AS_000_S0_in.mac")
	OUT[3,6,8,11]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!SN74AS02D	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("AS_000_S0_in.mac")
	OUT[1,4,10,13]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74AS02N	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("AS_000_S0_in.mac")
	OUT[1,4,10,13]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74AS04D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Hex inverters"];
TI!SN74AS04N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Hex inverters"];
TI!SN74AS08D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AS_000_S0_in.mac")
	OUT[3,6,8,11]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!SN74AS08N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AS_000_S0_in.mac")
	OUT[3,6,8,11]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!SN74AS10D	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("AS_000_S0_in.mac")
	OUT[6,8,12]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Triple 3-input positive-NAND gates"];
TI!SN74AS10N	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("AS_000_S0_in.mac")
	OUT[6,8,12]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Triple 3-input positive-NAND gates"];
TI!SN74AS11D	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("AS_000_S0_in.mac")
	OUT[6,8,12]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Triple 3-input positive-AND gates"];
TI!SN74AS11N	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("AS_000_S0_in.mac")
	OUT[6,8,12]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Triple 3-input positive-AND gates"];
TI!SN74AS20D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AS_000_S0_in.mac")
	OUT[6,8]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["AS"]
	TXT["Dual 4-input positive-NAND gates"];
TI!SN74AS20N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AS_000_S0_in.mac")
	OUT[6,8]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["AS"]
	TXT["Dual 4-input positive-NAND gates"];
TI!SN74AS21D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AS_000_S0_in.mac")
	OUT[6,8]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["AS"]
	TXT["Dual 4-input positive-AND gates"];
TI!SN74AS21N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AS_000_S0_in.mac")
	OUT[6,8]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["AS"]
	TXT["Dual 4-input positive-AND gates"];
TI!SN74AS27D	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("AS_000_S0_in.mac")
	OUT[6,8,12]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Triple 3-input positive-NOR gates"];
TI!SN74AS27N	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("AS_000_S0_in.mac")
	OUT[6,8,12]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Triple 3-input positive-NOR gates"];
TI!SN74AS30D	PQ[14]	TYP["DIC"]
	IN[1--6,11,12]("AS_000_S0_in.mac")
	OUT[8]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[9,10,13]
	FAM["74"]	TEC["AS"]
	TXT["8-input positive-NAND gates"];
TI!SN74AS30N	PQ[14]	TYP["DIC"]
	IN[1--6,11,12]("AS_000_S0_in.mac")
	OUT[8]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[9,10,13]
	FAM["74"]	TEC["AS"]
	TXT["8-input positive-NAND gates"];
TI!SN74AS32D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AS_000_S0_in.mac")
	OUT[3,6,8,11]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN74AS32N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AS_000_S0_in.mac")
	OUT[3,6,8,11]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN74AS34D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Hex noninverters"];
TI!SN74AS34N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Hex noninverters"];
TI!SN74AS74D	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("AS_000_S0_in.mac")
	OUT[5,6,8,9]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Dual D-type posistive-edge-triggered flip-flops with clear and preset"];
TI!SN74AS74N	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("AS_000_S0_in.mac")
	OUT[5,6,8,9]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Dual D-type posistive-edge-triggered flip-flops with clear and preset"];
TI!SN74AS86AD	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AS_000_S0_in.mac")
	OUT[3,6,8,11]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 2-input exclusive-OR gates"];
TI!SN74AS86AN	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AS_000_S0_in.mac")
	OUT[3,6,8,11]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 2-input exclusive-OR gates"];
TI!SN74AS109D	PQ[16]	TYP["DIC"]
	IN[1--5,11--15]("AS_000_S0_in.mac")
	OUT[6,7,9,10]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Dual J-K positive-edge-triggered flip-flops with clear and preset"];
TI!SN74AS109N	PQ[16]	TYP["DIC"]
	IN[1--5,11--15]("AS_000_S0_in.mac")
	OUT[6,7,9,10]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Dual J-K positive-edge-triggered flip-flops with clear and preset"];
TI!SN74AS131AD	PQ[16]	TYP["DIC"]
	IN[1--6]("AS_000_S0_in.mac")
	OUT[7,9--15]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["3-line to 8-line decoders/demultiplexers with address registers"];
TI!SN74AS131AN	PQ[16]	TYP["DIC"]
	IN[1--6]("AS_000_S0_in.mac")
	OUT[7,9--15]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["3-line to 8-line decoders/demultiplexers with address registers"];
TI!SN74AS136D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AS_000_S0_in.mac")
	OUT[3,6,8,11]("AS_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 2-input exclusive-OR gates with open-collector outputs"];
TI!SN74AS136N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AS_000_S0_in.mac")
	OUT[3,6,8,11]("AS_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 2-input exclusive-OR gates with open-collector outputs"];
TI!SN74AS137D	PQ[16]	TYP["DIC"]
	IN[1--6]("AS_000_S0_in.mac")
	OUT[7,9--15]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["3-line to 8-line decoders/demultiplexers with address latches"];
TI!SN74AS137N	PQ[16]	TYP["DIC"]
	IN[1--6]("AS_000_S0_in.mac")
	OUT[7,9--15]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["3-line to 8-line decoders/demultiplexers with address latches"];
TI!SN74AS138D	PQ[16]	TYP["DIC"]
	IN[1--6]("AS_000_S0_in.mac")
	OUT[7,9--15]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74AS138N	PQ[16]	TYP["DIC"]
	IN[1--6]("AS_000_S0_in.mac")
	OUT[7,9--15]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74AS151D	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("AS_000_S0_in.mac")
	OUT[5,6]("AS_020_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["1 of 8 data selectors/multiplexers"];
TI!SN74AS151N	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("AS_000_S0_in.mac")
	OUT[5,6]("AS_020_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["1 of 8 data selectors/multiplexers"];
TI!SN74AS153D	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("AS_000_S0_in.mac")
	OUT[7,9]("AS_020_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Dual 1 of 4 data selectors/multiplexers"];
TI!SN74AS153N	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("AS_000_S0_in.mac")
	OUT[7,9]("AS_020_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Dual 1 of 4 data selectors/multiplexers"];
TI!SN74AS157D	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("AS_000_S0_in.mac")
	OUT[4,7,9,12]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 1 of 2 data selectors/multiplexers"];
TI!SN74AS157N	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("AS_000_S0_in.mac")
	OUT[4,7,9,12]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 1 of 2 data selectors/multiplexers"];
TI!SN74AS158D	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("AS_000_S0_in.mac")
	OUT[4,7,9,12]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 1 of 2 data selectors/multiplexers"];
TI!SN74AS158N	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("AS_000_S0_in.mac")
	OUT[4,7,9,12]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 1 of 2 data selectors/multiplexers"];
TI!SN74AS160D	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("AS_000_S0_in.mac")
	OUT[11--15]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Synchrounous 4-bit decade and binary counters"];
TI!SN74AS160N	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("AS_000_S0_in.mac")
	OUT[11--15]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Synchrounous 4-bit decade and binary counters"];
TI!SN74AS161D	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("AS_000_S0_in.mac")
	OUT[11--15]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Synchrounous 4-bit decade and binary counters"];
TI!SN74AS161N	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("AS_000_S0_in.mac")
	OUT[11--15]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Synchrounous 4-bit decade and binary counters"];
TI!SN74AS162D	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("AS_000_S0_in.mac")
	OUT[11--15]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Synchrounous 4-bit decade and binary counters"];
TI!SN74AS162N	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("AS_000_S0_in.mac")
	OUT[11--15]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Synchrounous 4-bit decade and binary counters"];
TI!SN74AS163D	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("AS_000_S0_in.mac")
	OUT[11--15]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Synchrounous 4-bit decade and binary counters"];
TI!SN74AS163N	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("AS_000_S0_in.mac")
	OUT[11--15]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Synchrounous 4-bit decade and binary counters"];
TI!SN74AS169AD	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("AS_000_S0_in.mac")
	OUT[11--15]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Synchrounous 4-bit up/down decade and binary counters"];
TI!SN74AS169AN	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("AS_000_S0_in.mac")
	OUT[11--15]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Synchrounous 4-bit up/down decade and binary counters"];
TI!SN74AS174D	PQ[16]	TYP["DIC"]
	IN[1,3,4,6,9,11,13,14]("AS_000_S0_in.mac")
	OUT[2,5,7,10,12,15]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Hex/quadruple D-type flip-flops with clear"];
TI!SN74AS174N	PQ[16]	TYP["DIC"]
	IN[1,3,4,6,9,11,13,14]("AS_000_S0_in.mac")
	OUT[2,5,7,10,12,15]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Hex/quadruple D-type flip-flops with clear"];
TI!SN74AS175AD	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,12,13]("AS_000_S0_in.mac")
	OUT[2,3,6,7,10,11,14,15]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Hex/quadruple D-type flip-flops with clear"];
TI!SN74AS175AN	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,12,13]("AS_000_S0_in.mac")
	OUT[2,3,6,7,10,11,14,15]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Hex/quadruple D-type flip-flops with clear"];
TI!SN74AS181ANT	PQ[24]	TYP["DIC"]
	IN[1--8,18--23]("AS_000_S0_in.mac")
	OUT[9--11,13,15,16]("AS_000_S0_out.mac"),
		[14,17]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74AS181ANW	PQ[24]	TYP["DIC"]
	IN[1--8,18--23]("AS_000_S0_in.mac")
	OUT[9--11,13,15,16]("AS_000_S0_out.mac"),
		[14,17]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74AS881ANT	PQ[24]	TYP["DIC"]
	IN[1--8,18--23]("AS_000_S0_in.mac")
	OUT[9--11,13,15,16]("AS_000_S0_out.mac"),
		[14,17]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74AS881ADW	PQ[24]	TYP["DIC"]
	IN[1--8,18--23]("AS_000_S0_in.mac")
	OUT[9--11,13,15,16]("AS_000_S0_out.mac"),
		[14,17]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74AS181BN	PQ[24]	TYP["DIC"]
	IN[1--8,18--23]("AS_000_S0_in.mac")
	OUT[9--11,13,15,16]("AS_000_S0_out.mac"),
		[14,17]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74AS181BNT	PQ[24]	TYP["DIC"]
	IN[1--8,18--23]("AS_000_S0_in.mac")
	OUT[9--11,13,15,16]("AS_000_S0_out.mac"),
		[14,17]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74AS194D	PQ[16]	TYP["DIC"]
	IN[1--7,9--11]("AS_000_S0_in.mac")
	OUT[12--15]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["4-bit bidirectional universal shift registers"];
TI!SN74AS194N	PQ[16]	TYP["DIC"]
	IN[1--7,9--11]("AS_000_S0_in.mac")
	OUT[12--15]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["4-bit bidirectional universal shift registers"];
TI!SN74AS195D	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("AS_000_S0_in.mac")
	OUT[11--15]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["4-bit bidirectional universal shift registers"];
TI!SN74AS195N	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("AS_000_S0_in.mac")
	OUT[11--15]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["4-bit bidirectional universal shift registers"];
TI!SN74AS241D	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AS_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74AS241N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AS_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74AS244DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AS_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74AS244N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AS_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74AS250ADW	PQ[24]	TYP["DIC"]
	IN[1--9,11,13--23]("AS_000_S0_in.mac")
	OUT[10]("AS_020_S0_out.mac")
	TRI[10]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["1-of-16 data generators/multiplexers with 3-state outputs"];
TI!SN74AS250ANT	PQ[24]	TYP["DIC"]
	IN[1--9,11,13--23]("AS_000_S0_in.mac")
	OUT[10]("AS_020_S0_out.mac")
	TRI[10]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["1-of-16 data generators/multiplexers with 3-state outputs"];
TI!SN74AS251D	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("AS_000_S0_in.mac")
	OUT[5,6]("AS_020_S0_out.mac")
	TRI[5,6]("AS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["1-of-8 data selectors/multiplexers with 3-state outputs"];
TI!SN74AS251N	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("AS_000_S0_in.mac")
	OUT[5,6]("AS_020_S0_out.mac")
	TRI[5,6]("AS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["1-of-8 data selectors/multiplexers with 3-state outputs"];
TI!SN74AS253D	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("AS_000_S0_in.mac")
	OUT[7,9]("AS_020_S0_out.mac")
	TRI[7,9]("AS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Dual 1-of-4 data selectors/multiplexers with 3-state outputs"];
TI!SN74AS253N	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("AS_000_S0_in.mac")
	OUT[7,9]("AS_020_S0_out.mac")
	TRI[7,9]("AS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Dual 1-of-4 data selectors/multiplexers with 3-state outputs"];
TI!SN74AS257D	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("AS_000_S0_in.mac")
	OUT[4,7,9,12]("AS_020_S0_out.mac")
	TRI[4,7,9,12]("AS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74AS257N	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("AS_000_S0_in.mac")
	OUT[4,7,9,12]("AS_020_S0_out.mac")
	TRI[4,7,9,12]("AS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74AS258D	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("AS_000_S0_in.mac")
	OUT[4,7,9,12]("AS_020_S0_out.mac")
	TRI[4,7,9,12]("AS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74AS258N	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("AS_000_S0_in.mac")
	OUT[4,7,9,12]("AS_020_S0_out.mac")
	TRI[4,7,9,12]("AS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74AS280D	PQ[14]	TYP["DIC"]
	IN[1,2,4,8--13]("AS_000_S0_in.mac")
	OUT[5,6]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3]
	FAM["74"]	TEC["AS"]
	TXT["9-bit parity generators/checkers"];
TI!SN74AS280N	PQ[14]	TYP["DIC"]
	IN[1,2,4,8--13]("AS_000_S0_in.mac")
	OUT[5,6]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3]
	FAM["74"]	TEC["AS"]
	TXT["9-bit parity generators/checkers"];
TI!SN74AS298D	PQ[16]	TYP["DIC"]
	IN[1--7,9--11]("AS_000_S0_in.mac")
	OUT[12--15]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 2-input multiplexer with storage"];
TI!SN74AS298N	PQ[16]	TYP["DIC"]
	IN[1--7,9--11]("AS_000_S0_in.mac")
	OUT[12--15]("AS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 2-input multiplexer with storage"];
TI!SN74AS303D	PQ[16]	TYP["DIC"]
	IN[10,11,14]("AS_000_S0_in.mac")
	OUT[1,2,6--9,15,16]("AS_015_S0_out.mac")
	VCC[12,13]
	GND[3--5]
	FAM["74"]	TEC["AS"]
	TXT["Octal divide-by-2 circuits/clocks drivers"];
TI!SN74AS303N	PQ[16]	TYP["DIC"]
	IN[10,11,14]("AS_000_S0_in.mac")
	OUT[1,2,6--9,15,16]("AS_015_S0_out.mac")
	VCC[12,13]
	GND[3--5]
	FAM["74"]	TEC["AS"]
	TXT["Octal divide-by-2 circuits/clocks drivers"];
TI!SN74AS304D	PQ[16]	TYP["DIC"]
	IN[10,11,14]("AS_000_S0_in.mac")
	OUT[1,2,6--9,15,16]("AS_015_S0_out.mac")
	VCC[12,13]
	GND[3--5]
	FAM["74"]	TEC["AS"]
	TXT["Octal divide-by-2 circuits/clocks drivers"];
TI!SN74AS304N	PQ[16]	TYP["DIC"]
	IN[10,11,14]("AS_000_S0_in.mac")
	OUT[1,2,6--9,15,16]("AS_015_S0_out.mac")
	VCC[12,13]
	GND[3--5]
	FAM["74"]	TEC["AS"]
	TXT["Octal divide-by-2 circuits/clocks drivers"];
TI!SN74AS305D	PQ[16]	TYP["DIC"]
	IN[10,11,14]("AS_000_S0_in.mac")
	OUT[1,2,6--9,15,16]("AS_015_S0_out.mac")
	VCC[12,13]
	GND[3--5]
	FAM["74"]	TEC["AS"]
	TXT["Octal divide-by-2 circuit/clock driver"];
TI!SN74AS305N	PQ[16]	TYP["DIC"]
	IN[10,11,14]("AS_000_S0_in.mac")
	OUT[1,2,6--9,15,16]("AS_015_S0_out.mac")
	VCC[12,13]
	GND[3--5]
	FAM["74"]	TEC["AS"]
	TXT["Octal divide-by-2 circuit/clock driver"];
TI!SN74AS352D	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("AS_000_S0_in.mac")
	OUT[7,9]("AS_020_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers"];
TI!SN74AS352N	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("AS_000_S0_in.mac")
	OUT[7,9]("AS_020_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers"];
TI!SN74AS353AD	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("AS_000_S0_in.mac")
	OUT[7,9]("AS_020_S0_out.mac")
	TRI[7,9]("AS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Dual 1-of-4 data selectors/multiplexers with 3-state outputs"];
TI!SN74AS353AN	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("AS_000_S0_in.mac")
	OUT[7,9]("AS_020_S0_out.mac")
	TRI[7,9]("AS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["AS"]
	TXT["Dual 1-of-4 data selectors/multiplexers with 3-state outputs"];
TI!SN74AS373DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AS_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74AS373N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AS_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74AS374DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AS_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74AS374N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AS_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74AS533DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AS_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74AS533N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AS_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74AS534DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AS_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74AS534N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("AS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("AS_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74AS573ADW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AS_000_S0_in.mac")
	OUT[12--19]("AS_020_S0_out.mac")
	TRI[12--19]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74AS573AN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AS_000_S0_in.mac")
	OUT[12--19]("AS_020_S0_out.mac")
	TRI[12--19]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74AS580DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AS_000_S0_in.mac")
	OUT[12--19]("AS_020_S0_out.mac")
	TRI[12--19]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74AS580N	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AS_000_S0_in.mac")
	OUT[12--19]("AS_020_S0_out.mac")
	TRI[12--19]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74AS574DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AS_000_S0_in.mac")
	OUT[12--19]("AS_020_S0_out.mac")
	TRI[12--19]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74AS574N	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AS_000_S0_in.mac")
	OUT[12--19]("AS_020_S0_out.mac")
	TRI[12--19]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74AS575DW	PQ[24]	TYP["DIC"]
	IN[1--10,14]("AS_000_S0_in.mac")
	OUT[15--22]("AS_020_S0_out.mac")
	TRI[15--22]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	NC[11,13,23]
	FAM["74"]	TEC["AS"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74AS575NT	PQ[24]	TYP["DIC"]
	IN[1--10,14]("AS_000_S0_in.mac")
	OUT[15--22]("AS_020_S0_out.mac")
	TRI[15--22]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	NC[11,13,23]
	FAM["74"]	TEC["AS"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74AS576DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AS_000_S0_in.mac")
	OUT[12--19]("AS_020_S0_out.mac")
	TRI[12--19]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74AS576N	PQ[20]	TYP["DIC"]
	IN[1--9,11]("AS_000_S0_in.mac")
	OUT[12--19]("AS_020_S0_out.mac")
	TRI[12--19]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74AS577DW	PQ[24]	TYP["DIC"]
	IN[1--10,14]("AS_000_S0_in.mac")
	OUT[15--22]("AS_020_S0_out.mac")
	TRI[15--22]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	NC[11,13,23]
	FAM["74"]	TEC["AS"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74AS577NT	PQ[24]	TYP["DIC"]
	IN[1--10,14]("AS_000_S0_in.mac")
	OUT[15--22]("AS_020_S0_out.mac")
	TRI[15--22]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	NC[11,13,23]
	FAM["74"]	TEC["AS"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74AS640DW	PQ[20]	TYP["DIC"]
	IN[1,19]("AS_000_S0_in.mac"),
		[2--9,11--18]("AS_040_S0_in.mac")
	BI[2--9,11--18]("AS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers"];
TI!SN74AS640N	PQ[20]	TYP["DIC"]
	IN[1,19]("AS_000_S0_in.mac"),
		[2--9,11--18]("AS_040_S0_in.mac")
	BI[2--9,11--18]("AS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers"];
TI!SN74AS639N	PQ[20]	TYP["DIC"]
	IN[1,19]("AS_000_S0_in.mac"),
		[2--9,11--18]("AS_040_S0_in.mac")
	BI[2--9,11--18]("AS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers"];
TI!SN74AS639DW	PQ[20]	TYP["DIC"]
	IN[1,19]("AS_000_S0_in.mac"),
		[2--9,11--18]("AS_040_S0_in.mac")
	BI[2--9,11--18]("AS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers"];
TI!SN74AS638AN	PQ[20]	TYP["DIC"]
	IN[1,19]("AS_000_S0_in.mac"),
		[2--9,11--18]("AS_040_S0_in.mac")
	BI[2--9,11--18]("AS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers"];
TI!SN74AS638ADW	PQ[20]	TYP["DIC"]
	IN[1,19]("AS_000_S0_in.mac"),
		[2--9,11--18]("AS_040_S0_in.mac")
	BI[2--9,11--18]("AS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers"];
TI!SN74AS242D	PQ[14]	TYP["DIC"]
	IN[1,13]("AS_000_S0_in.mac"),
		[3--6,8--11]("AS_040_S0_in.mac")
	BI[3--6,8--11]("AS_040_S0_out.mac")
	VCC[14]
	GND[7]
	NC[2,12]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple bus transceivers with 3-state outputs"];
TI!SN74AS242N	PQ[14]	TYP["DIC"]
	IN[1,13]("AS_000_S0_in.mac"),
		[3--6,8--11]("AS_040_S0_in.mac")
	BI[3--6,8--11]("AS_040_S0_out.mac")
	VCC[14]
	GND[7]
	NC[2,12]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple bus transceivers with 3-state outputs"];
TI!SN74AS243AD	PQ[14]	TYP["DIC"]
	IN[1,13]("AS_000_S0_in.mac"),
		[3--6,8--11]("AS_040_S0_in.mac")
	BI[3--6,8--11]("AS_040_S0_out.mac")
	VCC[14]
	GND[7]
	NC[2,12]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple bus transceivers with 3-state outputs"];
TI!SN74AS243AN	PQ[14]	TYP["DIC"]
	IN[1,13]("AS_000_S0_in.mac"),
		[3--6,8--11]("AS_040_S0_in.mac")
	BI[3--6,8--11]("AS_040_S0_out.mac")
	VCC[14]
	GND[7]
	NC[2,12]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple bus transceivers with 3-state outputs"];
TI!SN74AS245DW	PQ[20]	TYP["DIC"]
	IN[1,19]("AS_000_S0_in.mac"),
		[2--9,11--18]("AS_040_S0_in.mac")
	BI[2--9,11--18]("AS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74AS245N	PQ[20]	TYP["DIC"]
	IN[1,19]("AS_000_S0_in.mac"),
		[2--9,11--18]("AS_040_S0_in.mac")
	BI[2--9,11--18]("AS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74AS286D	PQ[14]	TYP["DIC"]
	IN[1--4,8--13]("AS_000_S0_in.mac"),
		[6]("AS_040_S0_in.mac")
	OUT[5]("AS_000_S0_out.mac")
	BI[6]("AS_020_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["9-bit parity generators/checkers with bus driver parity I/O port"];
TI!SN74AS286N	PQ[14]	TYP["DIC"]
	IN[1--4,8--13]("AS_000_S0_in.mac"),
		[6]("AS_040_S0_in.mac")
	OUT[5]("AS_000_S0_out.mac")
	BI[6]("AS_020_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["9-bit parity generators/checkers with bus driver parity I/O port"];
TI!SN74AS299DW	PQ[20]	TYP["DIC"]
	IN[1--3,9,11,12,18,19]("AS_000_S0_in.mac"),
		[4--7,13--16]("AS_040_S0_in.mac")
	OUT[8,17]("AS_000_S0_out.mac")
	BI[4--7,13--16]("AS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["8-bit universal shift/storage registers with 3-state outputs"];
TI!SN74AS299N	PQ[20]	TYP["DIC"]
	IN[1--3,9,11,12,18,19]("AS_000_S0_in.mac"),
		[4--7,13--16]("AS_040_S0_in.mac")
	OUT[8,17]("AS_000_S0_out.mac")
	BI[4--7,13--16]("AS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["8-bit universal shift/storage registers with 3-state outputs"];
TI!SN74AS323DW	PQ[20]	TYP["DIC"]
	IN[1--3,9,11,12,18,19]("AS_000_S0_in.mac"),
		[4--7,13--16]("AS_040_S0_in.mac")
	OUT[8,17]("AS_000_S0_out.mac")
	BI[4--7,13--16]("AS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["8-bit universal shift/storage registers with 3-state outputs"];
TI!SN74AS323N	PQ[20]	TYP["DIC"]
	IN[1--3,9,11,12,18,19]("AS_000_S0_in.mac"),
		[4--7,13--16]("AS_040_S0_in.mac")
	OUT[8,17]("AS_000_S0_out.mac")
	BI[4--7,13--16]("AS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["8-bit universal shift/storage registers with 3-state outputs"];
TI!SN74AS620DW	PQ[20]	TYP["DIC"]
	IN[1,19]("AS_000_S0_in.mac"),
		[2--9,11--18]("AS_040_S0_in.mac")
	BI[2--9,11--18]("AS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers"];
TI!SN74AS620N	PQ[20]	TYP["DIC"]
	IN[1,19]("AS_000_S0_in.mac"),
		[2--9,11--18]("AS_040_S0_in.mac")
	BI[2--9,11--18]("AS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers"];
TI!SN74AS623DW	PQ[20]	TYP["DIC"]
	IN[1,19]("AS_000_S0_in.mac"),
		[2--9,11--18]("AS_040_S0_in.mac")
	BI[2--9,11--18]("AS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers"];
TI!SN74AS623N	PQ[20]	TYP["DIC"]
	IN[1,19]("AS_000_S0_in.mac"),
		[2--9,11--18]("AS_040_S0_in.mac")
	BI[2--9,11--18]("AS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers"];
TI!SN74AS643DW	PQ[20]	TYP["DIC"]
	IN[1,19]("AS_000_S0_in.mac"),
		[2--9,11--18]("AS_040_S0_in.mac")
	BI[2--9,11--18]("AS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers"];
TI!SN74AS643N	PQ[20]	TYP["DIC"]
	IN[1,19]("AS_000_S0_in.mac"),
		[2--9,11--18]("AS_040_S0_in.mac")
	BI[2--9,11--18]("AS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers"];
TI!SN74AS645DW	PQ[20]	TYP["DIC"]
	IN[1,19]("AS_000_S0_in.mac"),
		[2--9,11--18]("AS_040_S0_in.mac")
	BI[2--9,11--18]("AS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers"];
TI!SN74AS645N	PQ[20]	TYP["DIC"]
	IN[1,19]("AS_000_S0_in.mac"),
		[2--9,11--18]("AS_040_S0_in.mac")
	BI[2--9,11--18]("AS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers"];
TI!SN74AS646DW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("AS_000_S0_in.mac"),
		[4--11,13--20]("AS_040_S0_in.mac")
	BI[4--11,13--20]("AS_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74AS646NT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("AS_000_S0_in.mac"),
		[4--11,13--20]("AS_040_S0_in.mac")
	BI[4--11,13--20]("AS_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74AS648DW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("AS_000_S0_in.mac"),
		[4--11,13--20]("AS_040_S0_in.mac")
	BI[4--11,13--20]("AS_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74AS648NT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("AS_000_S0_in.mac"),
		[4--11,13--20]("AS_040_S0_in.mac")
	BI[4--11,13--20]("AS_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74AS651DW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("AS_000_S0_in.mac"),
		[4--11,13--20]("AS_040_S0_in.mac")
	BI[4--11,13--20]("AS_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74AS651NT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("AS_000_S0_in.mac"),
		[4--11,13--20]("AS_040_S0_in.mac")
	BI[4--11,13--20]("AS_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74AS652DW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("AS_000_S0_in.mac"),
		[4--11,13--20]("AS_040_S0_in.mac")
	BI[4--11,13--20]("AS_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74AS652NT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("AS_000_S0_in.mac"),
		[4--11,13--20]("AS_040_S0_in.mac")
	BI[4--11,13--20]("AS_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74AS756DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AS_011_S4_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal buffers and line drivers with open-collector outputs"];
TI!SN74AS756N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AS_011_S4_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal buffers and line drivers with open-collector outputs"];
TI!SN74AS644N	PQ[20]	TYP["DIC"]
	IN[1,19]("AS_000_S0_in.mac"),
		[2--9,11--18]("AS_040_S0_in.mac")
	BI[2--9,11--18]("AS_011_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers"];
TI!SN74AS644DW	PQ[20]	TYP["DIC"]
	IN[1,19]("AS_000_S0_in.mac"),
		[2--9,11--18]("AS_040_S0_in.mac")
	BI[2--9,11--18]("AS_011_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers"];
TI!SN74AS642N	PQ[20]	TYP["DIC"]
	IN[1,19]("AS_000_S0_in.mac"),
		[2--9,11--18]("AS_040_S0_in.mac")
	BI[2--9,11--18]("AS_011_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers"];
TI!SN74AS642DW	PQ[20]	TYP["DIC"]
	IN[1,19]("AS_000_S0_in.mac"),
		[2--9,11--18]("AS_040_S0_in.mac")
	BI[2--9,11--18]("AS_011_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers"];
TI!SN74AS641N	PQ[20]	TYP["DIC"]
	IN[1,19]("AS_000_S0_in.mac"),
		[2--9,11--18]("AS_040_S0_in.mac")
	BI[2--9,11--18]("AS_011_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers"];
TI!SN74AS641DW	PQ[20]	TYP["DIC"]
	IN[1,19]("AS_000_S0_in.mac"),
		[2--9,11--18]("AS_040_S0_in.mac")
	BI[2--9,11--18]("AS_011_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers"];
TI!SN74AS757DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AS_011_S4_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal buffers and line drivers with open-collector outputs"];
TI!SN74AS757N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AS_011_S4_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal buffers and line drivers with open-collector outputs"];
TI!SN74AS759D	PQ[14]	TYP["DIC"]
	IN[1,13]("AS_000_S0_in.mac"),
		[3--6,8--11]("AS_040_S0_in.mac")
	BI[3--6,8--11]("AS_011_S4_out.mac")
	VCC[14]
	GND[7]
	NC[2,12]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple bus transceivers with open-collector outputs"];
TI!SN74AS759N	PQ[14]	TYP["DIC"]
	IN[1,13]("AS_000_S0_in.mac"),
		[3--6,8--11]("AS_040_S0_in.mac")
	BI[3--6,8--11]("AS_011_S4_out.mac")
	VCC[14]
	GND[7]
	NC[2,12]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple bus transceivers with open-collector outputs"];
TI!SN74AS760DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AS_011_S4_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal buffers and line drivers with open-collector outputs"];
TI!SN74AS760N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AS_011_S4_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal buffers and line drivers with open-collector outputs"];
TI!SN74AS762DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AS_011_S4_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal buffers and line drivers with open-collector outputs"];
TI!SN74AS762N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AS_011_S4_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal buffers and line drivers with open-collector outputs"];
TI!SN74AS763DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AS_011_S4_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal buffers and line drivers with open-collector outputs"];
TI!SN74AS763N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AS_011_S4_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal buffers and line drivers with open-collector outputs"];
TI!SN74AS804BDW	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]("AS_000_S0_in.mac")
	OUT[3,6,9,11,14,17]("AS_030_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Hex 2-input NAND drivers"];
TI!SN74AS804BN	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]("AS_000_S0_in.mac")
	OUT[3,6,9,11,14,17]("AS_030_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Hex 2-input NAND drivers"];
TI!SN74AS805BDW	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]("AS_000_S0_in.mac")
	OUT[3,6,9,11,14,17]("AS_030_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Hex 2-input NOR drivers"];
TI!SN74AS805BN	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]("AS_000_S0_in.mac")
	OUT[3,6,9,11,14,17]("AS_030_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Hex 2-input NOR drivers"];
TI!SN74AS808BDW	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]("AS_000_S0_in.mac")
	OUT[3,6,9,11,14,17]("AS_030_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Hex 2-input AND drivers"];
TI!SN74AS808BN	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]("AS_000_S0_in.mac")
	OUT[3,6,9,11,14,17]("AS_030_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Hex 2-input AND drivers"];
TI!SN74AS810D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AS_000_S0_in.mac")
	OUT[3,6,8,11]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 2-input exclusive-NOR gates"];
TI!SN74AS810N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AS_000_S0_in.mac")
	OUT[3,6,8,11]("AS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 2-input exclusive-NOR gates"];
TI!SN74AS811D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AS_000_S0_in.mac")
	OUT[3,6,8,11]("AS_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 2-input exclusive-NOR gates with open-collector outputs"];
TI!SN74AS811N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AS_000_S0_in.mac")
	OUT[3,6,8,11]("AS_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 2-input exclusive-NOR gates with open-collector outputs"];
TI!SN74AS821DW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("AS_000_S0_in.mac")
	OUT[14--23]("AS_015_S0_out.mac")
	TRI[14--23]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["10-bit bus interface flip-flops with 3-state outputs"];
TI!SN74AS821NT	PQ[24]	TYP["DIC"]
	IN[1--11,13]("AS_000_S0_in.mac")
	OUT[14--23]("AS_015_S0_out.mac")
	TRI[14--23]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["10-bit bus interface flip-flops with 3-state outputs"];
TI!SN74AS822NT	PQ[24]	TYP["DIC"]
	IN[1--11,13]("AS_000_S0_in.mac")
	OUT[14--23]("AS_015_S0_out.mac")
	TRI[14--23]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["10-bit bus interface flip-flops with 3-state outputs"];
TI!SN74AS822DW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("AS_000_S0_in.mac")
	OUT[14--23]("AS_015_S0_out.mac")
	TRI[14--23]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["10-bit bus interface flip-flops with 3-state outputs"];
TI!SN74AS823DW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("AS_000_S0_in.mac")
	OUT[15--23]("AS_015_S0_out.mac")
	TRI[15--23]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["9-bit bus interface flip-flops with 3-state outputs"];
TI!SN74AS823NT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("AS_000_S0_in.mac")
	OUT[15--23]("AS_015_S0_out.mac")
	TRI[15--23]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["9-bit bus interface flip-flops with 3-state outputs"];
TI!SN74AS824NT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("AS_000_S0_in.mac")
	OUT[15--23]("AS_015_S0_out.mac")
	TRI[15--23]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["9-bit bus interface flip-flops with 3-state outputs"];
TI!SN74AS824DW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("AS_000_S0_in.mac")
	OUT[15--23]("AS_015_S0_out.mac")
	TRI[15--23]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["9-bit bus interface flip-flops with 3-state outputs"];
TI!SN74AS825DW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("AS_000_S0_in.mac")
	OUT[15--22]("AS_015_S0_out.mac")
	TRI[15--22]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["8-bit bus interface flip-flops with 3-state outputs"];
TI!SN74AS826DW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("AS_000_S0_in.mac")
	OUT[15--22]("AS_015_S0_out.mac")
	TRI[15--22]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["8-bit bus interface flip-flops with 3-state outputs"];
TI!SN74AS826NT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("AS_000_S0_in.mac")
	OUT[15--22]("AS_015_S0_out.mac")
	TRI[15--22]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["8-bit bus interface flip-flops with 3-state outputs"];
TI!SN74AS825NT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("AS_000_S0_in.mac")
	OUT[15--22]("AS_015_S0_out.mac")
	TRI[15--22]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["8-bit bus interface flip-flops with 3-state outputs"];
TI!SN74AS832BDW	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]("AS_000_S0_in.mac")
	OUT[3,6,9,11,14,17]("AS_030_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Hex 2-input OR drivers"];
TI!SN74AS832BN	PQ[20]	TYP["DIC"]
	IN[1,2,4,5,7,8,12,13,15,16,18,19]("AS_000_S0_in.mac")
	OUT[3,6,9,11,14,17]("AS_030_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Hex 2-input OR drivers"];
TI!SN74AS856DW	PQ[24]	TYP["DIC"]
	IN[1--3,22,23]("AS_000_S0_in.mac"),
		[4--11,14--21]("AS_040_S0_in.mac")
	OUT[13]("AS_000_S0_out.mac")
	BI[4--11,14--21]("AS_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["8-bit universal transceiver port controllers"];
TI!SN74AS856NT	PQ[24]	TYP["DIC"]
	IN[1--3,22,23]("AS_000_S0_in.mac"),
		[4--11,14--21]("AS_040_S0_in.mac")
	OUT[13]("AS_000_S0_out.mac")
	BI[4--11,14--21]("AS_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["8-bit universal transceiver port controllers"];
TI!SN74AS857ADW	PQ[24]	TYP["DIC"]
	IN[1--3,5,6,8,9,13,15,16,18,19,21--23]("AS_000_S0_in.mac")
	OUT[4,7,10,14,17,20]("AS_020_S0_out.mac"),
		[11]("AS_000_S0_out.mac")
	TRI[4,7,10,11,14,17,20]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Hex 2-to-1 universal multiplexers"];
TI!SN74AS857ANT	PQ[24]	TYP["DIC"]
	IN[1--3,5,6,8,9,13,15,16,18,19,21--23]("AS_000_S0_in.mac")
	OUT[4,7,10,14,17,20]("AS_020_S0_out.mac"),
		[11]("AS_000_S0_out.mac")
	TRI[4,7,10,11,14,17,20]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Hex 2-to-1 universal multiplexers"];
TI!SN74AS867DW	PQ[24]	TYP["DIC"]
	IN[1--11,14,23]("AS_000_S0_in.mac")
	OUT[13,15--22]("AS_000_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Synchronous 8-bit up/down counters"];
TI!SN74AS867NT	PQ[24]	TYP["DIC"]
	IN[1--11,14,23]("AS_000_S0_in.mac")
	OUT[13,15--22]("AS_000_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Synchronous 8-bit up/down counters"];
TI!SN74AS869DW	PQ[24]	TYP["DIC"]
	IN[1--11,14,23]("AS_000_S0_in.mac")
	OUT[13,15--22]("AS_000_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Synchronous 8-bit up/down counters"];
TI!SN74AS869NT	PQ[24]	TYP["DIC"]
	IN[1--11,14,23]("AS_000_S0_in.mac")
	OUT[13,15--22]("AS_000_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Synchronous 8-bit up/down counters"];
TI!SN74AS870DW	PQ[24]	TYP["DIC"]
	IN[1--7,17--23]("AS_000_S0_in.mac"),
		[8--11,13--16]("AS_040_S0_in.mac")
	BI[8--11,13--16]("AS_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Dual 16-by-4 register files"];
TI!SN74AS870NT	PQ[24]	TYP["DIC"]
	IN[1--7,17--23]("AS_000_S0_in.mac"),
		[8--11,13--16]("AS_040_S0_in.mac")
	BI[8--11,13--16]("AS_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Dual 16-by-4 register files"];
TI!SN74AS873ADW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("AS_000_S0_in.mac")
	OUT[15--22]("AS_020_S0_out.mac")
	TRI[15--22]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Dual 4-bit D-type latches with 3-state outputs"];
TI!SN74AS873ANT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("AS_000_S0_in.mac")
	OUT[15--22]("AS_020_S0_out.mac")
	TRI[15--22]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Dual 4-bit D-type latches with 3-state outputs"];
TI!SN74AS874DW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("AS_000_S0_in.mac")
	OUT[15--22]("AS_020_S0_out.mac")
	TRI[15--22]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Dual 4-bit D-type edge-triggered flip-flops"];
TI!SN74AS874NT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("AS_000_S0_in.mac")
	OUT[15--22]("AS_020_S0_out.mac")
	TRI[15--22]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Dual 4-bit D-type edge-triggered flip-flops"];
TI!SN74AS876NT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("AS_000_S0_in.mac")
	OUT[15--22]("AS_020_S0_out.mac")
	TRI[15--22]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Dual 4-bit D-type edge-triggered flip-flops"];
TI!SN74AS876DW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("AS_000_S0_in.mac")
	OUT[15--22]("AS_020_S0_out.mac")
	TRI[15--22]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Dual 4-bit D-type edge-triggered flip-flops"];
TI!SN74AS877DW	PQ[24]	TYP["DIC"]
	IN[1--3,22,23]("AS_000_S0_in.mac"),
		[4--11,14--20]("AS_040_S0_in.mac"),
		[21]("AS_000_S0_in.mac")
	OUT[13]("AS_000_S0_out.mac")
	BI[4--11,14--20]("AS_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["8-bit universal transceiver port controllers"];
TI!SN74AS877NT	PQ[24]	TYP["DIC"]
	IN[1--3,22,23]("AS_000_S0_in.mac"),
		[4--11,14--20]("AS_040_S0_in.mac"),
		[21]("AS_000_S0_in.mac")
	OUT[13]("AS_000_S0_out.mac")
	BI[4--11,14--20]("AS_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["8-bit universal transceiver port controllers"];
TI!SN74AS878DW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("AS_000_S0_in.mac")
	OUT[15--22]("AS_020_S0_out.mac")
	TRI[15--22]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Dual 4-bit D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74AS878NT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("AS_000_S0_in.mac")
	OUT[15--22]("AS_020_S0_out.mac")
	TRI[15--22]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Dual 4-bit D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74AS879NT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("AS_000_S0_in.mac")
	OUT[15--22]("AS_020_S0_out.mac")
	TRI[15--22]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Dual 4-bit D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74AS879DW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("AS_000_S0_in.mac")
	OUT[15--22]("AS_020_S0_out.mac")
	TRI[15--22]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Dual 4-bit D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74AS880DW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("AS_000_S0_in.mac")
	OUT[15--22]("AS_020_S0_out.mac")
	TRI[15--22]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Dual 4-bit D-type latches with 3-state outputs"];
TI!SN74AS880NT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("AS_000_S0_in.mac")
	OUT[15--22]("AS_020_S0_out.mac")
	TRI[15--22]("AS_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Dual 4-bit D-type latches with 3-state outputs"];
TI!SN74AS882ADW	PQ[24]	TYP["DIC"]
	IN[1--5,7--10,13--16,18--21]("AS_000_S0_in.mac")
	OUT[6,11,17,22]("AS_000_S0_out.mac")
	VCC[24]
	GND[12]
	NC[23]
	FAM["74"]	TEC["AS"]
	TXT["32-bit look-ahead carry generators"];
TI!SN74AS882ANT	PQ[24]	TYP["DIC"]
	IN[1--5,7--10,13--16,18--21]("AS_000_S0_in.mac")
	OUT[6,11,17,22]("AS_000_S0_out.mac")
	VCC[24]
	GND[12]
	NC[23]
	FAM["74"]	TEC["AS"]
	TXT["32-bit look-ahead carry generators"];
TI!SN74AS885DW	PQ[24]	TYP["DIC"]
	IN[1--11,15--23]("AS_000_S0_in.mac")
	OUT[13,14]("AS_000_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["8-bit magnitude comparators"];
TI!SN74AS885NT	PQ[24]	TYP["DIC"]
	IN[1--11,15--23]("AS_000_S0_in.mac")
	OUT[13,14]("AS_000_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["8-bit magnitude comparators"];
TI!SN74AS1000AD	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AS_000_S0_in.mac")
	OUT[3,6,8,11]("AS_030_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 2-input positive-NAND buffers"];
TI!SN74AS1000AN	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AS_000_S0_in.mac")
	OUT[3,6,8,11]("AS_030_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 2-input positive-NAND buffers"];
TI!SN74AS1004AD	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AS_030_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Hex inverting drivers"];
TI!SN74AS1004AN	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AS_030_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Hex inverting drivers"];
TI!SN74AS1008AD	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AS_000_S0_in.mac")
	OUT[3,6,8,11]("AS_030_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 2-input positive-AND drivers"];
TI!SN74AS1008AN	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AS_000_S0_in.mac")
	OUT[3,6,8,11]("AS_030_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 2-input positive-AND drivers"];
TI!SN74AS1032AD	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AS_000_S0_in.mac")
	OUT[3,6,8,11]("AS_030_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 2-input positive-OR drivers"];
TI!SN74AS1032AN	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AS_000_S0_in.mac")
	OUT[3,6,8,11]("AS_030_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 2-input positive-OR drivers"];
TI!SN74AS1034AD	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AS_030_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Hex drivers"];
TI!SN74AS1034AN	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("AS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("AS_030_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Hex drivers"];
TI!SN74AS1036AD	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AS_000_S0_in.mac")
	OUT[3,6,8,11]("AS_030_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 2-input positive-NOR drivers"];
TI!SN74AS1036AN	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("AS_000_S0_in.mac")
	OUT[3,6,8,11]("AS_030_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["AS"]
	TXT["Quadruple 2-input positive-NOR drivers"];
TI!SN74AS1181DW	PQ[24]	TYP["DIC"]
	IN[1--8,18--23]("AS_000_S0_in.mac")
	OUT[9--11,13,15,16]("AS_000_S0_out.mac"),
		[14],
		[17]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74AS1181NT	PQ[24]	TYP["DIC"]
	IN[1--8,18--23]("AS_000_S0_in.mac")
	OUT[9--11,13,15,16]("AS_000_S0_out.mac"),
		[14,17]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74AS1804DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,6,7,9,10,12,13,17,18,20]("AS_000_S0_in.mac")
	OUT[2,8,11,14,16,19]("AS_030_S0_out.mac")
	VCC[5]
	GND[15]
	FAM["74"]	TEC["AS"]
	TXT["Hex 2-input NAND drivers"];
TI!SN74AS1804N	PQ[20]	TYP["DIC"]
	IN[1,3,4,6,7,9,10,12,13,17,18,20]("AS_000_S0_in.mac")
	OUT[2,8,11,14,16,19]("AS_030_S0_out.mac")
	VCC[5]
	GND[15]
	FAM["74"]	TEC["AS"]
	TXT["Hex 2-input NAND drivers"];
TI!SN74AS1805N	PQ[20]	TYP["DIC"]
	IN[1,3,4,6,7,9,10,12,13,17,18,20]("AS_000_S0_in.mac")
	OUT[2,8,11,14,16,19]("AS_030_S0_out.mac")
	VCC[5]
	GND[15]
	FAM["74"]	TEC["AS"]
	TXT["Hex 2-input NAND drivers"];
TI!SN74AS1805DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,6,7,9,10,12,13,17,18,20]("AS_000_S0_in.mac")
	OUT[2,8,11,14,16,19]("AS_030_S0_out.mac")
	VCC[5]
	GND[15]
	FAM["74"]	TEC["AS"]
	TXT["Hex 2-input NAND drivers"];
TI!SN74AS1808DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,6,7,9,10,12,13,17,18,20]("AS_000_S0_in.mac")
	OUT[2,8,11,14,16,19]("AS_030_S0_out.mac")
	VCC[5]
	GND[15]
	FAM["74"]	TEC["AS"]
	TXT["Hex 2-input NAND drivers"];
TI!SN74AS1808N	PQ[20]	TYP["DIC"]
	IN[1,3,4,6,7,9,10,12,13,17,18,20]("AS_000_S0_in.mac")
	OUT[2,8,11,14,16,19]("AS_030_S0_out.mac")
	VCC[5]
	GND[15]
	FAM["74"]	TEC["AS"]
	TXT["Hex 2-input NAND drivers"];
TI!SN74AS1821NT	PQ[24]	TYP["DIC"]
	IN[7--17,19]("AS_040_S0_in.mac")
	OUT[1--5,20--24]("AS_015_S0_out.mac")
	TRI[1--5,20--24]("AS_025_S0_tri.mac")
	VCC[6]
	GND[18]
	FAM["74"]	TEC["AS"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74AS181ADW	PQ[24]	TYP["DIC"]
	IN[1--8,18--23]("AS_000_S0_in.mac")
	OUT[9--11,13,15,16]("AS_000_S0_out.mac"),
		[14,17]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["AS"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74AS1832N	PQ[20]	TYP["DIC"]
	IN[1,3,4,6,7,9,10,12,13,17,18,20]("AS_000_S0_in.mac")
	OUT[2,8,11,14,16,19]("AS_030_S0_out.mac")
	VCC[5]
	GND[15]
	FAM["74"]	TEC["AS"]
	TXT["Hex 2-input NAND drivers"];
TI!SN74AS2623DW	PQ[20]	TYP["DIC"]
	IN[1,19]("AS_000_S0_in.mac"),
		[2--9,11--18]("AS_040_S0_in.mac")
	BI[2--9,11--18]("AS_044_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers/MOS driver"];
TI!SN74AS2623N	PQ[20]	TYP["DIC"]
	IN[1,19]("AS_000_S0_in.mac"),
		[2--9,11--18]("AS_040_S0_in.mac")
	BI[2--9,11--18]("AS_044_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceivers/MOS driver"];
TI!SN74AS2640DW	PQ[20]	TYP["DIC"]
	IN[1,19]("AS_000_S0_in.mac"),
		[2--9,11--18]("AS_040_S0_in.mac")
	BI[2--9,11--18]("AS_044_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceiver/MOS driver"];
TI!SN74AS2640N	PQ[20]	TYP["DIC"]
	IN[1,19]("AS_000_S0_in.mac"),
		[2--9,11--18]("AS_040_S0_in.mac")
	BI[2--9,11--18]("AS_044_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceiver/MOS driver"];
TI!SN74AS2645DW	PQ[20]	TYP["DIC"]
	IN[1,19]("AS_000_S0_in.mac"),
		[2--9,11--18]("AS_040_S0_in.mac")
	BI[2--9,11--18]("AS_044_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceiver/MOS driver"];
TI!SN74AS2645N	PQ[20]	TYP["DIC"]
	IN[1,19]("AS_000_S0_in.mac"),
		[2--9,11--18]("AS_040_S0_in.mac")
	BI[2--9,11--18]("AS_044_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal bus transceiver/MOS driver"];
TI!SN74AS4374BDW	PQ[20]	TYP["DIC"]
	IN[10--15,17--20]("AS_000_S0_in.mac")
	OUT[1--4,6--9]("AS_020_S0_out.mac")
	TRI[1--4,6--9]("AS_025_S0_tri.mac")
	VCC[16]
	GND[5]
	FAM["74"]	TEC["AS"]
	TXT["Octal edge-triggered D-type dual-rank flip-flops with 3-state outputs"];
TI!SN74AS4374BN	PQ[20]	TYP["DIC"]
	IN[10--15,17--20]("AS_000_S0_in.mac")
	OUT[1--4,6--9]("AS_020_S0_out.mac")
	TRI[1--4,6--9]("AS_025_S0_tri.mac")
	VCC[16]
	GND[5]
	FAM["74"]	TEC["AS"]
	TXT["Octal edge-triggered D-type dual-rank flip-flops with 3-state outputs"];
TI!SN74AS240DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AS_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74AS240N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AS_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74AS230DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AS_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74AS230N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("AS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("AS_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("AS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["AS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74BCT240DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("BCT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("BCT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("BCT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74BCT240DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("BCT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("BCT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("BCT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74BCT240N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("BCT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("BCT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("BCT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74BCT241DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("BCT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("BCT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("BCT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74BCT241DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("BCT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("BCT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("BCT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74BCT241N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("BCT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("BCT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("BCT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74BCT244DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("BCT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("BCT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("BCT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal bus transceiver with 3-state outputs"];
TI!SN74BCT244DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("BCT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("BCT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("BCT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal bus transceiver with 3-state outputs"];
TI!SN74BCT244N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("BCT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("BCT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("BCT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal bus transceiver with 3-state outputs"];
TI!SN74BCT245DW	PQ[20]	TYP["DIC"]
	IN[1,19]("BCT_000_S0_in.mac"),
		[2--9,11--18]("BCT_040_S0_in.mac")
	BI[2--9]("BCT_000_S0_out.mac"),
		[11--18]("BCT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74BCT245DB	PQ[20]	TYP["DIC"]
	IN[1,19]("BCT_000_S0_in.mac"),
		[2--9,11--18]("BCT_040_S0_in.mac")
	BI[2--9]("BCT_000_S0_out.mac"),
		[11--18]("BCT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74BCT245N	PQ[20]	TYP["DIC"]
	IN[1,19]("BCT_000_S0_in.mac"),
		[2--9,11--18]("BCT_040_S0_in.mac")
	BI[2--9]("BCT_000_S0_out.mac"),
		[11--18]("BCT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74BCT373DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("BCT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("BCT_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("BCT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74BCT373DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("BCT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("BCT_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("BCT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74BCT373N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("BCT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("BCT_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("BCT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74BCT374DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("BCT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("BCT_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("BCT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal D-type edge triggered flip-flops with 3-state outputs"];
TI!SN74BCT374DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("BCT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("BCT_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("BCT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal D-type edge triggered flip-flops with 3-state outputs"];
TI!SN74BCT374N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("BCT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("BCT_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("BCT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal D-type edge triggered flip-flops with 3-state outputs"];
TI!SN74BCT540AN	PQ[20]	TYP["DIC"]
	IN[1--9,19]("BCT_000_S0_in.mac")
	OUT[11--18]("BCT_040_S0_out.mac")
	TRI[11--18]("BCT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74BCT540ADW	PQ[20]	TYP["DIC"]
	IN[1--9,19]("BCT_000_S0_in.mac")
	OUT[11--18]("BCT_040_S0_out.mac")
	TRI[11--18]("BCT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74BCT541ADW	PQ[20]	TYP["DIC"]
	IN[1--9,19]("BCT_000_S0_in.mac")
	OUT[11--18]("BCT_040_S0_out.mac")
	TRI[11--18]("BCT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74BCT541AN	PQ[20]	TYP["DIC"]
	IN[1--9,19]("BCT_000_S0_in.mac")
	OUT[11--18]("BCT_040_S0_out.mac")
	TRI[11--18]("BCT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74BCT543DW	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]("BCT_000_S0_in.mac"),
		[3--10,15--22]("BCT_040_S0_in.mac")
	BI[3--10,15--22]("BCT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["BCT"]
	TXT["Octal registered transceivers with 3-state outputs"];
TI!SN74BCT623DW	PQ[20]	TYP["DIC"]
	IN[1,19]("BCT_000_S0_in.mac"),
		[2--9,11--18]("BCT_040_S0_in.mac")
	BI[2--9]("BCT_000_S0_out.mac"),
		[11--18]("BCT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal bus transceivers"];
TI!SN74BCT623N	PQ[20]	TYP["DIC"]
	IN[1,19]("BCT_000_S0_in.mac"),
		[2--9,11--18]("BCT_040_S0_in.mac")
	BI[2--9]("BCT_000_S0_out.mac"),
		[11--18]("BCT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal bus transceivers"];
TI!SN74BCT620AN	PQ[20]	TYP["DIC"]
	IN[1,19]("BCT_000_S0_in.mac"),
		[2--9,11--18]("BCT_040_S0_in.mac")
	BI[2--9]("BCT_000_S0_out.mac"),
		[11--18]("BCT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal bus transceivers"];
TI!SN74BCT620ADW	PQ[20]	TYP["DIC"]
	IN[1,19]("BCT_000_S0_in.mac"),
		[2--9,11--18]("BCT_040_S0_in.mac")
	BI[2--9]("BCT_000_S0_out.mac"),
		[11--18]("BCT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal bus transceivers"];
TI!SN74BCT640DW	PQ[20]	TYP["DIC"]
	IN[1,19]("BCT_000_S0_in.mac"),
		[2--9,11--18]("BCT_040_S0_in.mac")
	BI[2--9]("BCT_000_S0_out.mac"),
		[11--18]("BCT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal bus transceivers"];
TI!SN74BCT640N	PQ[20]	TYP["DIC"]
	IN[1,19]("BCT_000_S0_in.mac"),
		[2--9,11--18]("BCT_040_S0_in.mac")
	BI[2--9]("BCT_000_S0_out.mac"),
		[11--18]("BCT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal bus transceivers"];
TI!SN74BCT646DW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("BCT_000_S0_in.mac"),
		[4--11,13--20]("BCT_040_S0_in.mac")
	BI[4--11,13--20]("BCT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["BCT"]
	TXT["octal bus transceivers and registers with 3-state outputs"];
TI!SN74BCT543NT	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]("BCT_000_S0_in.mac"),
		[3--10,15--22]("BCT_040_S0_in.mac")
	BI[3--10,15--22]("BCT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["BCT"]
	TXT["Octal registered transceivers with 3-state outputs"];
TI!SN74BCT646NT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("BCT_000_S0_in.mac"),
		[4--11,13--20]("BCT_040_S0_in.mac")
	BI[4--11,13--20]("BCT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["BCT"]
	TXT["octal bus transceivers and registers with 3-state outputs"];
TI!SN74BCT760N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("BCT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("BCT_010_S4_out.mac")
	TRI[3,5,7,9,12,14,16,18]("BCT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal buffers and line drivers with open collector outputs"];
TI!SN74BCT760DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("BCT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("BCT_010_S4_out.mac")
	TRI[3,5,7,9,12,14,16,18]("BCT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal buffers and line drivers with open collector outputs"];
TI!SN74BCT756DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("BCT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("BCT_010_S4_out.mac")
	TRI[3,5,7,9,12,14,16,18]("BCT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal buffers and line drivers with open collector outputs"];
TI!SN74BCT756N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("BCT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("BCT_010_S4_out.mac")
	TRI[3,5,7,9,12,14,16,18]("BCT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal buffers and line drivers with open collector outputs"];
TI!SN74BCT757DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("BCT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("BCT_010_S4_out.mac")
	TRI[3,5,7,9,12,14,16,18]("BCT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal buffers and line drivers with open collector outputs"];
TI!SN74BCT757N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("BCT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("BCT_010_S4_out.mac")
	TRI[3,5,7,9,12,14,16,18]("BCT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal buffers and line drivers with open collector outputs"];
TI!SN74BCT2240DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("BCT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("BCT_044_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("BCT_026_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal buffers and line drivers/MOS drivers with 3-state outputs"];
TI!SN74BCT2240N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("BCT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("BCT_044_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("BCT_026_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal buffers and line drivers/MOS drivers with 3-state outputs"];
TI!SN74BCT2241DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("BCT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("BCT_044_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("BCT_026_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal buffers and line drivers/MOS drivers with 3-state outputs"];
TI!SN74BCT2241N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("BCT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("BCT_044_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("BCT_026_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal buffers and line drivers/MOS drivers with 3-state outputs"];
TI!SN74BCT2244DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("BCT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("BCT_044_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("BCT_026_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal buffers and line drivers/MOS drivers with 3-state outputs"];
TI!SN74BCT2244N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("BCT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("BCT_044_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("BCT_026_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal buffers and line drivers/MOS drivers with 3-state outputs"];
TI!SN74BCT2241DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("BCT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("BCT_044_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("BCT_026_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal buffers and line drivers/MOS drivers with 3-state outputs"];
TI!SN74BCT2240DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("BCT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("BCT_044_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("BCT_026_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["BCT"]
	TXT["Octal buffers and line drivers/MOS drivers with 3-state outputs"];
TI!SN74BCT2827CDW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("BCT_000_S0_in.mac")
	OUT[14--23]("BCT_044_S0_out.mac")
	TRI[14--23]("BCT_026_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["BCT"]
	TXT["10-bit bus/MOS memory drivers with 3-state outputs"];
TI!SN74BCT2827CNT	PQ[24]	TYP["DIC"]
	IN[1--11,13]("BCT_000_S0_in.mac")
	OUT[14--23]("BCT_044_S0_out.mac")
	TRI[14--23]("BCT_026_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["BCT"]
	TXT["10-bit bus/MOS memory drivers with 3-state outputs"];
TI!SN74BCT2828BNT	PQ[24]	TYP["DIC"]
	IN[1--11,13]("BCT_000_S0_in.mac")
	OUT[14--23]("BCT_044_S0_out.mac")
	TRI[14--23]("BCT_026_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["BCT"]
	TXT["10-bit bus/MOS memory drivers with 3-state outputs"];
TI!SN74BCT2828BDW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("BCT_000_S0_in.mac")
	OUT[14--23]("BCT_044_S0_out.mac")
	TRI[14--23]("BCT_026_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["BCT"]
	TXT["10-bit bus/MOS memory drivers with 3-state outputs"];
TI!SN74BCT29821DW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("BCT_000_S0_in.mac")
	OUT[14--23]("BCT_020_S0_out.mac")
	TRI[14--23]("BCT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["BCT"]
	TXT["10-bit bus interface flip-flops with 3-state outputs"];
TI!SN74BCT29823DW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("BCT_000_S0_in.mac")
	OUT[15--23]("BCT_020_S0_out.mac")
	TRI[15--23]("BCT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["BCT"]
	TXT["9-bit bus interface flip-flops with 3-state outputs"];
TI!SN74BCT29823NT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("BCT_000_S0_in.mac")
	OUT[15--23]("BCT_020_S0_out.mac")
	TRI[15--23]("BCT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["BCT"]
	TXT["9-bit bus interface flip-flops with 3-state outputs"];
TI!SN74BCT29821NT	PQ[24]	TYP["DIC"]
	IN[1--11,13]("BCT_000_S0_in.mac")
	OUT[14--23]("BCT_020_S0_out.mac")
	TRI[14--23]("BCT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["BCT"]
	TXT["10-bit bus interface flip-flops with 3-state outputs"];
TI!SN74BCT29827BNT	PQ[24]	TYP["DIC"]
	IN[1--11,13]("BCT_000_S0_in.mac")
	OUT[14--23]("BCT_020_S0_out.mac")
	TRI[14--23]("BCT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["BCT"]
	TXT["10-bit buffers and bus drivers with 3-state outputs"];
TI!SN74BCT29827BDW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("BCT_000_S0_in.mac")
	OUT[14--23]("BCT_020_S0_out.mac")
	TRI[14--23]("BCT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["BCT"]
	TXT["10-bit buffers and bus drivers with 3-state outputs"];
TI!SN74BCT29828BNT	PQ[24]	TYP["DIC"]
	IN[1--11,13]("BCT_000_S0_in.mac")
	OUT[14--23]("BCT_020_S0_out.mac")
	TRI[14--23]("BCT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["BCT"]
	TXT["10-bit buffers and bus drivers with 3-state outputs"];
TI!SN74BCT29828BDW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("BCT_000_S0_in.mac")
	OUT[14--23]("BCT_020_S0_out.mac")
	TRI[14--23]("BCT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["BCT"]
	TXT["10-bit buffers and bus drivers with 3-state outputs"];
TI!SN74BCT29834DW	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]("BCT_000_S0_in.mac"),
		[2--9,15--23]("BCT_040_S0_in.mac")
	OUT[10]("BCT_010_S4_out.mac")
	BI[2--9,15--23]("BCT_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["BCT"]
	TXT["8-bit to 9-bit parity bus transceivers"];
TI!SN74BCT29834NT	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]("BCT_000_S0_in.mac"),
		[2--9,15--23]("BCT_040_S0_in.mac")
	OUT[10]("BCT_010_S4_out.mac")
	BI[2--9,15--23]("BCT_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["BCT"]
	TXT["8-bit to 9-bit parity bus transceivers"];
TI!SN74BCT29841DW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("BCT_000_S0_in.mac")
	OUT[14--23]("BCT_020_S0_out.mac")
	TRI[14--23]("BCT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["BCT"]
	TXT["10-bit bus interface D-type latches with 3-state outputs"];
TI!SN74BCT29841NT	PQ[24]	TYP["DIC"]
	IN[1--11,13]("BCT_000_S0_in.mac")
	OUT[14--23]("BCT_020_S0_out.mac")
	TRI[14--23]("BCT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["BCT"]
	TXT["10-bit bus interface D-type latches with 3-state outputs"];
TI!SN74BCT29843DW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("BCT_000_S0_in.mac")
	OUT[15--23]("BCT_020_S0_out.mac")
	TRI[15--23]("BCT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["BCT"]
	TXT["9-bit bus interface D-type latches with 3-state outputs"];
TI!SN74BCT29843NT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("BCT_000_S0_in.mac")
	OUT[15--23]("BCT_020_S0_out.mac")
	TRI[15--23]("BCT_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["BCT"]
	TXT["9-bit bus interface D-type latches with 3-state outputs"];
TI!SN74BCT29863ADW	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]("BCT_000_S0_in.mac"),
		[2--10,15--23]("BCT_040_S0_in.mac")
	BI[2--10,15--23]("BCT_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["BCT"]
	TXT["9-bit bus transceivers with 3-state outputs"];
TI!SN74BCT29863ANT	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]("BCT_000_S0_in.mac"),
		[2--10,15--23]("BCT_040_S0_in.mac")
	BI[2--10,15--23]("BCT_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["BCT"]
	TXT["9-bit bus transceivers with 3-state outputs"];
TI!SN74BCT25245DW	PQ[24]	TYP["DIC"]
	IN[1,3,4,6,7,9,10,12,14,15,17--20,22,23]("BCT_040_S0_in.mac"),
		[13,24]("BCT_000_S0_in.mac")
	BI[1,3,4,6,7,9,10,12]("BCT_045_S0_out.mac"),
		[14,15,17--20,22,23]("BCT_000_S0_out.mac")
	VCC[16,21]
	GND[2,5,8,11]
	FAM["74"]	TEC["BCT"]
	TXT["25-ohm octal bus transceiver with 3-state outputs"];
TI!SN74BCT25245NT	PQ[24]	TYP["DIC"]
	IN[1,3,4,6,7,9,10,12,14,15,17--20,22,23]("BCT_040_S0_in.mac"),
		[13,24]("BCT_000_S0_in.mac")
	BI[1,3,4,6,7,9,10,12]("BCT_045_S0_out.mac"),
		[14,15,17--20,22,23]("BCT_000_S0_out.mac")
	VCC[16,21]
	GND[2,5,8,11]
	FAM["74"]	TEC["BCT"]
	TXT["25-ohm octal bus transceiver with 3-state outputs"];
TI!SN74BCT25244NT	PQ[24]	TYP["DIC"]
	IN[13--15,17--20,22--24]("BCT_000_S0_in.mac")
	OUT[1,3,4,6,7,9,10,12]("BCT_045_S0_out.mac")
	TRI[1,3,4,6,7,9,10,12]("BCT_025_S0_tri.mac")
	VCC[16,21]
	GND[2,5,8,11]
	FAM["74"]	TEC["BCT"]
	TXT["25-ohm buffers/drivers with 3-state output"];
TI!SN74BCT25244DW	PQ[24]	TYP["DIC"]
	IN[13--15,17--20,22--24]("BCT_000_S0_in.mac")
	OUT[1,3,4,6,7,9,10,12]("BCT_045_S0_out.mac")
	TRI[1,3,4,6,7,9,10,12]("BCT_025_S0_tri.mac")
	VCC[16,21]
	GND[2,5,8,11]
	FAM["74"]	TEC["BCT"]
	TXT["25-ohm buffers/drivers with 3-state output"];
TI!SN74BCT29854NT	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]("BCT_000_S0_in.mac"),
		[2--9,15--23]("BCT_040_S0_in.mac")
	OUT[10]("BCT_010_S4_out.mac")
	BI[2--9,15--23]("BCT_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["BCT"]
	TXT["8-bit to 9-bit parity bus transceivers"];
TI!SN74BCT29854DW	PQ[24]	TYP["DIC"]
	IN[1,11,13,14]("BCT_000_S0_in.mac"),
		[2--9,15--23]("BCT_040_S0_in.mac")
	OUT[10]("BCT_010_S4_out.mac")
	BI[2--9,15--23]("BCT_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["BCT"]
	TXT["8-bit to 9-bit parity bus transceivers"];
TI!SN74BCT8244DW	PQ[24]	TYP["DIC"]
	IN[1,15--17,19--24]("BCT_000_S0_in.mac"),
		[12--14]
	OUT[2--5,7--10]("BCT_040_S0_out.mac"),
		[11]
	TRI[2--5,7--10]("BCT_025_S0_tri.mac")
	VCC[18]
	GND[6]
	FAM["74"]	TEC["BCT"]
	TXT["Scan test device with octal buffer"];
TI!SN74BCT8244NT	PQ[24]	TYP["DIC"]
	IN[1,15--17,19--24]("BCT_000_S0_in.mac"),
		[12--14]
	OUT[2--5,7--10]("BCT_040_S0_out.mac"),
		[11]
	TRI[2--5,7--10]("BCT_025_S0_tri.mac")
	VCC[18]
	GND[6]
	FAM["74"]	TEC["BCT"]
	TXT["Scan test device with octal buffer"];
TI!CDC209DW	PQ[20]	TYP["DIC"]
	IN[12--14,17--19]("CDC209_000_S0_in.mac")
	OUT[1--3,8--11,20]("CDC209_000_S0_out.mac")
	TRI[1--3,8--11,20]("CDC209_025_S0_tri.mac")
	VCC[15,16]
	GND[4--7]
	FAM["CDC"]	TEC["AC"]
	TXT["dual 1-line to 4-line clock drivers with 3-state outputs"];
TI!CDC209N	PQ[20]	TYP["DIC"]
	IN[12--14,17--19]("CDC209_000_S0_in.mac")
	OUT[1--3,8--11,20]("CDC209_000_S0_out.mac")
	TRI[1--3,8--11,20]("CDC209_025_S0_tri.mac")
	VCC[15,16]
	GND[4--7]
	FAM["CDC"]	TEC["AC"]
	TXT["dual 1-line to 4-line clock drivers with 3-state outputs"];
TI!CDC209-7DW	PQ[20]	TYP["DIC"]
	IN[12--14,17--19]("CDC209_000_S0_in.mac")
	OUT[1--3,8--11,20]("CDC209_000_S0_out.mac")
	TRI[1--3,8--11,20]("CDC209_025_S0_tri.mac")
	VCC[15,16]
	GND[4--7]
	FAM["CDC"]	TEC["AC"]
	TXT["dual 1-line to 4-line clock drivers with 3-state outputs"];
TI!CDC209-7N	PQ[20]	TYP["DIC"]
	IN[12--14,17--19]("CDC209_000_S0_in.mac")
	OUT[1--3,8--11,20]("CDC209_000_S0_out.mac")
	TRI[1--3,8--11,20]("CDC209_025_S0_tri.mac")
	VCC[15,16]
	GND[4--7]
	FAM["CDC"]	TEC["AC"]
	TXT["dual 1-line to 4-line clock drivers with 3-state outputs"];
TI!CDC337DB	PQ[20]	TYP["DIC"]
	IN[5,6,16]("CDC337_000_S0_in.mac")
	OUT[1,3,8,10,11,13,18,20]("CDC337_000_S0_out.mac")
	TRI[1,3,8,10,11,13,18,20]("CDC337_025_S0_tri.mac")
	VCC[4,7,14,17]
	GND[2,9,12,15,19]
	FAM["CDC"]	TEC["ABT"]
	TXT["clock driver with 3-state"];
TI!CDC337DW	PQ[20]	TYP["DIC"]
	IN[5,6,16]("CDC337_000_S0_in.mac")
	OUT[1,3,8,10,11,13,18,20]("CDC337_000_S0_out.mac")
	TRI[1,3,8,10,11,13,18,20]("CDC337_025_S0_tri.mac")
	VCC[4,7,14,17]
	GND[2,9,12,15,19]
	FAM["CDC"]	TEC["ABT"]
	TXT["clock driver with 3-state"];
TI!CDC340DB	PQ[20]	TYP["DIC"]
	IN[2--4]("CDC340_000_S0_in.mac")
	OUT[5,6,8,9,12,13,15,16,18,19]("CDC340_000_S0_out.mac")
	TRI[5,6,8,9,12,13,15,16,18,19]("CDC340_025_S0_tri.mac")
	VCC[1,20],
		[7]
	GND[10,11],
		[14,17]
	FAM["CDC"]	TEC["ABT"]
	TXT["1-line to 4-line clock driver"];
TI!CDC340DW	PQ[20]	TYP["DIC"]
	IN[2--4]("CDC340_000_S0_in.mac")
	OUT[5,6,8,9,12,13,15,16,18,19]("CDC340_000_S0_out.mac")
	TRI[5,6,8,9,12,13,15,16,18,19]("CDC340_025_S0_tri.mac")
	VCC[1,7,20]
	GND[10,11,14,17]
	FAM["CDC"]	TEC["ABT"]
	TXT["1-line to 4-line clock driver"];
TI!CDC341DB	PQ[20]	TYP["DIC"]
	IN[2--4]("CDC340_000_S0_in.mac")
	OUT[5,6,8,9,12,13,15,16,18,19]("CDC340_000_S0_out.mac")
	TRI[5,6,8,9,12,13,15,16,18,19]("CDC340_025_S0_tri.mac")
	VCC[1,7,20]
	GND[10,11,14,17]
	FAM["CDC"]	TEC["ABT"]
	TXT["1-line to 4-line clock driver"];
TI!CDC341DW	PQ[20]	TYP["DIC"]
	IN[2--4]("CDC340_000_S0_in.mac")
	OUT[5,6,8,9,12,13,15,16,18,19]("CDC340_000_S0_out.mac")
	TRI[5,6,8,9,12,13,15,16,18,19]("CDC340_025_S0_tri.mac")
	VCC[1,7,20]
	GND[10,11,14,17]
	FAM["CDC"]	TEC["ABT"]
	TXT["1-line to 4-line clock driver"];
TI!SN74FB1651PCA	PQ[100]	TYP["DIC"]
	IN[5,7,10,12,14,17,20,22,27,29,32,34,37,39--46,62,80--87,90,93,95,98,100]("FB_A_000_S0_in.mac"),
		[50,51,53,54,56,57,59,60,64,66,67,69,70,72,73,75,76]("FB_B_040_S0_in.mac")
	OUT[4,6,9,11,16,19,21,26,28,31,33,36,89,92,94,97,99]("FB_A_040_S0_out.mac")
	BI[50,51,53,54,56,57,59,60,64,66,67,69,70,72,73,75,76]("FB_B_010_S4_out.mac")
	VCC[2,24,38,47,78,88]
	GND[3,8,13,18,23,30,35,49,52,55,58,61,65,68,71,74,77,79,91,96]
	NC[1,15,25,48,63]
	FAM["74"]	TEC["BTL"]
	TXT["18-BIT TTL/BTL Universal Storage Transceiver"];
TI!SN74FB1650PCA	PQ[100]	TYP["DIC"]
	IN[5,7,10,12,15,17,20,22,27,29,32,34,37,39--46,80--87,90,93,95,98,100]("FB_A_000_S0_in.mac"),
		[50,51,53,54,56,57,59,60,62,64,66,67,69,70,72,73,75,76]("FB_B_040_S0_in.mac")
	OUT[4,6,9,11,14,16,19,21,26,28,31,33,36,89,92,94,97,99]("FB_A_040_S0_out.mac")
	BI[50,51,53,54,56,57,59,60,62,64,66,67,69,70,72,73,75,76]("FB_B_010_S4_out.mac")
	VCC[2,24,38,47,78,88]
	GND[3,8,13,18,23,30,35,49,52,55,58,61,65,68,71,74,77,79,91,96]
	NC[1,25,48,63]
	FAM["74"]	TEC["BTL"]
	TXT["18-BIT TTL/BTL Universal Storage Transceiver"];
TI!SN74FB2032RC	PQ[52]	TYP["DIC"]
	IN[2,4,6,8,10,12,14,50,52]("FB_A_040_S0_in.mac"),
		[18,20--22,42,44--47]("FB_A_000_S0_in.mac"),
		[24,26,28,30,32,34,36,38,40]("FB_B_040_S0_in.mac")
	OUT[16]("FB_A_040_S0_out.mac")
	BI[2,4,6,8,10,12,14,50,52]("FB_A_040_S0_out.mac"),
		[24,26,28,30,32,34,36,38,40]("FB_B_010_S4_out.mac")
	VCC[17,23,43,48,49]
	GND[1,3,5,7,9,11,13,19,25,27,29,31,33,35,37,39,41,51],
		[15]
	FAM["74"]	TEC["BTL"]
	TXT["9-BIT TTL/BTL ADDRESS/DATA TRANSCEIVERS"];
TI!SN74FB2031RC	PQ[52]	TYP["DIC"]
	IN[2,4,6,8,10,12,14,50,52]("FB_A_040_S0_in.mac"),
		[15,16,18,20--22,42,44--47]("FB_A_000_S0_in.mac"),
		[24,26,28,30,32,34,36,38,40]("FB_B_040_S0_in.mac")
	BI[2,4,6,8,10,12,14,50,52]("FB_A_040_S0_out.mac"),
		[24,26,28,30,32,34,36,38,40]("FB_B_010_S4_out.mac")
	VCC[17,23,43,48,49]
	GND[1,3,5,7,9,11,13,19,25,27,29,31,33,35,37,39,41,51]
	FAM["74"]	TEC["BTL"]
	TXT["9-BIT TTL/BTL ADDRESS/DATA TRANSCEIVERS"];
TI!SN74FB2033ARC	PQ[52]	TYP["DIC"]
	IN[3,5,7,8,10,12,15,19--21,23,24,43,45--47,50,52]("FB_A_000_S0_in.mac"),
		[26,28,30,32,34,36,38,40]("FB_B_040_S0_in.mac")
	OUT[2,4,6,9,11,14,16,51]("FB_A_040_S0_out.mac")
	BI[26,28,30,32,34,36,38,40]("FB_B_010_S4_out.mac")
	VCC[18,22,44],
		[41,48]
	GND[1,13,17,25,27,29,31,33,35,37,39,49],
		[42]
	FAM["74"]	TEC["BTL"]
	TXT["8-BIT TTL/BTL REGISTERED TRANSCEIVERS"];
TI!SN74FB2040RC	PQ[52]	TYP["DIC"]
	IN[2,3,8,9,14,18,21,22,24,42,44--47,51]("FB_A_000_S0_in.mac"),
		[26,28,30,32,34,36,38,40]("FB_B_040_S0_in.mac")
	OUT[4,6,10,12,16,20,50,52]("FB_A_040_S0_out.mac")
	BI[26,28,30,32,34,36,38,40]("FB_B_010_S4_out.mac")
	VCC[17,48,49],
		[23,43]
	GND[1,13,25,27,29,31,33,35,37,39,41],
		[5,7,15,19],
		[11]
	FAM["74"]	TEC["BTL"]
	TXT["8-BIT TTL/BTL TRANSCEIVERS"];
TI!SN74FB2041RC	PQ[52]	TYP["DIC"]
	IN[2,3,8,9,14,18,20--22,24--26,42,44--47,51]("FB_A_000_S0_in.mac"),
		[28,30,32,34,36,38,40]("FB_B_040_S0_in.mac")
	OUT[4,6,10,12,16,50,52]("FB_A_040_S0_out.mac")
	BI[28,30,32,34,36,38,40]("FB_B_010_S4_out.mac")
	VCC[17,23,43,48,49]
	GND[1,5,7,11,13,15,19,27,29,31,33,35,37,39,41]
	FAM["74"]	TEC["BTL"]
	TXT["7-BIT TTL/BTL TRANSCEIVERS"];
TI!SN74F00D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("F_000_S0_in.mac")
	OUT[3,6,8,11]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!SN74F00N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("F_000_S0_in.mac")
	OUT[3,6,8,11]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!SN74F02D	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("F_000_S0_in.mac")
	OUT[1,4,10,13]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74F02N	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("F_000_S0_in.mac")
	OUT[1,4,10,13]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74F04D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("F_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Hex inverters"];
TI!SN74F04N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("F_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Hex inverters"];
TI!SN74F08D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("F_000_S0_in.mac")
	OUT[3,6,8,11]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!SN74F08N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("F_000_S0_in.mac")
	OUT[3,6,8,11]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!SN74F09D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("F_000_S0_in.mac")
	OUT[3,6,8,11]("F_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Quadruple 2-input positive-AND gates with open-collector outputs"];
TI!SN74F09N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("F_000_S0_in.mac")
	OUT[3,6,8,11]("F_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Quadruple 2-input positive-AND gates with open-collector outputs"];
TI!SN74F10D	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("F_000_S0_in.mac")
	OUT[6,8,12]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Triple 3-input positive-NAND gates"];
TI!SN74F10N	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("F_000_S0_in.mac")
	OUT[6,8,12]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Triple 3-input positive-NAND gates"];
TI!SN74F11D	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("F_000_S0_in.mac")
	OUT[6,8,12]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Triple 3-input positive-AND gates"];
TI!SN74F11N	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("F_000_S0_in.mac")
	OUT[6,8,12]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Triple 3-input positive-AND gates"];
TI!SN74F20D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("F_000_S0_in.mac")
	OUT[6,8]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["F"]
	TXT["Dual 4-input positive-NAND gates"];
TI!SN74F20N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("F_000_S0_in.mac")
	OUT[6,8]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["F"]
	TXT["Dual 4-input positive-NAND gates"];
TI!SN74F21D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("F_000_S0_in.mac")
	OUT[6,8]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["F"]
	TXT["Dual 4-input positive-AND gates"];
TI!SN74F21N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("F_000_S0_in.mac")
	OUT[6,8]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["F"]
	TXT["Dual 4-input positive-AND gates"];
TI!SN74F27D	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("F_000_S0_in.mac")
	OUT[6,8,12]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Triple 3-input positive-NOR gates"];
TI!SN74F27N	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("F_000_S0_in.mac")
	OUT[6,8,12]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Triple 3-input positive-NOR gates"];
TI!SN74F30D	PQ[14]	TYP["DIC"]
	IN[1--6,11,12]("F_000_S0_in.mac")
	OUT[8]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[9,10,13]
	FAM["74"]	TEC["F"]
	TXT["8-input positive-NAND gates"];
TI!SN74F30N	PQ[14]	TYP["DIC"]
	IN[1--6,11,12]("F_000_S0_in.mac")
	OUT[8]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[9,10,13]
	FAM["74"]	TEC["F"]
	TXT["8-input positive-NAND gates"];
TI!SN74F32D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("F_000_S0_in.mac")
	OUT[3,6,8,11]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN74F32N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("F_000_S0_in.mac")
	OUT[3,6,8,11]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN74F36D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("F_000_S0_in.mac")
	OUT[3,6,8,11]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74F36N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("F_000_S0_in.mac")
	OUT[3,6,8,11]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74F37D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("F_000_S0_in.mac")
	OUT[3,6,8,11]("F_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Quadruple 2-input positive-NAND buffers"];
TI!SN74F37N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("F_000_S0_in.mac")
	OUT[3,6,8,11]("F_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Quadruple 2-input positive-NAND buffers"];
TI!SN74F40D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("F_000_S0_in.mac")
	OUT[6,8]("F_040_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["F"]
	TXT["Dual 4-input positive-NAND buffers"];
TI!SN74F40N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("F_000_S0_in.mac")
	OUT[6,8]("F_040_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["F"]
	TXT["Dual 4-input positive-NAND buffers"];
TI!SN74F51D	PQ[14]	TYP["DIC"]
	IN[1--5,9--13]("F_000_S0_in.mac")
	OUT[6,8]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Dual 2-wide 2-input, 2-wide 3-input AND-OR-invert gates"];
TI!SN74F51N	PQ[14]	TYP["DIC"]
	IN[1--5,9--13]("F_000_S0_in.mac")
	OUT[6,8]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Dual 2-wide 2-input, 2-wide 3-input AND-OR-invert gates"];
TI!SN74F64D	PQ[14]	TYP["DIC"]
	IN[1--6,9--13]("F_000_S0_in.mac")
	OUT[8]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["4-2-3-2 input AND-OR-invert gates"];
TI!SN74F64N	PQ[14]	TYP["DIC"]
	IN[1--6,9--13]("F_000_S0_in.mac")
	OUT[8]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["4-2-3-2 input AND-OR-invert gates"];
TI!SN74F74D	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("F_000_S0_in.mac")
	OUT[5,6,8,9]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Dual D-type positive-edge-triggered flip-flops with clear and preset"];
TI!SN74F74N	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("F_000_S0_in.mac")
	OUT[5,6,8,9]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Dual D-type positive-edge-triggered flip-flops with clear and preset"];
TI!SN74F86D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("F_000_S0_in.mac")
	OUT[3,6,8,11]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Quadruple 2-input exclusive-OR gates"];
TI!SN74F86N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("F_000_S0_in.mac")
	OUT[3,6,8,11]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Quadruple 2-input exclusive-OR gates"];
TI!SN74F109D	PQ[16]	TYP["DIC"]
	IN[1--5,11--15]("F_000_S0_in.mac")
	OUT[6,7,9,10]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Dual J-K positive-edge-triggered flip-flops with clear and preset"];
TI!SN74F109N	PQ[16]	TYP["DIC"]
	IN[1--5,11--15]("F_000_S0_in.mac")
	OUT[6,7,9,10]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Dual J-K positive-edge-triggered flip-flops with clear and preset"];
TI!SN74F112D	PQ[16]	TYP["DIC"]
	IN[1--4,10--15]("F_000_S0_in.mac")
	OUT[5--7,9]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Dual J-K negative-edge-triggered flip-flops with clear and preset"];
TI!SN74F112N	PQ[16]	TYP["DIC"]
	IN[1--4,10--15]("F_000_S0_in.mac")
	OUT[5--7,9]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Dual J-K negative-edge-triggered flip-flops with clear and preset"];
TI!SN74F113D	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("F_000_S0_in.mac")
	OUT[5,6,8,9]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Dual J-K negative-edge-triggered flip-flops with preset"];
TI!SN74F113N	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("F_000_S0_in.mac")
	OUT[5,6,8,9]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Dual J-K negative-edge-triggered flip-flops with preset"];
TI!SN74F114D	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("F_000_S0_in.mac")
	OUT[5,6,8,9]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Dual J-K negative-edge-triggered flip-flops with preset, common clear, and common clock"];
TI!SN74F114N	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("F_000_S0_in.mac")
	OUT[5,6,8,9]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Dual J-K negative-edge-triggered flip-flops with preset, common clear, and common clock"];
TI!SN74F125D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("F_000_S0_in.mac")
	OUT[3,6,8,11]("F_040_S0_out.mac")
	TRI[3,6,8,11]("F_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Quadruple bus buffer gates with 3-state outputs"];
TI!SN74F125N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("F_000_S0_in.mac")
	OUT[3,6,8,11]("F_040_S0_out.mac")
	TRI[3,6,8,11]("F_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Quadruple bus buffer gates with 3-state outputs"];
TI!SN74F126D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("F_000_S0_in.mac")
	OUT[3,6,8,11]("F_040_S0_out.mac")
	TRI[3,6,8,11]("F_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Quadruple bus buffer gates with 3-state outputs"];
TI!SN74F126N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("F_000_S0_in.mac")
	OUT[3,6,8,11]("F_040_S0_out.mac")
	TRI[3,6,8,11]("F_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Quadruple bus buffer gates with 3-state outputs"];
TI!SN74F138D	PQ[16]	TYP["DIC"]
	IN[1--6]("F_000_S0_in.mac")
	OUT[7,9--15]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74F138N	PQ[16]	TYP["DIC"]
	IN[1--6]("F_000_S0_in.mac")
	OUT[7,9--15]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74F151AD	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("F_000_S0_in.mac")
	OUT[5,6]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["1 of 8 data selectors/multiplexers"];
TI!SN74F151AN	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("F_000_S0_in.mac")
	OUT[5,6]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["1 of 8 data selectors/multiplexers"];
TI!SN74F153D	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("F_000_S0_in.mac")
	OUT[7,9]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Dual 1-of-4 data selectors/multiplexers"];
TI!SN74F153N	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("F_000_S0_in.mac")
	OUT[7,9]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Dual 1-of-4 data selectors/multiplexers"];
TI!SN74F157AD	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("F_000_S0_in.mac")
	OUT[4,7,9,12]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74F157AN	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("F_000_S0_in.mac")
	OUT[4,7,9,12]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74F38D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("F_000_S0_in.mac")
	OUT[3,6,8,11]("F_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Quadruple 2-input positive-NAND buffers with open-collector outputs"];
TI!SN74F38N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("F_000_S0_in.mac")
	OUT[3,6,8,11]("F_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Quadruple 2-input positive-NAND buffers with open-collector outputs"];
TI!SN74F158AD	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("F_000_S0_in.mac")
	OUT[4,7,9,12]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74F158AN	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("F_000_S0_in.mac")
	OUT[4,7,9,12]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74F160AD	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("F_000_S0_in.mac")
	OUT[11--15]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Synchronous 4-bit decade counters"];
TI!SN74F160AN	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("F_000_S0_in.mac")
	OUT[11--15]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Synchronous 4-bit decade counters"];
TI!SN74F162AD	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("F_000_S0_in.mac")
	OUT[11--15]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Synchronous 4-bit decade counters"];
TI!SN74F162AN	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("F_000_S0_in.mac")
	OUT[11--15]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Synchronous 4-bit decade counters"];
TI!SN74F161AD	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("F_000_S0_in.mac")
	OUT[11--15]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Synchronous 4-bit binary counters"];
TI!SN74F161AN	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("F_000_S0_in.mac")
	OUT[11--15]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Synchronous 4-bit binary counters"];
TI!SN74F163AD	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("F_000_S0_in.mac")
	OUT[11--15]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Synchronous 4-bit binary counters"];
TI!SN74F163AN	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("F_000_S0_in.mac")
	OUT[11--15]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Synchronous 4-bit binary counters"];
TI!SN74F166D	PQ[16]	TYP["DIC"]
	IN[1--7,9--12,14,15]("F_000_S0_in.mac")
	OUT[13]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Parallel-load 8-bit shift registers"];
TI!SN74F166N	PQ[16]	TYP["DIC"]
	IN[1--7,9--12,14,15]("F_000_S0_in.mac")
	OUT[13]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Parallel-load 8-bit shift registers"];
TI!SN74F168D	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("F_000_S0_in.mac")
	OUT[11--15]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Synchronous 4-bit up/down decade and binary counters"];
TI!SN74F168N	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("F_000_S0_in.mac")
	OUT[11--15]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Synchronous 4-bit up/down decade and binary counters"];
TI!SN74F169D	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("F_000_S0_in.mac")
	OUT[11--15]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Synchronous 4-bit up/down decade and binary counters"];
TI!SN74F169N	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("F_000_S0_in.mac")
	OUT[11--15]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Synchronous 4-bit up/down decade and binary counters"];
TI!SN74F174D	PQ[16]	TYP["DIC"]
	IN[1,3,4,6,9,11,13,14]("F_000_S0_in.mac")
	OUT[2,5,7,10,12,15]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Hex D-type flip-flops with clear"];
TI!SN74F174N	PQ[16]	TYP["DIC"]
	IN[1,3,4,6,9,11,13,14]("F_000_S0_in.mac")
	OUT[2,5,7,10,12,15]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Hex D-type flip-flops with clear"];
TI!SN74F175D	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,12,13]("F_000_S0_in.mac")
	OUT[2,3,6,7,10,11,14,15]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Quadruple D-type flip-flops with clear"];
TI!SN74F175N	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,12,13]("F_000_S0_in.mac")
	OUT[2,3,6,7,10,11,14,15]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Quadruple D-type flip-flops with clear"];
TI!SN74F240DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("F_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("F_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74F240DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("F_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("F_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74F240N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("F_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("F_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74F241DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("F_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("F_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74F241N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("F_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("F_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74F242D	PQ[14]	TYP["DIC"]
	IN[1,13]("F_000_S0_in.mac"),
		[3--6,8--11]("F_040_S0_in.mac")
	BI[3--6,8--11]("F_040_S0_out.mac")
	VCC[14]
	GND[7]
	NC[2,12]
	FAM["74"]	TEC["F"]
	TXT["Quadruple bus transceivers with 3-state outputs"];
TI!SN74F242N	PQ[14]	TYP["DIC"]
	IN[1,13]("F_000_S0_in.mac"),
		[3--6,8--11]("F_040_S0_in.mac")
	BI[3--6,8--11]("F_040_S0_out.mac")
	VCC[14]
	GND[7]
	NC[2,12]
	FAM["74"]	TEC["F"]
	TXT["Quadruple bus transceivers with 3-state outputs"];
TI!SN74F243D	PQ[14]	TYP["DIC"]
	IN[1,13]("F_000_S0_in.mac"),
		[3--6,8--11]("F_040_S0_in.mac")
	BI[3--6,8--11]("F_040_S0_out.mac")
	VCC[14]
	GND[7]
	NC[2,12]
	FAM["74"]	TEC["F"]
	TXT["Quadruple bus transceivers with 3-state outputs"];
TI!SN74F243N	PQ[14]	TYP["DIC"]
	IN[1,13]("F_000_S0_in.mac"),
		[3--6,8--11]("F_040_S0_in.mac")
	BI[3--6,8--11]("F_040_S0_out.mac")
	VCC[14]
	GND[7]
	NC[2,12]
	FAM["74"]	TEC["F"]
	TXT["Quadruple bus transceivers with 3-state outputs"];
TI!SN74F244DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("F_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("F_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74F244DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("F_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("F_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74F244N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("F_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("F_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74F245DW	PQ[20]	TYP["DIC"]
	IN[1,19]("F_000_S0_in.mac"),
		[2--9,11--18]("F_040_S0_in.mac")
	BI[2--9]("F_020_S0_out.mac"),
		[11--18]("F_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74F245DB	PQ[20]	TYP["DIC"]
	IN[1,19]("F_000_S0_in.mac"),
		[2--9,11--18]("F_040_S0_in.mac")
	BI[2--9]("F_020_S0_out.mac"),
		[11--18]("F_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74F245N	PQ[20]	TYP["DIC"]
	IN[1,19]("F_000_S0_in.mac"),
		[2--9,11--18]("F_040_S0_in.mac")
	BI[2--9]("F_020_S0_out.mac"),
		[11--18]("F_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74F251D	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("F_000_S0_in.mac")
	OUT[5,6]("F_020_S0_out.mac")
	TRI[5,6]("F_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["1-of-8 data selectors/multiplexers with 3-state outputs"];
TI!SN74F251N	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("F_000_S0_in.mac")
	OUT[5,6]("F_020_S0_out.mac")
	TRI[5,6]("F_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["1-of-8 data selectors/multiplexers with 3-state outputs"];
TI!SN74F253D	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("F_000_S0_in.mac")
	OUT[7,9]("F_020_S0_out.mac")
	TRI[7,9]("F_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Dual 1-of-4 data selectors/multiplexers with 3-state outputs"];
TI!SN74F253N	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("F_000_S0_in.mac")
	OUT[7,9]("F_020_S0_out.mac")
	TRI[7,9]("F_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Dual 1-of-4 data selectors/multiplexers with 3-state outputs"];
TI!SN74F257D	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("F_000_S0_in.mac")
	OUT[4,7,9,12]("F_020_S0_out.mac")
	TRI[4,7,9,12]("F_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Quadruple 1-of-2 data selectors/multiplexers with 3-state outputs"];
TI!SN74F257N	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("F_000_S0_in.mac")
	OUT[4,7,9,12]("F_020_S0_out.mac")
	TRI[4,7,9,12]("F_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Quadruple 1-of-2 data selectors/multiplexers with 3-state outputs"];
TI!SN74F258D	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("F_000_S0_in.mac")
	OUT[4,7,9,12]("F_020_S0_out.mac")
	TRI[4,7,9,12]("F_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Quadruple 1-of-2 data selectors/multiplexers with 3-state outputs"];
TI!SN74F258N	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("F_000_S0_in.mac")
	OUT[4,7,9,12]("F_020_S0_out.mac")
	TRI[4,7,9,12]("F_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Quadruple 1-of-2 data selectors/multiplexers with 3-state outputs"];
TI!SN74F260D	PQ[14]	TYP["DIC"]
	IN[1--4,8--13]("F_000_S0_in.mac")
	OUT[5,6]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Dual 5-input positive-NOR gates"];
TI!SN74F260N	PQ[14]	TYP["DIC"]
	IN[1--4,8--13]("F_000_S0_in.mac")
	OUT[5,6]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["Dual 5-input positive-NOR gates"];
TI!SN74F273DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("F_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("F_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal D-type flip-flops with clear"];
TI!SN74F273N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("F_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("F_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal D-type flip-flops with clear"];
TI!SN74F280BD	PQ[14]	TYP["DIC"]
	IN[1,2,4,8--13]("F_000_S0_in.mac")
	OUT[5,6]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3]
	FAM["74"]	TEC["F"]
	TXT["9-bit parity genenrators/checkers"];
TI!SN74F280BN	PQ[14]	TYP["DIC"]
	IN[1,2,4,8--13]("F_000_S0_in.mac")
	OUT[5,6]("F_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3]
	FAM["74"]	TEC["F"]
	TXT["9-bit parity genenrators/checkers"];
TI!SN74F283D	PQ[16]	TYP["DIC"]
	IN[2,3,5--7,11,12,14,15]("F_000_S0_in.mac")
	OUT[1,4,9,10,13]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["4-bit binary full adders with fast carry"];
TI!SN74F283N	PQ[16]	TYP["DIC"]
	IN[2,3,5--7,11,12,14,15]("F_000_S0_in.mac")
	OUT[1,4,9,10,13]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["4-bit binary full adders with fast carry"];
TI!SN74F286D	PQ[14]	TYP["DIC"]
	IN[1--4,6,8--13]("F_000_S0_in.mac")
	OUT[5]("F_000_S0_out.mac")
	BI[6]("F_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["9-bit parity genenrators/checkers with bus driver parity I/O port"];
TI!SN74F286N	PQ[14]	TYP["DIC"]
	IN[1--4,6,8--13]("F_000_S0_in.mac")
	OUT[5]("F_000_S0_out.mac")
	BI[6]("F_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["F"]
	TXT["9-bit parity genenrators/checkers with bus driver parity I/O port"];
TI!SN74F299DW	PQ[20]	TYP["DIC"]
	IN[1--7,9,11--16,18,19]("F_000_S0_in.mac")
	OUT[8,17]("F_000_S0_out.mac")
	BI[4--7,13--16]("F_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["8-bit universal shift/storage registers with 3-state outputs"];
TI!SN74F299N	PQ[20]	TYP["DIC"]
	IN[1--7,9,11--16,18,19]("F_000_S0_in.mac")
	OUT[8,17]("F_000_S0_out.mac")
	BI[4--7,13--16]("F_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["8-bit universal shift/storage registers with 3-state outputs"];
TI!SN74F323DW	PQ[20]	TYP["DIC"]
	IN[1--7,9,11--16,18,19]("F_000_S0_in.mac")
	OUT[8,17]("F_000_S0_out.mac")
	BI[4--7,13--16]("F_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["8-bit universal shift/storage registers with synchronous clear and 3-state outputs"];
TI!SN74F323N	PQ[20]	TYP["DIC"]
	IN[1--7,9,11--16,18,19]("F_000_S0_in.mac")
	OUT[8,17]("F_000_S0_out.mac")
	BI[4--7,13--16]("F_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["8-bit universal shift/storage registers with synchronous clear and 3-state outputs"];
TI!SN74F352D	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("F_000_S0_in.mac")
	OUT[7,9]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers"];
TI!SN74F352N	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("F_000_S0_in.mac")
	OUT[7,9]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers"];
TI!SN74F353D	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("F_000_S0_in.mac")
	OUT[7,9]("F_000_S0_out.mac")
	TRI[7,9]("F_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Dual 1-of-4 data selectors/multiplexers with 3-state outputs"];
TI!SN74F353N	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("F_000_S0_in.mac")
	OUT[7,9]("F_000_S0_out.mac")
	TRI[7,9]("F_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Dual 1-of-4 data selectors/multiplexers with 3-state outputs"];
TI!SN74F350D	PQ[16]	TYP["DIC"]
	IN[1--7,9,10,13]("F_000_S0_in.mac")
	OUT[11,12,14,15]("F_000_S0_out.mac")
	TRI[11,12,14,15]("F_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["4-bit shifter with 3-state outputs"];
TI!SN74F350N	PQ[16]	TYP["DIC"]
	IN[1--7,9,10,13]("F_000_S0_in.mac")
	OUT[11,12,14,15]("F_000_S0_out.mac")
	TRI[11,12,14,15]("F_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["4-bit shifter with 3-state outputs"];
TI!SN74F373DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("F_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("F_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74F373DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("F_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("F_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74F373N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("F_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("F_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74F374DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("F_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("F_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74F374DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("F_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("F_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74F374N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("F_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("F_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74F377D	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("F_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("F_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal D-type flip-flops with clock enable"];
TI!SN74F377N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("F_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("F_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal D-type flip-flops with clock enable"];
TI!SN74F378D	PQ[16]	TYP["DIC"]
	IN[1,3,4,6,9,11,13,14]("F_000_S0_in.mac")
	OUT[2,5,7,10,12,15]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Hex D-type flip-flops with clock enable"];
TI!SN74F378N	PQ[16]	TYP["DIC"]
	IN[1,3,4,6,9,11,13,14]("F_000_S0_in.mac")
	OUT[2,5,7,10,12,15]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Hex D-type flip-flops with clock enable"];
TI!SN74F379D	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,12,13]("F_000_S0_in.mac")
	OUT[2,3,6,7,10,11,14,15]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Quadruple D-type flip-flops with clock enable"];
TI!SN74F379N	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,12,13]("F_000_S0_in.mac")
	OUT[2,3,6,7,10,11,14,15]("F_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["F"]
	TXT["Quadruple D-type flip-flops with clock enable"];
TI!SN74F381DW	PQ[20]	TYP["DIC"]
	IN[1--7,15--19]("F_000_S0_in.mac")
	OUT[8,9,11--14]("F_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74F381N	PQ[20]	TYP["DIC"]
	IN[1--7,15--19]("F_000_S0_in.mac")
	OUT[8,9,11--14]("F_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74F382DW	PQ[20]	TYP["DIC"]
	IN[1--7,15--19]("F_000_S0_in.mac")
	OUT[8,9,11--14]("F_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74F382N	PQ[20]	TYP["DIC"]
	IN[1--7,15--19]("F_000_S0_in.mac")
	OUT[8,9,11--14]("F_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74F518DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("F_000_S0_in.mac")
	OUT[19]("F_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["8-bit identity comparators with open-collector outputs"];
TI!SN74F518N	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("F_000_S0_in.mac")
	OUT[19]("F_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["8-bit identity comparators with open-collector outputs"];
TI!SN74F519DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("F_000_S0_in.mac")
	OUT[19]("F_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["8-bit identity comparators with open-collector outputs"];
TI!SN74F519N	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("F_000_S0_in.mac")
	OUT[19]("F_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["8-bit identity comparators with open-collector outputs"];
TI!SN74F520DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("F_000_S0_in.mac")
	OUT[19]("F_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["8-bit identity comparators"];
TI!SN74F520N	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("F_000_S0_in.mac")
	OUT[19]("F_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["8-bit identity comparators"];
TI!SN74F521DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("F_000_S0_in.mac")
	OUT[19]("F_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["8-bit identity comparators"];
TI!SN74F521N	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("F_000_S0_in.mac")
	OUT[19]("F_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["8-bit identity comparators"];
TI!SN74F533DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("F_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("F_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74F533N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("F_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("F_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74F534DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("F_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("F_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74F534N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("F_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("F_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74F540DW	PQ[20]	TYP["DIC"]
	IN[1--9,19]("F_000_S0_in.mac")
	OUT[11--18]("F_040_S0_out.mac")
	TRI[11--18]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74F540N	PQ[20]	TYP["DIC"]
	IN[1--9,19]("F_000_S0_in.mac")
	OUT[11--18]("F_040_S0_out.mac")
	TRI[11--18]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74F541DW	PQ[20]	TYP["DIC"]
	IN[1--9,19]("F_000_S0_in.mac")
	OUT[11--18]("F_040_S0_out.mac")
	TRI[11--18]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74F541N	PQ[20]	TYP["DIC"]
	IN[1--9,19]("F_000_S0_in.mac")
	OUT[11--18]("F_040_S0_out.mac")
	TRI[11--18]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74F543DW	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]("F_000_S0_in.mac"),
		[3--10,15--22]("F_040_S0_in.mac")
	BI[3--10]("F_020_S0_out.mac"),
		[15--22]("F_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["F"]
	TXT["Octal registered transceivers with 3-state outputs"];
TI!SN74F543DB	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]("F_000_S0_in.mac"),
		[3--10,15--22]("F_040_S0_in.mac")
	BI[3--10]("F_020_S0_out.mac"),
		[15--22]("F_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["F"]
	TXT["Octal registered transceivers with 3-state outputs"];
TI!SN74F543N	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]("F_000_S0_in.mac"),
		[3--10,15--22]("F_040_S0_in.mac")
	BI[3--10]("F_020_S0_out.mac"),
		[15--22]("F_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["F"]
	TXT["Octal registered transceivers with 3-state outputs"];
TI!SN74F544DW	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]("F_000_S0_in.mac"),
		[3--10,15--22]("F_040_S0_in.mac")
	BI[3--10]("F_020_S0_out.mac"),
		[15--22]("F_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["F"]
	TXT["Octal registered transceivers with 3-state outputs"];
TI!SN74F544N	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]("F_000_S0_in.mac"),
		[3--10,15--22]("F_040_S0_in.mac")
	BI[3--10]("F_020_S0_out.mac"),
		[15--22]("F_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["F"]
	TXT["Octal registered transceivers with 3-state outputs"];
TI!SN74F563DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("F_000_S0_in.mac")
	OUT[12--19]("F_020_S0_out.mac")
	TRI[12--19]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74F563N	PQ[20]	TYP["DIC"]
	IN[1--9,11]("F_000_S0_in.mac")
	OUT[12--19]("F_020_S0_out.mac")
	TRI[12--19]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74F564DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("F_000_S0_in.mac")
	OUT[12--19]("F_020_S0_out.mac")
	TRI[12--19]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74F564N	PQ[20]	TYP["DIC"]
	IN[1--9,11]("F_000_S0_in.mac")
	OUT[12--19]("F_020_S0_out.mac")
	TRI[12--19]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74F568DW	PQ[20]	TYP["DIC"]
	IN[1--9,11,12,17]("F_000_S0_in.mac")
	OUT[13--16]("F_020_S0_out.mac"),
		[18,19]("F_000_S0_out.mac")
	TRI[13--16]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Synchronous 4-bit up/down decade and binary counters with 3-state outputs"];
TI!SN74F568N	PQ[20]	TYP["DIC"]
	IN[1--9,11,12,17]("F_000_S0_in.mac")
	OUT[13--16]("F_020_S0_out.mac"),
		[18,19]("F_000_S0_out.mac")
	TRI[13--16]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Synchronous 4-bit up/down decade and binary counters with 3-state outputs"];
TI!SN74F569DW	PQ[20]	TYP["DIC"]
	IN[1--9,11,12,17]("F_000_S0_in.mac")
	OUT[13--16]("F_020_S0_out.mac"),
		[18,19]("F_000_S0_out.mac")
	TRI[13--16]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Synchronous 4-bit up/down decade and binary counters with 3-state outputs"];
TI!SN74F569N	PQ[20]	TYP["DIC"]
	IN[1--9,11,12,17]("F_000_S0_in.mac")
	OUT[13--16]("F_020_S0_out.mac"),
		[18,19]("F_000_S0_out.mac")
	TRI[13--16]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Synchronous 4-bit up/down decade and binary counters with 3-state outputs"];
TI!SN74F573DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("F_000_S0_in.mac")
	OUT[12--19]("F_020_S0_out.mac")
	TRI[12--19]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74F573N	PQ[20]	TYP["DIC"]
	IN[1--9,11]("F_000_S0_in.mac")
	OUT[12--19]("F_020_S0_out.mac")
	TRI[12--19]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74F574DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("F_000_S0_in.mac")
	OUT[12--19]("F_020_S0_out.mac")
	TRI[12--19]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74F574N	PQ[20]	TYP["DIC"]
	IN[1--9,11]("F_000_S0_in.mac")
	OUT[12--19]("F_020_S0_out.mac")
	TRI[12--19]("F_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74F620DW	PQ[20]	TYP["DIC"]
	IN[1,19]("F_000_S0_in.mac"),
		[2--9,11--18]("F_040_S0_in.mac")
	BI[2--9]("F_020_S0_out.mac"),
		[11--18]("F_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal bus transceivers"];
TI!SN74F620N	PQ[20]	TYP["DIC"]
	IN[1,19]("F_000_S0_in.mac"),
		[2--9,11--18]("F_040_S0_in.mac")
	BI[2--9]("F_020_S0_out.mac"),
		[11--18]("F_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal bus transceivers"];
TI!SN74F621DW	PQ[20]	TYP["DIC"]
	IN[1,19]("F_000_S0_in.mac"),
		[2--9,11--18]("F_040_S0_in.mac")
	BI[2--9]("F_010_S4_out.mac"),
		[11--18]("F_011_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal bus transceivers"];
TI!SN74F621N	PQ[20]	TYP["DIC"]
	IN[1,19]("F_000_S0_in.mac"),
		[2--9,11--18]("F_040_S0_in.mac")
	BI[2--9]("F_010_S4_out.mac"),
		[11--18]("F_011_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal bus transceivers"];
TI!SN74F622DW	PQ[20]	TYP["DIC"]
	IN[1,19]("F_000_S0_in.mac"),
		[2--9,11--18]("F_040_S0_in.mac")
	BI[2--9]("F_010_S4_out.mac"),
		[11--18]("F_011_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal bus transceivers"];
TI!SN74F622N	PQ[20]	TYP["DIC"]
	IN[1,19]("F_000_S0_in.mac"),
		[2--9,11--18]("F_040_S0_in.mac")
	BI[2--9]("F_010_S4_out.mac"),
		[11--18]("F_011_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal bus transceivers"];
TI!SN74F623N	PQ[20]	TYP["DIC"]
	IN[1,19]("F_000_S0_in.mac"),
		[2--9,11--18]("F_040_S0_in.mac")
	BI[2--9]("F_020_S0_out.mac"),
		[11--18]("F_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal bus transceivers"];
TI!SN74F623DW	PQ[20]	TYP["DIC"]
	IN[1,19]("F_000_S0_in.mac"),
		[2--9,11--18]("F_040_S0_in.mac")
	BI[2--9]("F_020_S0_out.mac"),
		[11--18]("F_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["F"]
	TXT["Octal bus transceivers"];
TI!SN74F657DW	PQ[24]	TYP["DIC"]
	IN[1,11,24]("F_000_S0_in.mac"),
		[2--6,8--10,13--17,20--23]("F_040_S0_in.mac")
	OUT[12]("F_040_S0_out.mac","F_020_S0_out.mac")
	BI[2--6,8--10]("F_020_S0_out.mac"),
		[13--17,20--23]("F_040_S0_out.mac")
	VCC[7]
	GND[18,19]
	FAM["74"]	TEC["F"]
	TXT["Octal transceivers with 8-bit parity generators/checkers and 3-state outputs"];
TI!SN74F657N	PQ[24]	TYP["DIC"]
	IN[1,11,24]("F_000_S0_in.mac"),
		[2--6,8--10,13--17,20--23]("F_040_S0_in.mac")
	OUT[12]("F_040_S0_out.mac","F_020_S0_out.mac")
	BI[2--6,8--10]("F_020_S0_out.mac"),
		[13--17,20--23]("F_040_S0_out.mac")
	VCC[7]
	GND[18,19]
	FAM["74"]	TEC["F"]
	TXT["Octal transceivers with 8-bit parity generators/checkers and 3-state outputs"];
TI!SN74GTL16612DGG	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("LVT_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26]("LVT_040_S0_in.mac"),
		[31,33,34,36--38,40--45,47--49,51,52,54]("GTL_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26]("LVT_040_S0_out.mac"),
		[31,33,34,36--38,40--45,47--49,51,52,54]("GTL_010_S4_out.mac")
	VCC[7,22,50]
	VXX[35]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["GTL_LVT"]
	TXT["18-bit GTL/LVT universal bus transceiver"];
TI!SN74GTL16612DL	PQ[56]	TYP["DIC"]
	IN[1,2,27--30,55,56]("LVT_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26]("LVT_040_S0_in.mac"),
		[31,33,34,36--38,40--45,47--49,51,52,54]("GTL_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26]("LVT_040_S0_out.mac"),
		[31,33,34,36--38,40--45,47--49,51,52,54]("GTL_010_S4_out.mac")
	VCC[7,22,50]
	VXX[35]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["GTL_LVT"]
	TXT["18-bit GTL/LVT universal bus transceiver"];
TI!SN74HCT00D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HCT"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!SN74HCT00DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HCT"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!SN74HCT00N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HCT"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!SN74HCT02D	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("HC_000_S0_in.mac")
	OUT[1,4,10,13]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HCT"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74HCT02DB	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("HC_000_S0_in.mac")
	OUT[1,4,10,13]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HCT"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74HCT02N	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("HC_000_S0_in.mac")
	OUT[1,4,10,13]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HCT"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74HCT04D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("HC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HCT"]
	TXT["Hex inverters"];
TI!SN74HCT04DB	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("HC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HCT"]
	TXT["Hex inverters"];
TI!SN74HCT04N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("HC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HCT"]
	TXT["Hex inverters"];
TI!SN74HCT08D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HCT"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!SN74HCT08DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HCT"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!SN74HCT08N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HCT"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!SN74HCT32D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HCT"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN74HCT32DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HCT"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN74HCT32N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HCT"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN74HCT74D	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("HC_000_S0_in.mac")
	OUT[5,6,8,9]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HCT"]
	TXT["Dual D-type positive-edge-triggered flip-flops with clear and preset"];
TI!SN74HCT74DB	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("HC_000_S0_in.mac")
	OUT[5,6,8,9]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HCT"]
	TXT["Dual D-type positive-edge-triggered flip-flops with clear and preset"];
TI!SN74HCT74N	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("HC_000_S0_in.mac")
	OUT[5,6,8,9]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HCT"]
	TXT["Dual D-type positive-edge-triggered flip-flops with clear and preset"];
TI!SN74HCT138D	PQ[16]	TYP["DIC"]
	IN[1--6]("HC_000_S0_in.mac")
	OUT[7,9--15]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HCT"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74HCT138DB	PQ[16]	TYP["DIC"]
	IN[1--6]("HC_000_S0_in.mac")
	OUT[7,9--15]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HCT"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74HCT138N	PQ[16]	TYP["DIC"]
	IN[1--6]("HC_000_S0_in.mac")
	OUT[7,9--15]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HCT"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74HCT139D	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("HC_000_S0_in.mac")
	OUT[4--7,9--12]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HCT"]
	TXT["Dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74HCT139DB	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("HC_000_S0_in.mac")
	OUT[4--7,9--12]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HCT"]
	TXT["Dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74HCT139N	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("HC_000_S0_in.mac")
	OUT[4--7,9--12]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HCT"]
	TXT["Dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74HCT157D	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("HC_000_S0_in.mac")
	OUT[4,7,9,12]("HC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HCT"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74HCT157DB	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("HC_000_S0_in.mac")
	OUT[4,7,9,12]("HC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HCT"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74HCT157N	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("HC_000_S0_in.mac")
	OUT[4,7,9,12]("HC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HCT"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74HCT240DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("HC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("HC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74HCT240DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("HC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("HC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74HCT240N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("HC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("HC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74HCT244DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("HC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("HC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74HCT244DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("HC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("HC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74HCT244N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("HC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("HC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74HCT245DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--19]("HC_000_S0_in.mac")
	BI[2--9,11--18]("HC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74HCT245DB	PQ[20]	TYP["DIC"]
	IN[1--9,11--19]("HC_000_S0_in.mac")
	BI[2--9,11--18]("HC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74HCT245N	PQ[20]	TYP["DIC"]
	IN[1--9,11--19]("HC_000_S0_in.mac")
	BI[2--9,11--18]("HC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74HCT257D	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("HC_000_S0_in.mac")
	OUT[4,7,9,12]("HC_040_S0_out.mac")
	TRI[4,7,9,12]("HC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HCT"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74HCT257N	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("HC_000_S0_in.mac")
	OUT[4,7,9,12]("HC_040_S0_out.mac")
	TRI[4,7,9,12]("HC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HCT"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74HCT273DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("HC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("HC_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal D-type flip-flops with clear"];
TI!SN74HCT273DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("HC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("HC_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal D-type flip-flops with clear"];
TI!SN74HCT273N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("HC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("HC_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal D-type flip-flops with clear"];
TI!SN74HCT373DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("HC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("HC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74HCT373DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("HC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("HC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74HCT373N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("HC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("HC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74HCT374DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("HC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("HC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74HCT374DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("HC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("HC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74HCT374N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("HC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("HC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74HCT377DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("HC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("HC_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal D-type flip-flops with clock enable"];
TI!SN74HCT377DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("HC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("HC_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal D-type flip-flops with clock enable"];
TI!SN74HCT377N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("HC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("HC_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal D-type flip-flops with clock enable"];
TI!SN74HCT540DW	PQ[20]	TYP["DIC"]
	IN[1--9,19]("HC_000_S0_in.mac")
	OUT[11--18]("HC_040_S0_out.mac")
	TRI[11--18]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74HCT540DB	PQ[20]	TYP["DIC"]
	IN[1--9,19]("HC_000_S0_in.mac")
	OUT[11--18]("HC_040_S0_out.mac")
	TRI[11--18]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74HCT540N	PQ[20]	TYP["DIC"]
	IN[1--9,19]("HC_000_S0_in.mac")
	OUT[11--18]("HC_040_S0_out.mac")
	TRI[11--18]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74HCT541N	PQ[20]	TYP["DIC"]
	IN[1--9,19]("HC_000_S0_in.mac")
	OUT[11--18]("HC_040_S0_out.mac")
	TRI[11--18]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74HCT541DW	PQ[20]	TYP["DIC"]
	IN[1--9,19]("HC_000_S0_in.mac")
	OUT[11--18]("HC_040_S0_out.mac")
	TRI[11--18]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74HCT541DB	PQ[20]	TYP["DIC"]
	IN[1--9,19]("HC_000_S0_in.mac")
	OUT[11--18]("HC_040_S0_out.mac")
	TRI[11--18]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74HCT573DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("HC_000_S0_in.mac")
	OUT[12--19]("HC_040_S0_out.mac")
	TRI[12--19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74HCT573DB	PQ[20]	TYP["DIC"]
	IN[1--9,11]("HC_000_S0_in.mac")
	OUT[12--19]("HC_040_S0_out.mac")
	TRI[12--19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74HCT573N	PQ[20]	TYP["DIC"]
	IN[1--9,11]("HC_000_S0_in.mac")
	OUT[12--19]("HC_040_S0_out.mac")
	TRI[12--19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74HCT574DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("HC_000_S0_in.mac")
	OUT[12--19]("HC_040_S0_out.mac")
	TRI[12--19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74HCT574DB	PQ[20]	TYP["DIC"]
	IN[1--9,11]("HC_000_S0_in.mac")
	OUT[12--19]("HC_040_S0_out.mac")
	TRI[12--19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74HCT574N	PQ[20]	TYP["DIC"]
	IN[1--9,11]("HC_000_S0_in.mac")
	OUT[12--19]("HC_040_S0_out.mac")
	TRI[12--19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74HCT623DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--19]("HC_000_S0_in.mac")
	BI[2--9,11--18]("HC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal bus transceivers"];
TI!SN74HCT623N	PQ[20]	TYP["DIC"]
	IN[1--9,11--19]("HC_000_S0_in.mac")
	BI[2--9,11--18]("HC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal bus transceivers"];
TI!SN74HCT652DW	PQ[24]	TYP["DIC"]
	IN[1--11,13--23]("HC_000_S0_in.mac")
	BI[4--11,13--20]("HC_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["HCT"]
	TXT["Octal bus transceivers and registers with 3-state outputs"];
TI!SN74HCT652NT	PQ[24]	TYP["DIC"]
	IN[1--11,13--23]("HC_000_S0_in.mac")
	BI[4--11,13--20]("HC_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["HCT"]
	TXT["Octal bus transceivers and registers with 3-state outputs"];
TI!SN74HCT125D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_040_S0_in.mac")
	OUT[3,6,8,11]("HC_040_S0_out.mac")
	TRI[3,6,8,11]("HC_024_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HCT"]
	TXT["Quadruple bus buffer gates with 3-state outputs"];
TI!SN74HCT125N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_040_S0_in.mac")
	OUT[3,6,8,11]("HC_040_S0_out.mac")
	TRI[3,6,8,11]("HC_024_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HCT"]
	TXT["Quadruple bus buffer gates with 3-state outputs"];
TI!SN74HCT640DB	PQ[20]	TYP["DIC"]
	IN[1,19]("HC_000_S0_in.mac"),
		[2--9,11--18]("HC_040_S0_in.mac")
	BI[2--9,11--18]("HC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74HCT640DW	PQ[20]	TYP["DIC"]
	IN[1,19]("HC_000_S0_in.mac"),
		[2--9,11--18]("HC_040_S0_in.mac")
	BI[2--9,11--18]("HC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74HCT640N	PQ[20]	TYP["DIC"]
	IN[1,19]("HC_000_S0_in.mac"),
		[2--9,11--18]("HC_040_S0_in.mac")
	BI[2--9,11--18]("HC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74HCT645DW	PQ[20]	TYP["DIC"]
	IN[1,19]("HC_000_S0_in.mac"),
		[2--9,11--18]("HC_040_S0_in.mac")
	BI[2--9,11--18]("HC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74HCT645DB	PQ[20]	TYP["DIC"]
	IN[1,19]("HC_000_S0_in.mac"),
		[2--9,11--18]("HC_040_S0_in.mac")
	BI[2--9,11--18]("HC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74HCT645N	PQ[20]	TYP["DIC"]
	IN[1,19]("HC_000_S0_in.mac"),
		[2--9,11--18]("HC_040_S0_in.mac")
	BI[2--9,11--18]("HC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HCT"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74HCT646DW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("HC_000_S0_in.mac"),
		[4--11,13--20]("HC_040_S0_in.mac")
	BI[4--11,13--20]("HC_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["HCT"]
	TXT["Octal bus transceivers and registers with 3-state output"];
TI!SN74HCT646NT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("HC_000_S0_in.mac"),
		[4--11,13--20]("HC_040_S0_in.mac")
	BI[4--11,13--20]("HC_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["HCT"]
	TXT["Octal bus transceivers and registers with 3-state output"];
TI!SN74HC00D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!SN74HC00DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!SN74HC00N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!SN74HC02D	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("HC_000_S0_in.mac")
	OUT[1,4,10,13]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74HC02DB	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("HC_000_S0_in.mac")
	OUT[1,4,10,13]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74HC02N	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("HC_000_S0_in.mac")
	OUT[1,4,10,13]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74HC03D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-input positive-NAND gates with open-drain outputs"];
TI!SN74HC03DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-input positive-NAND gates with open-drain outputs"];
TI!SN74HC03N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-input positive-NAND gates with open-drain outputs"];
TI!SN74HC04D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("HC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Hex inverters"];
TI!SN74HC04DB	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("HC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Hex inverters"];
TI!SN74HC04N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("HC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Hex inverters"];
TI!SN74HCU04N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("HC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Hex inverters"];
TI!SN74HCU04D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("HC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Hex inverters"];
TI!SN74HCU04DB	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("HC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Hex inverters"];
TI!SN74HC05D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("HC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("HC_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Hex inverters with open-drain outputs"];
TI!SN74HC05DB	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("HC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("HC_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Hex inverters with open-drain outputs"];
TI!SN74HC05N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("HC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("HC_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Hex inverters with open-drain outputs"];
TI!SN74HC08D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!SN74HC08DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!SN74HC08N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!SN74HC10D	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("HC_000_S0_in.mac")
	OUT[6,8,12]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Triple 3-input positive-NAND gates"];
TI!SN74HC10DB	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("HC_000_S0_in.mac")
	OUT[6,8,12]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Triple 3-input positive-NAND gates"];
TI!SN74HC10N	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("HC_000_S0_in.mac")
	OUT[6,8,12]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Triple 3-input positive-NAND gates"];
TI!SN74HC11D	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("HC_000_S0_in.mac")
	OUT[6,8,12]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Triple 3-input positive-AND gates"];
TI!SN74HC11DB	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("HC_000_S0_in.mac")
	OUT[6,8,12]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Triple 3-input positive-AND gates"];
TI!SN74HC11N	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("HC_000_S0_in.mac")
	OUT[6,8,12]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Triple 3-input positive-AND gates"];
TI!SN74HC14D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("HC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Hex Schmitt-trigger inverters"];
TI!SN74HC14DB	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("HC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Hex Schmitt-trigger inverters"];
TI!SN74HC14N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("HC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Hex Schmitt-trigger inverters"];
TI!SN74HC20D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[6,8]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["HC"]
	TXT["Dual 4-input positive-NAND gates"];
TI!SN74HC20DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[6,8]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["HC"]
	TXT["Dual 4-input positive-NAND gates"];
TI!SN74HC20N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[6,8]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["HC"]
	TXT["Dual 4-input positive-NAND gates"];
TI!SN74HC21D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[6,8]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["HC"]
	TXT["Dual 4-input positive-AND gates"];
TI!SN74HC21DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[6,8]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["HC"]
	TXT["Dual 4-input positive-AND gates"];
TI!SN74HC21N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[6,8]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["HC"]
	TXT["Dual 4-input positive-AND gates"];
TI!SN74HC27D	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("HC_000_S0_in.mac")
	OUT[6,8,12]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Triple 3-input positive-NOR gates"];
TI!SN74HC27DB	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("HC_000_S0_in.mac")
	OUT[6,8,12]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Triple 3-input positive-NOR gates"];
TI!SN74HC27N	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("HC_000_S0_in.mac")
	OUT[6,8,12]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Triple 3-input positive-NOR gates"];
TI!SN74HC32D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN74HC32DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN74HC32N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN74HC42N	PQ[16]	TYP["DIC"]
	IN[12--15]("HC_000_S0_in.mac")
	OUT[1--7,9--11]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["4-line to 10-line decoders (1-of-10)"];
TI!SN74HC74D	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("HC_000_S0_in.mac")
	OUT[5,6,8,9]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Dual D-type positive-edge-triggered flip-flops with clear and preset"];
TI!SN74HC74DB	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("HC_000_S0_in.mac")
	OUT[5,6,8,9]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Dual D-type positive-edge-triggered flip-flops with clear and preset"];
TI!SN74HC74N	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("HC_000_S0_in.mac")
	OUT[5,6,8,9]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Dual D-type positive-edge-triggered flip-flops with clear and preset"];
TI!SN74HC86D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-input exclusive-OR gates"];
TI!SN74HC86DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-input exclusive-OR gates"];
TI!SN74HC86N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-input exclusive-OR gates"];
TI!SN74HC109D	PQ[16]	TYP["DIC"]
	IN[1--5,11--15]("HC_000_S0_in.mac")
	OUT[6,7,9,10]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Dual J-K positive-edge-triggered flip-flops with clear and preset"];
TI!SN74HC109DB	PQ[16]	TYP["DIC"]
	IN[1--5,11--15]("HC_000_S0_in.mac")
	OUT[6,7,9,10]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Dual J-K positive-edge-triggered flip-flops with clear and preset"];
TI!SN74HC109N	PQ[16]	TYP["DIC"]
	IN[1--5,11--15]("HC_000_S0_in.mac")
	OUT[6,7,9,10]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Dual J-K positive-edge-triggered flip-flops with clear and preset"];
TI!SN74HC112D	PQ[16]	TYP["DIC"]
	IN[1--4,10--15]("HC_000_S0_in.mac")
	OUT[5--7,9]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Dual J-K negative-edge-triggered flip-flops with clear and preset"];
TI!SN74HC112DB	PQ[16]	TYP["DIC"]
	IN[1--4,10--15]("HC_000_S0_in.mac")
	OUT[5--7,9]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Dual J-K negative-edge-triggered flip-flops with clear and preset"];
TI!SN74HC112N	PQ[16]	TYP["DIC"]
	IN[1--4,10--15]("HC_000_S0_in.mac")
	OUT[5--7,9]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Dual J-K negative-edge-triggered flip-flops with clear and preset"];
TI!SN74HC132D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple positive-NAND gates with Schmitt-trigger inputs"];
TI!SN74HC132DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple positive-NAND gates with Schmitt-trigger inputs"];
TI!SN74HC132N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple positive-NAND gates with Schmitt-trigger inputs"];
TI!SN74HC138D	PQ[16]	TYP["DIC"]
	IN[1--6]("HC_000_S0_in.mac")
	OUT[7,9--15]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74HC138DB	PQ[16]	TYP["DIC"]
	IN[1--6]("HC_000_S0_in.mac")
	OUT[7,9--15]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74HC138N	PQ[16]	TYP["DIC"]
	IN[1--6]("HC_000_S0_in.mac")
	OUT[7,9--15]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74HC139D	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("HC_000_S0_in.mac")
	OUT[4--7,9--12]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74HC139DB	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("HC_000_S0_in.mac")
	OUT[4--7,9--12]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74HC139N	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("HC_000_S0_in.mac")
	OUT[4--7,9--12]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74HC148N	PQ[16]	TYP["DIC"]
	IN[1--5,10--13]("HC_000_S0_in.mac")
	OUT[6,7,9,14,15]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["8-line to 3-line priority encoders"];
TI!SN74HC151D	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("HC_000_S0_in.mac")
	OUT[5,6]("HC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["8-line to 1-line data selectors/multiplexers"];
TI!SN74HC151DB	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("HC_000_S0_in.mac")
	OUT[5,6]("HC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["8-line to 1-line data selectors/multiplexers"];
TI!SN74HC151N	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("HC_000_S0_in.mac")
	OUT[5,6]("HC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["8-line to 1-line data selectors/multiplexers"];
TI!SN74HC153D	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("HC_000_S0_in.mac")
	OUT[7,9]("HC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers"];
TI!SN74HC153DB	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("HC_000_S0_in.mac")
	OUT[7,9]("HC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers"];
TI!SN74HC153N	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("HC_000_S0_in.mac")
	OUT[7,9]("HC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers"];
TI!SN74HC157D	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("HC_000_S0_in.mac")
	OUT[4,7,9,12]("HC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74HC157DB	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("HC_000_S0_in.mac")
	OUT[4,7,9,12]("HC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74HC157N	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("HC_000_S0_in.mac")
	OUT[4,7,9,12]("HC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74HC158D	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("HC_000_S0_in.mac")
	OUT[4,7,9,12]("HC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74HC158DB	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("HC_000_S0_in.mac")
	OUT[4,7,9,12]("HC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74HC158N	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("HC_000_S0_in.mac")
	OUT[4,7,9,12]("HC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74HC161D	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("HC_000_S0_in.mac")
	OUT[11--15]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Synchronous 4-bit binary counters"];
TI!SN74HC163D	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("HC_000_S0_in.mac")
	OUT[11--15]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Synchronous 4-bit binary counters"];
TI!SN74HC161DB	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("HC_000_S0_in.mac")
	OUT[11--15]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Synchronous 4-bit binary counters"];
TI!SN74HC161N	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("HC_000_S0_in.mac")
	OUT[11--15]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Synchronous 4-bit binary counters"];
TI!SN74HC163DB	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("HC_000_S0_in.mac")
	OUT[11--15]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Synchronous 4-bit binary counters"];
TI!SN74HC163N	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("HC_000_S0_in.mac")
	OUT[11--15]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Synchronous 4-bit binary counters"];
TI!SN74HC164N	PQ[14]	TYP["DIC"]
	IN[1,2,8,9]("HC_000_S0_in.mac")
	OUT[3--6,10--13]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["8-bit parallel-out serial shift registers"];
TI!SN74HC164D	PQ[14]	TYP["DIC"]
	IN[1,2,8,9]("HC_000_S0_in.mac")
	OUT[3--6,10--13]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["8-bit parallel-out serial shift registers"];
TI!SN74HC164DB	PQ[14]	TYP["DIC"]
	IN[1,2,8,9]("HC_000_S0_in.mac")
	OUT[3--6,10--13]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["8-bit parallel-out serial shift registers"];
TI!SN74HC165D	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("HC_000_S0_in.mac")
	OUT[7,9]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Parallel-load 8-bit shift registers"];
TI!SN74HC165DB	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("HC_000_S0_in.mac")
	OUT[7,9]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Parallel-load 8-bit shift registers"];
TI!SN74HC165N	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("HC_000_S0_in.mac")
	OUT[7,9]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Parallel-load 8-bit shift registers"];
TI!SN74HC166D	PQ[16]	TYP["DIC"]
	IN[1--7,9--12,14,15]("HC_000_S0_in.mac")
	OUT[13]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Parallel-load 8-bit shift registers"];
TI!SN74HC166DB	PQ[16]	TYP["DIC"]
	IN[1--7,9--12,14,15]("HC_000_S0_in.mac")
	OUT[13]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Parallel-load 8-bit shift registers"];
TI!SN74HC166N	PQ[16]	TYP["DIC"]
	IN[1--7,9--12,14,15]("HC_000_S0_in.mac")
	OUT[13]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Parallel-load 8-bit shift registers"];
TI!SN74HC174D	PQ[16]	TYP["DIC"]
	IN[1,3,4,6,9,11,13,14]("HC_000_S0_in.mac")
	OUT[2,5,7,10,12,15]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Hex D-type flip-flops with clear"];
TI!SN74HC174DB	PQ[16]	TYP["DIC"]
	IN[1,3,4,6,9,11,13,14]("HC_000_S0_in.mac")
	OUT[2,5,7,10,12,15]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Hex D-type flip-flops with clear"];
TI!SN74HC174N	PQ[16]	TYP["DIC"]
	IN[1,3,4,6,9,11,13,14]("HC_000_S0_in.mac")
	OUT[2,5,7,10,12,15]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Hex D-type flip-flops with clear"];
TI!SN74HC175D	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,12,13]("HC_000_S0_in.mac")
	OUT[2,3,6,7,10,11,14,15]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple D-type flip-flops with clear"];
TI!SN74HC175DB	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,12,13]("HC_000_S0_in.mac")
	OUT[2,3,6,7,10,11,14,15]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple D-type flip-flops with clear"];
TI!SN74HC175N	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,12,13]("HC_000_S0_in.mac")
	OUT[2,3,6,7,10,11,14,15]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple D-type flip-flops with clear"];
TI!SN74HC191N	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("HC_000_S0_in.mac")
	OUT[2,3,6,7,12,13]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Synchronous 4-bit up/down binary counters"];
TI!SN74HC193D	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("HC_000_S0_in.mac")
	OUT[2,3,6,7,12,13]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Synchronous 4-bit up/down counters (dual clock with clear)"];
TI!SN74HC193DB	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("HC_000_S0_in.mac")
	OUT[2,3,6,7,12,13]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Synchronous 4-bit up/down counters (dual clock with clear)"];
TI!SN74HC193N	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("HC_000_S0_in.mac")
	OUT[2,3,6,7,12,13]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Synchronous 4-bit up/down counters (dual clock with clear)"];
TI!SN74HC240DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("HC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("HC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74HC240DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("HC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("HC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74HC240N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("HC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("HC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74HC241DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("HC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("HC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74HC241DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("HC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("HC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74HC241N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("HC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("HC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74HC244DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("HC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("HC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74HC244DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("HC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("HC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74HC244N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("HC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("HC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74HC245DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--19]("HC_000_S0_in.mac")
	BI[2--9,11--18]("HC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74HC245DB	PQ[20]	TYP["DIC"]
	IN[1--9,11--19]("HC_000_S0_in.mac")
	BI[2--9,11--18]("HC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74HC245N	PQ[20]	TYP["DIC"]
	IN[1--9,11--19]("HC_000_S0_in.mac")
	BI[2--9,11--18]("HC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74HC251D	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("HC_000_S0_in.mac")
	OUT[5,6]("HC_040_S0_out.mac")
	TRI[5,6]("HC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Data selectors/multiplexers with 3-state outputs"];
TI!SN74HC251DB	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("HC_000_S0_in.mac")
	OUT[5,6]("HC_040_S0_out.mac")
	TRI[5,6]("HC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Data selectors/multiplexers with 3-state outputs"];
TI!SN74HC251N	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("HC_000_S0_in.mac")
	OUT[5,6]("HC_040_S0_out.mac")
	TRI[5,6]("HC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Data selectors/multiplexers with 3-state outputs"];
TI!SN74HC253D	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("HC_000_S0_in.mac")
	OUT[7,9]("HC_040_S0_out.mac")
	TRI[7,9]("HC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74HC253DB	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("HC_000_S0_in.mac")
	OUT[7,9]("HC_040_S0_out.mac")
	TRI[7,9]("HC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74HC253N	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("HC_000_S0_in.mac")
	OUT[7,9]("HC_040_S0_out.mac")
	TRI[7,9]("HC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74HC257D	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("HC_000_S0_in.mac")
	OUT[4,7,9,12]("HC_040_S0_out.mac")
	TRI[4,7,9,12]("HC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74HC257DB	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("HC_000_S0_in.mac")
	OUT[4,7,9,12]("HC_040_S0_out.mac")
	TRI[4,7,9,12]("HC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74HC257N	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("HC_000_S0_in.mac")
	OUT[4,7,9,12]("HC_040_S0_out.mac")
	TRI[4,7,9,12]("HC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74HC258D	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("HC_000_S0_in.mac")
	OUT[4,7,9,12]("HC_040_S0_out.mac")
	TRI[4,7,9,12]("HC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74HC258DB	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("HC_000_S0_in.mac")
	OUT[4,7,9,12]("HC_040_S0_out.mac")
	TRI[4,7,9,12]("HC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74HC258N	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("HC_000_S0_in.mac")
	OUT[4,7,9,12]("HC_040_S0_out.mac")
	TRI[4,7,9,12]("HC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74HC259D	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("HC_000_S0_in.mac")
	OUT[4--7,9--12]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["8-bit addressable latches"];
TI!SN74HC259DB	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("HC_000_S0_in.mac")
	OUT[4--7,9--12]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["8-bit addressable latches"];
TI!SN74HC259N	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("HC_000_S0_in.mac")
	OUT[4--7,9--12]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["8-bit addressable latches"];
TI!SN74HC266D	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]("HC_000_S0_in.mac")
	OUT[3,4,10,11]("HC_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-input exclusive-NOR gates with open-drain outputs"];
TI!SN74HC266DB	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]("HC_000_S0_in.mac")
	OUT[3,4,10,11]("HC_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-input exclusive-NOR gates with open-drain outputs"];
TI!SN74HC266N	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]("HC_000_S0_in.mac")
	OUT[3,4,10,11]("HC_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple 2-input exclusive-NOR gates with open-drain outputs"];
TI!SN74HC273DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("HC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("HC_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal D-type flip-flops with clear"];
TI!SN74HC273DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("HC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("HC_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal D-type flip-flops with clear"];
TI!SN74HC273N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("HC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("HC_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal D-type flip-flops with clear"];
TI!SN74HC365D	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,12,14,15]("HC_000_S0_in.mac")
	OUT[3,5,7,9,11,13]("HC_040_S0_out.mac")
	TRI[3,5,7,9,11,13]("HC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74HC365DB	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,12,14,15]("HC_000_S0_in.mac")
	OUT[3,5,7,9,11,13]("HC_040_S0_out.mac")
	TRI[3,5,7,9,11,13]("HC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74HC365N	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,12,14,15]("HC_000_S0_in.mac")
	OUT[3,5,7,9,11,13]("HC_040_S0_out.mac")
	TRI[3,5,7,9,11,13]("HC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74HC367N	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,12,14,15]("HC_000_S0_in.mac")
	OUT[3,5,7,9,11,13]("HC_040_S0_out.mac")
	TRI[3,5,7,9,11,13]("HC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74HC367D	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,12,14,15]("HC_000_S0_in.mac")
	OUT[3,5,7,9,11,13]("HC_040_S0_out.mac")
	TRI[3,5,7,9,11,13]("HC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74HC367DB	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,12,14,15]("HC_000_S0_in.mac")
	OUT[3,5,7,9,11,13]("HC_040_S0_out.mac")
	TRI[3,5,7,9,11,13]("HC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74HC368D	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,12,14,15]("HC_000_S0_in.mac")
	OUT[3,5,7,9,11,13]("HC_040_S0_out.mac")
	TRI[3,5,7,9,11,13]("HC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74HC368DB	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,12,14,15]("HC_000_S0_in.mac")
	OUT[3,5,7,9,11,13]("HC_040_S0_out.mac")
	TRI[3,5,7,9,11,13]("HC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74HC368N	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,12,14,15]("HC_000_S0_in.mac")
	OUT[3,5,7,9,11,13]("HC_040_S0_out.mac")
	TRI[3,5,7,9,11,13]("HC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74HC373DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("HC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("HC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74HC373DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("HC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("HC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74HC373N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("HC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("HC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74HC374DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("HC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("HC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74HC374DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("HC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("HC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74HC374N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("HC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("HC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74HC377DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("HC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("HC_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal D-type flip-flops with clock enable"];
TI!SN74HC377DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("HC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("HC_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal D-type flip-flops with clock enable"];
TI!SN74HC377N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("HC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("HC_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal D-type flip-flops with clock enable"];
TI!SN74HC393N	PQ[16]	TYP["DIC"]
	IN[1,2,4,12,14,15]("HC_000_S0_in.mac")
	OUT[3,5--7,9--11,13]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Dual 4-bit decade and binary counters"];
TI!SN74HC393D	PQ[16]	TYP["DIC"]
	IN[1,2,4,12,14,15]("HC_000_S0_in.mac")
	OUT[3,5--7,9--11,13]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Dual 4-bit decade and binary counters"];
TI!SN74HC393DB	PQ[16]	TYP["DIC"]
	IN[1,2,4,12,14,15]("HC_000_S0_in.mac")
	OUT[3,5--7,9--11,13]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Dual 4-bit decade and binary counters"];
TI!SN74HC534DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("HC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("HC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74HC534N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("HC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("HC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74HC540DW	PQ[20]	TYP["DIC"]
	IN[1--9,19]("HC_000_S0_in.mac")
	OUT[11--18]("HC_040_S0_out.mac")
	TRI[11--18]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74HC540DB	PQ[20]	TYP["DIC"]
	IN[1--9,19]("HC_000_S0_in.mac")
	OUT[11--18]("HC_040_S0_out.mac")
	TRI[11--18]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74HC540N	PQ[20]	TYP["DIC"]
	IN[1--9,19]("HC_000_S0_in.mac")
	OUT[11--18]("HC_040_S0_out.mac")
	TRI[11--18]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74HC541N	PQ[20]	TYP["DIC"]
	IN[1--9,19]("HC_000_S0_in.mac")
	OUT[11--18]("HC_040_S0_out.mac")
	TRI[11--18]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74HC541DW	PQ[20]	TYP["DIC"]
	IN[1--9,19]("HC_000_S0_in.mac")
	OUT[11--18]("HC_040_S0_out.mac")
	TRI[11--18]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74HC541DB	PQ[20]	TYP["DIC"]
	IN[1--9,19]("HC_000_S0_in.mac")
	OUT[11--18]("HC_040_S0_out.mac")
	TRI[11--18]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74HC563DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("HC_000_S0_in.mac")
	OUT[12--19]("HC_040_S0_out.mac")
	TRI[12--19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74HC563N	PQ[20]	TYP["DIC"]
	IN[1--9,11]("HC_000_S0_in.mac")
	OUT[12--19]("HC_040_S0_out.mac")
	TRI[12--19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74HC573DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("HC_000_S0_in.mac")
	OUT[12--19]("HC_040_S0_out.mac")
	TRI[12--19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74HC573DB	PQ[20]	TYP["DIC"]
	IN[1--9,11]("HC_000_S0_in.mac")
	OUT[12--19]("HC_040_S0_out.mac")
	TRI[12--19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74HC573N	PQ[20]	TYP["DIC"]
	IN[1--9,11]("HC_000_S0_in.mac")
	OUT[12--19]("HC_040_S0_out.mac")
	TRI[12--19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74HC573ADB	PQ[20]	TYP["DIC"]
	IN[1--9,11]("HC_000_S0_in.mac")
	OUT[12--19]("HC_040_S0_out.mac")
	TRI[12--19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74HC573ADW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("HC_000_S0_in.mac")
	OUT[12--19]("HC_040_S0_out.mac")
	TRI[12--19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74HC573AN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("HC_000_S0_in.mac")
	OUT[12--19]("HC_040_S0_out.mac")
	TRI[12--19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74HC574DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("HC_000_S0_in.mac")
	OUT[12--19]("HC_040_S0_out.mac")
	TRI[12--19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74HC574DB	PQ[20]	TYP["DIC"]
	IN[1--9,11]("HC_000_S0_in.mac")
	OUT[12--19]("HC_040_S0_out.mac")
	TRI[12--19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74HC574N	PQ[20]	TYP["DIC"]
	IN[1--9,11]("HC_000_S0_in.mac")
	OUT[12--19]("HC_040_S0_out.mac")
	TRI[12--19]("HC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74HC595DW	PQ[16]	TYP["DIC"]
	IN[10--14]("HC_000_S0_in.mac")
	OUT[1--7,9,15]("HC_040_S0_out.mac")
	TRI[1--7,15]("HC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["8-bit shift registers with output latches"];
TI!SN74HC595DB	PQ[16]	TYP["DIC"]
	IN[10--14]("HC_000_S0_in.mac")
	OUT[1--7,9,15]("HC_040_S0_out.mac")
	TRI[1--7,15]("HC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["8-bit shift registers with output latches"];
TI!SN74HC595N	PQ[16]	TYP["DIC"]
	IN[10--14]("HC_000_S0_in.mac")
	OUT[1--7,9,15]("HC_040_S0_out.mac")
	TRI[1--7,15]("HC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["8-bit shift registers with output latches"];
TI!SN74HC623DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--19]("HC_000_S0_in.mac")
	BI[2--9,11--18]("HC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal bus transceivers"];
TI!SN74HC623N	PQ[20]	TYP["DIC"]
	IN[1--9,11--19]("HC_000_S0_in.mac")
	BI[2--9,11--18]("HC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal bus transceivers"];
TI!SN74HC4020DB	PQ[16]	TYP["DIC"]
	IN[10,11]("HC_000_S0_in.mac")
	OUT[1--7,9,12--15]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Asynchronous 14-bit binary counters"];
TI!SN74HC4020D	PQ[16]	TYP["DIC"]
	IN[10,11]("HC_000_S0_in.mac")
	OUT[1--7,9,12--15]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Asynchronous 14-bit binary counters"];
TI!SN74HC4020N	PQ[16]	TYP["DIC"]
	IN[10,11]("HC_000_S0_in.mac")
	OUT[1--7,9,12--15]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Asynchronous 14-bit binary counters"];
TI!SN74HC4040D	PQ[16]	TYP["DIC"]
	IN[10,11]("HC_000_S0_in.mac")
	OUT[1--7,9,12--15]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Asynchronous 12-bit binary counters"];
TI!SN74HC4040DB	PQ[16]	TYP["DIC"]
	IN[10,11]("HC_000_S0_in.mac")
	OUT[1--7,9,12--15]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Asynchronous 12-bit binary counters"];
TI!SN74HC4040N	PQ[16]	TYP["DIC"]
	IN[10,11]("HC_000_S0_in.mac")
	OUT[1--7,9,12--15]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Asynchronous 12-bit binary counters"];
TI!SN74HC4060D	PQ[16]	TYP["DIC"]
	IN[11,12]("HC_000_S0_in.mac")
	OUT[1--7,9,10,13--15]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Asynchronous 14-stage binary counters and oscillators"];
TI!SN74HC4060DB	PQ[16]	TYP["DIC"]
	IN[11,12]("HC_000_S0_in.mac")
	OUT[1--7,9,10,13--15]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Asynchronous 14-stage binary counters and oscillators"];
TI!SN74HC4060N	PQ[16]	TYP["DIC"]
	IN[11,12]("HC_000_S0_in.mac")
	OUT[1--7,9,10,13--15]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["Asynchronous 14-stage binary counters and oscillators"];
TI!SN74HC7001D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple positive-AND gates with Schmitt-trigger inputs"];
TI!SN74HC7001DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple positive-AND gates with Schmitt-trigger inputs"];
TI!SN74HC7001N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple positive-AND gates with Schmitt-trigger inputs"];
TI!SN74HC7002D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple positive-NOR gates with Schmitt-trigger inputs"];
TI!SN74HC7002DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple positive-NOR gates with Schmitt-trigger inputs"];
TI!SN74HC7002N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple positive-NOR gates with Schmitt-trigger inputs"];
TI!SN74HC7032D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple positive-OR gates with Schmitt-trigger inputs"];
TI!SN74HC7032DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple positive-OR gates with Schmitt-trigger inputs"];
TI!SN74HC7032N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_000_S0_in.mac")
	OUT[3,6,8,11]("HC_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple positive-OR gates with Schmitt-trigger inputs"];
TI!SN74HC125D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_040_S0_in.mac")
	OUT[3,6,8,11]("HC_040_S0_out.mac")
	TRI[3,6,8,11]("HC_024_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple bus buffer gates with 3-state outputs"];
TI!SN74HC125DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_040_S0_in.mac")
	OUT[3,6,8,11]("HC_040_S0_out.mac")
	TRI[3,6,8,11]("HC_024_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple bus buffer gates with 3-state outputs"];
TI!SN74HC125N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_040_S0_in.mac")
	OUT[3,6,8,11]("HC_040_S0_out.mac")
	TRI[3,6,8,11]("HC_024_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple bus buffer gates with 3-state outputs"];
TI!SN74HC640DB	PQ[20]	TYP["DIC"]
	IN[1,19]("HC_000_S0_in.mac"),
		[2--9,11--18]("HC_040_S0_in.mac")
	BI[2--9,11--18]("HC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74HC640DW	PQ[20]	TYP["DIC"]
	IN[1,19]("HC_000_S0_in.mac"),
		[2--9,11--18]("HC_040_S0_in.mac")
	BI[2--9,11--18]("HC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74HC640N	PQ[20]	TYP["DIC"]
	IN[1,19]("HC_000_S0_in.mac"),
		[2--9,11--18]("HC_040_S0_in.mac")
	BI[2--9,11--18]("HC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74HC645DB	PQ[20]	TYP["DIC"]
	IN[1,19]("HC_000_S0_in.mac"),
		[2--9,11--18]("HC_040_S0_in.mac")
	BI[2--9,11--18]("HC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74HC645DW	PQ[20]	TYP["DIC"]
	IN[1,19]("HC_000_S0_in.mac"),
		[2--9,11--18]("HC_040_S0_in.mac")
	BI[2--9,11--18]("HC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74HC645N	PQ[20]	TYP["DIC"]
	IN[1,19]("HC_000_S0_in.mac"),
		[2--9,11--18]("HC_040_S0_in.mac")
	BI[2--9,11--18]("HC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74HC646DW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("HC_000_S0_in.mac"),
		[4--11,13--20]("HC_040_S0_in.mac")
	BI[4--11,13--20]("HC_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["HC"]
	TXT["Octal bus transceivers and registers with 3-state output"];
TI!SN74HC646NT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("HC_000_S0_in.mac"),
		[4--11,13--20]("HC_040_S0_in.mac")
	BI[4--11,13--20]("HC_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["HC"]
	TXT["Octal bus transceivers and registers with 3-state output"];
TI!SN74HC652DW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("HC_000_S0_in.mac"),
		[4--11,13--20]("HC_040_S0_in.mac")
	BI[4--11,13--20]("HC_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["HC"]
	TXT["Octal bus transceivers and registers with 3-state outputs"];
TI!SN74HC652NT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("HC_000_S0_in.mac"),
		[4--11,13--20]("HC_040_S0_in.mac")
	BI[4--11,13--20]("HC_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["HC"]
	TXT["Octal bus transceivers and registers with 3-state outputs"];
TI!SN74HC126D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_040_S0_in.mac")
	OUT[3,6,8,11]("HC_040_S0_out.mac")
	TRI[3,6,8,11]("HC_024_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple bus buffer gates with 3-state outputs"];
TI!SN74HC126DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_040_S0_in.mac")
	OUT[3,6,8,11]("HC_040_S0_out.mac")
	TRI[3,6,8,11]("HC_024_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple bus buffer gates with 3-state outputs"];
TI!SN74HC126N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("HC_040_S0_in.mac")
	OUT[3,6,8,11]("HC_040_S0_out.mac")
	TRI[3,6,8,11]("HC_024_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["HC"]
	TXT["Quadruple bus buffer gates with 3-state outputs"];
TI!SN74HC590D	PQ[16]	TYP["DIC"]
	IN[10--14]("HC_000_S0_in.mac")
	OUT[1--7,9,15]("HC_040_S0_out.mac")
	TRI[1--7,15]("HC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["8-bit binary counters with output registers"];
TI!SN74HC590N	PQ[16]	TYP["DIC"]
	IN[10--14]("HC_000_S0_in.mac")
	OUT[1--7,9,15]("HC_040_S0_out.mac")
	TRI[1--7,15]("HC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["8-bit binary counters with output registers"];
TI!SN74HC682N	PQ[20]	TYP["DIC"]
	IN[2--9,11--18]("HC_000_S0_in.mac")
	OUT[1,19]("HC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["8-bit magnitude/identity comparators"];
TI!SN74HC684N	PQ[20]	TYP["DIC"]
	IN[2--9,11--18]("HC_000_S0_in.mac")
	OUT[1,19]("HC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["8-bit magnitude/identity comparators"];
TI!SN74HC682DW	PQ[20]	TYP["DIC"]
	IN[2--9,11--18]("HC_000_S0_in.mac")
	OUT[1,19]("HC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["8-bit magnitude/identity comparators"];
TI!SN74HC684DW	PQ[20]	TYP["DIC"]
	IN[2--9,11--18]("HC_000_S0_in.mac")
	OUT[1,19]("HC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["8-bit magnitude/identity comparators"];
TI!SN74HC688DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("HC_000_S0_in.mac")
	OUT[19]("HC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["8-bit identity comparators"];
TI!SN74HC688DB	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("HC_000_S0_in.mac")
	OUT[19]("HC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["8-bit identity comparators"];
TI!SN74HC688N	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("HC_000_S0_in.mac")
	OUT[19]("HC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["8-bit identity comparators"];
TI!SN74HC688PW	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("HC_000_S0_in.mac")
	OUT[19]("HC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["HC"]
	TXT["8-bit identity comparators"];
TI!SN74HC594DW	PQ[16]	TYP["DIC"]
	IN[10--14]("HC_000_S0_in.mac")
	OUT[1--7,15]("HC_040_S0_out.mac"),
		[9]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["8-bit shift registers with output latches"];
TI!SN74HC594N	PQ[16]	TYP["DIC"]
	IN[10--14]("HC_000_S0_in.mac")
	OUT[1--7,15]("HC_040_S0_out.mac"),
		[9]("HC_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["HC"]
	TXT["8-bit shift registers with output latches"];
TI!74HL33240D	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("HLL_100_S0_in.mac")
	OUT[1--4,9--12]("HLL_140_S0_out.mac")
	TRI[1--4,9--12]("HLL_125_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["HLL"]
	TXT["Inverting octal buffer/line driver with 3-state outputs"];
TI!74HL33241D	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("HLL_100_S0_in.mac")
	OUT[1--4,9--12]("HLL_140_S0_out.mac")
	TRI[1--4,9--12]("HLL_125_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["HLL"]
	TXT["Octal buffer/line driver with 3-state outputs"];
TI!74HL33244D	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("HLL_100_S0_in.mac")
	OUT[1--4,9--12]("HLL_140_S0_out.mac")
	TRI[1--4,9--12]("HLL_125_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["HLL"]
	TXT["Octal buffer/line driver with 3-state outputs"];
TI!74HL33245D	PQ[24]	TYP["DIC"]
	IN[1--4,9--12,14--17,20--23]("HLL_140_S0_in.mac"),
		[13,24]
	BI[1--4,9--12,14--17,20--23]("HLL_140_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["HLL"]
	TXT["Octal transceiver with direction pin and 3-state outputs"];
TI!74HL33373D	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("HLL_100_S0_in.mac")
	OUT[1--4,9--12]("HLL_140_S0_out.mac")
	TRI[1--4,9--12]("HLL_125_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["HLL"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!74HL33374D	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("HLL_100_S0_in.mac")
	OUT[1--4,9--12]("HLL_140_S0_out.mac")
	TRI[1--4,9--12]("HLL_125_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["HLL"]
	TXT["Octal D-type positive-edge-triggered flip-flop with 3-state outputs"];
TI!74HL33533D	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("HLL_100_S0_in.mac")
	OUT[1--4,9--12]("HLL_140_S0_out.mac")
	TRI[1--4,9--12]("HLL_125_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["HLL"]
	TXT["Inverting D-type transparent latches with 3-state outputs"];
TI!74HL33534D	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("HLL_100_S0_in.mac")
	OUT[1--4,9--12]("HLL_140_S0_out.mac")
	TRI[1--4,9--12]("HLL_125_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["HLL"]
	TXT["Inverting octal D-type positive-edge-triggered flip-flop with 3-state outputs"];
TI!74HL33640D	PQ[24]	TYP["DIC"]
	IN[1--4,9--12,14--17,20--23]("HLL_140_S0_in.mac"),
		[13,24]("HLL_100_S0_in.mac")
	BI[1--4,9--12,14--17,20--23]("HLL_140_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["HLL"]
	TXT["Inverting octal bus transceiver with direction pin and 3-state outputs"];
TI!74HL33623D	PQ[24]	TYP["DIC"]
	IN[1--4,9--12,14--17,20--23]("HLL_140_S0_in.mac"),
		[13,24]("HLL_100_S0_in.mac")
	BI[1--4,9--12,14--17,20--23]("HLL_140_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["HLL"]
	TXT["Octal transceiver with dual enable and 3-state outputs"];
TI!74HL33620D	PQ[24]	TYP["DIC"]
	IN[1--4,9--12,14--17,20--23]("HLL_140_S0_in.mac"),
		[13,24]("HLL_100_S0_in.mac")
	BI[1--4,9--12,14--17,20--23]("HLL_140_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["HLL"]
	TXT["Inverting octal receiver with dual enable and 3-state outputs"];
TI!74HL33646D	PQ[28]	TYP["DIC"]
	IN[1,14--16,27,28]("HLL_100_S0_in.mac"),
		[2--5,10--13,17--20,23--26]("HLL_140_S0_in.mac")
	BI[2--5,10--13,17--20,23--26]("HLL_140_S0_out.mac")
	VCC[21,22]
	GND[6--9]
	FAM["74"]	TEC["HLL"]
	TXT["Octal bus transceiver/register with 3-state outputs"];
TI!74HL33652D	PQ[28]	TYP["DIC"]
	IN[1,14--16,27,28]("HLL_100_S0_in.mac"),
		[2--5,10--13,17--20,23--26]("HLL_140_S0_in.mac")
	BI[2--5,10--13,17--20,23--26]("HLL_140_S0_out.mac")
	VCC[21,22]
	GND[6--9]
	FAM["74"]	TEC["HLL"]
	TXT["Octal bus transceiver/register with dual enable and 3-state outputs"];
TI!74HL33952D	PQ[28]	TYP["DIC"]
	IN[1--5,10--12,19,20,23--28]("HLL_140_S0_in.mac"),
		[13--18]("HLL_100_S0_in.mac")
	BI[1--5,10--12,19,20,23--28]("HLL_140_S0_out.mac")
	VCC[21,22]
	GND[6--9]
	FAM["74"]	TEC["HLL"]
	TXT["Octal registered transceiver with 3-state outputs"];
TI!74HL33952DB	PQ[28]	TYP["DIC"]
	IN[1--5,10--12,19,20,23--28]("HLL_140_S0_in.mac"),
		[13--18]("HLL_100_S0_in.mac")
	BI[1--5,10--12,19,20,23--28]("HLL_140_S0_out.mac")
	VCC[21,22]
	GND[6--9]
	FAM["74"]	TEC["HLL"]
	TXT["Octal registered transceiver with 3-state outputs"];
TI!74HL33652DB	PQ[28]	TYP["DIC"]
	IN[1,14--16,27,28]("HLL_100_S0_in.mac"),
		[2--5,10--13,17--20,23--26]("HLL_140_S0_in.mac")
	BI[2--5,10--13,17--20,23--26]("HLL_140_S0_out.mac")
	VCC[21,22]
	GND[6--9]
	FAM["74"]	TEC["HLL"]
	TXT["Octal bus transceiver/register with dual enable and 3-state outputs"];
TI!74HL33646DB	PQ[28]	TYP["DIC"]
	IN[1,14--16,27,28]("HLL_100_S0_in.mac"),
		[2--5,10--13,17--20,23--26]("HLL_140_S0_in.mac")
	BI[2--5,10--13,17--20,23--26]("HLL_140_S0_out.mac")
	VCC[21,22]
	GND[6--9]
	FAM["74"]	TEC["HLL"]
	TXT["Octal bus transceiver/register with 3-state outputs"];
TI!74HL33640DB	PQ[24]	TYP["DIC"]
	IN[1--4,9--12,14--17,20--23]("HLL_140_S0_in.mac"),
		[13,24]("HLL_100_S0_in.mac")
	BI[1--4,9--12,14--17,20--23]("HLL_140_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["HLL"]
	TXT["Inverting octal bus transceiver with direction pin and 3-state outputs"];
TI!74HL33623DB	PQ[24]	TYP["DIC"]
	IN[1--4,9--12,14--17,20--23]("HLL_140_S0_in.mac"),
		[13,24]("HLL_100_S0_in.mac")
	BI[1--4,9--12,14--17,20--23]("HLL_140_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["HLL"]
	TXT["Octal transceiver with dual enable and 3-state outputs"];
TI!74HL33620DB	PQ[24]	TYP["DIC"]
	IN[1--4,9--12,14--17,20--23]("HLL_140_S0_in.mac"),
		[13,24]("HLL_100_S0_in.mac")
	BI[1--4,9--12,14--17,20--23]("HLL_140_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["HLL"]
	TXT["Inverting octal receiver with dual enable and 3-state outputs"];
TI!74HL33534DB	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("HLL_100_S0_in.mac")
	OUT[1--4,9--12]("HLL_140_S0_out.mac")
	TRI[1--4,9--12]("HLL_125_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["HLL"]
	TXT["Inverting octal D-type positive-edge-triggered flip-flop with 3-state outputs"];
TI!74HL33533DB	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("HLL_100_S0_in.mac")
	OUT[1--4,9--12]("HLL_140_S0_out.mac")
	TRI[1--4,9--12]("HLL_125_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["HLL"]
	TXT["Inverting D-type transparent latches with 3-state outputs"];
TI!74HL33374DB	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("HLL_100_S0_in.mac")
	OUT[1--4,9--12]("HLL_140_S0_out.mac")
	TRI[1--4,9--12]("HLL_125_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["HLL"]
	TXT["Octal D-type positive-edge-triggered flip-flop with 3-state outputs"];
TI!74HL33373DB	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("HLL_100_S0_in.mac")
	OUT[1--4,9--12]("HLL_140_S0_out.mac")
	TRI[1--4,9--12]("HLL_125_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["HLL"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!74HL33245DB	PQ[24]	TYP["DIC"]
	IN[1--4,9--12,14--17,20--23]("HLL_140_S0_in.mac"),
		[13,24]
	BI[1--4,9--12,14--17,20--23]("HLL_140_S0_out.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["HLL"]
	TXT["Octal transceiver with direction pin and 3-state outputs"];
TI!74HL33244DB	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("HLL_100_S0_in.mac")
	OUT[1--4,9--12]("HLL_140_S0_out.mac")
	TRI[1--4,9--12]("HLL_125_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["HLL"]
	TXT["Octal buffer/line driver with 3-state outputs"];
TI!74HL33241DB	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("HLL_100_S0_in.mac")
	OUT[1--4,9--12]("HLL_140_S0_out.mac")
	TRI[1--4,9--12]("HLL_125_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["HLL"]
	TXT["Octal buffer/line driver with 3-state outputs"];
TI!74HL33240DB	PQ[24]	TYP["DIC"]
	IN[13--17,20--24]("HLL_100_S0_in.mac")
	OUT[1--4,9--12]("HLL_140_S0_out.mac")
	TRI[1--4,9--12]("HLL_125_S0_tri.mac")
	VCC[18,19]
	GND[5--8]
	FAM["74"]	TEC["HLL"]
	TXT["Inverting octal buffer/line driver with 3-state outputs"];
TI!SN74LS00D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!SN74LS00FK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("LS_000_S0_in.mac")
	OUT[4,9,12,16]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!SN74LS00J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!SN74LS00N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!SN74LS01D	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("LS_000_S0_in.mac")
	OUT[1,4,10,13]("LS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NAND gates with open-collector outputs"];
TI!SN74LS01J	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("LS_000_S0_in.mac")
	OUT[1,4,10,13]("LS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NAND gates with open-collector outputs"];
TI!SN74LS01N	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("LS_000_S0_in.mac")
	OUT[1,4,10,13]("LS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NAND gates with open-collector outputs"];
TI!SN74LS01FK	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]("LS_000_S0_in.mac")
	OUT[2,6,14,19]("LS_011_S4_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NAND gates with open-collector outputs"];
TI!SN74LS02D	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("LS_000_S0_in.mac")
	OUT[1,4,10,13]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74LS02J	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("LS_000_S0_in.mac")
	OUT[1,4,10,13]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74LS02N	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("LS_000_S0_in.mac")
	OUT[1,4,10,13]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74LS02FK	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]("LS_000_S0_in.mac")
	OUT[2,6,14,19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74LS03D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NAND gates with open-collector outputs"];
TI!SN74LS03J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NAND gates with open-collector outputs"];
TI!SN74LS03N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NAND gates with open-collector outputs"];
TI!SN74LS03FK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("LS_000_S0_in.mac")
	OUT[4,9,12,16]("LS_011_S4_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NAND gates with open-collector outputs"];
TI!SN74LS04D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Hex inverters"];
TI!SN74LS04J	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Hex inverters"];
TI!SN74LS04N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Hex inverters"];
TI!SN74LS04FK	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]("LS_000_S0_in.mac")
	OUT[3,6,9,12,14,18]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Hex inverters"];
TI!SN74LS05D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("LS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Hex inverters with open-collector outputs"];
TI!SN74LS05J	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("LS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Hex inverters with open-collector outputs"];
TI!SN74LS05N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("LS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Hex inverters with open-collector outputs"];
TI!SN74LS08D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!SN74LS08J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!SN74LS08N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!SN74LS08FK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("LS_000_S0_in.mac")
	OUT[4,9,12,16]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!SN74LS05FK	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]("LS_000_S0_in.mac")
	OUT[3,6,9,12,14,18]("LS_011_S4_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Hex inverters with open-collector outputs"];
TI!SN74LS09D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-AND gates with open-collector outputs"];
TI!SN74LS09J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-AND gates with open-collector outputs"];
TI!SN74LS09N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-AND gates with open-collector outputs"];
TI!SN74LS09FK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("LS_000_S0_in.mac")
	OUT[4,9,12,16]("LS_011_S4_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-AND gates with open-collector outputs"];
TI!SN74LS10D	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("LS_000_S0_in.mac")
	OUT[6,8,12]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Triple 3-input positive-NAND gates"];
TI!SN74LS10J	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("LS_000_S0_in.mac")
	OUT[6,8,12]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Triple 3-input positive-NAND gates"];
TI!SN74LS10N	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("LS_000_S0_in.mac")
	OUT[6,8,12]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Triple 3-input positive-NAND gates"];
TI!SN74LS10FK	PQ[20]	TYP["DIC"]
	IN[2--4,6,8,13,14,16,19]("LS_000_S0_in.mac")
	OUT[9,12,18]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Triple 3-input positive-NAND gates"];
TI!SN74LS11D	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("LS_000_S0_in.mac")
	OUT[6,8,12]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Triple 3-input positive-AND gates"];
TI!SN74LS11N	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("LS_000_S0_in.mac")
	OUT[6,8,12]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Triple 3-input positive-AND gates"];
TI!SN74LS11J	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("LS_000_S0_in.mac")
	OUT[6,8,12]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Triple 3-input positive-AND gates"];
TI!SN74LS11FK	PQ[20]	TYP["DIC"]
	IN[2--4,6,8,13,14,16,19]("LS_000_S0_in.mac")
	OUT[9,12,18]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Triple 3-input positive-AND gates"];
TI!SN74LS12D	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("LS_000_S0_in.mac")
	OUT[6,8,12]("LS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Triple 3-input positive-NAND gates with open-collector outputs"];
TI!SN74LS12J	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("LS_000_S0_in.mac")
	OUT[6,8,12]("LS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Triple 3-input positive-NAND gates with open-collector outputs"];
TI!SN74LS12N	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("LS_000_S0_in.mac")
	OUT[6,8,12]("LS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Triple 3-input positive-NAND gates with open-collector outputs"];
TI!SN74LS12FK	PQ[20]	TYP["DIC"]
	IN[2--4,6,8,13,14,16,19]("LS_000_S0_in.mac")
	OUT[9,12,18]("LS_011_S4_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Triple 3-input positive-NAND gates with open-collector outputs"];
TI!SN74LS13D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[6,8]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-input positive-NAND Schmitt triggers"];
TI!SN74LS13J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[6,8]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-input positive-NAND Schmitt triggers"];
TI!SN74LS13N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[6,8]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-input positive-NAND Schmitt triggers"];
TI!SN74LS13FK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("LS_000_S0_in.mac")
	OUT[9,12]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,4,5,7,11,15--17]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-input positive-NAND Schmitt triggers"];
TI!SN74LS14D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Hex Schmitt-trigger inverters"];
TI!SN74LS14J	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Hex Schmitt-trigger inverters"];
TI!SN74LS14N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Hex Schmitt-trigger inverters"];
TI!SN74LS14FK	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]("LS_000_S0_in.mac")
	OUT[3,6,9,12,14,18]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Hex Schmitt-trigger inverters"];
TI!SN74LS15D	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("LS_000_S0_in.mac")
	OUT[6,8,12]("LS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Triple 3-input positive-AND gates with open-collector outputs"];
TI!SN74LS15J	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("LS_000_S0_in.mac")
	OUT[6,8,12]("LS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Triple 3-input positive-AND gates with open-collector outputs"];
TI!SN74LS15N	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("LS_000_S0_in.mac")
	OUT[6,8,12]("LS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Triple 3-input positive-AND gates with open-collector outputs"];
TI!SN74LS18D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[6,8]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["LS"]
	TXT["Schmitt-trigger positive-NAND gates and inverters with totem-pole outputs"];
TI!SN74LS18J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[6,8]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["LS"]
	TXT["Schmitt-trigger positive-NAND gates and inverters with totem-pole outputs"];
TI!SN74LS18N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[6,8]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["LS"]
	TXT["Schmitt-trigger positive-NAND gates and inverters with totem-pole outputs"];
TI!SN74LS19D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Schmitt-trigger positive-NAND gates and inverters with totem-pole outputs"];
TI!SN74LS19J	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Schmitt-trigger positive-NAND gates and inverters with totem-pole outputs"];
TI!SN74LS19N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LS_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Schmitt-trigger positive-NAND gates and inverters with totem-pole outputs"];
TI!SN74LS24D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Schmitt-trigger positive-NAND gates and inverters with totem-pole outputs"];
TI!SN74LS24J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Schmitt-trigger positive-NAND gates and inverters with totem-pole outputs"];
TI!SN74LS24N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Schmitt-trigger positive-NAND gates and inverters with totem-pole outputs"];
TI!SN74LS20D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[6,8]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-input positive-NAND gates"];
TI!SN74LS20J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[6,8]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-input positive-NAND gates"];
TI!SN74LS20N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[6,8]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-input positive-NAND gates"];
TI!SN74LS20FK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("LS_000_S0_in.mac")
	OUT[9,12]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,4,5,7,11,15--17]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-input positive-NAND gates"];
TI!SN74LS21D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[6,8]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-input positive-AND gates"];
TI!SN74LS21J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[6,8]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-input positive-AND gates"];
TI!SN74LS21N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[6,8]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-input positive-AND gates"];
TI!SN74LS21FK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("LS_000_S0_in.mac")
	OUT[9,12]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,4,5,7,11,15--17]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-input positive-AND gates"];
TI!SN74LS22D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[6,8]("LS_011_S4_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-input positive-NAND gates with open-collector outputs"];
TI!SN74LS22J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[6,8]("LS_011_S4_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-input positive-NAND gates with open-collector outputs"];
TI!SN74LS22N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[6,8]("LS_011_S4_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-input positive-NAND gates with open-collector outputs"];
TI!SN74LS22FK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("LS_000_S0_in.mac")
	OUT[9,12]("LS_011_S4_out.mac")
	VCC[20]
	GND[10]
	NC[1,4,5,7,11,15--17]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-input positive-NAND gates with open-collector outputs"];
TI!SN74LS26D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input high-voltage interface positive-NAND gates"];
TI!SN74LS26N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input high-voltage interface positive-NAND gates"];
TI!SN74LS26J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input high-voltage interface positive-NAND gates"];
TI!SN74LS26FK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("LS_000_S0_in.mac")
	OUT[4,9,12,16]("LS_011_S4_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input high-voltage interface positive-NAND gates"];
TI!SN74LS27D	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("LS_000_S0_in.mac")
	OUT[6,8,12]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Triple 3-input positive-NOR gates"];
TI!SN74LS27J	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("LS_000_S0_in.mac")
	OUT[6,8,12]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Triple 3-input positive-NOR gates"];
TI!SN74LS27N	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("LS_000_S0_in.mac")
	OUT[6,8,12]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Triple 3-input positive-NOR gates"];
TI!SN74LS27FK	PQ[20]	TYP["DIC"]
	IN[2--4,6,8,13,14,16,19]("LS_000_S0_in.mac")
	OUT[9,12,18]("LS_011_S4_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Triple 3-input positive-NOR gates"];
TI!SN74LS28D	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("LS_000_S0_in.mac")
	OUT[1,4,10,13]("LS_020_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NOR buffers"];
TI!SN74LS28J	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("LS_000_S0_in.mac")
	OUT[1,4,10,13]("LS_020_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NOR buffers"];
TI!SN74LS28N	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("LS_000_S0_in.mac")
	OUT[1,4,10,13]("LS_020_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NOR buffers"];
TI!SN74LS28FK	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]("LS_000_S0_in.mac")
	OUT[2,6,14,19]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NOR buffers"];
TI!SN74LS30D	PQ[14]	TYP["DIC"]
	IN[1--6,11,12]("LS_000_S0_in.mac")
	OUT[8]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[9,10,13]
	FAM["74"]	TEC["LS"]
	TXT["8-input positive-NAND gates"];
TI!SN74LS30FK	PQ[20]	TYP["DIC"]
	IN[2--4,6,8,9,16,18]("LS_000_S0_in.mac")
	OUT[12]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,13--15,17,19]
	FAM["74"]	TEC["LS"]
	TXT["8-input positive-NAND gates"];
TI!SN74LS30J	PQ[14]	TYP["DIC"]
	IN[1--6,11,12]("LS_000_S0_in.mac")
	OUT[8]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[9,10,13]
	FAM["74"]	TEC["LS"]
	TXT["8-input positive-NAND gates"];
TI!SN74LS30N	PQ[14]	TYP["DIC"]
	IN[1--6,11,12]("LS_000_S0_in.mac")
	OUT[8]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[9,10,13]
	FAM["74"]	TEC["LS"]
	TXT["8-input positive-NAND gates"];
TI!SN74LS31D	PQ[16]	TYP["DIC"]
	IN[1,3,5,6,10,11,13,15]("LS_000_S0_in.mac")
	OUT[2,4,12,14]("LS_000_S0_out.mac"),
		[7,9]("LS_020_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Delay elements"];
TI!SN74LS31J	PQ[16]	TYP["DIC"]
	IN[1,3,5,6,10,11,13,15]("LS_000_S0_in.mac")
	OUT[2,4,12,14]("LS_000_S0_out.mac"),
		[7,9]("LS_020_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Delay elements"];
TI!SN74LS31N	PQ[16]	TYP["DIC"]
	IN[1,3,5,6,10,11,13,15]("LS_000_S0_in.mac")
	OUT[2,4,12,14]("LS_000_S0_out.mac"),
		[7,9]("LS_020_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Delay elements"];
TI!SN74LS31FK	PQ[20]	TYP["DIC"]
	IN[2,4,7,8,13,14,17,19]("LS_000_S0_in.mac")
	OUT[3,5,15,18]("LS_000_S0_out.mac"),
		[9,12]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Delay elements"];
TI!SN74LS32D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN74LS32FK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("LS_000_S0_in.mac")
	OUT[4,9,12,16]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN74LS32J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN74LS32N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN74LS33D	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("LS_000_S0_in.mac")
	OUT[1,4,10,13]("LS_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NOR buffers with open-collector outputs"];
TI!SN74LS33J	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("LS_000_S0_in.mac")
	OUT[1,4,10,13]("LS_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NOR buffers with open-collector outputs"];
TI!SN74LS33N	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("LS_000_S0_in.mac")
	OUT[1,4,10,13]("LS_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NOR buffers with open-collector outputs"];
TI!SN74LS33FK	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]("LS_000_S0_in.mac")
	OUT[2,6,14,19]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NOR buffers with open-collector outputs"];
TI!SN74LS37D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_020_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NAND buffers"];
TI!SN74LS37J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_020_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NAND buffers"];
TI!SN74LS37N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_020_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NAND buffers"];
TI!SN74LS37FK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("LS_000_S0_in.mac")
	OUT[4,9,12,16]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NAND buffers"];
TI!SN74LS38D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NAND buffers with open-collector outputs"];
TI!SN74LS38J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NAND buffers with open-collector outputs"];
TI!SN74LS38N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NAND buffers with open-collector outputs"];
TI!SN74LS38FK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("LS_000_S0_in.mac")
	OUT[4,9,12,16]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NAND buffers with open-collector outputs"];
TI!SN74LS40D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[6,8]("LS_020_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-input positive-NAND buffers"];
TI!SN74LS40J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[6,8]("LS_020_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-input positive-NAND buffers"];
TI!SN74LS40N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[6,8]("LS_020_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-input positive-NAND buffers"];
TI!SN74LS40FK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("LS_000_S0_in.mac")
	OUT[9,12]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,4,5,7,11,15--17]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-input positive-NAND buffers"];
TI!SN74LS42D	PQ[16]	TYP["DIC"]
	IN[12--15]("LS_000_S0_in.mac")
	OUT[1--7,9--11]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["4-line to 10-line decoders (1-of-10)"];
TI!SN74LS42J	PQ[16]	TYP["DIC"]
	IN[12--15]("LS_000_S0_in.mac")
	OUT[1--7,9--11]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["4-line to 10-line decoders (1-of-10)"];
TI!SN74LS42N	PQ[16]	TYP["DIC"]
	IN[12--15]("LS_000_S0_in.mac")
	OUT[1--7,9--11]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["4-line to 10-line decoders (1-of-10)"];
TI!SN74LS42FK	PQ[20]	TYP["DIC"]
	IN[15,17--19]("LS_000_S0_in.mac")
	OUT[2--5,7--9,12--14]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["4-line to 10-line decoders (1-of-10)"];
TI!SN74LS15FK	PQ[20]	TYP["DIC"]
	IN[2--4,6,8,13,14,16,19]("LS_000_S0_in.mac")
	OUT[9,12,18]("LS_011_S4_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Triple 3-input positive-AND gates with open-collector outputs"];
TI!SN74LS47D	PQ[16]	TYP["DIC"]
	IN[1--3,5--7]("LS_000_S0_in.mac"),
		[4]("LS_040_S0_in.mac")
	OUT[9--15]("LS_010_S4_out.mac")
	BI[4]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN74LS47J	PQ[16]	TYP["DIC"]
	IN[1--3,5--7]("LS_000_S0_in.mac"),
		[4]("LS_040_S0_in.mac")
	OUT[9--15]("LS_010_S4_out.mac")
	BI[4]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN74LS47N	PQ[16]	TYP["DIC"]
	IN[1--3,5--7]("LS_000_S0_in.mac"),
		[4]("LS_040_S0_in.mac")
	OUT[9--15]("LS_010_S4_out.mac")
	BI[4]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN74LS47FK	PQ[20]	TYP["DIC"]
	IN[2--4,7--9]("LS_000_S0_in.mac"),
		[5]("LS_040_S0_in.mac")
	OUT[12--15,17--19]("LS_010_S4_out.mac")
	BI[5]
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN74LS49D	PQ[14]	TYP["DIC"]
	IN[1--5]("LS_000_S0_in.mac")
	OUT[6,8--13]("AS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN74LS49J	PQ[14]	TYP["DIC"]
	IN[1--5]("LS_000_S0_in.mac")
	OUT[6,8--13]("AS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN74LS49N	PQ[14]	TYP["DIC"]
	IN[1--5]("LS_000_S0_in.mac")
	OUT[6,8--13]("AS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN74LS49FK	PQ[20]	TYP["DIC"]
	IN[2--4,6,8]("LS_000_S0_in.mac")
	OUT[9,12--14,16,18,19]("LS_011_S4_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN74LS51D	PQ[14]	TYP["DIC"]
	IN[1--5,9--13]("LS_000_S0_in.mac")
	OUT[6,8]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Dual 2-wide 2-input, 2-wide 3-input AND-OR-invert gates"];
TI!SN74LS51FK	PQ[20]	TYP["DIC"]
	IN[2--4,6,8,13,14,16,18,19]("LS_000_S0_in.mac")
	OUT[9,12]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Dual 2-wide 2-input, 2-wide 3-input AND-OR-invert gates"];
TI!SN74LS51J	PQ[14]	TYP["DIC"]
	IN[1--5,9--13]("LS_000_S0_in.mac")
	OUT[6,8]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Dual 2-wide 2-input, 2-wide 3-input AND-OR-invert gates"];
TI!SN74LS51N	PQ[14]	TYP["DIC"]
	IN[1--5,9--13]("LS_000_S0_in.mac")
	OUT[6,8]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Dual 2-wide 2-input, 2-wide 3-input AND-OR-invert gates"];
TI!SN74LS54D	PQ[14]	TYP["DIC"]
	IN[1--5,9--13]("LS_000_S0_in.mac")
	OUT[6]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[8]
	FAM["74"]	TEC["LS"]
	TXT["4-wide AND/OR-invert gates"];
TI!SN74LS54FK	PQ[20]	TYP["DIC"]
	IN[2--4,6,8,13,14,16,18,19]("LS_000_S0_in.mac")
	OUT[9]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,12,15,17]
	FAM["74"]	TEC["LS"]
	TXT["4-wide AND/OR-invert gates"];
TI!SN74LS54J	PQ[14]	TYP["DIC"]
	IN[1--5,9--13]("LS_000_S0_in.mac")
	OUT[6]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[8]
	FAM["74"]	TEC["LS"]
	TXT["4-wide AND/OR-invert gates"];
TI!SN74LS54N	PQ[14]	TYP["DIC"]
	IN[1--5,9--13]("LS_000_S0_in.mac")
	OUT[6]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[8]
	FAM["74"]	TEC["LS"]
	TXT["4-wide AND/OR-invert gates"];
TI!SN74LS55D	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("LS_000_S0_in.mac")
	OUT[8]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[5,6,9]
	FAM["74"]	TEC["LS"]
	TXT["2-wide 4-input AND/OR-invert gates"];
TI!SN74LS55FK	PQ[20]	TYP["DIC"]
	IN[2--4,6,14,16,18,19]("LS_000_S0_in.mac")
	OUT[12]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7--9,11,13,15,17]
	FAM["74"]	TEC["LS"]
	TXT["2-wide 4-input AND/OR-invert gates"];
TI!SN74LS55J	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("LS_000_S0_in.mac")
	OUT[8]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[5,6,9]
	FAM["74"]	TEC["LS"]
	TXT["2-wide 4-input AND/OR-invert gates"];
TI!SN74LS55N	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("LS_000_S0_in.mac")
	OUT[8]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[5,6,9]
	FAM["74"]	TEC["LS"]
	TXT["2-wide 4-input AND/OR-invert gates"];
TI!SN74LS63D	PQ[14]	TYP["DIC"]
	IN[1,4,5,9,10,13]("LS_000_S0_in.mac")
	OUT[2,3,6,8,11,12]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Hex current-sensing interface gates with totem-pole outputs"];
TI!SN74LS63J	PQ[14]	TYP["DIC"]
	IN[1,4,5,9,10,13]("LS_000_S0_in.mac")
	OUT[2,3,6,8,11,12]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Hex current-sensing interface gates with totem-pole outputs"];
TI!SN74LS63N	PQ[14]	TYP["DIC"]
	IN[1,4,5,9,10,13]("LS_000_S0_in.mac")
	OUT[2,3,6,8,11,12]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Hex current-sensing interface gates with totem-pole outputs"];
TI!SN74LS63FK	PQ[20]	TYP["DIC"]
	IN[2,6,8,13,14,19]("LS_000_S0_in.mac")
	OUT[3,4,9,12,16,18]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Hex current-sensing interface gates with totem-pole outputs"];
TI!SN74LS68D	PQ[16]	TYP["DIC"]
	IN[1,4,9,11,15]("LS_000_S0_in.mac")
	OUT[2,3,5,7,10,12--14]("LS_015_S0_out.mac")
	VCC[16]
	GND[8]
	NC[6]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-bit decade or binary counters"];
TI!SN74LS68J	PQ[16]	TYP["DIC"]
	IN[1,4,9,11,15]("LS_000_S0_in.mac")
	OUT[2,3,5,7,10,12--14]("LS_015_S0_out.mac")
	VCC[16]
	GND[8]
	NC[6]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-bit decade or binary counters"];
TI!SN74LS68N	PQ[16]	TYP["DIC"]
	IN[1,4,9,11,15]("LS_000_S0_in.mac")
	OUT[2,3,5,7,10,12--14]("LS_015_S0_out.mac")
	VCC[16]
	GND[8]
	NC[6]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-bit decade or binary counters"];
TI!SN74LS68FK	PQ[20]	TYP["DIC"]
	IN[2,5,12,14,19]("LS_000_S0_in.mac")
	OUT[3,4,7,9,13,15,17,18]("LS_015_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,8,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-bit decade or binary counters"];
TI!SN74LS69D	PQ[16]	TYP["DIC"]
	IN[1,4,9,11,15]("LS_000_S0_in.mac")
	OUT[2,3,5,7,10,12--14]("LS_015_S0_out.mac")
	VCC[16]
	GND[8]
	NC[6]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-bit decade or binary counters"];
TI!SN74LS69FK	PQ[20]	TYP["DIC"]
	IN[2,5,12,14,19]("LS_000_S0_in.mac")
	OUT[3,4,7,9,13,15,17,18]("LS_015_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,8,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-bit decade or binary counters"];
TI!SN74LS69J	PQ[16]	TYP["DIC"]
	IN[1,4,9,11,15]("LS_000_S0_in.mac")
	OUT[2,3,5,7,10,12--14]("LS_015_S0_out.mac")
	VCC[16]
	GND[8]
	NC[6]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-bit decade or binary counters"];
TI!SN74LS69N	PQ[16]	TYP["DIC"]
	IN[1,4,9,11,15]("LS_000_S0_in.mac")
	OUT[2,3,5,7,10,12--14]("LS_015_S0_out.mac")
	VCC[16]
	GND[8]
	NC[6]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-bit decade or binary counters"];
TI!SN74LS73AD	PQ[14]	TYP["DIC"]
	IN[1--3,5--7,10,14]("LS_000_S0_in.mac")
	OUT[8,9,12,13]("LS_000_S0_out.mac")
	VCC[4]
	GND[11]
	FAM["74"]	TEC["LS"]
	TXT["Dual J-K negative-edge-triggered flip-flops with clear"];
TI!SN74LS73AJ	PQ[14]	TYP["DIC"]
	IN[1--3,5--7,10,14]("LS_000_S0_in.mac")
	OUT[8,9,12,13]("LS_000_S0_out.mac")
	VCC[4]
	GND[11]
	FAM["74"]	TEC["LS"]
	TXT["Dual J-K negative-edge-triggered flip-flops with clear"];
TI!SN74LS73AN	PQ[14]	TYP["DIC"]
	IN[1--3,5--7,10,14]("LS_000_S0_in.mac")
	OUT[8,9,12,13]("LS_000_S0_out.mac")
	VCC[4]
	GND[11]
	FAM["74"]	TEC["LS"]
	TXT["Dual J-K negative-edge-triggered flip-flops with clear"];
TI!SN74LS74AD	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("LS_000_S0_in.mac")
	OUT[5,6,8,9]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Dual D-type positive-edge-triggered flip-flops with clear and preset"];
TI!SN74LS74AJ	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("LS_000_S0_in.mac")
	OUT[5,6,8,9]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Dual D-type positive-edge-triggered flip-flops with clear and preset"];
TI!SN74LS74AN	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("LS_000_S0_in.mac")
	OUT[5,6,8,9]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Dual D-type positive-edge-triggered flip-flops with clear and preset"];
TI!SN74LS74AFK	PQ[20]	TYP["DIC"]
	IN[2--4,6,14,16,18,19]("LS_000_S0_in.mac")
	OUT[8,9,12,13]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Dual D-type positive-edge-triggered flip-flops with clear and preset"];
TI!SN74LS75D	PQ[16]	TYP["DIC"]
	IN[2--4,6,7,13]("LS_000_S0_in.mac")
	OUT[1,8--11,14--16]("LS_000_S0_out.mac")
	VCC[5]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["4-bit bistable latches"];
TI!SN74LS75J	PQ[16]	TYP["DIC"]
	IN[2--4,6,7,13]("LS_000_S0_in.mac")
	OUT[1,8--11,14--16]("LS_000_S0_out.mac")
	VCC[5]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["4-bit bistable latches"];
TI!SN74LS75N	PQ[16]	TYP["DIC"]
	IN[2--4,6,7,13]("LS_000_S0_in.mac")
	OUT[1,8--11,14--16]("LS_000_S0_out.mac")
	VCC[5]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["4-bit bistable latches"];
TI!SN74LS76AD	PQ[16]	TYP["DIC"]
	IN[1--4,6--9,12,16]("LS_000_S0_in.mac")
	OUT[10,11,14,15]("LS_000_S0_out.mac")
	VCC[5]
	GND[13]
	FAM["74"]	TEC["LS"]
	TXT["Dual J-K flip-flops with preset and clear"];
TI!SN74LS76AJ	PQ[16]	TYP["DIC"]
	IN[1--4,6--9,12,16]("LS_000_S0_in.mac")
	OUT[10,11,14,15]("LS_000_S0_out.mac")
	VCC[5]
	GND[13]
	FAM["74"]	TEC["LS"]
	TXT["Dual J-K flip-flops with preset and clear"];
TI!SN74LS76AN	PQ[16]	TYP["DIC"]
	IN[1--4,6--9,12,16]("LS_000_S0_in.mac")
	OUT[10,11,14,15]("LS_000_S0_out.mac")
	VCC[5]
	GND[13]
	FAM["74"]	TEC["LS"]
	TXT["Dual J-K flip-flops with preset and clear"];
TI!SN74LS56JG	PQ[8]	TYP["DIC"]
	IN[1,5]("LS_000_S0_in.mac"),
		[6]("LS_040_S0_in.mac")
	OUT[3,7,8]("LS_015_S0_out.mac")
	VCC[2]
	GND[4]
	FAM["74"]	TEC["LS"]
	TXT["Frequency dividers"];
TI!SN74LS56P	PQ[8]	TYP["DIC"]
	IN[1,5]("LS_000_S0_in.mac"),
		[6]("LS_040_S0_in.mac")
	OUT[3,7,8]("LS_015_S0_out.mac")
	VCC[2]
	GND[4]
	FAM["74"]	TEC["LS"]
	TXT["Frequency dividers"];
TI!SN74LS57JG	PQ[8]	TYP["DIC"]
	IN[1,5]("LS_000_S0_in.mac"),
		[6]("LS_040_S0_in.mac")
	OUT[3,7,8]("LS_015_S0_out.mac")
	VCC[2]
	GND[4]
	FAM["74"]	TEC["LS"]
	TXT["Frequency dividers"];
TI!SN74LS57P	PQ[8]	TYP["DIC"]
	IN[1,5]("LS_000_S0_in.mac"),
		[6]("LS_040_S0_in.mac")
	OUT[3,7,8]("LS_015_S0_out.mac")
	VCC[2]
	GND[4]
	FAM["74"]	TEC["LS"]
	TXT["Frequency dividers"];
TI!SN74LS78AD	PQ[14]	TYP["DIC"]
	IN[1--3,5--7,10,14]("LS_000_S0_in.mac")
	OUT[8,9,12,13]("LS_000_S0_out.mac")
	VCC[4]
	GND[11]
	FAM["74"]	TEC["LS"]
	TXT["Dual J-K flip-flops with preset, common clock, and common clear"];
TI!SN74LS78AJ	PQ[14]	TYP["DIC"]
	IN[1--3,5--7,10,14]("LS_000_S0_in.mac")
	OUT[8,9,12,13]("LS_000_S0_out.mac")
	VCC[4]
	GND[11]
	FAM["74"]	TEC["LS"]
	TXT["Dual J-K flip-flops with preset, common clock, and common clear"];
TI!SN74LS78AN	PQ[14]	TYP["DIC"]
	IN[1--3,5--7,10,14]("LS_000_S0_in.mac")
	OUT[8,9,12,13]("LS_000_S0_out.mac")
	VCC[4]
	GND[11]
	FAM["74"]	TEC["LS"]
	TXT["Dual J-K flip-flops with preset, common clock, and common clear"];
TI!SN74LS83AD	PQ[16]	TYP["DIC"]
	IN[1,3,4,7,8,10,11,13,16]("LS_000_S0_in.mac")
	OUT[2,6,9,14,15]("LS_000_S0_out.mac")
	VCC[5]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["4-bit binary full adders with fast carry"];
TI!SN74LS83AJ	PQ[16]	TYP["DIC"]
	IN[1,3,4,7,8,10,11,13,16]("LS_000_S0_in.mac")
	OUT[2,6,9,14,15]("LS_000_S0_out.mac")
	VCC[5]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["4-bit binary full adders with fast carry"];
TI!SN74LS83AN	PQ[16]	TYP["DIC"]
	IN[1,3,4,7,8,10,11,13,16]("LS_000_S0_in.mac")
	OUT[2,6,9,14,15]("LS_000_S0_out.mac")
	VCC[5]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["4-bit binary full adders with fast carry"];
TI!SN74LS83AFK	PQ[20]	TYP["DIC"]
	IN[3,4,7--9,14,15,18,19]("LS_000_S0_in.mac")
	OUT[2,5,12,13,17]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["4-bit binary full adders with fast carry"];
TI!SN74LS85D	PQ[16]	TYP["DIC"]
	IN[1,3,9--15]("LS_000_S0_in.mac"),
		[2,4]("LS_000_S0_in.mac")
	OUT[5--7]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["4-bit magnitude comparators"];
TI!SN74LS85J	PQ[16]	TYP["DIC"]
	IN[1--4,9--15]("LS_000_S0_in.mac")
	OUT[5--7]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["4-bit magnitude comparators"];
TI!SN74LS85N	PQ[16]	TYP["DIC"]
	IN[1--4,9--15]("LS_000_S0_in.mac")
	OUT[5--7]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["4-bit magnitude comparators"];
TI!SN74LS85FK	PQ[20]	TYP["DIC"]
	IN[2--5,12--15,17--19]("LS_000_S0_in.mac")
	OUT[7--9]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["4-bit magnitude comparators"];
TI!SN74LS86AD	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input exclusive-OR gates"];
TI!SN74LS86AJ	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input exclusive-OR gates"];
TI!SN74LS86AN	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input exclusive-OR gates"];
TI!SN74LS86AFK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("LS_000_S0_in.mac")
	OUT[4,9,12,16]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input exclusive-OR gates"];
TI!SN74LS90D	PQ[14]	TYP["DIC"]
	IN[1--3,6,7,14]("LS_000_S0_in.mac")
	OUT[8,9,11,12]("LS_000_S0_out.mac")
	VCC[5]
	GND[10]
	NC[4,13]
	FAM["74"]	TEC["LS"]
	TXT["Decade, divide-by-twelve, and binary counters"];
TI!SN74LS90J	PQ[14]	TYP["DIC"]
	IN[1--3,6,7,14]("LS_000_S0_in.mac")
	OUT[8,9,11,12]("LS_000_S0_out.mac")
	VCC[5]
	GND[10]
	NC[4,13]
	FAM["74"]	TEC["LS"]
	TXT["Decade, divide-by-twelve, and binary counters"];
TI!SN74LS90N	PQ[14]	TYP["DIC"]
	IN[1--3,6,7,14]("LS_000_S0_in.mac")
	OUT[8,9,11,12]("LS_000_S0_out.mac")
	VCC[5]
	GND[10]
	NC[4,13]
	FAM["74"]	TEC["LS"]
	TXT["Decade, divide-by-twelve, and binary counters"];
TI!SN74LS92D	PQ[14]	TYP["DIC"]
	IN[1,6,7,14]("LS_000_S0_in.mac")
	OUT[8,9,11,12]("LS_000_S0_out.mac")
	VCC[5]
	GND[10]
	NC[2--4,13]
	FAM["74"]	TEC["LS"]
	TXT["Decade, divide-by-twelve, and binary counters"];
TI!SN74LS92J	PQ[14]	TYP["DIC"]
	IN[1,6,7,14]("LS_000_S0_in.mac")
	OUT[8,9,11,12]("LS_000_S0_out.mac")
	VCC[5]
	GND[10]
	NC[2--4,13]
	FAM["74"]	TEC["LS"]
	TXT["Decade, divide-by-twelve, and binary counters"];
TI!SN74LS92N	PQ[14]	TYP["DIC"]
	IN[1,6,7,14]("LS_000_S0_in.mac")
	OUT[8,9,11,12]("LS_000_S0_out.mac")
	VCC[5]
	GND[10]
	NC[2--4,13]
	FAM["74"]	TEC["LS"]
	TXT["Decade, divide-by-twelve, and binary counters"];
TI!SN74LS93D	PQ[14]	TYP["DIC"]
	IN[1--3,14]("LS_000_S0_in.mac")
	OUT[8,9,11,12]("LS_000_S0_out.mac")
	VCC[5]
	GND[10]
	NC[4,6,7,13]
	FAM["74"]	TEC["LS"]
	TXT["Decade, divide-by-twelve, and binary counters"];
TI!SN74LS93J	PQ[14]	TYP["DIC"]
	IN[1--3,14]("LS_000_S0_in.mac")
	OUT[8,9,11,12]("LS_000_S0_out.mac")
	VCC[5]
	GND[10]
	NC[4,6,7,13]
	FAM["74"]	TEC["LS"]
	TXT["Decade, divide-by-twelve, and binary counters"];
TI!SN74LS93N	PQ[14]	TYP["DIC"]
	IN[1--3,14]("LS_000_S0_in.mac")
	OUT[8,9,11,12]("LS_000_S0_out.mac")
	VCC[5]
	GND[10]
	NC[4,6,7,13]
	FAM["74"]	TEC["LS"]
	TXT["Decade, divide-by-twelve, and binary counters"];
TI!SN74LS91D	PQ[14]	TYP["DIC"]
	IN[9,11,12]("LS_000_S0_in.mac")
	OUT[13,14]("LS_000_S0_out.mac")
	VCC[5]
	GND[10]
	NC[1--4,6--8]
	FAM["74"]	TEC["LS"]
	TXT["8-bit shift registers"];
TI!SN74LS91J	PQ[14]	TYP["DIC"]
	IN[9,11,12]("LS_000_S0_in.mac")
	OUT[13,14]("LS_000_S0_out.mac")
	VCC[5]
	GND[10]
	NC[1--4,6--8]
	FAM["74"]	TEC["LS"]
	TXT["8-bit shift registers"];
TI!SN74LS91N	PQ[14]	TYP["DIC"]
	IN[9,11,12]("LS_000_S0_in.mac")
	OUT[13,14]("LS_000_S0_out.mac")
	VCC[5]
	GND[10]
	NC[1--4,6--8]
	FAM["74"]	TEC["LS"]
	TXT["8-bit shift registers"];
TI!SN74LS95BD	PQ[14]	TYP["DIC"]
	IN[1--6,8,9]("LS_000_S0_in.mac")
	OUT[10--13]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["4-bit parallel-access shift registers"];
TI!SN74LS95BJ	PQ[14]	TYP["DIC"]
	IN[1--6,8,9]("LS_000_S0_in.mac")
	OUT[10--13]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["4-bit parallel-access shift registers"];
TI!SN74LS95BN	PQ[14]	TYP["DIC"]
	IN[1--6,8,9]("LS_000_S0_in.mac")
	OUT[10--13]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["4-bit parallel-access shift registers"];
TI!SN74LS95BFK	PQ[20]	TYP["DIC"]
	IN[2--4,6,8,9,12,13]("LS_000_S0_in.mac")
	OUT[14,16,18,19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["4-bit parallel-access shift registers"];
TI!SN74LS107AD	PQ[14]	TYP["DIC"]
	IN[1,4,8--13]("LS_000_S0_in.mac")
	OUT[2,3,5,6]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Dual J-K flip-flops with clear"];
TI!SN74LS107AJ	PQ[14]	TYP["DIC"]
	IN[1,4,8--13]("LS_000_S0_in.mac")
	OUT[2,3,5,6]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Dual J-K flip-flops with clear"];
TI!SN74LS107AN	PQ[14]	TYP["DIC"]
	IN[1,4,8--13]("LS_000_S0_in.mac")
	OUT[2,3,5,6]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Dual J-K flip-flops with clear"];
TI!SN74LS107AFK	PQ[20]	TYP["DIC"]
	IN[2,6,12--14,16,18,19]("LS_000_S0_in.mac")
	OUT[3,4,8,9]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Dual J-K flip-flops with clear"];
TI!SN74LS109AD	PQ[16]	TYP["DIC"]
	IN[1--5,11--15]("LS_000_S0_in.mac")
	OUT[6,7,9,10]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual J-K positive-edge-triggered flip-flops with clear and preset"];
TI!SN74LS109AJ	PQ[16]	TYP["DIC"]
	IN[1--5,11--15]("LS_000_S0_in.mac")
	OUT[6,7,9,10]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual J-K positive-edge-triggered flip-flops with clear and preset"];
TI!SN74LS109AN	PQ[16]	TYP["DIC"]
	IN[1--5,11--15]("LS_000_S0_in.mac")
	OUT[6,7,9,10]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual J-K positive-edge-triggered flip-flops with clear and preset"];
TI!SN74LS109AFK	PQ[20]	TYP["DIC"]
	IN[2--5,7,14,15,17--19]("LS_000_S0_in.mac")
	OUT[8,9,12,13]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Dual J-K positive-edge-triggered flip-flops with clear and preset"];
TI!SN74LS112AD	PQ[16]	TYP["DIC"]
	IN[1--4,10--15]("LS_000_S0_in.mac")
	OUT[5--7,9]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual J-K negative-edge-triggered flip-flops with clear and preset"];
TI!SN74LS112AFK	PQ[20]	TYP["DIC"]
	IN[2--5,13--15,17--19]("LS_000_S0_in.mac")
	OUT[7--9,12]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Dual J-K negative-edge-triggered flip-flops with clear and preset"];
TI!SN74LS112AJ	PQ[16]	TYP["DIC"]
	IN[1--4,10--15]("LS_000_S0_in.mac")
	OUT[5--7,9]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual J-K negative-edge-triggered flip-flops with clear and preset"];
TI!SN74LS112AN	PQ[16]	TYP["DIC"]
	IN[1--4,10--15]("LS_000_S0_in.mac")
	OUT[5--7,9]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual J-K negative-edge-triggered flip-flops with clear and preset"];
TI!SN74LS113AD	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("LS_000_S0_in.mac")
	OUT[5,6,8,9]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Dual J-K negative-edge-triggered flip-flops with preset"];
TI!SN74LS113AJ	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("LS_000_S0_in.mac")
	OUT[5,6,8,9]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Dual J-K negative-edge-triggered flip-flops with preset"];
TI!SN74LS113AN	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("LS_000_S0_in.mac")
	OUT[5,6,8,9]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Dual J-K negative-edge-triggered flip-flops with preset"];
TI!SN74LS113AFK	PQ[20]	TYP["DIC"]
	IN[2--4,6,14,16,18,19]("LS_000_S0_in.mac")
	OUT[8,9,12,13]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Dual J-K negative-edge-triggered flip-flops with preset"];
TI!SN74LS114AD	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("LS_000_S0_in.mac")
	OUT[5,6,8,9]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Dual J-K negative-edge-triggered flip-flops with preset, common clear, and common clock"];
TI!SN74LS114AJ	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("LS_000_S0_in.mac")
	OUT[5,6,8,9]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Dual J-K negative-edge-triggered flip-flops with preset, common clear, and common clock"];
TI!SN74LS114AN	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("LS_000_S0_in.mac")
	OUT[5,6,8,9]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Dual J-K negative-edge-triggered flip-flops with preset, common clear, and common clock"];
TI!SN74LS114AFK	PQ[20]	TYP["DIC"]
	IN[2--4,6,14,16,18,19]("LS_000_S0_in.mac")
	OUT[8,9,12,13]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Dual J-K negative-edge-triggered flip-flops with preset, common clear, and common clock"];
TI!SN74LS122D	PQ[14]	TYP["DIC"]
	IN[1--5]("LS_000_S0_in.mac"),
		[9,11,13]("LS_040_S0_in.mac")
	OUT[6,8]("LS_000_S0_out.mac")
	BI[9,11,13]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[10,12]
	FAM["74"]	TEC["LS"]
	TXT["Retriggerable monostable multivibrators"];
TI!SN74LS122J	PQ[14]	TYP["DIC"]
	IN[1--5]("LS_000_S0_in.mac"),
		[9,11,13]("LS_040_S0_in.mac")
	OUT[6,8]("LS_000_S0_out.mac")
	BI[9,11,13]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[10,12]
	FAM["74"]	TEC["LS"]
	TXT["Retriggerable monostable multivibrators"];
TI!SN74LS122N	PQ[14]	TYP["DIC"]
	IN[1--5]("LS_000_S0_in.mac"),
		[9,11,13]("LS_040_S0_in.mac")
	OUT[6,8]("LS_000_S0_out.mac")
	BI[9,11,13]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[10,12]
	FAM["74"]	TEC["LS"]
	TXT["Retriggerable monostable multivibrators"];
TI!SN74LS122FK	PQ[20]	TYP["DIC"]
	IN[2--4,6,8]("LS_000_S0_in.mac"),
		[13,16,19]("LS_040_S0_in.mac")
	OUT[9,12]("LS_000_S0_out.mac")
	BI[13,16,19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,14,15,17,18]
	FAM["74"]	TEC["LS"]
	TXT["Retriggerable monostable multivibrators"];
TI!SN74LS123D	PQ[16]	TYP["DIC"]
	IN[1--3,9--11]("LS_000_S0_in.mac"),
		[6,7,14,15]("LS_040_S0_in.mac")
	OUT[4,5,12,13]("LS_000_S0_out.mac")
	BI[6,7,14,15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Retriggerable monostable multivibrators"];
TI!SN74LS123J	PQ[16]	TYP["DIC"]
	IN[1--3,9--11]("LS_000_S0_in.mac"),
		[6,7,14,15]("LS_040_S0_in.mac")
	OUT[4,5,12,13]("LS_000_S0_out.mac")
	BI[6,7,14,15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Retriggerable monostable multivibrators"];
TI!SN74LS123N	PQ[16]	TYP["DIC"]
	IN[1--3,9--11]("LS_000_S0_in.mac"),
		[6,7,14,15]("LS_040_S0_in.mac")
	OUT[4,5,12,13]("LS_000_S0_out.mac")
	BI[6,7,14,15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Retriggerable monostable multivibrators"];
TI!SN74LS123FK	PQ[20]	TYP["DIC"]
	IN[2--4,12--14]("LS_000_S0_in.mac"),
		[8,9,18,19]("LS_040_S0_in.mac")
	OUT[5,7,15,17]("LS_000_S0_out.mac")
	BI[8,9,18,19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Retriggerable monostable multivibrators"];
TI!SN74LS125AD	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_020_S0_out.mac")
	TRI[3,6,8,11]("LS_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple bus buffers with 3-state outputs"];
TI!SN74LS125AFK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("LS_000_S0_in.mac")
	OUT[4,9,12,16]("LS_020_S0_out.mac")
	TRI[4,9,12,16]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple bus buffers with 3-state outputs"];
TI!SN74LS125AJ	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_020_S0_out.mac")
	TRI[3,6,8,11]("LS_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple bus buffers with 3-state outputs"];
TI!SN74LS125AN	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_020_S0_out.mac")
	TRI[3,6,8,11]("LS_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple bus buffers with 3-state outputs"];
TI!SN74LS126AD	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_020_S0_out.mac")
	TRI[3,6,8,11]("LS_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple bus buffers with 3-state outputs"];
TI!SN74LS126AJ	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_020_S0_out.mac")
	TRI[3,6,8,11]("LS_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple bus buffers with 3-state outputs"];
TI!SN74LS126AN	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_020_S0_out.mac")
	TRI[3,6,8,11]("LS_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple bus buffers with 3-state outputs"];
TI!SN74LS126AFK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("LS_000_S0_in.mac")
	OUT[4,9,12,16]("LS_020_S0_out.mac")
	TRI[4,9,12,16]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple bus buffers with 3-state outputs"];
TI!SN74LS132D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NAND gates with Schmitt-trigger inputs"];
TI!SN74LS132J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NAND gates with Schmitt-trigger inputs"];
TI!SN74LS132N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NAND gates with Schmitt-trigger inputs"];
TI!SN74LS132FK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("LS_000_S0_in.mac")
	OUT[4,9,12,16]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input positive-NAND gates with Schmitt-trigger inputs"];
TI!SN74LS136D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input exclusive-OR gates with open-collector outputs"];
TI!SN74LS136J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input exclusive-OR gates with open-collector outputs"];
TI!SN74LS136N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LS_000_S0_in.mac")
	OUT[3,6,8,11]("LS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input exclusive-OR gates with open-collector outputs"];
TI!SN74LS136FK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("LS_000_S0_in.mac")
	OUT[4,9,12,16]("LS_011_S4_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input exclusive-OR gates with open-collector outputs"];
TI!SN74LS137D	PQ[16]	TYP["DIC"]
	IN[1--6]("LS_000_S0_in.mac")
	OUT[7,9--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["3-line to 8-line decoders/demultiplexers with address latches"];
TI!SN74LS137J	PQ[16]	TYP["DIC"]
	IN[1--6]("LS_000_S0_in.mac")
	OUT[7,9--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["3-line to 8-line decoders/demultiplexers with address latches"];
TI!SN74LS137N	PQ[16]	TYP["DIC"]
	IN[1--6]("LS_000_S0_in.mac")
	OUT[7,9--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["3-line to 8-line decoders/demultiplexers with address latches"];
TI!SN74LS137FK	PQ[20]	TYP["DIC"]
	IN[2--5,7,8]("LS_000_S0_in.mac")
	OUT[9,12--15,17--19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["3-line to 8-line decoders/demultiplexers with address latches"];
TI!SN74LS138D	PQ[16]	TYP["DIC"]
	IN[1--6]("LS_000_S0_in.mac")
	OUT[7,9--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74LS138J	PQ[16]	TYP["DIC"]
	IN[1--6]("LS_000_S0_in.mac")
	OUT[7,9--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74LS138N	PQ[16]	TYP["DIC"]
	IN[1--6]("LS_000_S0_in.mac")
	OUT[7,9--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74LS138FK	PQ[20]	TYP["DIC"]
	IN[2--5,7,8]("LS_000_S0_in.mac")
	OUT[9,12--15,17--19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74LS139AD	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("LS_000_S0_in.mac")
	OUT[4--7,9--12]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74LS139AJ	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("LS_000_S0_in.mac")
	OUT[4--7,9--12]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74LS139AN	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("LS_000_S0_in.mac")
	OUT[4--7,9--12]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74LS139AFK	PQ[20]	TYP["DIC"]
	IN[2--4,17--19]("LS_000_S0_in.mac")
	OUT[5,7--9,12--15]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74LS151D	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("LS_000_S0_in.mac")
	OUT[5,6]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Data selectors/multiplexers"];
TI!SN74LS151J	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("LS_000_S0_in.mac")
	OUT[5,6]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Data selectors/multiplexers"];
TI!SN74LS151N	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("LS_000_S0_in.mac")
	OUT[5,6]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Data selectors/multiplexers"];
TI!SN74LS151FK	PQ[20]	TYP["DIC"]
	IN[2--5,9,12--15,17--19]("LS_000_S0_in.mac")
	OUT[7,8]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Data selectors/multiplexers"];
TI!SN74LS153D	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("LS_000_S0_in.mac")
	OUT[7,9]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers"];
TI!SN74LS153J	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("LS_000_S0_in.mac")
	OUT[7,9]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers"];
TI!SN74LS153N	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("LS_000_S0_in.mac")
	OUT[7,9]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers"];
TI!SN74LS153FK	PQ[20]	TYP["DIC"]
	IN[2--5,7,8,13--15,17--19]("LS_000_S0_in.mac")
	OUT[9,12]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers"];
TI!SN74LS155AD	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("LS_000_S0_in.mac")
	OUT[4--7,9--12]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74LS155AJ	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("LS_000_S0_in.mac")
	OUT[4--7,9--12]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74LS155AN	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("LS_000_S0_in.mac")
	OUT[4--7,9--12]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74LS155AFK	PQ[20]	TYP["DIC"]
	IN[2--4,17--19]("LS_000_S0_in.mac")
	OUT[5,7--9,12--15]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74LS156D	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("LS_000_S0_in.mac")
	OUT[4--7,9--12]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74LS156J	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("LS_000_S0_in.mac")
	OUT[4--7,9--12]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74LS156N	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("LS_000_S0_in.mac")
	OUT[4--7,9--12]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74LS156FK	PQ[20]	TYP["DIC"]
	IN[2--4,17--19]("LS_000_S0_in.mac")
	OUT[5,7--9,12--15]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74LS157D	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LS_000_S0_in.mac")
	OUT[4,7,9,12]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74LS157J	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LS_000_S0_in.mac")
	OUT[4,7,9,12]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74LS157N	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LS_000_S0_in.mac")
	OUT[4,7,9,12]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74LS157FK	PQ[20]	TYP["DIC"]
	IN[2--4,7,8,13,14,17--19]("LS_000_S0_in.mac")
	OUT[5,9,12,15]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74LS158D	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LS_000_S0_in.mac")
	OUT[4,7,9,12]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74LS158J	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LS_000_S0_in.mac")
	OUT[4,7,9,12]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74LS158N	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LS_000_S0_in.mac")
	OUT[4,7,9,12]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74LS158FK	PQ[20]	TYP["DIC"]
	IN[2--4,7,8,13,14,17--19]("LS_000_S0_in.mac")
	OUT[5,9,12,15]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74LS160AD	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LS_000_S0_in.mac")
	OUT[11--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit counters"];
TI!SN74LS160AFK	PQ[20]	TYP["DIC"]
	IN[2--5,7--9,12,13]("LS_000_S0_in.mac")
	OUT[14,15,17--19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit counters"];
TI!SN74LS161AFK	PQ[20]	TYP["DIC"]
	IN[2--5,7--9,12,13]("LS_000_S0_in.mac")
	OUT[14,15,17--19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit counters"];
TI!SN74LS162AFK	PQ[20]	TYP["DIC"]
	IN[2--5,7--9,12,13]("LS_000_S0_in.mac")
	OUT[14,15,17--19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit counters"];
TI!SN74LS163AFK	PQ[20]	TYP["DIC"]
	IN[2--5,7--9,12,13]("LS_000_S0_in.mac")
	OUT[14,15,17--19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit counters"];
TI!SN74LS160AJ	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LS_000_S0_in.mac")
	OUT[11--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit counters"];
TI!SN74LS160AN	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LS_000_S0_in.mac")
	OUT[11--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit counters"];
TI!SN74LS161AD	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LS_000_S0_in.mac")
	OUT[11--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit counters"];
TI!SN74LS161AJ	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LS_000_S0_in.mac")
	OUT[11--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit counters"];
TI!SN74LS161AN	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LS_000_S0_in.mac")
	OUT[11--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit counters"];
TI!SN74LS162AD	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LS_000_S0_in.mac")
	OUT[11--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit counters"];
TI!SN74LS162AJ	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LS_000_S0_in.mac")
	OUT[11--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit counters"];
TI!SN74LS162AN	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LS_000_S0_in.mac")
	OUT[11--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit counters"];
TI!SN74LS163AD	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LS_000_S0_in.mac")
	OUT[11--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit counters"];
TI!SN74LS163AJ	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LS_000_S0_in.mac")
	OUT[11--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit counters"];
TI!SN74LS163AN	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LS_000_S0_in.mac")
	OUT[11--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit counters"];
TI!SN74LS164D	PQ[14]	TYP["DIC"]
	IN[1,2,8,9]("LS_000_S0_in.mac")
	OUT[3--6,10--13]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["8-bit parallel-out serial shift registers"];
TI!SN74LS164J	PQ[14]	TYP["DIC"]
	IN[1,2,8,9]("LS_000_S0_in.mac")
	OUT[3--6,10--13]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["8-bit parallel-out serial shift registers"];
TI!SN74LS164N	PQ[14]	TYP["DIC"]
	IN[1,2,8,9]("LS_000_S0_in.mac")
	OUT[3--6,10--13]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["8-bit parallel-out serial shift registers"];
TI!SN74LS164FK	PQ[20]	TYP["DIC"]
	IN[2,3,12,13]("LS_000_S0_in.mac")
	OUT[4,6,8,9,14,16,18,19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["8-bit parallel-out serial shift registers"];
TI!SN74LS165AD	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("LS_000_S0_in.mac")
	OUT[7,9]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Parallel-load 8-bit shift registers"];
TI!SN74LS165AJ	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("LS_000_S0_in.mac")
	OUT[7,9]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Parallel-load 8-bit shift registers"];
TI!SN74LS165AN	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("LS_000_S0_in.mac")
	OUT[7,9]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Parallel-load 8-bit shift registers"];
TI!SN74LS165AFK	PQ[20]	TYP["DIC"]
	IN[2--5,7,8,13--15,17--19]("LS_000_S0_in.mac")
	OUT[9,12]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Parallel-load 8-bit shift registers"];
TI!SN74LS166AD	PQ[16]	TYP["DIC"]
	IN[1--7,9--12,14,15]("LS_000_S0_in.mac")
	OUT[13]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Parallel-load 8-bit shift registers"];
TI!SN74LS166AJ	PQ[16]	TYP["DIC"]
	IN[1--7,9--12,14,15]("LS_000_S0_in.mac")
	OUT[13]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Parallel-load 8-bit shift registers"];
TI!SN74LS166AN	PQ[16]	TYP["DIC"]
	IN[1--7,9--12,14,15]("LS_000_S0_in.mac")
	OUT[13]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Parallel-load 8-bit shift registers"];
TI!SN74LS166AFK	PQ[20]	TYP["DIC"]
	IN[2--5,7--9,12--15,18,19]("LS_000_S0_in.mac")
	OUT[17]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Parallel-load 8-bit shift registers"];
TI!SN74LS169BD	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LS_000_S0_in.mac")
	OUT[11--14]("LS_020_S0_out.mac"),
		[15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit up/down counters"];
TI!SN74LS169BFK	PQ[20]	TYP["DIC"]
	IN[2--5,7--9,12,13]("LS_000_S0_in.mac")
	OUT[14,15,17,18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit up/down counters"];
TI!SN74LS169BJ	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LS_000_S0_in.mac")
	OUT[11--14]("LS_020_S0_out.mac"),
		[15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit up/down counters"];
TI!SN74LS169BN	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LS_000_S0_in.mac")
	OUT[11--14]("LS_020_S0_out.mac"),
		[15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit up/down counters"];
TI!SN74LS170D	PQ[16]	TYP["DIC"]
	IN[1--5,11--15]("LS_000_S0_in.mac")
	OUT[6,7,9,10]("LS_011_S4_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["4-by-4 register files with open-collector outputs"];
TI!SN74LS170FK	PQ[20]	TYP["DIC"]
	IN[2--5,7,14,15,17--19]("LS_000_S0_in.mac")
	OUT[8,9,12,13]("LS_011_S4_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["4-by-4 register files with open-collector outputs"];
TI!SN74LS170J	PQ[16]	TYP["DIC"]
	IN[1--5,11--15]("LS_000_S0_in.mac")
	OUT[6,7,9,10]("LS_011_S4_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["4-by-4 register files with open-collector outputs"];
TI!SN74LS170N	PQ[16]	TYP["DIC"]
	IN[1--5,11--15]("LS_000_S0_in.mac")
	OUT[6,7,9,10]("LS_011_S4_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["4-by-4 register files with open-collector outputs"];
TI!SN74LS171D	PQ[16]	TYP["DIC"]
	IN[4,5,11--14]("LS_000_S0_in.mac")
	OUT[1--3,6,7,9,10,15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple D-type flip-flops with clear"];
TI!SN74LS171FK	PQ[20]	TYP["DIC"]
	IN[5,7,14,15,17,18]("LS_000_S0_in.mac")
	OUT[2--4,8,9,12,13,19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple D-type flip-flops with clear"];
TI!SN74LS171J	PQ[16]	TYP["DIC"]
	IN[4,5,11--14]("LS_000_S0_in.mac")
	OUT[1--3,6,7,9,10,15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple D-type flip-flops with clear"];
TI!SN74LS171N	PQ[16]	TYP["DIC"]
	IN[4,5,11--14]("LS_000_S0_in.mac")
	OUT[1--3,6,7,9,10,15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple D-type flip-flops with clear"];
TI!SN74LS173AD	PQ[16]	TYP["DIC"]
	IN[1,2,7,9--15]("LS_000_S0_in.mac")
	OUT[3--6]("LS_020_S0_out.mac")
	TRI[3--6]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["4-bit D-type registers with 3-state outputs"];
TI!SN74LS173AFK	PQ[20]	TYP["DIC"]
	IN[2,3,9,12--15,17--19]("LS_000_S0_in.mac")
	OUT[4,5,7,8]("LS_020_S0_out.mac")
	TRI[4,5,7,8]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["4-bit D-type registers with 3-state outputs"];
TI!SN74LS173AJ	PQ[16]	TYP["DIC"]
	IN[1,2,7,9--15]("LS_000_S0_in.mac")
	OUT[3--6]("LS_020_S0_out.mac")
	TRI[3--6]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["4-bit D-type registers with 3-state outputs"];
TI!SN74LS173AN	PQ[16]	TYP["DIC"]
	IN[1,2,7,9--15]("LS_000_S0_in.mac")
	OUT[3--6]("LS_020_S0_out.mac")
	TRI[3--6]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["4-bit D-type registers with 3-state outputs"];
TI!SN74LS174D	PQ[16]	TYP["DIC"]
	IN[1,3,4,6,9,11,13,14]("LS_000_S0_in.mac")
	OUT[2,5,7,10,12,15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Hex D-type flip-flops with clear"];
TI!SN74LS174J	PQ[16]	TYP["DIC"]
	IN[1,3,4,6,9,11,13,14]("LS_000_S0_in.mac")
	OUT[2,5,7,10,12,15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Hex D-type flip-flops with clear"];
TI!SN74LS174N	PQ[16]	TYP["DIC"]
	IN[1,3,4,6,9,11,13,14]("LS_000_S0_in.mac")
	OUT[2,5,7,10,12,15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Hex D-type flip-flops with clear"];
TI!SN74LS174FK	PQ[20]	TYP["DIC"]
	IN[2,4,5,8,12,14,17,18]("LS_000_S0_in.mac")
	OUT[3,7,9,13,15,19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Hex D-type flip-flops with clear"];
TI!SN74LS175D	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,12,13]("LS_000_S0_in.mac")
	OUT[2,3,6,7,10,11,14,15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple D-type flip-flops with clear"];
TI!SN74LS175J	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,12,13]("LS_000_S0_in.mac")
	OUT[2,3,6,7,10,11,14,15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple D-type flip-flops with clear"];
TI!SN74LS175N	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,12,13]("LS_000_S0_in.mac")
	OUT[2,3,6,7,10,11,14,15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple D-type flip-flops with clear"];
TI!SN74LS175FK	PQ[20]	TYP["DIC"]
	IN[2,5,7,12,15,17]("LS_000_S0_in.mac")
	OUT[3,4,8,9,13,14,18,19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple D-type flip-flops with clear"];
TI!SN74LS181DW	PQ[24]	TYP["DIC"]
	IN[1--8,18--23]("LS_000_S0_in.mac")
	OUT[9--11,13,15,16]("LS_000_S0_out.mac"),
		[14],
		[17]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74LS181J	PQ[24]	TYP["DIC"]
	IN[1--8,18--23]("LS_000_S0_in.mac")
	OUT[9--11,13,15,16]("LS_000_S0_out.mac"),
		[14,17]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74LS181N	PQ[24]	TYP["DIC"]
	IN[1--8,18--23]("LS_000_S0_in.mac")
	OUT[9--11,13,15,16]("LS_000_S0_out.mac"),
		[14,17]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74LS181FK	PQ[28]	TYP["DIC"]
	IN[2--7,9,10,21,23--27]("LS_000_S0_in.mac")
	OUT[11--13,16,18,19]("LS_000_S0_out.mac"),
		[17,20]
	VCC[28]
	GND[14]
	NC[1,8,15,22]
	FAM["74"]	TEC["LS"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74LS183D	PQ[14]	TYP["DIC"]
	IN[1,3,4,11--13]("LS_000_S0_in.mac")
	OUT[5,6,8,10]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[2,9]
	FAM["74"]	TEC["LS"]
	TXT["Dual carry-save full adders"];
TI!SN74LS183J	PQ[14]	TYP["DIC"]
	IN[1,3,4,11--13]("LS_000_S0_in.mac")
	OUT[5,6,8,10]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[2,9]
	FAM["74"]	TEC["LS"]
	TXT["Dual carry-save full adders"];
TI!SN74LS183N	PQ[14]	TYP["DIC"]
	IN[1,3,4,11--13]("LS_000_S0_in.mac")
	OUT[5,6,8,10]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[2,9]
	FAM["74"]	TEC["LS"]
	TXT["Dual carry-save full adders"];
TI!SN74LS183FK	PQ[20]	TYP["DIC"]
	IN[2,4,6,16,18,19]("LS_000_S0_in.mac")
	OUT[8,9,12,14]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,3,5,7,11,13,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Dual carry-save full adders"];
TI!SN74LS190D	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("LS_000_S0_in.mac")
	OUT[2,3,6,7,12,13]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous up/down counters with down/up mode control"];
TI!SN74LS190J	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("LS_000_S0_in.mac")
	OUT[2,3,6,7,12,13]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous up/down counters with down/up mode control"];
TI!SN74LS190N	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("LS_000_S0_in.mac")
	OUT[2,3,6,7,12,13]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous up/down counters with down/up mode control"];
TI!SN74LS190FK	PQ[20]	TYP["DIC"]
	IN[2,5,7,12--14,18,19]("LS_000_S0_in.mac")
	OUT[3,4,8,9,15,17]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous up/down counters with down/up mode control"];
TI!SN74LS191D	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("LS_000_S0_in.mac")
	OUT[2,3,6,7,12,13]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous up/down counters with down/up mode control"];
TI!SN74LS191FK	PQ[20]	TYP["DIC"]
	IN[2,5,7,12--14,18,19]("LS_000_S0_in.mac")
	OUT[3,4,8,9,15,17]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous up/down counters with down/up mode control"];
TI!SN74LS191J	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("LS_000_S0_in.mac")
	OUT[2,3,6,7,12,13]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous up/down counters with down/up mode control"];
TI!SN74LS191N	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("LS_000_S0_in.mac")
	OUT[2,3,6,7,12,13]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous up/down counters with down/up mode control"];
TI!SN74LS192D	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("LS_000_S0_in.mac")
	OUT[2,3,6,7,12,13]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit up/down counters (dual clock with clear)"];
TI!SN74LS192J	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("LS_000_S0_in.mac")
	OUT[2,3,6,7,12,13]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit up/down counters (dual clock with clear)"];
TI!SN74LS192N	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("LS_000_S0_in.mac")
	OUT[2,3,6,7,12,13]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit up/down counters (dual clock with clear)"];
TI!SN74LS192FK	PQ[20]	TYP["DIC"]
	IN[2,5,7,12--14,18,19]("LS_000_S0_in.mac")
	OUT[3,4,8,9,15,17]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit up/down counters (dual clock with clear)"];
TI!SN74LS193D	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("LS_000_S0_in.mac")
	OUT[2,3,6,7,12,13]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit up/down counters (dual clock with clear)"];
TI!SN74LS193FK	PQ[20]	TYP["DIC"]
	IN[2,5,7,12--14,18,19]("LS_000_S0_in.mac")
	OUT[3,4,8,9,15,17]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit up/down counters (dual clock with clear)"];
TI!SN74LS193J	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("LS_000_S0_in.mac")
	OUT[2,3,6,7,12,13]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit up/down counters (dual clock with clear)"];
TI!SN74LS193N	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("LS_000_S0_in.mac")
	OUT[2,3,6,7,12,13]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit up/down counters (dual clock with clear)"];
TI!SN74LS194AD	PQ[16]	TYP["DIC"]
	IN[1--7,9--11]("LS_000_S0_in.mac")
	OUT[12--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["4-bit bidirectional universal shift registers"];
TI!SN74LS194AJ	PQ[16]	TYP["DIC"]
	IN[1--7,9--11]("LS_000_S0_in.mac")
	OUT[12--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["4-bit bidirectional universal shift registers"];
TI!SN74LS194AN	PQ[16]	TYP["DIC"]
	IN[1--7,9--11]("LS_000_S0_in.mac")
	OUT[12--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["4-bit bidirectional universal shift registers"];
TI!SN74LS194AFK	PQ[20]	TYP["DIC"]
	IN[2--5,7--9,12--14]("LS_000_S0_in.mac")
	OUT[15,17--19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["4-bit bidirectional universal shift registers"];
TI!SN74LS195AD	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LS_000_S0_in.mac")
	OUT[11--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["4-bit parallel-access shift registers"];
TI!SN74LS195AJ	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LS_000_S0_in.mac")
	OUT[11--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["4-bit parallel-access shift registers"];
TI!SN74LS195AN	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LS_000_S0_in.mac")
	OUT[11--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["4-bit parallel-access shift registers"];
TI!SN74LS195AFK	PQ[20]	TYP["DIC"]
	IN[2--5,7--9,12,13]("LS_000_S0_in.mac")
	OUT[14,15,17--19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["4-bit parallel-access shift registers"];
TI!SN74LS196D	PQ[14]	TYP["DIC"]
	IN[1,3,4,6,8,10,11,13]("LS_000_S0_in.mac")
	OUT[2,5,9,12]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["30-MHz presettable decade or binary counters/latches"];
TI!SN74LS196J	PQ[14]	TYP["DIC"]
	IN[1,3,4,6,8,10,11,13]("LS_000_S0_in.mac")
	OUT[2,5,9,12]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["30-MHz presettable decade or binary counters/latches"];
TI!SN74LS196N	PQ[14]	TYP["DIC"]
	IN[1,3,4,6,8,10,11,13]("LS_000_S0_in.mac")
	OUT[2,5,9,12]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["30-MHz presettable decade or binary counters/latches"];
TI!SN74LS196FK	PQ[20]	TYP["DIC"]
	IN[2,4,6,9,12,14,16,19]("LS_000_S0_in.mac")
	OUT[3,8,13,18]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["30-MHz presettable decade or binary counters/latches"];
TI!SN74LS197D	PQ[14]	TYP["DIC"]
	IN[1,3,4,6,8,10,11,13]("LS_000_S0_in.mac")
	OUT[2,5,9,12]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["30-MHz presettable decade or binary counters/latches"];
TI!SN74LS197J	PQ[14]	TYP["DIC"]
	IN[1,3,4,6,8,10,11,13]("LS_000_S0_in.mac")
	OUT[2,5,9,12]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["30-MHz presettable decade or binary counters/latches"];
TI!SN74LS197N	PQ[14]	TYP["DIC"]
	IN[1,3,4,6,8,10,11,13]("LS_000_S0_in.mac")
	OUT[2,5,9,12]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["30-MHz presettable decade or binary counters/latches"];
TI!SN74LS197FK	PQ[20]	TYP["DIC"]
	IN[2,4,6,9,12,14,16,19]("LS_000_S0_in.mac")
	OUT[3,8,13,18]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["30-MHz presettable decade or binary counters/latches"];
TI!SN74LS96D	PQ[16]	TYP["DIC"]
	IN[1--4,6--9,16]("LS_000_S0_in.mac")
	OUT[10,11,13--15]("LS_000_S0_out.mac")
	VCC[5]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["5-bit shift registers"];
TI!SN74LS96N	PQ[16]	TYP["DIC"]
	IN[1--4,6--9,16]("LS_000_S0_in.mac")
	OUT[10,11,13--15]("LS_000_S0_out.mac")
	VCC[5]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["5-bit shift registers"];
TI!SN74LS96J	PQ[16]	TYP["DIC"]
	IN[1--4,6,7,9,16]("LS_000_S0_in.mac"),
		[8]("LS_000_S0_in.mac")
	OUT[10,11,13--15]("LS_000_S0_out.mac")
	VCC[5]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["5-bit shift registers"];
TI!SN74LS221FK	PQ[20]	TYP["DIC"]
	IN[2--4,12--14]("LS_000_S0_in.mac")
	OUT[5,7,15,17]("LS_000_S0_out.mac"),
		[8,9,18,19]
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Dual monostable multivibrators with Schmitt-trigger inputs"];
TI!SN74LS221N	PQ[16]	TYP["DIC"]
	IN[1--3,9--11]("LS_000_S0_in.mac")
	OUT[4,5,12,13]("LS_000_S0_out.mac"),
		[6,7,14,15]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual monostable multivibrators with Schmitt-trigger inputs"];
TI!SN74LS221J	PQ[16]	TYP["DIC"]
	IN[1--3,9--11]("LS_000_S0_in.mac")
	OUT[4,5,12,13]("LS_000_S0_out.mac"),
		[6,7,14,15]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual monostable multivibrators with Schmitt-trigger inputs"];
TI!SN74LS221D	PQ[16]	TYP["DIC"]
	IN[1--3,9--11]("LS_000_S0_in.mac")
	OUT[4,5,12,13]("LS_000_S0_out.mac"),
		[6,7,14,15]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual monostable multivibrators with Schmitt-trigger inputs"];
TI!SN74LS240DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LS_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74LS240J	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LS_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74LS240N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LS_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74LS240FK	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LS_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74LS241DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LS_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74LS244DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LS_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74LS241N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LS_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74LS244N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LS_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74LS244J	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LS_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74LS241FK	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LS_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74LS244FK	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LS_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74LS241	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LS_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LS_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74LS242D	PQ[14]	TYP["DIC"]
	IN[1,13]("LS_000_S0_in.mac"),
		[3--6,8--11]("LS_040_S0_in.mac")
	BI[3--6,8--11]("LS_040_S0_out.mac")
	VCC[14]
	GND[7]
	NC[2,12]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple bus transceivers with 3-state outputs"];
TI!SN74LS242J	PQ[14]	TYP["DIC"]
	IN[1,13]("LS_000_S0_in.mac"),
		[3--6,8--11]("LS_040_S0_in.mac")
	BI[3--6,8--11]("LS_040_S0_out.mac")
	VCC[14]
	GND[7]
	NC[2,12]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple bus transceivers with 3-state outputs"];
TI!SN74LS242N	PQ[14]	TYP["DIC"]
	IN[1,13]("LS_000_S0_in.mac"),
		[3--6,8--11]("LS_040_S0_in.mac")
	BI[3--6,8--11]("LS_040_S0_out.mac")
	VCC[14]
	GND[7]
	NC[2,12]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple bus transceivers with 3-state outputs"];
TI!SN74LS242FK	PQ[20]	TYP["DIC"]
	IN[2,19]("LS_000_S0_in.mac"),
		[4,6,8,9,12--14,16]("LS_040_S0_in.mac")
	BI[4,6,8,9,12--14,16]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,3,5,7,11,15,17,18]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple bus transceivers with 3-state outputs"];
TI!SN74LS243D	PQ[14]	TYP["DIC"]
	IN[1,13]("LS_000_S0_in.mac"),
		[3--6,8--11]("LS_040_S0_in.mac")
	BI[3--6,8--11]("LS_040_S0_out.mac")
	VCC[14]
	GND[7]
	NC[2,12]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple bus transceivers with 3-state outputs"];
TI!SN74LS243FK	PQ[20]	TYP["DIC"]
	IN[2,19]("LS_000_S0_in.mac"),
		[4,6,8,9,12--14,16]("LS_040_S0_in.mac")
	BI[4,6,8,9,12--14,16]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,3,5,7,11,15,17,18]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple bus transceivers with 3-state outputs"];
TI!SN74LS243J	PQ[14]	TYP["DIC"]
	IN[1,13]("LS_000_S0_in.mac"),
		[3--6,8--11]("LS_040_S0_in.mac")
	BI[3--6,8--11]("LS_040_S0_out.mac")
	VCC[14]
	GND[7]
	NC[2,12]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple bus transceivers with 3-state outputs"];
TI!SN74LS243N	PQ[14]	TYP["DIC"]
	IN[1,13]("LS_000_S0_in.mac"),
		[3--6,8--11]("LS_040_S0_in.mac")
	BI[3--6,8--11]("LS_040_S0_out.mac")
	VCC[14]
	GND[7]
	NC[2,12]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple bus transceivers with 3-state outputs"];
TI!SN74LS245DW	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74LS245J	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74LS245N	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74LS245FK	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74LS247D	PQ[16]	TYP["DIC"]
	IN[1--3,5--7]("LS_000_S0_in.mac"),
		[4]("LS_040_S0_in.mac")
	OUT[9--15]("LS_010_S4_out.mac")
	BI[4]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN74LS247J	PQ[16]	TYP["DIC"]
	IN[1--3,5--7]("LS_000_S0_in.mac"),
		[4]("LS_040_S0_in.mac")
	OUT[9--15]("LS_010_S4_out.mac")
	BI[4]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN74LS247N	PQ[16]	TYP["DIC"]
	IN[1--3,5--7]("LS_000_S0_in.mac"),
		[4]("LS_040_S0_in.mac")
	OUT[9--15]("LS_010_S4_out.mac")
	BI[4]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN74LS247FK	PQ[20]	TYP["DIC"]
	IN[2--4,7--9]("LS_000_S0_in.mac"),
		[5]("LS_040_S0_in.mac")
	OUT[12--15,17--19]("LS_010_S4_out.mac")
	BI[5]
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN74LS249D	PQ[16]	TYP["DIC"]
	IN[1--3,5--7]("LS_000_S0_in.mac"),
		[4]("LS_040_S0_in.mac")
	OUT[9--15]("LS_011_S4_out.mac")
	BI[4]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN74LS249J	PQ[16]	TYP["DIC"]
	IN[1--3,5--7]("LS_000_S0_in.mac"),
		[4]("LS_040_S0_in.mac")
	OUT[9--15]("LS_011_S4_out.mac")
	BI[4]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN74LS249N	PQ[16]	TYP["DIC"]
	IN[1--3,5--7]("LS_000_S0_in.mac"),
		[4]("LS_040_S0_in.mac")
	OUT[9--15]("LS_011_S4_out.mac")
	BI[4]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN74LS249FK	PQ[20]	TYP["DIC"]
	IN[2--4,7--9]("LS_000_S0_in.mac"),
		[5]("LS_040_S0_in.mac")
	OUT[12--15,17--19]("LS_011_S4_out.mac")
	BI[5]
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN74LS48D	PQ[16]	TYP["DIC"]
	IN[1--3,5--7]("LS_000_S0_in.mac"),
		[4]("LS_040_S0_in.mac")
	OUT[9--15]("LS_011_S4_out.mac")
	BI[4]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN74LS48FK	PQ[20]	TYP["DIC"]
	IN[2--4,7--9]("LS_000_S0_in.mac"),
		[5]("LS_040_S0_in.mac")
	OUT[12--15,17--19]("LS_011_S4_out.mac")
	BI[5]
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN74LS48J	PQ[16]	TYP["DIC"]
	IN[1--3,5--7]("LS_000_S0_in.mac"),
		[4]("LS_040_S0_in.mac")
	OUT[9--15]("LS_011_S4_out.mac")
	BI[4]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN74LS48N	PQ[16]	TYP["DIC"]
	IN[1--3,5--7]("LS_000_S0_in.mac"),
		[4]("LS_040_S0_in.mac")
	OUT[9--15]("LS_011_S4_out.mac")
	BI[4]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN74LS248D	PQ[16]	TYP["DIC"]
	IN[1--3,5--7]("LS_000_S0_in.mac"),
		[4]("LS_040_S0_in.mac")
	OUT[9--15]("LS_011_S4_out.mac")
	BI[4]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN74LS248J	PQ[16]	TYP["DIC"]
	IN[1--3,5--7]("LS_000_S0_in.mac"),
		[4]("LS_040_S0_in.mac")
	OUT[9--15]("LS_011_S4_out.mac")
	BI[4]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN74LS248N	PQ[16]	TYP["DIC"]
	IN[1--3,5--7]("LS_000_S0_in.mac"),
		[4]("LS_040_S0_in.mac")
	OUT[9--15]("LS_011_S4_out.mac")
	BI[4]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN74LS248FK	PQ[20]	TYP["DIC"]
	IN[2--4,7--9]("LS_000_S0_in.mac"),
		[5]("LS_040_S0_in.mac")
	OUT[12--15,17--19]("LS_011_S4_out.mac")
	BI[5]
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN74LS251D	PQ[16]	TYP["DIC"]
	IN[1--4,9--15]("LS_000_S0_in.mac"),
		[7]("LS_040_S0_in.mac")
	OUT[5,6]("LS_000_S0_out.mac")
	TRI[5,6]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Data selectors/multiplexers with 3-state outputs"];
TI!SN74LS251J	PQ[16]	TYP["DIC"]
	IN[1--4,9--15]("LS_000_S0_in.mac"),
		[7]("LS_040_S0_in.mac")
	OUT[5,6]("LS_000_S0_out.mac")
	TRI[5,6]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Data selectors/multiplexers with 3-state outputs"];
TI!SN74LS251N	PQ[16]	TYP["DIC"]
	IN[1--4,9--15]("LS_000_S0_in.mac"),
		[7]("LS_040_S0_in.mac")
	OUT[5,6]("LS_000_S0_out.mac")
	TRI[5,6]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Data selectors/multiplexers with 3-state outputs"];
TI!SN74LS251FK	PQ[20]	TYP["DIC"]
	IN[2--5,9,12--15,17--19]("LS_000_S0_in.mac")
	OUT[7,8]("LS_000_S0_out.mac")
	TRI[7,8]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Data selectors/multiplexers with 3-state outputs"];
TI!SN74LS253D	PQ[16]	TYP["DIC"]
	IN[1,15]("LS_040_S0_in.mac"),
		[2--6,10--14]("LS_000_S0_in.mac")
	OUT[7,9]("LS_000_S0_out.mac")
	TRI[7,9]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74LS253FK	PQ[20]	TYP["DIC"]
	IN[2--5,7,8,13--15,17--19]("LS_000_S0_in.mac")
	OUT[9,12]("LS_000_S0_out.mac")
	TRI[9,12]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74LS253J	PQ[16]	TYP["DIC"]
	IN[1,15]("LS_040_S0_in.mac"),
		[2--6,10--14]("LS_000_S0_in.mac")
	OUT[7,9]("LS_000_S0_out.mac")
	TRI[7,9]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74LS253N	PQ[16]	TYP["DIC"]
	IN[1,15]("LS_040_S0_in.mac"),
		[2--6,10--14]("LS_000_S0_in.mac")
	OUT[7,9]("LS_000_S0_out.mac")
	TRI[7,9]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74LS257BD	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LS_000_S0_in.mac")
	OUT[4,7,9,12]("LS_020_S0_out.mac")
	TRI[4,7,9,12]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74LS258BD	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LS_000_S0_in.mac")
	OUT[4,7,9,12]("LS_020_S0_out.mac")
	TRI[4,7,9,12]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74LS257BJ	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LS_000_S0_in.mac")
	OUT[4,7,9,12]("LS_020_S0_out.mac")
	TRI[4,7,9,12]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74LS257BN	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LS_000_S0_in.mac")
	OUT[4,7,9,12]("LS_020_S0_out.mac")
	TRI[4,7,9,12]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74LS257BFK	PQ[20]	TYP["DIC"]
	IN[2--4,7,8,13,14,17--19]("LS_000_S0_in.mac")
	OUT[5,9,12,15]("LS_020_S0_out.mac")
	TRI[5,9,12,15]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74LS258BFK	PQ[20]	TYP["DIC"]
	IN[2--4,7,8,13,14,17--19]("LS_000_S0_in.mac")
	OUT[5,9,12,15]("LS_020_S0_out.mac")
	TRI[5,9,12,15]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74LS258BJ	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LS_000_S0_in.mac")
	OUT[4,7,9,12]("LS_020_S0_out.mac")
	TRI[4,7,9,12]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74LS258BN	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LS_000_S0_in.mac")
	OUT[4,7,9,12]("LS_020_S0_out.mac")
	TRI[4,7,9,12]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74LS259BD	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("LS_000_S0_in.mac")
	OUT[4--7,9--12]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["8-bit addressable latches"];
TI!SN74LS259BJ	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("LS_000_S0_in.mac")
	OUT[4--7,9--12]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["8-bit addressable latches"];
TI!SN74LS259BN	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("LS_000_S0_in.mac")
	OUT[4--7,9--12]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["8-bit addressable latches"];
TI!SN74LS259BFK	PQ[20]	TYP["DIC"]
	IN[2--4,17--19]("LS_000_S0_in.mac")
	OUT[5,7--9,12--15]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["8-bit addressable latches"];
TI!SN74LS261D	PQ[16]	TYP["DIC"]
	IN[1--4,11--15]("LS_000_S0_in.mac")
	OUT[5--7,9,10]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["2-bit by 4-bit parallel binary multiplexers"];
TI!SN74LS261FK	PQ[20]	TYP["DIC"]
	IN[2--5,14,15,17--19]("LS_000_S0_in.mac")
	OUT[7--9,12,13]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["2-bit by 4-bit parallel binary multiplexers"];
TI!SN74LS261J	PQ[16]	TYP["DIC"]
	IN[1--4,11--15]("LS_000_S0_in.mac")
	OUT[5--7,9,10]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["2-bit by 4-bit parallel binary multiplexers"];
TI!SN74LS261N	PQ[16]	TYP["DIC"]
	IN[1--4,11--15]("LS_000_S0_in.mac")
	OUT[5--7,9,10]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["2-bit by 4-bit parallel binary multiplexers"];
TI!SN74LS266D	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]("LS_000_S0_in.mac")
	OUT[3,4,10,11]("LS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input exclusive-NOR gates with open-collector outputs"];
TI!SN74LS266J	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]("LS_000_S0_in.mac")
	OUT[3,4,10,11]("LS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input exclusive-NOR gates with open-collector outputs"];
TI!SN74LS266N	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]("LS_000_S0_in.mac")
	OUT[3,4,10,11]("LS_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input exclusive-NOR gates with open-collector outputs"];
TI!SN74LS266FK	PQ[20]	TYP["DIC"]
	IN[2,3,8,9,12,13,18,19]("LS_000_S0_in.mac")
	OUT[4,6,14,16]("LS_011_S4_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input exclusive-NOR gates with open-collector outputs"];
TI!SN74LS273DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal D-type flip-flops with clear"];
TI!SN74LS273J	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal D-type flip-flops with clear"];
TI!SN74LS273N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal D-type flip-flops with clear"];
TI!SN74LS273FK	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal D-type flip-flops with clear"];
TI!SN74LS279AD	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10--12,14,15]("LS_040_S0_in.mac")
	OUT[4,7,9,13]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple S-R latches"];
TI!SN74LS279AJ	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10--12,14,15]("LS_040_S0_in.mac")
	OUT[4,7,9,13]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple S-R latches"];
TI!SN74LS279AN	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10--12,14,15]("LS_040_S0_in.mac")
	OUT[4,7,9,13]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple S-R latches"];
TI!SN74LS279AFK	PQ[20]	TYP["DIC"]
	IN[2--4,7,8,13--15,18,19]("LS_000_S0_in.mac")
	OUT[5,9,12,17]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple S-R latches"];
TI!SN74LS280D	PQ[14]	TYP["DIC"]
	IN[1,2,4,8--13]("LS_000_S0_in.mac")
	OUT[5,6]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3]
	FAM["74"]	TEC["LS"]
	TXT["9-bit odd/even parity genenrators/checkers"];
TI!SN74LS280J	PQ[14]	TYP["DIC"]
	IN[1,2,4,8--13]("LS_000_S0_in.mac")
	OUT[5,6]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3]
	FAM["74"]	TEC["LS"]
	TXT["9-bit odd/even parity genenrators/checkers"];
TI!SN74LS280N	PQ[14]	TYP["DIC"]
	IN[1,2,4,8--13]("LS_000_S0_in.mac")
	OUT[5,6]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3]
	FAM["74"]	TEC["LS"]
	TXT["9-bit odd/even parity genenrators/checkers"];
TI!SN74LS280FK	PQ[20]	TYP["DIC"]
	IN[2,3,6,12--14,16,18,19]("LS_000_S0_in.mac")
	OUT[8,9]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,4,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["9-bit odd/even parity genenrators/checkers"];
TI!SN74LS283D	PQ[16]	TYP["DIC"]
	IN[2,3,5--7,11,12,14,15]("LS_000_S0_in.mac")
	OUT[1,4,9,10,13]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["4-bit binary full adders with fast carry"];
TI!SN74LS283J	PQ[16]	TYP["DIC"]
	IN[2,3,5--7,11,12,14,15]("LS_000_S0_in.mac")
	OUT[1,4,9,10,13]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["4-bit binary full adders with fast carry"];
TI!SN74LS283N	PQ[16]	TYP["DIC"]
	IN[2,3,5--7,11,12,14,15]("LS_000_S0_in.mac")
	OUT[1,4,9,10,13]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["4-bit binary full adders with fast carry"];
TI!SN74LS283FK	PQ[20]	TYP["DIC"]
	IN[3,4,7--9,14,15,18,19]("LS_000_S0_in.mac")
	OUT[2,5,12,13,17]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["4-bit binary full adders with fast carry"];
TI!SN74LS290D	PQ[14]	TYP["DIC"]
	IN[1,3,10--13]("LS_000_S0_in.mac")
	OUT[4,5,8,9]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[2,6]
	FAM["74"]	TEC["LS"]
	TXT["Decade and 4-bit binary counters"];
TI!SN74LS290J	PQ[14]	TYP["DIC"]
	IN[1,3,10--13]("LS_000_S0_in.mac")
	OUT[4,5,8,9]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[2,6]
	FAM["74"]	TEC["LS"]
	TXT["Decade and 4-bit binary counters"];
TI!SN74LS290N	PQ[14]	TYP["DIC"]
	IN[1,3,10--13]("LS_000_S0_in.mac")
	OUT[4,5,8,9]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[2,6]
	FAM["74"]	TEC["LS"]
	TXT["Decade and 4-bit binary counters"];
TI!SN74LS290FK	PQ[20]	TYP["DIC"]
	IN[2,4,14,16,18,19]("LS_000_S0_in.mac")
	OUT[6,8,12,13]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,3,5,7,9,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Decade and 4-bit binary counters"];
TI!SN74LS293D	PQ[14]	TYP["DIC"]
	IN[10--13]("LS_000_S0_in.mac")
	OUT[4,5,8,9]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[1--3,6]
	FAM["74"]	TEC["LS"]
	TXT["Decade and 4-bit binary counters"];
TI!SN74LS293J	PQ[14]	TYP["DIC"]
	IN[10--13]("LS_000_S0_in.mac")
	OUT[4,5,8,9]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[1--3,6]
	FAM["74"]	TEC["LS"]
	TXT["Decade and 4-bit binary counters"];
TI!SN74LS293N	PQ[14]	TYP["DIC"]
	IN[10--13]("LS_000_S0_in.mac")
	OUT[4,5,8,9]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[1--3,6]
	FAM["74"]	TEC["LS"]
	TXT["Decade and 4-bit binary counters"];
TI!SN74LS293FK	PQ[20]	TYP["DIC"]
	IN[14,16,18,19]("LS_000_S0_in.mac")
	OUT[6,8,12,13]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1--5,7,9,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Decade and 4-bit binary counters"];
TI!SN74LS292J	PQ[16]	TYP["DIC"]
	IN[1,2,10,11,14,15]("LS_000_S0_in.mac"),
		[4,5]
	OUT[3,6,13],
		[7]("LS_020_S0_out.mac")
	VCC[16]
	GND[8]
	NC[9,12]
	FAM["74"]	TEC["LS"]
	TXT["Programmable frequency dividers/digital timers"];
TI!SN74LS292N	PQ[16]	TYP["DIC"]
	IN[1,2,10,11,14,15]("LS_000_S0_in.mac"),
		[4,5]
	OUT[3,6,13],
		[7]("LS_020_S0_out.mac")
	VCC[16]
	GND[8]
	NC[9,12]
	FAM["74"]	TEC["LS"]
	TXT["Programmable frequency dividers/digital timers"];
TI!SN74LS292FK	PQ[20]	TYP["DIC"]
	IN[2,3,5,7,13,14,18,19]("LS_000_S0_in.mac")
	OUT[4,8,17],
		[9]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,12,15,16]
	FAM["74"]	TEC["LS"]
	TXT["Programmable frequency dividers/digital timers"];
TI!SN74LS294FK	PQ[20]	TYP["DIC"]
	IN[2,3,5,7,14,18,19]("LS_000_S0_in.mac")
	OUT[4],
		[9]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,8,11--13,15--17]
	FAM["74"]	TEC["LS"]
	TXT["Programmable frequency dividers/digital timers"];
TI!SN74LS294J	PQ[16]	TYP["DIC"]
	IN[1,2,4,5,11,14,15]("LS_000_S0_in.mac")
	OUT[3],
		[7]("LS_020_S0_out.mac")
	VCC[16]
	GND[8]
	NC[6,9,10,12,13]
	FAM["74"]	TEC["LS"]
	TXT["Programmable frequency dividers/digital timers"];
TI!SN74LS294N	PQ[16]	TYP["DIC"]
	IN[1,2,4,5,11,14,15]("LS_000_S0_in.mac")
	OUT[3],
		[7]("LS_020_S0_out.mac")
	VCC[16]
	GND[8]
	NC[6,9,10,12,13]
	FAM["74"]	TEC["LS"]
	TXT["Programmable frequency dividers/digital timers"];
TI!SN74LS295BD	PQ[14]	TYP["DIC"]
	IN[1--6,8,9]("LS_000_S0_in.mac")
	OUT[10--13]("LS_020_S0_out.mac")
	TRI[10--13]("LS_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["4-bit right-shift left-shift registers with 3-state outputs"];
TI!SN74LS295BJ	PQ[14]	TYP["DIC"]
	IN[1--6,8,9]("LS_000_S0_in.mac")
	OUT[10--13]("LS_020_S0_out.mac")
	TRI[10--13]("LS_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["4-bit right-shift left-shift registers with 3-state outputs"];
TI!SN74LS295BN	PQ[14]	TYP["DIC"]
	IN[1--6,8,9]("LS_000_S0_in.mac")
	OUT[10--13]("LS_020_S0_out.mac")
	TRI[10--13]("LS_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["4-bit right-shift left-shift registers with 3-state outputs"];
TI!SN74LS295BFK	PQ[20]	TYP["DIC"]
	IN[2--4,6,8,9,12,13]("LS_000_S0_in.mac")
	OUT[14,16,18,19]("LS_020_S0_out.mac")
	TRI[14,16,18,19]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["4-bit right-shift left-shift registers with 3-state outputs"];
TI!SN74LS297D	PQ[16]	TYP["DIC"]
	IN[1--6,9,10,13--15]("LS_000_S0_in.mac")
	OUT[7]("LS_020_S0_out.mac"),
		[11,12]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Digital phase-locked-loop filters"];
TI!SN74LS297J	PQ[16]	TYP["DIC"]
	IN[1--6,9,10,13--15]("LS_000_S0_in.mac")
	OUT[7]("LS_020_S0_out.mac"),
		[11,12]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Digital phase-locked-loop filters"];
TI!SN74LS297N	PQ[16]	TYP["DIC"]
	IN[1--6,9,10,13--15]("LS_000_S0_in.mac")
	OUT[7]("LS_020_S0_out.mac"),
		[11,12]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Digital phase-locked-loop filters"];
TI!SN74LS297FK	PQ[20]	TYP["DIC"]
	IN[2--5,7,8,12,13,17--19]("LS_000_S0_in.mac")
	OUT[9]("LS_020_S0_out.mac"),
		[14,15]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Digital phase-locked-loop filters"];
TI!SN74LS298D	PQ[16]	TYP["DIC"]
	IN[1--7,9--11]("LS_000_S0_in.mac")
	OUT[12--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input multiplexers with storage"];
TI!SN74LS298J	PQ[16]	TYP["DIC"]
	IN[1--7,9--11]("LS_000_S0_in.mac")
	OUT[12--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input multiplexers with storage"];
TI!SN74LS298N	PQ[16]	TYP["DIC"]
	IN[1--7,9--11]("LS_000_S0_in.mac")
	OUT[12--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input multiplexers with storage"];
TI!SN74LS298FK	PQ[20]	TYP["DIC"]
	IN[2--5,7--9,12--14]("LS_000_S0_in.mac")
	OUT[15,17--19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input multiplexers with storage"];
TI!SN74LS299DW	PQ[20]	TYP["DIC"]
	IN[1--3,9,11,12,18,19]("LS_000_S0_in.mac"),
		[4--7,13--16]("LS_040_S0_in.mac")
	OUT[8,17]("LS_000_S0_out.mac")
	BI[4--7,13--16]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit universal shift/storage registers with 3-state outputs"];
TI!SN74LS299J	PQ[20]	TYP["DIC"]
	IN[1--3,9,11,12,18,19]("LS_000_S0_in.mac"),
		[4--7,13--16]("LS_040_S0_in.mac")
	OUT[8,17]("LS_000_S0_out.mac")
	BI[4--7,13--16]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit universal shift/storage registers with 3-state outputs"];
TI!SN74LS299N	PQ[20]	TYP["DIC"]
	IN[1--3,9,11,12,18,19]("LS_000_S0_in.mac"),
		[4--7,13--16]("LS_040_S0_in.mac")
	OUT[8,17]("LS_000_S0_out.mac")
	BI[4--7,13--16]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit universal shift/storage registers with 3-state outputs"];
TI!SN74LS299FK	PQ[20]	TYP["DIC"]
	IN[1--3,9,11,12,18,19]("LS_000_S0_in.mac"),
		[4--7,13--16]("LS_040_S0_in.mac")
	OUT[8,17]("LS_000_S0_out.mac")
	BI[4--7,13--16]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit universal shift/storage registers with 3-state outputs"];
TI!SN74LS322ADW	PQ[20]	TYP["DIC"]
	IN[1--3,8,9,11,17--19]("LS_000_S0_in.mac"),
		[4--7,13--16]("LS_040_S0_in.mac")
	OUT[12]("LS_000_S0_out.mac")
	BI[4--7,13--16]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit shift registers with sign extend"];
TI!SN74LS322AJ	PQ[20]	TYP["DIC"]
	IN[1--3,8,9,11,17--19]("LS_000_S0_in.mac"),
		[4--7,13--16]("LS_040_S0_in.mac")
	OUT[12]("LS_000_S0_out.mac")
	BI[4--7,13--16]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit shift registers with sign extend"];
TI!SN74LS322AN	PQ[20]	TYP["DIC"]
	IN[1--3,8,9,11,17--19]("LS_000_S0_in.mac"),
		[4--7,13--16]("LS_040_S0_in.mac")
	OUT[12]("LS_000_S0_out.mac")
	BI[4--7,13--16]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit shift registers with sign extend"];
TI!SN74LS322AFK	PQ[20]	TYP["DIC"]
	IN[1--3,8,9,11,17--19]("LS_000_S0_in.mac"),
		[4--7,13--16]("LS_040_S0_in.mac")
	OUT[12]("LS_000_S0_out.mac")
	BI[4--7,13--16]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit shift registers with sign extend"];
TI!SN74LS323N	PQ[20]	TYP["DIC"]
	IN[1--3,9,11,12,18,19]("LS_000_S0_in.mac"),
		[4--7,13--16]("LS_040_S0_in.mac")
	OUT[8,17]("LS_000_S0_out.mac")
	BI[4--7,13--16]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit universal shift/storage registers with 3-state outputs"];
TI!SN74LS323FK	PQ[20]	TYP["DIC"]
	IN[1--3,9,11,12,18,19]("LS_000_S0_in.mac"),
		[4--7,13--16]("LS_040_S0_in.mac")
	OUT[8,17]("LS_000_S0_out.mac")
	BI[4--7,13--16]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit universal shift/storage registers with 3-state outputs"];
TI!SN74LS323DW	PQ[20]	TYP["DIC"]
	IN[1--3,9,11,12,18,19]("LS_000_S0_in.mac"),
		[4--7,13--16]("LS_040_S0_in.mac")
	OUT[8,17]("LS_000_S0_out.mac")
	BI[4--7,13--16]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit universal shift/storage registers with 3-state outputs"];
TI!SN74LS323J	PQ[20]	TYP["DIC"]
	IN[1--3,9,11,12,18,19]("LS_000_S0_in.mac"),
		[4--7,13--16]("LS_040_S0_in.mac")
	OUT[8,17]("LS_000_S0_out.mac")
	BI[4--7,13--16]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit universal shift/storage registers with 3-state outputs"];
TI!SN74LS347D	PQ[16]	TYP["DIC"]
	IN[1--3,5--7]("LS_000_S0_in.mac"),
		[4]("LS_040_S0_in.mac")
	OUT[9--15]("LS_010_S4_out.mac")
	BI[4]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN74LS347FK	PQ[20]	TYP["DIC"]
	IN[2--4,7--9]("LS_000_S0_in.mac"),
		[5]("LS_040_S0_in.mac")
	OUT[12--15,17--19]("LS_010_S4_out.mac")
	BI[5]
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN74LS347J	PQ[16]	TYP["DIC"]
	IN[1--3,5--7]("LS_000_S0_in.mac"),
		[4]("LS_040_S0_in.mac")
	OUT[9--15]("LS_010_S4_out.mac")
	BI[4]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN74LS347N	PQ[16]	TYP["DIC"]
	IN[1--3,5--7]("LS_000_S0_in.mac"),
		[4]("LS_040_S0_in.mac")
	OUT[9--15]("LS_010_S4_out.mac")
	BI[4]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN74LS348D	PQ[16]	TYP["DIC"]
	IN[1--5,10--13]("LS_000_S0_in.mac")
	OUT[6,7,9]("LS_020_S0_out.mac"),
		[14,15]("LS_000_S0_out.mac")
	TRI[6,7,9]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["8-line to 3-line priority encoders with 3-state outputs"];
TI!SN74LS348FK	PQ[20]	TYP["DIC"]
	IN[2--5,7,13--15,17]("LS_000_S0_in.mac")
	OUT[8,9,12]("LS_020_S0_out.mac"),
		[18,19]("LS_000_S0_out.mac")
	TRI[8,9,12]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["8-line to 3-line priority encoders with 3-state outputs"];
TI!SN74LS348J	PQ[16]	TYP["DIC"]
	IN[1--5,10--13]("LS_000_S0_in.mac")
	OUT[6,7,9]("LS_020_S0_out.mac"),
		[14,15]("LS_000_S0_out.mac")
	TRI[6,7,9]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["8-line to 3-line priority encoders with 3-state outputs"];
TI!SN74LS348N	PQ[16]	TYP["DIC"]
	IN[1--5,10--13]("LS_000_S0_in.mac")
	OUT[6,7,9]("LS_020_S0_out.mac"),
		[14,15]("LS_000_S0_out.mac")
	TRI[6,7,9]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["8-line to 3-line priority encoders with 3-state outputs"];
TI!SN74LS352D	PQ[16]	TYP["DIC"]
	IN[1,15]("LS_040_S0_in.mac"),
		[2--6,10--14]("LS_000_S0_in.mac")
	OUT[7,9]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers"];
TI!SN74LS352J	PQ[16]	TYP["DIC"]
	IN[1,15]("LS_040_S0_in.mac"),
		[2--6,10--14]("LS_000_S0_in.mac")
	OUT[7,9]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers"];
TI!SN74LS352N	PQ[16]	TYP["DIC"]
	IN[1,15]("LS_040_S0_in.mac"),
		[2--6,10--14]("LS_000_S0_in.mac")
	OUT[7,9]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers"];
TI!SN74LS352FK	PQ[20]	TYP["DIC"]
	IN[2--5,7,8,13--15,17--19]("LS_000_S0_in.mac")
	OUT[9,12]("HC_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers"];
TI!SN74LS353D	PQ[16]	TYP["DIC"]
	IN[1,15]("LS_040_S0_in.mac"),
		[2--6,10--14]("LS_000_S0_in.mac")
	OUT[7,9]("LS_000_S0_out.mac")
	TRI[7,9]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual 1-of-4 data selectors/multiplexers with 3-state outputs"];
TI!SN74LS353J	PQ[16]	TYP["DIC"]
	IN[1,15]("LS_040_S0_in.mac"),
		[2--6,10--14]("LS_000_S0_in.mac")
	OUT[7,9]("LS_000_S0_out.mac")
	TRI[7,9]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual 1-of-4 data selectors/multiplexers with 3-state outputs"];
TI!SN74LS353N	PQ[16]	TYP["DIC"]
	IN[1,15]("LS_040_S0_in.mac"),
		[2--6,10--14]("LS_000_S0_in.mac")
	OUT[7,9]("LS_000_S0_out.mac")
	TRI[7,9]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual 1-of-4 data selectors/multiplexers with 3-state outputs"];
TI!SN74LS353FK	PQ[20]	TYP["DIC"]
	IN[2--5,7,8,13--15,17--19]("LS_000_S0_in.mac")
	OUT[9,12]("LS_000_S0_out.mac")
	TRI[9,12]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Dual 1-of-4 data selectors/multiplexers with 3-state outputs"];
TI!SN74LS354DW	PQ[20]	TYP["DIC"]
	IN[1--8,11--14]("LS_000_S0_in.mac"),
		[9,15--17]("LS_040_S0_in.mac")
	OUT[18,19]("LS_020_S0_out.mac")
	TRI[18,19]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-line to 1-line data selectors/multiplexers/registers with 3-state outputs"];
TI!SN74LS354J	PQ[20]	TYP["DIC"]
	IN[1--8,11--14]("LS_000_S0_in.mac"),
		[9,15--17]("LS_040_S0_in.mac")
	OUT[18,19]("LS_020_S0_out.mac")
	TRI[18,19]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-line to 1-line data selectors/multiplexers/registers with 3-state outputs"];
TI!SN74LS354N	PQ[20]	TYP["DIC"]
	IN[1--8,11--14]("LS_000_S0_in.mac"),
		[9,15--17]("LS_040_S0_in.mac")
	OUT[18,19]("LS_020_S0_out.mac")
	TRI[18,19]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-line to 1-line data selectors/multiplexers/registers with 3-state outputs"];
TI!SN74LS354FK	PQ[20]	TYP["DIC"]
	IN[1--9,11--17]("LS_000_S0_in.mac")
	OUT[18,19]("LS_020_S0_out.mac")
	TRI[18,19]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-line to 1-line data selectors/multiplexers/registers with 3-state outputs"];
TI!SN74LS356FK	PQ[20]	TYP["DIC"]
	IN[1--9,11--17]("LS_000_S0_in.mac")
	OUT[18,19]("LS_020_S0_out.mac")
	TRI[18,19]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-line to 1-line data selectors/multiplexers/registers with 3-state outputs"];
TI!SN74LS356DW	PQ[20]	TYP["DIC"]
	IN[1--8,11--14]("LS_000_S0_in.mac"),
		[9,15--17]("LS_040_S0_in.mac")
	OUT[18,19]("LS_020_S0_out.mac")
	TRI[18,19]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-line to 1-line data selectors/multiplexers/registers with 3-state outputs"];
TI!SN74LS356J	PQ[20]	TYP["DIC"]
	IN[1--8,11--14]("LS_000_S0_in.mac"),
		[9,15--17]("LS_040_S0_in.mac")
	OUT[18,19]("LS_020_S0_out.mac")
	TRI[18,19]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-line to 1-line data selectors/multiplexers/registers with 3-state outputs"];
TI!SN74LS356N	PQ[20]	TYP["DIC"]
	IN[1--8,11--14]("LS_000_S0_in.mac"),
		[9,15--17]("LS_040_S0_in.mac")
	OUT[18,19]("LS_020_S0_out.mac")
	TRI[18,19]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-line to 1-line data selectors/multiplexers/registers with 3-state outputs"];
TI!SN74LS355DW	PQ[20]	TYP["DIC"]
	IN[1--8,11--14]("LS_000_S0_in.mac"),
		[9,15--17]("LS_040_S0_in.mac")
	OUT[18,19]("LS_010_S4_out.mac")
	TRI[18,19]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-line to 1-line data selectors/multiplexers/registers with 3-state outputs"];
TI!SN74LS355FK	PQ[20]	TYP["DIC"]
	IN[1--9,11--17]("LS_000_S0_in.mac")
	OUT[18,19]("LS_010_S4_out.mac")
	TRI[18,19]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-line to 1-line data selectors/multiplexers/registers with 3-state outputs"];
TI!SN74LS355J	PQ[20]	TYP["DIC"]
	IN[1--8,11--14]("LS_000_S0_in.mac"),
		[9,15--17]("LS_040_S0_in.mac")
	OUT[18,19]("LS_010_S4_out.mac")
	TRI[18,19]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-line to 1-line data selectors/multiplexers/registers with 3-state outputs"];
TI!SN74LS355N	PQ[20]	TYP["DIC"]
	IN[1--8,11--14]("LS_000_S0_in.mac"),
		[9,15--17]("LS_040_S0_in.mac")
	OUT[18,19]("LS_010_S4_out.mac")
	TRI[18,19]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-line to 1-line data selectors/multiplexers/registers with 3-state outputs"];
TI!SN74LS357DW	PQ[20]	TYP["DIC"]
	IN[1--8,11--14]("LS_000_S0_in.mac"),
		[9,15--17]("LS_040_S0_in.mac")
	OUT[18,19]("LS_010_S4_out.mac")
	TRI[18,19]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-line to 1-line data selectors/multiplexers/registers with 3-state outputs"];
TI!SN74LS357FK	PQ[20]	TYP["DIC"]
	IN[1--9,11--17]("LS_000_S0_in.mac")
	OUT[18,19]("LS_010_S4_out.mac")
	TRI[18,19]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-line to 1-line data selectors/multiplexers/registers with 3-state outputs"];
TI!SN74LS357J	PQ[20]	TYP["DIC"]
	IN[1--8,11--14]("LS_000_S0_in.mac"),
		[9,15--17]("LS_040_S0_in.mac")
	OUT[18,19]("LS_010_S4_out.mac")
	TRI[18,19]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-line to 1-line data selectors/multiplexers/registers with 3-state outputs"];
TI!SN74LS357N	PQ[20]	TYP["DIC"]
	IN[1--8,11--14]("LS_000_S0_in.mac"),
		[9,15--17]("LS_040_S0_in.mac")
	OUT[18,19]("LS_010_S4_out.mac")
	TRI[18,19]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-line to 1-line data selectors/multiplexers/registers with 3-state outputs"];
TI!SN74LS365AD	PQ[16]	TYP["DIC"]
	IN[1,15]("LS_040_S0_in.mac"),
		[2,4,6,10,12,14]("LS_000_S0_in.mac")
	OUT[3,5,7,9,11,13]("LS_020_S0_out.mac")
	TRI[3,5,7,9,11,13]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74LS365AFK	PQ[20]	TYP["DIC"]
	IN[2,3,5,8,13,15,18,19]("LS_000_S0_in.mac")
	OUT[4,7,9,12,14,17]("LS_020_S0_out.mac")
	TRI[4,7,9,12,14,17]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74LS365AJ	PQ[16]	TYP["DIC"]
	IN[1,15]("LS_040_S0_in.mac"),
		[2,4,6,10,12,14]("LS_000_S0_in.mac")
	OUT[3,5,7,9,11,13]("LS_020_S0_out.mac")
	TRI[3,5,7,9,11,13]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74LS365AN	PQ[16]	TYP["DIC"]
	IN[1,15]("LS_040_S0_in.mac"),
		[2,4,6,10,12,14]("LS_000_S0_in.mac")
	OUT[3,5,7,9,11,13]("LS_020_S0_out.mac")
	TRI[3,5,7,9,11,13]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74LS366AD	PQ[16]	TYP["DIC"]
	IN[1,15]("LS_040_S0_in.mac"),
		[2,4,6,10,12,14]("LS_000_S0_in.mac")
	OUT[3,5,7,9,11,13]("LS_020_S0_out.mac")
	TRI[3,5,7,9,11,13]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74LS366AJ	PQ[16]	TYP["DIC"]
	IN[1,15]("LS_040_S0_in.mac"),
		[2,4,6,10,12,14]("LS_000_S0_in.mac")
	OUT[3,5,7,9,11,13]("LS_020_S0_out.mac")
	TRI[3,5,7,9,11,13]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74LS366AN	PQ[16]	TYP["DIC"]
	IN[1,15]("LS_040_S0_in.mac"),
		[2,4,6,10,12,14]("LS_000_S0_in.mac")
	OUT[3,5,7,9,11,13]("LS_020_S0_out.mac")
	TRI[3,5,7,9,11,13]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74LS366AFK	PQ[20]	TYP["DIC"]
	IN[2,3,5,8,13,15,18,19]("LS_000_S0_in.mac")
	OUT[4,7,9,12,14,17]("LS_020_S0_out.mac")
	TRI[4,7,9,12,14,17]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74LS367AFK	PQ[20]	TYP["DIC"]
	IN[2,3,5,8,13,15,18,19]("LS_000_S0_in.mac")
	OUT[4,7,9,12,14,17]("LS_020_S0_out.mac")
	TRI[4,7,9,12,14,17]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74LS368AFK	PQ[20]	TYP["DIC"]
	IN[2,3,5,8,13,15,18,19]("LS_000_S0_in.mac")
	OUT[4,7,9,12,14,17]("LS_020_S0_out.mac")
	TRI[4,7,9,12,14,17]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74LS367AD	PQ[16]	TYP["DIC"]
	IN[1,15]("LS_040_S0_in.mac"),
		[2,4,6,10,12,14]("LS_000_S0_in.mac")
	OUT[3,5,7,9,11,13]("LS_020_S0_out.mac")
	TRI[3,5,7,9,11,13]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74LS367AJ	PQ[16]	TYP["DIC"]
	IN[1,15]("LS_040_S0_in.mac"),
		[2,4,6,10,12,14]("LS_000_S0_in.mac")
	OUT[3,5,7,9,11,13]("LS_020_S0_out.mac")
	TRI[3,5,7,9,11,13]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74LS367AN	PQ[16]	TYP["DIC"]
	IN[1,15]("LS_040_S0_in.mac"),
		[2,4,6,10,12,14]("LS_000_S0_in.mac")
	OUT[3,5,7,9,11,13]("LS_020_S0_out.mac")
	TRI[3,5,7,9,11,13]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74LS368AN	PQ[16]	TYP["DIC"]
	IN[1,15]("LS_040_S0_in.mac"),
		[2,4,6,10,12,14]("LS_000_S0_in.mac")
	OUT[3,5,7,9,11,13]("LS_020_S0_out.mac")
	TRI[3,5,7,9,11,13]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74LS368AD	PQ[16]	TYP["DIC"]
	IN[1,15]("LS_040_S0_in.mac"),
		[2,4,6,10,12,14]("LS_000_S0_in.mac")
	OUT[3,5,7,9,11,13]("LS_020_S0_out.mac")
	TRI[3,5,7,9,11,13]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74LS368AJ	PQ[16]	TYP["DIC"]
	IN[1,15]("LS_040_S0_in.mac"),
		[2,4,6,10,12,14]("LS_000_S0_in.mac")
	OUT[3,5,7,9,11,13]("LS_020_S0_out.mac")
	TRI[3,5,7,9,11,13]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74LS373DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LS_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74LS373FK	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LS_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74LS374FK	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LS_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74LS374DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LS_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74LS374J	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LS_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74LS374N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LS_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74LS373J	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LS_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74LS373N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LS_020_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74LS375D	PQ[16]	TYP["DIC"]
	IN[1,4,7,9,12,15]("LS_000_S0_in.mac")
	OUT[2,3,5,6,10,11,13,14]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["4-bit bistable latches"];
TI!SN74LS375J	PQ[16]	TYP["DIC"]
	IN[1,4,7,9,12,15]("LS_000_S0_in.mac")
	OUT[2,3,5,6,10,11,13,14]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["4-bit bistable latches"];
TI!SN74LS375N	PQ[16]	TYP["DIC"]
	IN[1,4,7,9,12,15]("LS_000_S0_in.mac")
	OUT[2,3,5,6,10,11,13,14]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["4-bit bistable latches"];
TI!SN74LS375FK	PQ[20]	TYP["DIC"]
	IN[2,5,9,12,15,19]("LS_000_S0_in.mac")
	OUT[3,4,7,8,13,14,17,18]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["4-bit bistable latches"];
TI!SN74LS377DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal D-type flip-flops with clock enable"];
TI!SN74LS377J	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal D-type flip-flops with clock enable"];
TI!SN74LS377N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal D-type flip-flops with clock enable"];
TI!SN74LS377FK	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LS_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal D-type flip-flops with clock enable"];
TI!SN74LS378D	PQ[16]	TYP["DIC"]
	IN[1,3,4,6,9,11,13,14]("LS_000_S0_in.mac")
	OUT[2,5,7,10,12,15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Hex D-type flip-flops with clock enable"];
TI!SN74LS378J	PQ[16]	TYP["DIC"]
	IN[1,3,4,6,9,11,13,14]("LS_000_S0_in.mac")
	OUT[2,5,7,10,12,15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Hex D-type flip-flops with clock enable"];
TI!SN74LS378N	PQ[16]	TYP["DIC"]
	IN[1,3,4,6,9,11,13,14]("LS_000_S0_in.mac")
	OUT[2,5,7,10,12,15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Hex D-type flip-flops with clock enable"];
TI!SN74LS378FK	PQ[20]	TYP["DIC"]
	IN[2,4,5,8,12,14,17,18]("LS_000_S0_in.mac")
	OUT[3,7,9,13,15,19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Hex D-type flip-flops with clock enable"];
TI!SN74LS379D	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,12,13]("LS_000_S0_in.mac")
	OUT[2,3,6,7,10,11,14,15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple D-type flip-flops with clock enable"];
TI!SN74LS379J	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,12,13]("LS_000_S0_in.mac")
	OUT[2,3,6,7,10,11,14,15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple D-type flip-flops with clock enable"];
TI!SN74LS379N	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,12,13]("LS_000_S0_in.mac")
	OUT[2,3,6,7,10,11,14,15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple D-type flip-flops with clock enable"];
TI!SN74LS379FK	PQ[20]	TYP["DIC"]
	IN[2,5,7,12,15,17]("LS_000_S0_in.mac")
	OUT[3,4,8,9,13,14,18,19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple D-type flip-flops with clock enable"];
TI!SN74LS381ADW	PQ[20]	TYP["DIC"]
	IN[1--7,15--19]("LS_000_S0_in.mac")
	OUT[8,9,11,12,14]("LS_000_S0_out.mac"),
		[13]
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74LS381AJ	PQ[20]	TYP["DIC"]
	IN[1--7,15--19]("LS_000_S0_in.mac")
	OUT[8,9,11,12,14]("LS_000_S0_out.mac"),
		[13]
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74LS381AN	PQ[20]	TYP["DIC"]
	IN[1--7,15--19]("LS_000_S0_in.mac")
	OUT[8,9,11,12,14]("LS_000_S0_out.mac"),
		[13]
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74LS381AFK	PQ[20]	TYP["DIC"]
	IN[1--7,15--19]("LS_000_S0_in.mac")
	OUT[8,9,11,12,14]("LS_000_S0_out.mac"),
		[13]
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74LS382ADW	PQ[20]	TYP["DIC"]
	IN[1--7,15--19]("LS_000_S0_in.mac")
	OUT[8,9,11--14]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74LS382AFK	PQ[20]	TYP["DIC"]
	IN[1--7,15--19]("LS_000_S0_in.mac")
	OUT[8,9,11--14]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74LS382AJ	PQ[20]	TYP["DIC"]
	IN[1--7,15--19]("LS_000_S0_in.mac")
	OUT[8,9,11--14]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74LS382AN	PQ[20]	TYP["DIC"]
	IN[1--7,15--19]("LS_000_S0_in.mac")
	OUT[8,9,11--14]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74LS384D	PQ[16]	TYP["DIC"]
	IN[1--5,7,9--15]("LS_000_S0_in.mac")
	OUT[6]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["8-bit by 1-bit two's-complement multipliers"];
TI!SN74LS384FK	PQ[20]	TYP["DIC"]
	IN[2--5,7,9,12--15,17--19]("LS_000_S0_in.mac")
	OUT[8]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["8-bit by 1-bit two's-complement multipliers"];
TI!SN74LS384J	PQ[16]	TYP["DIC"]
	IN[1--5,7,9--15]("LS_000_S0_in.mac")
	OUT[6]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["8-bit by 1-bit two's-complement multipliers"];
TI!SN74LS384N	PQ[16]	TYP["DIC"]
	IN[1--5,7,9--15]("LS_000_S0_in.mac")
	OUT[6]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["8-bit by 1-bit two's-complement multipliers"];
TI!SN74LS385DW	PQ[20]	TYP["DIC"]
	IN[1,3--8,11,13--18]("LS_000_S0_in.mac")
	OUT[2,9,12,19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple serial adders/subtractors"];
TI!SN74LS385J	PQ[20]	TYP["DIC"]
	IN[1,3--8,11,13--18]("LS_000_S0_in.mac")
	OUT[2,9,12,19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple serial adders/subtractors"];
TI!SN74LS385N	PQ[20]	TYP["DIC"]
	IN[1,3--8,11,13--18]("LS_000_S0_in.mac")
	OUT[2,9,12,19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple serial adders/subtractors"];
TI!SN74LS385FK	PQ[20]	TYP["DIC"]
	IN[1,3--8,11,13--18]("LS_000_S0_in.mac")
	OUT[2,9,12,19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple serial adders/subtractors"];
TI!SN74LS386AD	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]("LS_000_S0_in.mac")
	OUT[3,4,10,11]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input exclusive-OR gates"];
TI!SN74LS386AFK	PQ[20]	TYP["DIC"]
	IN[2,3,8,9,12,13,18,19]("LS_000_S0_in.mac")
	OUT[4,6,14,16]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input exclusive-OR gates"];
TI!SN74LS386AJ	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]("LS_000_S0_in.mac")
	OUT[3,4,10,11]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input exclusive-OR gates"];
TI!SN74LS386AN	PQ[14]	TYP["DIC"]
	IN[1,2,5,6,8,9,12,13]("LS_000_S0_in.mac")
	OUT[3,4,10,11]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input exclusive-OR gates"];
TI!SN74LS390D	PQ[16]	TYP["DIC"]
	IN[1,2,4,12,14,15]("LS_000_S0_in.mac")
	OUT[3,5--7,9--11,13]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-bit decade and binary counters"];
TI!SN74LS390J	PQ[16]	TYP["DIC"]
	IN[1,2,4,12,14,15]("LS_000_S0_in.mac")
	OUT[3,5--7,9--11,13]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-bit decade and binary counters"];
TI!SN74LS390N	PQ[16]	TYP["DIC"]
	IN[1,2,4,12,14,15]("LS_000_S0_in.mac")
	OUT[3,5--7,9--11,13]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-bit decade and binary counters"];
TI!SN74LS390FK	PQ[20]	TYP["DIC"]
	IN[2,3,5,15,18,19]("LS_000_S0_in.mac")
	OUT[4,7--9,12--14,17]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-bit decade and binary counters"];
TI!SN74LS393D	PQ[14]	TYP["DIC"]
	IN[1,2,12,13]("LS_000_S0_in.mac")
	OUT[3--6,8--11]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-bit decade and binary counters"];
TI!SN74LS393FK	PQ[20]	TYP["DIC"]
	IN[2,3,18,19]("LS_000_S0_in.mac")
	OUT[4,6,8,9,12--14,16]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-bit decade and binary counters"];
TI!SN74LS393J	PQ[14]	TYP["DIC"]
	IN[1,2,12,13]("LS_000_S0_in.mac")
	OUT[3--6,8--11]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-bit decade and binary counters"];
TI!SN74LS393N	PQ[14]	TYP["DIC"]
	IN[1,2,12,13]("LS_000_S0_in.mac")
	OUT[3--6,8--11]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-bit decade and binary counters"];
TI!SN74LS395AD	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LS_000_S0_in.mac")
	OUT[11]("LS_000_S0_out.mac"),
		[12--15]("LS_020_S0_out.mac")
	TRI[12--15]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["4-bit cascadable shift registers with 3-state outputs"];
TI!SN74LS395AJ	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LS_000_S0_in.mac")
	OUT[11]("LS_000_S0_out.mac"),
		[12--15]("LS_020_S0_out.mac")
	TRI[12--15]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["4-bit cascadable shift registers with 3-state outputs"];
TI!SN74LS395AN	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LS_000_S0_in.mac")
	OUT[11]("LS_000_S0_out.mac"),
		[12--15]("LS_020_S0_out.mac")
	TRI[12--15]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["4-bit cascadable shift registers with 3-state outputs"];
TI!SN74LS395AFK	PQ[20]	TYP["DIC"]
	IN[2--5,7--9,12,13]("LS_000_S0_in.mac")
	OUT[14]("LS_000_S0_out.mac"),
		[15,17--19]("LS_020_S0_out.mac")
	TRI[15,17--19]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["4-bit cascadable shift registers with 3-state outputs"];
TI!SN74LS396D	PQ[16]	TYP["DIC"]
	IN[3,6,7,9,12,15]("LS_000_S0_in.mac")
	OUT[1,2,4,5,10,11,13,14]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Octal storage registers"];
TI!SN74LS396FK	PQ[20]	TYP["DIC"]
	IN[4,8,9,12,15,19]("LS_000_S0_in.mac")
	OUT[2,3,5,7,13,14,17,18]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Octal storage registers"];
TI!SN74LS396N	PQ[16]	TYP["DIC"]
	IN[3,6,7,9,12,15]("LS_000_S0_in.mac")
	OUT[1,2,4,5,10,11,13,14]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Octal storage registers"];
TI!SN74LS396J	PQ[16]	TYP["DIC"]
	IN[3,6,7,9,12,15]("LS_000_S0_in.mac")
	OUT[1,2,4,5,10,11,13,14]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Octal storage registers"];
TI!SN74LS398DW	PQ[20]	TYP["DIC"]
	IN[1,4--7,11,14--17]("LS_000_S0_in.mac")
	OUT[2,3,8,9,12,13,18,19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input multiplexers with storage"];
TI!SN74LS398J	PQ[20]	TYP["DIC"]
	IN[1,4--7,11,14--17]("LS_000_S0_in.mac")
	OUT[2,3,8,9,12,13,18,19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input multiplexers with storage"];
TI!SN74LS398N	PQ[20]	TYP["DIC"]
	IN[1,4--7,11,14--17]("LS_000_S0_in.mac")
	OUT[2,3,8,9,12,13,18,19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input multiplexers with storage"];
TI!SN74LS398FK	PQ[20]	TYP["DIC"]
	IN[1,4--7,11,14--17]("LS_000_S0_in.mac")
	OUT[2,3,8,9,12,13,18,19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input multiplexers with storage"];
TI!SN74LS399D	PQ[16]	TYP["DIC"]
	IN[1,3--6,9,11--14]("LS_000_S0_in.mac")
	OUT[2,7,10,15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input multiplexers with storage"];
TI!SN74LS399FK	PQ[20]	TYP["DIC"]
	IN[2,4,5,7,8,12,14,15,17,18]("LS_000_S0_in.mac")
	OUT[3,9,13,19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input multiplexers with storage"];
TI!SN74LS399J	PQ[16]	TYP["DIC"]
	IN[1,3--6,9,11--14]("LS_000_S0_in.mac")
	OUT[2,7,10,15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input multiplexers with storage"];
TI!SN74LS399N	PQ[16]	TYP["DIC"]
	IN[1,3--6,9,11--14]("LS_000_S0_in.mac")
	OUT[2,7,10,15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple 2-input multiplexers with storage"];
TI!SN74LS422D	PQ[14]	TYP["DIC"]
	IN[1--5]("LS_000_S0_in.mac"),
		[9,11,13]("LS_040_S0_in.mac")
	OUT[6,8]("LS_000_S0_out.mac")
	BI[9,11,13]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[10,12]
	FAM["74"]	TEC["LS"]
	TXT["Retriggerable monostable multivibrators"];
TI!SN74LS422J	PQ[14]	TYP["DIC"]
	IN[1--5]("LS_000_S0_in.mac"),
		[9,11,13]("LS_040_S0_in.mac")
	OUT[6,8]("LS_000_S0_out.mac")
	BI[9,11,13]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[10,12]
	FAM["74"]	TEC["LS"]
	TXT["Retriggerable monostable multivibrators"];
TI!SN74LS422N	PQ[14]	TYP["DIC"]
	IN[1--5]("LS_000_S0_in.mac"),
		[9,11,13]("LS_040_S0_in.mac")
	OUT[6,8]("LS_000_S0_out.mac")
	BI[9,11,13]("LS_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[10,12]
	FAM["74"]	TEC["LS"]
	TXT["Retriggerable monostable multivibrators"];
TI!SN74LS422FK	PQ[20]	TYP["DIC"]
	IN[2--4,6,8]("LS_000_S0_in.mac"),
		[13,16,19]("LS_040_S0_in.mac")
	OUT[9,12]("LS_000_S0_out.mac")
	BI[13,16,19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,14,15,17,18]
	FAM["74"]	TEC["LS"]
	TXT["Retriggerable monostable multivibrators"];
TI!SN74LS423D	PQ[16]	TYP["DIC"]
	IN[1--3,9--11]("LS_000_S0_in.mac"),
		[6,7,14,15]("LS_040_S0_in.mac")
	OUT[4,5,12,13]("LS_000_S0_out.mac")
	BI[6,7,14,15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Retriggerable monostable multivibrators"];
TI!SN74LS423FK	PQ[20]	TYP["DIC"]
	IN[2--4,12--14]("LS_000_S0_in.mac"),
		[8,9,18,19]("LS_040_S0_in.mac")
	OUT[5,7,15,17]("LS_000_S0_out.mac")
	BI[8,9,18,19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Retriggerable monostable multivibrators"];
TI!SN74LS423J	PQ[16]	TYP["DIC"]
	IN[1--3,9--11]("LS_000_S0_in.mac"),
		[6,7,14,15]("LS_040_S0_in.mac")
	OUT[4,5,12,13]("LS_000_S0_out.mac")
	BI[6,7,14,15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Retriggerable monostable multivibrators"];
TI!SN74LS423N	PQ[16]	TYP["DIC"]
	IN[1--3,9--11]("LS_000_S0_in.mac"),
		[6,7,14,15]("LS_040_S0_in.mac")
	OUT[4,5,12,13]("LS_000_S0_out.mac")
	BI[6,7,14,15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Retriggerable monostable multivibrators"];
TI!SN74LS440DW	PQ[20]	TYP["DIC"]
	IN[1,11,12,17--19]("LS_000_S0_in.mac"),
		[2--9,13--16]("LS_040_S0_in.mac")
	BI[2--9,13--16]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple tridirectional bus transceivers"];
TI!SN74LS440J	PQ[20]	TYP["DIC"]
	IN[1,11,12,17--19]("LS_000_S0_in.mac"),
		[2--9,13--16]("LS_040_S0_in.mac")
	BI[2--9,13--16]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple tridirectional bus transceivers"];
TI!SN74LS440N	PQ[20]	TYP["DIC"]
	IN[1,11,12,17--19]("LS_000_S0_in.mac"),
		[2--9,13--16]("LS_040_S0_in.mac")
	BI[2--9,13--16]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple tridirectional bus transceivers"];
TI!SN74LS440FK	PQ[20]	TYP["DIC"]
	IN[1,11,12,17--19]("LS_000_S0_in.mac"),
		[2--9,13--16]("LS_040_S0_in.mac")
	BI[2--9,13--16]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple tridirectional bus transceivers"];
TI!SN74LS441DW	PQ[20]	TYP["DIC"]
	IN[1,11,12,17--19]("LS_000_S0_in.mac"),
		[2--9,13--16]("LS_040_S0_in.mac")
	BI[2--9,13--16]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple tridirectional bus transceivers"];
TI!SN74LS441FK	PQ[20]	TYP["DIC"]
	IN[1,11,12,17--19]("LS_000_S0_in.mac"),
		[2--9,13--16]("LS_040_S0_in.mac")
	BI[2--9,13--16]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple tridirectional bus transceivers"];
TI!SN74LS441J	PQ[20]	TYP["DIC"]
	IN[1,11,12,17--19]("LS_000_S0_in.mac"),
		[2--9,13--16]("LS_040_S0_in.mac")
	BI[2--9,13--16]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple tridirectional bus transceivers"];
TI!SN74LS441N	PQ[20]	TYP["DIC"]
	IN[1,11,12,17--19]("LS_000_S0_in.mac"),
		[2--9,13--16]("LS_040_S0_in.mac")
	BI[2--9,13--16]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple tridirectional bus transceivers"];
TI!SN74LS448FK	PQ[20]	TYP["DIC"]
	IN[1,11,12,17--19]("LS_000_S0_in.mac"),
		[2--9,13--16]("LS_040_S0_in.mac")
	BI[2--9,13--16]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple tridirectional bus transceivers"];
TI!SN74LS448DW	PQ[20]	TYP["DIC"]
	IN[1,11,12,17--19]("LS_000_S0_in.mac"),
		[2--9,13--16]("LS_040_S0_in.mac")
	BI[2--9,13--16]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple tridirectional bus transceivers"];
TI!SN74LS448J	PQ[20]	TYP["DIC"]
	IN[1,11,12,17--19]("LS_000_S0_in.mac"),
		[2--9,13--16]("LS_040_S0_in.mac")
	BI[2--9,13--16]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple tridirectional bus transceivers"];
TI!SN74LS448N	PQ[20]	TYP["DIC"]
	IN[1,11,12,17--19]("LS_000_S0_in.mac"),
		[2--9,13--16]("LS_040_S0_in.mac")
	BI[2--9,13--16]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple tridirectional bus transceivers"];
TI!SN74LS442DW	PQ[20]	TYP["DIC"]
	IN[1,11,12,17--19]("LS_000_S0_in.mac"),
		[2--9,13--16]("LS_040_S0_in.mac")
	BI[2--9,13--16]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple tridirectional bus transceivers"];
TI!SN74LS442FK	PQ[20]	TYP["DIC"]
	IN[1,11,12,17--19]("LS_000_S0_in.mac"),
		[2--9,13--16]("LS_040_S0_in.mac")
	BI[2--9,13--16]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple tridirectional bus transceivers"];
TI!SN74LS442J	PQ[20]	TYP["DIC"]
	IN[1,11,12,17--19]("LS_000_S0_in.mac"),
		[2--9,13--16]("LS_040_S0_in.mac")
	BI[2--9,13--16]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple tridirectional bus transceivers"];
TI!SN74LS442N	PQ[20]	TYP["DIC"]
	IN[1,11,12,17--19]("LS_000_S0_in.mac"),
		[2--9,13--16]("LS_040_S0_in.mac")
	BI[2--9,13--16]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple tridirectional bus transceivers"];
TI!SN74LS443DW	PQ[20]	TYP["DIC"]
	IN[1,11,12,17--19]("LS_000_S0_in.mac"),
		[2--9,13--16]("LS_040_S0_in.mac")
	BI[2--9,13--16]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple tridirectional bus transceivers"];
TI!SN74LS443J	PQ[20]	TYP["DIC"]
	IN[1,11,12,17--19]("LS_000_S0_in.mac"),
		[2--9,13--16]("LS_040_S0_in.mac")
	BI[2--9,13--16]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple tridirectional bus transceivers"];
TI!SN74LS443N	PQ[20]	TYP["DIC"]
	IN[1,11,12,17--19]("LS_000_S0_in.mac"),
		[2--9,13--16]("LS_040_S0_in.mac")
	BI[2--9,13--16]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple tridirectional bus transceivers"];
TI!SN74LS443FK	PQ[20]	TYP["DIC"]
	IN[1,11,12,17--19]("LS_000_S0_in.mac"),
		[2--9,13--16]("LS_040_S0_in.mac")
	BI[2--9,13--16]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple tridirectional bus transceivers"];
TI!SN74LS444DW	PQ[20]	TYP["DIC"]
	IN[1,11,12,17--19]("LS_000_S0_in.mac"),
		[2--9,13--16]("LS_040_S0_in.mac")
	BI[2--9,13--16]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple tridirectional bus transceivers"];
TI!SN74LS444FK	PQ[20]	TYP["DIC"]
	IN[1,11,12,17--19]("LS_000_S0_in.mac"),
		[2--9,13--16]("LS_040_S0_in.mac")
	BI[2--9,13--16]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple tridirectional bus transceivers"];
TI!SN74LS444J	PQ[20]	TYP["DIC"]
	IN[1,11,12,17--19]("LS_000_S0_in.mac"),
		[2--9,13--16]("LS_040_S0_in.mac")
	BI[2--9,13--16]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple tridirectional bus transceivers"];
TI!SN74LS444N	PQ[20]	TYP["DIC"]
	IN[1,11,12,17--19]("LS_000_S0_in.mac"),
		[2--9,13--16]("LS_040_S0_in.mac")
	BI[2--9,13--16]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple tridirectional bus transceivers"];
TI!SN74LS445D	PQ[16]	TYP["DIC"]
	IN[12--15]("LS_000_S0_in.mac")
	OUT[1--7,9--11]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-decimal decoders/drivers"];
TI!SN74LS445FK	PQ[20]	TYP["DIC"]
	IN[15,17--19]("LS_000_S0_in.mac")
	OUT[2--5,7--9,12--14]
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-decimal decoders/drivers"];
TI!SN74LS445J	PQ[16]	TYP["DIC"]
	IN[12--15]("LS_000_S0_in.mac")
	OUT[1--7,9--11]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-decimal decoders/drivers"];
TI!SN74LS445N	PQ[16]	TYP["DIC"]
	IN[12--15]("LS_000_S0_in.mac")
	OUT[1--7,9--11]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-decimal decoders/drivers"];
TI!SN74LS446D	PQ[16]	TYP["DIC"]
	IN[1,3,6,10,13,15]("LS_000_S0_in.mac"),
		[2,4,5,7,9,11,12,14]("LS_040_S0_in.mac")
	BI[2,4,5,7,9,11,12,14]("LS_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple bus transceivers with individual direction controls"];
TI!SN74LS446FK	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,17,19]("LS_000_S0_in.mac"),
		[3,5,7,9,12,14,15,18]("LS_040_S0_in.mac")
	BI[3,5,7,9,12,14,15,18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple bus transceivers with individual direction controls"];
TI!SN74LS446J	PQ[16]	TYP["DIC"]
	IN[1,3,6,10,13,15]("LS_000_S0_in.mac"),
		[2,4,5,7,9,11,12,14]("LS_040_S0_in.mac")
	BI[2,4,5,7,9,11,12,14]("LS_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple bus transceivers with individual direction controls"];
TI!SN74LS446N	PQ[16]	TYP["DIC"]
	IN[1,3,6,10,13,15]("LS_000_S0_in.mac"),
		[2,4,5,7,9,11,12,14]("LS_040_S0_in.mac")
	BI[2,4,5,7,9,11,12,14]("LS_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple bus transceivers with individual direction controls"];
TI!SN74LS449D	PQ[16]	TYP["DIC"]
	IN[1,3,6,10,13,15]("LS_000_S0_in.mac"),
		[2,4,5,7,9,11,12,14]("LS_040_S0_in.mac")
	BI[2,4,5,7,9,11,12,14]("LS_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple bus transceivers with individual direction controls"];
TI!SN74LS449FK	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,17,19]("LS_000_S0_in.mac"),
		[3,5,7,9,12,14,15,18]("LS_040_S0_in.mac")
	BI[3,5,7,9,12,14,15,18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple bus transceivers with individual direction controls"];
TI!SN74LS449J	PQ[16]	TYP["DIC"]
	IN[1,3,6,10,13,15]("LS_000_S0_in.mac"),
		[2,4,5,7,9,11,12,14]("LS_040_S0_in.mac")
	BI[2,4,5,7,9,11,12,14]("LS_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple bus transceivers with individual direction controls"];
TI!SN74LS449N	PQ[16]	TYP["DIC"]
	IN[1,3,6,10,13,15]("LS_000_S0_in.mac"),
		[2,4,5,7,9,11,12,14]("LS_040_S0_in.mac")
	BI[2,4,5,7,9,11,12,14]("LS_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Quadruple bus transceivers with individual direction controls"];
TI!SN74LS447D	PQ[16]	TYP["DIC"]
	IN[1--3,5--7]("LS_000_S0_in.mac"),
		[4]("LS_040_S0_in.mac")
	OUT[9--15]("LS_010_S4_out.mac")
	BI[4]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-decoders/drivers"];
TI!SN74LS447FK	PQ[20]	TYP["DIC"]
	IN[2--4,7--9]("LS_000_S0_in.mac"),
		[5]("LS_040_S0_in.mac")
	OUT[12--15,17--19]("LS_010_S4_out.mac")
	BI[5]
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-decoders/drivers"];
TI!SN74LS447J	PQ[16]	TYP["DIC"]
	IN[1--3,5--7]("LS_000_S0_in.mac"),
		[4]("LS_040_S0_in.mac")
	OUT[9--15]("LS_010_S4_out.mac")
	BI[4]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-decoders/drivers"];
TI!SN74LS447N	PQ[16]	TYP["DIC"]
	IN[1--3,5--7]("LS_000_S0_in.mac"),
		[4]("LS_040_S0_in.mac")
	OUT[9--15]("LS_010_S4_out.mac")
	BI[4]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["BCD-to-seven-decoders/drivers"];
TI!SN74LS465FK	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,12,14,16,18,19]("LS_000_S0_in.mac")
	OUT[3,5,7,9,11,13,15,17]("LS_020_S0_out.mac")
	TRI[3,5,7,9,11,13,15,17]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers with 3-state outputs"];
TI!SN74LS465J	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,12,14,16,18,19]("LS_000_S0_in.mac")
	OUT[3,5,7,9,11,13,15,17]("LS_020_S0_out.mac")
	TRI[3,5,7,9,11,13,15,17]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers with 3-state outputs"];
TI!SN74LS465N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,12,14,16,18,19]("LS_000_S0_in.mac")
	OUT[3,5,7,9,11,13,15,17]("LS_020_S0_out.mac")
	TRI[3,5,7,9,11,13,15,17]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers with 3-state outputs"];
TI!SN74LS465DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,12,14,16,18,19]("LS_000_S0_in.mac")
	OUT[3,5,7,9,11,13,15,17]("LS_020_S0_out.mac")
	TRI[3,5,7,9,11,13,15,17]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers with 3-state outputs"];
TI!SN74LS466DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,12,14,16,18,19]("LS_000_S0_in.mac")
	OUT[3,5,7,9,11,13,15,17]("LS_020_S0_out.mac")
	TRI[3,5,7,9,11,13,15,17]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers with 3-state outputs"];
TI!SN74LS467DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,12,14,16,18,19]("LS_000_S0_in.mac")
	OUT[3,5,7,9,11,13,15,17]("LS_020_S0_out.mac")
	TRI[3,5,7,9,11,13,15,17]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers with 3-state outputs"];
TI!SN74LS468DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,12,14,16,18,19]("LS_000_S0_in.mac")
	OUT[3,5,7,9,11,13,15,17]("LS_020_S0_out.mac")
	TRI[3,5,7,9,11,13,15,17]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers with 3-state outputs"];
TI!SN74LS466FK	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,12,14,16,18,19]("LS_000_S0_in.mac")
	OUT[3,5,7,9,11,13,15,17]("LS_020_S0_out.mac")
	TRI[3,5,7,9,11,13,15,17]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers with 3-state outputs"];
TI!SN74LS467FK	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,12,14,16,18,19]("LS_000_S0_in.mac")
	OUT[3,5,7,9,11,13,15,17]("LS_020_S0_out.mac")
	TRI[3,5,7,9,11,13,15,17]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers with 3-state outputs"];
TI!SN74LS468FK	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,12,14,16,18,19]("LS_000_S0_in.mac")
	OUT[3,5,7,9,11,13,15,17]("LS_020_S0_out.mac")
	TRI[3,5,7,9,11,13,15,17]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers with 3-state outputs"];
TI!SN74LS466J	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,12,14,16,18,19]("LS_000_S0_in.mac")
	OUT[3,5,7,9,11,13,15,17]("LS_020_S0_out.mac")
	TRI[3,5,7,9,11,13,15,17]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers with 3-state outputs"];
TI!SN74LS466N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,12,14,16,18,19]("LS_000_S0_in.mac")
	OUT[3,5,7,9,11,13,15,17]("LS_020_S0_out.mac")
	TRI[3,5,7,9,11,13,15,17]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers with 3-state outputs"];
TI!SN74LS467N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,12,14,16,18,19]("LS_000_S0_in.mac")
	OUT[3,5,7,9,11,13,15,17]("LS_020_S0_out.mac")
	TRI[3,5,7,9,11,13,15,17]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers with 3-state outputs"];
TI!SN74LS467J	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,12,14,16,18,19]("LS_000_S0_in.mac")
	OUT[3,5,7,9,11,13,15,17]("LS_020_S0_out.mac")
	TRI[3,5,7,9,11,13,15,17]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers with 3-state outputs"];
TI!SN74LS468J	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,12,14,16,18,19]("LS_000_S0_in.mac")
	OUT[3,5,7,9,11,13,15,17]("LS_020_S0_out.mac")
	TRI[3,5,7,9,11,13,15,17]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers with 3-state outputs"];
TI!SN74LS468N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,12,14,16,18,19]("LS_000_S0_in.mac")
	OUT[3,5,7,9,11,13,15,17]("LS_020_S0_out.mac")
	TRI[3,5,7,9,11,13,15,17]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers with 3-state outputs"];
TI!SN74LS490D	PQ[16]	TYP["DIC"]
	IN[1,2,4,12,14,15]("LS_000_S0_in.mac")
	OUT[3,5--7,9--11,13]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-bit decade counters"];
TI!SN74LS490J	PQ[16]	TYP["DIC"]
	IN[1,2,4,12,14,15]("LS_000_S0_in.mac")
	OUT[3,5--7,9--11,13]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-bit decade counters"];
TI!SN74LS490N	PQ[16]	TYP["DIC"]
	IN[1,2,4,12,14,15]("LS_000_S0_in.mac")
	OUT[3,5--7,9--11,13]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-bit decade counters"];
TI!SN74LS490FK	PQ[20]	TYP["DIC"]
	IN[2,3,5,15,18,19]("LS_000_S0_in.mac")
	OUT[4,7--9,12--14,17]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Dual 4-bit decade counters"];
TI!SN74LS540DW	PQ[20]	TYP["DIC"]
	IN[1--9,19]("LS_000_S0_in.mac")
	OUT[11--18]("LS_040_S0_out.mac")
	TRI[11--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74LS540FK	PQ[20]	TYP["DIC"]
	IN[1--9,19]("LS_000_S0_in.mac")
	OUT[11--18]("LS_040_S0_out.mac")
	TRI[11--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74LS540J	PQ[20]	TYP["DIC"]
	IN[1--9,19]("LS_000_S0_in.mac")
	OUT[11--18]("LS_040_S0_out.mac")
	TRI[11--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74LS540N	PQ[20]	TYP["DIC"]
	IN[1--9,19]("LS_000_S0_in.mac")
	OUT[11--18]("LS_040_S0_out.mac")
	TRI[11--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74LS541DW	PQ[20]	TYP["DIC"]
	IN[1--9,19]("LS_000_S0_in.mac")
	OUT[11--18]("LS_040_S0_out.mac")
	TRI[11--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74LS541FK	PQ[20]	TYP["DIC"]
	IN[1--9,19]("LS_000_S0_in.mac")
	OUT[11--18]("LS_040_S0_out.mac")
	TRI[11--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74LS541J	PQ[20]	TYP["DIC"]
	IN[1--9,19]("LS_000_S0_in.mac")
	OUT[11--18]("LS_040_S0_out.mac")
	TRI[11--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74LS541N	PQ[20]	TYP["DIC"]
	IN[1--9,19]("LS_000_S0_in.mac")
	OUT[11--18]("LS_040_S0_out.mac")
	TRI[11--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74LS589FK	PQ[20]	TYP["DIC"]
	IN[2--5,7--9,13--15,17--19]("LS_000_S0_in.mac")
	OUT[12]("LS_015_S0_out.mac")
	TRI[12]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["8-bit shift registers with input latches and 3-state output"];
TI!SN74LS589J	PQ[16]	TYP["DIC"]
	IN[1--7,14,15]("LS_000_S0_in.mac"),
		[10--13]("LS_000_S0_in.mac")
	OUT[9]("LS_015_S0_out.mac")
	TRI[9]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["8-bit shift registers with input latches and 3-state output"];
TI!SN74LS589N	PQ[16]	TYP["DIC"]
	IN[1--7,14,15]("LS_000_S0_in.mac"),
		[10--13]("LS_000_S0_in.mac")
	OUT[9]("LS_015_S0_out.mac")
	TRI[9]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["8-bit shift registers with input latches and 3-state output"];
TI!SN74LS600ADW	PQ[20]	TYP["DIC"]
	IN[9,13,14,18]("LS_000_S0_in.mac"),
		[11,12,19]("LS_040_S0_in.mac")
	OUT[1,16,17]("LS_000_S0_out.mac"),
		[2--8,15]("LS_020_S0_out.mac")
	BI[11,12,19]("LS_000_S0_out.mac")
	TRI[2--8,15]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Memory refresh controllers"];
TI!SN74LS600AJ	PQ[20]	TYP["DIC"]
	IN[9,13,14,18]("LS_000_S0_in.mac"),
		[11,12,19]("LS_040_S0_in.mac")
	OUT[1,16,17]("LS_000_S0_out.mac"),
		[2--8,15]("LS_020_S0_out.mac")
	BI[11,12,19]("LS_000_S0_out.mac")
	TRI[2--8,15]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Memory refresh controllers"];
TI!SN74LS600AN	PQ[20]	TYP["DIC"]
	IN[9,13,14,18]("LS_000_S0_in.mac"),
		[11,12,19]("LS_040_S0_in.mac")
	OUT[1,16,17]("LS_000_S0_out.mac"),
		[2--8,15]("LS_020_S0_out.mac")
	BI[11,12,19]("LS_000_S0_out.mac")
	TRI[2--8,15]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Memory refresh controllers"];
TI!SN74LS601ADW	PQ[20]	TYP["DIC"]
	IN[11,12,19]("LS_040_S0_in.mac"),
		[13,14,18]("LS_000_S0_in.mac")
	OUT[1,16,17]("LS_000_S0_out.mac"),
		[2--9,15]("LS_020_S0_out.mac")
	BI[11,12,19]("LS_000_S0_out.mac")
	TRI[2--9,15]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Memory refresh controllers"];
TI!SN74LS601AJ	PQ[20]	TYP["DIC"]
	IN[11,12,19]("LS_040_S0_in.mac"),
		[13,14,18]("LS_000_S0_in.mac")
	OUT[1,16,17]("LS_000_S0_out.mac"),
		[2--9,15]("LS_020_S0_out.mac")
	BI[11,12,19]("LS_000_S0_out.mac")
	TRI[2--9,15]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Memory refresh controllers"];
TI!SN74LS601AN	PQ[20]	TYP["DIC"]
	IN[11,12,19]("LS_040_S0_in.mac"),
		[13,14,18]("LS_000_S0_in.mac")
	OUT[1,16,17]("LS_000_S0_out.mac"),
		[2--9,15]("LS_020_S0_out.mac")
	BI[11,12,19]("LS_000_S0_out.mac")
	TRI[2--9,15]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Memory refresh controllers"];
TI!SN74LS602ADW	PQ[20]	TYP["DIC"]
	IN[9,13,14]("LS_000_S0_in.mac"),
		[11,12,18,19]("LS_040_S0_in.mac")
	OUT[1,16,17]("LS_000_S0_out.mac"),
		[2--8,15]("LS_020_S0_out.mac")
	BI[11,12,18,19]("LS_000_S0_out.mac")
	TRI[2--8,15]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Memory refresh controllers"];
TI!SN74LS602AJ	PQ[20]	TYP["DIC"]
	IN[9,13,14]("LS_000_S0_in.mac"),
		[11,12,18,19]("LS_040_S0_in.mac")
	OUT[1,16,17]("LS_000_S0_out.mac"),
		[2--8,15]("LS_020_S0_out.mac")
	BI[11,12,18,19]("LS_000_S0_out.mac")
	TRI[2--8,15]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Memory refresh controllers"];
TI!SN74LS602AN	PQ[20]	TYP["DIC"]
	IN[9,13,14]("LS_000_S0_in.mac"),
		[11,12,18,19]("LS_040_S0_in.mac")
	OUT[1,16,17]("LS_000_S0_out.mac"),
		[2--8,15]("LS_020_S0_out.mac")
	BI[11,12,18,19]("LS_000_S0_out.mac")
	TRI[2--8,15]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Memory refresh controllers"];
TI!SN74LS603ADW	PQ[20]	TYP["DIC"]
	IN[11,12,18,19]("LS_040_S0_in.mac"),
		[13,14]("LS_000_S0_in.mac")
	OUT[1,16,17]("LS_000_S0_out.mac"),
		[2--9,15]("LS_020_S0_out.mac")
	BI[11,12,18,19]("LS_000_S0_out.mac")
	TRI[2--9,15]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Memory refresh controllers"];
TI!SN74LS603AJ	PQ[20]	TYP["DIC"]
	IN[11,12,18,19]("LS_040_S0_in.mac"),
		[13,14]("LS_000_S0_in.mac")
	OUT[1,16,17]("LS_000_S0_out.mac"),
		[2--9,15]("LS_020_S0_out.mac")
	BI[11,12,18,19]("LS_000_S0_out.mac")
	TRI[2--9,15]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Memory refresh controllers"];
TI!SN74LS603AN	PQ[20]	TYP["DIC"]
	IN[11,12,18,19]("LS_040_S0_in.mac"),
		[13,14]("LS_000_S0_in.mac")
	OUT[1,16,17]("LS_000_S0_out.mac"),
		[2--9,15]("LS_020_S0_out.mac")
	BI[11,12,18,19]("LS_000_S0_out.mac")
	TRI[2--9,15]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Memory refresh controllers"];
TI!SN74LS590FK	PQ[20]	TYP["DIC"]
	IN[13--15,17,18]("LS_000_S0_in.mac")
	OUT[2--5,7--9,19]("LS_020_S0_out.mac"),
		[12]("LS_015_S0_out.mac")
	TRI[2--5,7--9,19]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["8-bit binary counters with output registers"];
TI!SN74LS590J	PQ[16]	TYP["DIC"]
	IN[10--14]("LS_000_S0_in.mac")
	OUT[1--7,15]("LS_020_S0_out.mac"),
		[9]("LS_015_S0_out.mac")
	TRI[1--7,15]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["8-bit binary counters with output registers"];
TI!SN74LS590N	PQ[16]	TYP["DIC"]
	IN[10--14]("LS_000_S0_in.mac")
	OUT[1--7,15]("LS_020_S0_out.mac"),
		[9]("LS_015_S0_out.mac")
	TRI[1--7,15]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["8-bit binary counters with output registers"];
TI!SN74LS591FK	PQ[20]	TYP["DIC"]
	IN[13--15,17,18]("LS_000_S0_in.mac")
	OUT[2--5,7--9,19]("LS_010_S4_out.mac"),
		[12]("LS_015_S0_out.mac")
	TRI[2--5,7--9,19]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["8-bit binary counters with output registers"];
TI!SN74LS591J	PQ[16]	TYP["DIC"]
	IN[10--14]("LS_000_S0_in.mac")
	OUT[1--7,15]("LS_010_S4_out.mac"),
		[9]("LS_015_S0_out.mac")
	TRI[1--7,15]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["8-bit binary counters with output registers"];
TI!SN74LS591N	PQ[16]	TYP["DIC"]
	IN[10--14]("LS_000_S0_in.mac")
	OUT[1--7,15]("LS_010_S4_out.mac"),
		[9]("LS_015_S0_out.mac")
	TRI[1--7,15]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["8-bit binary counters with output registers"];
TI!SN74LS592FK	PQ[20]	TYP["DIC"]
	IN[2--5,7--9,13--15,17--19]("LS_000_S0_in.mac")
	OUT[12]("LS_015_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["8-bit binary counters with input registers"];
TI!SN74LS592J	PQ[16]	TYP["DIC"]
	IN[1--7,10--15]("LS_000_S0_in.mac")
	OUT[9]("LS_015_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["8-bit binary counters with input registers"];
TI!SN74LS592N	PQ[16]	TYP["DIC"]
	IN[1--7,10--15]("LS_000_S0_in.mac")
	OUT[9]("LS_015_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["8-bit binary counters with input registers"];
TI!SN74LS593DW	PQ[20]	TYP["DIC"]
	IN[1--8]("LS_040_S0_in.mac"),
		[9,12--19]("LS_000_S0_in.mac")
	OUT[11]("LS_015_S0_out.mac")
	BI[1--8]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit binary counters with input registers"];
TI!SN74LS593J	PQ[20]	TYP["DIC"]
	IN[1--8]("LS_040_S0_in.mac"),
		[9,12--19]("LS_000_S0_in.mac")
	OUT[11]("LS_015_S0_out.mac")
	BI[1--8]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit binary counters with input registers"];
TI!SN74LS593N	PQ[20]	TYP["DIC"]
	IN[1--8]("LS_040_S0_in.mac"),
		[9,12--19]("LS_000_S0_in.mac")
	OUT[11]("LS_015_S0_out.mac")
	BI[1--8]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit binary counters with input registers"];
TI!SN74LS593FK	PQ[20]	TYP["DIC"]
	IN[1--8]("LS_040_S0_in.mac"),
		[9,12--19]("LS_000_S0_in.mac")
	OUT[11]("LS_015_S0_out.mac")
	BI[1--8]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit binary counters with input registers"];
TI!SN74LS594FK	PQ[20]	TYP["DIC"]
	IN[13--15,17,18]("LS_000_S0_in.mac")
	OUT[2--5,7--9,19]("LS_020_S0_out.mac"),
		[12]("LS_015_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["8-bit shift registers with output latches"];
TI!SN74LS594J	PQ[16]	TYP["DIC"]
	IN[10--13]("LS_000_S0_in.mac"),
		[14]("LS_000_S0_in.mac")
	OUT[1--7,15]("LS_020_S0_out.mac"),
		[9]("LS_015_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["8-bit shift registers with output latches"];
TI!SN74LS594N	PQ[16]	TYP["DIC"]
	IN[10--14]("LS_000_S0_in.mac")
	OUT[1--7,15]("LS_020_S0_out.mac"),
		[9]("LS_015_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["8-bit shift registers with output latches"];
TI!SN74LS599FK	PQ[20]	TYP["DIC"]
	IN[13--15,17,18]("LS_000_S0_in.mac")
	OUT[2--5,7--9,19]("LS_010_S4_out.mac"),
		[12]("LS_015_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["8-bit shift registers with output latches"];
TI!SN74LS599J	PQ[16]	TYP["DIC"]
	IN[10--14]("LS_000_S0_in.mac")
	OUT[1--7,15]("LS_010_S4_out.mac"),
		[9]("LS_015_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["8-bit shift registers with output latches"];
TI!SN74LS599N	PQ[16]	TYP["DIC"]
	IN[10--14]("LS_000_S0_in.mac")
	OUT[1--7,15]("LS_010_S4_out.mac"),
		[9]("LS_015_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["8-bit shift registers with output latches"];
TI!SN74LS595FK	PQ[20]	TYP["DIC"]
	IN[13--15,17,18]("LS_000_S0_in.mac")
	OUT[2--5,7--9,19]("LS_020_S0_out.mac"),
		[12]("LS_015_S0_out.mac")
	TRI[2--5,7--9,19]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["8-bit shift registers with output latches"];
TI!SN74LS595J	PQ[16]	TYP["DIC"]
	IN[10--14]("LS_000_S0_in.mac")
	OUT[1--7,15]("LS_020_S0_out.mac"),
		[9]("LS_015_S0_out.mac")
	TRI[1--7,15]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["8-bit shift registers with output latches"];
TI!SN74LS595N	PQ[16]	TYP["DIC"]
	IN[10--14]("LS_000_S0_in.mac")
	OUT[1--7,15]("LS_020_S0_out.mac"),
		[9]("LS_015_S0_out.mac")
	TRI[1--7,15]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["8-bit shift registers with output latches"];
TI!SN74LS596FK	PQ[20]	TYP["DIC"]
	IN[13--15,17,18]("LS_000_S0_in.mac")
	OUT[2--5,7--9,19]("LS_010_S4_out.mac"),
		[12]("LS_015_S0_out.mac")
	TRI[2--5,7--9,19]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["8-bit shift registers with output latches"];
TI!SN74LS596J	PQ[16]	TYP["DIC"]
	IN[10--14]("LS_000_S0_in.mac")
	OUT[1--7,15]("LS_010_S4_out.mac"),
		[9]("LS_015_S0_out.mac")
	TRI[1--7,15]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["8-bit shift registers with output latches"];
TI!SN74LS596N	PQ[16]	TYP["DIC"]
	IN[10--14]("LS_000_S0_in.mac")
	OUT[1--7,15]("LS_010_S4_out.mac"),
		[9]("LS_015_S0_out.mac")
	TRI[1--7,15]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["8-bit shift registers with output latches"];
TI!SN74LS597FK	PQ[20]	TYP["DIC"]
	IN[2--5,7--9,13--15,17--19]("LS_000_S0_in.mac")
	OUT[12]("LS_015_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["8-bit shift registers with input latches"];
TI!SN74LS597J	PQ[16]	TYP["DIC"]
	IN[1--7,10--15]("LS_000_S0_in.mac")
	OUT[9]("LS_015_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["8-bit shift registers with input latches"];
TI!SN74LS597N	PQ[16]	TYP["DIC"]
	IN[1--7,10--15]("LS_000_S0_in.mac")
	OUT[9]("LS_015_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["8-bit shift registers with input latches"];
TI!SN74LS598DW	PQ[20]	TYP["DIC"]
	IN[1--8]("LS_040_S0_in.mac"),
		[9,13,17,18]("LS_000_S0_in.mac"),
		[12,14--16,19]("LS_000_S0_in.mac")
	OUT[11]("LS_015_S0_out.mac")
	BI[1--8]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit shift registers with input latches"];
TI!SN74LS598FK	PQ[20]	TYP["DIC"]
	IN[1--8]("LS_040_S0_in.mac"),
		[9,12--19]("LS_000_S0_in.mac")
	OUT[11]("LS_015_S0_out.mac")
	BI[1--8]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit shift registers with input latches"];
TI!SN74LS598J	PQ[20]	TYP["DIC"]
	IN[1--8]("LS_040_S0_in.mac"),
		[9,12--19]("LS_000_S0_in.mac")
	OUT[11]("LS_015_S0_out.mac")
	BI[1--8]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit shift registers with input latches"];
TI!SN74LS598N	PQ[20]	TYP["DIC"]
	IN[1--8]("LS_040_S0_in.mac"),
		[9,12--19]("LS_000_S0_in.mac")
	OUT[11]("LS_015_S0_out.mac")
	BI[1--8]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit shift registers with input latches"];
TI!SN74LS604FK	PQ[28]	TYP["DIC"]
	IN[1--10,20--27]("LS_000_S0_in.mac")
	OUT[11--13,15--19]("LS_020_S0_out.mac")
	TRI[11--13,15--19]("LS_025_S0_tri.mac")
	VCC[28]
	GND[14]
	FAM["74"]	TEC["LS"]
	TXT["Octal 2-input multiplexed latches"];
TI!SN74LS604JD	PQ[28]	TYP["DIC"]
	IN[1--10,20--27]("LS_000_S0_in.mac")
	OUT[11--13,15--19]("LS_020_S0_out.mac")
	TRI[11--13,15--19]("LS_025_S0_tri.mac")
	VCC[28]
	GND[14]
	FAM["74"]	TEC["LS"]
	TXT["Octal 2-input multiplexed latches"];
TI!SN74LS604N	PQ[28]	TYP["DIC"]
	IN[1--10,20--27]("LS_000_S0_in.mac")
	OUT[11--13,15--19]("LS_020_S0_out.mac")
	TRI[11--13,15--19]("LS_025_S0_tri.mac")
	VCC[28]
	GND[14]
	FAM["74"]	TEC["LS"]
	TXT["Octal 2-input multiplexed latches"];
TI!SN74LS606FK	PQ[28]	TYP["DIC"]
	IN[1--10,20--27]("LS_000_S0_in.mac")
	OUT[11--13,15--19]("LS_020_S0_out.mac")
	TRI[11--13,15--19]("LS_025_S0_tri.mac")
	VCC[28]
	GND[14]
	FAM["74"]	TEC["LS"]
	TXT["Octal 2-input multiplexed latches"];
TI!SN74LS606JD	PQ[28]	TYP["DIC"]
	IN[1--10,20--27]("LS_000_S0_in.mac")
	OUT[11--13,15--19]("LS_020_S0_out.mac")
	TRI[11--13,15--19]("LS_025_S0_tri.mac")
	VCC[28]
	GND[14]
	FAM["74"]	TEC["LS"]
	TXT["Octal 2-input multiplexed latches"];
TI!SN74LS606N	PQ[28]	TYP["DIC"]
	IN[1--10,20--27]("LS_000_S0_in.mac")
	OUT[11--13,15--19]("LS_020_S0_out.mac")
	TRI[11--13,15--19]("LS_025_S0_tri.mac")
	VCC[28]
	GND[14]
	FAM["74"]	TEC["LS"]
	TXT["Octal 2-input multiplexed latches"];
TI!SN74LS605FK	PQ[28]	TYP["DIC"]
	IN[1--10,20--27]("LS_000_S0_in.mac")
	OUT[11--13,15--19]("LS_010_S4_out.mac")
	TRI[11--13,15--19]("LS_025_S0_tri.mac")
	VCC[28]
	GND[14]
	FAM["74"]	TEC["LS"]
	TXT["Octal 2-input multiplexed latches"];
TI!SN74LS605JD	PQ[28]	TYP["DIC"]
	IN[1--10,20--27]("LS_000_S0_in.mac")
	OUT[11--13,15--19]("LS_010_S4_out.mac")
	TRI[11--13,15--19]("LS_025_S0_tri.mac")
	VCC[28]
	GND[14]
	FAM["74"]	TEC["LS"]
	TXT["Octal 2-input multiplexed latches"];
TI!SN74LS605N	PQ[28]	TYP["DIC"]
	IN[1--10,20--27]("LS_000_S0_in.mac")
	OUT[11--13,15--19]("LS_010_S4_out.mac")
	TRI[11--13,15--19]("LS_025_S0_tri.mac")
	VCC[28]
	GND[14]
	FAM["74"]	TEC["LS"]
	TXT["Octal 2-input multiplexed latches"];
TI!SN74LS607N	PQ[28]	TYP["DIC"]
	IN[1--10,20--27]("LS_000_S0_in.mac")
	OUT[11--13,15--19]("LS_010_S4_out.mac")
	TRI[11--13,15--19]("LS_025_S0_tri.mac")
	VCC[28]
	GND[14]
	FAM["74"]	TEC["LS"]
	TXT["Octal 2-input multiplexed latches"];
TI!SN74LS607JD	PQ[28]	TYP["DIC"]
	IN[1--10,20--27]("LS_000_S0_in.mac")
	OUT[11--13,15--19]("LS_010_S4_out.mac")
	TRI[11--13,15--19]("LS_025_S0_tri.mac")
	VCC[28]
	GND[14]
	FAM["74"]	TEC["LS"]
	TXT["Octal 2-input multiplexed latches"];
TI!SN74LS607FK	PQ[28]	TYP["DIC"]
	IN[1--10,20--27]("LS_000_S0_in.mac")
	OUT[11--13,15--19]("LS_010_S4_out.mac")
	TRI[11--13,15--19]("LS_025_S0_tri.mac")
	VCC[28]
	GND[14]
	FAM["74"]	TEC["LS"]
	TXT["Octal 2-input multiplexed latches"];
TI!SN74LS608D	PQ[16]	TYP["DIC"]
	IN[1,12,15]("LS_040_S0_in.mac"),
		[2--4,6,10,13,14]("LS_000_S0_in.mac")
	OUT[5,7,9]("LS_020_S0_out.mac"),
		[11]("LS_000_S0_out.mac")
	BI[1,12,15]("LS_020_S0_out.mac")
	TRI[7]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Memory cycle controllers"];
TI!SN74LS608J	PQ[16]	TYP["DIC"]
	IN[1,12,15]("LS_040_S0_in.mac"),
		[2--4,6,10,13,14]("LS_000_S0_in.mac")
	OUT[5,7,9]("LS_020_S0_out.mac"),
		[11]("LS_000_S0_out.mac")
	BI[1,12,15]("LS_020_S0_out.mac")
	TRI[7]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Memory cycle controllers"];
TI!SN74LS608N	PQ[16]	TYP["DIC"]
	IN[1,12,15]("LS_040_S0_in.mac"),
		[2--4,6,10,13,14]("LS_000_S0_in.mac")
	OUT[5,7,9]("LS_020_S0_out.mac"),
		[11]("LS_000_S0_out.mac")
	BI[1,12,15]("LS_020_S0_out.mac")
	TRI[7]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Memory cycle controllers"];
TI!SN74LS608FK	PQ[20]	TYP["DIC"]
	IN[2,15,19]("LS_040_S0_in.mac"),
		[3--5,8,13,17,18]("LS_000_S0_in.mac")
	OUT[7,9,12]("LS_020_S0_out.mac"),
		[14]("LS_000_S0_out.mac")
	BI[2,15,19]("LS_020_S0_out.mac")
	TRI[9]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Memory cycle controllers"];
TI!SN74LS610N	PQ[40]	TYP["DIC"]
	IN[1--6,13,21,28,35--39]("LS_000_S0_in.mac"),
		[7--12,29--34]("LS_040_S0_in.mac")
	OUT[14--19,22--27]("LS_040_S0_out.mac")
	BI[7--12,29--34]("LS_000_S0_out.mac")
	TRI[14--19,22--27]("LS_025_S0_tri.mac")
	VCC[40]
	GND[20]
	FAM["74"]	TEC["LS"]
	TXT["Memory mappers"];
TI!SN74LS612JD	PQ[40]	TYP["DIC"]
	IN[1--6,13,21,28,35--39]("LS_000_S0_in.mac"),
		[7--12,29--34]("LS_040_S0_in.mac")
	OUT[14--19,22--27]("LS_040_S0_out.mac")
	BI[7--12,29--34]("LS_000_S0_out.mac")
	TRI[14--19,22--27]("LS_025_S0_tri.mac")
	VCC[40]
	GND[20]
	FAM["74"]	TEC["LS"]
	TXT["Memory mappers"];
TI!SN74LS612N	PQ[40]	TYP["DIC"]
	IN[1--6,13,21,28,35--39]("LS_000_S0_in.mac"),
		[7--12,29--34]("LS_040_S0_in.mac")
	OUT[14--19,22--27]("LS_040_S0_out.mac")
	BI[7--12,29--34]("LS_000_S0_out.mac")
	TRI[14--19,22--27]("LS_025_S0_tri.mac")
	VCC[40]
	GND[20]
	FAM["74"]	TEC["LS"]
	TXT["Memory mappers"];
TI!SN74LS611JD	PQ[40]	TYP["DIC"]
	IN[1--6,13,21,28,35--39]("LS_000_S0_in.mac"),
		[7--12,29--34]("LS_040_S0_in.mac")
	OUT[14--19,22--27]("LS_010_S4_out.mac")
	BI[7--12,29--34]("LS_000_S0_out.mac")
	TRI[14--19,22--27]("LS_025_S0_tri.mac")
	VCC[40]
	GND[20]
	FAM["74"]	TEC["LS"]
	TXT["Memory mappers"];
TI!SN74LS610JD	PQ[40]	TYP["DIC"]
	IN[1--6,13,21,28,35--39]("LS_000_S0_in.mac"),
		[7--12,29--34]("LS_040_S0_in.mac")
	OUT[14--19,22--27]("LS_040_S0_out.mac")
	BI[7--12,29--34]("LS_000_S0_out.mac")
	TRI[14--19,22--27]("LS_025_S0_tri.mac")
	VCC[40]
	GND[20]
	FAM["74"]	TEC["LS"]
	TXT["Memory mappers"];
TI!SN74LS611N	PQ[40]	TYP["DIC"]
	IN[1--6,13,21,28,35--39]("LS_000_S0_in.mac"),
		[7--12,29--34]("LS_040_S0_in.mac")
	OUT[14--19,22--27]("LS_010_S4_out.mac")
	BI[7--12,29--34]("LS_000_S0_out.mac")
	TRI[14--19,22--27]("LS_025_S0_tri.mac")
	VCC[40]
	GND[20]
	FAM["74"]	TEC["LS"]
	TXT["Memory mappers"];
TI!SN74LS613JD	PQ[40]	TYP["DIC"]
	IN[1--6,13,21,28,35--39]("LS_000_S0_in.mac"),
		[7--12,29--34]("LS_040_S0_in.mac")
	OUT[14--19,22--27]("LS_010_S4_out.mac")
	BI[7--12,29--34]("LS_000_S0_out.mac")
	TRI[14--19,22--27]("LS_025_S0_tri.mac")
	VCC[40]
	GND[20]
	FAM["74"]	TEC["LS"]
	TXT["Memory mappers"];
TI!SN74LS613N	PQ[40]	TYP["DIC"]
	IN[1--6,13,21,28,35--39]("LS_000_S0_in.mac"),
		[7--12,29--34]("LS_040_S0_in.mac")
	OUT[14--19,22--27]("LS_010_S4_out.mac")
	BI[7--12,29--34]("LS_000_S0_out.mac")
	TRI[14--19,22--27]("LS_025_S0_tri.mac")
	VCC[40]
	GND[20]
	FAM["74"]	TEC["LS"]
	TXT["Memory mappers"];
TI!SN74LS620DW	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS620FK	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS620J	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS620N	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS623DW	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS623FK	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS623J	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS623N	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS621DW	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS621FK	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS621J	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS621N	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS622DW	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS622FK	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS622J	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS622N	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS630JD	PQ[28]	TYP["DIC"]
	IN[2--13,15--24]("LS_040_S0_in.mac"),
		[25,26]("LS_000_S0_in.mac")
	OUT[1,27]("LS_000_S0_out.mac")
	BI[2--13,15--24]("LS_020_S0_out.mac")
	VCC[28]
	GND[14]
	FAM["74"]	TEC["LS"]
	TXT["16-bit parallel error detection and correction circuits"];
TI!SN74LS630N	PQ[28]	TYP["DIC"]
	IN[2--13,15--24]("LS_040_S0_in.mac"),
		[25,26]("LS_000_S0_in.mac")
	OUT[1,27]("LS_000_S0_out.mac")
	BI[2--13,15--24]("LS_020_S0_out.mac")
	VCC[28]
	GND[14]
	FAM["74"]	TEC["LS"]
	TXT["16-bit parallel error detection and correction circuits"];
TI!SN74LS631FK	PQ[28]	TYP["DIC"]
	IN[2--13,15--24]("LS_040_S0_in.mac"),
		[25,26]("LS_000_S0_in.mac")
	OUT[1,27]("LS_000_S0_out.mac")
	BI[2--13,15--24]("LS_010_S4_out.mac")
	VCC[28]
	GND[14]
	FAM["74"]	TEC["LS"]
	TXT["16-bit parallel error detection and correction circuits"];
TI!SN74LS630Fk	PQ[28]	TYP["DIC"]
	IN[2--13,15--24]("LS_040_S0_in.mac"),
		[25,26]("LS_000_S0_in.mac")
	OUT[1,27]("LS_000_S0_out.mac")
	BI[2--13,15--24]("LS_020_S0_out.mac")
	VCC[28]
	GND[14]
	FAM["74"]	TEC["LS"]
	TXT["16-bit parallel error detection and correction circuits"];
TI!SN74LS631JD	PQ[28]	TYP["DIC"]
	IN[2--13,15--24]("LS_040_S0_in.mac"),
		[25,26]("LS_000_S0_in.mac")
	OUT[1,27]("LS_000_S0_out.mac")
	BI[2--13,15--24]("LS_010_S4_out.mac")
	VCC[28]
	GND[14]
	FAM["74"]	TEC["LS"]
	TXT["16-bit parallel error detection and correction circuits"];
TI!SN74LS631N	PQ[28]	TYP["DIC"]
	IN[2--13,15--24]("LS_040_S0_in.mac"),
		[25,26]("LS_000_S0_in.mac")
	OUT[1,27]("LS_000_S0_out.mac")
	BI[2--13,15--24]("LS_010_S4_out.mac")
	VCC[28]
	GND[14]
	FAM["74"]	TEC["LS"]
	TXT["16-bit parallel error detection and correction circuits"];
TI!SN74LS636DW	PQ[20]	TYP["DIC"]
	IN[2--9,11,13--16]("LS_040_S0_in.mac"),
		[17,18]("LS_000_S0_in.mac")
	OUT[1,19]("LS_000_S0_out.mac")
	BI[2--9,11,13--16]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	NC[12]
	FAM["74"]	TEC["LS"]
	TXT["8-bit parallel error detection and correction circuits"];
TI!SN74LS636FK	PQ[20]	TYP["DIC"]
	IN[2--9,11,13--16]("LS_040_S0_in.mac"),
		[17,18]("LS_000_S0_in.mac")
	OUT[1,19]("LS_000_S0_out.mac")
	BI[2--9,11,13--16]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	NC[12]
	FAM["74"]	TEC["LS"]
	TXT["8-bit parallel error detection and correction circuits"];
TI!SN74LS636J	PQ[20]	TYP["DIC"]
	IN[2--9,11,13--16]("LS_040_S0_in.mac"),
		[17,18]("LS_000_S0_in.mac")
	OUT[1,19]("LS_000_S0_out.mac")
	BI[2--9,11,13--16]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	NC[12]
	FAM["74"]	TEC["LS"]
	TXT["8-bit parallel error detection and correction circuits"];
TI!SN74LS636N	PQ[20]	TYP["DIC"]
	IN[2--9,11,13--16]("LS_040_S0_in.mac"),
		[17,18]("LS_000_S0_in.mac")
	OUT[1,19]("LS_000_S0_out.mac")
	BI[2--9,11,13--16]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	NC[12]
	FAM["74"]	TEC["LS"]
	TXT["8-bit parallel error detection and correction circuits"];
TI!SN74LS637DW	PQ[20]	TYP["DIC"]
	IN[2--9,11,13--16]("LS_040_S0_in.mac"),
		[17,18]("LS_000_S0_in.mac")
	OUT[1,19]("LS_000_S0_out.mac")
	BI[2--9,11,13--16]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	NC[12]
	FAM["74"]	TEC["LS"]
	TXT["8-bit parallel error detection and correction circuits"];
TI!SN74LS637FK	PQ[20]	TYP["DIC"]
	IN[2--9,11,13--16]("LS_040_S0_in.mac"),
		[17,18]("LS_000_S0_in.mac")
	OUT[1,19]("LS_000_S0_out.mac")
	BI[2--9,11,13--16]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	NC[12]
	FAM["74"]	TEC["LS"]
	TXT["8-bit parallel error detection and correction circuits"];
TI!SN74LS637J	PQ[20]	TYP["DIC"]
	IN[2--9,11,13--16]("LS_040_S0_in.mac"),
		[17,18]("LS_000_S0_in.mac")
	OUT[1,19]("LS_000_S0_out.mac")
	BI[2--9,11,13--16]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	NC[12]
	FAM["74"]	TEC["LS"]
	TXT["8-bit parallel error detection and correction circuits"];
TI!SN74LS637N	PQ[20]	TYP["DIC"]
	IN[2--9,11,13--16]("LS_040_S0_in.mac"),
		[17,18]("LS_000_S0_in.mac")
	OUT[1,19]("LS_000_S0_out.mac")
	BI[2--9,11,13--16]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	NC[12]
	FAM["74"]	TEC["LS"]
	TXT["8-bit parallel error detection and correction circuits"];
TI!SN74LS638DW	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS638FK	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS638N	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS638J	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS639DW	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS639FK	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS639J	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS639N	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS640DW	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS640FK	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS640J	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS640N	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS643DW	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS643FK	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS643J	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS643N	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS645N	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS645J	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS645FK	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS645DW	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS641DW	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS641FK	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS641J	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS641N	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS642N	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS642J	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS642DW	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS642FK	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS644FK	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS644DW	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS644J	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS644N	PQ[20]	TYP["DIC"]
	IN[1,19]("LS_000_S0_in.mac"),
		[2--9,11--18]("LS_040_S0_in.mac")
	BI[2--9,11--18]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers"];
TI!SN74LS646DW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LS_000_S0_in.mac"),
		[4--11,13--20]("LS_040_S0_in.mac")
	BI[4--11,13--20]("LS_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS646JT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LS_000_S0_in.mac"),
		[4--11,13--20]("LS_040_S0_in.mac")
	BI[4--11,13--20]("LS_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS646NT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LS_000_S0_in.mac"),
		[4--11,13--20]("LS_040_S0_in.mac")
	BI[4--11,13--20]("LS_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS646FK	PQ[28]	TYP["DIC"]
	IN[2--4,25--27]("LS_000_S0_in.mac"),
		[5--7,9--13,16--21,23,24]("LS_040_S0_in.mac")
	BI[5--7,9--13,16--21,23,24]("LS_040_S0_out.mac")
	VCC[28]
	GND[14]
	NC[1,8,15,22]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS648DW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LS_000_S0_in.mac"),
		[4--11,13--20]("LS_040_S0_in.mac")
	BI[4--11,13--20]("LS_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS648FK	PQ[28]	TYP["DIC"]
	IN[2--4,25--27]("LS_000_S0_in.mac"),
		[5--7,9--13,16--21,23,24]("LS_040_S0_in.mac")
	BI[5--7,9--13,16--21,23,24]("LS_040_S0_out.mac")
	VCC[28]
	GND[14]
	NC[1,8,15,22]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS648JT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LS_000_S0_in.mac"),
		[4--11,13--20]("LS_040_S0_in.mac")
	BI[4--11,13--20]("LS_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS648NT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LS_000_S0_in.mac"),
		[4--11,13--20]("LS_040_S0_in.mac")
	BI[4--11,13--20]("LS_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS647DW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LS_000_S0_in.mac"),
		[4--11,13--20]("LS_040_S0_in.mac")
	BI[4--11,13--20]("LS_010_S4_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS647JT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LS_000_S0_in.mac"),
		[4--11,13--20]("LS_040_S0_in.mac")
	BI[4--11,13--20]("LS_010_S4_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS647NT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LS_000_S0_in.mac"),
		[4--11,13--20]("LS_040_S0_in.mac")
	BI[4--11,13--20]("LS_010_S4_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS649NT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LS_000_S0_in.mac"),
		[4--11,13--20]("LS_040_S0_in.mac")
	BI[4--11,13--20]("LS_010_S4_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS649JT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LS_000_S0_in.mac"),
		[4--11,13--20]("LS_040_S0_in.mac")
	BI[4--11,13--20]("LS_010_S4_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS649DW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LS_000_S0_in.mac"),
		[4--11,13--20]("LS_040_S0_in.mac")
	BI[4--11,13--20]("LS_010_S4_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS647FK	PQ[28]	TYP["DIC"]
	IN[2--4,25--27]("LS_000_S0_in.mac"),
		[5--7,9--13,16--21,23,24]("LS_040_S0_in.mac")
	BI[5--7,9--13,16--21,23,24]("LS_010_S4_out.mac")
	VCC[28]
	GND[14]
	NC[1,8,15,22]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS649FK	PQ[28]	TYP["DIC"]
	IN[2--4,25--27]("LS_000_S0_in.mac"),
		[5--7,9--13,16--21,23,24]("LS_040_S0_in.mac")
	BI[5--7,9--13,16--21,23,24]("LS_010_S4_out.mac")
	VCC[28]
	GND[14]
	NC[1,8,15,22]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS651DW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LS_000_S0_in.mac"),
		[4--11,13--20]("LS_040_S0_in.mac")
	BI[4--11,13--20]("LS_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS651JT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LS_000_S0_in.mac"),
		[4--11,13--20]("LS_040_S0_in.mac")
	BI[4--11,13--20]("LS_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS651NT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LS_000_S0_in.mac"),
		[4--11,13--20]("LS_040_S0_in.mac")
	BI[4--11,13--20]("LS_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS651FK	PQ[28]	TYP["DIC"]
	IN[2--4,25--27]("LS_000_S0_in.mac"),
		[5--7,9--13,16--21,23,24]("LS_040_S0_in.mac")
	BI[5--7,9--13,16--21,23,24]("LS_040_S0_out.mac")
	VCC[28]
	GND[14]
	NC[1,8,15,22]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS652DW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LS_000_S0_in.mac"),
		[4--11,13--20]("LS_040_S0_in.mac")
	BI[4--11,13--20]("LS_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS652JT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LS_000_S0_in.mac"),
		[4--11,13--20]("LS_040_S0_in.mac")
	BI[4--11,13--20]("LS_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS652NT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LS_000_S0_in.mac"),
		[4--11,13--20]("LS_040_S0_in.mac")
	BI[4--11,13--20]("LS_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS652FK	PQ[28]	TYP["DIC"]
	IN[2--4,25--27]("LS_000_S0_in.mac"),
		[5--7,9--13,16--21,23,24]("LS_040_S0_in.mac")
	BI[5--7,9--13,16--21,23,24]("LS_040_S0_out.mac")
	VCC[28]
	GND[14]
	NC[1,8,15,22]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS653DW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LS_000_S0_in.mac"),
		[4--11,13--20]("LS_040_S0_in.mac")
	BI[4--11]("LS_010_S4_out.mac"),
		[13--20]("LS_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS653FK	PQ[28]	TYP["DIC"]
	IN[2--4,25--27]("LS_000_S0_in.mac"),
		[5--7,9--13,16--21,23,24]("LS_040_S0_in.mac")
	BI[5--7,9--13]("LS_010_S4_out.mac"),
		[16--21,23,24]("LS_040_S0_out.mac")
	VCC[28]
	GND[14]
	NC[1,8,15,22]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS653JT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LS_000_S0_in.mac"),
		[4--11,13--20]("LS_040_S0_in.mac")
	BI[4--11]("LS_010_S4_out.mac"),
		[13--20]("LS_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS653NT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LS_000_S0_in.mac"),
		[4--11,13--20]("LS_040_S0_in.mac")
	BI[4--11]("LS_010_S4_out.mac"),
		[13--20]("LS_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS654NT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LS_000_S0_in.mac"),
		[4--11,13--20]("LS_040_S0_in.mac")
	BI[4--11]("LS_010_S4_out.mac"),
		[13--20]("LS_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS654JT	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LS_000_S0_in.mac"),
		[4--11,13--20]("LS_040_S0_in.mac")
	BI[4--11]("LS_010_S4_out.mac"),
		[13--20]("LS_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS654DW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LS_000_S0_in.mac"),
		[4--11,13--20]("LS_040_S0_in.mac")
	BI[4--11]("LS_010_S4_out.mac"),
		[13--20]("LS_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS654FK	PQ[28]	TYP["DIC"]
	IN[2--4,25--27]("LS_000_S0_in.mac"),
		[5--7,9--13,16--21,23,24]("LS_040_S0_in.mac")
	BI[5--7,9--13]("LS_010_S4_out.mac"),
		[16--21,23,24]("LS_040_S0_out.mac")
	VCC[28]
	GND[14]
	NC[1,8,15,22]
	FAM["74"]	TEC["LS"]
	TXT["Octal bus transceivers and registers"];
TI!SN74LS668D	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LS_000_S0_in.mac")
	OUT[11--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit up/down counters"];
TI!SN74LS668FK	PQ[20]	TYP["DIC"]
	IN[2--5,7--9,12,13]("LS_000_S0_in.mac")
	OUT[14,15,17--19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit up/down counters"];
TI!SN74LS668J	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LS_000_S0_in.mac")
	OUT[11--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit up/down counters"];
TI!SN74LS668N	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LS_000_S0_in.mac")
	OUT[11--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit up/down counters"];
TI!SN74LS669D	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LS_000_S0_in.mac")
	OUT[11--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit up/down counters"];
TI!SN74LS669J	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LS_000_S0_in.mac")
	OUT[11--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit up/down counters"];
TI!SN74LS669N	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LS_000_S0_in.mac")
	OUT[11--15]("LS_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit up/down counters"];
TI!SN74LS669FK	PQ[20]	TYP["DIC"]
	IN[2--5,7--9,12,13]("LS_000_S0_in.mac")
	OUT[14,15,17--19]("LS_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous 4-bit up/down counters"];
TI!SN74LS670D	PQ[16]	TYP["DIC"]
	IN[1--5,11--15]("LS_000_S0_in.mac")
	OUT[6,7,9,10]("LS_000_S0_out.mac")
	TRI[6,7,9,10]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["4-by-4 register files with 3-state outputs"];
TI!SN74LS670J	PQ[16]	TYP["DIC"]
	IN[1--5,11--15]("LS_000_S0_in.mac")
	OUT[6,7,9,10]("LS_000_S0_out.mac")
	TRI[6,7,9,10]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["4-by-4 register files with 3-state outputs"];
TI!SN74LS670N	PQ[16]	TYP["DIC"]
	IN[1--5,11--15]("LS_000_S0_in.mac")
	OUT[6,7,9,10]("LS_000_S0_out.mac")
	TRI[6,7,9,10]("LS_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LS"]
	TXT["4-by-4 register files with 3-state outputs"];
TI!SN74LS670FK	PQ[20]	TYP["DIC"]
	IN[2--5,7,14,15,17--19]("LS_000_S0_in.mac")
	OUT[8,9,12,13]("LS_000_S0_out.mac")
	TRI[8,9,12,13]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["LS"]
	TXT["4-by-4 register files with 3-state outputs"];
TI!SN74LS671DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["4-bit universal shift registers/latches with 3-state outputs"];
TI!SN74LS671FK	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["4-bit universal shift registers/latches with 3-state outputs"];
TI!SN74LS671J	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["4-bit universal shift registers/latches with 3-state outputs"];
TI!SN74LS671N	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["4-bit universal shift registers/latches with 3-state outputs"];
TI!SN74LS672DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["4-bit universal shift registers/latches with 3-state outputs"];
TI!SN74LS672J	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["4-bit universal shift registers/latches with 3-state outputs"];
TI!SN74LS672N	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["4-bit universal shift registers/latches with 3-state outputs"];
TI!SN74LS672FK	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["4-bit universal shift registers/latches with 3-state outputs"];
TI!SN74LS673DW	PQ[24]	TYP["DIC"]
	IN[1--5]("LS_000_S0_in.mac"),
		[6]("LS_040_S0_in.mac")
	OUT[7--11,13--23]("LS_000_S0_out.mac")
	BI[6]("LS_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["16-bit shift register"];
TI!SN74LS673J	PQ[24]	TYP["DIC"]
	IN[1--5]("LS_000_S0_in.mac"),
		[6]("LS_040_S0_in.mac")
	OUT[7--11,13--23]("LS_000_S0_out.mac")
	BI[6]("LS_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["16-bit shift register"];
TI!SN74LS673N	PQ[24]	TYP["DIC"]
	IN[1--5]("LS_000_S0_in.mac"),
		[6]("LS_040_S0_in.mac")
	OUT[7--11,13--23]("LS_000_S0_out.mac")
	BI[6]("LS_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["16-bit shift register"];
TI!SN74LS673FK	PQ[28]	TYP["DIC"]
	IN[2--6]("LS_000_S0_in.mac"),
		[7]("LS_040_S0_in.mac")
	OUT[9--13,16--21,23--27]("LS_000_S0_out.mac")
	BI[7]("LS_020_S0_out.mac")
	VCC[28]
	GND[14]
	NC[1,8,15,22]
	FAM["74"]	TEC["LS"]
	TXT["16-bit shift register"];
TI!SN74LS674DW	PQ[24]	TYP["DIC"]
	IN[1--5]("LS_000_S0_in.mac"),
		[6]("LS_040_S0_in.mac")
	OUT[7--11,13--23]("LS_000_S0_out.mac")
	BI[6]("LS_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["16-bit shift register"];
TI!SN74LS674J	PQ[24]	TYP["DIC"]
	IN[1--5]("LS_000_S0_in.mac"),
		[6]("LS_040_S0_in.mac")
	OUT[7--11,13--23]("LS_000_S0_out.mac")
	BI[6]("LS_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["16-bit shift register"];
TI!SN74LS674N	PQ[24]	TYP["DIC"]
	IN[1--5]("LS_000_S0_in.mac"),
		[6]("LS_040_S0_in.mac")
	OUT[7--11,13--23]("LS_000_S0_out.mac")
	BI[6]("LS_020_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LS"]
	TXT["16-bit shift register"];
TI!SN74LS674FK	PQ[28]	TYP["DIC"]
	IN[2--6]("LS_000_S0_in.mac"),
		[7]("LS_040_S0_in.mac")
	OUT[9--13,16--21,23--27]("LS_000_S0_out.mac")
	BI[7]("LS_020_S0_out.mac")
	VCC[28]
	GND[14]
	NC[1,8,15,22]
	FAM["74"]	TEC["LS"]
	TXT["16-bit shift register"];
TI!SN74LS681DW	PQ[20]	TYP["DIC"]
	IN[1--4,6,15--18]("LS_000_S0_in.mac"),
		[5,11--14,19]("LS_040_S0_in.mac")
	OUT[7]("LS_015_S0_out.mac"),
		[8,9]("LS_000_S0_out.mac")
	BI[5,19]("LS_000_S0_out.mac"),
		[11--14]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["4-bit parallel binary accumulators"];
TI!SN74LS681J	PQ[20]	TYP["DIC"]
	IN[1--4,6,15--18]("LS_000_S0_in.mac"),
		[5,11--14,19]("LS_040_S0_in.mac")
	OUT[7]("LS_015_S0_out.mac"),
		[8,9]("LS_000_S0_out.mac")
	BI[5,19]("LS_000_S0_out.mac"),
		[11--14]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["4-bit parallel binary accumulators"];
TI!SN74LS681N	PQ[20]	TYP["DIC"]
	IN[1--4,6,15--18]("LS_000_S0_in.mac"),
		[5,11--14,19]("LS_040_S0_in.mac")
	OUT[7]("LS_015_S0_out.mac"),
		[8,9]("LS_000_S0_out.mac")
	BI[5,19]("LS_000_S0_out.mac"),
		[11--14]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["4-bit parallel binary accumulators"];
TI!SN74LS681FK	PQ[20]	TYP["DIC"]
	IN[1--4,6,15--18]("LS_000_S0_in.mac"),
		[5,11--14,19]("LS_040_S0_in.mac")
	OUT[7]("LS_015_S0_out.mac"),
		[8,9]("LS_000_S0_out.mac")
	BI[5,19]("LS_000_S0_out.mac"),
		[11--14]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["4-bit parallel binary accumulators"];
TI!SN74LS682DW	PQ[20]	TYP["DIC"]
	IN[2--9,11--18]("LS_000_S0_in.mac")
	OUT[1,19]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with totem-pole outputs"];
TI!SN74LS682FK	PQ[20]	TYP["DIC"]
	IN[2--9,11--18]("LS_000_S0_in.mac")
	OUT[1,19]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with totem-pole outputs"];
TI!SN74LS682J	PQ[20]	TYP["DIC"]
	IN[2--9,11--18]("LS_000_S0_in.mac")
	OUT[1,19]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with totem-pole outputs"];
TI!SN74LS682N	PQ[20]	TYP["DIC"]
	IN[2--9,11--18]("LS_000_S0_in.mac")
	OUT[1,19]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with totem-pole outputs"];
TI!SN74LS683DW	PQ[20]	TYP["DIC"]
	IN[2--9,11--18]("LS_000_S0_in.mac")
	OUT[1,19]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with open-collector outputs"];
TI!SN74LS683FK	PQ[20]	TYP["DIC"]
	IN[2--9,11--18]("LS_000_S0_in.mac")
	OUT[1,19]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with open-collector outputs"];
TI!SN74LS683J	PQ[20]	TYP["DIC"]
	IN[2--9,11--18]("LS_000_S0_in.mac")
	OUT[1,19]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with open-collector outputs"];
TI!SN74LS683N	PQ[20]	TYP["DIC"]
	IN[2--9,11--18]("LS_000_S0_in.mac")
	OUT[1,19]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with open-collector outputs"];
TI!SN74LS684DW	PQ[20]	TYP["DIC"]
	IN[2--9,11--18]("LS_000_S0_in.mac")
	OUT[1,19]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with totem-pole outputs"];
TI!SN74LS684FK	PQ[20]	TYP["DIC"]
	IN[2--9,11--18]("LS_000_S0_in.mac")
	OUT[1,19]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with totem-pole outputs"];
TI!SN74LS684J	PQ[20]	TYP["DIC"]
	IN[2--9,11--18]("LS_000_S0_in.mac")
	OUT[1,19]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with totem-pole outputs"];
TI!SN74LS684N	PQ[20]	TYP["DIC"]
	IN[2--9,11--18]("LS_000_S0_in.mac")
	OUT[1,19]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with totem-pole outputs"];
TI!SN74LS685DW	PQ[20]	TYP["DIC"]
	IN[2--9,11--18]("LS_000_S0_in.mac")
	OUT[1,19]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with open-collector outputs"];
TI!SN74LS685FK	PQ[20]	TYP["DIC"]
	IN[2--9,11--18]("LS_000_S0_in.mac")
	OUT[1,19]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with open-collector outputs"];
TI!SN74LS685J	PQ[20]	TYP["DIC"]
	IN[2--9,11--18]("LS_000_S0_in.mac")
	OUT[1,19]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with open-collector outputs"];
TI!SN74LS685N	PQ[20]	TYP["DIC"]
	IN[2--9,11--18]("LS_000_S0_in.mac")
	OUT[1,19]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with open-collector outputs"];
TI!SN74LS686DW	PQ[24]	TYP["DIC"]
	IN[2--6,8--11,13--18,20,21,23]("LS_000_S0_in.mac")
	OUT[1,22]("LS_020_S0_out.mac")
	VCC[24]
	GND[12]
	NC[7,19]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with totem-pole outputs"];
TI!SN74LS686FK	PQ[28]	TYP["DIC"]
	IN[3--7,10--13,16--21,24,25,27]("LS_000_S0_in.mac")
	OUT[2,26]("LS_020_S0_out.mac")
	VCC[28]
	GND[14]
	NC[1,8,9,15,22,23]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with totem-pole outputs"];
TI!SN74LS686JT	PQ[24]	TYP["DIC"]
	IN[2--6,8--11,13--18,20,21,23]("LS_000_S0_in.mac")
	OUT[1,22]("LS_020_S0_out.mac")
	VCC[24]
	GND[12]
	NC[7,19]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with totem-pole outputs"];
TI!SN74LS686NT	PQ[24]	TYP["DIC"]
	IN[2--6,8--11,13--18,20,21,23]("LS_000_S0_in.mac")
	OUT[1,22]("LS_020_S0_out.mac")
	VCC[24]
	GND[12]
	NC[7,19]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with totem-pole outputs"];
TI!SN74LS687DW	PQ[24]	TYP["DIC"]
	IN[2--6,8--11,13--18,20,21,23]("LS_000_S0_in.mac")
	OUT[1,22]("LS_010_S4_out.mac")
	VCC[24]
	GND[12]
	NC[7,19]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with open-collector outputs"];
TI!SN74LS687JT	PQ[24]	TYP["DIC"]
	IN[2--6,8--11,13--18,20,21,23]("LS_000_S0_in.mac")
	OUT[1,22]("LS_010_S4_out.mac")
	VCC[24]
	GND[12]
	NC[7,19]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with open-collector outputs"];
TI!SN74LS687NT	PQ[24]	TYP["DIC"]
	IN[2--6,8--11,13--18,20,21,23]("LS_000_S0_in.mac")
	OUT[1,22]("LS_010_S4_out.mac")
	VCC[24]
	GND[12]
	NC[7,19]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with open-collector outputs"];
TI!SN74LS687FK	PQ[28]	TYP["DIC"]
	IN[3--7,10--13,16--21,24,25,27]("LS_000_S0_in.mac")
	OUT[2,26]("LS_010_S4_out.mac")
	VCC[28]
	GND[14]
	NC[1,8,9,15,22,23]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with open-collector outputs"];
TI!SN74LS688DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("LS_000_S0_in.mac")
	OUT[19]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with totem-pole outputs"];
TI!SN74LS688FK	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("LS_000_S0_in.mac")
	OUT[19]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with totem-pole outputs"];
TI!SN74LS688J	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("LS_000_S0_in.mac")
	OUT[19]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with totem-pole outputs"];
TI!SN74LS688N	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("LS_000_S0_in.mac")
	OUT[19]("LS_020_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with totem-pole outputs"];
TI!SN74LS689DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("LS_000_S0_in.mac")
	OUT[19]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with totem-pole outputs"];
TI!SN74LS689FK	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("LS_000_S0_in.mac")
	OUT[19]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with totem-pole outputs"];
TI!SN74LS689J	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("LS_000_S0_in.mac")
	OUT[19]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with totem-pole outputs"];
TI!SN74LS689N	PQ[20]	TYP["DIC"]
	IN[1--9,11--18]("LS_000_S0_in.mac")
	OUT[19]("LS_010_S4_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["8-bit magnitude/identity comparators with totem-pole outputs"];
TI!SN74LS690DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS690FK	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS690N	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS690J	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS691DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS691FK	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS691J	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS691N	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS692DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS692FK	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS692J	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS692N	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS693DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS693FK	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS693J	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS693N	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS696DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous up/down counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS696FK	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous up/down counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS696J	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous up/down counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS696N	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous up/down counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS697DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous up/down counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS697FK	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous up/down counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS697J	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous up/down counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS697N	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous up/down counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS698DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous up/down counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS698FK	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous up/down counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS698J	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous up/down counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS698N	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous up/down counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS699DW	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous up/down counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS699FK	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous up/down counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS699J	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous up/down counters with output registers and multiplexed 3-state outputs"];
TI!SN74LS699N	PQ[20]	TYP["DIC"]
	IN[1--9,11--14]("LS_000_S0_in.mac")
	OUT[15--18]("LS_020_S0_out.mac"),
		[19]("LS_000_S0_out.mac")
	TRI[15--18]("LS_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LS"]
	TXT["Synchronous up/down counters with output registers and multiplexed 3-state outputs"];
TI!74LVC00D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_100_S0_in.mac")
	OUT[3,6,8,11]("LVC_140_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!74LVC00DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_100_S0_in.mac")
	OUT[3,6,8,11]("LVC_140_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!74LVC02D	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("LVC_100_S0_in.mac")
	OUT[1,4,10,13]("LVC_140_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!74LVC02DB	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("LVC_100_S0_in.mac")
	OUT[1,4,10,13]("LVC_140_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!74LVC04D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LVC_100_S0_in.mac")
	OUT[2,4,6,8,10,12]("LVC_140_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Hex inverter"];
TI!74LVC04DB	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LVC_100_S0_in.mac")
	OUT[2,4,6,8,10,12]("LVC_140_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Hex inverter"];
TI!74LVC08D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_100_S0_in.mac")
	OUT[3,6,8,11]("LVC_140_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!74LVC08DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_100_S0_in.mac")
	OUT[3,6,8,11]("LVC_140_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!74LVC32D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_100_S0_in.mac")
	OUT[3,6,8,11]("LVC_140_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!74LVC32DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_100_S0_in.mac")
	OUT[3,6,8,11]("LVC_140_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!74LVC32PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_100_S0_in.mac")
	OUT[3,6,8,11]("LVC_140_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!74LVC74D	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("LVC_100_S0_in.mac")
	OUT[5,6,8,9]("LVC_140_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Dual D-type positive-edge-triggered flip-flops with clear and preset"];
TI!74LVC74DB	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("LVC_100_S0_in.mac")
	OUT[5,6,8,9]("LVC_140_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Dual D-type positive-edge-triggered flip-flops with clear and preset"];
TI!74LVC74PW	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("LVC_100_S0_in.mac")
	OUT[5,6,8,9]("LVC_140_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Dual D-type positive-edge-triggered flip-flops with clear and preset"];
TI!74LVC86D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_100_S0_in.mac")
	OUT[3,6,8,11]("LVC_140_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input exclusive-OR gates"];
TI!74LVC86DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_100_S0_in.mac")
	OUT[3,6,8,11]("LVC_140_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input exclusive-OR gates"];
TI!74LVC86PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_100_S0_in.mac")
	OUT[3,6,8,11]("LVC_140_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input exclusive-OR gates"];
TI!74LVC125D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_100_S0_in.mac")
	OUT[3,6,8,11]("LVC_140_S0_out.mac")
	TRI[3,6,8,11]("LVC_124_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple bus buffer gates with 3-state outputs"];
TI!74LVC125DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_100_S0_in.mac")
	OUT[3,6,8,11]("LVC_140_S0_out.mac")
	TRI[3,6,8,11]("LVC_124_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple bus buffer gates with 3-state outputs"];
TI!74LVC138DB	PQ[16]	TYP["DIC"]
	IN[1--6]("LVC_100_S0_in.mac")
	OUT[7,9--15]("LVC_140_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!74LVC157DB	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LVC_100_S0_in.mac")
	OUT[4,7,9,12]("LVC_140_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-line to 1-line data selector/multiplexer"];
TI!74LVC157PW	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LVC_100_S0_in.mac")
	OUT[4,7,9,12]("LVC_140_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-line to 1-line data selector/multiplexer"];
TI!74LVC240DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVC_100_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVC_140_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVC_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal buffer/driver with 3-state outputs"];
TI!74LVC240PW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVC_100_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVC_140_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVC_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal buffer/driver with 3-state outputs"];
TI!74LVC244DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVC_100_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVC_140_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVC_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal buffers/line drivers with 3-state outputs"];
TI!74LVC244PW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVC_100_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVC_140_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVC_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal buffers/line drivers with 3-state outputs"];
TI!74LVC245DB	PQ[20]	TYP["DIC"]
	IN[1,19]("LVC_100_S0_in.mac"),
		[2--9,11--18]("LVC_140_S0_in.mac")
	BI[2--9,11--18]("LVC_140_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!74LVC245PW	PQ[20]	TYP["DIC"]
	IN[1,19]("LVC_100_S0_in.mac"),
		[2--9,11--18]("LVC_140_S0_in.mac")
	BI[2--9,11--18]("LVC_140_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!74LVC257DB	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LVC_100_S0_in.mac")
	OUT[4,7,9,12]("LVC_140_S0_out.mac")
	TRI[4,7,9,12]("LVC_124_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-line to 1-line data selector/multiplexer with 3-state outputs"];
TI!74LVC257PW	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LVC_100_S0_in.mac")
	OUT[4,7,9,12]("LVC_140_S0_out.mac")
	TRI[4,7,9,12]("LVC_124_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-line to 1-line data selector/multiplexer with 3-state outputs"];
TI!74LVC373PW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LVC_100_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LVC_140_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LVC_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!74LVC374DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LVC_100_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LVC_140_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LVC_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!74LVC374PW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LVC_100_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LVC_140_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LVC_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!74LVC543DB	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]("LVC_100_S0_in.mac"),
		[3--10,15--22]("LVC_140_S0_in.mac")
	BI[3--10,15--22]("LVC_140_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["Octal registered transceiver with 3-state outputs"];
TI!74LVC543PW	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]("LVC_100_S0_in.mac"),
		[3--10,15--22]("LVC_140_S0_in.mac")
	BI[3--10,15--22]("LVC_140_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["Octal registered transceiver with 3-state outputs"];
TI!74LVC573DB	PQ[20]	TYP["DIC"]
	IN[1--9,11]("LVC_100_S0_in.mac")
	OUT[12--19]("LVC_140_S0_out.mac")
	TRI[12--19]("LVC_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal transparent D-type latches with 3-state outputs"];
TI!74LVC573PW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("LVC_100_S0_in.mac")
	OUT[12--19]("LVC_140_S0_out.mac")
	TRI[12--19]("LVC_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal transparent D-type latches with 3-state outputs"];
TI!74LVC574DB	PQ[20]	TYP["DIC"]
	IN[1--9,11]("LVC_100_S0_in.mac")
	OUT[12--19]("LVC_140_S0_out.mac")
	TRI[12--19]("LVC_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal edge-triggered D-type flip-flops with 3-state outputs"];
TI!74LVC574PW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("LVC_100_S0_in.mac")
	OUT[12--19]("LVC_140_S0_out.mac")
	TRI[12--19]("LVC_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal edge-triggered D-type flip-flops with 3-state outputs"];
TI!74LVC646DB	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LVC_100_S0_in.mac"),
		[4--11,13--20]("LVC_140_S0_in.mac")
	BI[4--11,13--20]("LVC_140_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["Octal bus transceiver and register with 3-state outputs"];
TI!74LVC646PW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LVC_100_S0_in.mac"),
		[4--11,13--20]("LVC_140_S0_in.mac")
	BI[4--11,13--20]("LVC_140_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["Octal bus transceiver and register with 3-state outputs"];
TI!74LVC652DB	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LVC_100_S0_in.mac"),
		[4--11,13--20]("LVC_140_S0_in.mac")
	BI[4--11,13--20]("LVC_140_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["Octal bus transceiver and register with 3-state outputs"];
TI!74LVC652PW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LVC_100_S0_in.mac"),
		[4--11,13--20]("LVC_140_S0_in.mac")
	BI[4--11,13--20]("LVC_140_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["Octal bus transceiver and register with 3-state outputs"];
TI!74LVC821DB	PQ[24]	TYP["DIC"]
	IN[1--11,13]("LVC_100_S0_in.mac")
	OUT[14--23]("LVC_140_S0_out.mac")
	TRI[14--23]("LVC_124_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["10-bit bus-interface flip-flop with 3-state outputs"];
TI!74LVC821PW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("LVC_100_S0_in.mac")
	OUT[14--23]("LVC_140_S0_out.mac")
	TRI[14--23]("LVC_124_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["10-bit bus-interface flip-flop with 3-state outputs"];
TI!74LVC823DB	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("LVC_100_S0_in.mac")
	OUT[15--23]("LVC_140_S0_out.mac")
	TRI[15--23]("LVC_124_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["9-bit bus-interface flip-flop with 3-state outputs"];
TI!74LVC823PW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("LVC_100_S0_in.mac")
	OUT[15--23]("LVC_140_S0_out.mac")
	TRI[15--23]("LVC_124_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["9-bit bus-interface flip-flop with 3-state outputs"];
TI!74LVC827DB	PQ[24]	TYP["DIC"]
	IN[1--11,13]("LVC_100_S0_in.mac")
	OUT[14--23]("LVC_140_S0_out.mac")
	TRI[14--23]("LVC_124_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["10-bit buffer/driver with 3-state outputs"];
TI!74LVC827PW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("LVC_100_S0_in.mac")
	OUT[14--23]("LVC_140_S0_out.mac")
	TRI[14--23]("LVC_124_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["10-bit buffer/driver with 3-state outputs"];
TI!74LVC841DB	PQ[24]	TYP["DIC"]
	IN[1--11,13]("LVC_100_S0_in.mac")
	OUT[14--23]("LVC_140_S0_out.mac")
	TRI[14--23]("LVC_124_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["10-bit bus-interface D-type latch with 3-state outputs"];
TI!74LVC841PW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("LVC_100_S0_in.mac")
	OUT[14--23]("LVC_140_S0_out.mac")
	TRI[14--23]("LVC_124_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["10-bit bus-interface D-type latch with 3-state outputs"];
TI!74LVC2952DB	PQ[24]	TYP["DIC"]
	IN[1--8,16--23]("LVC_140_S0_in.mac"),
		[9--11,13--15]("LVC_100_S0_in.mac")
	BI[1--8,16--23]("LVC_140_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["Octal bus transceiver and register with 3-state outputs"];
TI!74LVC2952PW	PQ[24]	TYP["DIC"]
	IN[1--8,16--23]("LVC_140_S0_in.mac"),
		[9--11,13--15]("LVC_100_S0_in.mac")
	BI[1--8,16--23]("LVC_140_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["Octal bus transceiver and register with 3-state outputs"];
TI!74LVC4245DB	PQ[24]	TYP["DIC"]
	IN[2,22]("LVC_100_S0_in.mac"),
		[3--10,14--21]("LVC_140_S0_in.mac")
	BI[3--10,14--21]("LVC_140_S0_out.mac")
	VCC[1,23,24]
	GND[11--13]
	FAM["74"]	TEC["LVC"]
	TXT["Octal bus transceiver, 3.3V to 5V level shifter with 3-state outputs"];
TI!74LVC4245PW	PQ[24]	TYP["DIC"]
	IN[2,22]("LVC_100_S0_in.mac"),
		[3--10,14--21]("LVC_140_S0_in.mac")
	BI[3--10,14--21]("LVC_140_S0_out.mac")
	VCC[1,23,24]
	GND[11--13]
	FAM["74"]	TEC["LVC"]
	TXT["Octal bus transceiver, 3.3V to 5V level shifter with 3-state outputs"];
TI!74LVC00PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_100_S0_in.mac")
	OUT[3,6,8,11]("LVC_140_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!74LVC02PW	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("LVC_100_S0_in.mac")
	OUT[1,4,10,13]("LVC_140_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!74LVC04PW	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LVC_100_S0_in.mac")
	OUT[2,4,6,8,10,12]("LVC_140_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Hex inverter"];
TI!74LVC08PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_100_S0_in.mac")
	OUT[3,6,8,11]("LVC_140_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!74LVC125PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_100_S0_in.mac")
	OUT[3,6,8,11]("LVC_140_S0_out.mac")
	TRI[3,6,8,11]("LVC_124_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple bus buffer gates with 3-state outputs"];
TI!74LVC138D	PQ[16]	TYP["DIC"]
	IN[1--6]("LVC_100_S0_in.mac")
	OUT[7,9--15]("LVC_140_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!74LVC139PW	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("LVC_100_S0_in.mac")
	OUT[4--7,9--12]("LVC_140_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["dual 2-to-4 line decoder/demultiplexer"];
TI!74LVC138PW	PQ[16]	TYP["DIC"]
	IN[1--6]("LVC_100_S0_in.mac")
	OUT[7,9--15]("LVC_140_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!74LVC139D	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("LVC_100_S0_in.mac")
	OUT[4--7,9--12]("LVC_140_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["dual 2-to-4 line decoder/demultiplexer"];
TI!74LVC139DB	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("LVC_100_S0_in.mac")
	OUT[4--7,9--12]("LVC_140_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["dual 2-to-4 line decoder/demultiplexer"];
TI!74LVC157D	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LVC_100_S0_in.mac")
	OUT[4,7,9,12]("LVC_140_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-line to 1-line data selector/multiplexer"];
TI!74LVC240D	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVC_100_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVC_140_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVC_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal buffer/driver with 3-state outputs"];
TI!74LVC241D	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVC_100_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVC_140_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVC_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal buffer/driver with 3-state outputs"];
TI!74LVC241DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVC_100_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVC_140_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVC_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal buffer/driver with 3-state outputs"];
TI!74LVC241PW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVC_100_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVC_140_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVC_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal buffer/driver with 3-state outputs"];
TI!74LVC244D	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVC_100_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVC_140_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVC_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal buffers/line drivers with 3-state outputs"];
TI!74LVC245D	PQ[20]	TYP["DIC"]
	IN[1,19]("LVC_100_S0_in.mac"),
		[2--9,11--18]("LVC_140_S0_in.mac")
	BI[2--9,11--18]("LVC_140_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!74LVC257D	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LVC_100_S0_in.mac")
	OUT[4,7,9,12]("LVC_140_S0_out.mac")
	TRI[4,7,9,12]("LVC_124_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-line to 1-line data selector/multiplexer with 3-state outputs"];
TI!74LVC2952D	PQ[24]	TYP["DIC"]
	IN[1--8,16--23]("LVC_140_S0_in.mac"),
		[9--11,13--15]("LVC_100_S0_in.mac")
	BI[1--8,16--23]("LVC_140_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["Octal bus transceiver and register with 3-state outputs"];
TI!74LVC373DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LVC_100_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LVC_140_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LVC_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!74LVC373D	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LVC_100_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LVC_140_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LVC_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!74LVC374D	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LVC_100_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LVC_140_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LVC_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!74LVC4245D	PQ[24]	TYP["DIC"]
	IN[2,22]("LVC_100_S0_in.mac"),
		[3--10,14--21]("LVC_140_S0_in.mac")
	BI[3--10,14--21]("LVC_140_S0_out.mac")
	VCC[1,23,24]
	GND[11--13]
	FAM["74"]	TEC["LVC"]
	TXT["Octal bus transceiver, 3.3V to 5V level shifter with 3-state outputs"];
TI!74LVC543D	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]("LVC_100_S0_in.mac"),
		[3--10,15--22]("LVC_140_S0_in.mac")
	BI[3--10,15--22]("LVC_140_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["Octal registered transceiver with 3-state outputs"];
TI!74LVC544D	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]("LVC_100_S0_in.mac"),
		[3--10,15--22]("LVC_140_S0_in.mac")
	BI[3--10,15--22]("LVC_140_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["Octal registered transceiver with 3-state outputs"];
TI!74LVC544DB	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]("LVC_100_S0_in.mac"),
		[3--10,15--22]("LVC_140_S0_in.mac")
	BI[3--10,15--22]("LVC_140_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["Octal registered transceiver with 3-state outputs"];
TI!74LVC544PW	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]("LVC_100_S0_in.mac"),
		[3--10,15--22]("LVC_140_S0_in.mac")
	BI[3--10,15--22]("LVC_140_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["Octal registered transceiver with 3-state outputs"];
TI!74LVC573D	PQ[20]	TYP["DIC"]
	IN[1--9,11]("LVC_100_S0_in.mac")
	OUT[12--19]("LVC_140_S0_out.mac")
	TRI[12--19]("LVC_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal transparent D-type latches with 3-state outputs"];
TI!74LVC574D	PQ[20]	TYP["DIC"]
	IN[1--9,11]("LVC_100_S0_in.mac")
	OUT[12--19]("LVC_140_S0_out.mac")
	TRI[12--19]("LVC_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal edge-triggered D-type flip-flops with 3-state outputs"];
TI!74LVC646D	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LVC_100_S0_in.mac"),
		[4--11,13--20]("LVC_140_S0_in.mac")
	BI[4--11,13--20]("LVC_140_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["Octal bus transceiver and register with 3-state outputs"];
TI!74LVC652D	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LVC_100_S0_in.mac"),
		[4--11,13--20]("LVC_140_S0_in.mac")
	BI[4--11,13--20]("LVC_140_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["Octal bus transceiver and register with 3-state outputs"];
TI!74LVC821D	PQ[24]	TYP["DIC"]
	IN[1--11,13]("LVC_100_S0_in.mac")
	OUT[14--23]("LVC_140_S0_out.mac")
	TRI[14--23]("LVC_124_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["10-bit bus-interface flip-flop with 3-state outputs"];
TI!74LVC823D	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("LVC_100_S0_in.mac")
	OUT[15--23]("LVC_140_S0_out.mac")
	TRI[15--23]("LVC_124_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["9-bit bus-interface flip-flop with 3-state outputs"];
TI!74LVC827D	PQ[24]	TYP["DIC"]
	IN[1--11,13]("LVC_100_S0_in.mac")
	OUT[14--23]("LVC_140_S0_out.mac")
	TRI[14--23]("LVC_124_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["10-bit buffer/driver with 3-state outputs"];
TI!74LVC841D	PQ[24]	TYP["DIC"]
	IN[1--11,13]("LVC_100_S0_in.mac")
	OUT[14--23]("LVC_140_S0_out.mac")
	TRI[14--23]("LVC_124_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["10-bit bus-interface D-type latch with 3-state outputs"];
TI!74LVC623DB	PQ[20]	TYP["DIC"]
	IN[1,19]("LVC_100_S0_in.mac"),
		[2--9,11--18]("LVC_140_S0_in.mac")
	BI[2--9,11--18]("LVC_140_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal transparent dual enable with 3-state outputs"];
TI!74LVC623D	PQ[20]	TYP["DIC"]
	IN[1,19]("LVC_100_S0_in.mac"),
		[2--9,11--18]("LVC_140_S0_in.mac")
	BI[2--9,11--18]("LVC_140_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal transparent dual enable with 3-state outputs"];
TI!74LVC623PW	PQ[20]	TYP["DIC"]
	IN[1,19]("LVC_100_S0_in.mac"),
		[2--9,11--18]("LVC_140_S0_in.mac")
	BI[2--9,11--18]("LVC_140_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal transparent dual enable with 3-state outputs"];
TI!74LVC109D	PQ[16]	TYP["DIC"]
	IN[1--5,11--15]("LVC_100_S0_in.mac")
	OUT[6,7,9,10]("LVC_140_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["dual JK flip-flop with set and reset; positive-edge trigger"];
TI!74LVC109DB	PQ[16]	TYP["DIC"]
	IN[1--5,11--15]("LVC_100_S0_in.mac")
	OUT[6,7,9,10]("LVC_140_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["dual JK flip-flop with set and reset; positive-edge trigger"];
TI!74LVC109PW	PQ[16]	TYP["DIC"]
	IN[1--5,11--15]("LVC_100_S0_in.mac")
	OUT[6,7,9,10]("LVC_140_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["dual JK flip-flop with set and reset; positive-edge trigger"];
TI!74LVC137D	PQ[16]	TYP["DIC"]
	IN[1--6]("LVC_100_S0_in.mac")
	OUT[7,9--15]("LVC_140_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["3-line to 8-line decoders/demultiplexers with address latches"];
TI!74LVC137N	PQ[16]	TYP["DIC"]
	IN[1--6]("LVC_100_S0_in.mac")
	OUT[7,9--15]("LVC_140_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["3-line to 8-line decoders/demultiplexers with address latches"];
TI!74LVC38D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_100_S0_in.mac")
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input positive-NAND gates (open drain)"];
TI!74LVC38DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_100_S0_in.mac")
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input positive-NAND gates (open drain)"];
TI!74LVC38PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_100_S0_in.mac")
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input positive-NAND gates (open drain)"];
TI!SN74LVC00D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_000_S0_in.mac")
	OUT[3,6,8,11]("LVC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!SN74LVC00DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_000_S0_in.mac")
	OUT[3,6,8,11]("LVC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!SN74LVC00PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_000_S0_in.mac")
	OUT[3,6,8,11]("LVC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!SN74LVC02D	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("LVC_000_S0_in.mac")
	OUT[1,4,10,13]("LVC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74LVC02DB	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("LVC_000_S0_in.mac")
	OUT[1,4,10,13]("LVC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74LVC02PW	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("LVC_000_S0_in.mac")
	OUT[1,4,10,13]("LVC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74LVC04D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LVC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("LVC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Hex inverter"];
TI!SN74LVC04DB	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LVC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("LVC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Hex inverter"];
TI!SN74LVC04PW	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LVC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("LVC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Hex inverter"];
TI!SN74LVCU04D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LVC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("LVC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Hex inverter"];
TI!SN74LVCU04DB	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LVC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("LVC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Hex inverter"];
TI!SN74LVCU04PW	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LVC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("LVC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Hex inverter"];
TI!SN74LVC08D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_000_S0_in.mac")
	OUT[3,6,8,11]("LVC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!SN74LVC08DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_000_S0_in.mac")
	OUT[3,6,8,11]("LVC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!SN74LVC08PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_000_S0_in.mac")
	OUT[3,6,8,11]("LVC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!SN74LVC10D	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("LVC_000_S0_in.mac")
	OUT[6,8,12]("LVC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Triple 3-input positive-NAND gates"];
TI!SN74LVC10DB	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("LVC_000_S0_in.mac")
	OUT[6,8,12]("LVC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Triple 3-input positive-NAND gates"];
TI!SN74LVC10PW	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("LVC_000_S0_in.mac")
	OUT[6,8,12]("LVC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Triple 3-input positive-NAND gates"];
TI!SN74LVC14D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LVC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("LVC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Hex Schmitt-trigger inverters"];
TI!SN74LVC14DB	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LVC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("LVC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Hex Schmitt-trigger inverters"];
TI!SN74LVC14PW	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LVC_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("LVC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Hex Schmitt-trigger inverters"];
TI!SN74LVC32D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_000_S0_in.mac")
	OUT[3,6,8,11]("LVC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN74LVC32DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_000_S0_in.mac")
	OUT[3,6,8,11]("LVC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN74LVC32PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_000_S0_in.mac")
	OUT[3,6,8,11]("LVC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN74LVC74D	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("LVC_000_S0_in.mac")
	OUT[5,6,8,9]("LVC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Dual D-type positive-edge-triggered flip-flops with clear and preset"];
TI!SN74LVC74DB	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("LVC_000_S0_in.mac")
	OUT[5,6,8,9]("LVC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Dual D-type positive-edge-triggered flip-flops with clear and preset"];
TI!SN74LVC74PW	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("LVC_000_S0_in.mac")
	OUT[5,6,8,9]("LVC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Dual D-type positive-edge-triggered flip-flops with clear and preset"];
TI!SN74LVC86D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_000_S0_in.mac")
	OUT[3,6,8,11]("LVC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input exclusive-OR gates"];
TI!SN74LVC86DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_000_S0_in.mac")
	OUT[3,6,8,11]("LVC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input exclusive-OR gates"];
TI!SN74LVC86PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_000_S0_in.mac")
	OUT[3,6,8,11]("LVC_040_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-input exclusive-OR gates"];
TI!SN74LVC112DB	PQ[16]	TYP["DIC"]
	IN[1--4,10--15]("LVC_000_S0_in.mac")
	OUT[5--7,9]("LVC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["Dual negative-edge-triggered J-K flip-flops with clear and preset"];
TI!SN74LVC112DW	PQ[16]	TYP["DIC"]
	IN[1--4,10--15]("LVC_000_S0_in.mac")
	OUT[5--7,9]("LVC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["Dual negative-edge-triggered J-K flip-flops with clear and preset"];
TI!SN74LVC112PW	PQ[16]	TYP["DIC"]
	IN[1--4,10--15]("LVC_000_S0_in.mac")
	OUT[5--7,9]("LVC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["Dual negative-edge-triggered J-K flip-flops with clear and preset"];
TI!SN74LVC125D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_000_S0_in.mac")
	OUT[3,6,8,11]("LVC_040_S0_out.mac")
	TRI[3,6,8,11]("LVC_024_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple bus buffer gates with 3-state outputs"];
TI!SN74LVC125DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_000_S0_in.mac")
	OUT[3,6,8,11]("LVC_040_S0_out.mac")
	TRI[3,6,8,11]("LVC_024_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple bus buffer gates with 3-state outputs"];
TI!SN74LVC125PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_000_S0_in.mac")
	OUT[3,6,8,11]("LVC_040_S0_out.mac")
	TRI[3,6,8,11]("LVC_024_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple bus buffer gates with 3-state outputs"];
TI!SN74LVC138DB	PQ[16]	TYP["DIC"]
	IN[1--6]("LVC_000_S0_in.mac")
	OUT[7,9--15]("LVC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74LVC138DW	PQ[16]	TYP["DIC"]
	IN[1--6]("LVC_000_S0_in.mac")
	OUT[7,9--15]("LVC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74LVC138PW	PQ[16]	TYP["DIC"]
	IN[1--6]("LVC_000_S0_in.mac")
	OUT[7,9--15]("LVC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74LVC157DB	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LVC_000_S0_in.mac")
	OUT[4,7,9,12]("LVC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-line to 1-line data selector/multiplexer"];
TI!SN74LVC157DW	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LVC_000_S0_in.mac")
	OUT[4,7,9,12]("LVC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-line to 1-line data selector/multiplexer"];
TI!SN74LVC157PW	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LVC_000_S0_in.mac")
	OUT[4,7,9,12]("LVC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-line to 1-line data selector/multiplexer"];
TI!SN74LVC240DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal buffer/driver with 3-state outputs"];
TI!SN74LVC240DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal buffer/driver with 3-state outputs"];
TI!SN74LVC240PW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal buffer/driver with 3-state outputs"];
TI!SN74LVC244DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal buffers/line drivers with 3-state outputs"];
TI!SN74LVC244DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal buffers/line drivers with 3-state outputs"];
TI!SN74LVC244PW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal buffers/line drivers with 3-state outputs"];
TI!SN74LVC245DB	PQ[20]	TYP["DIC"]
	IN[1,19]("LVC_000_S0_in.mac"),
		[2--9,11--18]("LVC_040_S0_in.mac")
	BI[2--9,11--18]("LVC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74LVC245DW	PQ[20]	TYP["DIC"]
	IN[1,19]("LVC_000_S0_in.mac"),
		[2--9,11--18]("LVC_040_S0_in.mac")
	BI[2--9,11--18]("LVC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74LVC245PW	PQ[20]	TYP["DIC"]
	IN[1,19]("LVC_000_S0_in.mac"),
		[2--9,11--18]("LVC_040_S0_in.mac")
	BI[2--9,11--18]("LVC_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal bus transceivers with 3-state outputs"];
TI!SN74LVC257DB	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LVC_000_S0_in.mac")
	OUT[4,7,9,12]("LVC_040_S0_out.mac")
	TRI[4,7,9,12]("LVC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-line to 1-line data selector/multiplexer with 3-state outputs"];
TI!SN74LVC257DW	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LVC_000_S0_in.mac")
	OUT[4,7,9,12]("LVC_040_S0_out.mac")
	TRI[4,7,9,12]("LVC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-line to 1-line data selector/multiplexer with 3-state outputs"];
TI!SN74LVC257PW	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LVC_000_S0_in.mac")
	OUT[4,7,9,12]("LVC_040_S0_out.mac")
	TRI[4,7,9,12]("LVC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-line to 1-line data selector/multiplexer with 3-state outputs"];
TI!SN74LVC373DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LVC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LVC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LVC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74LVC373DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LVC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LVC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LVC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74LVC373PW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LVC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LVC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LVC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74LVC374DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LVC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LVC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LVC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74LVC374DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LVC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LVC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LVC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74LVC374PW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LVC_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LVC_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LVC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal D-type edge-triggered flip-flops with 3-state outputs"];
TI!SN74LVC540DB	PQ[20]	TYP["DIC"]
	IN[1--9,19]("LVC_000_S0_in.mac")
	OUT[11--18]("LVC_040_S0_out.mac")
	TRI[11--18]("LVC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal buffer/driver with 3-state outputs"];
TI!SN74LVC540DW	PQ[20]	TYP["DIC"]
	IN[1--9,19]("LVC_000_S0_in.mac")
	OUT[11--18]("LVC_040_S0_out.mac")
	TRI[11--18]("LVC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal buffer/driver with 3-state outputs"];
TI!SN74LVC540PW	PQ[20]	TYP["DIC"]
	IN[1--9,19]("LVC_000_S0_in.mac")
	OUT[11--18]("LVC_040_S0_out.mac")
	TRI[11--18]("LVC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal buffer/driver with 3-state outputs"];
TI!SN74LVC541DB	PQ[20]	TYP["DIC"]
	IN[1--9,19]("LVC_000_S0_in.mac")
	OUT[11--18]("LVC_040_S0_out.mac")
	TRI[11--18]("LVC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal buffer/driver with 3-state outputs"];
TI!SN74LVC541DW	PQ[20]	TYP["DIC"]
	IN[1--9,19]("LVC_000_S0_in.mac")
	OUT[11--18]("LVC_040_S0_out.mac")
	TRI[11--18]("LVC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal buffer/driver with 3-state outputs"];
TI!SN74LVC541PW	PQ[20]	TYP["DIC"]
	IN[1--9,19]("LVC_000_S0_in.mac")
	OUT[11--18]("LVC_040_S0_out.mac")
	TRI[11--18]("LVC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal buffer/driver with 3-state outputs"];
TI!SN74LVC543DB	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]("LVC_000_S0_in.mac"),
		[3--10,15--22]("LVC_040_S0_in.mac")
	BI[3--10,15--22]("LVC_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["Octal registered transceiver with 3-state outputs"];
TI!SN74LVC543DW	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]("LVC_000_S0_in.mac"),
		[3--10,15--22]("LVC_040_S0_in.mac")
	BI[3--10,15--22]("LVC_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["Octal registered transceiver with 3-state outputs"];
TI!SN74LVC543PW	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]("LVC_000_S0_in.mac"),
		[3--10,15--22]("LVC_040_S0_in.mac")
	BI[3--10,15--22]("LVC_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["Octal registered transceiver with 3-state outputs"];
TI!SN74LVC573DB	PQ[20]	TYP["DIC"]
	IN[1--9,11]("LVC_000_S0_in.mac")
	OUT[12--19]("LVC_040_S0_out.mac")
	TRI[12--19]("LVC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal transparent D-type latches with 3-state outputs"];
TI!SN74LVC573DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("LVC_000_S0_in.mac")
	OUT[12--19]("LVC_040_S0_out.mac")
	TRI[12--19]("LVC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal transparent D-type latches with 3-state outputs"];
TI!SN74LVC573PW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("LVC_000_S0_in.mac")
	OUT[12--19]("LVC_040_S0_out.mac")
	TRI[12--19]("LVC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal transparent D-type latches with 3-state outputs"];
TI!SN74LVC574DB	PQ[20]	TYP["DIC"]
	IN[1--9,11]("LVC_000_S0_in.mac")
	OUT[12--19]("LVC_040_S0_out.mac")
	TRI[12--19]("LVC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal edge-triggered D-type flip-flops with 3-state outputs"];
TI!SN74LVC574DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("LVC_000_S0_in.mac")
	OUT[12--19]("LVC_040_S0_out.mac")
	TRI[12--19]("LVC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal edge-triggered D-type flip-flops with 3-state outputs"];
TI!SN74LVC574PW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("LVC_000_S0_in.mac")
	OUT[12--19]("LVC_040_S0_out.mac")
	TRI[12--19]("LVC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal edge-triggered D-type flip-flops with 3-state outputs"];
TI!SN74LVC646DB	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LVC_000_S0_in.mac"),
		[4--11,13--20]("LVC_040_S0_in.mac")
	BI[4--11,13--20]("LVC_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["Octal bus transceiver and register with 3-state outputs"];
TI!SN74LVC646DW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LVC_000_S0_in.mac"),
		[4--11,13--20]("LVC_040_S0_in.mac")
	BI[4--11,13--20]("LVC_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["Octal bus transceiver and register with 3-state outputs"];
TI!SN74LVC646PW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LVC_000_S0_in.mac"),
		[4--11,13--20]("LVC_040_S0_in.mac")
	BI[4--11,13--20]("LVC_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["Octal bus transceiver and register with 3-state outputs"];
TI!SN74LVC652DB	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LVC_000_S0_in.mac"),
		[4--11,13--20]("LVC_040_S0_in.mac")
	BI[4--11,13--20]("LVC_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["Octal bus transceiver and register with 3-state outputs"];
TI!SN74LVC652DW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LVC_000_S0_in.mac"),
		[4--11,13--20]("LVC_040_S0_in.mac")
	BI[4--11,13--20]("LVC_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["Octal bus transceiver and register with 3-state outputs"];
TI!SN74LVC652PW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LVC_000_S0_in.mac"),
		[4--11,13--20]("LVC_040_S0_in.mac")
	BI[4--11,13--20]("LVC_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["Octal bus transceiver and register with 3-state outputs"];
TI!SN74LVC821DB	PQ[24]	TYP["DIC"]
	IN[1--11,13]("LVC_000_S0_in.mac")
	OUT[14--23]("LVC_040_S0_out.mac")
	TRI[14--23]("LVC_024_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["10-bit bus-interface flip-flop with 3-state outputs"];
TI!SN74LVC821DW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("LVC_000_S0_in.mac")
	OUT[14--23]("LVC_040_S0_out.mac")
	TRI[14--23]("LVC_024_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["10-bit bus-interface flip-flop with 3-state outputs"];
TI!SN74LVC821PW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("LVC_000_S0_in.mac")
	OUT[14--23]("LVC_040_S0_out.mac")
	TRI[14--23]("LVC_024_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["10-bit bus-interface flip-flop with 3-state outputs"];
TI!SN74LVC823DB	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("LVC_000_S0_in.mac")
	OUT[15--23]("LVC_040_S0_out.mac")
	TRI[15--23]("LVC_024_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["9-bit bus-interface flip-flop with 3-state outputs"];
TI!SN74LVC823DW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("LVC_000_S0_in.mac")
	OUT[15--23]("LVC_040_S0_out.mac")
	TRI[15--23]("LVC_024_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["9-bit bus-interface flip-flop with 3-state outputs"];
TI!SN74LVC823PW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("LVC_000_S0_in.mac")
	OUT[15--23]("LVC_040_S0_out.mac")
	TRI[15--23]("LVC_024_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["9-bit bus-interface flip-flop with 3-state outputs"];
TI!SN74LVC827DB	PQ[24]	TYP["DIC"]
	IN[1--11,13]("LVC_000_S0_in.mac")
	OUT[14--23]("LVC_040_S0_out.mac")
	TRI[14--23]("LVC_024_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["10-bit buffer/driver with 3-state outputs"];
TI!SN74LVC827DW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("LVC_000_S0_in.mac")
	OUT[14--23]("LVC_040_S0_out.mac")
	TRI[14--23]("LVC_024_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["10-bit buffer/driver with 3-state outputs"];
TI!SN74LVC827PW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("LVC_000_S0_in.mac")
	OUT[14--23]("LVC_040_S0_out.mac")
	TRI[14--23]("LVC_024_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["10-bit buffer/driver with 3-state outputs"];
TI!SN74LVC841DB	PQ[24]	TYP["DIC"]
	IN[1--11,13]("LVC_000_S0_in.mac")
	OUT[14--23]("LVC_040_S0_out.mac")
	TRI[14--23]("LVC_024_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["10-bit bus-interface D-type latch with 3-state outputs"];
TI!SN74LVC841DW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("LVC_000_S0_in.mac")
	OUT[14--23]("LVC_040_S0_out.mac")
	TRI[14--23]("LVC_024_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["10-bit bus-interface D-type latch with 3-state outputs"];
TI!SN74LVC841PW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("LVC_000_S0_in.mac")
	OUT[14--23]("LVC_040_S0_out.mac")
	TRI[14--23]("LVC_024_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["10-bit bus-interface D-type latch with 3-state outputs"];
TI!SN74LVC843DB	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("LVC_000_S0_in.mac")
	OUT[15--23]("LVC_040_S0_out.mac")
	TRI[15--23]("LVC_024_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["9-bit bus-interface D-type latch with 3-state outputs"];
TI!SN74LVC843DW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("LVC_000_S0_in.mac")
	OUT[15--23]("LVC_040_S0_out.mac")
	TRI[15--23]("LVC_024_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["9-bit bus-interface D-type latch with 3-state outputs"];
TI!SN74LVC843PW	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("LVC_000_S0_in.mac")
	OUT[15--23]("LVC_040_S0_out.mac")
	TRI[15--23]("LVC_024_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["9-bit bus-interface D-type latch with 3-state outputs"];
TI!SN74LVC861DB	PQ[24]	TYP["DIC"]
	IN[1,13]("LVC_000_S0_in.mac"),
		[2--11,14--23]("LVC_040_S0_in.mac")
	BI[2--11,14--23]("LVC_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["10-bit bus transceiver with 3-state outputs"];
TI!SN74LVC861DW	PQ[24]	TYP["DIC"]
	IN[1,13]("LVC_000_S0_in.mac"),
		[2--11,14--23]("LVC_040_S0_in.mac")
	BI[2--11,14--23]("LVC_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["10-bit bus transceiver with 3-state outputs"];
TI!SN74LVC861PW	PQ[24]	TYP["DIC"]
	IN[1,13]("LVC_000_S0_in.mac"),
		[2--11,14--23]("LVC_040_S0_in.mac")
	BI[2--11,14--23]("LVC_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["10-bit bus transceiver with 3-state outputs"];
TI!SN74LVC863DB	PQ[24]	TYP["DIC"]
	IN[1,13,14]("LVC_000_S0_in.mac"),
		[2--10,15--23]("LVC_040_S0_in.mac"),
		[11]
	BI[2--10,15--23]("LVC_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["9-bit bus transceiver with 3-state outputs"];
TI!SN74LVC863DW	PQ[24]	TYP["DIC"]
	IN[1,13,14]("LVC_000_S0_in.mac"),
		[2--10,15--23]("LVC_040_S0_in.mac"),
		[11]
	BI[2--10,15--23]("LVC_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["9-bit bus transceiver with 3-state outputs"];
TI!SN74LVC863PW	PQ[24]	TYP["DIC"]
	IN[1,13,14]("LVC_000_S0_in.mac"),
		[2--10,15--23]("LVC_040_S0_in.mac"),
		[11]
	BI[2--10,15--23]("LVC_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["9-bit bus transceiver with 3-state outputs"];
TI!SN74LVC2952DB	PQ[24]	TYP["DIC"]
	IN[1--8,16--23]("LVC_040_S0_in.mac"),
		[9--11,13--15]("LVC_000_S0_in.mac")
	BI[1--8,16--23]("LVC_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["Octal bus transceiver and register with 3-state outputs"];
TI!SN74LVC2952DW	PQ[24]	TYP["DIC"]
	IN[1--8,16--23]("LVC_040_S0_in.mac"),
		[9--11,13--15]("LVC_000_S0_in.mac")
	BI[1--8,16--23]("LVC_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["Octal bus transceiver and register with 3-state outputs"];
TI!SN74LVC2952PW	PQ[24]	TYP["DIC"]
	IN[1--8,16--23]("LVC_040_S0_in.mac"),
		[9--11,13--15]("LVC_000_S0_in.mac")
	BI[1--8,16--23]("LVC_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["Octal bus transceiver and register with 3-state outputs"];
TI!SN74LVC4245DB	PQ[24]	TYP["DIC"]
	IN[2,22]("LVC_000_S0_in.mac"),
		[3--10,14--21]("LVC_040_S0_in.mac")
	BI[3--10,14--21]("LVC_040_S0_out.mac")
	VCC[1,23,24]
	GND[11--13]
	FAM["74"]	TEC["LVC"]
	TXT["Octal bus transceiver, 3.3V to 5V level shifter with 3-state outputs"];
TI!SN74LVC4245DW	PQ[24]	TYP["DIC"]
	IN[2,22]("LVC_000_S0_in.mac"),
		[3--10,14--21]("LVC_040_S0_in.mac")
	BI[3--10,14--21]("LVC_040_S0_out.mac")
	VCC[1,23,24]
	GND[11--13]
	FAM["74"]	TEC["LVC"]
	TXT["Octal bus transceiver, 3.3V to 5V level shifter with 3-state outputs"];
TI!SN74LVC4245PW	PQ[24]	TYP["DIC"]
	IN[2,22]("LVC_000_S0_in.mac"),
		[3--10,14--21]("LVC_040_S0_in.mac")
	BI[3--10,14--21]("LVC_040_S0_out.mac")
	VCC[1,23,24]
	GND[11--13]
	FAM["74"]	TEC["LVC"]
	TXT["Octal bus transceiver, 3.3V to 5V level shifter with 3-state outputs"];
TI!SN74LVC16240DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("LVC_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVC_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVC_024_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVC"]
	TXT["16-bit buffer/driver with 3-state outputs"];
TI!SN74LVC16240DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("LVC_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVC_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVC_024_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVC"]
	TXT["16-bit buffer/driver with 3-state outputs"];
TI!SN74LVC16244DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("LVC_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVC_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVC_024_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVC"]
	TXT["16-bit buffer/driver with 3-state outputs"];
TI!SN74LVC16244DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("LVC_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVC_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVC_024_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVC"]
	TXT["16-bit buffer/driver with 3-state outputs"];
TI!SN74LVC16245DGG	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("LVC_000_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("LVC_040_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("LVC_040_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVC"]
	TXT["16-bit bus transceiver with 3-state outputs"];
TI!SN74LVC16245DL	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("LVC_000_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("LVC_040_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("LVC_040_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVC"]
	TXT["16-bit bus transceiver with 3-state outputs"];
TI!SN74LVC16373DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("LVC_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVC_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVC_024_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVC"]
	TXT["16-bit transparent D-type latch with 3-state outputs"];
TI!SN74LVC16373DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("LVC_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVC_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVC_024_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVC"]
	TXT["16-bit transparent D-type latch with 3-state outputs"];
TI!SN74LVC16374DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("LVC_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVC_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVC_024_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVC"]
	TXT["16-bit edge-triggered D-type flip-flop with 3-state outputs"];
TI!SN74LVC16374DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("LVC_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVC_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVC_024_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVC"]
	TXT["16-bit edge-triggered D-type flip-flop with 3-state outputs"];
TI!SN74LVC16543DGG	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("LVC_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("LVC_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("LVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["LVC"]
	TXT["16-bit registered transceiver with 3-state outputs"];
TI!SN74LVC16543DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("LVC_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("LVC_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("LVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["LVC"]
	TXT["16-bit registered transceiver with 3-state outputs"];
TI!SN74LVC16646DGG	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("LVC_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("LVC_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("LVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["LVC"]
	TXT["16-bit bus transceiver and register with 3-state outputs"];
TI!SN74LVC16646DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("LVC_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("LVC_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("LVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["LVC"]
	TXT["16-bit bus transceiver and register with 3-state outputs"];
TI!SN74LVC16652DGG	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("LVC_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("LVC_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("LVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["LVC"]
	TXT["16-bit bus transceiver and register with 3-state outputs"];
TI!SN74LVC16652DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("LVC_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("LVC_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("LVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["LVC"]
	TXT["16-bit bus transceiver and register with 3-state outputs"];
TI!SN74LVC16952DGG	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("LVC_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("LVC_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("LVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["LVC"]
	TXT["16-bit registered transceiver with 3-state outputs"];
TI!SN74LVC16952DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("LVC_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("LVC_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("LVC_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["LVC"]
	TXT["16-bit registered transceiver with 3-state outputs"];
TI!SN74LVC126D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_000_S0_in.mac")
	OUT[3,6,8,11]("LVC_040_S0_out.mac")
	TRI[3,6,8,11]("LVC_024_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple bus buffer gates with 3-state outputs"];
TI!SN74LVC126DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_000_S0_in.mac")
	OUT[3,6,8,11]("LVC_040_S0_out.mac")
	TRI[3,6,8,11]("LVC_024_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple bus buffer gates with 3-state outputs"];
TI!SN74LVC126PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVC_000_S0_in.mac")
	OUT[3,6,8,11]("LVC_040_S0_out.mac")
	TRI[3,6,8,11]("LVC_024_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple bus buffer gates with 3-state outputs"];
TI!SN74LVC137DB	PQ[16]	TYP["DIC"]
	IN[1--6]("LVC_000_S0_in.mac")
	OUT[7,9--15]("LVC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74LVC137DW	PQ[16]	TYP["DIC"]
	IN[1--6]("LVC_000_S0_in.mac")
	OUT[7,9--15]("LVC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74LVC137PW	PQ[16]	TYP["DIC"]
	IN[1--6]("LVC_000_S0_in.mac")
	OUT[7,9--15]("LVC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74LVC139DB	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("LVC_000_S0_in.mac")
	OUT[4--7,9--12]("LVC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74LVC139DW	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("LVC_000_S0_in.mac")
	OUT[4--7,9--12]("LVC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74LVC139PW	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("LVC_000_S0_in.mac")
	OUT[4--7,9--12]("LVC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74LVC158DB	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LVC_000_S0_in.mac")
	OUT[4,7,9,12]("LVC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-line to 1-line data selector/multiplexer"];
TI!SN74LVC158DW	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LVC_000_S0_in.mac")
	OUT[4,7,9,12]("LVC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-line to 1-line data selector/multiplexer"];
TI!SN74LVC158PW	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LVC_000_S0_in.mac")
	OUT[4,7,9,12]("LVC_040_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-line to 1-line data selector/multiplexer"];
TI!SN74LVC16241DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("LVC_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVC_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVC_024_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVC"]
	TXT["16-bit buffer/driver with 3-state outputs"];
TI!SN74LVC16241DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("LVC_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVC_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVC_024_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVC"]
	TXT["16-bit buffer/driver with 3-state outputs"];
TI!SN74LVC16541DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("LVC_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVC_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVC_024_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVC"]
	TXT["16-bit buffer/driver with 3-state outputs"];
TI!SN74LVC16540DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("LVC_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVC_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVC_024_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVC"]
	TXT["16-bit buffer/driver with 3-state outputs"];
TI!SN74LVC16540DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("LVC_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVC_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVC_024_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVC"]
	TXT["16-bit buffer/driver with 3-state outputs"];
TI!SN74LVC16541DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("LVC_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVC_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVC_024_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVC"]
	TXT["16-bit buffer/driver with 3-state outputs"];
TI!SN74LVC544DB	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]("LVC_000_S0_in.mac"),
		[3--10,15--22]("LVC_040_S0_in.mac")
	BI[3--10,15--22]("LVC_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["Octal registered transceiver with 3-state outputs"];
TI!SN74LVC544DW	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]("LVC_000_S0_in.mac"),
		[3--10,15--22]("LVC_040_S0_in.mac")
	BI[3--10,15--22]("LVC_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["Octal registered transceiver with 3-state outputs"];
TI!SN74LVC544PW	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]("LVC_000_S0_in.mac"),
		[3--10,15--22]("LVC_040_S0_in.mac")
	BI[3--10,15--22]("LVC_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["Octal registered transceiver with 3-state outputs"];
TI!SN74LVC241DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal buffer/driver with 3-state outputs"];
TI!SN74LVC241DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal buffer/driver with 3-state outputs"];
TI!SN74LVC241PW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVC_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVC_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVC_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVC"]
	TXT["Octal buffer/driver with 3-state outputs"];
TI!SN74LVC258DW	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LVC_000_S0_in.mac")
	OUT[4,7,9,12]("LVC_040_S0_out.mac")
	TRI[4,7,9,12]("LVC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-line to 1-line data selector/multiplexer with 3-state outputs"];
TI!SN74LVC258PW	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LVC_000_S0_in.mac")
	OUT[4,7,9,12]("LVC_040_S0_out.mac")
	TRI[4,7,9,12]("LVC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-line to 1-line data selector/multiplexer with 3-state outputs"];
TI!SN74LVC258DB	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LVC_000_S0_in.mac")
	OUT[4,7,9,12]("LVC_040_S0_out.mac")
	TRI[4,7,9,12]("LVC_024_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LVC"]
	TXT["Quadruple 2-line to 1-line data selector/multiplexer with 3-state outputs"];
TI!SN74LVC828DB	PQ[24]	TYP["DIC"]
	IN[1--11,13]("LVC_000_S0_in.mac")
	OUT[14--23]("LVC_040_S0_out.mac")
	TRI[14--23]("LVC_024_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["10-bit buffer/driver with 3-state outputs"];
TI!SN74LVC828DW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("LVC_000_S0_in.mac")
	OUT[14--23]("LVC_040_S0_out.mac")
	TRI[14--23]("LVC_024_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["10-bit buffer/driver with 3-state outputs"];
TI!SN74LVC828PW	PQ[24]	TYP["DIC"]
	IN[1--11,13]("LVC_000_S0_in.mac")
	OUT[14--23]("LVC_040_S0_out.mac")
	TRI[14--23]("LVC_024_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVC"]
	TXT["10-bit buffer/driver with 3-state outputs"];
TI!SN74LVT125DW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVT_000_S0_in.mac")
	OUT[3,6,8,11]("LVT_040_S0_out.mac")
	TRI[3,6,8,11]("LVT_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT quadruple bus buffers with 3-state outputs"];
TI!SN74LVT125DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVT_000_S0_in.mac")
	OUT[3,6,8,11]("LVT_040_S0_out.mac")
	TRI[3,6,8,11]("LVT_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT quadruple bus buffers with 3-state outputs"];
TI!SN74LVT125PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LVT_000_S0_in.mac")
	OUT[3,6,8,11]("LVT_040_S0_out.mac")
	TRI[3,6,8,11]("LVT_025_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT quadruple bus buffers with 3-state outputs"];
TI!SN74LVT240DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal buffers/drivers with 3-state outputs"];
TI!SN74LVT240DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal buffers/drivers with 3-state outputs"];
TI!SN74LVT240PW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal buffers/drivers with 3-state outputs"];
TI!SN74LVTZ240DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal buffers/drivers with 3-state outputs"];
TI!SN74LVTZ240DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal buffers/drivers with 3-state outputs"];
TI!SN74LVTZ240PW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal buffers/drivers with 3-state outputs"];
TI!SN74LVT244ADB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal buffers/drivers with 3-state outputs"];
TI!SN74LVT244ADW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal buffers/drivers with 3-state outputs"];
TI!SN74LVT244APW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal buffers/drivers with 3-state outputs"];
TI!SN74LVTZ244DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal buffers/drivers with 3-state outputs"];
TI!SN74LVTZ244DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal buffers/drivers with 3-state outputs"];
TI!SN74LVTZ244PW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal buffers/drivers with 3-state outputs"];
TI!SN74LVT245DB	PQ[20]	TYP["DIC"]
	IN[1,19]("LVT_000_S0_in.mac"),
		[2--9,11--18]("LVT_040_S0_in.mac")
	BI[2--9,11--18]("LVT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal bus transceivers with 3-state outputs"];
TI!SN74LVT245DW	PQ[20]	TYP["DIC"]
	IN[1,19]("LVT_000_S0_in.mac"),
		[2--9,11--18]("LVT_040_S0_in.mac")
	BI[2--9,11--18]("LVT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal bus transceivers with 3-state outputs"];
TI!SN74LVT245PW	PQ[20]	TYP["DIC"]
	IN[1,19]("LVT_000_S0_in.mac"),
		[2--9,11--18]("LVT_040_S0_in.mac")
	BI[2--9,11--18]("LVT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal bus transceivers with 3-state outputs"];
TI!SN74LVTZ245DB	PQ[20]	TYP["DIC"]
	IN[1,19]("LVT_000_S0_in.mac"),
		[2--9,11--18]("LVT_040_S0_in.mac")
	BI[2--9,11--18]("LVT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal bus transceivers with 3-state outputs"];
TI!SN74LVTZ245DW	PQ[20]	TYP["DIC"]
	IN[1,19]("LVT_000_S0_in.mac"),
		[2--9,11--18]("LVT_040_S0_in.mac")
	BI[2--9,11--18]("LVT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal bus transceivers with 3-state outputs"];
TI!SN74LVTZ245PW	PQ[20]	TYP["DIC"]
	IN[1,19]("LVT_000_S0_in.mac"),
		[2--9,11--18]("LVT_040_S0_in.mac")
	BI[2--9,11--18]("LVT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal bus transceivers with 3-state outputs"];
TI!SN74LVT273DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LVT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LVT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal D-type flip-flops with clear"];
TI!SN74LVT273DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LVT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LVT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal D-type flip-flops with clear"];
TI!SN74LVT273PW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LVT_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LVT_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal D-type flip-flops with clear"];
TI!SN74LVT543DB	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]("LVT_000_S0_in.mac"),
		[3--10,15--22]
	BI[3--10,15--22]("LVT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal registered transceiver with 3-state outputs"];
TI!SN74LVT543DW	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]("LVT_000_S0_in.mac"),
		[3--10,15--22]
	BI[3--10,15--22]("LVT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal registered transceiver with 3-state outputs"];
TI!SN74LVT543PW	PQ[24]	TYP["DIC"]
	IN[1,2,11,13,14,23]("LVT_000_S0_in.mac"),
		[3--10,15--22]
	BI[3--10,15--22]("LVT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal registered transceiver with 3-state outputs"];
TI!SN74LVT573DB	PQ[20]	TYP["DIC"]
	IN[1--9,11]("LVT_000_S0_in.mac")
	OUT[12--19]("LVT_040_S0_out.mac")
	TRI[12--19]("LVT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal transparent D-type latches with 3-state outputs"];
TI!SN74LVT573DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("LVT_000_S0_in.mac")
	OUT[12--19]("LVT_040_S0_out.mac")
	TRI[12--19]("LVT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal transparent D-type latches with 3-state outputs"];
TI!SN74LVT573PW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("LVT_000_S0_in.mac")
	OUT[12--19]("LVT_040_S0_out.mac")
	TRI[12--19]("LVT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal transparent D-type latches with 3-state outputs"];
TI!SN74LVT574DB	PQ[20]	TYP["DIC"]
	IN[1--9,11]("LVT_000_S0_in.mac")
	OUT[12--19]("LVT_040_S0_out.mac")
	TRI[12--19]("LVT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal edge-triggered D-type flip-flops with 3-state outputs"];
TI!SN74LVT574DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("LVT_000_S0_in.mac")
	OUT[12--19]("LVT_040_S0_out.mac")
	TRI[12--19]("LVT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal edge-triggered D-type flip-flops with 3-state outputs"];
TI!SN74LVT574PW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("LVT_000_S0_in.mac")
	OUT[12--19]("LVT_040_S0_out.mac")
	TRI[12--19]("LVT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal edge-triggered D-type flip-flops with 3-state outputs"];
TI!SN74LVT646DB	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LVT_000_S0_in.mac"),
		[4--11,13--20]("LVT_040_S0_in.mac")
	BI[4--11,13--20]("LVT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal bus transceiver and registers with 3-state outputs"];
TI!SN74LVT646DW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LVT_000_S0_in.mac"),
		[4--11,13--20]("LVT_040_S0_in.mac")
	BI[4--11,13--20]("LVT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal bus transceiver and registers with 3-state outputs"];
TI!SN74LVT646PW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LVT_000_S0_in.mac"),
		[4--11,13--20]("LVT_040_S0_in.mac")
	BI[4--11,13--20]("LVT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal bus transceiver and registers with 3-state outputs"];
TI!SN74LVT652DB	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LVT_000_S0_in.mac"),
		[4--11,13--20]("LVT_040_S0_in.mac")
	BI[4--11,13--20]("LVT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal bus transceiver and registers with 3-state outputs"];
TI!SN74LVT652DW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LVT_000_S0_in.mac"),
		[4--11,13--20]("LVT_040_S0_in.mac")
	BI[4--11,13--20]("LVT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal bus transceiver and registers with 3-state outputs"];
TI!SN74LVT652PW	PQ[24]	TYP["DIC"]
	IN[1--3,21--23]("LVT_000_S0_in.mac"),
		[4--11,13--20]("LVT_040_S0_in.mac")
	BI[4--11,13--20]("LVT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal bus transceiver and registers with 3-state outputs"];
TI!SN74LVT2952DB	PQ[24]	TYP["DIC"]
	IN[1--8,16--23]("LVT_040_S0_in.mac"),
		[9--11,13--15]("LVT_000_S0_in.mac")
	BI[1--8,16--23]("LVT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal bus transceiver and registers with 3-state outputs"];
TI!SN74LVT2952DW	PQ[24]	TYP["DIC"]
	IN[1--8,16--23]("LVT_040_S0_in.mac"),
		[9--11,13--15]("LVT_000_S0_in.mac")
	BI[1--8,16--23]("LVT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal bus transceiver and registers with 3-state outputs"];
TI!SN74LVT2952PW	PQ[24]	TYP["DIC"]
	IN[1--8,16--23]("LVT_040_S0_in.mac"),
		[9--11,13--15]("LVT_000_S0_in.mac")
	BI[1--8,16--23]("LVT_040_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal bus transceiver and registers with 3-state outputs"];
TI!SN74LVT16244ADGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("LVT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVT_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVT_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT 16-bit buffers/drivers with 3-state outputs"];
TI!SN74LVT16244ADL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("LVT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVT_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVT_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT 16-bit buffers/drivers with 3-state outputs"];
TI!SN74LVT162244DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("LVT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVT_044_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVT_026_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT 16-bit buffers/drivers with 3-state outputs"];
TI!SN74LVT162244DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("LVT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVT_044_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVT_026_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT 16-bit buffers/drivers with 3-state outputs"];
TI!SN74LVT16245DGG	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("LVT_000_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("LVT_040_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("LVT_040_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT 16-bit bus transceiver with 3-state outputs"];
TI!SN74LVT16245DL	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("LVT_000_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("LVT_040_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23,26,27,29,30,32,33,35--38,40,41,43,44,46,
		47]("LVT_040_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT 16-bit bus transceiver with 3-state outputs"];
TI!SN74LVT162245DGG	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("LVT_000_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVT_040_S0_in.mac"),
		[26,27,29,30,32,33,35--38,40,41,43,44,46,47]("LVT_041_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVT_040_S0_out.mac"),
		[26,27,29,30,32,33,35--38,40,41,43,44,46,47]("LVT_044_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT 16-bit bus transceiver with 3-state outputs"];
TI!SN74LVT162245DL	PQ[48]	TYP["DIC"]
	IN[1,24,25,48]("LVT_000_S0_in.mac"),
		[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVT_040_S0_in.mac"),
		[26,27,29,30,32,33,35--38,40,41,43,44,46,47]("LVT_041_S0_in.mac")
	BI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVT_040_S0_out.mac"),
		[26,27,29,30,32,33,35--38,40,41,43,44,46,47]("LVT_044_S0_out.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT 16-bit bus transceiver with 3-state outputs"];
TI!SN74LVT16373DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("LVT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVT_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVT_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT 16-bit transparent D-type latches with 3-state outputs"];
TI!SN74LVT16373DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("LVT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVT_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVT_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT 16-bit transparent D-type latches with 3-state outputs"];
TI!SN74LVT162373DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("LVT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVT_044_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVT_026_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT 16-bit transparent D-type latches with 3-state outputs"];
TI!SN74LVT162373DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("LVT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVT_044_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVT_026_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT 16-bit transparent D-type latches with 3-state outputs"];
TI!SN74LVT16374DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("LVT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVT_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVT_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT 16-bit edge-triggered D-type flip-flop with 3-state outputs"];
TI!SN74LVT16374DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("LVT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVT_040_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVT_025_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT 16-bit edge-triggered D-type flip-flop with 3-state outputs"];
TI!SN74LVT162374DGG	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("LVT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVT_044_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVT_026_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT 16-bit edge-triggered D-type flip-flop with 3-state outputs"];
TI!SN74LVT162374DL	PQ[48]	TYP["DIC"]
	IN[1,24--27,29,30,32,33,35--38,40,41,43,44,46--48]("LVT_000_S0_in.mac")
	OUT[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVT_044_S0_out.mac")
	TRI[2,3,5,6,8,9,11--14,16,17,19,20,22,23]("LVT_026_S0_tri.mac")
	VCC[7,18,31,42]
	GND[4,10,15,21,28,34,39,45]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT 16-bit edge-triggered D-type flip-flop with 3-state outputs"];
TI!SN74LVT16500DGG	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]("LVT_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("LVT_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("LVT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,29,32,39,46,53,56]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT 18-bit universal bus transceivers with 3-state outputs"];
TI!SN74LVT16500DL	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]("LVT_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("LVT_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("LVT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,29,32,39,46,53,56]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT 18-bit universal bus transceivers with 3-state outputs"];
TI!SN74LVT16501DGG	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]("LVT_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("LVT_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("LVT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,29,32,39,46,53,56]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT 18-bit universal bus transceivers with 3-state outputs"];
TI!SN74LVT16501DL	PQ[56]	TYP["DIC"]
	IN[1,2,27,28,30,55]("LVT_000_S0_in.mac"),
		[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("LVT_040_S0_in.mac")
	BI[3,5,6,8--10,12--17,19--21,23,24,26,31,33,34,36--38,40--45,47--49,51,52,54]("LVT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,29,32,39,46,53,56]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT 18-bit universal bus transceivers with 3-state outputs"];
TI!SN74LVT16543DGG	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("LVT_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("LVT_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("LVT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT 16-bit registered transceivers with 3-state outputs"];
TI!SN74LVT16543DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("LVT_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("LVT_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("LVT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT 16-bit registered transceivers with 3-state outputs"];
TI!SN74LVT16646DGG	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("LVT_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("LVT_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("LVT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT 16-bit bus transceivers with 3-state outputs"];
TI!SN74LVT16646DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("LVT_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("LVT_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("LVT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT 16-bit bus transceivers with 3-state outputs"];
TI!SN74LVT16652DGG	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("LVT_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("LVT_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("LVT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT 16-bit bus transceivers and registers with 3-state outputs"];
TI!SN74LVT16652DL	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("LVT_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("LVT_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("LVT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT 16-bit bus transceivers and registers with 3-state outputs"];
TI!SN74LVT16952DGG	PQ[56]	TYP["DIC"]
	IN[1--3,26--31,54--56]("LVT_000_S0_in.mac"),
		[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("LVT_040_S0_in.mac")
	BI[5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52]("LVT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT 16-bit registered transceivers with 3-state outputs"];
TI!SN74LVT18245DGG	PQ[56]	TYP["DIC"]
	IN[1,26,28--31,56]("LVT_000_S0_in.mac"),
		[2,3,5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52,54,55]("LVT_040_S0_in.mac")
	OUT[27]
	BI[2,3,5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52,54,55]("LVT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT scan test devices with 18-bit transceivers"];
TI!SN74LVT18245DL	PQ[56]	TYP["DIC"]
	IN[1,26,28--31,56]("LVT_000_S0_in.mac"),
		[2,3,5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52,54,55]("LVT_040_S0_in.mac")
	OUT[27]
	BI[2,3,5,6,8--10,12--17,19--21,23,24,33,34,36--38,40--45,47--49,51,52,54,55]("LVT_040_S0_out.mac")
	VCC[7,22,35,50]
	GND[4,11,18,25,32,39,46,53]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT scan test devices with 18-bit transceivers"];
TI!SN74LVT18502PM	PQ[64]	TYP["DIC"]
	IN[1--3,5--8,10--12,14--19,31--35,37--40,42--44,46--51,63,64]("LVT_040_S0_in.mac"),
		[21--24,26--28,30,53--56,59,60,62]("LVT_000_S0_in.mac")
	OUT[58]
	BI[1--3,5--8,10--12,14--19,31--35,37--40,42--44,46--51,63,64]("LVT_040_S0_out.mac")
	VCC[9,25,41,57]
	GND[4,13,20,29,36,45,52,61]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT scan test devices with 18-bit universal bus transceivers"];
TI!SN74LVT18504PM	PQ[64]	TYP["DIC"]
	IN[1--3,5--8,10--12,14--19,21,30--35,37--40,42--44,46--51,53,62--64]("LVT_040_S0_in.mac"),
		[22--24,26--28,54--56,59,60]("LVT_000_S0_in.mac")
	OUT[58]
	BI[1--3,5--8,10--12,14--19,21,30--35,37--40,42--44,46--51,53,62--64]("LVT_040_S0_out.mac")
	VCC[9,25,41,57]
	GND[4,13,20,29,36,45,52,61]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT scan test devices with 20-bit universal bus transceivers"];
TI!SN74LVT241DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal buffers/drivers with 3-state outputs"];
TI!SN74LVT241DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal buffers/drivers with 3-state outputs"];
TI!SN74LVT241PW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LVT_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LVT_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LVT_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LVT"]
	TXT["3.3-V ABT octal buffers/drivers with 3-state outputs"];
TI!74LV00N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LV_100_S0_in.mac")
	OUT[3,6,8,11]("LV_100_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["Quad 2-input NAND gate"];
TI!74LV00D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LV_100_S0_in.mac")
	OUT[3,6,8,11]("LV_100_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["Quad 2-input NAND gate"];
TI!74LV02D	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("LV_100_S0_in.mac")
	OUT[1,4,10,13]("LV_100_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["Quad 2-input NOR gate"];
TI!74LV02N	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("LV_100_S0_in.mac")
	OUT[1,4,10,13]("LV_100_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["Quad 2-input NOR gate"];
TI!74LV04D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LV_100_S0_in.mac")
	OUT[2,4,6,8,10,12]("LV_100_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["Hex inverter"];
TI!74LV04N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LV_100_S0_in.mac")
	OUT[2,4,6,8,10,12]("LV_100_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["Hex inverter"];
TI!74LVU04N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LV_100_S0_in.mac")
	OUT[2,4,6,8,10,12]("LV_100_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["Hex inverter"];
TI!74LVU04D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LV_100_S0_in.mac")
	OUT[2,4,6,8,10,12]("LV_100_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["Hex inverter"];
TI!74LV08D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LV_100_S0_in.mac")
	OUT[3,6,8,11]("LV_100_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["Quad 2-input AND gate"];
TI!74LV08N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LV_100_S0_in.mac")
	OUT[3,6,8,11]("LV_100_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["Quad 2-input AND gate"];
TI!74LV14D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LV_100_S0_in.mac")
	OUT[2,4,6,8,10,12]("LV_100_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["Hex inverting Schmitt-trigger"];
TI!74LV14N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LV_100_S0_in.mac")
	OUT[2,4,6,8,10,12]("LV_100_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["Hex inverting Schmitt-trigger"];
TI!74LV32D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LV_100_S0_in.mac")
	OUT[3,6,8,11]("LV_100_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["Quad 2-input OR gate"];
TI!74LV32N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LV_100_S0_in.mac")
	OUT[3,6,8,11]("LV_100_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["Quad 2-input OR gate"];
TI!74LV74D	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("LV_100_S0_in.mac")
	OUT[5,6,8,9]("LV_100_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["Dual D-type flip-flop with set and reset; positive-edge trigger"];
TI!74LV74N	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("LV_100_S0_in.mac")
	OUT[5,6,8,9]("LV_100_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["Dual D-type flip-flop with set and reset; positive-edge trigger"];
TI!74LV86D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LV_100_S0_in.mac")
	OUT[3,6,8,11]("LV_100_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["Quad 2-input EXCLUSIVE-OR gate"];
TI!74LV86N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LV_100_S0_in.mac")
	OUT[3,6,8,11]("LV_100_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["Quad 2-input EXCLUSIVE-OR gate"];
TI!74LV125D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LV_100_S0_in.mac")
	OUT[3,6,8,11]("LV_140_S0_out.mac")
	TRI[3,6,8,11]("LV_124_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["Quad buffer/line drive; 3-state"];
TI!74LV125N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LV_100_S0_in.mac")
	OUT[3,6,8,11]("LV_140_S0_out.mac")
	TRI[3,6,8,11]("LV_124_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["Quad buffer/line drive; 3-state"];
TI!74LV164N	PQ[14]	TYP["DIC"]
	IN[1,2,8,9]("LV_100_S0_in.mac")
	OUT[3--6,10--13]("LV_100_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["8-bit serial-in/parallel-out shift register"];
TI!74LV164D	PQ[14]	TYP["DIC"]
	IN[1,2,8,9]("LV_100_S0_in.mac")
	OUT[3--6,10--13]("LV_100_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["8-bit serial-in/parallel-out shift register"];
TI!74LV240N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LV_100_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LV_140_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LV_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["Octal buffer/line driver; 3-state; inverting"];
TI!74LV240D	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LV_100_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LV_140_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LV_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["Octal buffer/line driver; 3-state; inverting"];
TI!74LV240DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LV_100_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LV_140_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LV_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["Octal buffer/line driver; 3-state; inverting"];
TI!74LV174N	PQ[16]	TYP["DIC"]
	IN[1,3,4,6,9,11,13,14]("LV_100_S0_in.mac")
	OUT[2,5,7,10,12,15]("LV_100_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LV"]
	TXT["Hex D-type flip-flop with reset; positive-edge trigger"];
TI!74LV174D	PQ[16]	TYP["DIC"]
	IN[1,3,4,6,9,11,13,14]("LV_100_S0_in.mac")
	OUT[2,5,7,10,12,15]("LV_100_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LV"]
	TXT["Hex D-type flip-flop with reset; positive-edge trigger"];
TI!74LV157N	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LV_100_S0_in.mac")
	OUT[4,7,9,12]("LV_100_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LV"]
	TXT["Quad 2-input multiplexer"];
TI!74LV157D	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("LV_100_S0_in.mac")
	OUT[4,7,9,12]("LV_100_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LV"]
	TXT["Quad 2-input multiplexer"];
TI!74LV139N	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("LV_100_S0_in.mac")
	OUT[4--7,9--12]("LV_100_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LV"]
	TXT["2-to-4 line decoder/demultiplexer"];
TI!74LV139D	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("LV_100_S0_in.mac")
	OUT[4--7,9--12]("LV_100_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LV"]
	TXT["2-to-4 line decoder/demultiplexer"];
TI!74LV138N	PQ[16]	TYP["DIC"]
	IN[1--6]("LV_100_S0_in.mac")
	OUT[7,9--15]("LV_100_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LV"]
	TXT["3-to-8 line decoder/demultiplexer; inverter"];
TI!74LV138D	PQ[16]	TYP["DIC"]
	IN[1--6]("LV_100_S0_in.mac")
	OUT[7,9--15]("LV_100_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LV"]
	TXT["3-to-8 line decoder/demultiplexer; inverter"];
TI!74LV244D	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LV_100_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LV_140_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LV_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["Octal buffer/line driver; 3-state"];
TI!74LV244DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LV_100_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LV_140_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LV_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["Octal buffer/line driver; 3-state"];
TI!74LV244N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LV_100_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LV_140_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LV_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["Octal buffer/line driver; 3-state"];
TI!74LV245N	PQ[20]	TYP["DIC"]
	IN[1,19]("LV_100_S0_in.mac"),
		[2--9,11--18]("LV_140_S0_in.mac")
	BI[2--9,11--18]("LV_140_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["Octal bus transceiver; 3-state"];
TI!74LV245D	PQ[20]	TYP["DIC"]
	IN[1,19]("LV_100_S0_in.mac"),
		[2--9,11--18]("LV_140_S0_in.mac")
	BI[2--9,11--18]("LV_140_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["Octal bus transceiver; 3-state"];
TI!74LV245DB	PQ[20]	TYP["DIC"]
	IN[1,19]("LV_100_S0_in.mac"),
		[2--9,11--18]("LV_140_S0_in.mac")
	BI[2--9,11--18]("LV_140_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["Octal bus transceiver; 3-state"];
TI!74LV273N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LV_100_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LV_140_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["Octal D-type flip-flop with reset; positive-edge trigger"];
TI!74LV273D	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LV_100_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LV_140_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["Octal D-type flip-flop with reset; positive-edge trigger"];
TI!74LV273DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LV_100_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LV_140_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["Octal D-type flip-flop with reset; positive-edge trigger"];
TI!74LV259D	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("LV_100_S0_in.mac")
	OUT[4--7,9--12]("LV_140_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LV"]
	TXT["8-Bit addressable latch"];
TI!74LV259N	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("LV_100_S0_in.mac")
	OUT[4--7,9--12]("LV_140_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LV"]
	TXT["8-Bit addressable latch"];
TI!74LV365N	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,12,14,15]("LV_100_S0_in.mac")
	OUT[3,5,7,9,11,13]("LV_140_S0_out.mac")
	TRI[3,5,7,9,11,13]("LV_124_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LV"]
	TXT["Hex buffer/line driver; 3-state"];
TI!74LV365D	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,12,14,15]("LV_100_S0_in.mac")
	OUT[3,5,7,9,11,13]("LV_140_S0_out.mac")
	TRI[3,5,7,9,11,13]("LV_124_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LV"]
	TXT["Hex buffer/line driver; 3-state"];
TI!74LV368D	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,12,14,15]("LV_100_S0_in.mac")
	OUT[3,5,7,9,11,13]("LV_140_S0_out.mac")
	TRI[3,5,7,9,11,13]("LV_124_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LV"]
	TXT["Hex buffer/line driver; 3-state; inverting"];
TI!74LV368N	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,12,14,15]("LV_100_S0_in.mac")
	OUT[3,5,7,9,11,13]("LV_140_S0_out.mac")
	TRI[3,5,7,9,11,13]("LV_124_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LV"]
	TXT["Hex buffer/line driver; 3-state; inverting"];
TI!74LV373N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LV_100_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LV_140_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LV_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["Octal D-type transparent latch; 3-state"];
TI!74LV373D	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LV_100_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LV_140_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LV_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["Octal D-type transparent latch; 3-state"];
TI!74LV373DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LV_100_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LV_140_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LV_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["Octal D-type transparent latch; 3-state"];
TI!74LV374DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LV_100_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LV_140_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LV_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["Octal D-type flip-flop; positive edge-trigger; 3-state"];
TI!74LV374D	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LV_100_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LV_140_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LV_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["Octal D-type flip-flop; positive edge-trigger; 3-state"];
TI!74LV377N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LV_100_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LV_100_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["Octal D-type flip-flop with dataenable; positive-edge trigger"];
TI!74LV374N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LV_100_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LV_140_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LV_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["Octal D-type flip-flop; positive edge-trigger; 3-state"];
TI!74LV377D	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LV_100_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LV_100_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["Octal D-type flip-flop with dataenable; positive-edge trigger"];
TI!74LV377DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LV_100_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LV_100_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["Octal D-type flip-flop with dataenable; positive-edge trigger"];
TI!74LV541D	PQ[20]	TYP["DIC"]
	IN[1--9,19]("LV_100_S0_in.mac")
	OUT[11--18]("LV_140_S0_out.mac")
	TRI[11--18]("LV_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["Octal buffer/line driver; 3-state"];
TI!74LV541DB	PQ[20]	TYP["DIC"]
	IN[1--9,19]("LV_100_S0_in.mac")
	OUT[11--18]("LV_140_S0_out.mac")
	TRI[11--18]("LV_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["Octal buffer/line driver; 3-state"];
TI!74LV541N	PQ[20]	TYP["DIC"]
	IN[1--9,19]("LV_100_S0_in.mac")
	OUT[11--18]("LV_140_S0_out.mac")
	TRI[11--18]("LV_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["Octal buffer/line driver; 3-state"];
TI!74LV573N	PQ[20]	TYP["DIC"]
	IN[1--9,11]("LV_100_S0_in.mac")
	OUT[12--19]("LV_140_S0_out.mac")
	TRI[12--19]("LV_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["Octal D-type transparent latch; 3-state"];
TI!74LV573D	PQ[20]	TYP["DIC"]
	IN[1--9,11]("LV_100_S0_in.mac")
	OUT[12--19]("LV_140_S0_out.mac")
	TRI[12--19]("LV_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["Octal D-type transparent latch; 3-state"];
TI!74LV573DB	PQ[20]	TYP["DIC"]
	IN[1--9,11]("LV_100_S0_in.mac")
	OUT[12--19]("LV_140_S0_out.mac")
	TRI[12--19]("LV_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["Octal D-type transparent latch; 3-state"];
TI!74LV574D	PQ[20]	TYP["DIC"]
	IN[1--9,11]("LV_100_S0_in.mac")
	OUT[12--19]("LV_140_S0_out.mac")
	TRI[12--19]("LV_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["Octal D-type flip-flop; positive edge-trigger; 3-state"];
TI!74LV574DB	PQ[20]	TYP["DIC"]
	IN[1--9,11]("LV_100_S0_in.mac")
	OUT[12--19]("LV_140_S0_out.mac")
	TRI[12--19]("LV_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["Octal D-type flip-flop; positive edge-trigger; 3-state"];
TI!74LV574N	PQ[20]	TYP["DIC"]
	IN[1--9,11]("LV_100_S0_in.mac")
	OUT[12--19]("LV_140_S0_out.mac")
	TRI[12--19]("LV_124_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["Octal D-type flip-flop; positive edge-trigger; 3-state"];
TI!74LV123D	PQ[16]	TYP["DIC"]
	IN[1--3,9--11]("LV_100_S0_in.mac"),
		[6,7,14,15]("LV_140_S0_in.mac")
	OUT[4,5,12,13]("LV_100_S0_out.mac")
	BI[6,7,14,15]("LV_140_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LV"]
	TXT["retriggerable monostable multivibrators"];
TI!74LV123N	PQ[16]	TYP["DIC"]
	IN[1--3,9--11]("LV_100_S0_in.mac"),
		[6,7,14,15]("LV_140_S0_in.mac")
	OUT[4,5,12,13]("LV_100_S0_out.mac")
	BI[6,7,14,15]("LV_140_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LV"]
	TXT["retriggerable monostable multivibrators"];
TI!74LV132D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LV_100_S0_in.mac")
	OUT[3,6,8,11]("LV_100_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["Quad 2-input NAND schmitt triggers"];
TI!74LV132N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LV_100_S0_in.mac")
	OUT[3,6,8,11]("LV_100_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["Quad 2-input NAND schmitt triggers"];
TI!74LV161D	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LV_100_S0_in.mac")
	OUT[11--15]("LV_100_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LV"]
	TXT["synchronous 4-bit counter"];
TI!74LV161N	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LV_100_S0_in.mac")
	OUT[11--15]("LV_100_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LV"]
	TXT["synchronous 4-bit counter"];
TI!74LV163N	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LV_100_S0_in.mac")
	OUT[11--15]("LV_100_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LV"]
	TXT["synchronous 4-bit counter"];
TI!74LV163D	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("LV_100_S0_in.mac")
	OUT[11--15]("LV_100_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LV"]
	TXT["synchronous 4-bit counter"];
TI!74LV595N	PQ[16]	TYP["DIC"]
	IN[10--14]("LV_100_S0_in.mac")
	OUT[1--7,15]("LV_140_S0_out.mac"),
		[9]("LV_100_S0_out.mac")
	TRI[1--7,15]("LV_124_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LV"]
	TXT["8-bit shift registers with output latches"];
TI!74LV595D	PQ[16]	TYP["DIC"]
	IN[10--14]("LV_100_S0_in.mac")
	OUT[1--7,15]("LV_140_S0_out.mac"),
		[9]("LV_100_S0_out.mac")
	TRI[1--7,15]("LV_124_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LV"]
	TXT["8-bit shift registers with output latches"];
TI!SN74LV02D	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("LV_000_S0_in.mac")
	OUT[1,4,10,13]("LV_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-NOR GATE"];
TI!SN74LV00DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LV_000_S0_in.mac")
	OUT[3,6,8,11]("LV_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-NAND GATE"];
TI!SN74LV00PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LV_000_S0_in.mac")
	OUT[3,6,8,11]("LV_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-NAND GATE"];
TI!SN74LV02DB	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("LV_000_S0_in.mac")
	OUT[1,4,10,13]("LV_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-NOR GATE"];
TI!SN74LV02PW	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("LV_000_S0_in.mac")
	OUT[1,4,10,13]("LV_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-NOR GATE"];
TI!SN74LV00D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LV_000_S0_in.mac")
	OUT[3,6,8,11]("LV_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-NAND GATE"];
TI!SN74LV04D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LV_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("LV_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["HEX INVERTER"];
TI!SN74LV04DB	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LV_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("LV_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["HEX INVERTER"];
TI!SN74LV04PW	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LV_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("LV_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["HEX INVERTER"];
TI!SN74LVU04D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LV_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("LV_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["HEX INVERTER"];
TI!SN74LVU04DB	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LV_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("LV_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["HEX INVERTER"];
TI!SN74LVU04PW	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LV_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("LV_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["HEX INVERTER"];
TI!SN74LV08D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LV_000_S0_in.mac")
	OUT[3,6,8,11]("LV_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-AND GATE"];
TI!SN74LV08DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LV_000_S0_in.mac")
	OUT[3,6,8,11]("LV_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-AND GATE"];
TI!SN74LV08PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LV_000_S0_in.mac")
	OUT[3,6,8,11]("LV_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-AND GATE"];
TI!SN74LV14D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LV_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("LV_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["HEX SCHMITT-TRIGGER INVERTER"];
TI!SN74LV14DB	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LV_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("LV_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["HEX SCHMITT-TRIGGER INVERTER"];
TI!SN74LV14PW	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("LV_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("LV_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["HEX SCHMITT-TRIGGER INVERTER"];
TI!SN74LV32D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LV_000_S0_in.mac")
	OUT[3,6,8,11]("LV_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-OR GATE"];
TI!SN74LV32DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LV_000_S0_in.mac")
	OUT[3,6,8,11]("LV_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-OR GATE"];
TI!SN74LV32PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LV_000_S0_in.mac")
	OUT[3,6,8,11]("LV_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["QUADRUPLE 2-INPUT POSITIVE-OR GATE"];
TI!SN74LV74D	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("LV_000_S0_in.mac")
	OUT[5,6,8,9]("LV_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET"];
TI!SN74LV74DB	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("LV_000_S0_in.mac")
	OUT[5,6,8,9]("LV_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET"];
TI!SN74LV74PW	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("LV_000_S0_in.mac")
	OUT[5,6,8,9]("LV_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET"];
TI!SN74LV138D	PQ[16]	TYP["DIC"]
	IN[1--6]("LV_000_S0_in.mac")
	OUT[7,9--15]("LVT_044_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LV"]
	TXT["3-LINE TO 8-LINE DECODER/DEMULTIPLEXER"];
TI!SN74LV138DB	PQ[16]	TYP["DIC"]
	IN[1--6]("LV_000_S0_in.mac")
	OUT[7,9--15]("LVT_044_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LV"]
	TXT["3-LINE TO 8-LINE DECODER/DEMULTIPLEXER"];
TI!SN74LV138PW	PQ[16]	TYP["DIC"]
	IN[1--6]("LV_000_S0_in.mac")
	OUT[7,9--15]("LVT_044_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LV"]
	TXT["3-LINE TO 8-LINE DECODER/DEMULTIPLEXER"];
TI!SN74LV164D	PQ[14]	TYP["DIC"]
	IN[1,2,8,9]("LV_000_S0_in.mac")
	OUT[3--6,10--13]("LV_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["8-BIT PARALLEL-OUT SERIAL SHIFT REGISTER"];
TI!SN74LV164DB	PQ[14]	TYP["DIC"]
	IN[1,2,8,9]("LV_000_S0_in.mac")
	OUT[3--6,10--13]("LV_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["8-BIT PARALLEL-OUT SERIAL SHIFT REGISTER"];
TI!SN74LV164PW	PQ[14]	TYP["DIC"]
	IN[1,2,8,9]("LV_000_S0_in.mac")
	OUT[3--6,10--13]("LV_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["8-BIT PARALLEL-OUT SERIAL SHIFT REGISTER"];
TI!SN74LV174D	PQ[16]	TYP["DIC"]
	IN[1,3,4,6,9,11,13,14]("LV_000_S0_in.mac")
	OUT[2,5,7,10,12,15]("LV_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LV"]
	TXT["HEX D-TYPE FLIP-FLOP WITH CLEAR"];
TI!SN74LV174DB	PQ[16]	TYP["DIC"]
	IN[1,3,4,6,9,11,13,14]("LV_000_S0_in.mac")
	OUT[2,5,7,10,12,15]("LV_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LV"]
	TXT["HEX D-TYPE FLIP-FLOP WITH CLEAR"];
TI!SN74LV174PW	PQ[16]	TYP["DIC"]
	IN[1,3,4,6,9,11,13,14]("LV_000_S0_in.mac")
	OUT[2,5,7,10,12,15]("LV_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["LV"]
	TXT["HEX D-TYPE FLIP-FLOP WITH CLEAR"];
TI!SN74LV245DB	PQ[20]	TYP["DIC"]
	IN[1,19]("LV_000_S0_in.mac"),
		[2--9,11--18]("LV_040_S0_in.mac")
	BI[2--9,11--18]("LV_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS"];
TI!SN74LV240DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LV_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LV_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LV_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS"];
TI!SN74LV240DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LV_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LV_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LV_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS"];
TI!SN74LV240PW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LV_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LV_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LV_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS"];
TI!SN74LV244DB	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LV_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LV_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LV_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS"];
TI!SN74LV244DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LV_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LV_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LV_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS"];
TI!SN74LV244PW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("LV_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("LV_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("LV_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS"];
TI!SN74LV374DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LV_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LV_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LV_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["OCTAL EDGE TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS"];
TI!SN74LV374DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LV_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LV_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LV_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["OCTAL EDGE TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS"];
TI!SN74LV374PW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LV_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LV_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LV_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["OCTAL EDGE TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS"];
TI!SN74LV573DB	PQ[20]	TYP["DIC"]
	IN[1--9,11]("LV_000_S0_in.mac")
	OUT[12--19]("LV_040_S0_out.mac")
	TRI[12--19]("LV_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS"];
TI!SN74LV573DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("LV_000_S0_in.mac")
	OUT[12--19]("LV_040_S0_out.mac")
	TRI[12--19]("LV_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS"];
TI!SN74LV573PW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("LV_000_S0_in.mac")
	OUT[12--19]("LV_040_S0_out.mac")
	TRI[12--19]("LV_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS"];
TI!SN74LV574DB	PQ[20]	TYP["DIC"]
	IN[1--9,11]("LV_000_S0_in.mac")
	OUT[12--19]("LV_040_S0_out.mac")
	TRI[12--19]("LV_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["OCTAL EDGE TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS"];
TI!SN74LV574DW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("LV_000_S0_in.mac")
	OUT[12--19]("LV_040_S0_out.mac")
	TRI[12--19]("LV_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["OCTAL EDGE TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS"];
TI!SN74LV574PW	PQ[20]	TYP["DIC"]
	IN[1--9,11]("LV_000_S0_in.mac")
	OUT[12--19]("LV_040_S0_out.mac")
	TRI[12--19]("LV_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["OCTAL EDGE TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS"];
TI!SN74LV245DW	PQ[20]	TYP["DIC"]
	IN[1,19]("LV_000_S0_in.mac"),
		[2--9,11--18]("LV_040_S0_in.mac")
	BI[2--9,11--18]("LV_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS"];
TI!SN74LV245PW	PQ[20]	TYP["DIC"]
	IN[1,19]("LV_000_S0_in.mac"),
		[2--9,11--18]("LV_040_S0_in.mac")
	BI[2--9,11--18]("LV_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS"];
TI!SN74LV273PW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LV_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LV_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["OCTAL D-TYPE FLIP-FLOP WITH CLEAR"];
TI!SN74LV273DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LV_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LV_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["OCTAL D-TYPE FLIP-FLOP WITH CLEAR"];
TI!SN74LV273DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LV_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LV_040_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["OCTAL D-TYPE FLIP-FLOP WITH CLEAR"];
TI!SN74LV373DB	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LV_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LV_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LV_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS"];
TI!SN74LV373DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LV_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LV_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LV_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS"];
TI!SN74LV373PW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("LV_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("LV_040_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("LV_024_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["LV"]
	TXT["OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS"];
TI!SN74LV125D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LV_000_S0_in.mac")
	OUT[3,6,8,11]("LV_040_S0_out.mac")
	TRI[3,6,8,11]("LV_024_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["QUADRUPLE BUFFER/LINE DRIVER WITH 3-STATE"];
TI!SN74LV125DB	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LV_000_S0_in.mac")
	OUT[3,6,8,11]("LV_040_S0_out.mac")
	TRI[3,6,8,11]("LV_024_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["QUADRUPLE BUFFER/LINE DRIVER WITH 3-STATE"];
TI!SN74LV125PW	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("LV_000_S0_in.mac")
	OUT[3,6,8,11]("LV_040_S0_out.mac")
	TRI[3,6,8,11]("LV_024_S0_tri.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["LV"]
	TXT["QUADRUPLE BUFFER/LINE DRIVER WITH 3-STATE"];
TI!TIBPAL16L8-15CFN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8_15_000_S0_in.mac"),
		[13--18]("PAL16L8_15_040_S0_in.mac")
	OUT[12,19]("PAL16L8_15_000_S0_out.mac")
	BI[13--18]("PAL16L8_15_000_S0_out.mac")
	TRI[12,19]("PAL16L8_15_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,15ns"];
TI!TIBPAL16L8-15CJ	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8_15_000_S0_in.mac"),
		[13--18]("PAL16L8_15_040_S0_in.mac")
	OUT[12,19]("PAL16L8_15_000_S0_out.mac")
	BI[13--18]("PAL16L8_15_000_S0_out.mac")
	TRI[12,19]("PAL16L8_15_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,15ns"];
TI!TIBPAL16L8-15CN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8_15_000_S0_in.mac"),
		[13--18]("PAL16L8_15_040_S0_in.mac")
	OUT[12,19]("PAL16L8_15_000_S0_out.mac")
	BI[13--18]("PAL16L8_15_000_S0_out.mac")
	TRI[12,19]("PAL16L8_15_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,15ns"];
TI!TIBPAL16R4-15CN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8_15_000_S0_in.mac"),
		[12,13,18,19]("PAL16L8_15_040_S0_in.mac")
	OUT[14--17]("PAL16L8_15_000_S0_out.mac")
	BI[12,13,18,19]("PAL16L8_15_000_S0_out.mac")
	TRI[14--17]("PAL16L8_15_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,15ns"];
TI!TIBPAL16R4-15CFN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8_15_000_S0_in.mac"),
		[12,13,18,19]("PAL16L8_15_040_S0_in.mac")
	OUT[14--17]("PAL16L8_15_000_S0_out.mac")
	BI[12,13,18,19]("PAL16L8_15_000_S0_out.mac")
	TRI[14--17]("PAL16L8_15_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,15ns"];
TI!TIBPAL16R4-15CJ	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8_15_000_S0_in.mac"),
		[12,13,18,19]("PAL16L8_15_040_S0_in.mac")
	OUT[14--17]("PAL16L8_15_000_S0_out.mac")
	BI[12,13,18,19]("PAL16L8_15_000_S0_out.mac")
	TRI[14--17]("PAL16L8_15_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,15ns"];
TI!TIBPAL16R6-15CN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8_15_000_S0_in.mac"),
		[12,19]("PAL16L8_15_040_S0_in.mac")
	OUT[13--18]("PAL16L8_15_000_S0_out.mac")
	BI[12,19]("PAL16L8_15_000_S0_out.mac")
	TRI[13--18]("PAL16L8_15_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,15ns"];
TI!TIBPAL16R6-15CFN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8_15_000_S0_in.mac"),
		[12,19]("PAL16L8_15_040_S0_in.mac")
	OUT[13--18]("PAL16L8_15_000_S0_out.mac")
	BI[12,19]("PAL16L8_15_000_S0_out.mac")
	TRI[13--18]("PAL16L8_15_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,15ns"];
TI!TIBPAL16R6-15CJ	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8_15_000_S0_in.mac"),
		[12,19]("PAL16L8_15_040_S0_in.mac")
	OUT[13--18]("PAL16L8_15_000_S0_out.mac")
	BI[12,19]("PAL16L8_15_000_S0_out.mac")
	TRI[13--18]("PAL16L8_15_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,15ns"];
TI!TIBPAL16R8-15CN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8_15_000_S0_in.mac")
	OUT[12--19]("PAL16L8_15_000_S0_out.mac")
	TRI[12--19]("PAL16L8_15_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,15ns"];
TI!TIBPAL16R8-15CFN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8_15_000_S0_in.mac")
	OUT[12--19]("PAL16L8_15_000_S0_out.mac")
	TRI[12--19]("PAL16L8_15_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,15ns"];
TI!TIBPAL16R8-15CJ	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8_15_000_S0_in.mac")
	OUT[12--19]("PAL16L8_15_000_S0_out.mac")
	TRI[12--19]("PAL16L8_15_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,15ns"];
TI!TIBPAL20L8-15CFN	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8_15_000_S0_in.mac"),
		[16--21]("PAL16L8_15_040_S0_in.mac")
	OUT[15,22]("PAL16L8_15_000_S0_out.mac")
	BI[16--21]("PAL16L8_15_000_S0_out.mac")
	TRI[15,22]("PAL16L8_15_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,15ns"];
TI!TIBPAL20R4-15CFN	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8_15_000_S0_in.mac"),
		[15,16,21,22]("PAL16L8_15_040_S0_in.mac")
	OUT[17--20]("PAL16L8_15_000_S0_out.mac")
	BI[15,16,21,22]("PAL16L8_15_000_S0_out.mac")
	TRI[17--20]("PAL16L8_15_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,15ns"];
TI!TIBPAL20R6-15CFN	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8_15_000_S0_in.mac"),
		[15,22]("PAL16L8_15_040_S0_in.mac")
	OUT[16--21]("PAL16L8_15_000_S0_out.mac")
	BI[15,22]("PAL16L8_15_000_S0_out.mac")
	TRI[16--21]("PAL16L8_15_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,15ns"];
TI!TIBPAL20R8-15CFN	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8_15_000_S0_in.mac")
	OUT[15--22]("PAL16L8_15_000_S0_out.mac")
	TRI[15--22]("PAL16L8_15_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,15ns"];
TI!TIBPAL16R6-10CN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8_10_000_S0_in.mac"),
		[12,19]("PAL16L8_10_040_S0_in.mac")
	OUT[13--18]("PAL16L8_10_000_S0_out.mac")
	BI[12,19]("PAL16L8_10_000_S0_out.mac")
	TRI[13--18]("PAL16L8_10_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!TIBPAL16R4-10CFN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8_10_000_S0_in.mac"),
		[12,13,18,19]("PAL16L8_10_040_S0_in.mac")
	OUT[14--17]("PAL16L8_10_000_S0_out.mac")
	BI[12,13,18,19]("PAL16L8_10_000_S0_out.mac")
	TRI[14--17]("PAL16L8_10_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!TIBPAL16R4-10CJ	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8_10_000_S0_in.mac"),
		[12,13,18,19]("PAL16L8_10_040_S0_in.mac")
	OUT[14--17]("PAL16L8_10_000_S0_out.mac")
	BI[12,13,18,19]("PAL16L8_10_000_S0_out.mac")
	TRI[14--17]("PAL16L8_10_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!TIBPAL16R4-10CN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8_10_000_S0_in.mac"),
		[12,13,18,19]("PAL16L8_10_040_S0_in.mac")
	OUT[14--17]("PAL16L8_10_000_S0_out.mac")
	BI[12,13,18,19]("PAL16L8_10_000_S0_out.mac")
	TRI[14--17]("PAL16L8_10_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!TIBPAL16L8-10CJ	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8_10_000_S0_in.mac"),
		[13--18]("PAL16L8_10_040_S0_in.mac")
	OUT[12,19]("PAL16L8_10_000_S0_out.mac")
	BI[13--18]("PAL16L8_10_000_S0_out.mac")
	TRI[12,19]("PAL16L8_10_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!TIBPAL16L8-10CN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8_10_000_S0_in.mac"),
		[13--18]("PAL16L8_10_040_S0_in.mac")
	OUT[12,19]("PAL16L8_10_000_S0_out.mac")
	BI[13--18]("PAL16L8_10_000_S0_out.mac")
	TRI[12,19]("PAL16L8_10_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!TIBPAL16R6-10CFN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8_10_000_S0_in.mac"),
		[12,19]("PAL16L8_10_040_S0_in.mac")
	OUT[13--18]("PAL16L8_10_000_S0_out.mac")
	BI[12,19]("PAL16L8_10_000_S0_out.mac")
	TRI[13--18]("PAL16L8_10_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!TIBPAL16R6-10CJ	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8_10_000_S0_in.mac"),
		[12,19]("PAL16L8_10_040_S0_in.mac")
	OUT[13--18]("PAL16L8_10_000_S0_out.mac")
	BI[12,19]("PAL16L8_10_000_S0_out.mac")
	TRI[13--18]("PAL16L8_10_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!TIBPAL16R8-10CFN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8_10_000_S0_in.mac")
	OUT[12--19]("PAL16L8_10_000_S0_out.mac")
	TRI[12--19]("PAL16L8_10_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!TIBPAL16R8-10CJ	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8_10_000_S0_in.mac")
	OUT[12--19]("PAL16L8_10_000_S0_out.mac")
	TRI[12--19]("PAL16L8_10_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!TIBPAL16R8-10CN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8_10_000_S0_in.mac")
	OUT[12--19]("PAL16L8_10_000_S0_out.mac")
	TRI[12--19]("PAL16L8_10_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!TIBPAL20L8-10CFN	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8_10_000_S0_in.mac"),
		[16--21]("PAL16L8_10_040_S0_in.mac")
	OUT[15,22]("PAL16L8_10_000_S0_out.mac")
	BI[16--21]("PAL16L8_10_000_S0_out.mac")
	TRI[15,22]("PAL16L8_10_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!TIBPAL20R4-10CFN	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8_10_000_S0_in.mac"),
		[15,16,21,22]("PAL16L8_10_040_S0_in.mac")
	OUT[17--20]("PAL16L8_10_000_S0_out.mac")
	BI[15,16,21,22]("PAL16L8_10_000_S0_out.mac")
	TRI[17--20]("PAL16L8_10_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!TIBPAL20R6-10CFN	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8_10_000_S0_in.mac"),
		[15,22]("PAL16L8_10_040_S0_in.mac")
	OUT[16--21]("PAL16L8_10_000_S0_out.mac")
	BI[15,22]("PAL16L8_10_000_S0_out.mac")
	TRI[16--21]("PAL16L8_10_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!TIBPAL20R8-10CFN	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8_10_000_S0_in.mac")
	OUT[15--22]("PAL16L8_10_000_S0_out.mac")
	TRI[15--22]("PAL16L8_10_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!TIBPAL16L8-7CFN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16R4_7_000_S0_in.mac"),
		[13--18]("PAL16R4_7_040_S0_in.mac")
	OUT[12,19]("PAL16R4_7_000_S0_out.mac")
	BI[13--18]("PAL16R4_7_000_S0_out.mac")
	TRI[12,19]("PAL16R4_7_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,7ns"];
TI!TIBPAL16L8-7CJ	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16R4_7_000_S0_in.mac"),
		[13--18]("PAL16R4_7_040_S0_in.mac")
	OUT[12,19]("PAL16R4_7_000_S0_out.mac")
	BI[13--18]("PAL16R4_7_000_S0_out.mac")
	TRI[12,19]("PAL16R4_7_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,7ns"];
TI!TIBPAL16L8-7CN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16R4_7_000_S0_in.mac"),
		[13--18]("PAL16R4_7_040_S0_in.mac")
	OUT[12,19]("PAL16R4_7_000_S0_out.mac")
	BI[13--18]("PAL16R4_7_000_S0_out.mac")
	TRI[12,19]("PAL16R4_7_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,7ns"];
TI!TIBPAL16R4-7CFN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16R4_7_000_S0_in.mac"),
		[12,13,18,19]("PAL16R4_7_040_S0_in.mac")
	OUT[14--17]("PAL16R4_7_000_S0_out.mac")
	BI[12,13,18,19]("PAL16R4_7_000_S0_out.mac")
	TRI[14--17]("PAL16R4_7_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,7ns"];
TI!TIBPAL16R4-7CJ	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16R4_7_000_S0_in.mac"),
		[12,13,18,19]("PAL16R4_7_040_S0_in.mac")
	OUT[14--17]("PAL16R4_7_000_S0_out.mac")
	BI[12,13,18,19]("PAL16R4_7_000_S0_out.mac")
	TRI[14--17]("PAL16R4_7_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,7ns"];
TI!TIBPAL16R4-7CN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16R4_7_000_S0_in.mac"),
		[12,13,18,19]("PAL16R4_7_040_S0_in.mac")
	OUT[14--17]("PAL16R4_7_000_S0_out.mac")
	BI[12,13,18,19]("PAL16R4_7_000_S0_out.mac")
	TRI[14--17]("PAL16R4_7_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,7ns"];
TI!TIBPAL16R6-7CFN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16R4_7_000_S0_in.mac"),
		[12,19]("PAL16R4_7_040_S0_in.mac")
	OUT[13--18]("PAL16R4_7_000_S0_out.mac")
	BI[12,19]("PAL16R4_7_000_S0_out.mac")
	TRI[13--18]("PAL16R4_7_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,7ns"];
TI!TIBPAL16R6-7CJ	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16R4_7_000_S0_in.mac"),
		[12,19]("PAL16R4_7_040_S0_in.mac")
	OUT[13--18]("PAL16R4_7_000_S0_out.mac")
	BI[12,19]("PAL16R4_7_000_S0_out.mac")
	TRI[13--18]("PAL16R4_7_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,7ns"];
TI!TIBPAL16R6-7CN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16R4_7_000_S0_in.mac"),
		[12,19]("PAL16R4_7_040_S0_in.mac")
	OUT[13--18]("PAL16R4_7_000_S0_out.mac")
	BI[12,19]("PAL16R4_7_000_S0_out.mac")
	TRI[13--18]("PAL16R4_7_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,7ns"];
TI!TIBPAL16R8-7CFN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16R4_7_000_S0_in.mac")
	OUT[12--19]("PAL16R4_7_000_S0_out.mac")
	TRI[12--19]("PAL16R4_7_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,7ns"];
TI!TIBPAL16R8-7CJ	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16R4_7_000_S0_in.mac")
	OUT[12--19]("PAL16R4_7_000_S0_out.mac")
	TRI[12--19]("PAL16R4_7_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,7ns"];
TI!TIBPAL16R8-7CN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16R4_7_000_S0_in.mac")
	OUT[12--19]("PAL16R4_7_000_S0_out.mac")
	TRI[12--19]("PAL16R4_7_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,7ns"];
TI!TIBPAL20L8-7CFN	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16R4_7_000_S0_in.mac"),
		[16--21]("PAL16R4_7_040_S0_in.mac")
	OUT[15,22]("PAL16R4_7_000_S0_out.mac")
	BI[16--21]("PAL16R4_7_000_S0_out.mac")
	TRI[15,22]("PAL16R4_7_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,7ns"];
TI!TIBPAL20R4-7CFN	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16R4_7_000_S0_in.mac"),
		[15,16,21,22]("PAL16R4_7_040_S0_in.mac")
	OUT[17--20]("PAL16R4_7_000_S0_out.mac")
	BI[15,16,21,22]("PAL16R4_7_000_S0_out.mac")
	TRI[17--20]("PAL16R4_7_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,7ns"];
TI!TIBPAL20R6-7CFN	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16R4_7_000_S0_in.mac"),
		[15,22]("PAL16R4_7_040_S0_in.mac")
	OUT[16--21]("PAL16R4_7_000_S0_out.mac")
	BI[15,22]("PAL16R4_7_000_S0_out.mac")
	TRI[16--21]("PAL16R4_7_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,7ns"];
TI!TIBPAL20R8-7CFN	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16R4_7_000_S0_in.mac")
	OUT[15--22]("PAL16R4_7_000_S0_out.mac")
	TRI[15--22]("PAL16R4_7_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,7ns"];
TI!TIBPAL20L8-10CJT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8_10_000_S0_in.mac"),
		[16--21]("PAL16L8_10_040_S0_in.mac")
	OUT[15,22]("PAL16L8_10_000_S0_out.mac")
	BI[16--21]("PAL16L8_10_000_S0_out.mac")
	TRI[15,22]("PAL16L8_10_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!TIBPAL20L8-10CNT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8_10_000_S0_in.mac"),
		[16--21]("PAL16L8_10_040_S0_in.mac")
	OUT[15,22]("PAL16L8_10_000_S0_out.mac")
	BI[16--21]("PAL16L8_10_000_S0_out.mac")
	TRI[15,22]("PAL16L8_10_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!TIBPAL20L8-15CJT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8_15_000_S0_in.mac"),
		[16--21]("PAL16L8_15_040_S0_in.mac")
	OUT[15,22]("PAL16L8_15_000_S0_out.mac")
	BI[16--21]("PAL16L8_15_000_S0_out.mac")
	TRI[15,22]("PAL16L8_15_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,15ns"];
TI!TIBPAL20L8-15CNT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8_15_000_S0_in.mac"),
		[16--21]("PAL16L8_15_040_S0_in.mac")
	OUT[15,22]("PAL16L8_15_000_S0_out.mac")
	BI[16--21]("PAL16L8_15_000_S0_out.mac")
	TRI[15,22]("PAL16L8_15_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,15ns"];
TI!TIBPAL20L8-7CJT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16R4_7_000_S0_in.mac"),
		[16--21]("PAL16R4_7_040_S0_in.mac")
	OUT[15,22]("PAL16R4_7_000_S0_out.mac")
	BI[16--21]("PAL16R4_7_000_S0_out.mac")
	TRI[15,22]("PAL16R4_7_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,7ns"];
TI!TIBPAL20L8-7CNT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16R4_7_000_S0_in.mac"),
		[16--21]("PAL16R4_7_040_S0_in.mac")
	OUT[15,22]("PAL16R4_7_000_S0_out.mac")
	BI[16--21]("PAL16R4_7_000_S0_out.mac")
	TRI[15,22]("PAL16R4_7_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,7ns"];
TI!TIBPAL20R4-10CJT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8_10_000_S0_in.mac"),
		[15,16,21,22]("PAL16L8_10_040_S0_in.mac")
	OUT[17--20]("PAL16L8_10_000_S0_out.mac")
	BI[15,16,21,22]("PAL16L8_10_000_S0_out.mac")
	TRI[17--20]("PAL16L8_10_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!TIBPAL20R4-10CNT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8_10_000_S0_in.mac"),
		[15,16,21,22]("PAL16L8_10_040_S0_in.mac")
	OUT[17--20]("PAL16L8_10_000_S0_out.mac")
	BI[15,16,21,22]("PAL16L8_10_000_S0_out.mac")
	TRI[17--20]("PAL16L8_10_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!TIBPAL20R4-15CJT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8_15_000_S0_in.mac"),
		[15,16,21,22]("PAL16L8_15_040_S0_in.mac")
	OUT[17--20]("PAL16L8_15_000_S0_out.mac")
	BI[15,16,21,22]("PAL16L8_15_000_S0_out.mac")
	TRI[17--20]("PAL16L8_15_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,15ns"];
TI!TIBPAL20R4-15CNT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8_15_000_S0_in.mac"),
		[15,16,21,22]("PAL16L8_15_040_S0_in.mac")
	OUT[17--20]("PAL16L8_15_000_S0_out.mac")
	BI[15,16,21,22]("PAL16L8_15_000_S0_out.mac")
	TRI[17--20]("PAL16L8_15_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,15ns"];
TI!TIBPAL20R4-7CJT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16R4_7_000_S0_in.mac"),
		[15,16,21,22]("PAL16R4_7_040_S0_in.mac")
	OUT[17--20]("PAL16R4_7_000_S0_out.mac")
	BI[15,16,21,22]("PAL16R4_7_000_S0_out.mac")
	TRI[17--20]("PAL16R4_7_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,7ns"];
TI!TIBPAL20R4-7CNT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16R4_7_000_S0_in.mac"),
		[15,16,21,22]("PAL16R4_7_040_S0_in.mac")
	OUT[17--20]("PAL16R4_7_000_S0_out.mac")
	BI[15,16,21,22]("PAL16R4_7_000_S0_out.mac")
	TRI[17--20]("PAL16R4_7_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,7ns"];
TI!TIBPAL20R6-10CJT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8_10_000_S0_in.mac"),
		[15,22]("PAL16L8_10_040_S0_in.mac")
	OUT[16--21]("PAL16L8_10_000_S0_out.mac")
	BI[15,22]("PAL16L8_10_000_S0_out.mac")
	TRI[16--21]("PAL16L8_10_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!TIBPAL20R6-10CNT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8_10_000_S0_in.mac"),
		[15,22]("PAL16L8_10_040_S0_in.mac")
	OUT[16--21]("PAL16L8_10_000_S0_out.mac")
	BI[15,22]("PAL16L8_10_000_S0_out.mac")
	TRI[16--21]("PAL16L8_10_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!TIBPAL20R6-15CJT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8_15_000_S0_in.mac"),
		[15,22]("PAL16L8_15_040_S0_in.mac")
	OUT[16--21]("PAL16L8_15_000_S0_out.mac")
	BI[15,22]("PAL16L8_15_000_S0_out.mac")
	TRI[16--21]("PAL16L8_15_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,15ns"];
TI!TIBPAL20R6-15CNT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8_15_000_S0_in.mac"),
		[15,22]("PAL16L8_15_040_S0_in.mac")
	OUT[16--21]("PAL16L8_15_000_S0_out.mac")
	BI[15,22]("PAL16L8_15_000_S0_out.mac")
	TRI[16--21]("PAL16L8_15_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,15ns"];
TI!TIBPAL20R6-7CJT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16R4_7_000_S0_in.mac"),
		[15,22]("PAL16R4_7_040_S0_in.mac")
	OUT[16--21]("PAL16R4_7_000_S0_out.mac")
	BI[15,22]("PAL16R4_7_000_S0_out.mac")
	TRI[16--21]("PAL16R4_7_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,7ns"];
TI!TIBPAL20R6-7CNT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16R4_7_000_S0_in.mac"),
		[15,22]("PAL16R4_7_040_S0_in.mac")
	OUT[16--21]("PAL16R4_7_000_S0_out.mac")
	BI[15,22]("PAL16R4_7_000_S0_out.mac")
	TRI[16--21]("PAL16R4_7_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,7ns"];
TI!TIBPAL20R8-10CJT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8_10_000_S0_in.mac")
	OUT[15--22]("PAL16L8_10_000_S0_out.mac")
	TRI[15--22]("PAL16L8_10_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!TIBPAL20R8-10CNT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8_10_000_S0_in.mac")
	OUT[15--22]("PAL16L8_10_000_S0_out.mac")
	TRI[15--22]("PAL16L8_10_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!TIBPAL20R8-15CJT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8_15_000_S0_in.mac")
	OUT[15--22]("PAL16L8_15_000_S0_out.mac")
	TRI[15--22]("PAL16L8_15_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,15ns"];
TI!TIBPAL20R8-15CNT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8_15_000_S0_in.mac")
	OUT[15--22]("PAL16L8_15_000_S0_out.mac")
	TRI[15--22]("PAL16L8_15_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,15ns"];
TI!TIBPAL20R8-7CNT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16R4_7_000_S0_in.mac")
	OUT[15--22]("PAL16R4_7_000_S0_out.mac")
	TRI[15--22]("PAL16R4_7_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,7ns"];
TI!TIBPAL20R8-7CJT	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16R4_7_000_S0_in.mac")
	OUT[15--22]("PAL16R4_7_000_S0_out.mac")
	TRI[15--22]("PAL16R4_7_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,7ns"];
TI!AmPAL22V10/ADC	PQ[24]	TYP["DIC"]
	IN[1--11,13]("PAL22V10A_200_S0_in.mac"),
		[14--23]("PAL22V10A_240_S0_in.mac")
	BI[14--23]("PAL22V10A_200_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!AmPAL22V10/APC	PQ[24]	TYP["DIC"]
	IN[1--11,13]("PAL22V10A_200_S0_in.mac"),
		[14--23]("PAL22V10A_240_S0_in.mac")
	BI[14--23]("PAL22V10A_200_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!AmPAL22V10/AJC	PQ[28]	TYP["DIC"]
	IN[2--7,9--13,16]("PAL22V10A_200_S0_in.mac"),
		[17--21,23--27]("PAL22V10A_240_S0_in.mac")
	BI[17--21,23--27]("PAL22V10A_200_S0_out.mac")
	VCC[28]
	GND[14]
	NC[1,8],
		[15,22]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!GAL16V8H-15JC	PQ[20]	TYP["DIC"]
	IN[1--9,11]("GAL16V8H_15_200_S0_in.mac"),
		[12--19]("GAL16V8H_15_240_S0_in.mac")
	BI[12--19]("GAL16V8H_15_200_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["GAL"]	TEC["CMOS"]
	TXT["GAL,15ns"];
TI!GAL16V8H-152C	PQ[20]	TYP["DIC"]
	IN[1--9,11]("GAL16V8H_15_200_S0_in.mac"),
		[12--19]("GAL16V8H_15_240_S0_in.mac")
	BI[12--19]("GAL16V8H_15_200_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["GAL"]	TEC["CMOS"]
	TXT["GAL,15ns"];
TI!GAL16V8H-15PC	PQ[20]	TYP["DIC"]
	IN[1--9,11]("GAL16V8H_15_200_S0_in.mac"),
		[12--19]("GAL16V8H_15_240_S0_in.mac")
	BI[12--19]("GAL16V8H_15_200_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["GAL"]	TEC["CMOS"]
	TXT["GAL,15ns"];
TI!GAL16V8H-15RC	PQ[20]	TYP["DIC"]
	IN[1--9,11]("GAL16V8H_15_200_S0_in.mac"),
		[12--19]("GAL16V8H_15_240_S0_in.mac")
	BI[12--19]("GAL16V8H_15_200_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["GAL"]	TEC["CMOS"]
	TXT["GAL,15ns"];
TI!GAL16V8B-7J	PQ[20]	TYP["DIC"]
	IN[1--9,11]("GAL16V8B_7_500_S0_in.mac"),
		[12--19]("GAL16V8B_7_540_S0_in.mac")
	BI[12--19]("GAL16V8B_7_500_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["GAL"]	TEC["CMOS"]
	TXT["GAL,7ns"];
TI!GAL16V8B-7P	PQ[20]	TYP["DIC"]
	IN[1--9,11]("GAL16V8B_7_500_S0_in.mac"),
		[12--19]("GAL16V8B_7_540_S0_in.mac")
	BI[12--19]("GAL16V8B_7_500_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["GAL"]	TEC["CMOS"]
	TXT["GAL,7ns"];
TI!GAL20V8B-7J	PQ[28]	TYP["DIC"]
	IN[2--7,9--13,16,17,27]("GAL16V8B_7_500_S0_in.mac"),
		[18--21,23--26]("GAL16V8B_7_540_S0_in.mac")
	BI[18--21,23--26]("GAL16V8B_7_500_S0_out.mac")
	VCC[28]
	GND[14]
	NC[1,8,15,22]
	FAM["GAL"]	TEC["CMOS"]
	TXT["GAL,7ns"];
TI!GAL20V8B-7P	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("GAL16V8B_7_500_S0_in.mac"),
		[15--22]("GAL16V8B_7_540_S0_in.mac")
	BI[15--22]("GAL16V8B_7_500_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["GAL"]	TEC["CMOS"]
	TXT["GAL,7ns"];
TI!MACH110-12CQFPC	PQ[44]	TYP["DIC"]
	IN[2--9,14--21,24--31,36--43]("MACH210_12_240_S0_in.mac"),
		[10,11,13,32,33,35]("MACH210_12_200_S0_in.mac")
	BI[2--9,14--21,24--31,36--43]("MACH210_12_200_S0_out.mac")
	VCC[22,44]
	GND[1,12,23,34]
	FAM["PLD"]	TEC["CMOS"]
	TXT["MACH,12ns"];
TI!MACH110-12JC	PQ[44]	TYP["DIC"]
	IN[2--9,14--21,24--31,36--43]("MACH210_12_240_S0_in.mac"),
		[10,11,13,32,33,35]("MACH210_12_200_S0_in.mac")
	BI[2--9,14--21,24--31,36--43]("MACH210_12_200_S0_out.mac")
	VCC[22,44]
	GND[1,12,23,34]
	FAM["PLD"]	TEC["CMOS"]
	TXT["MACH,12ns"];
TI!MACH110-15CQFPC	PQ[44]	TYP["DIC"]
	IN[2--9,14--21,24--31,36--43]("MACH210_15_240_S0_in.mac"),
		[10,11,13,32,33,35]("MACH210_15_200_S0_in.mac")
	BI[2--9,14--21,24--31,36--43]("MACH210_15_200_S0_out.mac")
	VCC[22,44]
	GND[1,12,23,34]
	FAM["PLD"]	TEC["CMOS"]
	TXT["MACH,12ns"];
TI!MACH110-15JC	PQ[44]	TYP["DIC"]
	IN[2--9,14--21,24--31,36--43]("MACH210_15_240_S0_in.mac"),
		[10,11,13,32,33,35]("MACH210_15_200_S0_in.mac")
	BI[2--9,14--21,24--31,36--43]("MACH210_15_200_S0_out.mac")
	VCC[22,44]
	GND[1,12,23,34]
	FAM["PLD"]	TEC["CMOS"]
	TXT["MACH,12ns"];
TI!MACH120-15CQFPC	PQ[68]	TYP["DIC"]
	IN[2--7,9--14,21--26,28--33,36--41,43--48,55--60,62--67]("MACH210_15_240_S0_in.mac"),
		[15--17,20,49--51,54]("MACH210_15_200_S0_in.mac")
	BI[2--7,9--14,21--26,28--33,36--41,43--48,55--60,62--67]("MACH210_15_200_S0_out.mac")
	VCC[18,34,52,68]
	GND[1,8,19,27,35,42,53,61]
	FAM["PLD"]	TEC["CMOS"]
	TXT["MACH,15ns"];
TI!MACH120-15JC	PQ[68]	TYP["DIC"]
	IN[2--7,9--14,21--26,28--33,36--41,43--48,55--60,62--67]("MACH210_15_240_S0_in.mac"),
		[15--17,20,49--51,54]("MACH210_15_200_S0_in.mac")
	BI[2--7,9--14,21--26,28--33,36--41,43--48,55--60,62--67]("MACH210_15_200_S0_out.mac")
	VCC[18,34,52,68]
	GND[1,8,19,27,35,42,53,61]
	FAM["PLD"]	TEC["CMOS"]
	TXT["MACH,15ns"];
TI!MACH130-15CQFPC	PQ[84]	TYP["DIC"]
	IN[3--10,12--19,24--31,33--40,45--52,54--61,66--73,75--82]("MACH210_15_240_S0_in.mac"),
		[20,23,41,62,65,83]("MACH210_15_200_S0_in.mac")
	BI[3--10,12--19,24--31,33--40,45--52,54--61,66--73,75--82]("MACH210_15_200_S0_out.mac")
	VCC[2,21,42,44,63,84]
	GND[1,11,22,32,43,53,64,74]
	FAM["PLD"]	TEC["CMOS"]
	TXT["MACH,15ns"];
TI!MACH130-15JC	PQ[84]	TYP["DIC"]
	IN[3--10,12--19,24--31,33--40,45--52,54--61,66--73,75--82]("MACH210_15_240_S0_in.mac"),
		[20,23,41,62,65,83]("MACH210_15_200_S0_in.mac")
	BI[3--10,12--19,24--31,33--40,45--52,54--61,66--73,75--82]("MACH210_15_200_S0_out.mac")
	VCC[2,21,42,44,63,84]
	GND[1,11,22,32,43,53,64,74]
	FAM["PLD"]	TEC["CMOS"]
	TXT["MACH,15ns"];
TI!MACH210-12CQFPC	PQ[44]	TYP["DIC"]
	IN[2--9,14--21,24--31,36--43]("MACH210_12_240_S0_in.mac"),
		[10,11,13,32,33,35]("MACH210_12_200_S0_in.mac")
	BI[2--9,14--21,24--31,36--43]("MACH210_12_200_S0_out.mac")
	VCC[22,44]
	GND[1,12,23,34]
	FAM["PLD"]	TEC["CMOS"]
	TXT["MACH,12ns"];
TI!MACH210-12JC	PQ[44]	TYP["DIC"]
	IN[2--9,14--21,24--31,36--43]("MACH210_12_240_S0_in.mac"),
		[10,11,13,32,33,35]("MACH210_12_200_S0_in.mac")
	BI[2--9,14--21,24--31,36--43]("MACH210_12_200_S0_out.mac")
	VCC[22,44]
	GND[1,12,23,34]
	FAM["PLD"]	TEC["CMOS"]
	TXT["MACH,12ns"];
TI!MACH210-15CQFPC	PQ[44]	TYP["DIC"]
	IN[2--9,14--21,24--31,36--43]("MACH210_15_240_S0_in.mac"),
		[10,11,13,32,33,35]("MACH210_15_200_S0_in.mac")
	BI[2--9,14--21,24--31,36--43]("MACH210_15_200_S0_out.mac")
	VCC[22,44]
	GND[1,12,23,34]
	FAM["PLD"]	TEC["CMOS"]
	TXT["MACH,12ns"];
TI!MACH210-15JC	PQ[44]	TYP["DIC"]
	IN[2--9,14--21,24--31,36--43]("MACH210_15_240_S0_in.mac"),
		[10,11,13,32,33,35]("MACH210_15_200_S0_in.mac")
	BI[2--9,14--21,24--31,36--43]("MACH210_15_200_S0_out.mac")
	VCC[22,44]
	GND[1,12,23,34]
	FAM["PLD"]	TEC["CMOS"]
	TXT["MACH,12ns"];
TI!MACH220-15CQFPC	PQ[68]	TYP["DIC"]
	IN[2--7,9--14,21--26,28--33,36--41,43--48,55--60,62--67]("MACH210_15_240_S0_in.mac"),
		[15--17,20,49--51,54]("MACH210_15_200_S0_in.mac")
	BI[2--7,9--14,21--26,28--33,36--41,43--48,55--60,62--67]("MACH210_15_200_S0_out.mac")
	VCC[18,34,52,68]
	GND[1,8,19,27,35,42,53,61]
	FAM["PLD"]	TEC["CMOS"]
	TXT["MACH,15ns"];
TI!MACH220-15JC	PQ[68]	TYP["DIC"]
	IN[2--7,9--14,21--26,28--33,36--41,43--48,55--60,62--67]("MACH210_15_240_S0_in.mac"),
		[15--17,20,49--51,54]("MACH210_15_200_S0_in.mac")
	BI[2--7,9--14,21--26,28--33,36--41,43--48,55--60,62--67]("MACH210_15_200_S0_out.mac")
	VCC[18,34,52,68]
	GND[1,8,19,27,35,42,53,61]
	FAM["PLD"]	TEC["CMOS"]
	TXT["MACH,15ns"];
TI!MACH230-15CQFPC	PQ[84]	TYP["DIC"]
	IN[3--10,12--19,24--31,33--40,45--52,54--61,66--73,75--82]("MACH210_15_240_S0_in.mac"),
		[20,23,41,62,65,83]("MACH210_15_200_S0_in.mac")
	BI[3--10,12--19,24--31,33--40,45--52,54--61,66--73,75--82]("MACH210_15_200_S0_out.mac")
	VCC[2,21,42,44,63,84]
	GND[1,11,22,32,43,53,64,74]
	FAM["PLD"]	TEC["CMOS"]
	TXT["MACH,15ns"];
TI!MACH230-15JC	PQ[84]	TYP["DIC"]
	IN[3--10,12--19,24--31,33--40,45--52,54--61,66--73,75--82]("MACH210_15_240_S0_in.mac"),
		[20,23,41,62,65,83]("MACH210_15_200_S0_in.mac")
	BI[3--10,12--19,24--31,33--40,45--52,54--61,66--73,75--82]("MACH210_15_200_S0_out.mac")
	VCC[2,21,42,44,63,84]
	GND[1,11,22,32,43,53,64,74]
	FAM["PLD"]	TEC["CMOS"]
	TXT["MACH,15ns"];
TI!TIBPAL16L8-10CFN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8_10_000_S0_in.mac"),
		[13--18]("PAL16L8_10_040_S0_in.mac")
	OUT[12,19]("PAL16L8_10_000_S0_out.mac")
	BI[13--18]("PAL16L8_10_000_S0_out.mac")
	TRI[12,19]("PAL16L8_10_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!PAL22V10-15PC	PQ[24]	TYP["DIC"]
	IN[1--11,13]("PAL22V10A_200_S0_in.mac"),
		[14--23]("PAL22V10A_240_S0_in.mac")
	BI[14--23]("PAL22V10A_200_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!PAL22V10-15LC	PQ[24]	TYP["DIC"]
	IN[1--11,13]("PAL22V10A_200_S0_in.mac"),
		[14--23]("PAL22V10A_240_S0_in.mac")
	BI[14--23]("PAL22V10A_200_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!PAL22V10-15KC	PQ[24]	TYP["DIC"]
	IN[1--11,13]("PAL22V10A_200_S0_in.mac"),
		[14--23]("PAL22V10A_240_S0_in.mac")
	BI[14--23]("PAL22V10A_200_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!PAL22V10-153C	PQ[24]	TYP["DIC"]
	IN[1--11,13]("PAL22V10A_200_S0_in.mac"),
		[14--23]("PAL22V10A_240_S0_in.mac")
	BI[14--23]("PAL22V10A_200_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!PAL22V10-15JC	PQ[28]	TYP["DIC"]
	IN[2--7,9--13,16]("PAL22V10A_200_S0_in.mac"),
		[17--21,23--27]("PAL22V10A_240_S0_in.mac")
	BI[17--21,23--27]("PAL22V10A_200_S0_out.mac")
	VCC[28]
	GND[14]
	NC[1,8,15,22]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!PALC22V10-25PC	PQ[24]	TYP["DIC"]
	IN[1--11,13]("PALC22V10_25_300_S0_in.mac"),
		[14--23]("PALC22V10_25_340_S0_in.mac")
	BI[14--23]("PALC22V10_25_300_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["CMOS"]
	TXT["PAL,25,ns"];
TI!PALC22V10-25WC	PQ[24]	TYP["DIC"]
	IN[1--11,13]("PALC22V10_25_300_S0_in.mac"),
		[14--23]("PALC22V10_25_340_S0_in.mac")
	BI[14--23]("PALC22V10_25_300_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["CMOS"]
	TXT["PAL,25,ns"];
TI!PALC22V10-25JC	PQ[28]	TYP["DIC"]
	IN[2--7,9--13,16]("PALC22V10_25_300_S0_in.mac"),
		[17--21,23--27]("PALC22V10_25_340_S0_in.mac")
	BI[17--21,23--27]("PALC22V10_25_300_S0_out.mac")
	VCC[28]
	GND[14]
	NC[1,8],
		[15,22]
	FAM["PAL"]	TEC["CMOS"]
	TXT["PAL,25,ns"];
TI!PALC22V10B-15WC	PQ[24]	TYP["DIC"]
	IN[1--11,13]("PALC22V10B_15_300_S0_in.mac"),
		[14--23]("PALC22V10B_15_340_S0_in.mac")
	BI[14--23]("PALC22V10B_15_300_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["CMOS"]
	TXT["PAL,15,ns"];
TI!PALC22V10B-15PC	PQ[24]	TYP["DIC"]
	IN[1--11,13]("PALC22V10B_15_300_S0_in.mac"),
		[14--23]("PALC22V10B_15_340_S0_in.mac")
	BI[14--23]("PALC22V10B_15_300_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["CMOS"]
	TXT["PAL,15,ns"];
TI!PALC22V10B-15JC	PQ[28]	TYP["DIC"]
	IN[2--7,9--13,16]("PALC22V10B_15_300_S0_in.mac"),
		[17--21,23--27]("PALC22V10B_15_340_S0_in.mac")
	BI[17--21,23--27]("PALC22V10B_15_300_S0_out.mac")
	VCC[28]
	GND[14]
	NC[1,8,15,22]
	FAM["PAL"]	TEC["CMOS"]
	TXT["PAL,15,ns"];
TI!PAL16L8-5JC	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL20R6_5_200_S0_in.mac"),
		[13--18]("PAL20R6_5_240_S0_in.mac")
	OUT[12,19]("PAL20R6_5_200_S0_out.mac")
	BI[13--18]("PAL20R6_5_200_S0_out.mac")
	TRI[12,19]("PAL20R6_5_225_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,5ns"];
TI!PAL16L8-5PC	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL20R6_5_200_S0_in.mac"),
		[13--18]("PAL20R6_5_240_S0_in.mac")
	OUT[12,19]("PAL20R6_5_200_S0_out.mac")
	BI[13--18]("PAL20R6_5_200_S0_out.mac")
	TRI[12,19]("PAL20R6_5_225_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,5ns"];
TI!PAL16L8A-2CJ	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8A_2_400_S0_in.mac"),
		[13--18]("PAL16L8A_2_440_S0_in.mac")
	OUT[12,19]("PAL16L8A_2_400_S0_out.mac")
	BI[13--18]("PAL16L8A_2_400_S0_out.mac")
	TRI[12,19]("PAL16L8A_2_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL16L8A-2CN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8A_2_400_S0_in.mac"),
		[13--18]("PAL16L8A_2_440_S0_in.mac")
	OUT[12,19]("PAL16L8A_2_400_S0_out.mac")
	BI[13--18]("PAL16L8A_2_400_S0_out.mac")
	TRI[12,19]("PAL16L8A_2_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL16L8A-2CNL	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8A_2_400_S0_in.mac"),
		[13--18]("PAL16L8A_2_440_S0_in.mac")
	OUT[12,19]("PAL16L8A_2_400_S0_out.mac")
	BI[13--18]("PAL16L8A_2_400_S0_out.mac")
	TRI[12,19]("PAL16L8A_2_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL16L8B-2CJ	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8B_2_400_S0_in.mac"),
		[13--18]("PAL16L8B_2_440_S0_in.mac")
	OUT[12,19]("PAL16L8B_2_400_S0_out.mac")
	BI[13--18]("PAL16L8B_2_400_S0_out.mac")
	TRI[12,19]("PAL16L8B_2_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!PAL16L8B-2CN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8B_2_400_S0_in.mac"),
		[13--18]("PAL16L8B_2_440_S0_in.mac")
	OUT[12,19]("PAL16L8B_2_400_S0_out.mac")
	BI[13--18]("PAL16L8B_2_400_S0_out.mac")
	TRI[12,19]("PAL16L8B_2_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!PAL16L8B-2CNL	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8B_2_400_S0_in.mac"),
		[13--18]("PAL16L8B_2_440_S0_in.mac")
	OUT[12,19]("PAL16L8B_2_400_S0_out.mac")
	BI[13--18]("PAL16L8B_2_400_S0_out.mac")
	TRI[12,19]("PAL16L8B_2_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!PAL16L8B-4CJ	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8B_4_400_S0_in.mac"),
		[13--18]("PAL16L8B_4_440_S0_in.mac")
	OUT[12,19]("PAL16L8B_4_400_S0_out.mac")
	BI[13--18]("PAL16L8B_4_400_S0_out.mac")
	TRI[12,19]("PAL16L8B_4_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL16L8B-4CN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8B_4_400_S0_in.mac"),
		[13--18]("PAL16L8B_4_440_S0_in.mac")
	OUT[12,19]("PAL16L8B_4_400_S0_out.mac")
	BI[13--18]("PAL16L8B_4_400_S0_out.mac")
	TRI[12,19]("PAL16L8B_4_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL16L8B-4CNL	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8B_4_400_S0_in.mac"),
		[13--18]("PAL16L8B_4_440_S0_in.mac")
	OUT[12,19]("PAL16L8B_4_400_S0_out.mac")
	BI[13--18]("PAL16L8B_4_400_S0_out.mac")
	TRI[12,19]("PAL16L8B_4_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL16L8DCJ	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8D_400_S0_in.mac"),
		[13--18]("PAL16L8D_440_S0_in.mac")
	OUT[12,19]("PAL16L8D_400_S0_out.mac")
	BI[13--18]("PAL16L8D_400_S0_out.mac")
	TRI[12,19]("PAL16L8D_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!PAL16L8DCN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8D_400_S0_in.mac"),
		[13--18]("PAL16L8D_440_S0_in.mac")
	OUT[12,19]("PAL16L8D_400_S0_out.mac")
	BI[13--18]("PAL16L8D_400_S0_out.mac")
	TRI[12,19]("PAL16L8D_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!PAL16L8DCNL	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8D_400_S0_in.mac"),
		[13--18]("PAL16L8D_440_S0_in.mac")
	OUT[12,19]("PAL16L8D_400_S0_out.mac")
	BI[13--18]("PAL16L8D_400_S0_out.mac")
	TRI[12,19]("PAL16L8D_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!PAL16R4-5JC	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL20R6_5_200_S0_in.mac"),
		[12,13,18,19]("PAL20R6_5_240_S0_in.mac")
	OUT[14--17]("PAL20R6_5_200_S0_out.mac")
	BI[12,13,18,19]("PAL20R6_5_200_S0_out.mac")
	TRI[14--17]("PAL20R6_5_225_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,5ns"];
TI!PAL16R4-5PC	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL20R6_5_200_S0_in.mac"),
		[12,13,18,19]("PAL20R6_5_240_S0_in.mac")
	OUT[14--17]("PAL20R6_5_200_S0_out.mac")
	BI[12,13,18,19]("PAL20R6_5_200_S0_out.mac")
	TRI[14--17]("PAL20R6_5_225_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,5ns"];
TI!PAL16R4A-2CJ	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8A_2_400_S0_in.mac"),
		[12,13,18,19]("PAL16L8A_2_440_S0_in.mac")
	OUT[14--17]("PAL16L8A_2_400_S0_out.mac")
	BI[12,13,18,19]("PAL16L8A_2_400_S0_out.mac")
	TRI[14--17]("PAL16L8A_2_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL16R4A-2CN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8A_2_400_S0_in.mac"),
		[12,13,18,19]("PAL16L8A_2_440_S0_in.mac")
	OUT[14--17]("PAL16L8A_2_400_S0_out.mac")
	BI[12,13,18,19]("PAL16L8A_2_400_S0_out.mac")
	TRI[14--17]("PAL16L8A_2_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL16R4A-2CNL	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8A_2_400_S0_in.mac"),
		[12,13,18,19]("PAL16L8A_2_440_S0_in.mac")
	OUT[14--17]("PAL16L8A_2_400_S0_out.mac")
	BI[12,13,18,19]("PAL16L8A_2_400_S0_out.mac")
	TRI[14--17]("PAL16L8A_2_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL16R4B-2CJ	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8B_2_400_S0_in.mac"),
		[12,13,18,19]("PAL16L8B_2_440_S0_in.mac")
	OUT[14--17]("PAL16L8B_2_400_S0_out.mac")
	BI[12,13,18,19]("PAL16L8B_2_400_S0_out.mac")
	TRI[14--17]("PAL16L8B_2_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!PAL16R4B-2CN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8B_2_400_S0_in.mac"),
		[12,13,18,19]("PAL16L8B_2_440_S0_in.mac")
	OUT[14--17]("PAL16L8B_2_400_S0_out.mac")
	BI[12,13,18,19]("PAL16L8B_2_400_S0_out.mac")
	TRI[14--17]("PAL16L8B_2_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!PAL16R4B-2CNL	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8B_2_400_S0_in.mac"),
		[12,13,18,19]("PAL16L8B_2_440_S0_in.mac")
	OUT[14--17]("PAL16L8B_2_400_S0_out.mac")
	BI[12,13,18,19]("PAL16L8B_2_400_S0_out.mac")
	TRI[14--17]("PAL16L8B_2_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!PAL16R4B-4CJ	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8B_4_400_S0_in.mac"),
		[12,13,18,19]("PAL16L8B_4_440_S0_in.mac")
	OUT[14--17]("PAL16L8B_4_400_S0_out.mac")
	BI[12,13,18,19]("PAL16L8B_4_400_S0_out.mac")
	TRI[14--17]("PAL16L8B_4_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL16R4B-4CN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8B_4_400_S0_in.mac"),
		[12,13,18,19]("PAL16L8B_4_440_S0_in.mac")
	OUT[14--17]("PAL16L8B_4_400_S0_out.mac")
	BI[12,13,18,19]("PAL16L8B_4_400_S0_out.mac")
	TRI[14--17]("PAL16L8B_4_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL16R4B-4CNL	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8B_4_400_S0_in.mac"),
		[12,13,18,19]("PAL16L8B_4_440_S0_in.mac")
	OUT[14--17]("PAL16L8B_4_400_S0_out.mac")
	BI[12,13,18,19]("PAL16L8B_4_400_S0_out.mac")
	TRI[14--17]("PAL16L8B_4_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL16R4DCJ	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8D_400_S0_in.mac"),
		[12,13,18,19]("PAL16L8D_440_S0_in.mac")
	OUT[14--17]("PAL16L8D_400_S0_out.mac")
	BI[12,13,18,19]("PAL16L8D_400_S0_out.mac")
	TRI[14--17]("PAL16L8D_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!PAL16R4DCN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8D_400_S0_in.mac"),
		[12,13,18,19]("PAL16L8D_440_S0_in.mac")
	OUT[14--17]("PAL16L8D_400_S0_out.mac")
	BI[12,13,18,19]("PAL16L8D_400_S0_out.mac")
	TRI[14--17]("PAL16L8D_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!PAL16R4DCNL	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8D_400_S0_in.mac"),
		[12,13,18,19]("PAL16L8D_440_S0_in.mac")
	OUT[14--17]("PAL16L8D_400_S0_out.mac")
	BI[12,13,18,19]("PAL16L8D_400_S0_out.mac")
	TRI[14--17]("PAL16L8D_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!PAL16R6-5JC	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL20R6_5_200_S0_in.mac"),
		[12,19]("PAL20R6_5_240_S0_in.mac")
	OUT[13--18]("PAL20R6_5_200_S0_out.mac")
	BI[12,19]("PAL20R6_5_200_S0_out.mac")
	TRI[13--18]("PAL20R6_5_225_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,5ns"];
TI!PAL16R6-5PC	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL20R6_5_200_S0_in.mac"),
		[12,19]("PAL20R6_5_240_S0_in.mac")
	OUT[13--18]("PAL20R6_5_200_S0_out.mac")
	BI[12,19]("PAL20R6_5_200_S0_out.mac")
	TRI[13--18]("PAL20R6_5_225_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,5ns"];
TI!PAL16R6A-2CJ	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8A_2_400_S0_in.mac"),
		[12,19]("PAL16L8A_2_440_S0_in.mac")
	OUT[13--18]("PAL16L8A_2_400_S0_out.mac")
	BI[12,19]("PAL16L8A_2_400_S0_out.mac")
	TRI[13--18]("PAL16L8A_2_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL16R6A-2CN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8A_2_400_S0_in.mac"),
		[12,19]("PAL16L8A_2_440_S0_in.mac")
	OUT[13--18]("PAL16L8A_2_400_S0_out.mac")
	BI[12,19]("PAL16L8A_2_400_S0_out.mac")
	TRI[13--18]("PAL16L8A_2_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL16R6A-2CNL	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8A_2_400_S0_in.mac"),
		[12,19]("PAL16L8A_2_440_S0_in.mac")
	OUT[13--18]("PAL16L8A_2_400_S0_out.mac")
	BI[12,19]("PAL16L8A_2_400_S0_out.mac")
	TRI[13--18]("PAL16L8A_2_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL16R6B-2CJ	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8B_2_400_S0_in.mac"),
		[12,19]("PAL16L8B_2_440_S0_in.mac")
	OUT[13--18]("PAL16L8B_2_400_S0_out.mac")
	BI[12,19]("PAL16L8B_2_400_S0_out.mac")
	TRI[13--18]("PAL16L8B_2_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!PAL16R6B-2CN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8B_2_400_S0_in.mac"),
		[12,19]("PAL16L8B_2_440_S0_in.mac")
	OUT[13--18]("PAL16L8B_2_400_S0_out.mac")
	BI[12,19]("PAL16L8B_2_400_S0_out.mac")
	TRI[13--18]("PAL16L8B_2_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!PAL16R6B-2CNL	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8B_2_400_S0_in.mac"),
		[12,19]("PAL16L8B_2_440_S0_in.mac")
	OUT[13--18]("PAL16L8B_2_400_S0_out.mac")
	BI[12,19]("PAL16L8B_2_400_S0_out.mac")
	TRI[13--18]("PAL16L8B_2_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!PAL16R6B-4CJ	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8B_4_400_S0_in.mac"),
		[12,19]("PAL16L8B_4_440_S0_in.mac")
	OUT[13--18]("PAL16L8B_4_400_S0_out.mac")
	BI[12,19]("PAL16L8B_4_400_S0_out.mac")
	TRI[13--18]("PAL16L8B_4_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL16R6B-4CN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8B_4_400_S0_in.mac"),
		[12,19]("PAL16L8B_4_440_S0_in.mac")
	OUT[13--18]("PAL16L8B_4_400_S0_out.mac")
	BI[12,19]("PAL16L8B_4_400_S0_out.mac")
	TRI[13--18]("PAL16L8B_4_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL16R6B-4CNL	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8B_4_400_S0_in.mac"),
		[12,19]("PAL16L8B_4_440_S0_in.mac")
	OUT[13--18]("PAL16L8B_4_400_S0_out.mac")
	BI[12,19]("PAL16L8B_4_400_S0_out.mac")
	TRI[13--18]("PAL16L8B_4_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL16R6DCJ	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8D_400_S0_in.mac"),
		[12,19]("PAL16L8D_440_S0_in.mac")
	OUT[13--18]("PAL16L8D_400_S0_out.mac")
	BI[12,19]("PAL16L8D_400_S0_out.mac")
	TRI[13--18]("PAL16L8D_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!PAL16R6DCN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8D_400_S0_in.mac"),
		[12,19]("PAL16L8D_440_S0_in.mac")
	OUT[13--18]("PAL16L8D_400_S0_out.mac")
	BI[12,19]("PAL16L8D_400_S0_out.mac")
	TRI[13--18]("PAL16L8D_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!PAL16R6DCNL	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8D_400_S0_in.mac"),
		[12,19]("PAL16L8D_440_S0_in.mac")
	OUT[13--18]("PAL16L8D_400_S0_out.mac")
	BI[12,19]("PAL16L8D_400_S0_out.mac")
	TRI[13--18]("PAL16L8D_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!PAL16R8-5JC	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL20R6_5_200_S0_in.mac")
	OUT[12--19]("PAL20R6_5_200_S0_out.mac")
	TRI[12--19]("PAL20R6_5_225_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,5ns"];
TI!PAL16R8-5PC	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL20R6_5_200_S0_in.mac")
	OUT[12--19]("PAL20R6_5_200_S0_out.mac")
	TRI[12--19]("PAL20R6_5_225_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,5ns"];
TI!PAL16R8A-2CJ	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8A_2_400_S0_in.mac")
	OUT[12--19]("PAL16L8A_2_400_S0_out.mac")
	TRI[12--19]("PAL16L8A_2_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL16R8A-2CN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8A_2_400_S0_in.mac")
	OUT[12--19]("PAL16L8A_2_400_S0_out.mac")
	TRI[12--19]("PAL16L8A_2_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL16R8A-2CNL	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8A_2_400_S0_in.mac")
	OUT[12--19]("PAL16L8A_2_400_S0_out.mac")
	TRI[12--19]("PAL16L8A_2_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL16R8B-2CJ	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8B_2_400_S0_in.mac")
	OUT[12--19]("PAL16L8B_2_400_S0_out.mac")
	TRI[12--19]("PAL16L8B_2_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!PAL16R8B-2CN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8B_2_400_S0_in.mac")
	OUT[12--19]("PAL16L8B_2_400_S0_out.mac")
	TRI[12--19]("PAL16L8B_2_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!PAL16R8B-2CNL	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8B_2_400_S0_in.mac")
	OUT[12--19]("PAL16L8B_2_400_S0_out.mac")
	TRI[12--19]("PAL16L8B_2_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!PAL16R8B-4CJ	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8B_4_400_S0_in.mac")
	OUT[12--19]("PAL16L8B_4_400_S0_out.mac")
	TRI[12--19]("PAL16L8B_4_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL16R8B-4CN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8B_4_400_S0_in.mac")
	OUT[12--19]("PAL16L8B_4_400_S0_out.mac")
	TRI[12--19]("PAL16L8B_4_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL16R8B-4CNL	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8B_4_400_S0_in.mac")
	OUT[12--19]("PAL16L8B_4_400_S0_out.mac")
	TRI[12--19]("PAL16L8B_4_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL16R8DCJ	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8D_400_S0_in.mac")
	OUT[12--19]("PAL16L8D_400_S0_out.mac")
	TRI[12--19]("PAL16L8D_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!PAL16R8DCN	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8D_400_S0_in.mac")
	OUT[12--19]("PAL16L8D_400_S0_out.mac")
	TRI[12--19]("PAL16L8D_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!PAL16R8DCNL	PQ[20]	TYP["DIC"]
	IN[1--9,11]("PAL16L8D_400_S0_in.mac")
	OUT[12--19]("PAL16L8D_400_S0_out.mac")
	TRI[12--19]("PAL16L8D_425_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,10ns"];
TI!PAL20L8-5JC	PQ[28]	TYP["DIC"]
	IN[2--7,9--13,16,17,27]("PAL20R6_5_200_S0_in.mac"),
		[19--21,23--25]("PAL20R6_5_240_S0_in.mac")
	OUT[18,26]("PAL20R6_5_200_S0_out.mac")
	BI[19--21,23--25]("PAL20R6_5_200_S0_out.mac")
	TRI[18,26]("PAL20R6_5_225_S0_tri.mac")
	VCC[28]
	GND[14]
	NC[1,8,15,22]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,5ns"];
TI!PAL20L8-5PC	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL20R6_5_200_S0_in.mac"),
		[16--21]("PAL20R6_5_240_S0_in.mac")
	OUT[15,22]("PAL20R6_5_200_S0_out.mac")
	BI[16--21]("PAL20R6_5_200_S0_out.mac")
	TRI[15,22]("PAL20R6_5_225_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,5ns"];
TI!PAL20L8A-2CJS	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8A_2_400_S0_in.mac"),
		[16--21]("PAL16L8A_2_440_S0_in.mac")
	OUT[15,22]("PAL16L8A_2_400_S0_out.mac")
	BI[16--21]("PAL16L8A_2_400_S0_out.mac")
	TRI[15,22]("PAL16L8A_2_425_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL20L8A-2CNL	PQ[28]	TYP["DIC"]
	IN[2--7,9--13,16,17,27]("PAL16L8A_2_400_S0_in.mac"),
		[19--21,23--25]("PAL16L8A_2_440_S0_in.mac")
	OUT[18,26]("PAL16L8A_2_400_S0_out.mac")
	BI[19--21,23--25]("PAL16L8A_2_400_S0_out.mac")
	TRI[18,26]("PAL16L8A_2_425_S0_tri.mac")
	VCC[28]
	GND[14]
	NC[1,8,15,22]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL20L8A-2CNS	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8A_2_400_S0_in.mac"),
		[16--21]("PAL16L8A_2_440_S0_in.mac")
	OUT[15,22]("PAL16L8A_2_400_S0_out.mac")
	BI[16--21]("PAL16L8A_2_400_S0_out.mac")
	TRI[15,22]("PAL16L8A_2_425_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL20L8B-2CFN	PQ[28]	TYP["DIC"]
	IN[2--7,9--13,16,17,27]("PAL16L8B_2_400_S0_in.mac"),
		[19--21,23--25]("PAL16L8B_2_440_S0_in.mac")
	OUT[18,26]("PAL16L8B_2_400_S0_out.mac")
	BI[19--21,23--25]("PAL16L8B_2_400_S0_out.mac")
	TRI[18,26]("PAL16L8B_2_425_S0_tri.mac")
	VCC[28]
	GND[14]
	NC[1,8,15,22]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!PAL20L8B-2CJS	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8B_2_400_S0_in.mac"),
		[16--21]("PAL16L8B_2_440_S0_in.mac")
	OUT[15,22]("PAL16L8B_2_400_S0_out.mac")
	BI[16--21]("PAL16L8B_2_400_S0_out.mac")
	TRI[15,22]("PAL16L8B_2_425_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!PAL20L8B-2CNS	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8B_2_400_S0_in.mac"),
		[16--21]("PAL16L8B_2_440_S0_in.mac")
	OUT[15,22]("PAL16L8B_2_400_S0_out.mac")
	BI[16--21]("PAL16L8B_2_400_S0_out.mac")
	TRI[15,22]("PAL16L8B_2_425_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!PAL20R4-5JC	PQ[28]	TYP["DIC"]
	IN[2--7,9--13,16,17,27]("PAL20R6_5_200_S0_in.mac"),
		[18,19,25,26]("PAL20R6_5_240_S0_in.mac")
	OUT[20,21,23,24]("PAL20R6_5_200_S0_out.mac")
	BI[18,19,25,26]("PAL20R6_5_200_S0_out.mac")
	TRI[20,21,23,24]("PAL20R6_5_225_S0_tri.mac")
	VCC[28]
	GND[14]
	NC[1,8,15,22]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,5ns"];
TI!PAL20R4-5PC	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL20R6_5_200_S0_in.mac"),
		[15,16,21,22]("PAL20R6_5_240_S0_in.mac")
	OUT[17--20]("PAL20R6_5_200_S0_out.mac")
	BI[15,16,21,22]("PAL20R6_5_200_S0_out.mac")
	TRI[17--20]("PAL20R6_5_225_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,5ns"];
TI!PAL20R4A-2CJS	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8A_2_400_S0_in.mac"),
		[15,16,21,22]("PAL16L8A_2_440_S0_in.mac")
	OUT[17--20]("PAL16L8A_2_400_S0_out.mac")
	BI[15,16,21,22]("PAL16L8A_2_400_S0_out.mac")
	TRI[17--20]("PAL16L8A_2_425_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL20R4A-2CNL	PQ[28]	TYP["DIC"]
	IN[2--7,9--13,16,17,27]("PAL16L8A_2_400_S0_in.mac"),
		[18,19,25,26]("PAL16L8A_2_440_S0_in.mac")
	OUT[20,21,23,24]("PAL16L8A_2_400_S0_out.mac")
	BI[18,19,25,26]("PAL16L8A_2_400_S0_out.mac")
	TRI[20,21,23,24]("PAL16L8A_2_425_S0_tri.mac")
	VCC[28]
	GND[14]
	NC[1,8,15,22]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL20R4A-2CNS	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8A_2_400_S0_in.mac"),
		[15,16,21,22]("PAL16L8A_2_440_S0_in.mac")
	OUT[17--20]("PAL16L8A_2_400_S0_out.mac")
	BI[15,16,21,22]("PAL16L8A_2_400_S0_out.mac")
	TRI[17--20]("PAL16L8A_2_425_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL20R4B-2CFN	PQ[28]	TYP["DIC"]
	IN[2--7,9--13,16,17,27]("PAL16L8B_2_400_S0_in.mac"),
		[18,19,25,26]("PAL16L8B_2_440_S0_in.mac")
	OUT[20,21,23,24]("PAL16L8B_2_400_S0_out.mac")
	BI[18,19,25,26]("PAL16L8B_2_400_S0_out.mac")
	TRI[20,21,23,24]("PAL16L8B_2_425_S0_tri.mac")
	VCC[28]
	GND[14]
	NC[1,8,15,22]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!PAL20R4B-2CJS	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8B_2_400_S0_in.mac"),
		[15,16,21,22]("PAL16L8B_2_440_S0_in.mac")
	OUT[17--20]("PAL16L8B_2_400_S0_out.mac")
	BI[15,16,21,22]("PAL16L8B_2_400_S0_out.mac")
	TRI[17--20]("PAL16L8B_2_425_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!PAL20R4B-2CNS	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8B_2_400_S0_in.mac"),
		[15,16,21,22]("PAL16L8B_2_440_S0_in.mac")
	OUT[17--20]("PAL16L8B_2_400_S0_out.mac")
	BI[15,16,21,22]("PAL16L8B_2_400_S0_out.mac")
	TRI[17--20]("PAL16L8B_2_425_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!PAL20R6-5JC	PQ[28]	TYP["DIC"]
	IN[2--7,9--13,16,17,27]("PAL20R6_5_200_S0_in.mac"),
		[18,26]("PAL20R6_5_240_S0_in.mac")
	OUT[19--21,23--25]("PAL20R6_5_200_S0_out.mac")
	BI[18,26]("PAL20R6_5_200_S0_out.mac")
	TRI[19--21,23--25]("PAL20R6_5_225_S0_tri.mac")
	VCC[28]
	GND[14]
	NC[1,8,15,22]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,5ns"];
TI!PAL20R6-5PC	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL20R6_5_200_S0_in.mac"),
		[15,22]("PAL20R6_5_240_S0_in.mac")
	OUT[16--21]("PAL20R6_5_200_S0_out.mac")
	BI[15,22]("PAL20R6_5_200_S0_out.mac")
	TRI[16--21]("PAL20R6_5_225_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,5ns"];
TI!PAL20R6A-2CJS	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8A_2_400_S0_in.mac"),
		[15,22]("PAL16L8A_2_440_S0_in.mac")
	OUT[16--21]("PAL16L8A_2_400_S0_out.mac")
	BI[15,22]("PAL16L8A_2_400_S0_out.mac")
	TRI[16--21]("PAL16L8A_2_425_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL20R6A-2CNL	PQ[28]	TYP["DIC"]
	IN[2--7,9--13,16,17,27]("PAL16L8A_2_400_S0_in.mac"),
		[18,26]("PAL16L8A_2_440_S0_in.mac")
	OUT[19--21,23--25]("PAL16L8A_2_400_S0_out.mac")
	BI[18,26]("PAL16L8A_2_400_S0_out.mac")
	TRI[19--21,23--25]("PAL16L8A_2_425_S0_tri.mac")
	VCC[28]
	GND[14]
	NC[1,8,15,22]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL20R6A-2CNS	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8A_2_400_S0_in.mac"),
		[15,22]("PAL16L8A_2_440_S0_in.mac")
	OUT[16--21]("PAL16L8A_2_400_S0_out.mac")
	BI[15,22]("PAL16L8A_2_400_S0_out.mac")
	TRI[16--21]("PAL16L8A_2_425_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL20R6B-2CFN	PQ[28]	TYP["DIC"]
	IN[2--7,9--13,16,17,27]("PAL16L8B_2_400_S0_in.mac"),
		[18,26]("PAL16L8B_2_440_S0_in.mac")
	OUT[19--21,23--25]("PAL16L8B_2_400_S0_out.mac")
	BI[18,26]("PAL16L8B_2_400_S0_out.mac")
	TRI[19--21,23--25]("PAL16L8B_2_425_S0_tri.mac")
	VCC[28]
	GND[14]
	NC[1,8,15,22]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!PAL20R6B-2CJS	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8B_2_400_S0_in.mac"),
		[15,22]("PAL16L8B_2_440_S0_in.mac")
	OUT[16--21]("PAL16L8B_2_400_S0_out.mac")
	BI[15,22]("PAL16L8B_2_400_S0_out.mac")
	TRI[16--21]("PAL16L8B_2_425_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!PAL20R6B-2CNS	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8B_2_400_S0_in.mac"),
		[15,22]("PAL16L8B_2_440_S0_in.mac")
	OUT[16--21]("PAL16L8B_2_400_S0_out.mac")
	BI[15,22]("PAL16L8B_2_400_S0_out.mac")
	TRI[16--21]("PAL16L8B_2_425_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!PAL20R8-5JC	PQ[28]	TYP["DIC"]
	IN[2--7,9--13,16,17,27]("PAL20R6_5_200_S0_in.mac")
	OUT[18--21,23--26]("PAL20R6_5_200_S0_out.mac")
	TRI[18--21,23--26]("PAL20R6_5_225_S0_tri.mac")
	VCC[28]
	GND[14]
	NC[1,8,15,22]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,5ns"];
TI!PAL20R8-5PC	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL20R6_5_200_S0_in.mac")
	OUT[15--22]("PAL20R6_5_200_S0_out.mac")
	TRI[15--22]("PAL20R6_5_225_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,5ns"];
TI!PAL20R8A-2CJS	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8A_2_400_S0_in.mac")
	OUT[15--22]("PAL16L8A_2_400_S0_out.mac")
	TRI[15--22]("PAL16L8A_2_425_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL20R8A-2CNL	PQ[28]	TYP["DIC"]
	IN[2--7,9--13,16,17,27]("PAL16L8A_2_400_S0_in.mac")
	OUT[18--21,23--26]("PAL16L8A_2_400_S0_out.mac")
	TRI[18--21,23--26]("PAL16L8A_2_425_S0_tri.mac")
	VCC[28]
	GND[14]
	NC[1,8,15,22]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL20R8A-2CNS	PQ[24]	TYP["DIC"]
	IN[1--11,13,14,23]("PAL16L8A_2_400_S0_in.mac")
	OUT[15--22]("PAL16L8A_2_400_S0_out.mac")
	TRI[15--22]("PAL16L8A_2_425_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,35ns"];
TI!PAL20R8B-2CFN	PQ[28]	TYP["DIC"]
	IN[2--7,9--13,16,17,27]("PAL16L8B_2_400_S0_in.mac")
	OUT[18--21,23--26]("PAL16L8B_2_400_S0_out.mac")
	TRI[18--21,23--26]("PAL16L8B_2_425_S0_tri.mac")
	VCC[28]
	GND[14]
	NC[1,8,15,22]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!PAL20R8B-2CJS	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("PAL16L8B_2_400_S0_in.mac"),
		[23]("PAL20R6_5_200_S0_in.mac")
	OUT[15--22]("PAL16L8B_2_400_S0_out.mac")
	TRI[15--22]("PAL16L8B_2_425_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!PAL20R8B-2CNS	PQ[24]	TYP["DIC"]
	IN[1--11,13,14]("PAL16L8B_2_400_S0_in.mac"),
		[23]("PAL20R6_5_200_S0_in.mac")
	OUT[15--22]("PAL16L8B_2_400_S0_out.mac")
	TRI[15--22]("PAL16L8B_2_425_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["PAL"]	TEC["TTL"]
	TXT["PAL,25ns"];
TI!SN74S00D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_000_S0_in.mac")
	OUT[3,6,8,11]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!SN74S00FK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("S_000_S0_in.mac")
	OUT[4,9,12,16]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!SN74S00J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_000_S0_in.mac")
	OUT[3,6,8,11]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!SN74S00N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_000_S0_in.mac")
	OUT[3,6,8,11]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!SN74S02D	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("S_000_S0_in.mac")
	OUT[1,4,10,13]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74S02J	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("S_000_S0_in.mac")
	OUT[1,4,10,13]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74S02N	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("S_000_S0_in.mac")
	OUT[1,4,10,13]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74S02FK	PQ[20]	TYP["DIC"]
	IN[3,4,8,9,12,13,16,18]("S_000_S0_in.mac")
	OUT[2,6,14,19]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN74S03D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_000_S0_in.mac")
	OUT[3,6,8,11]("S_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-NAND gates with open-collector outputs"];
TI!SN74S03FK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("S_000_S0_in.mac")
	OUT[4,9,12,16]("S_011_S4_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-NAND gates with open-collector outputs"];
TI!SN74S03J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_000_S0_in.mac")
	OUT[3,6,8,11]("S_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-NAND gates with open-collector outputs"];
TI!SN74S03N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_000_S0_in.mac")
	OUT[3,6,8,11]("S_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-NAND gates with open-collector outputs"];
TI!SN74S04D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("S_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Hex inverters"];
TI!SN74S04FK	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]("S_000_S0_in.mac")
	OUT[3,6,9,12,14,18]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["S"]
	TXT["Hex inverters"];
TI!SN74S04J	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("S_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Hex inverters"];
TI!SN74S04N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("S_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Hex inverters"];
TI!SN74S05D	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("S_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("S_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Hex inverters with open-collector outputs"];
TI!SN74S05FK	PQ[20]	TYP["DIC"]
	IN[2,4,8,13,16,19]("S_000_S0_in.mac")
	OUT[3,6,9,12,14,18]("S_011_S4_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["S"]
	TXT["Hex inverters with open-collector outputs"];
TI!SN74S05J	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("S_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("S_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Hex inverters with open-collector outputs"];
TI!SN74S05N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("S_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("S_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Hex inverters with open-collector outputs"];
TI!SN74S08D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_000_S0_in.mac")
	OUT[3,6,8,11]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!SN74S08FK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("S_000_S0_in.mac")
	OUT[4,9,12,16]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!SN74S08J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_000_S0_in.mac")
	OUT[3,6,8,11]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!SN74S08N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_000_S0_in.mac")
	OUT[3,6,8,11]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!SN74S09D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_000_S0_in.mac")
	OUT[3,6,8,11]("S_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-AND gates with open-collector outputs"];
TI!SN74S09FK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("S_000_S0_in.mac")
	OUT[4,9,12,16]("S_011_S4_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-AND gates with open-collector outputs"];
TI!SN74S09J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_000_S0_in.mac")
	OUT[3,6,8,11]("S_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-AND gates with open-collector outputs"];
TI!SN74S09N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_000_S0_in.mac")
	OUT[3,6,8,11]("S_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-AND gates with open-collector outputs"];
TI!SN74S10D	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("S_000_S0_in.mac")
	OUT[6,8,12]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Triple 3-input positive-NAND gates"];
TI!SN74S10FK	PQ[20]	TYP["DIC"]
	IN[2--4,6,8,13,14,16,19]("S_000_S0_in.mac")
	OUT[9,12,18]("S_010_S4_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["S"]
	TXT["Triple 3-input positive-NAND gates"];
TI!SN74S10J	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("S_000_S0_in.mac")
	OUT[6,8,12]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Triple 3-input positive-NAND gates"];
TI!SN74S10N	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("S_000_S0_in.mac")
	OUT[6,8,12]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Triple 3-input positive-NAND gates"];
TI!SN74S11D	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("S_000_S0_in.mac")
	OUT[6,8,12]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Triple 3-input positive-AND gates"];
TI!SN74S11FK	PQ[20]	TYP["DIC"]
	IN[2--4,6,8,13,14,16,19]("S_000_S0_in.mac")
	OUT[9,12,18]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["S"]
	TXT["Triple 3-input positive-AND gates"];
TI!SN74S11J	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("S_000_S0_in.mac")
	OUT[6,8,12]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Triple 3-input positive-AND gates"];
TI!SN74S11N	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("S_000_S0_in.mac")
	OUT[6,8,12]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Triple 3-input positive-AND gates"];
TI!SN74S15D	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("S_000_S0_in.mac")
	OUT[6,8,12]("S_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Triple 3-input positive-AND gates with open-collector outputs"];
TI!SN74S15J	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("S_000_S0_in.mac")
	OUT[6,8,12]("S_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Triple 3-input positive-AND gates with open-collector outputs"];
TI!SN74S15N	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("S_000_S0_in.mac")
	OUT[6,8,12]("S_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Triple 3-input positive-AND gates with open-collector outputs"];
TI!SN74S15FK	PQ[20]	TYP["DIC"]
	IN[2--4,6,8,13,14,16,19]("S_000_S0_in.mac")
	OUT[9,12,18]("S_010_S4_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["S"]
	TXT["Triple 3-input positive-AND gates with open-collector outputs"];
TI!SN74S20D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_000_S0_in.mac")
	OUT[6,8]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["S"]
	TXT["Dual 4-input positive-NAND gates"];
TI!SN74S20J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_000_S0_in.mac")
	OUT[6,8]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["S"]
	TXT["Dual 4-input positive-NAND gates"];
TI!SN74S20N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_000_S0_in.mac")
	OUT[6,8]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["S"]
	TXT["Dual 4-input positive-NAND gates"];
TI!SN74S20FK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("S_000_S0_in.mac")
	OUT[9,12]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,4,5,7,11,15--17]
	FAM["74"]	TEC["S"]
	TXT["Dual 4-input positive-NAND gates"];
TI!SN74S22D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_000_S0_in.mac")
	OUT[6,8]("S_010_S4_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["S"]
	TXT["Dual 4-input positive-NAND gates with open-collector outputs"];
TI!SN74S22FK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("S_000_S0_in.mac")
	OUT[9,12]("S_010_S4_out.mac")
	VCC[20]
	GND[10]
	NC[1,4,5,7,11,15--17]
	FAM["74"]	TEC["S"]
	TXT["Dual 4-input positive-NAND gates with open-collector outputs"];
TI!SN74S22J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_000_S0_in.mac")
	OUT[6,8]("S_010_S4_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["S"]
	TXT["Dual 4-input positive-NAND gates with open-collector outputs"];
TI!SN74S22N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_000_S0_in.mac")
	OUT[6,8]("S_010_S4_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["S"]
	TXT["Dual 4-input positive-NAND gates with open-collector outputs"];
TI!SN74S30D	PQ[14]	TYP["DIC"]
	IN[1--6,11,12]("S_000_S0_in.mac")
	OUT[8]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[9,10,13]
	FAM["74"]	TEC["S"]
	TXT["8-input positive-NAND gates"];
TI!SN74S30FK	PQ[20]	TYP["DIC"]
	IN[2--4,6,8,9,16,18]("S_000_S0_in.mac")
	OUT[12]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,13--15,17,19]
	FAM["74"]	TEC["S"]
	TXT["8-input positive-NAND gates"];
TI!SN74S30J	PQ[14]	TYP["DIC"]
	IN[1--6,11,12]("S_000_S0_in.mac")
	OUT[8]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[9,10,13]
	FAM["74"]	TEC["S"]
	TXT["8-input positive-NAND gates"];
TI!SN74S30N	PQ[14]	TYP["DIC"]
	IN[1--6,11,12]("S_000_S0_in.mac")
	OUT[8]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[9,10,13]
	FAM["74"]	TEC["S"]
	TXT["8-input positive-NAND gates"];
TI!SN74S32D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_000_S0_in.mac")
	OUT[3,6,8,11]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN74S32FK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("S_000_S0_in.mac")
	OUT[4,9,12,16]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN74S32J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_000_S0_in.mac")
	OUT[3,6,8,11]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN74S32N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_000_S0_in.mac")
	OUT[3,6,8,11]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN74S37D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_010_S0_in.mac")
	OUT[3,6,8,11]("S_020_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-NAND buffers"];
TI!SN74S37FK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("S_010_S0_in.mac")
	OUT[4,9,12,16]("S_020_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-NAND buffers"];
TI!SN74S37J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_010_S0_in.mac")
	OUT[3,6,8,11]("S_020_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-NAND buffers"];
TI!SN74S37N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_010_S0_in.mac")
	OUT[3,6,8,11]("S_020_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-NAND buffers"];
TI!SN74S38D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_010_S0_in.mac")
	OUT[3,6,8,11]("S_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-NAND buffers with open-collector outputs"];
TI!SN74S38FK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("S_010_S0_in.mac")
	OUT[4,9,12,16]("S_010_S4_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-NAND buffers with open-collector outputs"];
TI!SN74S38J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_010_S0_in.mac")
	OUT[3,6,8,11]("S_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-NAND buffers with open-collector outputs"];
TI!SN74S38N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_010_S0_in.mac")
	OUT[3,6,8,11]("S_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-NAND buffers with open-collector outputs"];
TI!SN74S40D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_010_S0_in.mac")
	OUT[6,8]("S_020_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["S"]
	TXT["Dual 4-input positive-NAND buffers"];
TI!SN74S40FK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("S_010_S0_in.mac")
	OUT[9,12]("S_020_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,4,5,7,11,15--17]
	FAM["74"]	TEC["S"]
	TXT["Dual 4-input positive-NAND buffers"];
TI!SN74S40J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_010_S0_in.mac")
	OUT[6,8]("S_020_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["S"]
	TXT["Dual 4-input positive-NAND buffers"];
TI!SN74S40N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_010_S0_in.mac")
	OUT[6,8]("S_020_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["S"]
	TXT["Dual 4-input positive-NAND buffers"];
TI!SN74S51D	PQ[14]	TYP["DIC"]
	IN[1--5,9,10,13]("S_000_S0_in.mac")
	OUT[6,8]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[11,12]
	FAM["74"]	TEC["S"]
	TXT["Dual 2-wide 2-input, 2-wide 3-input AND-OR-invert gates"];
TI!SN74S51FK	PQ[20]	TYP["DIC"]
	IN[2--4,6,8,13,14,19]("S_000_S0_in.mac")
	OUT[9,12]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15--18]
	FAM["74"]	TEC["S"]
	TXT["Dual 2-wide 2-input, 2-wide 3-input AND-OR-invert gates"];
TI!SN74S51J	PQ[14]	TYP["DIC"]
	IN[1--5,9,10,13]("S_000_S0_in.mac")
	OUT[6,8]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[11,12]
	FAM["74"]	TEC["S"]
	TXT["Dual 2-wide 2-input, 2-wide 3-input AND-OR-invert gates"];
TI!SN74S51N	PQ[14]	TYP["DIC"]
	IN[1--5,9,10,13]("S_000_S0_in.mac")
	OUT[6,8]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[11,12]
	FAM["74"]	TEC["S"]
	TXT["Dual 2-wide 2-input, 2-wide 3-input AND-OR-invert gates"];
TI!SN74S64D	PQ[14]	TYP["DIC"]
	IN[1--6,9--13]("S_000_S0_in.mac")
	OUT[8]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["4-2-3-2 input AND-OR-invert gates"];
TI!SN74S64FK	PQ[20]	TYP["DIC"]
	IN[2--4,6,8,9,13,14,16,18,19]("S_000_S0_in.mac")
	OUT[12]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["S"]
	TXT["4-2-3-2 input AND-OR-invert gates"];
TI!SN74S64J	PQ[14]	TYP["DIC"]
	IN[1--6,9--13]("S_000_S0_in.mac")
	OUT[8]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["4-2-3-2 input AND-OR-invert gates"];
TI!SN74S64N	PQ[14]	TYP["DIC"]
	IN[1--6,9--13]("S_000_S0_in.mac")
	OUT[8]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["4-2-3-2 input AND-OR-invert gates"];
TI!SN74S65D	PQ[14]	TYP["DIC"]
	IN[1--6,9--13]("S_000_S0_in.mac")
	OUT[8]("S_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["4-2-3-2 input AND-OR-invert gates"];
TI!SN74S65FK	PQ[20]	TYP["DIC"]
	IN[2--4,6,8,9,13,14,16,18,19]("S_000_S0_in.mac")
	OUT[12]("S_011_S4_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["S"]
	TXT["4-2-3-2 input AND-OR-invert gates"];
TI!SN74S65J	PQ[14]	TYP["DIC"]
	IN[1--6,9--13]("S_000_S0_in.mac")
	OUT[8]("S_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["4-2-3-2 input AND-OR-invert gates"];
TI!SN74S65N	PQ[14]	TYP["DIC"]
	IN[1--6,9--13]("S_000_S0_in.mac")
	OUT[8]("S_011_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["4-2-3-2 input AND-OR-invert gates"];
TI!SN74S74D	PQ[14]	TYP["DIC"]
	IN[1,3,4,10--13]("S_010_S0_in.mac"),
		[2]("S_000_S0_in.mac")
	OUT[5,6,8,9]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Dual D-type positive-edge-triggered flip-flops with clear and preset"];
TI!SN74S74FK	PQ[20]	TYP["DIC"]
	IN[2,4,6,14,16,18,19]("S_010_S0_in.mac"),
		[3]("S_000_S0_in.mac")
	OUT[8,9,12,13]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["S"]
	TXT["Dual D-type positive-edge-triggered flip-flops with clear and preset"];
TI!SN74S74J	PQ[14]	TYP["DIC"]
	IN[1,3,4,10--13]("S_010_S0_in.mac"),
		[2]("S_000_S0_in.mac")
	OUT[5,6,8,9]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Dual D-type positive-edge-triggered flip-flops with clear and preset"];
TI!SN74S74N	PQ[14]	TYP["DIC"]
	IN[1,3,4,10--13]("S_010_S0_in.mac"),
		[2]("S_000_S0_in.mac")
	OUT[5,6,8,9]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Dual D-type positive-edge-triggered flip-flops with clear and preset"];
TI!SN74S85D	PQ[16]	TYP["DIC"]
	IN[1,3,9--15]("S_010_S0_in.mac"),
		[2,4]("S_000_S0_in.mac")
	OUT[5--7]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["4-bit magnitude comparators"];
TI!SN74S85FK	PQ[20]	TYP["DIC"]
	IN[2,4,12--15,17--19]("S_010_S0_in.mac"),
		[3,5]("S_000_S0_in.mac")
	OUT[7--9]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["S"]
	TXT["4-bit magnitude comparators"];
TI!SN74S85J	PQ[16]	TYP["DIC"]
	IN[1,3,9--15]("S_010_S0_in.mac"),
		[2,4]("S_000_S0_in.mac")
	OUT[5--7]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["4-bit magnitude comparators"];
TI!SN74S85N	PQ[16]	TYP["DIC"]
	IN[1,3,9--15]("S_010_S0_in.mac"),
		[2,4]("S_000_S0_in.mac")
	OUT[5--7]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["4-bit magnitude comparators"];
TI!SN74S86D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_000_S0_in.mac")
	OUT[3,6,8,11]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input exclusive-OR gates"];
TI!SN74S86FK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("S_000_S0_in.mac")
	OUT[4,9,12,16]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input exclusive-OR gates"];
TI!SN74S86J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_000_S0_in.mac")
	OUT[3,6,8,11]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input exclusive-OR gates"];
TI!SN74S86N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_000_S0_in.mac")
	OUT[3,6,8,11]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input exclusive-OR gates"];
TI!SN74S112AD	PQ[16]	TYP["DIC"]
	IN[1,4,10,13--15]("S_010_S0_in.mac"),
		[2,3,11,12]("S_000_S0_in.mac")
	OUT[5--7,9]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Dual J-K negative-edge-triggered flip-flops with clear and preset"];
TI!SN74S112AFK	PQ[20]	TYP["DIC"]
	IN[2,5,13,17--19]("S_010_S0_in.mac"),
		[3,4,14,15]("S_000_S0_in.mac")
	OUT[7--9,12]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["S"]
	TXT["Dual J-K negative-edge-triggered flip-flops with clear and preset"];
TI!SN74S112AJ	PQ[16]	TYP["DIC"]
	IN[1,4,10,13--15]("S_010_S0_in.mac"),
		[2,3,11,12]("S_000_S0_in.mac")
	OUT[5--7,9]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Dual J-K negative-edge-triggered flip-flops with clear and preset"];
TI!SN74S112AN	PQ[16]	TYP["DIC"]
	IN[1,4,10,13--15]("S_010_S0_in.mac"),
		[2,3,11,12]("S_000_S0_in.mac")
	OUT[5--7,9]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Dual J-K negative-edge-triggered flip-flops with clear and preset"];
TI!SN74S113AD	PQ[14]	TYP["DIC"]
	IN[1,4,10,13]("S_010_S0_in.mac"),
		[2,3,11,12]("S_000_S0_in.mac")
	OUT[5,6,8,9]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Dual J-K negative-edge-triggered flip-flops with preset"];
TI!SN74S113AJ	PQ[14]	TYP["DIC"]
	IN[1,4,10,13]("S_010_S0_in.mac"),
		[2,3,11,12]("S_000_S0_in.mac")
	OUT[5,6,8,9]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Dual J-K negative-edge-triggered flip-flops with preset"];
TI!SN74S113AN	PQ[14]	TYP["DIC"]
	IN[1,4,10,13]("S_010_S0_in.mac"),
		[2,3,11,12]("S_000_S0_in.mac")
	OUT[5,6,8,9]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Dual J-K negative-edge-triggered flip-flops with preset"];
TI!SN74S113AFK	PQ[20]	TYP["DIC"]
	IN[2,6,14,19]("S_010_S0_in.mac"),
		[3,4,16,18]("S_000_S0_in.mac")
	OUT[8,9,12,13]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["S"]
	TXT["Dual J-K negative-edge-triggered flip-flops with preset"];
TI!SN74S114AD	PQ[14]	TYP["DIC"]
	IN[1,4,10,13]("S_010_S0_in.mac"),
		[2,3,11,12]("S_000_S0_in.mac")
	OUT[5,6,8,9]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Dual J-K negative-edge-triggered flip-flops with preset, common clear, and common clock"];
TI!SN74S114AJ	PQ[14]	TYP["DIC"]
	IN[1,4,10,13]("S_010_S0_in.mac"),
		[2,3,11,12]("S_000_S0_in.mac")
	OUT[5,6,8,9]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Dual J-K negative-edge-triggered flip-flops with preset, common clear, and common clock"];
TI!SN74S114AN	PQ[14]	TYP["DIC"]
	IN[1,4,10,13]("S_010_S0_in.mac"),
		[2,3,11,12]("S_000_S0_in.mac")
	OUT[5,6,8,9]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Dual J-K negative-edge-triggered flip-flops with preset, common clear, and common clock"];
TI!SN74S114AFK	PQ[20]	TYP["DIC"]
	IN[2,6,14,19]("S_010_S0_in.mac"),
		[3,4,16,18]("S_000_S0_in.mac")
	OUT[8,9,12,13]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["S"]
	TXT["Dual J-K negative-edge-triggered flip-flops with preset, common clear, and common clock"];
TI!SN74S132D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_000_S0_in.mac")
	OUT[3,6,8,11]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-NAND gates with Schmitt-trigger inputs"];
TI!SN74S132J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_000_S0_in.mac")
	OUT[3,6,8,11]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-NAND gates with Schmitt-trigger inputs"];
TI!SN74S132N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_000_S0_in.mac")
	OUT[3,6,8,11]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-NAND gates with Schmitt-trigger inputs"];
TI!SN74S132FK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("S_000_S0_in.mac")
	OUT[4,9,12,16]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-input positive-NAND gates with Schmitt-trigger inputs"];
TI!SN74S133D	PQ[16]	TYP["DIC"]
	IN[1--7,10--15]("S_000_S0_in.mac")
	OUT[9]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["13-input positive-NAND gates"];
TI!SN74S133FK	PQ[20]	TYP["DIC"]
	IN[2--5,7--9,13--15,17--19]("S_000_S0_in.mac")
	OUT[12]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["S"]
	TXT["13-input positive-NAND gates"];
TI!SN74S133J	PQ[16]	TYP["DIC"]
	IN[1--7,10--15]("S_000_S0_in.mac")
	OUT[9]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["13-input positive-NAND gates"];
TI!SN74S133N	PQ[16]	TYP["DIC"]
	IN[1--7,10--15]("S_000_S0_in.mac")
	OUT[9]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["13-input positive-NAND gates"];
TI!SN74S134D	PQ[16]	TYP["DIC"]
	IN[1--7,10--15]("S_000_S0_in.mac")
	OUT[9]("S_015_S0_out.mac")
	TRI[9]("S_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["12-input positive-NAND gates with 3-state outputs"];
TI!SN74S134J	PQ[16]	TYP["DIC"]
	IN[1--7,10--15]("S_000_S0_in.mac")
	OUT[9]("S_015_S0_out.mac")
	TRI[9]("S_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["12-input positive-NAND gates with 3-state outputs"];
TI!SN74S134N	PQ[16]	TYP["DIC"]
	IN[1--7,10--15]("S_000_S0_in.mac")
	OUT[9]("S_015_S0_out.mac")
	TRI[9]("S_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["12-input positive-NAND gates with 3-state outputs"];
TI!SN74S134FK	PQ[20]	TYP["DIC"]
	IN[2--5,7--9,13--15,17--19]("S_000_S0_in.mac")
	OUT[12]("S_015_S0_out.mac")
	TRI[12]("S_025_S0_tri.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["S"]
	TXT["12-input positive-NAND gates with 3-state outputs"];
TI!SN74S135D	PQ[16]	TYP["DIC"]
	IN[1,2,4--6,10--12,14,15]("S_000_S0_in.mac")
	OUT[3,7,9,13]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Quadruple exclusive-OR/NOR gates"];
TI!SN74S135FK	PQ[20]	TYP["DIC"]
	IN[2,3,5,7,8,13--15,18,19]("S_000_S0_in.mac")
	OUT[4,9,12,17]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["S"]
	TXT["Quadruple exclusive-OR/NOR gates"];
TI!SN74S135J	PQ[16]	TYP["DIC"]
	IN[1,2,4--6,10--12,14,15]("S_000_S0_in.mac")
	OUT[3,7,9,13]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Quadruple exclusive-OR/NOR gates"];
TI!SN74S135N	PQ[16]	TYP["DIC"]
	IN[1,2,4--6,10--12,14,15]("S_000_S0_in.mac")
	OUT[3,7,9,13]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Quadruple exclusive-OR/NOR gates"];
TI!SN74S138AD	PQ[16]	TYP["DIC"]
	IN[1--6]("S_000_S0_in.mac")
	OUT[7,9--15]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74S138AFK	PQ[20]	TYP["DIC"]
	IN[2--5,7,8]("S_000_S0_in.mac")
	OUT[9,12--15,17--19]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["S"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74S138AJ	PQ[16]	TYP["DIC"]
	IN[1--6]("S_000_S0_in.mac")
	OUT[7,9--15]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74S138AN	PQ[16]	TYP["DIC"]
	IN[1--6]("S_000_S0_in.mac")
	OUT[7,9--15]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["3-line to 8-line decoders/demultiplexers"];
TI!SN74S139AD	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("S_000_S0_in.mac")
	OUT[4--7,9--12]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74S139AFK	PQ[20]	TYP["DIC"]
	IN[2--4,17--19]("S_000_S0_in.mac")
	OUT[5,7--9,12--15]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["S"]
	TXT["Dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74S139AJ	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("S_000_S0_in.mac")
	OUT[4--7,9--12]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74S139AN	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("S_000_S0_in.mac")
	OUT[4--7,9--12]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74S140D	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_010_S0_in.mac")
	OUT[6,8]("S_030_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["S"]
	TXT["Dual 4-input positive-NAND 50-Ohm line drivers"];
TI!SN74S140FK	PQ[20]	TYP["DIC"]
	IN[2,3,6,8,13,14,18,19]("S_010_S0_in.mac")
	OUT[9,12]("S_030_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,4,5,7,11,15--17]
	FAM["74"]	TEC["S"]
	TXT["Dual 4-input positive-NAND 50-Ohm line drivers"];
TI!SN74S140J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_010_S0_in.mac")
	OUT[6,8]("S_030_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["S"]
	TXT["Dual 4-input positive-NAND 50-Ohm line drivers"];
TI!SN74S140N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("S_010_S0_in.mac")
	OUT[6,8]("S_030_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["S"]
	TXT["Dual 4-input positive-NAND 50-Ohm line drivers"];
TI!SN74S151D	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("S_000_S0_in.mac")
	OUT[5,6]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Data selectors/multiplexers"];
TI!SN74S151FK	PQ[20]	TYP["DIC"]
	IN[2--5,9,12--15,17--19]("S_000_S0_in.mac")
	OUT[7,8]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["S"]
	TXT["Data selectors/multiplexers"];
TI!SN74S151J	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("S_000_S0_in.mac")
	OUT[5,6]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Data selectors/multiplexers"];
TI!SN74S151N	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("S_000_S0_in.mac")
	OUT[5,6]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Data selectors/multiplexers"];
TI!SN74S153D	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("S_000_S0_in.mac")
	OUT[7,9]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers"];
TI!SN74S153FK	PQ[20]	TYP["DIC"]
	IN[2--5,7,8,13--15,17--19]("S_000_S0_in.mac")
	OUT[9,12]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["S"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers"];
TI!SN74S153J	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("S_000_S0_in.mac")
	OUT[7,9]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers"];
TI!SN74S153N	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("S_000_S0_in.mac")
	OUT[7,9]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers"];
TI!SN74S157D	PQ[16]	TYP["DIC"]
	IN[1,15]("S_010_S0_in.mac"),
		[2,3,5,6,10,11,13,14]("S_000_S0_in.mac")
	OUT[4,7,9,12]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74S157FK	PQ[20]	TYP["DIC"]
	IN[2,19]("S_010_S0_in.mac"),
		[3,4,7,8,13,14,17,18]("S_000_S0_in.mac")
	OUT[5,9,12,15]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74S157J	PQ[16]	TYP["DIC"]
	IN[1,15]("S_010_S0_in.mac"),
		[2,3,5,6,10,11,13,14]("S_000_S0_in.mac")
	OUT[4,7,9,12]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74S157N	PQ[16]	TYP["DIC"]
	IN[1,15]("S_010_S0_in.mac"),
		[2,3,5,6,10,11,13,14]("S_000_S0_in.mac")
	OUT[4,7,9,12]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74S158D	PQ[16]	TYP["DIC"]
	IN[1,15]("S_010_S0_in.mac"),
		[2,3,5,6,10,11,13,14]("S_000_S0_in.mac")
	OUT[4,7,9,12]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74S158FK	PQ[20]	TYP["DIC"]
	IN[2,19]("S_010_S0_in.mac"),
		[3,4,7,8,13,14,17,18]("S_000_S0_in.mac")
	OUT[5,9,12,15]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74S158J	PQ[16]	TYP["DIC"]
	IN[1,15]("S_010_S0_in.mac"),
		[2,3,5,6,10,11,13,14]("S_000_S0_in.mac")
	OUT[4,7,9,12]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74S158N	PQ[16]	TYP["DIC"]
	IN[1,15]("S_010_S0_in.mac"),
		[2,3,5,6,10,11,13,14]("S_000_S0_in.mac")
	OUT[4,7,9,12]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74S162D	PQ[16]	TYP["DIC"]
	IN[1--7,9]("S_000_S0_in.mac"),
		[10]("S_010_S0_in.mac")
	OUT[11--15]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Synchronous 4-bit counters"];
TI!SN74S162FK	PQ[20]	TYP["DIC"]
	IN[2--5,7--9,12]("S_000_S0_in.mac"),
		[13]("S_010_S0_in.mac")
	OUT[14,15,17--19]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["S"]
	TXT["Synchronous 4-bit counters"];
TI!SN74S162J	PQ[16]	TYP["DIC"]
	IN[1--7,9]("S_000_S0_in.mac"),
		[10]("S_010_S0_in.mac")
	OUT[11--15]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Synchronous 4-bit counters"];
TI!SN74S162N	PQ[16]	TYP["DIC"]
	IN[1--7,9]("S_000_S0_in.mac"),
		[10]("S_010_S0_in.mac")
	OUT[11--15]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Synchronous 4-bit counters"];
TI!SN74S163FK	PQ[20]	TYP["DIC"]
	IN[2--5,7--9,12]("S_000_S0_in.mac"),
		[13]("S_010_S0_in.mac")
	OUT[14,15,17--19]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["S"]
	TXT["Synchronous 4-bit counters"];
TI!SN74S163D	PQ[16]	TYP["DIC"]
	IN[1--7,9]("S_000_S0_in.mac"),
		[10]("S_010_S0_in.mac")
	OUT[11--15]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Synchronous 4-bit counters"];
TI!SN74S163J	PQ[16]	TYP["DIC"]
	IN[1--7,9]("S_000_S0_in.mac"),
		[10]("S_010_S0_in.mac")
	OUT[11--15]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Synchronous 4-bit counters"];
TI!SN74S163N	PQ[16]	TYP["DIC"]
	IN[1--7,9]("S_000_S0_in.mac"),
		[10]("S_010_S0_in.mac")
	OUT[11--15]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Synchronous 4-bit counters"];
TI!SN74S168D	PQ[16]	TYP["DIC"]
	IN[1--7,9]("S_000_S0_in.mac"),
		[10]("S_010_S0_in.mac")
	OUT[11--15]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Synchronous 4-bit up/down counters"];
TI!SN74S168FK	PQ[20]	TYP["DIC"]
	IN[2--5,7--9,12]("S_000_S0_in.mac"),
		[13]("S_010_S0_in.mac")
	OUT[14,15,17--19]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["S"]
	TXT["Synchronous 4-bit up/down counters"];
TI!SN74S168J	PQ[16]	TYP["DIC"]
	IN[1--7,9]("S_000_S0_in.mac"),
		[10]("S_010_S0_in.mac")
	OUT[11--15]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Synchronous 4-bit up/down counters"];
TI!SN74S168N	PQ[16]	TYP["DIC"]
	IN[1--7,9]("S_000_S0_in.mac"),
		[10]("S_010_S0_in.mac")
	OUT[11--15]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Synchronous 4-bit up/down counters"];
TI!SN74S169D	PQ[16]	TYP["DIC"]
	IN[1--7,9]("S_000_S0_in.mac"),
		[10]("S_010_S0_in.mac")
	OUT[11--15]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Synchronous 4-bit up/down counters"];
TI!SN74S169J	PQ[16]	TYP["DIC"]
	IN[1--7,9]("S_000_S0_in.mac"),
		[10]("S_010_S0_in.mac")
	OUT[11--15]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Synchronous 4-bit up/down counters"];
TI!SN74S169N	PQ[16]	TYP["DIC"]
	IN[1--7,9]("S_000_S0_in.mac"),
		[10]("S_010_S0_in.mac")
	OUT[11--15]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Synchronous 4-bit up/down counters"];
TI!SN74S169FK	PQ[20]	TYP["DIC"]
	IN[2--5,7--9,12]("S_000_S0_in.mac"),
		[13]("S_010_S0_in.mac")
	OUT[14,15,17--19]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["S"]
	TXT["Synchronous 4-bit up/down counters"];
TI!SN74S174D	PQ[16]	TYP["DIC"]
	IN[1,3,4,6,9,11,13,14]("S_000_S0_in.mac")
	OUT[2,5,7,10,12,15]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Hex D-type flip-flops with clear"];
TI!SN74S174FK	PQ[20]	TYP["DIC"]
	IN[2,4,5,8,12,14,17,18]("S_000_S0_in.mac")
	OUT[3,7,9,13,15,19]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["S"]
	TXT["Hex D-type flip-flops with clear"];
TI!SN74S174J	PQ[16]	TYP["DIC"]
	IN[1,3,4,6,9,11,13,14]("S_000_S0_in.mac")
	OUT[2,5,7,10,12,15]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Hex D-type flip-flops with clear"];
TI!SN74S174N	PQ[16]	TYP["DIC"]
	IN[1,3,4,6,9,11,13,14]("S_000_S0_in.mac")
	OUT[2,5,7,10,12,15]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Hex D-type flip-flops with clear"];
TI!SN74S175D	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,12,13]("S_000_S0_in.mac")
	OUT[2,3,6,7,10,11,14,15]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Quadruple D-type flip-flops with clear"];
TI!SN74S175J	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,12,13]("S_000_S0_in.mac")
	OUT[2,3,6,7,10,11,14,15]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Quadruple D-type flip-flops with clear"];
TI!SN74S175N	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,12,13]("S_000_S0_in.mac")
	OUT[2,3,6,7,10,11,14,15]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Quadruple D-type flip-flops with clear"];
TI!SN74S175FK	PQ[20]	TYP["DIC"]
	IN[2,5,7,12,15,17]("S_000_S0_in.mac")
	OUT[3,4,8,9,13,14,18,19]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["S"]
	TXT["Quadruple D-type flip-flops with clear"];
TI!SN74S181DW	PQ[24]	TYP["DIC"]
	IN[1--7,18--23]("S_010_S0_in.mac"),
		[8]("S_000_S0_in.mac")
	OUT[9--11,13,15--17]("S_000_S0_out.mac"),
		[14]("S_011_S4_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["S"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74S181FK	PQ[28]	TYP["DIC"]
	IN[2--7,9,21,23--27]("S_010_S0_in.mac"),
		[10]("S_000_S0_in.mac")
	OUT[11--13,16,18--20]("S_000_S0_out.mac"),
		[17]("S_011_S4_out.mac")
	VCC[28]
	GND[14]
	NC[1,8,15,22]
	FAM["74"]	TEC["S"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74S181J	PQ[24]	TYP["DIC"]
	IN[1--7,18--23]("S_010_S0_in.mac"),
		[8]("S_000_S0_in.mac")
	OUT[9--11,13,15--17]("S_000_S0_out.mac"),
		[14]("S_011_S4_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["S"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74S181N	PQ[24]	TYP["DIC"]
	IN[1--7,18--23]("S_010_S0_in.mac"),
		[8]("S_000_S0_in.mac")
	OUT[9--11,13,15--17]("S_000_S0_out.mac"),
		[14]("S_011_S4_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["S"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74S182D	PQ[16]	TYP["DIC"]
	IN[1--6,14,15]("S_010_S0_in.mac"),
		[13]("S_000_S0_in.mac")
	OUT[7,9--12]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Look-ahead carry generators"];
TI!SN74S182FK	PQ[20]	TYP["DIC"]
	IN[2--5,7,8,18,19]("S_010_S0_in.mac"),
		[17]("S_000_S0_in.mac")
	OUT[9,12--15]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["S"]
	TXT["Look-ahead carry generators"];
TI!SN74S182J	PQ[16]	TYP["DIC"]
	IN[1--6,14,15]("S_010_S0_in.mac"),
		[13]("S_000_S0_in.mac")
	OUT[7,9--12]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Look-ahead carry generators"];
TI!SN74S182N	PQ[16]	TYP["DIC"]
	IN[1--6,14,15]("S_010_S0_in.mac"),
		[13]("S_000_S0_in.mac")
	OUT[7,9--12]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Look-ahead carry generators"];
TI!SN74S194D	PQ[16]	TYP["DIC"]
	IN[1--7,9--11]("S_000_S0_in.mac")
	OUT[12--15]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["4-bit bidirectional universal shift registers"];
TI!SN74S194FK	PQ[20]	TYP["DIC"]
	IN[2--5,7--9,12--14]("S_000_S0_in.mac")
	OUT[15,17--19]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["S"]
	TXT["4-bit bidirectional universal shift registers"];
TI!SN74S194J	PQ[16]	TYP["DIC"]
	IN[1--7,9--11]("S_000_S0_in.mac")
	OUT[12--15]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["4-bit bidirectional universal shift registers"];
TI!SN74S194N	PQ[16]	TYP["DIC"]
	IN[1--7,9--11]("S_000_S0_in.mac")
	OUT[12--15]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["4-bit bidirectional universal shift registers"];
TI!SN74S195D	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("S_000_S0_in.mac")
	OUT[11--15]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["4-bit parallel-access shift registers"];
TI!SN74S195FK	PQ[20]	TYP["DIC"]
	IN[2--5,7--9,12,13]("S_000_S0_in.mac")
	OUT[14,15,17--19]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["S"]
	TXT["4-bit parallel-access shift registers"];
TI!SN74S195J	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("S_000_S0_in.mac")
	OUT[11--15]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["4-bit parallel-access shift registers"];
TI!SN74S195N	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("S_000_S0_in.mac")
	OUT[11--15]("S_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["4-bit parallel-access shift registers"];
TI!SN74S196D	PQ[14]	TYP["DIC"]
	IN[1,3,4,10,11,13]("S_000_S0_in.mac"),
		[6,8]("S_010_S0_in.mac")
	OUT[2,5,9,12]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["100-MHz presettable decade or binary counters/latches"];
TI!SN74S196FK	PQ[20]	TYP["DIC"]
	IN[2,4,6,14,16,19]("S_000_S0_in.mac"),
		[9,12]("S_010_S0_in.mac")
	OUT[3,8,13,18]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["S"]
	TXT["100-MHz presettable decade or binary counters/latches"];
TI!SN74S197FK	PQ[20]	TYP["DIC"]
	IN[2,4,6,14,16,19]("S_000_S0_in.mac"),
		[9,12]("S_010_S0_in.mac")
	OUT[3,8,13,18]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["S"]
	TXT["100-MHz presettable decade or binary counters/latches"];
TI!SN74S196J	PQ[14]	TYP["DIC"]
	IN[1,3,4,10,11,13]("S_000_S0_in.mac"),
		[6,8]("S_010_S0_in.mac")
	OUT[2,5,9,12]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["100-MHz presettable decade or binary counters/latches"];
TI!SN74S196N	PQ[14]	TYP["DIC"]
	IN[1,3,4,10,11,13]("S_000_S0_in.mac"),
		[6,8]("S_010_S0_in.mac")
	OUT[2,5,9,12]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["100-MHz presettable decade or binary counters/latches"];
TI!SN74S197N	PQ[14]	TYP["DIC"]
	IN[1,3,4,10,11,13]("S_000_S0_in.mac"),
		[6,8]("S_010_S0_in.mac")
	OUT[2,5,9,12]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["100-MHz presettable decade or binary counters/latches"];
TI!SN74S197J	PQ[14]	TYP["DIC"]
	IN[1,3,4,10,11,13]("S_000_S0_in.mac"),
		[6,8]("S_010_S0_in.mac")
	OUT[2,5,9,12]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["100-MHz presettable decade or binary counters/latches"];
TI!SN74S197D	PQ[14]	TYP["DIC"]
	IN[1,3,4,10,11,13]("S_000_S0_in.mac"),
		[6,8]("S_010_S0_in.mac")
	OUT[2,5,9,12]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["100-MHz presettable decade or binary counters/latches"];
TI!SN74S240DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("S_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("S_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("S_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["S"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74S240FK	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("S_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("S_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("S_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["S"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74S240J	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("S_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("S_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("S_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["S"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74S240N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("S_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("S_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("S_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["S"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74S241DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("S_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("S_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("S_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["S"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74S244DW	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("S_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("S_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("S_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["S"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74S241FK	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("S_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("S_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("S_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["S"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74S241J	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("S_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("S_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("S_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["S"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74S241N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("S_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("S_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("S_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["S"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74S244FK	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("S_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("S_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("S_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["S"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74S244J	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("S_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("S_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("S_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["S"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74S244N	PQ[20]	TYP["DIC"]
	IN[1,2,4,6,8,11,13,15,17,19]("S_000_S0_in.mac")
	OUT[3,5,7,9,12,14,16,18]("S_040_S0_out.mac")
	TRI[3,5,7,9,12,14,16,18]("S_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["S"]
	TXT["Octal buffers and line drivers with 3-state outputs"];
TI!SN74S251D	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("S_000_S0_in.mac")
	OUT[5,6]("S_015_S0_out.mac")
	TRI[5,6]("S_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Data selectors/multiplexers with 3-state outputs"];
TI!SN74S251J	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("S_000_S0_in.mac")
	OUT[5,6]("S_015_S0_out.mac")
	TRI[5,6]("S_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Data selectors/multiplexers with 3-state outputs"];
TI!SN74S251N	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("S_000_S0_in.mac")
	OUT[5,6]("S_015_S0_out.mac")
	TRI[5,6]("S_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Data selectors/multiplexers with 3-state outputs"];
TI!SN74S251FK	PQ[20]	TYP["DIC"]
	IN[2--5,9,12--15,17--19]("S_000_S0_in.mac")
	OUT[7,8]("S_015_S0_out.mac")
	TRI[7,8]("S_025_S0_tri.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["S"]
	TXT["Data selectors/multiplexers with 3-state outputs"];
TI!SN74S253D	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("S_000_S0_in.mac")
	OUT[7,9]("S_015_S0_out.mac")
	TRI[7,9]("S_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74S253FK	PQ[20]	TYP["DIC"]
	IN[2--5,7,8,13--15,17--19]("S_000_S0_in.mac")
	OUT[9,12]("S_015_S0_out.mac")
	TRI[9,12]("S_025_S0_tri.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["S"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74S253J	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("S_000_S0_in.mac")
	OUT[7,9]("S_015_S0_out.mac")
	TRI[7,9]("S_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74S253N	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("S_000_S0_in.mac")
	OUT[7,9]("S_015_S0_out.mac")
	TRI[7,9]("S_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74S257D	PQ[16]	TYP["DIC"]
	IN[1]("S_010_S0_in.mac"),
		[2,3,5,6,10,11,13--15]("S_000_S0_in.mac")
	OUT[4,7,9,12]("S_015_S0_out.mac")
	TRI[4,7,9,12]("S_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74S257FK	PQ[20]	TYP["DIC"]
	IN[2]("S_010_S0_in.mac"),
		[3,4,7,8,13,14,17--19]("S_000_S0_in.mac")
	OUT[5,9,12,15]("S_015_S0_out.mac")
	TRI[5,9,12,15]("S_025_S0_tri.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74S257J	PQ[16]	TYP["DIC"]
	IN[1]("S_010_S0_in.mac"),
		[2,3,5,6,10,11,13--15]("S_000_S0_in.mac")
	OUT[4,7,9,12]("S_015_S0_out.mac")
	TRI[4,7,9,12]("S_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74S257N	PQ[16]	TYP["DIC"]
	IN[1]("S_010_S0_in.mac"),
		[2,3,5,6,10,11,13--15]("S_000_S0_in.mac")
	OUT[4,7,9,12]("S_015_S0_out.mac")
	TRI[4,7,9,12]("S_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74S258D	PQ[16]	TYP["DIC"]
	IN[1]("S_010_S0_in.mac"),
		[2,3,5,6,10,11,13--15]("S_000_S0_in.mac")
	OUT[4,7,9,12]("S_015_S0_out.mac")
	TRI[4,7,9,12]("S_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74S258FK	PQ[20]	TYP["DIC"]
	IN[2]("S_010_S0_in.mac"),
		[3,4,7,8,13,14,17--19]("S_000_S0_in.mac")
	OUT[5,9,12,15]("S_015_S0_out.mac")
	TRI[5,9,12,15]("S_025_S0_tri.mac")
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74S258J	PQ[16]	TYP["DIC"]
	IN[1]("S_010_S0_in.mac"),
		[2,3,5,6,10,11,13--15]("S_000_S0_in.mac")
	OUT[4,7,9,12]("S_015_S0_out.mac")
	TRI[4,7,9,12]("S_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74S258N	PQ[16]	TYP["DIC"]
	IN[1]("S_010_S0_in.mac"),
		[2,3,5,6,10,11,13--15]("S_000_S0_in.mac")
	OUT[4,7,9,12]("S_015_S0_out.mac")
	TRI[4,7,9,12]("S_025_S0_tri.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers with 3-state outputs"];
TI!SN74S260D	PQ[14]	TYP["DIC"]
	IN[1--4,8--13]("S_000_S0_in.mac")
	OUT[5,6]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Dual 5-input positive-NOR gates"];
TI!SN74S260J	PQ[14]	TYP["DIC"]
	IN[1--4,8--13]("S_000_S0_in.mac")
	OUT[5,6]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Dual 5-input positive-NOR gates"];
TI!SN74S260N	PQ[14]	TYP["DIC"]
	IN[1--4,8--13]("S_000_S0_in.mac")
	OUT[5,6]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["S"]
	TXT["Dual 5-input positive-NOR gates"];
TI!SN74S260FK	PQ[20]	TYP["DIC"]
	IN[2--4,6,12--14,16,18,19]("S_000_S0_in.mac")
	OUT[8,9]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,5,7,11,15,17]
	FAM["74"]	TEC["S"]
	TXT["Dual 5-input positive-NOR gates"];
TI!SN74S280D	PQ[14]	TYP["DIC"]
	IN[1,2,4,8--13]("S_000_S0_in.mac")
	OUT[5,6]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3]
	FAM["74"]	TEC["S"]
	TXT["9-bit odd/even parity genenrators/checkers"];
TI!SN74S280J	PQ[14]	TYP["DIC"]
	IN[1,2,4,8--13]("S_000_S0_in.mac")
	OUT[5,6]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3]
	FAM["74"]	TEC["S"]
	TXT["9-bit odd/even parity genenrators/checkers"];
TI!SN74S280N	PQ[14]	TYP["DIC"]
	IN[1,2,4,8--13]("S_000_S0_in.mac")
	OUT[5,6]("S_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3]
	FAM["74"]	TEC["S"]
	TXT["9-bit odd/even parity genenrators/checkers"];
TI!SN74S280FK	PQ[20]	TYP["DIC"]
	IN[2,3,6,12--14,16,18,19]("S_000_S0_in.mac")
	OUT[8,9]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	NC[1,4,5,7,11,15,17]
	FAM["74"]	TEC["S"]
	TXT["9-bit odd/even parity genenrators/checkers"];
TI!SN74S283D	PQ[16]	TYP["DIC"]
	IN[2,3,5--7,11,12,14,15]("S_000_S0_in.mac")
	OUT[1,4,10,13]("S_000_S0_out.mac"),
		[9]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["4-bit binary full adders with fast carry"];
TI!SN74S283J	PQ[16]	TYP["DIC"]
	IN[2,3,5--7,11,12,14,15]("S_000_S0_in.mac")
	OUT[1,4,10,13]("S_000_S0_out.mac"),
		[9]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["4-bit binary full adders with fast carry"];
TI!SN74S283N	PQ[16]	TYP["DIC"]
	IN[2,3,5--7,11,12,14,15]("S_000_S0_in.mac")
	OUT[1,4,10,13]("S_000_S0_out.mac"),
		[9]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["S"]
	TXT["4-bit binary full adders with fast carry"];
TI!SN74S283FK	PQ[20]	TYP["DIC"]
	IN[3,4,7--9,14,15,18,19]("S_000_S0_in.mac")
	OUT[2,5,13,17]("S_000_S0_out.mac"),
		[12]
	VCC[20]
	GND[10]
	NC[1,6,11,16]
	FAM["74"]	TEC["S"]
	TXT["4-bit binary full adders with fast carry"];
TI!SN74S381DW	PQ[20]	TYP["DIC"]
	IN[1--4,15--19]("S_010_S0_in.mac"),
		[5--7]("S_000_S0_in.mac")
	OUT[8,9,11--14]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["S"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74S381FK	PQ[20]	TYP["DIC"]
	IN[1--4,15--19]("S_010_S0_in.mac"),
		[5--7]("S_000_S0_in.mac")
	OUT[8,9,11--14]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["S"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74S381J	PQ[20]	TYP["DIC"]
	IN[1--4,15--19]("S_010_S0_in.mac"),
		[5--7]("S_000_S0_in.mac")
	OUT[8,9,11--14]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["S"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74S381N	PQ[20]	TYP["DIC"]
	IN[1--4,15--19]("S_010_S0_in.mac"),
		[5--7]("S_000_S0_in.mac")
	OUT[8,9,11--14]("S_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["S"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74S373DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("S_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("S_015_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("S_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["S"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74S373FK	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("S_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("S_015_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("S_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["S"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74S373J	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("S_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("S_015_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("S_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["S"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74S373N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("S_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("S_015_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("S_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["S"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74S374DW	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("S_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("S_015_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("S_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["S"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74S374FK	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("S_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("S_015_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("S_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["S"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74S374J	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("S_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("S_015_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("S_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["S"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74S374N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("S_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("S_015_S0_out.mac")
	TRI[2,5,6,9,12,15,16,19]("S_025_S0_tri.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["S"]
	TXT["Octal D-type transparent latches with 3-state outputs"];
TI!SN74S412DW	PQ[24]	TYP["DIC"]
	IN[1--3,5,7,9,11,13,14,16,18,20,22]("S_000_S0_in.mac")
	OUT[4,6,8,10,15,17,19,21,23]("S_000_S0_out.mac")
	TRI[4,6,8,10,15,17,19,21]("S_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["S"]
	TXT["Multi-mode buffered latches"];
TI!SN74S412FK	PQ[28]	TYP["DIC"]
	IN[2--4,6,9,11,13,16,17,19,21,24,26]("S_000_S0_in.mac")
	OUT[5,7,10,12,18,20,23,25,27]("S_000_S0_out.mac")
	TRI[5,7,10,12,18,20,23,25]("S_025_S0_tri.mac")
	VCC[28]
	GND[14]
	NC[1,8,15,22]
	FAM["74"]	TEC["S"]
	TXT["Multi-mode buffered latches"];
TI!SN74S412J	PQ[24]	TYP["DIC"]
	IN[1--3,5,7,9,11,13,14,16,18,20,22]("S_000_S0_in.mac")
	OUT[4,6,8,10,15,17,19,21,23]("S_000_S0_out.mac")
	TRI[4,6,8,10,15,17,19,21]("S_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["S"]
	TXT["Multi-mode buffered latches"];
TI!SN74S412N	PQ[24]	TYP["DIC"]
	IN[1--3,5,7,9,11,13,14,16,18,20,22]("S_000_S0_in.mac")
	OUT[4,6,8,10,15,17,19,21,23]("S_000_S0_out.mac")
	TRI[4,6,8,10,15,17,19,21]("S_025_S0_tri.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["S"]
	TXT["Multi-mode buffered latches"];
TI!SN74S299DW	PQ[20]	TYP["DIC"]
	IN[1--3,9,11,12,18,19]("S_000_S0_in.mac"),
		[4--8,13--17]("S_040_S0_in.mac")
	BI[4--7,13--16]("S_015_S0_out.mac"),
		[8,17]
	VCC[20]
	GND[10]
	FAM["74"]	TEC["S"]
	TXT["8-bit universal shift/storage registers with 3-state outputs"];
TI!SN74S299FK	PQ[20]	TYP["DIC"]
	IN[1--3,9,11,12,18,19]("S_000_S0_in.mac"),
		[4--8,13--17]("S_040_S0_in.mac")
	BI[4--7,13--16]("S_015_S0_out.mac"),
		[8,17]
	VCC[20]
	GND[10]
	FAM["74"]	TEC["S"]
	TXT["8-bit universal shift/storage registers with 3-state outputs"];
TI!SN74S299J	PQ[20]	TYP["DIC"]
	IN[1--3,9,11,12,18,19]("S_000_S0_in.mac"),
		[4--8,13--17]("S_040_S0_in.mac")
	BI[4--7,13--16]("S_015_S0_out.mac"),
		[8,17]
	VCC[20]
	GND[10]
	FAM["74"]	TEC["S"]
	TXT["8-bit universal shift/storage registers with 3-state outputs"];
TI!SN74S299N	PQ[20]	TYP["DIC"]
	IN[1--3,9,11,12,18,19]("S_000_S0_in.mac"),
		[4--8,13--17]("S_040_S0_in.mac")
	BI[4--7,13--16]("S_015_S0_out.mac"),
		[8,17]
	VCC[20]
	GND[10]
	FAM["74"]	TEC["S"]
	TXT["8-bit universal shift/storage registers with 3-state outputs"];
TI!SN7400J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[3,6,8,11]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!SN7400N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[3,6,8,11]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input positive-NAND gates"];
TI!SN7401J	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("TTL_000_S0_in.mac")
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input positive-NAND gates with open-collector outputs"];
TI!SN7401N	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("TTL_000_S0_in.mac")
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input positive-NAND gates with open-collector outputs"];
TI!SN7402J	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("TTL_000_S0_in.mac")
	OUT[1,4,10,13]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN7402N	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("TTL_000_S0_in.mac")
	OUT[1,4,10,13]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input positive-NOR gates"];
TI!SN7403J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input positive-NAND gates with open-collector outputs"];
TI!SN7403N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input positive-NAND gates with open-collector outputs"];
TI!SN7404J	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("TTL_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Hex inverters"];
TI!SN7404N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("TTL_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Hex inverters"];
TI!SN7405J	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("TTL_000_S0_in.mac")
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Hex inverters with open-collector outputs"];
TI!SN7405N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("TTL_000_S0_in.mac")
	OUT[2,4,6,8,10,12]
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Hex inverters with open-collector outputs"];
TI!SN7407J	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("TTL_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("TTL_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Hex buffers/drivers with open-collector high-voltage outputs"];
TI!SN7407N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("TTL_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("TTL_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Hex buffers/drivers with open-collector high-voltage outputs"];
TI!SN7406J	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("TTL_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("TTL_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Hex inverter buffers/drivers with open-collector high-voltage outputs"];
TI!SN7406N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("TTL_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("TTL_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Hex inverter buffers/drivers with open-collector high-voltage outputs"];
TI!SN7416J	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("TTL_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("TTL_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Hex inverter buffers/drivers with open-collector high-voltage outputs"];
TI!SN7416N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("TTL_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("TTL_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Hex inverter buffers/drivers with open-collector high-voltage outputs"];
TI!SN7417J	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("TTL_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("TTL_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Hex buffers/drivers with open-collector high-voltage outputs"];
TI!SN7417N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("TTL_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("TTL_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Hex buffers/drivers with open-collector high-voltage outputs"];
TI!SN7408J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[3,6,8,11]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!SN7408N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[3,6,8,11]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input positive-AND gates"];
TI!SN7409J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input positive-AND gates with open-collector outputs"];
TI!SN7409N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input positive-AND gates with open-collector outputs"];
TI!SN7410J	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("TTL_000_S0_in.mac")
	OUT[6,8,12]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Triple 3-input positive-NAND gates"];
TI!SN7410N	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("TTL_000_S0_in.mac")
	OUT[6,8,12]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Triple 3-input positive-NAND gates"];
TI!SN7412J	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("TTL_000_S0_in.mac")
	OUT[6,8,12]
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Triple 3-input positive-NAND gates with open-collector outputs"];
TI!SN7412N	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("TTL_000_S0_in.mac")
	OUT[6,8,12]
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Triple 3-input positive-NAND gates with open-collector outputs"];
TI!SN7413J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[6,8]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual 4-input positive-NAND Schmitt triggers"];
TI!SN7413N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[6,8]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual 4-input positive-NAND Schmitt triggers"];
TI!SN7414J	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("TTL_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Hex Schmitt-trigger inverters"];
TI!SN7414N	PQ[14]	TYP["DIC"]
	IN[1,3,5,9,11,13]("TTL_000_S0_in.mac")
	OUT[2,4,6,8,10,12]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Hex Schmitt-trigger inverters"];
TI!SN7420J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[6,8]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual 4-input positive-NAND gates"];
TI!SN7420N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[6,8]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual 4-input positive-NAND gates"];
TI!SN7422J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[6,8]
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual 4-input positive-NAND gates with open-collector outputs"];
TI!SN7422N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[6,8]
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual 4-input positive-NAND gates with open-collector outputs"];
TI!SN7423J	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("TTL_000_S0_in.mac")
	OUT[7,9]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual 4-input NOR gates with strobe"];
TI!SN7423N	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("TTL_000_S0_in.mac")
	OUT[7,9]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual 4-input NOR gates with strobe"];
TI!SN7425J	PQ[14]	TYP["DIC"]
	IN[1--5,9--13]("TTL_000_S0_in.mac")
	OUT[6,8]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual 4-input NOR gates with strobe"];
TI!SN7425N	PQ[14]	TYP["DIC"]
	IN[1--5,9--13]("TTL_000_S0_in.mac")
	OUT[6,8]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual 4-input NOR gates with strobe"];
TI!SN7426J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input high-voltage interface positive-NAND gates"];
TI!SN7426N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input high-voltage interface positive-NAND gates"];
TI!SN7427J	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("TTL_000_S0_in.mac")
	OUT[6,8,12]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Triple 3-input positive-NOR gates"];
TI!SN7427N	PQ[14]	TYP["DIC"]
	IN[1--5,9--11,13]("TTL_000_S0_in.mac")
	OUT[6,8,12]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Triple 3-input positive-NOR gates"];
TI!SN7428J	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("TTL_000_S0_in.mac")
	OUT[1,4,10,13]("TTL_020_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input positive-NOR buffers"];
TI!SN7428N	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("TTL_000_S0_in.mac")
	OUT[1,4,10,13]("TTL_020_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input positive-NOR buffers"];
TI!SN7430J	PQ[14]	TYP["DIC"]
	IN[1--6,11,12]("TTL_000_S0_in.mac")
	OUT[8]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[9,10,13]
	FAM["74"]	TEC["STD_TTL"]
	TXT["8-input positive-NAND gates"];
TI!SN7430N	PQ[14]	TYP["DIC"]
	IN[1--6,11,12]("TTL_000_S0_in.mac")
	OUT[8]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[9,10,13]
	FAM["74"]	TEC["STD_TTL"]
	TXT["8-input positive-NAND gates"];
TI!SN7432J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[3,6,8,11]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN7432N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[3,6,8,11]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input positive-OR gates"];
TI!SN7433J	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("TTL_000_S0_in.mac")
	OUT[1,4,10,13]("TTL_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input positive-NOR buffers with open-collector outputs"];
TI!SN7433N	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("TTL_000_S0_in.mac")
	OUT[1,4,10,13]("TTL_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input positive-NOR buffers with open-collector outputs"];
TI!SN7437J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[3,6,8,11]("TTL_020_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input positive-NAND buffers"];
TI!SN7437N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[3,6,8,11]("TTL_020_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input positive-NAND buffers"];
TI!SN7438J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[3,6,8,11]("TTL_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input positive-NAND buffers with open-collector outputs"];
TI!SN7438N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[3,6,8,11]("TTL_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input positive-NAND buffers with open-collector outputs"];
TI!SN7439J	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("TTL_000_S0_in.mac")
	OUT[1,4,10,13]("TTL_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input positive-NAND buffers with open-collector outputs"];
TI!SN7439N	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("TTL_000_S0_in.mac")
	OUT[1,4,10,13]("TTL_010_S4_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input positive-NAND buffers with open-collector outputs"];
TI!SN7440J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[6,8]("TTL_020_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual 4-input positive-NAND buffers"];
TI!SN7440N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[6,8]("TTL_020_S0_out.mac")
	VCC[14]
	GND[7]
	NC[3,11]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual 4-input positive-NAND buffers"];
TI!SN7445N	PQ[16]	TYP["DIC"]
	IN[12--15]("TTL_000_S0_in.mac")
	OUT[1--7,9--11]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["BCD-to-decimal decoders/drivers"];
TI!SN7445J	PQ[16]	TYP["DIC"]
	IN[12--15]("TTL_000_S0_in.mac")
	OUT[1--7,9--11]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["BCD-to-decimal decoders/drivers"];
TI!SN7446AJ	PQ[16]	TYP["DIC"]
	IN[1--3,5--7]("TTL_000_S0_in.mac"),
		[4]
	OUT[9--15]
	BI[4]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN7446AN	PQ[16]	TYP["DIC"]
	IN[1--3,5--7]("TTL_000_S0_in.mac"),
		[4]
	OUT[9--15]
	BI[4]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN7447AJ	PQ[16]	TYP["DIC"]
	IN[1--3,5--7]("TTL_000_S0_in.mac"),
		[4]
	OUT[9--15]
	BI[4]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN7447AN	PQ[16]	TYP["DIC"]
	IN[1--3,5--7]("TTL_000_S0_in.mac"),
		[4]
	OUT[9--15]
	BI[4]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN7448J	PQ[16]	TYP["DIC"]
	IN[1--3,5--7]("TTL_000_S0_in.mac"),
		[4]
	OUT[9--15]
	BI[4]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN7448N	PQ[16]	TYP["DIC"]
	IN[1--3,5--7]("TTL_000_S0_in.mac"),
		[4]
	OUT[9--15]
	BI[4]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN7450J	PQ[14]	TYP["DIC"]
	IN[1--5,9--13]("TTL_000_S0_in.mac")
	OUT[6,8]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual 2-wide 2-input AND-OR-invert gates (one gate expandable)"];
TI!SN7450N	PQ[14]	TYP["DIC"]
	IN[1--5,9--13]("TTL_000_S0_in.mac")
	OUT[6,8]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual 2-wide 2-input AND-OR-invert gates (one gate expandable)"];
TI!SN7451J	PQ[14]	TYP["DIC"]
	IN[1--5,9,10,13]("TTL_000_S0_in.mac")
	OUT[6,8]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[11,12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual 2-wide 2-input, 2-wide 3-input AND-OR-invert gates"];
TI!SN7451N	PQ[14]	TYP["DIC"]
	IN[1--5,9,10,13]("TTL_000_S0_in.mac")
	OUT[6,8]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[11,12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual 2-wide 2-input, 2-wide 3-input AND-OR-invert gates"];
TI!SN7453J	PQ[14]	TYP["DIC"]
	IN[1--5,9--13]("TTL_000_S0_in.mac")
	OUT[8]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[6]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Expandable 4-wide AND-OR-invert gates"];
TI!SN7453N	PQ[14]	TYP["DIC"]
	IN[1--5,9--13]("TTL_000_S0_in.mac")
	OUT[8]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[6]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Expandable 4-wide AND-OR-invert gates"];
TI!SN7454J	PQ[14]	TYP["DIC"]
	IN[1--5,9,10,13]("TTL_000_S0_in.mac")
	OUT[8]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[6,11,12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-wide AND/OR-invert gates"];
TI!SN7454N	PQ[14]	TYP["DIC"]
	IN[1--5,9,10,13]("TTL_000_S0_in.mac")
	OUT[8]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[6,11,12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-wide AND/OR-invert gates"];
TI!SN7470J	PQ[14]	TYP["DIC"]
	IN[2--5,9--13]("TTL_000_S0_in.mac")
	OUT[6,8]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[1]
	FAM["74"]	TEC["STD_TTL"]
	TXT["AND-gated J-K positive-edge-triggered flip-flops with preset and clear"];
TI!SN7470N	PQ[14]	TYP["DIC"]
	IN[2--5,9--13]("TTL_000_S0_in.mac")
	OUT[6,8]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[1]
	FAM["74"]	TEC["STD_TTL"]
	TXT["AND-gated J-K positive-edge-triggered flip-flops with preset and clear"];
TI!SN7472J	PQ[14]	TYP["DIC"]
	IN[2--5,9--13]("TTL_000_S0_in.mac")
	OUT[6,8]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[1]
	FAM["74"]	TEC["STD_TTL"]
	TXT["AND-gated J-K master-slave flip-flops with preset and clear"];
TI!SN7472N	PQ[14]	TYP["DIC"]
	IN[2--5,9--13]("TTL_000_S0_in.mac")
	OUT[6,8]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[1]
	FAM["74"]	TEC["STD_TTL"]
	TXT["AND-gated J-K master-slave flip-flops with preset and clear"];
TI!SN7473J	PQ[14]	TYP["DIC"]
	IN[1--3,5--7,10,14]("TTL_000_S0_in.mac")
	OUT[8,9,12,13]("TTL_000_S0_out.mac")
	VCC[4]
	GND[11]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual J-K negative-edge-triggered flip-flops with clear"];
TI!SN7473N	PQ[14]	TYP["DIC"]
	IN[1--3,5--7,10,14]("TTL_000_S0_in.mac")
	OUT[8,9,12,13]("TTL_000_S0_out.mac")
	VCC[4]
	GND[11]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual J-K negative-edge-triggered flip-flops with clear"];
TI!SN7474J	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("TTL_000_S0_in.mac")
	OUT[5,6,8,9]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual D-type positive-edge-triggered flip-flops with clear and preset"];
TI!SN7474N	PQ[14]	TYP["DIC"]
	IN[1--4,10--13]("TTL_000_S0_in.mac")
	OUT[5,6,8,9]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual D-type positive-edge-triggered flip-flops with clear and preset"];
TI!SN7475J	PQ[16]	TYP["DIC"]
	IN[2--4,6,7,13]("TTL_000_S0_in.mac")
	OUT[1,8--11,14--16]("TTL_000_S0_out.mac")
	VCC[5]
	GND[12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-bit bistable latches"];
TI!SN7475N	PQ[16]	TYP["DIC"]
	IN[2--4,6,7,13]("TTL_000_S0_in.mac")
	OUT[1,8--11,14--16]("TTL_000_S0_out.mac")
	VCC[5]
	GND[12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-bit bistable latches"];
TI!SN7476J	PQ[16]	TYP["DIC"]
	IN[1--4,6--9,12,16]("TTL_000_S0_in.mac")
	OUT[10,11,14,15]("TTL_000_S0_out.mac")
	VCC[5]
	GND[13]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual J-K flip-flops with preset and clear"];
TI!SN7476N	PQ[16]	TYP["DIC"]
	IN[1--4,6--9,12,16]("TTL_000_S0_in.mac")
	OUT[10,11,14,15]("TTL_000_S0_out.mac")
	VCC[5]
	GND[13]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual J-K flip-flops with preset and clear"];
TI!SN7482J	PQ[14]	TYP["DIC"]
	IN[2,3,5,13,14]("TTL_000_S0_in.mac")
	OUT[1,12]("TTL_000_S0_out.mac"),
		[10]
	VCC[4]
	GND[11]
	NC[6--9]
	FAM["74"]	TEC["STD_TTL"]
	TXT["2-bit binary full adders"];
TI!SN7482N	PQ[14]	TYP["DIC"]
	IN[2,3,5,13,14]("TTL_000_S0_in.mac")
	OUT[1,12]("TTL_000_S0_out.mac"),
		[10]
	VCC[4]
	GND[11]
	NC[6--9]
	FAM["74"]	TEC["STD_TTL"]
	TXT["2-bit binary full adders"];
TI!SN7483AJ	PQ[16]	TYP["DIC"]
	IN[1,3,4,7,8,10,11,13,16]("TTL_000_S0_in.mac")
	OUT[2,6,9,15]("TTL_000_S0_out.mac"),
		[14]
	VCC[5]
	GND[12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-bit binary full adders with fast carry"];
TI!SN7483AN	PQ[16]	TYP["DIC"]
	IN[1,3,4,7,8,10,11,13,16]("TTL_000_S0_in.mac")
	OUT[2,6,9,15]("TTL_000_S0_out.mac"),
		[14]
	VCC[5]
	GND[12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-bit binary full adders with fast carry"];
TI!SN7485J	PQ[16]	TYP["DIC"]
	IN[1--4,9--15]("TTL_000_S0_in.mac")
	OUT[5--7]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-bit magnitude comparators"];
TI!SN7485N	PQ[16]	TYP["DIC"]
	IN[1--4,9--15]("TTL_000_S0_in.mac")
	OUT[5--7]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-bit magnitude comparators"];
TI!SN7486J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[3,6,8,11]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input exclusive-OR gates"];
TI!SN7486N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[3,6,8,11]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input exclusive-OR gates"];
TI!SN7490AJ	PQ[14]	TYP["DIC"]
	IN[1--3,6,7,14]("TTL_000_S0_in.mac")
	OUT[8,9,11,12]("TTL_000_S0_out.mac")
	VCC[5]
	GND[10]
	NC[4,13]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Decade, divide-by-twelve, and binary counters"];
TI!SN7490AN	PQ[14]	TYP["DIC"]
	IN[1--3,6,7,14]("TTL_000_S0_in.mac")
	OUT[8,9,11,12]("TTL_000_S0_out.mac")
	VCC[5]
	GND[10]
	NC[4,13]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Decade, divide-by-twelve, and binary counters"];
TI!SN7492AJ	PQ[14]	TYP["DIC"]
	IN[1,6,7,14]("TTL_000_S0_in.mac")
	OUT[8,9,11,12]("TTL_000_S0_out.mac")
	VCC[5]
	GND[10]
	NC[2--4,13]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Decade, divide-by-twelve, and binary counters"];
TI!SN7492AN	PQ[14]	TYP["DIC"]
	IN[1,6,7,14]("TTL_000_S0_in.mac")
	OUT[8,9,11,12]("TTL_000_S0_out.mac")
	VCC[5]
	GND[10]
	NC[2--4,13]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Decade, divide-by-twelve, and binary counters"];
TI!SN7493AJ	PQ[14]	TYP["DIC"]
	IN[1--3,14]("TTL_000_S0_in.mac")
	OUT[8,9,11,12]("TTL_000_S0_out.mac")
	VCC[5]
	GND[10]
	NC[4,6,7,13]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Decade, divide-by-twelve, and binary counters"];
TI!SN7493AN	PQ[14]	TYP["DIC"]
	IN[1--3,14]("TTL_000_S0_in.mac")
	OUT[8,9,11,12]("TTL_000_S0_out.mac")
	VCC[5]
	GND[10]
	NC[4,6,7,13]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Decade, divide-by-twelve, and binary counters"];
TI!SN7495AJ	PQ[14]	TYP["DIC"]
	IN[1--6,8,9]("TTL_000_S0_in.mac")
	OUT[10--13]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-bit parallel-access shift registers"];
TI!SN7495AN	PQ[14]	TYP["DIC"]
	IN[1--6,8,9]("TTL_000_S0_in.mac")
	OUT[10--13]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-bit parallel-access shift registers"];
TI!SN7497J	PQ[16]	TYP["DIC"]
	IN[1--4,9--15]("TTL_000_S0_in.mac")
	OUT[5--7]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Synchronous 6-bit binary rate multipliers"];
TI!SN7497N	PQ[16]	TYP["DIC"]
	IN[1--4,9--15]("TTL_000_S0_in.mac")
	OUT[5--7]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Synchronous 6-bit binary rate multipliers"];
TI!SN7496J	PQ[16]	TYP["DIC"]
	IN[1--4,6--9,16]("TTL_000_S0_in.mac")
	OUT[10,11,13--15]("TTL_000_S0_out.mac")
	VCC[5]
	GND[12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["5-bit shift registers"];
TI!SN7496N	PQ[16]	TYP["DIC"]
	IN[1--4,6--9,16]("TTL_000_S0_in.mac")
	OUT[10,11,13--15]("TTL_000_S0_out.mac")
	VCC[5]
	GND[12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["5-bit shift registers"];
TI!SN74100J	PQ[24]	TYP["DIC"]
	IN[2,3,10--12,15,16,21--23]("TTL_000_S0_in.mac")
	OUT[4,5,8,9,17--20]("TTL_000_S0_out.mac")
	VCC[24]
	GND[7]
	NC[1,6,13,14]
	FAM["74"]	TEC["STD_TTL"]
	TXT["8-bit bistable latches"];
TI!SN74100N	PQ[24]	TYP["DIC"]
	IN[2,3,10--12,15,16,21--23]("TTL_000_S0_in.mac")
	OUT[4,5,8,9,17--20]("TTL_000_S0_out.mac")
	VCC[24]
	GND[7]
	NC[1,6,13,14]
	FAM["74"]	TEC["STD_TTL"]
	TXT["8-bit bistable latches"];
TI!SN74107J	PQ[14]	TYP["DIC"]
	IN[1,4,8--13]("TTL_000_S0_in.mac")
	OUT[2,3,5,6]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual J-K flip-flops with clear"];
TI!SN74107N	PQ[14]	TYP["DIC"]
	IN[1,4,8--13]("TTL_000_S0_in.mac")
	OUT[2,3,5,6]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual J-K flip-flops with clear"];
TI!SN74109J	PQ[16]	TYP["DIC"]
	IN[1--5,11--15]("TTL_000_S0_in.mac")
	OUT[6,7,9,10]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual J-K positive-edge-triggered flip-flops with clear and preset"];
TI!SN74109N	PQ[16]	TYP["DIC"]
	IN[1--5,11--15]("TTL_000_S0_in.mac")
	OUT[6,7,9,10]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual J-K positive-edge-triggered flip-flops with clear and preset"];
TI!SN74111J	PQ[16]	TYP["DIC"]
	IN[1--5,11--15]("TTL_000_S0_in.mac")
	OUT[6,7,9,10]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual J-K master-slave flip-flops with data lockout"];
TI!SN74111N	PQ[16]	TYP["DIC"]
	IN[1--5,11--15]("TTL_000_S0_in.mac")
	OUT[6,7,9,10]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual J-K master-slave flip-flops with data lockout"];
TI!SN74116J	PQ[24]	TYP["DIC"]
	IN[1--4,6,8,10,13--16,18,20,22]("TTL_000_S0_in.mac")
	OUT[5,7,9,11,17,19,21,23]("TTL_000_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual 4-bit latches with clear"];
TI!SN74116N	PQ[24]	TYP["DIC"]
	IN[1--4,6,8,10,13--16,18,20,22]("TTL_000_S0_in.mac")
	OUT[5,7,9,11,17,19,21,23]("TTL_000_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual 4-bit latches with clear"];
TI!SN74120J	PQ[16]	TYP["DIC"]
	IN[1--5,11--15]("TTL_000_S0_in.mac")
	OUT[6,7,9,10]("TTL_020_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual pulse synchronizers/drivers"];
TI!SN74120N	PQ[16]	TYP["DIC"]
	IN[1--5,11--15]("TTL_000_S0_in.mac")
	OUT[6,7,9,10]("TTL_020_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual pulse synchronizers/drivers"];
TI!SN74121J	PQ[14]	TYP["DIC"]
	IN[3--5]("TTL_000_S0_in.mac"),
		[9--11]
	OUT[1,6]("TTL_000_S0_out.mac")
	BI[9--11]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[2,8,12,13]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Monostable multivibrators with Schmitt-trigger inputs"];
TI!SN74121N	PQ[14]	TYP["DIC"]
	IN[3--5]("TTL_000_S0_in.mac"),
		[9--11]
	OUT[1,6]("TTL_000_S0_out.mac")
	BI[9--11]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[2,8,12,13]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Monostable multivibrators with Schmitt-trigger inputs"];
TI!SN74122J	PQ[14]	TYP["DIC"]
	IN[1--5]("TTL_000_S0_in.mac")
	OUT[6,8,9,11,13]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[10,12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Retriggerable monostable multivibrators"];
TI!SN74122N	PQ[14]	TYP["DIC"]
	IN[1--5]("TTL_000_S0_in.mac")
	OUT[6,8,9,11,13]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[10,12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Retriggerable monostable multivibrators"];
TI!SN74130J	PQ[16]	TYP["DIC"]
	IN[1--3,9--11]("TTL_000_S0_in.mac")
	OUT[4--7,12--15]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Retriggerable monostable multivibrators"];
TI!SN74130N	PQ[16]	TYP["DIC"]
	IN[1--3,9--11]("TTL_000_S0_in.mac")
	OUT[4--7,12--15]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Retriggerable monostable multivibrators"];
TI!SN74123N	PQ[16]	TYP["DIC"]
	IN[1--3,9--11]("TTL_000_S0_in.mac")
	OUT[4--7,12--15]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Retriggerable monostable multivibrators"];
TI!SN74123J	PQ[16]	TYP["DIC"]
	IN[1--3,9--11]("TTL_000_S0_in.mac")
	OUT[4--7,12--15]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Retriggerable monostable multivibrators"];
TI!SN74125J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple bus buffers with 3-state outputs"];
TI!SN74125N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple bus buffers with 3-state outputs"];
TI!SN74126J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple bus buffers with 3-state outputs"];
TI!SN74126N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple bus buffers with 3-state outputs"];
TI!SN74128J	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("TTL_000_S0_in.mac")
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Line drivers"];
TI!SN74128N	PQ[14]	TYP["DIC"]
	IN[2,3,5,6,8,9,11,12]("TTL_000_S0_in.mac")
	OUT[1,4,10,13]
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Line drivers"];
TI!SN74132J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[3,6,8,11]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input positive-NAND gates with Schmitt-trigger inputs"];
TI!SN74132N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[3,6,8,11]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input positive-NAND gates with Schmitt-trigger inputs"];
TI!SN74136J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input exclusive-OR gates with open-collector outputs"];
TI!SN74136N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[3,6,8,11]
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input exclusive-OR gates with open-collector outputs"];
TI!SN74141J	PQ[16]	TYP["DIC"]
	IN[3,4]("TTL_000_S0_in.mac"),
		[6,7]
	OUT[1,2,8--11,13--16]
	VCC[5]
	GND[12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["BCD-to-decimal decoder/driver"];
TI!SN74141N	PQ[16]	TYP["DIC"]
	IN[3,4]("TTL_000_S0_in.mac"),
		[6,7]
	OUT[1,2,8--11,13--16]
	VCC[5]
	GND[12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["BCD-to-decimal decoder/driver"];
TI!SN74143J	PQ[24]	TYP["DIC"]
	IN[1--5,7,21,23]("TTL_000_S0_in.mac")
	OUT[6,8--11,13--20,22]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-bit counter/latch, seven-segment led/lamp drivers"];
TI!SN74143N	PQ[24]	TYP["DIC"]
	IN[1--5,7,21,23]("TTL_000_S0_in.mac")
	OUT[6,8--11,13--20,22]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-bit counter/latch, seven-segment led/lamp drivers"];
TI!SN74144J	PQ[24]	TYP["DIC"]
	IN[1--5,7,21,23]("TTL_000_S0_in.mac")
	OUT[6,8--11,13--20,22]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-bit counter/latch, seven-segment led/lamp drivers"];
TI!SN74144N	PQ[24]	TYP["DIC"]
	IN[1--5,7,21,23]("TTL_000_S0_in.mac")
	OUT[6,8--11,13--20,22]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-bit counter/latch, seven-segment led/lamp drivers"];
TI!SN74145J	PQ[16]	TYP["DIC"]
	IN[12--15]("TTL_000_S0_in.mac")
	OUT[1--7,9--11]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["BCD-to-decimal decoders/drivers"];
TI!SN74145N	PQ[16]	TYP["DIC"]
	IN[12--15]("TTL_000_S0_in.mac")
	OUT[1--7,9--11]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["BCD-to-decimal decoders/drivers"];
TI!SN74147J	PQ[16]	TYP["DIC"]
	IN[1--5,10--13]("TTL_000_S0_in.mac")
	OUT[6,7,9,14]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	NC[15]
	FAM["74"]	TEC["STD_TTL"]
	TXT["10-line to 4-line and 8-line to 3-line priority encoders"];
TI!SN74147N	PQ[16]	TYP["DIC"]
	IN[1--5,10--13]("TTL_000_S0_in.mac")
	OUT[6,7,9,14]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	NC[15]
	FAM["74"]	TEC["STD_TTL"]
	TXT["10-line to 4-line and 8-line to 3-line priority encoders"];
TI!SN74148N	PQ[16]	TYP["DIC"]
	IN[1--5,10--13]("TTL_000_S0_in.mac")
	OUT[6,7,9,14]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	NC[15]
	FAM["74"]	TEC["STD_TTL"]
	TXT["10-line to 4-line and 8-line to 3-line priority encoders"];
TI!SN74148J	PQ[16]	TYP["DIC"]
	IN[1--5,10--13]("TTL_000_S0_in.mac")
	OUT[6,7,9,14]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	NC[15]
	FAM["74"]	TEC["STD_TTL"]
	TXT["10-line to 4-line and 8-line to 3-line priority encoders"];
TI!SN74150J	PQ[24]	TYP["DIC"]
	IN[1--9,11,13--23]("TTL_000_S0_in.mac")
	OUT[10]("TTL_000_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Data selectors/multiplexers"];
TI!SN74150N	PQ[24]	TYP["DIC"]
	IN[1--9,11,13--23]("TTL_000_S0_in.mac")
	OUT[10]("TTL_000_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Data selectors/multiplexers"];
TI!SN74151AJ	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("TTL_000_S0_in.mac")
	OUT[5,6]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Data selectors/multiplexers"];
TI!SN74151AN	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("TTL_000_S0_in.mac")
	OUT[5,6]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Data selectors/multiplexers"];
TI!SN74153J	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("TTL_000_S0_in.mac")
	OUT[7,9]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers"];
TI!SN74153N	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("TTL_000_S0_in.mac")
	OUT[7,9]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual 4-line to 1-line data selectors/multiplexers"];
TI!SN74154J	PQ[24]	TYP["DIC"]
	IN[18--23]("TTL_000_S0_in.mac")
	OUT[1--11,13--17]("TTL_000_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-line to 16-line decoders/demultiplexers"];
TI!SN74154N	PQ[24]	TYP["DIC"]
	IN[18--23]("TTL_000_S0_in.mac")
	OUT[1--11,13--17]("TTL_000_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-line to 16-line decoders/demultiplexers"];
TI!SN74155J	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("TTL_000_S0_in.mac")
	OUT[4--7,9--12]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74155N	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("TTL_000_S0_in.mac")
	OUT[4--7,9--12]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74156J	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("TTL_000_S0_in.mac")
	OUT[4--7,9--12]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74156N	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("TTL_000_S0_in.mac")
	OUT[4--7,9--12]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual 2-line to 4-line decoders/demultiplexers"];
TI!SN74157J	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("TTL_000_S0_in.mac")
	OUT[4,7,9,12]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74157N	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10,11,13--15]("TTL_000_S0_in.mac")
	OUT[4,7,9,12]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-line to 1-line data selectors/multiplexers"];
TI!SN74159J	PQ[24]	TYP["DIC"]
	IN[18--23]("TTL_000_S0_in.mac")
	OUT[1--11,13--17]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-line to 16-line decoders/demultiplexers with open-collector outputs"];
TI!SN74159N	PQ[24]	TYP["DIC"]
	IN[18--23]("TTL_000_S0_in.mac")
	OUT[1--11,13--17]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-line to 16-line decoders/demultiplexers with open-collector outputs"];
TI!SN74160J	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("TTL_000_S0_in.mac")
	OUT[11--15]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Synchronous 4-bit counters"];
TI!SN74160N	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("TTL_000_S0_in.mac")
	OUT[11--15]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Synchronous 4-bit counters"];
TI!SN74161J	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("TTL_000_S0_in.mac")
	OUT[11--15]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Synchronous 4-bit counters"];
TI!SN74161N	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("TTL_000_S0_in.mac")
	OUT[11--15]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Synchronous 4-bit counters"];
TI!SN74162J	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("TTL_000_S0_in.mac")
	OUT[11--15]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Synchronous 4-bit counters"];
TI!SN74163J	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("TTL_000_S0_in.mac")
	OUT[11--15]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Synchronous 4-bit counters"];
TI!SN74163N	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("TTL_000_S0_in.mac")
	OUT[11--15]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Synchronous 4-bit counters"];
TI!SN74164J	PQ[14]	TYP["DIC"]
	IN[1,2,8,9]("TTL_000_S0_in.mac")
	OUT[3--6,10--13]
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["8-bit parallel-out serial shift registers"];
TI!SN74164N	PQ[14]	TYP["DIC"]
	IN[1,2,8,9]("TTL_000_S0_in.mac")
	OUT[3--6,10--13]
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["8-bit parallel-out serial shift registers"];
TI!SN74165J	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("TTL_000_S0_in.mac")
	OUT[7,9]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Parallel-load 8-bit shift registers"];
TI!SN74165N	PQ[16]	TYP["DIC"]
	IN[1--6,10--15]("TTL_000_S0_in.mac")
	OUT[7,9]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Parallel-load 8-bit shift registers"];
TI!SN74166J	PQ[16]	TYP["DIC"]
	IN[1--7,9--12,14,15]("TTL_000_S0_in.mac")
	OUT[13]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Parallel-load 8-bit shift registers"];
TI!SN74166N	PQ[16]	TYP["DIC"]
	IN[1--7,9--12,14,15]("TTL_000_S0_in.mac")
	OUT[13]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Parallel-load 8-bit shift registers"];
TI!SN74167J	PQ[16]	TYP["DIC"]
	IN[2--4,9--15]("TTL_000_S0_in.mac")
	OUT[5--7]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	NC[1]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Synchronous decade rate multipliers"];
TI!SN74167N	PQ[16]	TYP["DIC"]
	IN[2--4,9--15]("TTL_000_S0_in.mac")
	OUT[5--7]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	NC[1]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Synchronous decade rate multipliers"];
TI!SN74162N	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("TTL_000_S0_in.mac")
	OUT[11--15]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Synchronous 4-bit counters"];
TI!SN74170J	PQ[16]	TYP["DIC"]
	IN[1--5,11--15]("TTL_000_S0_in.mac")
	OUT[6,7,9,10]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-by-4 register files with open-collector outputs"];
TI!SN74170N	PQ[16]	TYP["DIC"]
	IN[1--5,11--15]("TTL_000_S0_in.mac")
	OUT[6,7,9,10]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-by-4 register files with open-collector outputs"];
TI!SN74172J	PQ[24]	TYP["DIC"]
	IN[1--9,15--23]("TTL_000_S0_in.mac")
	OUT[10,11,13,14]
	TRI[10,11,13,14]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["16-bit multiple-port register file with 3-state outputs"];
TI!SN74172N	PQ[24]	TYP["DIC"]
	IN[1--9,15--23]("TTL_000_S0_in.mac")
	OUT[10,11,13,14]
	TRI[10,11,13,14]
	VCC[24]
	GND[12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["16-bit multiple-port register file with 3-state outputs"];
TI!SN74173J	PQ[16]	TYP["DIC"]
	IN[1,2,7,9--15]("TTL_000_S0_in.mac")
	OUT[3--6]
	TRI[3--6]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-bit D-type registers with 3-state outputs"];
TI!SN74173N	PQ[16]	TYP["DIC"]
	IN[1,2,7,9--15]("TTL_000_S0_in.mac")
	OUT[3--6]
	TRI[3--6]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-bit D-type registers with 3-state outputs"];
TI!SN74174J	PQ[16]	TYP["DIC"]
	IN[1,3,4,6,9,11,13,14]("TTL_000_S0_in.mac")
	OUT[2,5,7,10,12,15]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Hex D-type flip-flops with clear"];
TI!SN74174N	PQ[16]	TYP["DIC"]
	IN[1,3,4,6,9,11,13,14]("TTL_000_S0_in.mac")
	OUT[2,5,7,10,12,15]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Hex D-type flip-flops with clear"];
TI!SN74175J	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,12,13]("TTL_000_S0_in.mac")
	OUT[2,3,6,7,10,11,14,15]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple D-type flip-flops with clea"];
TI!SN74175N	PQ[16]	TYP["DIC"]
	IN[1,4,5,9,12,13]("TTL_000_S0_in.mac")
	OUT[2,3,6,7,10,11,14,15]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple D-type flip-flops with clea"];
TI!SN74176J	PQ[14]	TYP["DIC"]
	IN[1,3,4,6,8,10,11,13]("TTL_000_S0_in.mac")
	OUT[2,5,9,12]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["35-MHz presettable decade and binary counters/latches"];
TI!SN74176N	PQ[14]	TYP["DIC"]
	IN[1,3,4,6,8,10,11,13]("TTL_000_S0_in.mac")
	OUT[2,5,9,12]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["35-MHz presettable decade and binary counters/latches"];
TI!SN74177J	PQ[14]	TYP["DIC"]
	IN[1,3,4,6,8,10,11,13]("TTL_000_S0_in.mac")
	OUT[2,5,9,12]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["35-MHz presettable decade and binary counters/latches"];
TI!SN74177N	PQ[14]	TYP["DIC"]
	IN[1,3,4,6,8,10,11,13]("TTL_000_S0_in.mac")
	OUT[2,5,9,12]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["35-MHz presettable decade and binary counters/latches"];
TI!SN74178J	PQ[14]	TYP["DIC"]
	IN[1--3,5,9,11--13]("TTL_000_S0_in.mac")
	OUT[4,6,8,10]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-bit parallel-access shift registers"];
TI!SN74178N	PQ[14]	TYP["DIC"]
	IN[1--3,5,9,11--13]("TTL_000_S0_in.mac")
	OUT[4,6,8,10]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-bit parallel-access shift registers"];
TI!SN74179J	PQ[16]	TYP["DIC"]
	IN[1--4,6,10,13--15]("TTL_000_S0_in.mac")
	OUT[5,7,9,11,12]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-bit parallel-access shift registers"];
TI!SN74179N	PQ[16]	TYP["DIC"]
	IN[1--4,6,10,13--15]("TTL_000_S0_in.mac")
	OUT[5,7,9,11,12]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-bit parallel-access shift registers"];
TI!SN74180J	PQ[14]	TYP["DIC"]
	IN[1--4,8--13]("TTL_000_S0_in.mac")
	OUT[5,6]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["9-bit odd/even parity generators/checkers"];
TI!SN74180N	PQ[14]	TYP["DIC"]
	IN[1--4,8--13]("TTL_000_S0_in.mac")
	OUT[5,6]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["9-bit odd/even parity generators/checkers"];
TI!SN74181J	PQ[24]	TYP["DIC"]
	IN[1--8,18--23]("TTL_000_S0_in.mac")
	OUT[9--11,13--17]("TTL_000_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74181N	PQ[24]	TYP["DIC"]
	IN[1--8,18--23]("TTL_000_S0_in.mac")
	OUT[9--11,13--17]("TTL_000_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Arithmetic logic units/function generators"];
TI!SN74182J	PQ[16]	TYP["DIC"]
	IN[1--6,13--15]("TTL_000_S0_in.mac")
	OUT[7,9--12]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Look-ahead carry generators"];
TI!SN74182N	PQ[16]	TYP["DIC"]
	IN[1--6,13--15]("TTL_000_S0_in.mac")
	OUT[7,9--12]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Look-ahead carry generators"];
TI!SN74184J	PQ[16]	TYP["DIC"]
	IN[10--15]("TTL_000_S0_in.mac")
	OUT[1--7,9]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["BCD-to-binary and binary-to-BCD converters"];
TI!SN74184N	PQ[16]	TYP["DIC"]
	IN[10--15]("TTL_000_S0_in.mac")
	OUT[1--7,9]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["BCD-to-binary and binary-to-BCD converters"];
TI!SN74185AJ	PQ[16]	TYP["DIC"]
	IN[10--15]("TTL_000_S0_in.mac")
	OUT[1--7,9]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["BCD-to-binary and binary-to-BCD converters"];
TI!SN74185AN	PQ[16]	TYP["DIC"]
	IN[10--15]("TTL_000_S0_in.mac")
	OUT[1--7,9]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["BCD-to-binary and binary-to-BCD converters"];
TI!SN74190J	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("TTL_000_S0_in.mac")
	OUT[2,3,6,7,12,13]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Synchronous up/down counters with down/up mode control"];
TI!SN74191J	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("TTL_000_S0_in.mac")
	OUT[2,3,6,7,12,13]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Synchronous up/down counters with down/up mode control"];
TI!SN74191N	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("TTL_000_S0_in.mac")
	OUT[2,3,6,7,12,13]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Synchronous up/down counters with down/up mode control"];
TI!SN74192J	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("TTL_000_S0_in.mac")
	OUT[2,3,6,7,12,13]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Synchronous 4-bit up/down counters (dual clock with clear)"];
TI!SN74192N	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("TTL_000_S0_in.mac")
	OUT[2,3,6,7,12,13]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Synchronous 4-bit up/down counters (dual clock with clear)"];
TI!SN74193J	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("TTL_000_S0_in.mac")
	OUT[2,3,6,7,12,13]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Synchronous 4-bit up/down counters (dual clock with clear)"];
TI!SN74193N	PQ[16]	TYP["DIC"]
	IN[1,4,5,9--11,14,15]("TTL_000_S0_in.mac")
	OUT[2,3,6,7,12,13]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Synchronous 4-bit up/down counters (dual clock with clear)"];
TI!SN74194J	PQ[16]	TYP["DIC"]
	IN[1--7,9--11]("TTL_000_S0_in.mac")
	OUT[12--15]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-bit bidirectional universal shift registers"];
TI!SN74194N	PQ[16]	TYP["DIC"]
	IN[1--7,9--11]("TTL_000_S0_in.mac")
	OUT[12--15]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-bit bidirectional universal shift registers"];
TI!SN74195J	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("TTL_000_S0_in.mac")
	OUT[11--15]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-bit parallel-access shift registers"];
TI!SN74195N	PQ[16]	TYP["DIC"]
	IN[1--7,9,10]("TTL_000_S0_in.mac")
	OUT[11--15]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-bit parallel-access shift registers"];
TI!SN74196J	PQ[14]	TYP["DIC"]
	IN[1,3,4,6,8,10,11,13]("TTL_000_S0_in.mac")
	OUT[2,5,9,12]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["30-MHz presettable decade or binary counters/latches"];
TI!SN74196N	PQ[14]	TYP["DIC"]
	IN[1,3,4,6,8,10,11,13]("TTL_000_S0_in.mac")
	OUT[2,5,9,12]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["30-MHz presettable decade or binary counters/latches"];
TI!SN74197J	PQ[14]	TYP["DIC"]
	IN[1,3,4,6,8,10,11,13]("TTL_000_S0_in.mac")
	OUT[2,5,9,12]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["30-MHz presettable decade or binary counters/latches"];
TI!SN74197N	PQ[14]	TYP["DIC"]
	IN[1,3,4,6,8,10,11,13]("TTL_000_S0_in.mac")
	OUT[2,5,9,12]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["30-MHz presettable decade or binary counters/latches"];
TI!SN74198J	PQ[24]	TYP["DIC"]
	IN[1--3,5,7,9,11,13,15,17,19,21--23]("TTL_000_S0_in.mac")
	OUT[4,6,8,10,14,16,18,20]("TTL_000_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["8-bit shift registers"];
TI!SN74198N	PQ[24]	TYP["DIC"]
	IN[1--3,5,7,9,11,13,15,17,19,21--23]("TTL_000_S0_in.mac")
	OUT[4,6,8,10,14,16,18,20]("TTL_000_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["8-bit shift registers"];
TI!SN74199J	PQ[24]	TYP["DIC"]
	IN[1--3,5,7,9,11,13,14,16,18,20,22,23]("TTL_000_S0_in.mac")
	OUT[4,6,8,10,15,17,19,21]("TTL_000_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["8-bit shift registers"];
TI!SN74199N	PQ[24]	TYP["DIC"]
	IN[1--3,5,7,9,11,13,14,16,18,20,22,23]("TTL_000_S0_in.mac")
	OUT[4,6,8,10,15,17,19,21]("TTL_000_S0_out.mac")
	VCC[24]
	GND[12]
	FAM["74"]	TEC["STD_TTL"]
	TXT["8-bit shift registers"];
TI!SN74247J	PQ[16]	TYP["DIC"]
	IN[1--3,5--7]("TTL_000_S0_in.mac"),
		[4]
	OUT[9--15]
	BI[4]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN74247N	PQ[16]	TYP["DIC"]
	IN[1--3,5--7]("TTL_000_S0_in.mac"),
		[4]
	OUT[9--15]
	BI[4]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["BCD-to-seven-segment decoders/drivers"];
TI!SN74251J	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("TTL_000_S0_in.mac")
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Data selectors/multiplexers with 3-state outputs"];
TI!SN74251N	PQ[16]	TYP["DIC"]
	IN[1--4,7,9--15]("TTL_000_S0_in.mac")
	OUT[5,6]
	TRI[5,6]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Data selectors/multiplexers with 3-state outputs"];
TI!SN74259J	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("TTL_000_S0_in.mac")
	OUT[4--7,9--12]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["8-bit addressable latches"];
TI!SN74259N	PQ[16]	TYP["DIC"]
	IN[1--3,13--15]("TTL_000_S0_in.mac")
	OUT[4--7,9--12]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["8-bit addressable latches"];
TI!SN74265J	PQ[16]	TYP["DIC"]
	IN[1,4,5,11,12,15]("TTL_000_S0_in.mac")
	OUT[2,3,6,7,9,10,13,14]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple complementary-output elements"];
TI!SN74265N	PQ[16]	TYP["DIC"]
	IN[1,4,5,11,12,15]("TTL_000_S0_in.mac")
	OUT[2,3,6,7,9,10,13,14]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple complementary-output elements"];
TI!SN74273J	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("TTL_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("TTL_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Octal D-type flip-flops with clear"];
TI!SN74273N	PQ[20]	TYP["DIC"]
	IN[1,3,4,7,8,11,13,14,17,18]("TTL_000_S0_in.mac")
	OUT[2,5,6,9,12,15,16,19]("TTL_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Octal D-type flip-flops with clear"];
TI!SN74276N	PQ[20]	TYP["DIC"]
	IN[1--4,7--9,11--14,17--19]("TTL_000_S0_in.mac")
	OUT[5,6,15,16]("TTL_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple J-K flip-flops"];
TI!SN74276J	PQ[20]	TYP["DIC"]
	IN[1--4,7--9,11--14,17--19]("TTL_000_S0_in.mac")
	OUT[5,6,15,16]("TTL_000_S0_out.mac")
	VCC[20]
	GND[10]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple J-K flip-flops"];
TI!SN74278J	PQ[14]	TYP["DIC"]
	IN[1--4,12,13]("TTL_000_S0_in.mac")
	OUT[5,6,8--10]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[11]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-bit cascadable priority registers"];
TI!SN74278N	PQ[14]	TYP["DIC"]
	IN[1--4,12,13]("TTL_000_S0_in.mac")
	OUT[5,6,8--10]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[11]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-bit cascadable priority registers"];
TI!SN74279J	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10--12,14,15]("TTL_000_S0_in.mac")
	OUT[4,7,9,13]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple S-R latches"];
TI!SN74279N	PQ[16]	TYP["DIC"]
	IN[1--3,5,6,10--12,14,15]("TTL_000_S0_in.mac")
	OUT[4,7,9,13]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple S-R latches"];
TI!SN74283J	PQ[16]	TYP["DIC"]
	IN[2,3,5--7,11,12,14,15]("TTL_000_S0_in.mac")
	OUT[1,4,10,13]("TTL_000_S0_out.mac"),
		[9]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-bit binary full adders with fast carry"];
TI!SN74283N	PQ[16]	TYP["DIC"]
	IN[2,3,5--7,11,12,14,15]("TTL_000_S0_in.mac")
	OUT[1,4,10,13]("TTL_000_S0_out.mac"),
		[9]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-bit binary full adders with fast carry"];
TI!SN74284J	PQ[16]	TYP["DIC"]
	IN[1--7,13--15]("TTL_000_S0_in.mac")
	OUT[9--12]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-bit by 4-bit parallel binary multipliers"];
TI!SN74284N	PQ[16]	TYP["DIC"]
	IN[1--7,13--15]("TTL_000_S0_in.mac")
	OUT[9--12]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-bit by 4-bit parallel binary multipliers"];
TI!SN74285J	PQ[16]	TYP["DIC"]
	IN[1--7,13--15]("TTL_000_S0_in.mac")
	OUT[9--12]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-bit by 4-bit parallel binary multipliers"];
TI!SN74285N	PQ[16]	TYP["DIC"]
	IN[1--7,13--15]("TTL_000_S0_in.mac")
	OUT[9--12]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-bit by 4-bit parallel binary multipliers"];
TI!SN74290J	PQ[14]	TYP["DIC"]
	IN[1,3,10--13]("TTL_000_S0_in.mac")
	OUT[4,5,8,9]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[2,6]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Decade and 4-bit binary counters"];
TI!SN74290N	PQ[14]	TYP["DIC"]
	IN[1,3,10--13]("TTL_000_S0_in.mac")
	OUT[4,5,8,9]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[2,6]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Decade and 4-bit binary counters"];
TI!SN74293J	PQ[14]	TYP["DIC"]
	IN[10--13]("TTL_000_S0_in.mac")
	OUT[4,5,8,9]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[1--3,6]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Decade and 4-bit binary counters"];
TI!SN74293N	PQ[14]	TYP["DIC"]
	IN[10--13]("TTL_000_S0_in.mac")
	OUT[4,5,8,9]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	NC[1--3,6]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Decade and 4-bit binary counters"];
TI!SN74298J	PQ[16]	TYP["DIC"]
	IN[1--7,9--11]("TTL_000_S0_in.mac")
	OUT[12--15]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input multiplexers with storage"];
TI!SN74298N	PQ[16]	TYP["DIC"]
	IN[1--7,9--11]("TTL_000_S0_in.mac")
	OUT[12--15]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple 2-input multiplexers with storage"];
TI!SN74376J	PQ[16]	TYP["DIC"]
	IN[1--3,6,7,9--11,14,15]("TTL_000_S0_in.mac")
	OUT[4,5,12,13]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple J-K flip-flops"];
TI!SN74376N	PQ[16]	TYP["DIC"]
	IN[1--3,6,7,9--11,14,15]("TTL_000_S0_in.mac")
	OUT[4,5,12,13]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple J-K flip-flops"];
TI!SN74365AJ	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,12,14,15]("TTL_000_S0_in.mac")
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74365AN	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,12,14,15]("TTL_000_S0_in.mac")
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74366AJ	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,12,14,15]("TTL_000_S0_in.mac")
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74366AN	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,12,14,15]("TTL_000_S0_in.mac")
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74368AJ	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,12,14,15]("TTL_000_S0_in.mac")
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74367AJ	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,12,14,15]("TTL_000_S0_in.mac")
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74367AN	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,12,14,15]("TTL_000_S0_in.mac")
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74368AN	PQ[16]	TYP["DIC"]
	IN[1,2,4,6,10,12,14,15]("TTL_000_S0_in.mac")
	OUT[3,5,7,9,11,13]
	TRI[3,5,7,9,11,13]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Hex bus drivers with 3-state outputs"];
TI!SN74390J	PQ[16]	TYP["DIC"]
	IN[1,2,4,12,14,15]("TTL_000_S0_in.mac")
	OUT[3,5--7,9--11,13]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual 4-bit decade and binary counters"];
TI!SN74390N	PQ[16]	TYP["DIC"]
	IN[1,2,4,12,14,15]("TTL_000_S0_in.mac")
	OUT[3,5--7,9--11,13]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual 4-bit decade and binary counters"];
TI!SN74393J	PQ[14]	TYP["DIC"]
	IN[1,2,12,13]("TTL_000_S0_in.mac")
	OUT[3--6,8--11]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual 4-bit decade and binary counters"];
TI!SN74393N	PQ[14]	TYP["DIC"]
	IN[1,2,12,13]("TTL_000_S0_in.mac")
	OUT[3--6,8--11]("TTL_000_S0_out.mac")
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual 4-bit decade and binary counters"];
TI!SN74425J	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple bus buffers with 3-state outputs"];
TI!SN74425N	PQ[14]	TYP["DIC"]
	IN[1,2,4,5,9,10,12,13]("TTL_000_S0_in.mac")
	OUT[3,6,8,11]
	TRI[3,6,8,11]
	VCC[14]
	GND[7]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Quadruple bus buffers with 3-state outputs"];
TI!SN7442AJ	PQ[16]	TYP["DIC"]
	IN[12--15]("TTL_000_S0_in.mac")
	OUT[1--7,9--11]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-line to 10-line decoders (1-of-10)"];
TI!SN7442AN	PQ[16]	TYP["DIC"]
	IN[12--15]("TTL_000_S0_in.mac")
	OUT[1--7,9--11]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["4-line to 10-line decoders (1-of-10)"];
TI!SN74490J	PQ[16]	TYP["DIC"]
	IN[1,2,4,12,14,15]("TTL_000_S0_in.mac")
	OUT[3,5--7,9--11,13]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual 4-bit decade counters"];
TI!SN74490N	PQ[16]	TYP["DIC"]
	IN[1,2,4,12,14,15]("TTL_000_S0_in.mac")
	OUT[3,5--7,9--11,13]("TTL_000_S0_out.mac")
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual 4-bit decade counters"];
TI!SN74221J	PQ[16]	TYP["DIC"]
	IN[1--3,9--11]("TTL_000_S0_in.mac"),
		[6,7,14,15]
	OUT[4,5,12,13]("TTL_000_S0_out.mac")
	BI[6,7,14,15]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual monostable multivibrators with Schmitt-trigger inputs"];
TI!SN74221N	PQ[16]	TYP["DIC"]
	IN[1--3,9--11]("TTL_000_S0_in.mac"),
		[6,7,14,15]
	OUT[4,5,12,13]("TTL_000_S0_out.mac")
	BI[6,7,14,15]
	VCC[16]
	GND[8]
	FAM["74"]	TEC["STD_TTL"]
	TXT["Dual monostable multivibrators with Schmitt-trigger inputs"];
