Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date              : Sun Apr 28 13:05:57 2019
| Host              : Thomas-MSI running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file ARMv4_timing_summary_routed.rpt -pb ARMv4_timing_summary_routed.pb -rpx ARMv4_timing_summary_routed.rpx -warn_on_violation
| Design            : ARMv4
| Device            : xczu17eg-ffve1924
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][9]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: STATE_MACHINE/address_reg[0]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: STATE_MACHINE/address_reg[1]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: STATE_MACHINE/address_reg[2]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: STATE_MACHINE/address_reg[3]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: STATE_MACHINE/address_reg[4]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: STATE_MACHINE/address_reg[5]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: STATE_MACHINE/address_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 96 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 125 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 64 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.736        0.000                      0                 1196        0.066        0.000                      0                 1196        3.725        0.000                       0                   606  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.736        0.000                      0                 1196        0.066        0.000                      0                 1196        3.725        0.000                       0                   606  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 STATE_MACHINE/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NZCV_UNIT/nzcv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.097ns  (logic 2.095ns (29.520%)  route 5.002ns (70.480%))
  Logic Levels:           26  (CARRY8=5 LUT2=3 LUT3=3 LUT5=3 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 10.767 - 8.000 ) 
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.971ns (routing 1.183ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.708ns (routing 1.075ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.296     1.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.296    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.494    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.522 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.971     3.493    STATE_MACHINE/clk_IBUF_BUFG
    SLICE_X46Y423        FDRE                                         r  STATE_MACHINE/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y423        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     3.565 r  STATE_MACHINE/address_reg[5]/Q
                         net (fo=58, routed)          0.386     3.951    STATE_MACHINE/address[5]
    SLICE_X42Y426        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.133     4.084 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.322     4.406    STATE_MACHINE/cs_out_OBUF[22]_inst_i_2_n_0
    SLICE_X41Y398        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     4.495 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_1/O
                         net (fo=5, routed)           0.364     4.859    STATE_MACHINE/cs_out_OBUF[16]
    SLICE_X51Y412        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     4.948 r  STATE_MACHINE/MUL0__1_i_168/O
                         net (fo=128, routed)         0.371     5.319    REG_BANK_ENCAP/reg_bank/MUL0__1_i_78_0
    SLICE_X56Y399        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.082     5.401 r  REG_BANK_ENCAP/reg_bank/MUL0__3_i_154/O
                         net (fo=1, routed)           0.012     5.413    REG_BANK_ENCAP/reg_bank/MUL0__3_i_154_n_0
    SLICE_X56Y399        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.049     5.462 r  REG_BANK_ENCAP/reg_bank/MUL0__3_i_103/O
                         net (fo=1, routed)           0.000     5.462    REG_BANK_ENCAP/reg_bank/MUL0__3_i_103_n_0
    SLICE_X56Y399        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.028     5.490 r  REG_BANK_ENCAP/reg_bank/MUL0__3_i_68/O
                         net (fo=1, routed)           0.407     5.897    STATE_MACHINE/Rm_data[8]
    SLICE_X63Y392        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.047     5.944 r  STATE_MACHINE/MUL0__3_i_34/O
                         net (fo=1, routed)           0.090     6.034    STATE_MACHINE/MUL0__3_i_34_n_0
    SLICE_X63Y391        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.114     6.148 r  STATE_MACHINE/MUL0__3_i_9/O
                         net (fo=22, routed)          0.494     6.642    STATE_MACHINE/b_bus[8]
    SLICE_X71Y420        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     6.739 r  STATE_MACHINE/nzcv[0]_i_412/O
                         net (fo=1, routed)           0.139     6.878    STATE_MACHINE/nzcv[0]_i_412_n_0
    SLICE_X70Y420        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.134     7.012 r  STATE_MACHINE/nzcv[0]_i_393/O
                         net (fo=2, routed)           0.087     7.099    STATE_MACHINE/nzcv[0]_i_393_n_0
    SLICE_X70Y419        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.082     7.181 r  STATE_MACHINE/nzcv[0]_i_366/O
                         net (fo=2, routed)           0.174     7.355    STATE_MACHINE/nzcv[0]_i_366_n_0
    SLICE_X67Y418        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.061     7.416 r  STATE_MACHINE/nzcv[0]_i_279/O
                         net (fo=2, routed)           0.163     7.579    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_93
    SLICE_X69Y416        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.032     7.611 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_181/O
                         net (fo=1, routed)           0.178     7.789    STATE_MACHINE/nzcv[0]_i_27_1
    SLICE_X68Y415        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.048     7.837 r  STATE_MACHINE/nzcv[0]_i_93/O
                         net (fo=1, routed)           0.127     7.964    STATE_MACHINE/nzcv[0]_i_93_n_0
    SLICE_X67Y413        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.031     7.995 r  STATE_MACHINE/nzcv[0]_i_27/O
                         net (fo=15, routed)          0.288     8.283    REG_BANK_ENCAP/reg_bank/nzcv_reg[0][7]
    SLICE_X63Y411        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.049     8.332 r  REG_BANK_ENCAP/reg_bank/address[6]_i_49/O
                         net (fo=1, routed)           0.013     8.345    REG_BANK_ENCAP/reg_bank/address[6]_i_49_n_0
    SLICE_X63Y411        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.099     8.444 r  REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.467    REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10_n_0
    SLICE_X63Y412        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     8.479 r  REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.502    REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10_n_0
    SLICE_X63Y413        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.067     8.569 r  REG_BANK_ENCAP/reg_bank/address_reg[23]_i_11/O[1]
                         net (fo=3, routed)           0.364     8.933    ALU/data4[17]
    SLICE_X64Y413        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     9.099 r  ALU/address_reg[23]_i_10/CO[7]
                         net (fo=1, routed)           0.023     9.122    ALU/address_reg[23]_i_10_n_0
    SLICE_X64Y414        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.061     9.183 f  ALU/nzcv_reg[3]_i_10/O[2]
                         net (fo=1, routed)           0.213     9.396    STATE_MACHINE/data5[26]
    SLICE_X65Y413        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.081     9.477 f  STATE_MACHINE/address[26]_i_3/O
                         net (fo=4, routed)           0.139     9.616    STATE_MACHINE/address[26]_i_3_n_0
    SLICE_X65Y410        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.113     9.729 f  STATE_MACHINE/nzcv[2]_i_66/O
                         net (fo=1, routed)           0.132     9.861    STATE_MACHINE/nzcv[2]_i_66_n_0
    SLICE_X65Y414        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.081     9.942 f  STATE_MACHINE/nzcv[2]_i_24/O
                         net (fo=1, routed)           0.148    10.090    STATE_MACHINE/nzcv[2]_i_24_n_0
    SLICE_X65Y409        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.089    10.179 f  STATE_MACHINE/nzcv[2]_i_5/O
                         net (fo=1, routed)           0.273    10.452    STATE_MACHINE/nzcv[2]_i_5_n_0
    SLICE_X60Y409        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089    10.541 r  STATE_MACHINE/nzcv[2]_i_1/O
                         net (fo=1, routed)           0.049    10.590    NZCV_UNIT/nzcv_input[2]
    SLICE_X60Y409        FDRE                                         r  NZCV_UNIT/nzcv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872     8.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163     9.035    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     9.059 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.708    10.767    NZCV_UNIT/clk_IBUF_BUFG
    SLICE_X60Y409        FDRE                                         r  NZCV_UNIT/nzcv_reg[2]/C
                         clock pessimism              0.570    11.338    
                         clock uncertainty           -0.035    11.302    
    SLICE_X60Y409        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.023    11.325    NZCV_UNIT/nzcv_reg[2]
  -------------------------------------------------------------------
                         required time                         11.325    
                         arrival time                         -10.590    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 STATE_MACHINE/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.072ns  (logic 1.948ns (27.545%)  route 5.124ns (72.455%))
  Logic Levels:           25  (CARRY8=4 LUT2=2 LUT3=4 LUT4=1 LUT5=6 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns = ( 10.769 - 8.000 ) 
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.971ns (routing 1.183ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.710ns (routing 1.075ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.296     1.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.296    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.494    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.522 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.971     3.493    STATE_MACHINE/clk_IBUF_BUFG
    SLICE_X46Y423        FDRE                                         r  STATE_MACHINE/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y423        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     3.565 r  STATE_MACHINE/address_reg[5]/Q
                         net (fo=58, routed)          0.386     3.951    STATE_MACHINE/address[5]
    SLICE_X42Y426        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.133     4.084 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.322     4.406    STATE_MACHINE/cs_out_OBUF[22]_inst_i_2_n_0
    SLICE_X41Y398        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     4.495 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_1/O
                         net (fo=5, routed)           0.364     4.859    STATE_MACHINE/cs_out_OBUF[16]
    SLICE_X51Y412        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     4.948 r  STATE_MACHINE/MUL0__1_i_168/O
                         net (fo=128, routed)         0.371     5.319    REG_BANK_ENCAP/reg_bank/MUL0__1_i_78_0
    SLICE_X56Y399        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.082     5.401 r  REG_BANK_ENCAP/reg_bank/MUL0__3_i_154/O
                         net (fo=1, routed)           0.012     5.413    REG_BANK_ENCAP/reg_bank/MUL0__3_i_154_n_0
    SLICE_X56Y399        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.049     5.462 r  REG_BANK_ENCAP/reg_bank/MUL0__3_i_103/O
                         net (fo=1, routed)           0.000     5.462    REG_BANK_ENCAP/reg_bank/MUL0__3_i_103_n_0
    SLICE_X56Y399        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.028     5.490 r  REG_BANK_ENCAP/reg_bank/MUL0__3_i_68/O
                         net (fo=1, routed)           0.407     5.897    STATE_MACHINE/Rm_data[8]
    SLICE_X63Y392        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.047     5.944 r  STATE_MACHINE/MUL0__3_i_34/O
                         net (fo=1, routed)           0.090     6.034    STATE_MACHINE/MUL0__3_i_34_n_0
    SLICE_X63Y391        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.114     6.148 r  STATE_MACHINE/MUL0__3_i_9/O
                         net (fo=22, routed)          0.494     6.642    STATE_MACHINE/b_bus[8]
    SLICE_X71Y420        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     6.739 r  STATE_MACHINE/nzcv[0]_i_412/O
                         net (fo=1, routed)           0.139     6.878    STATE_MACHINE/nzcv[0]_i_412_n_0
    SLICE_X70Y420        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.134     7.012 r  STATE_MACHINE/nzcv[0]_i_393/O
                         net (fo=2, routed)           0.087     7.099    STATE_MACHINE/nzcv[0]_i_393_n_0
    SLICE_X70Y419        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.082     7.181 r  STATE_MACHINE/nzcv[0]_i_366/O
                         net (fo=2, routed)           0.175     7.356    STATE_MACHINE/nzcv[0]_i_366_n_0
    SLICE_X67Y418        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.063     7.419 r  STATE_MACHINE/nzcv[0]_i_269/O
                         net (fo=2, routed)           0.208     7.627    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_85_1
    SLICE_X68Y416        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.082     7.709 f  REG_BANK_ENCAP/reg_bank/nzcv[2]_i_137/O
                         net (fo=1, routed)           0.042     7.751    REG_BANK_ENCAP/reg_bank/nzcv[2]_i_137_n_0
    SLICE_X68Y416        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     7.840 r  REG_BANK_ENCAP/reg_bank/nzcv[2]_i_108/O
                         net (fo=3, routed)           0.151     7.991    REG_BANK_ENCAP/reg_bank/nzcv[2]_i_108_n_0
    SLICE_X68Y413        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.114     8.105 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_83/O
                         net (fo=1, routed)           0.175     8.280    STATE_MACHINE/address[6]_i_22
    SLICE_X67Y413        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.031     8.311 r  STATE_MACHINE/nzcv[0]_i_24/O
                         net (fo=11, routed)          0.334     8.645    STATE_MACHINE/ir_reg[11][6]
    SLICE_X60Y410        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.031     8.676 r  STATE_MACHINE/nzcv[2]_i_99/O
                         net (fo=1, routed)           0.012     8.688    REG_BANK_ENCAP/reg_bank/address[0]_i_5[1]
    SLICE_X60Y410        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.099     8.787 r  REG_BANK_ENCAP/reg_bank/nzcv_reg[2]_i_57/CO[7]
                         net (fo=1, routed)           0.023     8.810    REG_BANK_ENCAP/reg_bank/nzcv_reg[2]_i_57_n_0
    SLICE_X60Y411        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     8.822 r  REG_BANK_ENCAP/reg_bank/address_reg[15]_i_54/CO[7]
                         net (fo=1, routed)           0.023     8.845    REG_BANK_ENCAP/reg_bank/address_reg[15]_i_54_n_0
    SLICE_X60Y412        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     8.857 r  REG_BANK_ENCAP/reg_bank/nzcv_reg[3]_i_79/CO[7]
                         net (fo=1, routed)           0.023     8.880    REG_BANK_ENCAP/reg_bank/nzcv_reg[3]_i_79_n_0
    SLICE_X60Y413        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.103     8.983 r  REG_BANK_ENCAP/reg_bank/nzcv_reg[3]_i_13/O[5]
                         net (fo=1, routed)           0.344     9.327    STATE_MACHINE/data2[29]
    SLICE_X65Y414        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.088     9.415 r  STATE_MACHINE/nzcv[2]_i_62/O
                         net (fo=1, routed)           0.043     9.458    STATE_MACHINE/nzcv[2]_i_62_n_0
    SLICE_X65Y414        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.047     9.505 r  STATE_MACHINE/nzcv[2]_i_18/O
                         net (fo=1, routed)           0.141     9.646    STATE_MACHINE/nzcv[2]_i_18_n_0
    SLICE_X65Y411        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.114     9.760 f  STATE_MACHINE/nzcv[2]_i_4/O
                         net (fo=4, routed)           0.295    10.055    STATE_MACHINE/nzcv[2]_i_4_n_0
    SLICE_X56Y406        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.047    10.102 r  STATE_MACHINE/REG_DATA[12][29]_i_1/O
                         net (fo=15, routed)          0.463    10.565    REG_BANK_ENCAP/reg_bank/D[29]
    SLICE_X49Y400        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872     8.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163     9.035    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     9.059 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.710    10.769    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X49Y400        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][29]/C
                         clock pessimism              0.570    11.340    
                         clock uncertainty           -0.035    11.304    
    SLICE_X49Y400        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.023    11.327    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][29]
  -------------------------------------------------------------------
                         required time                         11.327    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 STATE_MACHINE/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 1.948ns (27.592%)  route 5.112ns (72.408%))
  Logic Levels:           25  (CARRY8=4 LUT2=2 LUT3=4 LUT4=1 LUT5=6 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 10.761 - 8.000 ) 
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.971ns (routing 1.183ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.702ns (routing 1.075ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.296     1.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.296    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.494    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.522 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.971     3.493    STATE_MACHINE/clk_IBUF_BUFG
    SLICE_X46Y423        FDRE                                         r  STATE_MACHINE/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y423        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     3.565 r  STATE_MACHINE/address_reg[5]/Q
                         net (fo=58, routed)          0.386     3.951    STATE_MACHINE/address[5]
    SLICE_X42Y426        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.133     4.084 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.322     4.406    STATE_MACHINE/cs_out_OBUF[22]_inst_i_2_n_0
    SLICE_X41Y398        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     4.495 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_1/O
                         net (fo=5, routed)           0.364     4.859    STATE_MACHINE/cs_out_OBUF[16]
    SLICE_X51Y412        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     4.948 r  STATE_MACHINE/MUL0__1_i_168/O
                         net (fo=128, routed)         0.371     5.319    REG_BANK_ENCAP/reg_bank/MUL0__1_i_78_0
    SLICE_X56Y399        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.082     5.401 r  REG_BANK_ENCAP/reg_bank/MUL0__3_i_154/O
                         net (fo=1, routed)           0.012     5.413    REG_BANK_ENCAP/reg_bank/MUL0__3_i_154_n_0
    SLICE_X56Y399        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.049     5.462 r  REG_BANK_ENCAP/reg_bank/MUL0__3_i_103/O
                         net (fo=1, routed)           0.000     5.462    REG_BANK_ENCAP/reg_bank/MUL0__3_i_103_n_0
    SLICE_X56Y399        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.028     5.490 r  REG_BANK_ENCAP/reg_bank/MUL0__3_i_68/O
                         net (fo=1, routed)           0.407     5.897    STATE_MACHINE/Rm_data[8]
    SLICE_X63Y392        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.047     5.944 r  STATE_MACHINE/MUL0__3_i_34/O
                         net (fo=1, routed)           0.090     6.034    STATE_MACHINE/MUL0__3_i_34_n_0
    SLICE_X63Y391        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.114     6.148 r  STATE_MACHINE/MUL0__3_i_9/O
                         net (fo=22, routed)          0.494     6.642    STATE_MACHINE/b_bus[8]
    SLICE_X71Y420        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     6.739 r  STATE_MACHINE/nzcv[0]_i_412/O
                         net (fo=1, routed)           0.139     6.878    STATE_MACHINE/nzcv[0]_i_412_n_0
    SLICE_X70Y420        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.134     7.012 r  STATE_MACHINE/nzcv[0]_i_393/O
                         net (fo=2, routed)           0.087     7.099    STATE_MACHINE/nzcv[0]_i_393_n_0
    SLICE_X70Y419        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.082     7.181 r  STATE_MACHINE/nzcv[0]_i_366/O
                         net (fo=2, routed)           0.175     7.356    STATE_MACHINE/nzcv[0]_i_366_n_0
    SLICE_X67Y418        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.063     7.419 r  STATE_MACHINE/nzcv[0]_i_269/O
                         net (fo=2, routed)           0.208     7.627    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_85_1
    SLICE_X68Y416        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.082     7.709 f  REG_BANK_ENCAP/reg_bank/nzcv[2]_i_137/O
                         net (fo=1, routed)           0.042     7.751    REG_BANK_ENCAP/reg_bank/nzcv[2]_i_137_n_0
    SLICE_X68Y416        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     7.840 r  REG_BANK_ENCAP/reg_bank/nzcv[2]_i_108/O
                         net (fo=3, routed)           0.151     7.991    REG_BANK_ENCAP/reg_bank/nzcv[2]_i_108_n_0
    SLICE_X68Y413        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.114     8.105 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_83/O
                         net (fo=1, routed)           0.175     8.280    STATE_MACHINE/address[6]_i_22
    SLICE_X67Y413        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.031     8.311 r  STATE_MACHINE/nzcv[0]_i_24/O
                         net (fo=11, routed)          0.334     8.645    STATE_MACHINE/ir_reg[11][6]
    SLICE_X60Y410        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.031     8.676 r  STATE_MACHINE/nzcv[2]_i_99/O
                         net (fo=1, routed)           0.012     8.688    REG_BANK_ENCAP/reg_bank/address[0]_i_5[1]
    SLICE_X60Y410        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.099     8.787 r  REG_BANK_ENCAP/reg_bank/nzcv_reg[2]_i_57/CO[7]
                         net (fo=1, routed)           0.023     8.810    REG_BANK_ENCAP/reg_bank/nzcv_reg[2]_i_57_n_0
    SLICE_X60Y411        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     8.822 r  REG_BANK_ENCAP/reg_bank/address_reg[15]_i_54/CO[7]
                         net (fo=1, routed)           0.023     8.845    REG_BANK_ENCAP/reg_bank/address_reg[15]_i_54_n_0
    SLICE_X60Y412        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     8.857 r  REG_BANK_ENCAP/reg_bank/nzcv_reg[3]_i_79/CO[7]
                         net (fo=1, routed)           0.023     8.880    REG_BANK_ENCAP/reg_bank/nzcv_reg[3]_i_79_n_0
    SLICE_X60Y413        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.103     8.983 r  REG_BANK_ENCAP/reg_bank/nzcv_reg[3]_i_13/O[5]
                         net (fo=1, routed)           0.344     9.327    STATE_MACHINE/data2[29]
    SLICE_X65Y414        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.088     9.415 r  STATE_MACHINE/nzcv[2]_i_62/O
                         net (fo=1, routed)           0.043     9.458    STATE_MACHINE/nzcv[2]_i_62_n_0
    SLICE_X65Y414        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.047     9.505 r  STATE_MACHINE/nzcv[2]_i_18/O
                         net (fo=1, routed)           0.141     9.646    STATE_MACHINE/nzcv[2]_i_18_n_0
    SLICE_X65Y411        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.114     9.760 f  STATE_MACHINE/nzcv[2]_i_4/O
                         net (fo=4, routed)           0.295    10.055    STATE_MACHINE/nzcv[2]_i_4_n_0
    SLICE_X56Y406        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.047    10.102 r  STATE_MACHINE/REG_DATA[12][29]_i_1/O
                         net (fo=15, routed)          0.451    10.553    REG_BANK_ENCAP/reg_bank/D[29]
    SLICE_X49Y399        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872     8.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163     9.035    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     9.059 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.702    10.761    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X49Y399        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][29]/C
                         clock pessimism              0.570    11.332    
                         clock uncertainty           -0.035    11.296    
    SLICE_X49Y399        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.023    11.319    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][29]
  -------------------------------------------------------------------
                         required time                         11.319    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 STATE_MACHINE/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.056ns  (logic 1.948ns (27.608%)  route 5.108ns (72.392%))
  Logic Levels:           25  (CARRY8=4 LUT2=2 LUT3=4 LUT4=1 LUT5=6 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 10.761 - 8.000 ) 
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.971ns (routing 1.183ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.702ns (routing 1.075ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.296     1.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.296    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.494    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.522 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.971     3.493    STATE_MACHINE/clk_IBUF_BUFG
    SLICE_X46Y423        FDRE                                         r  STATE_MACHINE/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y423        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     3.565 r  STATE_MACHINE/address_reg[5]/Q
                         net (fo=58, routed)          0.386     3.951    STATE_MACHINE/address[5]
    SLICE_X42Y426        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.133     4.084 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.322     4.406    STATE_MACHINE/cs_out_OBUF[22]_inst_i_2_n_0
    SLICE_X41Y398        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     4.495 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_1/O
                         net (fo=5, routed)           0.364     4.859    STATE_MACHINE/cs_out_OBUF[16]
    SLICE_X51Y412        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     4.948 r  STATE_MACHINE/MUL0__1_i_168/O
                         net (fo=128, routed)         0.371     5.319    REG_BANK_ENCAP/reg_bank/MUL0__1_i_78_0
    SLICE_X56Y399        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.082     5.401 r  REG_BANK_ENCAP/reg_bank/MUL0__3_i_154/O
                         net (fo=1, routed)           0.012     5.413    REG_BANK_ENCAP/reg_bank/MUL0__3_i_154_n_0
    SLICE_X56Y399        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.049     5.462 r  REG_BANK_ENCAP/reg_bank/MUL0__3_i_103/O
                         net (fo=1, routed)           0.000     5.462    REG_BANK_ENCAP/reg_bank/MUL0__3_i_103_n_0
    SLICE_X56Y399        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.028     5.490 r  REG_BANK_ENCAP/reg_bank/MUL0__3_i_68/O
                         net (fo=1, routed)           0.407     5.897    STATE_MACHINE/Rm_data[8]
    SLICE_X63Y392        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.047     5.944 r  STATE_MACHINE/MUL0__3_i_34/O
                         net (fo=1, routed)           0.090     6.034    STATE_MACHINE/MUL0__3_i_34_n_0
    SLICE_X63Y391        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.114     6.148 r  STATE_MACHINE/MUL0__3_i_9/O
                         net (fo=22, routed)          0.494     6.642    STATE_MACHINE/b_bus[8]
    SLICE_X71Y420        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     6.739 r  STATE_MACHINE/nzcv[0]_i_412/O
                         net (fo=1, routed)           0.139     6.878    STATE_MACHINE/nzcv[0]_i_412_n_0
    SLICE_X70Y420        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.134     7.012 r  STATE_MACHINE/nzcv[0]_i_393/O
                         net (fo=2, routed)           0.087     7.099    STATE_MACHINE/nzcv[0]_i_393_n_0
    SLICE_X70Y419        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.082     7.181 r  STATE_MACHINE/nzcv[0]_i_366/O
                         net (fo=2, routed)           0.175     7.356    STATE_MACHINE/nzcv[0]_i_366_n_0
    SLICE_X67Y418        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.063     7.419 r  STATE_MACHINE/nzcv[0]_i_269/O
                         net (fo=2, routed)           0.208     7.627    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_85_1
    SLICE_X68Y416        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.082     7.709 f  REG_BANK_ENCAP/reg_bank/nzcv[2]_i_137/O
                         net (fo=1, routed)           0.042     7.751    REG_BANK_ENCAP/reg_bank/nzcv[2]_i_137_n_0
    SLICE_X68Y416        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     7.840 r  REG_BANK_ENCAP/reg_bank/nzcv[2]_i_108/O
                         net (fo=3, routed)           0.151     7.991    REG_BANK_ENCAP/reg_bank/nzcv[2]_i_108_n_0
    SLICE_X68Y413        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.114     8.105 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_83/O
                         net (fo=1, routed)           0.175     8.280    STATE_MACHINE/address[6]_i_22
    SLICE_X67Y413        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.031     8.311 r  STATE_MACHINE/nzcv[0]_i_24/O
                         net (fo=11, routed)          0.334     8.645    STATE_MACHINE/ir_reg[11][6]
    SLICE_X60Y410        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.031     8.676 r  STATE_MACHINE/nzcv[2]_i_99/O
                         net (fo=1, routed)           0.012     8.688    REG_BANK_ENCAP/reg_bank/address[0]_i_5[1]
    SLICE_X60Y410        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.099     8.787 r  REG_BANK_ENCAP/reg_bank/nzcv_reg[2]_i_57/CO[7]
                         net (fo=1, routed)           0.023     8.810    REG_BANK_ENCAP/reg_bank/nzcv_reg[2]_i_57_n_0
    SLICE_X60Y411        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     8.822 r  REG_BANK_ENCAP/reg_bank/address_reg[15]_i_54/CO[7]
                         net (fo=1, routed)           0.023     8.845    REG_BANK_ENCAP/reg_bank/address_reg[15]_i_54_n_0
    SLICE_X60Y412        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     8.857 r  REG_BANK_ENCAP/reg_bank/nzcv_reg[3]_i_79/CO[7]
                         net (fo=1, routed)           0.023     8.880    REG_BANK_ENCAP/reg_bank/nzcv_reg[3]_i_79_n_0
    SLICE_X60Y413        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.103     8.983 r  REG_BANK_ENCAP/reg_bank/nzcv_reg[3]_i_13/O[5]
                         net (fo=1, routed)           0.344     9.327    STATE_MACHINE/data2[29]
    SLICE_X65Y414        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.088     9.415 r  STATE_MACHINE/nzcv[2]_i_62/O
                         net (fo=1, routed)           0.043     9.458    STATE_MACHINE/nzcv[2]_i_62_n_0
    SLICE_X65Y414        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.047     9.505 r  STATE_MACHINE/nzcv[2]_i_18/O
                         net (fo=1, routed)           0.141     9.646    STATE_MACHINE/nzcv[2]_i_18_n_0
    SLICE_X65Y411        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.114     9.760 f  STATE_MACHINE/nzcv[2]_i_4/O
                         net (fo=4, routed)           0.295    10.055    STATE_MACHINE/nzcv[2]_i_4_n_0
    SLICE_X56Y406        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.047    10.102 r  STATE_MACHINE/REG_DATA[12][29]_i_1/O
                         net (fo=15, routed)          0.447    10.549    REG_BANK_ENCAP/reg_bank/D[29]
    SLICE_X50Y399        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872     8.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163     9.035    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     9.059 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.702    10.761    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X50Y399        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][29]/C
                         clock pessimism              0.570    11.332    
                         clock uncertainty           -0.035    11.296    
    SLICE_X50Y399        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.023    11.319    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][29]
  -------------------------------------------------------------------
                         required time                         11.319    
                         arrival time                         -10.549    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 STATE_MACHINE/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.062ns  (logic 1.855ns (26.267%)  route 5.207ns (73.733%))
  Logic Levels:           24  (CARRY8=5 LUT2=2 LUT3=4 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns = ( 10.769 - 8.000 ) 
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.971ns (routing 1.183ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.710ns (routing 1.075ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.296     1.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.296    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.494    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.522 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.971     3.493    STATE_MACHINE/clk_IBUF_BUFG
    SLICE_X46Y423        FDRE                                         r  STATE_MACHINE/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y423        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     3.565 r  STATE_MACHINE/address_reg[5]/Q
                         net (fo=58, routed)          0.386     3.951    STATE_MACHINE/address[5]
    SLICE_X42Y426        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.133     4.084 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.322     4.406    STATE_MACHINE/cs_out_OBUF[22]_inst_i_2_n_0
    SLICE_X41Y398        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     4.495 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_1/O
                         net (fo=5, routed)           0.364     4.859    STATE_MACHINE/cs_out_OBUF[16]
    SLICE_X51Y412        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     4.948 r  STATE_MACHINE/MUL0__1_i_168/O
                         net (fo=128, routed)         0.371     5.319    REG_BANK_ENCAP/reg_bank/MUL0__1_i_78_0
    SLICE_X56Y399        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.082     5.401 r  REG_BANK_ENCAP/reg_bank/MUL0__3_i_154/O
                         net (fo=1, routed)           0.012     5.413    REG_BANK_ENCAP/reg_bank/MUL0__3_i_154_n_0
    SLICE_X56Y399        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.049     5.462 r  REG_BANK_ENCAP/reg_bank/MUL0__3_i_103/O
                         net (fo=1, routed)           0.000     5.462    REG_BANK_ENCAP/reg_bank/MUL0__3_i_103_n_0
    SLICE_X56Y399        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.028     5.490 r  REG_BANK_ENCAP/reg_bank/MUL0__3_i_68/O
                         net (fo=1, routed)           0.407     5.897    STATE_MACHINE/Rm_data[8]
    SLICE_X63Y392        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.047     5.944 r  STATE_MACHINE/MUL0__3_i_34/O
                         net (fo=1, routed)           0.090     6.034    STATE_MACHINE/MUL0__3_i_34_n_0
    SLICE_X63Y391        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.114     6.148 r  STATE_MACHINE/MUL0__3_i_9/O
                         net (fo=22, routed)          0.494     6.642    STATE_MACHINE/b_bus[8]
    SLICE_X71Y420        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     6.739 r  STATE_MACHINE/nzcv[0]_i_412/O
                         net (fo=1, routed)           0.139     6.878    STATE_MACHINE/nzcv[0]_i_412_n_0
    SLICE_X70Y420        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.134     7.012 r  STATE_MACHINE/nzcv[0]_i_393/O
                         net (fo=2, routed)           0.087     7.099    STATE_MACHINE/nzcv[0]_i_393_n_0
    SLICE_X70Y419        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.082     7.181 r  STATE_MACHINE/nzcv[0]_i_366/O
                         net (fo=2, routed)           0.174     7.355    STATE_MACHINE/nzcv[0]_i_366_n_0
    SLICE_X67Y418        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.061     7.416 r  STATE_MACHINE/nzcv[0]_i_279/O
                         net (fo=2, routed)           0.163     7.579    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_93
    SLICE_X69Y416        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.032     7.611 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_181/O
                         net (fo=1, routed)           0.178     7.789    STATE_MACHINE/nzcv[0]_i_27_1
    SLICE_X68Y415        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.048     7.837 r  STATE_MACHINE/nzcv[0]_i_93/O
                         net (fo=1, routed)           0.127     7.964    STATE_MACHINE/nzcv[0]_i_93_n_0
    SLICE_X67Y413        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.031     7.995 r  STATE_MACHINE/nzcv[0]_i_27/O
                         net (fo=15, routed)          0.288     8.283    REG_BANK_ENCAP/reg_bank/nzcv_reg[0][7]
    SLICE_X63Y411        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.049     8.332 r  REG_BANK_ENCAP/reg_bank/address[6]_i_49/O
                         net (fo=1, routed)           0.013     8.345    REG_BANK_ENCAP/reg_bank/address[6]_i_49_n_0
    SLICE_X63Y411        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.099     8.444 r  REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.467    REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10_n_0
    SLICE_X63Y412        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     8.479 r  REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.502    REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10_n_0
    SLICE_X63Y413        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.067     8.569 r  REG_BANK_ENCAP/reg_bank/address_reg[23]_i_11/O[1]
                         net (fo=3, routed)           0.364     8.933    ALU/data4[17]
    SLICE_X64Y413        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     9.099 r  ALU/address_reg[23]_i_10/CO[7]
                         net (fo=1, routed)           0.023     9.122    ALU/address_reg[23]_i_10_n_0
    SLICE_X64Y414        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.091     9.213 r  ALU/nzcv_reg[3]_i_10/O[6]
                         net (fo=1, routed)           0.255     9.468    STATE_MACHINE/data5[30]
    SLICE_X61Y415        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.031     9.499 r  STATE_MACHINE/address[30]_i_4/O
                         net (fo=1, routed)           0.083     9.582    STATE_MACHINE/address[30]_i_4_n_0
    SLICE_X60Y415        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.032     9.614 r  STATE_MACHINE/address[30]_i_2/O
                         net (fo=4, routed)           0.333     9.947    STATE_MACHINE/address[30]_i_2_n_0
    SLICE_X58Y407        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.120    10.067 r  STATE_MACHINE/REG_DATA[12][30]_i_1/O
                         net (fo=15, routed)          0.488    10.555    REG_BANK_ENCAP/reg_bank/D[30]
    SLICE_X52Y398        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872     8.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163     9.035    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     9.059 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.710    10.769    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X52Y398        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][30]/C
                         clock pessimism              0.570    11.340    
                         clock uncertainty           -0.035    11.304    
    SLICE_X52Y398        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.023    11.327    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][30]
  -------------------------------------------------------------------
                         required time                         11.327    
                         arrival time                         -10.555    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 STATE_MACHINE/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.062ns  (logic 1.855ns (26.267%)  route 5.207ns (73.733%))
  Logic Levels:           24  (CARRY8=5 LUT2=2 LUT3=4 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns = ( 10.769 - 8.000 ) 
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.971ns (routing 1.183ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.710ns (routing 1.075ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.296     1.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.296    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.494    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.522 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.971     3.493    STATE_MACHINE/clk_IBUF_BUFG
    SLICE_X46Y423        FDRE                                         r  STATE_MACHINE/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y423        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     3.565 r  STATE_MACHINE/address_reg[5]/Q
                         net (fo=58, routed)          0.386     3.951    STATE_MACHINE/address[5]
    SLICE_X42Y426        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.133     4.084 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.322     4.406    STATE_MACHINE/cs_out_OBUF[22]_inst_i_2_n_0
    SLICE_X41Y398        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     4.495 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_1/O
                         net (fo=5, routed)           0.364     4.859    STATE_MACHINE/cs_out_OBUF[16]
    SLICE_X51Y412        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     4.948 r  STATE_MACHINE/MUL0__1_i_168/O
                         net (fo=128, routed)         0.371     5.319    REG_BANK_ENCAP/reg_bank/MUL0__1_i_78_0
    SLICE_X56Y399        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.082     5.401 r  REG_BANK_ENCAP/reg_bank/MUL0__3_i_154/O
                         net (fo=1, routed)           0.012     5.413    REG_BANK_ENCAP/reg_bank/MUL0__3_i_154_n_0
    SLICE_X56Y399        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.049     5.462 r  REG_BANK_ENCAP/reg_bank/MUL0__3_i_103/O
                         net (fo=1, routed)           0.000     5.462    REG_BANK_ENCAP/reg_bank/MUL0__3_i_103_n_0
    SLICE_X56Y399        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.028     5.490 r  REG_BANK_ENCAP/reg_bank/MUL0__3_i_68/O
                         net (fo=1, routed)           0.407     5.897    STATE_MACHINE/Rm_data[8]
    SLICE_X63Y392        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.047     5.944 r  STATE_MACHINE/MUL0__3_i_34/O
                         net (fo=1, routed)           0.090     6.034    STATE_MACHINE/MUL0__3_i_34_n_0
    SLICE_X63Y391        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.114     6.148 r  STATE_MACHINE/MUL0__3_i_9/O
                         net (fo=22, routed)          0.494     6.642    STATE_MACHINE/b_bus[8]
    SLICE_X71Y420        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     6.739 r  STATE_MACHINE/nzcv[0]_i_412/O
                         net (fo=1, routed)           0.139     6.878    STATE_MACHINE/nzcv[0]_i_412_n_0
    SLICE_X70Y420        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.134     7.012 r  STATE_MACHINE/nzcv[0]_i_393/O
                         net (fo=2, routed)           0.087     7.099    STATE_MACHINE/nzcv[0]_i_393_n_0
    SLICE_X70Y419        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.082     7.181 r  STATE_MACHINE/nzcv[0]_i_366/O
                         net (fo=2, routed)           0.174     7.355    STATE_MACHINE/nzcv[0]_i_366_n_0
    SLICE_X67Y418        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.061     7.416 r  STATE_MACHINE/nzcv[0]_i_279/O
                         net (fo=2, routed)           0.163     7.579    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_93
    SLICE_X69Y416        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.032     7.611 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_181/O
                         net (fo=1, routed)           0.178     7.789    STATE_MACHINE/nzcv[0]_i_27_1
    SLICE_X68Y415        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.048     7.837 r  STATE_MACHINE/nzcv[0]_i_93/O
                         net (fo=1, routed)           0.127     7.964    STATE_MACHINE/nzcv[0]_i_93_n_0
    SLICE_X67Y413        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.031     7.995 r  STATE_MACHINE/nzcv[0]_i_27/O
                         net (fo=15, routed)          0.288     8.283    REG_BANK_ENCAP/reg_bank/nzcv_reg[0][7]
    SLICE_X63Y411        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.049     8.332 r  REG_BANK_ENCAP/reg_bank/address[6]_i_49/O
                         net (fo=1, routed)           0.013     8.345    REG_BANK_ENCAP/reg_bank/address[6]_i_49_n_0
    SLICE_X63Y411        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.099     8.444 r  REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.467    REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10_n_0
    SLICE_X63Y412        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     8.479 r  REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.502    REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10_n_0
    SLICE_X63Y413        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.067     8.569 r  REG_BANK_ENCAP/reg_bank/address_reg[23]_i_11/O[1]
                         net (fo=3, routed)           0.364     8.933    ALU/data4[17]
    SLICE_X64Y413        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     9.099 r  ALU/address_reg[23]_i_10/CO[7]
                         net (fo=1, routed)           0.023     9.122    ALU/address_reg[23]_i_10_n_0
    SLICE_X64Y414        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.091     9.213 r  ALU/nzcv_reg[3]_i_10/O[6]
                         net (fo=1, routed)           0.255     9.468    STATE_MACHINE/data5[30]
    SLICE_X61Y415        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.031     9.499 r  STATE_MACHINE/address[30]_i_4/O
                         net (fo=1, routed)           0.083     9.582    STATE_MACHINE/address[30]_i_4_n_0
    SLICE_X60Y415        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.032     9.614 r  STATE_MACHINE/address[30]_i_2/O
                         net (fo=4, routed)           0.333     9.947    STATE_MACHINE/address[30]_i_2_n_0
    SLICE_X58Y407        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.120    10.067 r  STATE_MACHINE/REG_DATA[12][30]_i_1/O
                         net (fo=15, routed)          0.488    10.555    REG_BANK_ENCAP/reg_bank/D[30]
    SLICE_X49Y400        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872     8.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163     9.035    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     9.059 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.710    10.769    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X49Y400        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][30]/C
                         clock pessimism              0.570    11.340    
                         clock uncertainty           -0.035    11.304    
    SLICE_X49Y400        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.024    11.328    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][30]
  -------------------------------------------------------------------
                         required time                         11.328    
                         arrival time                         -10.555    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 STATE_MACHINE/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.050ns  (logic 1.889ns (26.794%)  route 5.161ns (73.206%))
  Logic Levels:           24  (CARRY8=5 LUT2=2 LUT3=4 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 10.765 - 8.000 ) 
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.971ns (routing 1.183ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.706ns (routing 1.075ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.296     1.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.296    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.494    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.522 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.971     3.493    STATE_MACHINE/clk_IBUF_BUFG
    SLICE_X46Y423        FDRE                                         r  STATE_MACHINE/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y423        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     3.565 r  STATE_MACHINE/address_reg[5]/Q
                         net (fo=58, routed)          0.386     3.951    STATE_MACHINE/address[5]
    SLICE_X42Y426        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.133     4.084 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.322     4.406    STATE_MACHINE/cs_out_OBUF[22]_inst_i_2_n_0
    SLICE_X41Y398        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     4.495 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_1/O
                         net (fo=5, routed)           0.364     4.859    STATE_MACHINE/cs_out_OBUF[16]
    SLICE_X51Y412        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     4.948 r  STATE_MACHINE/MUL0__1_i_168/O
                         net (fo=128, routed)         0.371     5.319    REG_BANK_ENCAP/reg_bank/MUL0__1_i_78_0
    SLICE_X56Y399        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.082     5.401 r  REG_BANK_ENCAP/reg_bank/MUL0__3_i_154/O
                         net (fo=1, routed)           0.012     5.413    REG_BANK_ENCAP/reg_bank/MUL0__3_i_154_n_0
    SLICE_X56Y399        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.049     5.462 r  REG_BANK_ENCAP/reg_bank/MUL0__3_i_103/O
                         net (fo=1, routed)           0.000     5.462    REG_BANK_ENCAP/reg_bank/MUL0__3_i_103_n_0
    SLICE_X56Y399        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.028     5.490 r  REG_BANK_ENCAP/reg_bank/MUL0__3_i_68/O
                         net (fo=1, routed)           0.407     5.897    STATE_MACHINE/Rm_data[8]
    SLICE_X63Y392        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.047     5.944 r  STATE_MACHINE/MUL0__3_i_34/O
                         net (fo=1, routed)           0.090     6.034    STATE_MACHINE/MUL0__3_i_34_n_0
    SLICE_X63Y391        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.114     6.148 r  STATE_MACHINE/MUL0__3_i_9/O
                         net (fo=22, routed)          0.494     6.642    STATE_MACHINE/b_bus[8]
    SLICE_X71Y420        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     6.739 r  STATE_MACHINE/nzcv[0]_i_412/O
                         net (fo=1, routed)           0.139     6.878    STATE_MACHINE/nzcv[0]_i_412_n_0
    SLICE_X70Y420        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.134     7.012 r  STATE_MACHINE/nzcv[0]_i_393/O
                         net (fo=2, routed)           0.087     7.099    STATE_MACHINE/nzcv[0]_i_393_n_0
    SLICE_X70Y419        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.082     7.181 r  STATE_MACHINE/nzcv[0]_i_366/O
                         net (fo=2, routed)           0.174     7.355    STATE_MACHINE/nzcv[0]_i_366_n_0
    SLICE_X67Y418        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.061     7.416 r  STATE_MACHINE/nzcv[0]_i_279/O
                         net (fo=2, routed)           0.163     7.579    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_93
    SLICE_X69Y416        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.032     7.611 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_181/O
                         net (fo=1, routed)           0.178     7.789    STATE_MACHINE/nzcv[0]_i_27_1
    SLICE_X68Y415        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.048     7.837 r  STATE_MACHINE/nzcv[0]_i_93/O
                         net (fo=1, routed)           0.127     7.964    STATE_MACHINE/nzcv[0]_i_93_n_0
    SLICE_X67Y413        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.031     7.995 r  STATE_MACHINE/nzcv[0]_i_27/O
                         net (fo=15, routed)          0.288     8.283    REG_BANK_ENCAP/reg_bank/nzcv_reg[0][7]
    SLICE_X63Y411        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.049     8.332 r  REG_BANK_ENCAP/reg_bank/address[6]_i_49/O
                         net (fo=1, routed)           0.013     8.345    REG_BANK_ENCAP/reg_bank/address[6]_i_49_n_0
    SLICE_X63Y411        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.099     8.444 r  REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.467    REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10_n_0
    SLICE_X63Y412        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     8.479 r  REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.502    REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10_n_0
    SLICE_X63Y413        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.067     8.569 r  REG_BANK_ENCAP/reg_bank/address_reg[23]_i_11/O[1]
                         net (fo=3, routed)           0.364     8.933    ALU/data4[17]
    SLICE_X64Y413        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     9.099 r  ALU/address_reg[23]_i_10/CO[7]
                         net (fo=1, routed)           0.023     9.122    ALU/address_reg[23]_i_10_n_0
    SLICE_X64Y414        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.076     9.198 r  ALU/nzcv_reg[3]_i_10/O[4]
                         net (fo=1, routed)           0.276     9.474    STATE_MACHINE/data5[28]
    SLICE_X57Y413        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.081     9.555 r  STATE_MACHINE/address[28]_i_4/O
                         net (fo=1, routed)           0.077     9.632    STATE_MACHINE/address[28]_i_4_n_0
    SLICE_X57Y412        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.031     9.663 r  STATE_MACHINE/address[28]_i_2/O
                         net (fo=4, routed)           0.212     9.875    STATE_MACHINE/address[28]_i_2_n_0
    SLICE_X57Y409        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.120     9.995 r  STATE_MACHINE/REG_DATA[12][28]_i_1/O
                         net (fo=15, routed)          0.548    10.543    REG_BANK_ENCAP/reg_bank/D[28]
    SLICE_X49Y400        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872     8.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163     9.035    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     9.059 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.706    10.765    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X49Y400        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][28]/C
                         clock pessimism              0.570    11.336    
                         clock uncertainty           -0.035    11.300    
    SLICE_X49Y400        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.023    11.323    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][28]
  -------------------------------------------------------------------
                         required time                         11.323    
                         arrival time                         -10.543    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 STATE_MACHINE/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.046ns  (logic 1.855ns (26.327%)  route 5.191ns (73.673%))
  Logic Levels:           24  (CARRY8=5 LUT2=2 LUT3=4 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 10.763 - 8.000 ) 
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.971ns (routing 1.183ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.704ns (routing 1.075ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.296     1.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.296    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.494    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.522 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.971     3.493    STATE_MACHINE/clk_IBUF_BUFG
    SLICE_X46Y423        FDRE                                         r  STATE_MACHINE/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y423        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     3.565 r  STATE_MACHINE/address_reg[5]/Q
                         net (fo=58, routed)          0.386     3.951    STATE_MACHINE/address[5]
    SLICE_X42Y426        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.133     4.084 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.322     4.406    STATE_MACHINE/cs_out_OBUF[22]_inst_i_2_n_0
    SLICE_X41Y398        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     4.495 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_1/O
                         net (fo=5, routed)           0.364     4.859    STATE_MACHINE/cs_out_OBUF[16]
    SLICE_X51Y412        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     4.948 r  STATE_MACHINE/MUL0__1_i_168/O
                         net (fo=128, routed)         0.371     5.319    REG_BANK_ENCAP/reg_bank/MUL0__1_i_78_0
    SLICE_X56Y399        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.082     5.401 r  REG_BANK_ENCAP/reg_bank/MUL0__3_i_154/O
                         net (fo=1, routed)           0.012     5.413    REG_BANK_ENCAP/reg_bank/MUL0__3_i_154_n_0
    SLICE_X56Y399        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.049     5.462 r  REG_BANK_ENCAP/reg_bank/MUL0__3_i_103/O
                         net (fo=1, routed)           0.000     5.462    REG_BANK_ENCAP/reg_bank/MUL0__3_i_103_n_0
    SLICE_X56Y399        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.028     5.490 r  REG_BANK_ENCAP/reg_bank/MUL0__3_i_68/O
                         net (fo=1, routed)           0.407     5.897    STATE_MACHINE/Rm_data[8]
    SLICE_X63Y392        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.047     5.944 r  STATE_MACHINE/MUL0__3_i_34/O
                         net (fo=1, routed)           0.090     6.034    STATE_MACHINE/MUL0__3_i_34_n_0
    SLICE_X63Y391        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.114     6.148 r  STATE_MACHINE/MUL0__3_i_9/O
                         net (fo=22, routed)          0.494     6.642    STATE_MACHINE/b_bus[8]
    SLICE_X71Y420        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     6.739 r  STATE_MACHINE/nzcv[0]_i_412/O
                         net (fo=1, routed)           0.139     6.878    STATE_MACHINE/nzcv[0]_i_412_n_0
    SLICE_X70Y420        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.134     7.012 r  STATE_MACHINE/nzcv[0]_i_393/O
                         net (fo=2, routed)           0.087     7.099    STATE_MACHINE/nzcv[0]_i_393_n_0
    SLICE_X70Y419        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.082     7.181 r  STATE_MACHINE/nzcv[0]_i_366/O
                         net (fo=2, routed)           0.174     7.355    STATE_MACHINE/nzcv[0]_i_366_n_0
    SLICE_X67Y418        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.061     7.416 r  STATE_MACHINE/nzcv[0]_i_279/O
                         net (fo=2, routed)           0.163     7.579    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_93
    SLICE_X69Y416        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.032     7.611 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_181/O
                         net (fo=1, routed)           0.178     7.789    STATE_MACHINE/nzcv[0]_i_27_1
    SLICE_X68Y415        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.048     7.837 r  STATE_MACHINE/nzcv[0]_i_93/O
                         net (fo=1, routed)           0.127     7.964    STATE_MACHINE/nzcv[0]_i_93_n_0
    SLICE_X67Y413        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.031     7.995 r  STATE_MACHINE/nzcv[0]_i_27/O
                         net (fo=15, routed)          0.288     8.283    REG_BANK_ENCAP/reg_bank/nzcv_reg[0][7]
    SLICE_X63Y411        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.049     8.332 r  REG_BANK_ENCAP/reg_bank/address[6]_i_49/O
                         net (fo=1, routed)           0.013     8.345    REG_BANK_ENCAP/reg_bank/address[6]_i_49_n_0
    SLICE_X63Y411        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.099     8.444 r  REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.467    REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10_n_0
    SLICE_X63Y412        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     8.479 r  REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.502    REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10_n_0
    SLICE_X63Y413        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.067     8.569 r  REG_BANK_ENCAP/reg_bank/address_reg[23]_i_11/O[1]
                         net (fo=3, routed)           0.364     8.933    ALU/data4[17]
    SLICE_X64Y413        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     9.099 r  ALU/address_reg[23]_i_10/CO[7]
                         net (fo=1, routed)           0.023     9.122    ALU/address_reg[23]_i_10_n_0
    SLICE_X64Y414        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.091     9.213 r  ALU/nzcv_reg[3]_i_10/O[6]
                         net (fo=1, routed)           0.255     9.468    STATE_MACHINE/data5[30]
    SLICE_X61Y415        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.031     9.499 r  STATE_MACHINE/address[30]_i_4/O
                         net (fo=1, routed)           0.083     9.582    STATE_MACHINE/address[30]_i_4_n_0
    SLICE_X60Y415        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.032     9.614 r  STATE_MACHINE/address[30]_i_2/O
                         net (fo=4, routed)           0.333     9.947    STATE_MACHINE/address[30]_i_2_n_0
    SLICE_X58Y407        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.120    10.067 r  STATE_MACHINE/REG_DATA[12][30]_i_1/O
                         net (fo=15, routed)          0.472    10.539    REG_BANK_ENCAP/reg_bank/D[30]
    SLICE_X54Y398        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872     8.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163     9.035    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     9.059 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.704    10.763    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X54Y398        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][30]/C
                         clock pessimism              0.570    11.334    
                         clock uncertainty           -0.035    11.298    
    SLICE_X54Y398        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.023    11.321    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][30]
  -------------------------------------------------------------------
                         required time                         11.321    
                         arrival time                         -10.539    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 STATE_MACHINE/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 1.948ns (27.639%)  route 5.100ns (72.361%))
  Logic Levels:           25  (CARRY8=4 LUT2=2 LUT3=4 LUT4=1 LUT5=6 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 10.766 - 8.000 ) 
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.971ns (routing 1.183ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.707ns (routing 1.075ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.296     1.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.296    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.494    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.522 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.971     3.493    STATE_MACHINE/clk_IBUF_BUFG
    SLICE_X46Y423        FDRE                                         r  STATE_MACHINE/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y423        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     3.565 r  STATE_MACHINE/address_reg[5]/Q
                         net (fo=58, routed)          0.386     3.951    STATE_MACHINE/address[5]
    SLICE_X42Y426        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.133     4.084 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.322     4.406    STATE_MACHINE/cs_out_OBUF[22]_inst_i_2_n_0
    SLICE_X41Y398        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     4.495 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_1/O
                         net (fo=5, routed)           0.364     4.859    STATE_MACHINE/cs_out_OBUF[16]
    SLICE_X51Y412        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     4.948 r  STATE_MACHINE/MUL0__1_i_168/O
                         net (fo=128, routed)         0.371     5.319    REG_BANK_ENCAP/reg_bank/MUL0__1_i_78_0
    SLICE_X56Y399        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.082     5.401 r  REG_BANK_ENCAP/reg_bank/MUL0__3_i_154/O
                         net (fo=1, routed)           0.012     5.413    REG_BANK_ENCAP/reg_bank/MUL0__3_i_154_n_0
    SLICE_X56Y399        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.049     5.462 r  REG_BANK_ENCAP/reg_bank/MUL0__3_i_103/O
                         net (fo=1, routed)           0.000     5.462    REG_BANK_ENCAP/reg_bank/MUL0__3_i_103_n_0
    SLICE_X56Y399        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.028     5.490 r  REG_BANK_ENCAP/reg_bank/MUL0__3_i_68/O
                         net (fo=1, routed)           0.407     5.897    STATE_MACHINE/Rm_data[8]
    SLICE_X63Y392        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.047     5.944 r  STATE_MACHINE/MUL0__3_i_34/O
                         net (fo=1, routed)           0.090     6.034    STATE_MACHINE/MUL0__3_i_34_n_0
    SLICE_X63Y391        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.114     6.148 r  STATE_MACHINE/MUL0__3_i_9/O
                         net (fo=22, routed)          0.494     6.642    STATE_MACHINE/b_bus[8]
    SLICE_X71Y420        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     6.739 r  STATE_MACHINE/nzcv[0]_i_412/O
                         net (fo=1, routed)           0.139     6.878    STATE_MACHINE/nzcv[0]_i_412_n_0
    SLICE_X70Y420        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.134     7.012 r  STATE_MACHINE/nzcv[0]_i_393/O
                         net (fo=2, routed)           0.087     7.099    STATE_MACHINE/nzcv[0]_i_393_n_0
    SLICE_X70Y419        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.082     7.181 r  STATE_MACHINE/nzcv[0]_i_366/O
                         net (fo=2, routed)           0.175     7.356    STATE_MACHINE/nzcv[0]_i_366_n_0
    SLICE_X67Y418        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.063     7.419 r  STATE_MACHINE/nzcv[0]_i_269/O
                         net (fo=2, routed)           0.208     7.627    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_85_1
    SLICE_X68Y416        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.082     7.709 f  REG_BANK_ENCAP/reg_bank/nzcv[2]_i_137/O
                         net (fo=1, routed)           0.042     7.751    REG_BANK_ENCAP/reg_bank/nzcv[2]_i_137_n_0
    SLICE_X68Y416        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     7.840 r  REG_BANK_ENCAP/reg_bank/nzcv[2]_i_108/O
                         net (fo=3, routed)           0.151     7.991    REG_BANK_ENCAP/reg_bank/nzcv[2]_i_108_n_0
    SLICE_X68Y413        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.114     8.105 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_83/O
                         net (fo=1, routed)           0.175     8.280    STATE_MACHINE/address[6]_i_22
    SLICE_X67Y413        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.031     8.311 r  STATE_MACHINE/nzcv[0]_i_24/O
                         net (fo=11, routed)          0.334     8.645    STATE_MACHINE/ir_reg[11][6]
    SLICE_X60Y410        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.031     8.676 r  STATE_MACHINE/nzcv[2]_i_99/O
                         net (fo=1, routed)           0.012     8.688    REG_BANK_ENCAP/reg_bank/address[0]_i_5[1]
    SLICE_X60Y410        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.099     8.787 r  REG_BANK_ENCAP/reg_bank/nzcv_reg[2]_i_57/CO[7]
                         net (fo=1, routed)           0.023     8.810    REG_BANK_ENCAP/reg_bank/nzcv_reg[2]_i_57_n_0
    SLICE_X60Y411        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     8.822 r  REG_BANK_ENCAP/reg_bank/address_reg[15]_i_54/CO[7]
                         net (fo=1, routed)           0.023     8.845    REG_BANK_ENCAP/reg_bank/address_reg[15]_i_54_n_0
    SLICE_X60Y412        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     8.857 r  REG_BANK_ENCAP/reg_bank/nzcv_reg[3]_i_79/CO[7]
                         net (fo=1, routed)           0.023     8.880    REG_BANK_ENCAP/reg_bank/nzcv_reg[3]_i_79_n_0
    SLICE_X60Y413        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.103     8.983 r  REG_BANK_ENCAP/reg_bank/nzcv_reg[3]_i_13/O[5]
                         net (fo=1, routed)           0.344     9.327    STATE_MACHINE/data2[29]
    SLICE_X65Y414        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.088     9.415 r  STATE_MACHINE/nzcv[2]_i_62/O
                         net (fo=1, routed)           0.043     9.458    STATE_MACHINE/nzcv[2]_i_62_n_0
    SLICE_X65Y414        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.047     9.505 r  STATE_MACHINE/nzcv[2]_i_18/O
                         net (fo=1, routed)           0.141     9.646    STATE_MACHINE/nzcv[2]_i_18_n_0
    SLICE_X65Y411        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.114     9.760 f  STATE_MACHINE/nzcv[2]_i_4/O
                         net (fo=4, routed)           0.295    10.055    STATE_MACHINE/nzcv[2]_i_4_n_0
    SLICE_X56Y406        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.047    10.102 r  STATE_MACHINE/REG_DATA[12][29]_i_1/O
                         net (fo=15, routed)          0.439    10.541    REG_BANK_ENCAP/reg_bank/D[29]
    SLICE_X51Y399        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872     8.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163     9.035    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     9.059 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.707    10.766    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X51Y399        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][29]/C
                         clock pessimism              0.570    11.337    
                         clock uncertainty           -0.035    11.301    
    SLICE_X51Y399        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.023    11.324    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][29]
  -------------------------------------------------------------------
                         required time                         11.324    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 STATE_MACHINE/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.041ns  (logic 1.889ns (26.829%)  route 5.152ns (73.171%))
  Logic Levels:           24  (CARRY8=5 LUT2=2 LUT3=4 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 10.760 - 8.000 ) 
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.971ns (routing 1.183ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.701ns (routing 1.075ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.296     1.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.296    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.494    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.522 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.971     3.493    STATE_MACHINE/clk_IBUF_BUFG
    SLICE_X46Y423        FDRE                                         r  STATE_MACHINE/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y423        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     3.565 r  STATE_MACHINE/address_reg[5]/Q
                         net (fo=58, routed)          0.386     3.951    STATE_MACHINE/address[5]
    SLICE_X42Y426        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.133     4.084 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.322     4.406    STATE_MACHINE/cs_out_OBUF[22]_inst_i_2_n_0
    SLICE_X41Y398        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     4.495 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_1/O
                         net (fo=5, routed)           0.364     4.859    STATE_MACHINE/cs_out_OBUF[16]
    SLICE_X51Y412        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     4.948 r  STATE_MACHINE/MUL0__1_i_168/O
                         net (fo=128, routed)         0.371     5.319    REG_BANK_ENCAP/reg_bank/MUL0__1_i_78_0
    SLICE_X56Y399        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.082     5.401 r  REG_BANK_ENCAP/reg_bank/MUL0__3_i_154/O
                         net (fo=1, routed)           0.012     5.413    REG_BANK_ENCAP/reg_bank/MUL0__3_i_154_n_0
    SLICE_X56Y399        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.049     5.462 r  REG_BANK_ENCAP/reg_bank/MUL0__3_i_103/O
                         net (fo=1, routed)           0.000     5.462    REG_BANK_ENCAP/reg_bank/MUL0__3_i_103_n_0
    SLICE_X56Y399        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.028     5.490 r  REG_BANK_ENCAP/reg_bank/MUL0__3_i_68/O
                         net (fo=1, routed)           0.407     5.897    STATE_MACHINE/Rm_data[8]
    SLICE_X63Y392        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.047     5.944 r  STATE_MACHINE/MUL0__3_i_34/O
                         net (fo=1, routed)           0.090     6.034    STATE_MACHINE/MUL0__3_i_34_n_0
    SLICE_X63Y391        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.114     6.148 r  STATE_MACHINE/MUL0__3_i_9/O
                         net (fo=22, routed)          0.494     6.642    STATE_MACHINE/b_bus[8]
    SLICE_X71Y420        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     6.739 r  STATE_MACHINE/nzcv[0]_i_412/O
                         net (fo=1, routed)           0.139     6.878    STATE_MACHINE/nzcv[0]_i_412_n_0
    SLICE_X70Y420        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.134     7.012 r  STATE_MACHINE/nzcv[0]_i_393/O
                         net (fo=2, routed)           0.087     7.099    STATE_MACHINE/nzcv[0]_i_393_n_0
    SLICE_X70Y419        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.082     7.181 r  STATE_MACHINE/nzcv[0]_i_366/O
                         net (fo=2, routed)           0.174     7.355    STATE_MACHINE/nzcv[0]_i_366_n_0
    SLICE_X67Y418        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.061     7.416 r  STATE_MACHINE/nzcv[0]_i_279/O
                         net (fo=2, routed)           0.163     7.579    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_93
    SLICE_X69Y416        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.032     7.611 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_181/O
                         net (fo=1, routed)           0.178     7.789    STATE_MACHINE/nzcv[0]_i_27_1
    SLICE_X68Y415        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.048     7.837 r  STATE_MACHINE/nzcv[0]_i_93/O
                         net (fo=1, routed)           0.127     7.964    STATE_MACHINE/nzcv[0]_i_93_n_0
    SLICE_X67Y413        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.031     7.995 r  STATE_MACHINE/nzcv[0]_i_27/O
                         net (fo=15, routed)          0.288     8.283    REG_BANK_ENCAP/reg_bank/nzcv_reg[0][7]
    SLICE_X63Y411        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.049     8.332 r  REG_BANK_ENCAP/reg_bank/address[6]_i_49/O
                         net (fo=1, routed)           0.013     8.345    REG_BANK_ENCAP/reg_bank/address[6]_i_49_n_0
    SLICE_X63Y411        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.099     8.444 r  REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.467    REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10_n_0
    SLICE_X63Y412        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     8.479 r  REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.502    REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10_n_0
    SLICE_X63Y413        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.067     8.569 r  REG_BANK_ENCAP/reg_bank/address_reg[23]_i_11/O[1]
                         net (fo=3, routed)           0.364     8.933    ALU/data4[17]
    SLICE_X64Y413        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     9.099 r  ALU/address_reg[23]_i_10/CO[7]
                         net (fo=1, routed)           0.023     9.122    ALU/address_reg[23]_i_10_n_0
    SLICE_X64Y414        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.076     9.198 r  ALU/nzcv_reg[3]_i_10/O[4]
                         net (fo=1, routed)           0.276     9.474    STATE_MACHINE/data5[28]
    SLICE_X57Y413        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.081     9.555 r  STATE_MACHINE/address[28]_i_4/O
                         net (fo=1, routed)           0.077     9.632    STATE_MACHINE/address[28]_i_4_n_0
    SLICE_X57Y412        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.031     9.663 r  STATE_MACHINE/address[28]_i_2/O
                         net (fo=4, routed)           0.212     9.875    STATE_MACHINE/address[28]_i_2_n_0
    SLICE_X57Y409        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.120     9.995 r  STATE_MACHINE/REG_DATA[12][28]_i_1/O
                         net (fo=15, routed)          0.539    10.534    REG_BANK_ENCAP/reg_bank/D[28]
    SLICE_X49Y402        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872     8.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163     9.035    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     9.059 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.701    10.760    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X49Y402        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][28]/C
                         clock pessimism              0.570    11.331    
                         clock uncertainty           -0.035    11.295    
    SLICE_X49Y402        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.023    11.318    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][28]
  -------------------------------------------------------------------
                         required time                         11.318    
                         arrival time                         -10.534    
  -------------------------------------------------------------------
                         slack                                  0.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.070ns (59.322%)  route 0.048ns (40.678%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Net Delay (Source):      1.194ns (routing 0.724ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.809ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872     0.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.963    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.980 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.194     2.174    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X59Y412        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y412        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.212 r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][18]/Q
                         net (fo=6, routed)           0.029     2.241    STATE_MACHINE/pc[18]
    SLICE_X59Y412        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.014     2.255 r  STATE_MACHINE/REG_DATA[15][17]_i_8/O
                         net (fo=1, routed)           0.012     2.267    STATE_MACHINE/REG_DATA[15][17]_i_8_n_0
    SLICE_X59Y412        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     2.285 r  STATE_MACHINE/REG_DATA_reg[15][17]_i_1/O[1]
                         net (fo=1, routed)           0.007     2.292    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][24]_2[1]
    SLICE_X59Y412        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.117     1.117 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.117    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.117 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.230    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.249 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.350     2.599    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X59Y412        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][18]/C
                         clock pessimism             -0.418     2.180    
    SLICE_X59Y412        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.226    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][18]
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.070ns (59.322%)  route 0.048ns (40.678%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Net Delay (Source):      1.194ns (routing 0.724ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.809ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872     0.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.963    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.980 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.194     2.174    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X59Y413        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y413        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.212 r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][26]/Q
                         net (fo=6, routed)           0.029     2.241    STATE_MACHINE/pc[26]
    SLICE_X59Y413        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.014     2.255 r  STATE_MACHINE/REG_DATA[15][25]_i_7/O
                         net (fo=1, routed)           0.012     2.267    STATE_MACHINE/REG_DATA[15][25]_i_7_n_0
    SLICE_X59Y413        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     2.285 r  STATE_MACHINE/REG_DATA_reg[15][25]_i_1/O[1]
                         net (fo=1, routed)           0.007     2.292    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][31]_3[1]
    SLICE_X59Y413        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.117     1.117 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.117    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.117 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.230    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.249 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.351     2.600    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X59Y413        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][26]/C
                         clock pessimism             -0.419     2.180    
    SLICE_X59Y413        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.226    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][26]
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 STATE_MACHINE/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STATE_MACHINE/address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.052ns (43.333%)  route 0.068ns (56.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Net Delay (Source):      1.210ns (routing 0.724ns, distribution 0.486ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.809ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872     0.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.963    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.980 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.210     2.190    STATE_MACHINE/clk_IBUF_BUFG
    SLICE_X42Y424        FDRE                                         r  STATE_MACHINE/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y424        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.228 f  STATE_MACHINE/address_reg[0]/Q
                         net (fo=60, routed)          0.047     2.275    STATE_MACHINE/address[0]
    SLICE_X42Y424        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.014     2.289 r  STATE_MACHINE/address[0]_i_1__0/O
                         net (fo=1, routed)           0.021     2.310    STATE_MACHINE/non_fetch_address[0]
    SLICE_X42Y424        FDRE                                         r  STATE_MACHINE/address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.117     1.117 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.117    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.117 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.230    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.249 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.369     2.618    STATE_MACHINE/clk_IBUF_BUFG
    SLICE_X42Y424        FDRE                                         r  STATE_MACHINE/address_reg[0]/C
                         clock pessimism             -0.421     2.196    
    SLICE_X42Y424        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.242    STATE_MACHINE/address_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.071ns (58.197%)  route 0.051ns (41.803%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Net Delay (Source):      1.194ns (routing 0.724ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.809ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872     0.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.963    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.980 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.194     2.174    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X59Y410        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y410        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.212 r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][3]/Q
                         net (fo=6, routed)           0.030     2.242    STATE_MACHINE/pc[3]
    SLICE_X59Y410        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.014     2.256 r  STATE_MACHINE/REG_DATA[15][1]_i_8/O
                         net (fo=1, routed)           0.014     2.270    STATE_MACHINE/REG_DATA[15][1]_i_8_n_0
    SLICE_X59Y410        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     2.289 r  STATE_MACHINE/REG_DATA_reg[15][1]_i_1/O[2]
                         net (fo=1, routed)           0.007     2.296    REG_BANK_ENCAP/reg_bank/O[2]
    SLICE_X59Y410        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.117     1.117 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.117    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.117 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.230    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.249 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.350     2.599    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X59Y410        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][3]/C
                         clock pessimism             -0.418     2.180    
    SLICE_X59Y410        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.226    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][3]
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.072ns (58.537%)  route 0.051ns (41.463%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Net Delay (Source):      1.193ns (routing 0.724ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.809ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872     0.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.963    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.980 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.193     2.173    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X59Y411        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y411        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.212 r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][16]/Q
                         net (fo=6, routed)           0.032     2.244    STATE_MACHINE/pc[16]
    SLICE_X59Y411        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.015     2.259 r  STATE_MACHINE/REG_DATA[15][9]_i_2/O
                         net (fo=1, routed)           0.012     2.271    STATE_MACHINE/REG_DATA[15][9]_i_2_n_0
    SLICE_X59Y411        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     2.289 r  STATE_MACHINE/REG_DATA_reg[15][9]_i_1/O[7]
                         net (fo=1, routed)           0.007     2.296    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][16]_1[7]
    SLICE_X59Y411        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.117     1.117 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.117    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.117 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.230    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.249 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.348     2.597    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X59Y411        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][16]/C
                         clock pessimism             -0.417     2.179    
    SLICE_X59Y411        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.225    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][16]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.072ns (58.537%)  route 0.051ns (41.463%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Net Delay (Source):      1.193ns (routing 0.724ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.809ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872     0.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.963    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.980 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.193     2.173    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X59Y410        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y410        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.212 r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][8]/Q
                         net (fo=6, routed)           0.032     2.244    STATE_MACHINE/pc[8]
    SLICE_X59Y410        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.015     2.259 r  STATE_MACHINE/REG_DATA[15][1]_i_3/O
                         net (fo=1, routed)           0.012     2.271    STATE_MACHINE/REG_DATA[15][1]_i_3_n_0
    SLICE_X59Y410        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     2.289 r  STATE_MACHINE/REG_DATA_reg[15][1]_i_1/O[7]
                         net (fo=1, routed)           0.007     2.296    REG_BANK_ENCAP/reg_bank/O[7]
    SLICE_X59Y410        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.117     1.117 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.117    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.117 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.230    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.249 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.348     2.597    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X59Y410        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][8]/C
                         clock pessimism             -0.417     2.179    
    SLICE_X59Y410        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.225    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][8]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.078ns (61.905%)  route 0.048ns (38.095%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Net Delay (Source):      1.194ns (routing 0.724ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.809ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872     0.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.963    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.980 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.194     2.174    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X59Y410        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y410        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.212 f  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][2]/Q
                         net (fo=8, routed)           0.029     2.241    STATE_MACHINE/pc[2]
    SLICE_X59Y410        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.022     2.263 r  STATE_MACHINE/REG_DATA[15][1]_i_9/O
                         net (fo=1, routed)           0.012     2.275    STATE_MACHINE/REG_DATA[15][1]_i_9_n_0
    SLICE_X59Y410        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     2.293 r  STATE_MACHINE/REG_DATA_reg[15][1]_i_1/O[1]
                         net (fo=1, routed)           0.007     2.300    REG_BANK_ENCAP/reg_bank/O[1]
    SLICE_X59Y410        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.117     1.117 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.117    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.117 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.230    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.249 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.350     2.599    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X59Y410        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][2]/C
                         clock pessimism             -0.418     2.180    
    SLICE_X59Y410        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.226    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][2]
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.073ns (57.031%)  route 0.055ns (42.969%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Net Delay (Source):      1.194ns (routing 0.724ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.809ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872     0.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.963    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.980 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.194     2.174    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X59Y410        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y410        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.213 r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][4]/Q
                         net (fo=6, routed)           0.032     2.245    STATE_MACHINE/pc[4]
    SLICE_X59Y410        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.014     2.259 r  STATE_MACHINE/REG_DATA[15][1]_i_7/O
                         net (fo=1, routed)           0.016     2.275    STATE_MACHINE/REG_DATA[15][1]_i_7_n_0
    SLICE_X59Y410        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.020     2.295 r  STATE_MACHINE/REG_DATA_reg[15][1]_i_1/O[3]
                         net (fo=1, routed)           0.007     2.302    REG_BANK_ENCAP/reg_bank/O[3]
    SLICE_X59Y410        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.117     1.117 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.117    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.117 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.230    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.249 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.350     2.599    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X59Y410        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][4]/C
                         clock pessimism             -0.418     2.180    
    SLICE_X59Y410        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.226    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][4]
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.078ns (60.465%)  route 0.051ns (39.535%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Net Delay (Source):      1.194ns (routing 0.724ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.809ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872     0.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.963    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.980 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.194     2.174    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X59Y411        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y411        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.212 r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][10]/Q
                         net (fo=6, routed)           0.032     2.244    STATE_MACHINE/pc[10]
    SLICE_X59Y411        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.022     2.266 r  STATE_MACHINE/REG_DATA[15][9]_i_8/O
                         net (fo=1, routed)           0.012     2.278    STATE_MACHINE/REG_DATA[15][9]_i_8_n_0
    SLICE_X59Y411        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     2.296 r  STATE_MACHINE/REG_DATA_reg[15][9]_i_1/O[1]
                         net (fo=1, routed)           0.007     2.303    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][16]_1[1]
    SLICE_X59Y411        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.117     1.117 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.117    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.117 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.230    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.249 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.350     2.599    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X59Y411        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][10]/C
                         clock pessimism             -0.418     2.180    
    SLICE_X59Y411        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.226    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][10]
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.080ns (61.069%)  route 0.051ns (38.931%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Net Delay (Source):      1.194ns (routing 0.724ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.809ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872     0.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.963    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.980 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.194     2.174    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X59Y410        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y410        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.212 r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][1]/Q
                         net (fo=6, routed)           0.034     2.246    STATE_MACHINE/pc[1]
    SLICE_X59Y410        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.023     2.269 r  STATE_MACHINE/REG_DATA[15][1]_i_10/O
                         net (fo=1, routed)           0.010     2.279    STATE_MACHINE/REG_DATA[15][1]_i_10_n_0
    SLICE_X59Y410        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.019     2.298 r  STATE_MACHINE/REG_DATA_reg[15][1]_i_1/O[0]
                         net (fo=1, routed)           0.007     2.305    REG_BANK_ENCAP/reg_bank/O[0]
    SLICE_X59Y410        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.117     1.117 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.117    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.117 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.230    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.249 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=605, routed)         1.350     2.599    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X59Y410        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][1]/C
                         clock pessimism             -0.418     2.180    
    SLICE_X59Y410        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     2.226    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][1]
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I  n/a            1.122         8.000       6.878      BUFGCE_HDIO_X1Y5  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X58Y398     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][11]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X58Y405     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][12]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X57Y406     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][13]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X55Y404     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][14]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X57Y410     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][15]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X54Y408     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][16]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X57Y410     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][17]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X51Y408     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][18]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X58Y406     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][19]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X51Y405     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][26]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X52Y404     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][27]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X51Y402     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][2]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X55Y401     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][3]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X55Y401     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][4]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X56Y401     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][5]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X57Y399     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][8]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X56Y401     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][9]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X59Y411     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][10]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X59Y411     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][11]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X45Y424     ir_reg[12]_lopt_replica/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X46Y424     ir_reg[20]_lopt_replica/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X45Y424     ir_reg[23]_lopt_replica/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X45Y424     ir_reg[29]_lopt_replica/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X52Y404     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][27]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X59Y402     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][6]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X57Y399     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][8]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X59Y411     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][13]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X59Y411     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][14]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X59Y411     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][15]/C



