{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 26,
   "id": "b258e84d-0f08-4f65-a5d6-08c2c0f073e9",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Import necessary modules\n",
    "import yaml\n",
    "from datetime import datetime"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 36,
   "id": "e41c5eb2-c089-4ed8-a8f3-7b4e5df95806",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "`default_nettype none\n",
      "\n",
      "/*\n",
      "    ahbl_uart_tx_AHBL Wrapper\n",
      "    Description: AHB-Lite Wrapper for UART Transmitter\n",
      "    Auto-generated on 2024-11-20 04:47:00\n",
      "*/\n",
      "\n",
      "module ahbl_uart_tx (\n",
      "    // AHB-Lite Interface\n",
      "    input  wire        HCLK,\n",
      "    input  wire        HRESETn,\n",
      "    input  wire [31:0] HADDR,\n",
      "    input  wire [1:0]  HTRANS,\n",
      "    input  wire        HWRITE,\n",
      "    input  wire [2:0]  HSIZE,\n",
      "    input  wire [31:0] HWDATA,\n",
      "    input  wire        HSEL,\n",
      "    input  wire        HREADY,\n",
      "    output wire [31:0] HRDATA,\n",
      "    output wire        HREADYOUT,\n",
      "    output wire        tx\n",
      ");\n",
      "\n",
      "    // Register offsets\n",
      "    localparam CTRL_REG_OFF = 32'h00;\n",
      "    localparam BAUDDIV_REG_OFF = 32'h04;\n",
      "    localparam STATUS_REG_OFF = 32'h08;\n",
      "    localparam DATA_REG_OFF = 32'h0C;\n",
      "\n",
      "    reg [31:0] HADDR_d;\n",
      "    reg [1:0]  HTRANS_d;\n",
      "    reg        HWRITE_d, HSEL_d;\n",
      "\n",
      "    always @(posedge HCLK or negedge HRESETn) begin\n",
      "        if (~HRESETn) begin\n",
      "            HADDR_d  <= 32'b0;\n",
      "            HTRANS_d <= 2'b0;\n",
      "            HWRITE_d <= 1'b0;\n",
      "            HSEL_d   <= 1'b0;\n",
      "        end else if (HREADY) begin\n",
      "            HADDR_d  <= HADDR;\n",
      "            HTRANS_d <= HTRANS;\n",
      "            HWRITE_d <= HWRITE;\n",
      "            HSEL_d   <= HSEL;\n",
      "        end\n",
      "    end\n",
      "\n",
      "    wire ahbl_we = HTRANS_d[1] & HSEL_d & HWRITE_d;\n",
      "\n",
      "    // Register Declarations\n",
      "    reg [1:0] CTRL_REG;\n",
      "    reg [15:0] BAUDDIV_REG;\n",
      "    reg [0:0] STATUS_REG;\n",
      "    reg [7:0] DATA_REG;\n",
      "\n",
      "    // Submodule Instance: uart_tx\n",
      "    uart_tx uart_tx_instance (\n",
      "        .clk(HCLK),\n",
      "        .rst_n(HRESETn),\n",
      "        .en(CTRL_REG[0]),\n",
      "        .start(CTRL_REG[1]),\n",
      "        .data(DATA_REG),\n",
      "        .baud_div(BAUDDIV_REG),\n",
      "        .tx(tx),\n",
      "        .done(done)\n",
      "    );\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "def generate_ahbl_wrapper(yaml_data):\n",
    "    ip = yaml_data\n",
    "    name = ip['info']['name']\n",
    "    description = ip['info']['description']\n",
    "    clock = ip['clock']['name']\n",
    "    reset = ip['reset']['name']\n",
    "\n",
    "    # Begin Verilog wrapper generation\n",
    "    verilog_code = f\"\"\"\\\n",
    "`default_nettype none\n",
    "\n",
    "/*\n",
    "    {name}_AHBL Wrapper\n",
    "    Description: {description}\n",
    "    Auto-generated on {datetime.now().strftime('%Y-%m-%d %H:%M:%S')}\n",
    "*/\n",
    "\n",
    "module {name} (\n",
    "    // AHB-Lite Interface\n",
    "    input  wire        HCLK,\n",
    "    input  wire        HRESETn,\n",
    "    input  wire [31:0] HADDR,\n",
    "    input  wire [1:0]  HTRANS,\n",
    "    input  wire        HWRITE,\n",
    "    input  wire [2:0]  HSIZE,\n",
    "    input  wire [31:0] HWDATA,\n",
    "    input  wire        HSEL,\n",
    "    input  wire        HREADY,\n",
    "    output wire [31:0] HRDATA,\n",
    "    output wire        HREADYOUT,\n",
    "    output wire        tx\n",
    ");\n",
    "\n",
    "    // Register offsets\n",
    "\"\"\"\n",
    "    # Register offsets\n",
    "    for reg in ip['registers']:\n",
    "        verilog_code += f\"    localparam {reg['name']}_REG_OFF = 32'h{reg['offset']:02X};\\n\"\n",
    "\n",
    "    # Address phase signals\n",
    "    verilog_code += \"\"\"\n",
    "    reg [31:0] HADDR_d;\n",
    "    reg [1:0]  HTRANS_d;\n",
    "    reg        HWRITE_d, HSEL_d;\n",
    "\n",
    "    always @(posedge HCLK or negedge HRESETn) begin\n",
    "        if (~HRESETn) begin\n",
    "            HADDR_d  <= 32'b0;\n",
    "            HTRANS_d <= 2'b0;\n",
    "            HWRITE_d <= 1'b0;\n",
    "            HSEL_d   <= 1'b0;\n",
    "        end else if (HREADY) begin\n",
    "            HADDR_d  <= HADDR;\n",
    "            HTRANS_d <= HTRANS;\n",
    "            HWRITE_d <= HWRITE;\n",
    "            HSEL_d   <= HSEL;\n",
    "        end\n",
    "    end\n",
    "\n",
    "    wire ahbl_we = HTRANS_d[1] & HSEL_d & HWRITE_d;\n",
    "\n",
    "    // Register Declarations\n",
    "\"\"\"\n",
    "    for reg in ip['registers']:\n",
    "        verilog_code += f\"    reg [{reg['size'] - 1}:0] {reg['name']}_REG;\\n\"\n",
    "\n",
    "    # IP Instance\n",
    "    verilog_code += f\"\\n    // Submodule Instance: {ip['submodule']['name']}\\n\"\n",
    "    verilog_code += f\"    {ip['submodule']['name']} {ip['submodule']['name']}_instance (\\n\"\n",
    "    for port in ip['submodule']['ports']:\n",
    "        verilog_code += f\"        .{port['name']}({port['connection']}),\\n\"\n",
    "    verilog_code = verilog_code.rstrip(\",\\n\") + \"\\n    );\\n\\nendmodule\\n\"\n",
    "\n",
    "    return verilog_code\n",
    "\n",
    "\n",
    "# Load YAML and generate wrapper\n",
    "yaml_file = \"example.yaml\"  # Replace with your YAML file path\n",
    "\n",
    "with open(yaml_file, 'r') as f:\n",
    "    yaml_data = yaml.safe_load(f)\n",
    "\n",
    "# Generate Verilog wrapper\n",
    "verilog_wrapper = generate_ahbl_wrapper(yaml_data)\n",
    "\n",
    "# Save and display Verilog wrapper\n",
    "output_file = \"ahbl_uart_tx.v\"\n",
    "with open(output_file, 'w') as verilog_file:\n",
    "    verilog_file.write(verilog_wrapper)\n",
    "\n",
    "# Print the generated Verilog wrapper\n",
    "print(verilog_wrapper)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a0cd15be-c307-4095-85ac-4283012e374a",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "85625088-53da-487b-8a98-344cb168c805",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python (physics)",
   "language": "python",
   "name": "physics"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.9"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
