<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › ata › sata_sil.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>sata_sil.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  sata_sil.c - Silicon Image SATA</span>
<span class="cm"> *</span>
<span class="cm"> *  Maintained by:  Jeff Garzik &lt;jgarzik@pobox.com&gt;</span>
<span class="cm"> *  		    Please ALWAYS copy linux-ide@vger.kernel.org</span>
<span class="cm"> *		    on emails.</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright 2003-2005 Red Hat, Inc.</span>
<span class="cm"> *  Copyright 2003 Benjamin Herrenschmidt</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *  it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *  the Free Software Foundation; either version 2, or (at your option)</span>
<span class="cm"> *  any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *  GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License</span>
<span class="cm"> *  along with this program; see the file COPYING.  If not, write to</span>
<span class="cm"> *  the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> *  libata documentation is available via &#39;make {ps|pdf}docs&#39;,</span>
<span class="cm"> *  as Documentation/DocBook/libata.*</span>
<span class="cm"> *</span>
<span class="cm"> *  Documentation for SiI 3112:</span>
<span class="cm"> *  http://gkernel.sourceforge.net/specs/sii/3112A_SiI-DS-0095-B2.pdf.bz2</span>
<span class="cm"> *</span>
<span class="cm"> *  Other errata and documentation available under NDA.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/blkdev.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;scsi/scsi_host.h&gt;</span>
<span class="cp">#include &lt;linux/libata.h&gt;</span>
<span class="cp">#include &lt;linux/dmi.h&gt;</span>

<span class="cp">#define DRV_NAME	&quot;sata_sil&quot;</span>
<span class="cp">#define DRV_VERSION	&quot;2.4&quot;</span>

<span class="cp">#define SIL_DMA_BOUNDARY	0x7fffffffUL</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">SIL_MMIO_BAR</span>		<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>

	<span class="cm">/*</span>
<span class="cm">	 * host flags</span>
<span class="cm">	 */</span>
	<span class="n">SIL_FLAG_NO_SATA_IRQ</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">),</span>
	<span class="n">SIL_FLAG_RERR_ON_DMA_ACT</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">29</span><span class="p">),</span>
	<span class="n">SIL_FLAG_MOD15WRITE</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">),</span>

	<span class="n">SIL_DFL_PORT_FLAGS</span>	<span class="o">=</span> <span class="n">ATA_FLAG_SATA</span><span class="p">,</span>

	<span class="cm">/*</span>
<span class="cm">	 * Controller IDs</span>
<span class="cm">	 */</span>
	<span class="n">sil_3112</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">sil_3112_no_sata_irq</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">sil_3512</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">sil_3114</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>

	<span class="cm">/*</span>
<span class="cm">	 * Register offsets</span>
<span class="cm">	 */</span>
	<span class="n">SIL_SYSCFG</span>		<span class="o">=</span> <span class="mh">0x48</span><span class="p">,</span>

	<span class="cm">/*</span>
<span class="cm">	 * Register bits</span>
<span class="cm">	 */</span>
	<span class="cm">/* SYSCFG */</span>
	<span class="n">SIL_MASK_IDE0_INT</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">22</span><span class="p">),</span>
	<span class="n">SIL_MASK_IDE1_INT</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">23</span><span class="p">),</span>
	<span class="n">SIL_MASK_IDE2_INT</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">),</span>
	<span class="n">SIL_MASK_IDE3_INT</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">25</span><span class="p">),</span>
	<span class="n">SIL_MASK_2PORT</span>		<span class="o">=</span> <span class="n">SIL_MASK_IDE0_INT</span> <span class="o">|</span> <span class="n">SIL_MASK_IDE1_INT</span><span class="p">,</span>
	<span class="n">SIL_MASK_4PORT</span>		<span class="o">=</span> <span class="n">SIL_MASK_2PORT</span> <span class="o">|</span>
				  <span class="n">SIL_MASK_IDE2_INT</span> <span class="o">|</span> <span class="n">SIL_MASK_IDE3_INT</span><span class="p">,</span>

	<span class="cm">/* BMDMA/BMDMA2 */</span>
	<span class="n">SIL_INTR_STEERING</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>

	<span class="n">SIL_DMA_ENABLE</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>  <span class="cm">/* DMA run switch */</span>
	<span class="n">SIL_DMA_RDWR</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>  <span class="cm">/* DMA Rd-Wr */</span>
	<span class="n">SIL_DMA_SATA_IRQ</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>  <span class="cm">/* OR of all SATA IRQs */</span>
	<span class="n">SIL_DMA_ACTIVE</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">),</span> <span class="cm">/* DMA running */</span>
	<span class="n">SIL_DMA_ERROR</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">),</span> <span class="cm">/* PCI bus error */</span>
	<span class="n">SIL_DMA_COMPLETE</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">),</span> <span class="cm">/* cmd complete / IRQ pending */</span>
	<span class="n">SIL_DMA_N_SATA_IRQ</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span>  <span class="cm">/* SATA_IRQ for the next channel */</span>
	<span class="n">SIL_DMA_N_ACTIVE</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">),</span> <span class="cm">/* ACTIVE for the next channel */</span>
	<span class="n">SIL_DMA_N_ERROR</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">25</span><span class="p">),</span> <span class="cm">/* ERROR for the next channel */</span>
	<span class="n">SIL_DMA_N_COMPLETE</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">26</span><span class="p">),</span> <span class="cm">/* COMPLETE for the next channel */</span>

	<span class="cm">/* SIEN */</span>
	<span class="n">SIL_SIEN_N</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">),</span> <span class="cm">/* triggered by SError.N */</span>

	<span class="cm">/*</span>
<span class="cm">	 * Others</span>
<span class="cm">	 */</span>
	<span class="n">SIL_QUIRK_MOD15WRITE</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SIL_QUIRK_UDMA5MAX</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">sil_init_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">ent</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">sil_pci_device_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">sil_dev_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">sil_scr_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sc_reg</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">sil_scr_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sc_reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">sil_set_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">**</span><span class="n">r_failed</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">sil_qc_prep</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">sil_bmdma_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">sil_bmdma_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">sil_bmdma_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">sil_freeze</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">sil_thaw</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">);</span>


<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="n">sil_pci_tbl</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">CMD</span><span class="p">,</span> <span class="mh">0x3112</span><span class="p">),</span> <span class="n">sil_3112</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">CMD</span><span class="p">,</span> <span class="mh">0x0240</span><span class="p">),</span> <span class="n">sil_3112</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">CMD</span><span class="p">,</span> <span class="mh">0x3512</span><span class="p">),</span> <span class="n">sil_3512</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">CMD</span><span class="p">,</span> <span class="mh">0x3114</span><span class="p">),</span> <span class="n">sil_3114</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">ATI</span><span class="p">,</span> <span class="mh">0x436e</span><span class="p">),</span> <span class="n">sil_3112</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">ATI</span><span class="p">,</span> <span class="mh">0x4379</span><span class="p">),</span> <span class="n">sil_3112_no_sata_irq</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">ATI</span><span class="p">,</span> <span class="mh">0x437a</span><span class="p">),</span> <span class="n">sil_3112_no_sata_irq</span> <span class="p">},</span>

	<span class="p">{</span> <span class="p">}</span>	<span class="cm">/* terminate list */</span>
<span class="p">};</span>


<span class="cm">/* TODO firmware versions should be added - eric */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">sil_drivelist</span> <span class="p">{</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">product</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">quirk</span><span class="p">;</span>
<span class="p">}</span> <span class="n">sil_blacklist</span> <span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="s">&quot;ST320012AS&quot;</span><span class="p">,</span>		<span class="n">SIL_QUIRK_MOD15WRITE</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;ST330013AS&quot;</span><span class="p">,</span>		<span class="n">SIL_QUIRK_MOD15WRITE</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;ST340017AS&quot;</span><span class="p">,</span>		<span class="n">SIL_QUIRK_MOD15WRITE</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;ST360015AS&quot;</span><span class="p">,</span>		<span class="n">SIL_QUIRK_MOD15WRITE</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;ST380023AS&quot;</span><span class="p">,</span>		<span class="n">SIL_QUIRK_MOD15WRITE</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;ST3120023AS&quot;</span><span class="p">,</span>	<span class="n">SIL_QUIRK_MOD15WRITE</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;ST340014ASL&quot;</span><span class="p">,</span>	<span class="n">SIL_QUIRK_MOD15WRITE</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;ST360014ASL&quot;</span><span class="p">,</span>	<span class="n">SIL_QUIRK_MOD15WRITE</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;ST380011ASL&quot;</span><span class="p">,</span>	<span class="n">SIL_QUIRK_MOD15WRITE</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;ST3120022ASL&quot;</span><span class="p">,</span>	<span class="n">SIL_QUIRK_MOD15WRITE</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;ST3160021ASL&quot;</span><span class="p">,</span>	<span class="n">SIL_QUIRK_MOD15WRITE</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;Maxtor 4D060H3&quot;</span><span class="p">,</span>	<span class="n">SIL_QUIRK_UDMA5MAX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">sil_pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>		<span class="o">=</span> <span class="n">sil_pci_tbl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>			<span class="o">=</span> <span class="n">sil_init_one</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>			<span class="o">=</span> <span class="n">ata_pci_remove_one</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_PM</span>
	<span class="p">.</span><span class="n">suspend</span>		<span class="o">=</span> <span class="n">ata_pci_device_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>			<span class="o">=</span> <span class="n">sil_pci_device_resume</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">scsi_host_template</span> <span class="n">sil_sht</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">ATA_BASE_SHT</span><span class="p">(</span><span class="n">DRV_NAME</span><span class="p">),</span>
	<span class="cm">/** These controllers support Large Block Transfer which allows</span>
<span class="cm">	    transfer chunks up to 2GB and which cross 64KB boundaries,</span>
<span class="cm">	    therefore the DMA limits are more relaxed than standard ATA SFF. */</span>
	<span class="p">.</span><span class="n">dma_boundary</span>		<span class="o">=</span> <span class="n">SIL_DMA_BOUNDARY</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sg_tablesize</span>		<span class="o">=</span> <span class="n">ATA_MAX_PRD</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_operations</span> <span class="n">sil_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inherits</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ata_bmdma32_port_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev_config</span>		<span class="o">=</span> <span class="n">sil_dev_config</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_mode</span>		<span class="o">=</span> <span class="n">sil_set_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bmdma_setup</span>            <span class="o">=</span> <span class="n">sil_bmdma_setup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bmdma_start</span>            <span class="o">=</span> <span class="n">sil_bmdma_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bmdma_stop</span>		<span class="o">=</span> <span class="n">sil_bmdma_stop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">qc_prep</span>		<span class="o">=</span> <span class="n">sil_qc_prep</span><span class="p">,</span>
	<span class="p">.</span><span class="n">freeze</span>			<span class="o">=</span> <span class="n">sil_freeze</span><span class="p">,</span>
	<span class="p">.</span><span class="n">thaw</span>			<span class="o">=</span> <span class="n">sil_thaw</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scr_read</span>		<span class="o">=</span> <span class="n">sil_scr_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scr_write</span>		<span class="o">=</span> <span class="n">sil_scr_write</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">sil_port_info</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* sil_3112 */</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">SIL_DFL_PORT_FLAGS</span> <span class="o">|</span> <span class="n">SIL_FLAG_MOD15WRITE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span>	<span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span>	<span class="o">=</span> <span class="n">ATA_UDMA5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sil_ops</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="cm">/* sil_3112_no_sata_irq */</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">SIL_DFL_PORT_FLAGS</span> <span class="o">|</span> <span class="n">SIL_FLAG_MOD15WRITE</span> <span class="o">|</span>
				  <span class="n">SIL_FLAG_NO_SATA_IRQ</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span>	<span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span>	<span class="o">=</span> <span class="n">ATA_UDMA5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sil_ops</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="cm">/* sil_3512 */</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">SIL_DFL_PORT_FLAGS</span> <span class="o">|</span> <span class="n">SIL_FLAG_RERR_ON_DMA_ACT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span>	<span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span>	<span class="o">=</span> <span class="n">ATA_UDMA5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sil_ops</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="cm">/* sil_3114 */</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">SIL_DFL_PORT_FLAGS</span> <span class="o">|</span> <span class="n">SIL_FLAG_RERR_ON_DMA_ACT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span>	<span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span>	<span class="o">=</span> <span class="n">ATA_UDMA5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sil_ops</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* per-port register offsets */</span>
<span class="cm">/* TODO: we can probably calculate rather than use a table */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tf</span><span class="p">;</span>	<span class="cm">/* ATA taskfile register block */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ctl</span><span class="p">;</span>	<span class="cm">/* ATA control/altstatus register block */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bmdma</span><span class="p">;</span>	<span class="cm">/* DMA register block */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bmdma2</span><span class="p">;</span>	<span class="cm">/* DMA register block #2 */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fifo_cfg</span><span class="p">;</span>	<span class="cm">/* FIFO Valid Byte Count and Control */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">scr</span><span class="p">;</span>	<span class="cm">/* SATA control register block */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">sien</span><span class="p">;</span>	<span class="cm">/* SATA Interrupt Enable register */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">xfer_mode</span><span class="p">;</span><span class="cm">/* data transfer mode register */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">sfis_cfg</span><span class="p">;</span>	<span class="cm">/* SATA FIS reception config register */</span>
<span class="p">}</span> <span class="n">sil_port</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* port 0 ... */</span>
	<span class="cm">/*   tf    ctl  bmdma  bmdma2  fifo    scr   sien   mode   sfis */</span>
	<span class="p">{</span>  <span class="mh">0x80</span><span class="p">,</span>  <span class="mh">0x8A</span><span class="p">,</span>   <span class="mh">0x0</span><span class="p">,</span>  <span class="mh">0x10</span><span class="p">,</span>  <span class="mh">0x40</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">,</span> <span class="mh">0x148</span><span class="p">,</span>  <span class="mh">0xb4</span><span class="p">,</span> <span class="mh">0x14c</span> <span class="p">},</span>
	<span class="p">{</span>  <span class="mh">0xC0</span><span class="p">,</span>  <span class="mh">0xCA</span><span class="p">,</span>   <span class="mh">0x8</span><span class="p">,</span>  <span class="mh">0x18</span><span class="p">,</span>  <span class="mh">0x44</span><span class="p">,</span> <span class="mh">0x180</span><span class="p">,</span> <span class="mh">0x1c8</span><span class="p">,</span>  <span class="mh">0xf4</span><span class="p">,</span> <span class="mh">0x1cc</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x280</span><span class="p">,</span> <span class="mh">0x28A</span><span class="p">,</span> <span class="mh">0x200</span><span class="p">,</span> <span class="mh">0x210</span><span class="p">,</span> <span class="mh">0x240</span><span class="p">,</span> <span class="mh">0x300</span><span class="p">,</span> <span class="mh">0x348</span><span class="p">,</span> <span class="mh">0x2b4</span><span class="p">,</span> <span class="mh">0x34c</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x2C0</span><span class="p">,</span> <span class="mh">0x2CA</span><span class="p">,</span> <span class="mh">0x208</span><span class="p">,</span> <span class="mh">0x218</span><span class="p">,</span> <span class="mh">0x244</span><span class="p">,</span> <span class="mh">0x380</span><span class="p">,</span> <span class="mh">0x3c8</span><span class="p">,</span> <span class="mh">0x2f4</span><span class="p">,</span> <span class="mh">0x3cc</span> <span class="p">},</span>
	<span class="cm">/* ... port 3 */</span>
<span class="p">};</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Jeff Garzik&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;low-level driver for Silicon Image SATA controller&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">sil_pci_tbl</span><span class="p">);</span>
<span class="n">MODULE_VERSION</span><span class="p">(</span><span class="n">DRV_VERSION</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">slow_down</span><span class="p">;</span>
<span class="n">module_param</span><span class="p">(</span><span class="n">slow_down</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="mo">0444</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">slow_down</span><span class="p">,</span> <span class="s">&quot;Sledgehammer used to work around random problems, by limiting commands to 15 sectors (0=off, 1=on)&quot;</span><span class="p">);</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil_bmdma_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio_base</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="n">SIL_MMIO_BAR</span><span class="p">];</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">bmdma2</span> <span class="o">=</span> <span class="n">mmio_base</span> <span class="o">+</span> <span class="n">sil_port</span><span class="p">[</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">].</span><span class="n">bmdma2</span><span class="p">;</span>

	<span class="cm">/* clear start/stop bit - can safely always write 0 */</span>
	<span class="n">iowrite8</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">bmdma2</span><span class="p">);</span>

	<span class="cm">/* one-PIO-cycle guaranteed wait, per spec, for HDMA1:0 transition */</span>
	<span class="n">ata_sff_dma_pause</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil_bmdma_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">bmdma</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span><span class="p">;</span>

	<span class="cm">/* load PRD table addr. */</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">bmdma_prd_dma</span><span class="p">,</span> <span class="n">bmdma</span> <span class="o">+</span> <span class="n">ATA_DMA_TABLE_OFS</span><span class="p">);</span>

	<span class="cm">/* issue r/w command */</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">sff_exec_command</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil_bmdma_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rw</span> <span class="o">=</span> <span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_TFLAG_WRITE</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio_base</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="n">SIL_MMIO_BAR</span><span class="p">];</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">bmdma2</span> <span class="o">=</span> <span class="n">mmio_base</span> <span class="o">+</span> <span class="n">sil_port</span><span class="p">[</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">].</span><span class="n">bmdma2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">dmactl</span> <span class="o">=</span> <span class="n">ATA_DMA_START</span><span class="p">;</span>

	<span class="cm">/* set transfer direction, start host DMA transaction</span>
<span class="cm">	   Note: For Large Block Transfer to work, the DMA must be started</span>
<span class="cm">	   using the bmdma2 register. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rw</span><span class="p">)</span>
		<span class="n">dmactl</span> <span class="o">|=</span> <span class="n">ATA_DMA_WR</span><span class="p">;</span>
	<span class="n">iowrite8</span><span class="p">(</span><span class="n">dmactl</span><span class="p">,</span> <span class="n">bmdma2</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* The way God intended PCI IDE scatter/gather lists to look and behave... */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil_fill_sg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">sg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_bmdma_prd</span> <span class="o">*</span><span class="n">prd</span><span class="p">,</span> <span class="o">*</span><span class="n">last_prd</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">si</span><span class="p">;</span>

	<span class="n">prd</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">bmdma_prd</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">for_each_sg</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">,</span> <span class="n">sg</span><span class="p">,</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">n_elem</span><span class="p">,</span> <span class="n">si</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Note h/w doesn&#39;t support 64-bit, so we unconditionally</span>
<span class="cm">		 * truncate dma_addr_t to u32.</span>
<span class="cm">		 */</span>
		<span class="n">u32</span> <span class="n">addr</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">sg_dma_address</span><span class="p">(</span><span class="n">sg</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">sg_len</span> <span class="o">=</span> <span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sg</span><span class="p">);</span>

		<span class="n">prd</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
		<span class="n">prd</span><span class="o">-&gt;</span><span class="n">flags_len</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">sg_len</span><span class="p">);</span>
		<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;PRD[%u] = (0x%X, 0x%X)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">si</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">sg_len</span><span class="p">);</span>

		<span class="n">last_prd</span> <span class="o">=</span> <span class="n">prd</span><span class="p">;</span>
		<span class="n">prd</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">last_prd</span><span class="p">))</span>
		<span class="n">last_prd</span><span class="o">-&gt;</span><span class="n">flags_len</span> <span class="o">|=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">ATA_PRD_EOT</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil_qc_prep</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_QCFLAG_DMAMAP</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">sil_fill_sg</span><span class="p">(</span><span class="n">qc</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="nf">sil_get_device_cache_line</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">cache_line</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCI_CACHE_LINE_SIZE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cache_line</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">cache_line</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	sil_set_mode		-	wrap set_mode functions</span>
<span class="cm"> *	@link: link to set up</span>
<span class="cm"> *	@r_failed: returned device when we fail</span>
<span class="cm"> *</span>
<span class="cm"> *	Wrap the libata method for device setup as after the setup we need</span>
<span class="cm"> *	to inspect the results and do some configuration work</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sil_set_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">**</span><span class="n">r_failed</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio_base</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="n">SIL_MMIO_BAR</span><span class="p">];</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span> <span class="o">=</span> <span class="n">mmio_base</span> <span class="o">+</span> <span class="n">sil_port</span><span class="p">[</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">].</span><span class="n">xfer_mode</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">dev_mode</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="p">};</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">ata_do_set_mode</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="n">r_failed</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">ata_for_each_dev</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">link</span><span class="p">,</span> <span class="n">ALL</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ata_dev_enabled</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
			<span class="n">dev_mode</span><span class="p">[</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devno</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>	<span class="cm">/* PIO0/1/2 */</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_DFLAG_PIO</span><span class="p">)</span>
			<span class="n">dev_mode</span><span class="p">[</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devno</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* PIO3/4 */</span>
		<span class="k">else</span>
			<span class="n">dev_mode</span><span class="p">[</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devno</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>	<span class="cm">/* UDMA */</span>
		<span class="cm">/* value 2 indicates MDMA */</span>
	<span class="p">}</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">((</span><span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">));</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">dev_mode</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">dev_mode</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="n">readl</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>	<span class="cm">/* flush */</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="nf">sil_scr_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span>
					 <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sc_reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">offset</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">scr_addr</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">sc_reg</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SCR_STATUS</span>:
		<span class="k">return</span> <span class="n">offset</span> <span class="o">+</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SCR_ERROR</span>:
		<span class="k">return</span> <span class="n">offset</span> <span class="o">+</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SCR_CONTROL</span>:
		<span class="k">return</span> <span class="n">offset</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="cm">/* do nothing */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sil_scr_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sc_reg</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio</span> <span class="o">=</span> <span class="n">sil_scr_addr</span><span class="p">(</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">,</span> <span class="n">sc_reg</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mmio</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">mmio</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sil_scr_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sc_reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio</span> <span class="o">=</span> <span class="n">sil_scr_addr</span><span class="p">(</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">,</span> <span class="n">sc_reg</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mmio</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">mmio</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil_host_intr</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="n">u32</span> <span class="n">bmdma2</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_eh_info</span> <span class="o">*</span><span class="n">ehi</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">.</span><span class="n">eh_info</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span> <span class="o">=</span> <span class="n">ata_qc_from_tag</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">.</span><span class="n">active_tag</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">status</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">bmdma2</span> <span class="o">&amp;</span> <span class="n">SIL_DMA_SATA_IRQ</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">serror</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">;</span>

		<span class="cm">/* SIEN doesn&#39;t mask SATA IRQs on some 3112s.  Those</span>
<span class="cm">		 * controllers continue to assert IRQ as long as</span>
<span class="cm">		 * SError bits are pending.  Clear SError immediately.</span>
<span class="cm">		 */</span>
		<span class="n">sil_scr_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">,</span> <span class="n">SCR_ERROR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">serror</span><span class="p">);</span>
		<span class="n">sil_scr_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">,</span> <span class="n">SCR_ERROR</span><span class="p">,</span> <span class="n">serror</span><span class="p">);</span>

		<span class="cm">/* Sometimes spurious interrupts occur, double check</span>
<span class="cm">		 * it&#39;s PHYRDY CHG.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">serror</span> <span class="o">&amp;</span> <span class="n">SERR_PHYRDY_CHG</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">.</span><span class="n">eh_info</span><span class="p">.</span><span class="n">serror</span> <span class="o">|=</span> <span class="n">serror</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">freeze</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">bmdma2</span> <span class="o">&amp;</span> <span class="n">SIL_DMA_COMPLETE</span><span class="p">))</span>
			<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">qc</span> <span class="o">||</span> <span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_TFLAG_POLLING</span><span class="p">)))</span> <span class="p">{</span>
		<span class="cm">/* this sometimes happens, just clear IRQ */</span>
		<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">sff_check_status</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Check whether we are expecting interrupt in this state */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">hsm_task_state</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">HSM_ST_FIRST</span>:
		<span class="cm">/* Some pre-ATAPI-4 devices assert INTRQ</span>
<span class="cm">		 * at this state when ready to receive CDB.</span>
<span class="cm">		 */</span>

		<span class="cm">/* Check the ATA_DFLAG_CDB_INTR flag is enough here.</span>
<span class="cm">		 * The flag was turned on only for atapi devices.  No</span>
<span class="cm">		 * need to check ata_is_atapi(qc-&gt;tf.protocol) again.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_DFLAG_CDB_INTR</span><span class="p">))</span>
			<span class="k">goto</span> <span class="n">err_hsm</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">HSM_ST_LAST</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">ata_is_dma</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">.</span><span class="n">protocol</span><span class="p">))</span> <span class="p">{</span>
			<span class="cm">/* clear DMA-Start bit */</span>
			<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">bmdma_stop</span><span class="p">(</span><span class="n">qc</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">bmdma2</span> <span class="o">&amp;</span> <span class="n">SIL_DMA_ERROR</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">qc</span><span class="o">-&gt;</span><span class="n">err_mask</span> <span class="o">|=</span> <span class="n">AC_ERR_HOST_BUS</span><span class="p">;</span>
				<span class="n">ap</span><span class="o">-&gt;</span><span class="n">hsm_task_state</span> <span class="o">=</span> <span class="n">HSM_ST_ERR</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">HSM_ST</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">goto</span> <span class="n">err_hsm</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* check main status, clearing INTRQ */</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">sff_check_status</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">ATA_BUSY</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">err_hsm</span><span class="p">;</span>

	<span class="cm">/* ack bmdma irq events */</span>
	<span class="n">ata_bmdma_irq_clear</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>

	<span class="cm">/* kick HSM in the ass */</span>
	<span class="n">ata_sff_hsm_move</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">qc</span><span class="p">,</span> <span class="n">status</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">err_mask</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">ata_is_dma</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">.</span><span class="n">protocol</span><span class="p">))</span>
		<span class="n">ata_ehi_push_desc</span><span class="p">(</span><span class="n">ehi</span><span class="p">,</span> <span class="s">&quot;BMDMA2 stat 0x%x&quot;</span><span class="p">,</span> <span class="n">bmdma2</span><span class="p">);</span>

	<span class="k">return</span><span class="p">;</span>

 <span class="nl">err_hsm:</span>
	<span class="n">qc</span><span class="o">-&gt;</span><span class="n">err_mask</span> <span class="o">|=</span> <span class="n">AC_ERR_HSM</span><span class="p">;</span>
 <span class="nl">freeze:</span>
	<span class="n">ata_port_freeze</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">sil_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_instance</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">dev_instance</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio_base</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="n">SIL_MMIO_BAR</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">handled</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">n_ports</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">ports</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="n">u32</span> <span class="n">bmdma2</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">mmio_base</span> <span class="o">+</span> <span class="n">sil_port</span><span class="p">[</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">].</span><span class="n">bmdma2</span><span class="p">);</span>

		<span class="cm">/* turn off SATA_IRQ if not supported */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">SIL_FLAG_NO_SATA_IRQ</span><span class="p">)</span>
			<span class="n">bmdma2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SIL_DMA_SATA_IRQ</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">bmdma2</span> <span class="o">==</span> <span class="mh">0xffffffff</span> <span class="o">||</span>
		    <span class="o">!</span><span class="p">(</span><span class="n">bmdma2</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">SIL_DMA_COMPLETE</span> <span class="o">|</span> <span class="n">SIL_DMA_SATA_IRQ</span><span class="p">)))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">sil_host_intr</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">bmdma2</span><span class="p">);</span>
		<span class="n">handled</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_RETVAL</span><span class="p">(</span><span class="n">handled</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil_freeze</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio_base</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="n">SIL_MMIO_BAR</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* global IRQ mask doesn&#39;t block SATA IRQ, turn off explicitly */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">mmio_base</span> <span class="o">+</span> <span class="n">sil_port</span><span class="p">[</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">].</span><span class="n">sien</span><span class="p">);</span>

	<span class="cm">/* plug IRQ */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">mmio_base</span> <span class="o">+</span> <span class="n">SIL_SYSCFG</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">SIL_MASK_IDE0_INT</span> <span class="o">&lt;&lt;</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">mmio_base</span> <span class="o">+</span> <span class="n">SIL_SYSCFG</span><span class="p">);</span>
	<span class="n">readl</span><span class="p">(</span><span class="n">mmio_base</span> <span class="o">+</span> <span class="n">SIL_SYSCFG</span><span class="p">);</span>	<span class="cm">/* flush */</span>

	<span class="cm">/* Ensure DMA_ENABLE is off.</span>
<span class="cm">	 *</span>
<span class="cm">	 * This is because the controller will not give us access to the</span>
<span class="cm">	 * taskfile registers while a DMA is in progress</span>
<span class="cm">	 */</span>
	<span class="n">iowrite8</span><span class="p">(</span><span class="n">ioread8</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">SIL_DMA_ENABLE</span><span class="p">,</span>
		 <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span><span class="p">);</span>

	<span class="cm">/* According to ata_bmdma_stop, an HDMA transition requires</span>
<span class="cm">	 * on PIO cycle. But we can&#39;t read a taskfile register.</span>
<span class="cm">	 */</span>
	<span class="n">ioread8</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil_thaw</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio_base</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="n">SIL_MMIO_BAR</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* clear IRQ */</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">sff_check_status</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="n">ata_bmdma_irq_clear</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>

	<span class="cm">/* turn on SATA IRQ if supported */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">SIL_FLAG_NO_SATA_IRQ</span><span class="p">))</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">SIL_SIEN_N</span><span class="p">,</span> <span class="n">mmio_base</span> <span class="o">+</span> <span class="n">sil_port</span><span class="p">[</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">].</span><span class="n">sien</span><span class="p">);</span>

	<span class="cm">/* turn on IRQ */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">mmio_base</span> <span class="o">+</span> <span class="n">SIL_SYSCFG</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">SIL_MASK_IDE0_INT</span> <span class="o">&lt;&lt;</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">mmio_base</span> <span class="o">+</span> <span class="n">SIL_SYSCFG</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	sil_dev_config - Apply device/host-specific errata fixups</span>
<span class="cm"> *	@dev: Device to be examined</span>
<span class="cm"> *</span>
<span class="cm"> *	After the IDENTIFY [PACKET] DEVICE step is complete, and a</span>
<span class="cm"> *	device is known to be present, this function is called.</span>
<span class="cm"> *	We apply two errata fixups which are specific to Silicon Image,</span>
<span class="cm"> *	a Seagate and a Maxtor fixup.</span>
<span class="cm"> *</span>
<span class="cm"> *	For certain Seagate devices, we must limit the maximum sectors</span>
<span class="cm"> *	to under 8K.</span>
<span class="cm"> *</span>
<span class="cm"> *	For certain Maxtor devices, we must not program the drive</span>
<span class="cm"> *	beyond udma5.</span>
<span class="cm"> *</span>
<span class="cm"> *	Both fixups are unfairly pessimistic.  As soon as I get more</span>
<span class="cm"> *	information on these errata, I will create a more exhaustive</span>
<span class="cm"> *	list, and apply the fixups to only the specific</span>
<span class="cm"> *	devices/hosts/firmwares that need it.</span>
<span class="cm"> *</span>
<span class="cm"> *	20040111 - Seagate drives affected by the Mod15Write bug are blacklisted</span>
<span class="cm"> *	The Maxtor quirk is in the blacklist, but I&#39;m keeping the original</span>
<span class="cm"> *	pessimistic fix for the following reasons...</span>
<span class="cm"> *	- There seems to be less info on it, only one device gleaned off the</span>
<span class="cm"> *	Windows	driver, maybe only one is affected.  More info would be greatly</span>
<span class="cm"> *	appreciated.</span>
<span class="cm"> *	- But then again UDMA5 is hardly anything to complain about</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil_dev_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">print_info</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">.</span><span class="n">eh_context</span><span class="p">.</span><span class="n">i</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_EHI_PRINTINFO</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">n</span><span class="p">,</span> <span class="n">quirks</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">model_num</span><span class="p">[</span><span class="n">ATA_ID_PROD_LEN</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>

	<span class="n">ata_id_c_string</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span> <span class="n">model_num</span><span class="p">,</span> <span class="n">ATA_ID_PROD</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">model_num</span><span class="p">));</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">n</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">sil_blacklist</span><span class="p">[</span><span class="n">n</span><span class="p">].</span><span class="n">product</span><span class="p">;</span> <span class="n">n</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">sil_blacklist</span><span class="p">[</span><span class="n">n</span><span class="p">].</span><span class="n">product</span><span class="p">,</span> <span class="n">model_num</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">quirks</span> <span class="o">=</span> <span class="n">sil_blacklist</span><span class="p">[</span><span class="n">n</span><span class="p">].</span><span class="n">quirk</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

	<span class="cm">/* limit requests to 15 sectors */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">slow_down</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">SIL_FLAG_MOD15WRITE</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	     <span class="p">(</span><span class="n">quirks</span> <span class="o">&amp;</span> <span class="n">SIL_QUIRK_MOD15WRITE</span><span class="p">)))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">print_info</span><span class="p">)</span>
			<span class="n">ata_dev_info</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span>
		<span class="s">&quot;applying Seagate errata fix (mod15write workaround)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">max_sectors</span> <span class="o">=</span> <span class="mi">15</span><span class="p">;</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* limit to udma5 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">quirks</span> <span class="o">&amp;</span> <span class="n">SIL_QUIRK_UDMA5MAX</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">print_info</span><span class="p">)</span>
			<span class="n">ata_dev_info</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;applying Maxtor errata fix %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				     <span class="n">model_num</span><span class="p">);</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">udma_mask</span> <span class="o">&amp;=</span> <span class="n">ATA_UDMA5</span><span class="p">;</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil_init_controller</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio_base</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="n">SIL_MMIO_BAR</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">cls</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Initialize FIFO PCI bus arbitration */</span>
	<span class="n">cls</span> <span class="o">=</span> <span class="n">sil_get_device_cache_line</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cls</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cls</span> <span class="o">&gt;&gt;=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">cls</span><span class="o">++</span><span class="p">;</span>  <span class="cm">/* cls = (line_size/8)+1 */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">n_ports</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">writew</span><span class="p">(</span><span class="n">cls</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span> <span class="o">|</span> <span class="n">cls</span><span class="p">,</span>
			       <span class="n">mmio_base</span> <span class="o">+</span> <span class="n">sil_port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">fifo_cfg</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			 <span class="s">&quot;cache line size not set.  Driver may not function</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* Apply R_ERR on DMA activate FIS errata workaround */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">ports</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">SIL_FLAG_RERR_ON_DMA_ACT</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">cnt</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">n_ports</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">mmio_base</span> <span class="o">+</span> <span class="n">sil_port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">sfis_cfg</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x01</span><span class="p">)</span>
				<span class="k">continue</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cnt</span><span class="p">)</span>
				<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
					 <span class="s">&quot;Applying R_ERR on DMA activate FIS errata fix</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x3</span><span class="p">,</span> <span class="n">mmio_base</span> <span class="o">+</span> <span class="n">sil_port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">sfis_cfg</span><span class="p">);</span>
			<span class="n">cnt</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">n_ports</span> <span class="o">==</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* flip the magic &quot;make 4 ports work&quot; bit */</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">mmio_base</span> <span class="o">+</span> <span class="n">sil_port</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">bmdma</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">SIL_INTR_STEERING</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">tmp</span> <span class="o">|</span> <span class="n">SIL_INTR_STEERING</span><span class="p">,</span>
			       <span class="n">mmio_base</span> <span class="o">+</span> <span class="n">sil_port</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">bmdma</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">sil_broken_system_poweroff</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">dmi_system_id</span> <span class="n">broken_systems</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">ident</span> <span class="o">=</span> <span class="s">&quot;HP Compaq nx6325&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">matches</span> <span class="o">=</span> <span class="p">{</span>
				<span class="n">DMI_MATCH</span><span class="p">(</span><span class="n">DMI_SYS_VENDOR</span><span class="p">,</span> <span class="s">&quot;Hewlett-Packard&quot;</span><span class="p">),</span>
				<span class="n">DMI_MATCH</span><span class="p">(</span><span class="n">DMI_PRODUCT_NAME</span><span class="p">,</span> <span class="s">&quot;HP Compaq nx6325&quot;</span><span class="p">),</span>
			<span class="p">},</span>
			<span class="cm">/* PCI slot number of the controller */</span>
			<span class="p">.</span><span class="n">driver_data</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="mh">0x12UL</span><span class="p">,</span>
		<span class="p">},</span>

		<span class="p">{</span> <span class="p">}</span>	<span class="cm">/* terminate list */</span>
	<span class="p">};</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">dmi_system_id</span> <span class="o">*</span><span class="n">dmi</span> <span class="o">=</span> <span class="n">dmi_first_match</span><span class="p">(</span><span class="n">broken_systems</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dmi</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">slot</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">dmi</span><span class="o">-&gt;</span><span class="n">driver_data</span><span class="p">;</span>
		<span class="cm">/* apply the quirk only to on-board controllers */</span>
		<span class="k">return</span> <span class="n">slot</span> <span class="o">==</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sil_init_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">ent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">board_id</span> <span class="o">=</span> <span class="n">ent</span><span class="o">-&gt;</span><span class="n">driver_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">pi</span> <span class="o">=</span> <span class="n">sil_port_info</span><span class="p">[</span><span class="n">board_id</span><span class="p">];</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="o">*</span><span class="n">ppi</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="o">&amp;</span><span class="n">pi</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">};</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio_base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">n_ports</span><span class="p">,</span> <span class="n">rc</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">ata_print_version_once</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">DRV_VERSION</span><span class="p">);</span>

	<span class="cm">/* allocate host */</span>
	<span class="n">n_ports</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">board_id</span> <span class="o">==</span> <span class="n">sil_3114</span><span class="p">)</span>
		<span class="n">n_ports</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sil_broken_system_poweroff</span><span class="p">(</span><span class="n">pdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pi</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">ATA_FLAG_NO_POWEROFF_SPINDOWN</span> <span class="o">|</span>
					<span class="n">ATA_FLAG_NO_HIBERNATE_SPINDOWN</span><span class="p">;</span>
		<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;quirky BIOS, skipping spindown &quot;</span>
				<span class="s">&quot;on poweroff and hibernation</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">host</span> <span class="o">=</span> <span class="n">ata_host_alloc_pinfo</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">ppi</span><span class="p">,</span> <span class="n">n_ports</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">host</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="cm">/* acquire resources and fill host */</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">pcim_enable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">pcim_iomap_regions</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SIL_MMIO_BAR</span><span class="p">,</span> <span class="n">DRV_NAME</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span> <span class="o">==</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">)</span>
		<span class="n">pcim_pin_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
	<span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span> <span class="o">=</span> <span class="n">pcim_iomap_table</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">pci_set_dma_mask</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">ATA_DMA_MASK</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">pci_set_consistent_dma_mask</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">ATA_DMA_MASK</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">mmio_base</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="n">SIL_MMIO_BAR</span><span class="p">];</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">n_ports</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">ports</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="k">struct</span> <span class="n">ata_ioports</span> <span class="o">*</span><span class="n">ioaddr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">;</span>

		<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">cmd_addr</span> <span class="o">=</span> <span class="n">mmio_base</span> <span class="o">+</span> <span class="n">sil_port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">tf</span><span class="p">;</span>
		<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">altstatus_addr</span> <span class="o">=</span>
		<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">ctl_addr</span> <span class="o">=</span> <span class="n">mmio_base</span> <span class="o">+</span> <span class="n">sil_port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">ctl</span><span class="p">;</span>
		<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">bmdma_addr</span> <span class="o">=</span> <span class="n">mmio_base</span> <span class="o">+</span> <span class="n">sil_port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">bmdma</span><span class="p">;</span>
		<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">scr_addr</span> <span class="o">=</span> <span class="n">mmio_base</span> <span class="o">+</span> <span class="n">sil_port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">scr</span><span class="p">;</span>
		<span class="n">ata_sff_std_ports</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">);</span>

		<span class="n">ata_port_pbar_desc</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">SIL_MMIO_BAR</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;mmio&quot;</span><span class="p">);</span>
		<span class="n">ata_port_pbar_desc</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">SIL_MMIO_BAR</span><span class="p">,</span> <span class="n">sil_port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">tf</span><span class="p">,</span> <span class="s">&quot;tf&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* initialize and activate */</span>
	<span class="n">sil_init_controller</span><span class="p">(</span><span class="n">host</span><span class="p">);</span>

	<span class="n">pci_set_master</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ata_host_activate</span><span class="p">(</span><span class="n">host</span><span class="p">,</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">sil_interrupt</span><span class="p">,</span> <span class="n">IRQF_SHARED</span><span class="p">,</span>
				 <span class="o">&amp;</span><span class="n">sil_sht</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">sil_pci_device_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">ata_pci_device_do_resume</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">sil_init_controller</span><span class="p">(</span><span class="n">host</span><span class="p">);</span>
	<span class="n">ata_host_resume</span><span class="p">(</span><span class="n">host</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">sil_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sil_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">sil_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sil_pci_driver</span><span class="p">);</span>
<span class="p">}</span>


<span class="n">module_init</span><span class="p">(</span><span class="n">sil_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">sil_exit</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
