ble_pack PCH_PWRGD.delayed_vccin_ok_RNI8LV32_LC_1_1_0 { PCH_PWRGD.delayed_vccin_ok_RNI8LV32 }
ble_pack HDA_STRAP.curr_state_0_LC_1_1_1 { HDA_STRAP.curr_state_RNO[0], HDA_STRAP.curr_state[0] }
ble_pack PCH_PWRGD.delayed_vccin_ok_RNIJRUK1_LC_1_1_2 { PCH_PWRGD.delayed_vccin_ok_RNIJRUK1 }
ble_pack HDA_STRAP.curr_state_RNO_0_0_LC_1_1_3 { HDA_STRAP.curr_state_RNO_0[0] }
ble_pack HDA_STRAP.curr_state_1_LC_1_1_4 { HDA_STRAP.curr_state_RNO[1], HDA_STRAP.curr_state[1] }
ble_pack HDA_STRAP.curr_state_RNIH91A_0_LC_1_1_5 { HDA_STRAP.curr_state_RNIH91A[0] }
ble_pack HDA_STRAP.curr_state_RNIRV1F_2_LC_1_1_6 { HDA_STRAP.curr_state_RNIRV1F[2] }
ble_pack HDA_STRAP.HDA_SDO_ATP_LC_1_1_7 { HDA_STRAP.HDA_SDO_ATP_RNO, HDA_STRAP.HDA_SDO_ATP }
clb_pack LT_1_1 { PCH_PWRGD.delayed_vccin_ok_RNI8LV32_LC_1_1_0, HDA_STRAP.curr_state_0_LC_1_1_1, PCH_PWRGD.delayed_vccin_ok_RNIJRUK1_LC_1_1_2, HDA_STRAP.curr_state_RNO_0_0_LC_1_1_3, HDA_STRAP.curr_state_1_LC_1_1_4, HDA_STRAP.curr_state_RNIH91A_0_LC_1_1_5, HDA_STRAP.curr_state_RNIRV1F_2_LC_1_1_6, HDA_STRAP.HDA_SDO_ATP_LC_1_1_7 }
set_location LT_1_1 1 1
ble_pack HDA_STRAP.count_RNIBJB61_7_LC_1_2_0 { HDA_STRAP.count_RNIBJB61[7] }
ble_pack HDA_STRAP.count_RNIDLB61_6_LC_1_2_1 { HDA_STRAP.count_RNIDLB61[6] }
ble_pack HDA_STRAP.count_6_LC_1_2_2 { HDA_STRAP.count_RNO[6], HDA_STRAP.count[6] }
ble_pack HDA_STRAP.count_8_LC_1_2_3 { HDA_STRAP.count_RNO[8], HDA_STRAP.count[8] }
ble_pack HDA_STRAP.count_10_LC_1_2_4 { HDA_STRAP.count_RNO[10], HDA_STRAP.count[10] }
ble_pack HDA_STRAP.count_11_LC_1_2_5 { HDA_STRAP.count_RNO[11], HDA_STRAP.count[11] }
ble_pack HDA_STRAP.curr_state_RNO_0_2_LC_1_2_6 { HDA_STRAP.curr_state_RNO_0[2] }
ble_pack HDA_STRAP.curr_state_2_LC_1_2_7 { HDA_STRAP.curr_state_RNO[2], HDA_STRAP.curr_state[2] }
clb_pack LT_1_2 { HDA_STRAP.count_RNIBJB61_7_LC_1_2_0, HDA_STRAP.count_RNIDLB61_6_LC_1_2_1, HDA_STRAP.count_6_LC_1_2_2, HDA_STRAP.count_8_LC_1_2_3, HDA_STRAP.count_10_LC_1_2_4, HDA_STRAP.count_11_LC_1_2_5, HDA_STRAP.curr_state_RNO_0_2_LC_1_2_6, HDA_STRAP.curr_state_2_LC_1_2_7 }
set_location LT_1_2 1 2
ble_pack HDA_STRAP.count_RNI2L821_2_LC_1_3_1 { HDA_STRAP.count_RNI2L821[2] }
ble_pack HDA_STRAP.count_0_LC_1_3_2 { HDA_STRAP.count_RNO[0], HDA_STRAP.count[0] }
ble_pack HDA_STRAP.count_RNI4CB61_17_LC_1_3_3 { HDA_STRAP.count_RNI4CB61[17] }
ble_pack HDA_STRAP.count_RNIH7IR1_10_LC_1_3_4 { HDA_STRAP.count_RNIH7IR1[10] }
ble_pack HDA_STRAP.count_RNIB5IA5_2_LC_1_3_5 { HDA_STRAP.count_RNIB5IA5[2] }
ble_pack HDA_STRAP.count_16_LC_1_3_6 { HDA_STRAP.count_RNO[16], HDA_STRAP.count[16] }
clb_pack LT_1_3 { HDA_STRAP.count_RNI2L821_2_LC_1_3_1, HDA_STRAP.count_0_LC_1_3_2, HDA_STRAP.count_RNI4CB61_17_LC_1_3_3, HDA_STRAP.count_RNIH7IR1_10_LC_1_3_4, HDA_STRAP.count_RNIB5IA5_2_LC_1_3_5, HDA_STRAP.count_16_LC_1_3_6 }
set_location LT_1_3 1 3
ble_pack PCH_PWRGD.count_RNIOV3T1_0_9_LC_1_4_0 { PCH_PWRGD.count_RNIOV3T1_0[9] }
ble_pack PCH_PWRGD.un2_count_1_cry_8_c_RNIGD4H1_LC_1_4_1 { PCH_PWRGD.un2_count_1_cry_8_c_RNIGD4H1 }
ble_pack PCH_PWRGD.count_RNIOV3T1_9_LC_1_4_2 { PCH_PWRGD.count_RNIOV3T1[9] }
ble_pack PCH_PWRGD.count_9_LC_1_4_3 { PCH_PWRGD.un2_count_1_cry_8_c_RNIGD4H1_PCH_PWRGD.count_9_REP_LUT4_0, PCH_PWRGD.count[9] }
ble_pack PCH_PWRGD.un2_count_1_cry_7_c_RNIFB3H1_LC_1_4_4 { PCH_PWRGD.un2_count_1_cry_7_c_RNIFB3H1 }
ble_pack PCH_PWRGD.count_RNI6A7E3_8_LC_1_4_5 { PCH_PWRGD.count_RNI6A7E3[8] }
ble_pack PCH_PWRGD.count_8_LC_1_4_6 { PCH_PWRGD.un2_count_1_cry_7_c_RNIFB3H1_PCH_PWRGD.count_8_REP_LUT4_0, PCH_PWRGD.count[8] }
ble_pack PCH_PWRGD.un2_count_1_cry_10_c_RNIPMNB1_LC_1_4_7 { PCH_PWRGD.un2_count_1_cry_10_c_RNIPMNB1 }
clb_pack LT_1_4 { PCH_PWRGD.count_RNIOV3T1_0_9_LC_1_4_0, PCH_PWRGD.un2_count_1_cry_8_c_RNIGD4H1_LC_1_4_1, PCH_PWRGD.count_RNIOV3T1_9_LC_1_4_2, PCH_PWRGD.count_9_LC_1_4_3, PCH_PWRGD.un2_count_1_cry_7_c_RNIFB3H1_LC_1_4_4, PCH_PWRGD.count_RNI6A7E3_8_LC_1_4_5, PCH_PWRGD.count_8_LC_1_4_6, PCH_PWRGD.un2_count_1_cry_10_c_RNIPMNB1_LC_1_4_7 }
set_location LT_1_4 1 4
ble_pack PCH_PWRGD.un2_count_1_cry_4_c_RNIC50H1_LC_1_5_0 { PCH_PWRGD.un2_count_1_cry_4_c_RNIC50H1 }
ble_pack PCH_PWRGD.count_RNI014E3_5_LC_1_5_1 { PCH_PWRGD.count_RNI014E3[5] }
ble_pack PCH_PWRGD.count_5_LC_1_5_2 { PCH_PWRGD.un2_count_1_cry_4_c_RNIC50H1_PCH_PWRGD.count_5_REP_LUT4_0, PCH_PWRGD.count[5] }
ble_pack PCH_PWRGD.un2_count_1_cry_3_c_RNIB3VG1_LC_1_5_3 { PCH_PWRGD.un2_count_1_cry_3_c_RNIB3VG1 }
ble_pack PCH_PWRGD.count_RNIJQ3T1_4_LC_1_5_4 { PCH_PWRGD.count_RNIJQ3T1[4] }
ble_pack PCH_PWRGD.count_4_LC_1_5_5 { PCH_PWRGD.un2_count_1_cry_3_c_RNIB3VG1_PCH_PWRGD.count_4_REP_LUT4_0, PCH_PWRGD.count[4] }
ble_pack PCH_PWRGD.count_RNIJQ3T1_0_4_LC_1_5_6 { PCH_PWRGD.count_RNIJQ3T1_0[4] }
clb_pack LT_1_5 { PCH_PWRGD.un2_count_1_cry_4_c_RNIC50H1_LC_1_5_0, PCH_PWRGD.count_RNI014E3_5_LC_1_5_1, PCH_PWRGD.count_5_LC_1_5_2, PCH_PWRGD.un2_count_1_cry_3_c_RNIB3VG1_LC_1_5_3, PCH_PWRGD.count_RNIJQ3T1_4_LC_1_5_4, PCH_PWRGD.count_4_LC_1_5_5, PCH_PWRGD.count_RNIJQ3T1_0_4_LC_1_5_6 }
set_location LT_1_5 1 5
ble_pack PCH_PWRGD.un2_count_1_cry_1_c_LC_1_6_0 { PCH_PWRGD.un2_count_1_cry_1_c }
ble_pack PCH_PWRGD.un2_count_1_cry_1_c_RNI9VSG1_LC_1_6_1 { PCH_PWRGD.un2_count_1_cry_1_c_RNI9VSG1, PCH_PWRGD.un2_count_1_cry_2_c }
ble_pack PCH_PWRGD.un2_count_1_cry_2_THRU_LUT4_0_LC_1_6_2 { PCH_PWRGD.un2_count_1_cry_2_THRU_LUT4_0, PCH_PWRGD.un2_count_1_cry_3_c }
ble_pack PCH_PWRGD.un2_count_1_cry_3_THRU_LUT4_0_LC_1_6_3 { PCH_PWRGD.un2_count_1_cry_3_THRU_LUT4_0, PCH_PWRGD.un2_count_1_cry_4_c }
ble_pack PCH_PWRGD.un2_count_1_cry_4_THRU_LUT4_0_LC_1_6_4 { PCH_PWRGD.un2_count_1_cry_4_THRU_LUT4_0, PCH_PWRGD.un2_count_1_cry_5_c }
ble_pack PCH_PWRGD.un2_count_1_cry_5_c_RNISK0D_LC_1_6_5 { PCH_PWRGD.un2_count_1_cry_5_c_RNISK0D, PCH_PWRGD.un2_count_1_cry_6_c }
ble_pack PCH_PWRGD.un2_count_1_cry_6_THRU_LUT4_0_LC_1_6_6 { PCH_PWRGD.un2_count_1_cry_6_THRU_LUT4_0, PCH_PWRGD.un2_count_1_cry_7_c }
ble_pack PCH_PWRGD.un2_count_1_cry_7_THRU_LUT4_0_LC_1_6_7 { PCH_PWRGD.un2_count_1_cry_7_THRU_LUT4_0, PCH_PWRGD.un2_count_1_cry_8_c }
clb_pack LT_1_6 { PCH_PWRGD.un2_count_1_cry_1_c_LC_1_6_0, PCH_PWRGD.un2_count_1_cry_1_c_RNI9VSG1_LC_1_6_1, PCH_PWRGD.un2_count_1_cry_2_THRU_LUT4_0_LC_1_6_2, PCH_PWRGD.un2_count_1_cry_3_THRU_LUT4_0_LC_1_6_3, PCH_PWRGD.un2_count_1_cry_4_THRU_LUT4_0_LC_1_6_4, PCH_PWRGD.un2_count_1_cry_5_c_RNISK0D_LC_1_6_5, PCH_PWRGD.un2_count_1_cry_6_THRU_LUT4_0_LC_1_6_6, PCH_PWRGD.un2_count_1_cry_7_THRU_LUT4_0_LC_1_6_7 }
set_location LT_1_6 1 6
ble_pack PCH_PWRGD.un2_count_1_cry_8_THRU_LUT4_0_LC_1_7_0 { PCH_PWRGD.un2_count_1_cry_8_THRU_LUT4_0, PCH_PWRGD.un2_count_1_cry_9_c }
ble_pack PCH_PWRGD.un2_count_1_cry_9_c_RNIHF5H1_LC_1_7_1 { PCH_PWRGD.un2_count_1_cry_9_c_RNIHF5H1, PCH_PWRGD.un2_count_1_cry_10_c }
ble_pack PCH_PWRGD.un2_count_1_cry_10_THRU_LUT4_0_LC_1_7_2 { PCH_PWRGD.un2_count_1_cry_10_THRU_LUT4_0, PCH_PWRGD.un2_count_1_cry_11_c }
ble_pack PCH_PWRGD.un2_count_1_cry_11_c_RNIQOOB1_LC_1_7_3 { PCH_PWRGD.un2_count_1_cry_11_c_RNIQOOB1, PCH_PWRGD.un2_count_1_cry_12_c }
ble_pack PCH_PWRGD.un2_count_1_cry_12_c_RNIRQPB1_LC_1_7_4 { PCH_PWRGD.un2_count_1_cry_12_c_RNIRQPB1, PCH_PWRGD.un2_count_1_cry_13_c }
ble_pack PCH_PWRGD.un2_count_1_cry_13_c_RNIBAQ7_LC_1_7_5 { PCH_PWRGD.un2_count_1_cry_13_c_RNIBAQ7, PCH_PWRGD.un2_count_1_cry_14_c }
ble_pack PCH_PWRGD.un2_count_1_cry_14_c_RNITURB1_LC_1_7_6 { PCH_PWRGD.un2_count_1_cry_14_c_RNITURB1 }
ble_pack PCH_PWRGD.curr_state_RNI_1_0_LC_1_7_7 { PCH_PWRGD.curr_state_RNI_1[0] }
clb_pack LT_1_7 { PCH_PWRGD.un2_count_1_cry_8_THRU_LUT4_0_LC_1_7_0, PCH_PWRGD.un2_count_1_cry_9_c_RNIHF5H1_LC_1_7_1, PCH_PWRGD.un2_count_1_cry_10_THRU_LUT4_0_LC_1_7_2, PCH_PWRGD.un2_count_1_cry_11_c_RNIQOOB1_LC_1_7_3, PCH_PWRGD.un2_count_1_cry_12_c_RNIRQPB1_LC_1_7_4, PCH_PWRGD.un2_count_1_cry_13_c_RNIBAQ7_LC_1_7_5, PCH_PWRGD.un2_count_1_cry_14_c_RNITURB1_LC_1_7_6, PCH_PWRGD.curr_state_RNI_1_0_LC_1_7_7 }
set_location LT_1_7 1 7
ble_pack PCH_PWRGD.count_15_LC_1_8_0 { PCH_PWRGD.count_15_THRU_LUT4_0, PCH_PWRGD.count[15] }
ble_pack PCH_PWRGD.count_RNIU7DH3_13_LC_1_8_1 { PCH_PWRGD.count_RNIU7DH3[13] }
ble_pack PCH_PWRGD.count_13_LC_1_8_2 { PCH_PWRGD.count_13_THRU_LUT4_0, PCH_PWRGD.count[13] }
ble_pack PCH_PWRGD.count_RNI2EFH3_15_LC_1_8_3 { PCH_PWRGD.count_RNI2EFH3[15] }
ble_pack PCH_PWRGD.count_RNIU7DH3_0_13_LC_1_8_4 { PCH_PWRGD.count_RNIU7DH3_0[13] }
ble_pack PCH_PWRGD.count_RNIS4CH3_12_LC_1_8_5 { PCH_PWRGD.count_RNIS4CH3[12] }
ble_pack PCH_PWRGD.count_12_LC_1_8_6 { PCH_PWRGD.count_12_THRU_LUT4_0, PCH_PWRGD.count[12] }
ble_pack PCH_PWRGD.curr_state_7_1_0__m6_i_i_a2_LC_1_8_7 { PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2 }
clb_pack LT_1_8 { PCH_PWRGD.count_15_LC_1_8_0, PCH_PWRGD.count_RNIU7DH3_13_LC_1_8_1, PCH_PWRGD.count_13_LC_1_8_2, PCH_PWRGD.count_RNI2EFH3_15_LC_1_8_3, PCH_PWRGD.count_RNIU7DH3_0_13_LC_1_8_4, PCH_PWRGD.count_RNIS4CH3_12_LC_1_8_5, PCH_PWRGD.count_12_LC_1_8_6, PCH_PWRGD.curr_state_7_1_0__m6_i_i_a2_LC_1_8_7 }
set_location LT_1_8 1 8
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_2_c_LC_1_9_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_3_s_LC_1_9_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_4_s_LC_1_9_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_5_s_LC_1_9_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_6_s_LC_1_9_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_axb_8_LC_1_9_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_s_8_LC_1_9_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_sbtinv_8_LC_1_9_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_sbtinv[8] }
clb_pack LT_1_9 { POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_2_c_LC_1_9_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_3_s_LC_1_9_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_4_s_LC_1_9_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_5_s_LC_1_9_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_6_s_LC_1_9_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_axb_8_LC_1_9_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_s_8_LC_1_9_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_sbtinv_8_LC_1_9_7 }
set_location LT_1_9 1 9
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_2_c_LC_1_10_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_3_s_LC_1_10_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_4_s_LC_1_10_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_5_s_LC_1_10_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_6_s_LC_1_10_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_axb_8_LC_1_10_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_s_8_LC_1_10_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_i_LC_1_10_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_i }
clb_pack LT_1_10 { POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_2_c_LC_1_10_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_3_s_LC_1_10_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_4_s_LC_1_10_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_5_s_LC_1_10_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_6_s_LC_1_10_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_axb_8_LC_1_10_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_s_8_LC_1_10_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_i_LC_1_10_7 }
set_location LT_1_10 1 10
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_2_c_LC_1_11_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_3_s_LC_1_11_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_4_s_LC_1_11_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_5_s_LC_1_11_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_6_s_LC_1_11_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_axb_8_LC_1_11_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_s_8_LC_1_11_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_sbtinv_8_LC_1_11_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_sbtinv[8] }
clb_pack LT_1_11 { POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_2_c_LC_1_11_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_3_s_LC_1_11_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_4_s_LC_1_11_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_5_s_LC_1_11_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_6_s_LC_1_11_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_axb_8_LC_1_11_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_s_8_LC_1_11_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_sbtinv_8_LC_1_11_7 }
set_location LT_1_11 1 11
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_2_c_LC_1_12_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_3_s_LC_1_12_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_4_s_LC_1_12_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_5_s_LC_1_12_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_6_s_LC_1_12_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_axb_8_LC_1_12_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_s_8_LC_1_12_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_sbtinv_8_LC_1_12_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_sbtinv[8] }
clb_pack LT_1_12 { POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_2_c_LC_1_12_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_3_s_LC_1_12_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_4_s_LC_1_12_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_5_s_LC_1_12_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_6_s_LC_1_12_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_axb_8_LC_1_12_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_s_8_LC_1_12_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_sbtinv_8_LC_1_12_7 }
set_location LT_1_12 1 12
ble_pack POWERLED.pwm_out_RNO_1_LC_1_13_0 { POWERLED.pwm_out_RNO_1 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_i_LC_1_13_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_i_LC_1_13_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_sbtinv_8_LC_1_13_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_sbtinv[8] }
ble_pack POWERLED.un1_count_cry_5_c_RNIBLUJ_LC_1_13_6 { POWERLED.un1_count_cry_5_c_RNIBLUJ }
ble_pack POWERLED.count_RNIM0E82_4_LC_1_13_7 { POWERLED.count_RNIM0E82[4] }
clb_pack LT_1_13 { POWERLED.pwm_out_RNO_1_LC_1_13_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_i_LC_1_13_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_i_LC_1_13_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_sbtinv_8_LC_1_13_4, POWERLED.un1_count_cry_5_c_RNIBLUJ_LC_1_13_6, POWERLED.count_RNIM0E82_4_LC_1_13_7 }
set_location LT_1_13 1 13
ble_pack POWERLED.un85_clk_100khz_cry_15_c_RNI9JIT_LC_1_14_0 { POWERLED.un85_clk_100khz_cry_15_c_RNI9JIT }
ble_pack POWERLED.un85_clk_100khz_cry_15_c_RNI4GUQ5_LC_1_14_1 { POWERLED.un85_clk_100khz_cry_15_c_RNI4GUQ5 }
ble_pack POWERLED.pwm_out_RNIV9LA6_LC_1_14_2 { POWERLED.pwm_out_RNIV9LA6 }
ble_pack POWERLED.un1_count_cry_10_c_RNI48JU1_LC_1_14_4 { POWERLED.un1_count_cry_10_c_RNI48JU1 }
ble_pack POWERLED.pwm_out_LC_1_14_5 { POWERLED.pwm_out_RNO, POWERLED.pwm_out }
ble_pack POWERLED.curr_state_RNI_0_LC_1_14_6 { POWERLED.curr_state_RNI[0] }
ble_pack POWERLED.count_RNIPOU53_0_5_LC_1_14_7 { POWERLED.count_RNIPOU53_0[5] }
clb_pack LT_1_14 { POWERLED.un85_clk_100khz_cry_15_c_RNI9JIT_LC_1_14_0, POWERLED.un85_clk_100khz_cry_15_c_RNI4GUQ5_LC_1_14_1, POWERLED.pwm_out_RNIV9LA6_LC_1_14_2, POWERLED.un1_count_cry_10_c_RNI48JU1_LC_1_14_4, POWERLED.pwm_out_LC_1_14_5, POWERLED.curr_state_RNI_0_LC_1_14_6, POWERLED.count_RNIPOU53_0_5_LC_1_14_7 }
set_location LT_1_14 1 14
ble_pack VPP_VDDQ.count_RNIFC141_11_LC_1_15_0 { VPP_VDDQ.count_RNIFC141[11] }
ble_pack VPP_VDDQ.count_esr_RNIRFM64_15_LC_1_15_1 { VPP_VDDQ.count_esr_RNIRFM64[15] }
ble_pack VPP_VDDQ.count_esr_RNI7CQO_15_LC_1_15_2 { VPP_VDDQ.count_esr_RNI7CQO[15] }
ble_pack VPP_VDDQ.count_RNIVJP51_3_LC_1_15_3 { VPP_VDDQ.count_RNIVJP51[3] }
ble_pack VPP_VDDQ.count_RNI63141_10_LC_1_15_6 { VPP_VDDQ.count_RNI63141[10] }
clb_pack LT_1_15 { VPP_VDDQ.count_RNIFC141_11_LC_1_15_0, VPP_VDDQ.count_esr_RNIRFM64_15_LC_1_15_1, VPP_VDDQ.count_esr_RNI7CQO_15_LC_1_15_2, VPP_VDDQ.count_RNIVJP51_3_LC_1_15_3, VPP_VDDQ.count_RNI63141_10_LC_1_15_6 }
set_location LT_1_15 1 15
ble_pack VPP_VDDQ.un1_vddq_en_LC_1_16_4 { VPP_VDDQ.un1_vddq_en }
clb_pack LT_1_16 { VPP_VDDQ.un1_vddq_en_LC_1_16_4 }
set_location LT_1_16 1 16
ble_pack HDA_STRAP.un1_count_1_cry_0_c_LC_2_1_0 { HDA_STRAP.un1_count_1_cry_0_c }
ble_pack HDA_STRAP.count_1_LC_2_1_1 { HDA_STRAP.count_RNO[1], HDA_STRAP.count[1], HDA_STRAP.un1_count_1_cry_1_c }
ble_pack HDA_STRAP.count_2_LC_2_1_2 { HDA_STRAP.count_RNO[2], HDA_STRAP.count[2], HDA_STRAP.un1_count_1_cry_2_c }
ble_pack HDA_STRAP.count_3_LC_2_1_3 { HDA_STRAP.count_RNO[3], HDA_STRAP.count[3], HDA_STRAP.un1_count_1_cry_3_c }
ble_pack HDA_STRAP.count_4_LC_2_1_4 { HDA_STRAP.count_RNO[4], HDA_STRAP.count[4], HDA_STRAP.un1_count_1_cry_4_c }
ble_pack HDA_STRAP.count_5_LC_2_1_5 { HDA_STRAP.count_RNO[5], HDA_STRAP.count[5], HDA_STRAP.un1_count_1_cry_5_c }
ble_pack HDA_STRAP.un1_count_1_cry_5_THRU_LUT4_0_LC_2_1_6 { HDA_STRAP.un1_count_1_cry_5_THRU_LUT4_0, HDA_STRAP.un1_count_1_cry_6_c }
ble_pack HDA_STRAP.count_7_LC_2_1_7 { HDA_STRAP.count_RNO[7], HDA_STRAP.count[7], HDA_STRAP.un1_count_1_cry_7_c }
clb_pack LT_2_1 { HDA_STRAP.un1_count_1_cry_0_c_LC_2_1_0, HDA_STRAP.count_1_LC_2_1_1, HDA_STRAP.count_2_LC_2_1_2, HDA_STRAP.count_3_LC_2_1_3, HDA_STRAP.count_4_LC_2_1_4, HDA_STRAP.count_5_LC_2_1_5, HDA_STRAP.un1_count_1_cry_5_THRU_LUT4_0_LC_2_1_6, HDA_STRAP.count_7_LC_2_1_7 }
set_location LT_2_1 2 1
ble_pack HDA_STRAP.un1_count_1_cry_7_THRU_LUT4_0_LC_2_2_0 { HDA_STRAP.un1_count_1_cry_7_THRU_LUT4_0, HDA_STRAP.un1_count_1_cry_8_c }
ble_pack HDA_STRAP.count_9_LC_2_2_1 { HDA_STRAP.count_RNO[9], HDA_STRAP.count[9], HDA_STRAP.un1_count_1_cry_9_c }
ble_pack HDA_STRAP.un1_count_1_cry_9_THRU_LUT4_0_LC_2_2_2 { HDA_STRAP.un1_count_1_cry_9_THRU_LUT4_0, HDA_STRAP.un1_count_1_cry_10_c }
ble_pack HDA_STRAP.un1_count_1_cry_10_THRU_LUT4_0_LC_2_2_3 { HDA_STRAP.un1_count_1_cry_10_THRU_LUT4_0, HDA_STRAP.un1_count_1_cry_11_c }
ble_pack HDA_STRAP.count_12_LC_2_2_4 { HDA_STRAP.count_RNO[12], HDA_STRAP.count[12], HDA_STRAP.un1_count_1_cry_12_c }
ble_pack HDA_STRAP.count_13_LC_2_2_5 { HDA_STRAP.count_RNO[13], HDA_STRAP.count[13], HDA_STRAP.un1_count_1_cry_13_c }
ble_pack HDA_STRAP.count_14_LC_2_2_6 { HDA_STRAP.count_RNO[14], HDA_STRAP.count[14], HDA_STRAP.un1_count_1_cry_14_c }
ble_pack HDA_STRAP.count_15_LC_2_2_7 { HDA_STRAP.count_RNO[15], HDA_STRAP.count[15], HDA_STRAP.un1_count_1_cry_15_c }
clb_pack LT_2_2 { HDA_STRAP.un1_count_1_cry_7_THRU_LUT4_0_LC_2_2_0, HDA_STRAP.count_9_LC_2_2_1, HDA_STRAP.un1_count_1_cry_9_THRU_LUT4_0_LC_2_2_2, HDA_STRAP.un1_count_1_cry_10_THRU_LUT4_0_LC_2_2_3, HDA_STRAP.count_12_LC_2_2_4, HDA_STRAP.count_13_LC_2_2_5, HDA_STRAP.count_14_LC_2_2_6, HDA_STRAP.count_15_LC_2_2_7 }
set_location LT_2_2 2 2
ble_pack HDA_STRAP.un1_count_1_cry_15_THRU_LUT4_0_LC_2_3_0 { HDA_STRAP.un1_count_1_cry_15_THRU_LUT4_0, HDA_STRAP.un1_count_1_cry_16_c }
ble_pack HDA_STRAP.count_17_LC_2_3_1 { HDA_STRAP.count_RNO[17], HDA_STRAP.count[17] }
clb_pack LT_2_3 { HDA_STRAP.un1_count_1_cry_15_THRU_LUT4_0_LC_2_3_0, HDA_STRAP.count_17_LC_2_3_1 }
set_location LT_2_3 2 3
ble_pack PCH_PWRGD.count_11_LC_2_4_0 { PCH_PWRGD.un2_count_1_cry_10_c_RNIPMNB1_PCH_PWRGD.count_11_REP_LUT4_0, PCH_PWRGD.count[11] }
ble_pack PCH_PWRGD.un2_count_1_cry_6_c_RNIE92H1_LC_2_4_1 { PCH_PWRGD.un2_count_1_cry_6_c_RNIE92H1 }
ble_pack PCH_PWRGD.count_RNIMT3T1_0_7_LC_2_4_2 { PCH_PWRGD.count_RNIMT3T1_0[7] }
ble_pack PCH_PWRGD.count_7_LC_2_4_3 { PCH_PWRGD.un2_count_1_cry_6_c_RNIE92H1_PCH_PWRGD.count_7_REP_LUT4_0, PCH_PWRGD.count[7] }
ble_pack PCH_PWRGD.count_RNIMT3T1_7_LC_2_4_4 { PCH_PWRGD.count_RNIMT3T1[7] }
ble_pack PCH_PWRGD.count_RNIQ1BH3_11_LC_2_4_5 { PCH_PWRGD.count_RNIQ1BH3[11] }
ble_pack PCH_PWRGD.count_RNIGN3T1_0_1_LC_2_4_6 { PCH_PWRGD.count_RNIGN3T1_0[1] }
ble_pack PCH_PWRGD.count_RNIHFFK7_1_LC_2_4_7 { PCH_PWRGD.count_RNIHFFK7[1] }
clb_pack LT_2_4 { PCH_PWRGD.count_11_LC_2_4_0, PCH_PWRGD.un2_count_1_cry_6_c_RNIE92H1_LC_2_4_1, PCH_PWRGD.count_RNIMT3T1_0_7_LC_2_4_2, PCH_PWRGD.count_7_LC_2_4_3, PCH_PWRGD.count_RNIMT3T1_7_LC_2_4_4, PCH_PWRGD.count_RNIQ1BH3_11_LC_2_4_5, PCH_PWRGD.count_RNIGN3T1_0_1_LC_2_4_6, PCH_PWRGD.count_RNIHFFK7_1_LC_2_4_7 }
set_location LT_2_4 2 4
ble_pack PCH_PWRGD.curr_state_RNI1TUH1_0_LC_2_5_0 { PCH_PWRGD.curr_state_RNI1TUH1[0] }
ble_pack PCH_PWRGD.curr_state_RNI_0_LC_2_5_1 { PCH_PWRGD.curr_state_RNI[0] }
ble_pack PCH_PWRGD.curr_state_7_1_0__m4_0_0_LC_2_5_2 { PCH_PWRGD.curr_state_7_1_0_.m4_0_0 }
ble_pack PCH_PWRGD.count_RNI22GO8_1_LC_2_5_3 { PCH_PWRGD.count_RNI22GO8[1] }
ble_pack PCH_PWRGD.count_RNIHFFK7_0_1_LC_2_5_4 { PCH_PWRGD.count_RNIHFFK7_0[1] }
ble_pack PCH_PWRGD.un2_count_1_cry_2_c_RNIA1UG1_LC_2_5_5 { PCH_PWRGD.un2_count_1_cry_2_c_RNIA1UG1 }
ble_pack PCH_PWRGD.count_RNISQ1E3_3_LC_2_5_6 { PCH_PWRGD.count_RNISQ1E3[3] }
ble_pack PCH_PWRGD.count_3_LC_2_5_7 { PCH_PWRGD.un2_count_1_cry_2_c_RNIA1UG1_PCH_PWRGD.count_3_REP_LUT4_0, PCH_PWRGD.count[3] }
clb_pack LT_2_5 { PCH_PWRGD.curr_state_RNI1TUH1_0_LC_2_5_0, PCH_PWRGD.curr_state_RNI_0_LC_2_5_1, PCH_PWRGD.curr_state_7_1_0__m4_0_0_LC_2_5_2, PCH_PWRGD.count_RNI22GO8_1_LC_2_5_3, PCH_PWRGD.count_RNIHFFK7_0_1_LC_2_5_4, PCH_PWRGD.un2_count_1_cry_2_c_RNIA1UG1_LC_2_5_5, PCH_PWRGD.count_RNISQ1E3_3_LC_2_5_6, PCH_PWRGD.count_3_LC_2_5_7 }
set_location LT_2_5 2 5
ble_pack PCH_PWRGD.count_2_LC_2_6_0 { PCH_PWRGD.count_2_THRU_LUT4_0, PCH_PWRGD.count[2] }
ble_pack PCH_PWRGD.count_RNI0BEH3_14_LC_2_6_1 { PCH_PWRGD.count_RNI0BEH3[14] }
ble_pack PCH_PWRGD.count_RNIQN0E3_0_2_LC_2_6_2 { PCH_PWRGD.count_RNIQN0E3_0[2] }
ble_pack PCH_PWRGD.count_RNI9P6MA_2_LC_2_6_3 { PCH_PWRGD.count_RNI9P6MA[2] }
ble_pack PCH_PWRGD.count_0_LC_2_6_4 { PCH_PWRGD.count_RNI22GO8_1_PCH_PWRGD.count_0_REP_LUT4_0, PCH_PWRGD.count[0] }
ble_pack PCH_PWRGD.count_14_LC_2_6_5 { PCH_PWRGD.count_RNO[14], PCH_PWRGD.count[14] }
ble_pack PCH_PWRGD.count_RNIQN0E3_2_LC_2_6_6 { PCH_PWRGD.count_RNIQN0E3[2] }
ble_pack PCH_PWRGD.count_RNIHOJLA_0_LC_2_6_7 { PCH_PWRGD.count_RNIHOJLA[0] }
clb_pack LT_2_6 { PCH_PWRGD.count_2_LC_2_6_0, PCH_PWRGD.count_RNI0BEH3_14_LC_2_6_1, PCH_PWRGD.count_RNIQN0E3_0_2_LC_2_6_2, PCH_PWRGD.count_RNI9P6MA_2_LC_2_6_3, PCH_PWRGD.count_0_LC_2_6_4, PCH_PWRGD.count_14_LC_2_6_5, PCH_PWRGD.count_RNIQN0E3_2_LC_2_6_6, PCH_PWRGD.count_RNIHOJLA_0_LC_2_6_7 }
set_location LT_2_6 2 6
ble_pack PCH_PWRGD.curr_state_RNIHI041_0_LC_2_7_0 { PCH_PWRGD.curr_state_RNIHI041[0] }
ble_pack PCH_PWRGD.count_RNI245E3_6_LC_2_7_1 { PCH_PWRGD.count_RNI245E3[6] }
ble_pack PCH_PWRGD.count_RNIHPOM3_0_10_LC_2_7_2 { PCH_PWRGD.count_RNIHPOM3_0[10] }
ble_pack PCH_PWRGD.count_RNIGN3T1_1_LC_2_7_3 { PCH_PWRGD.count_RNIGN3T1[1] }
ble_pack PCH_PWRGD.count_RNIHI041_1_LC_2_7_4 { PCH_PWRGD.count_RNIHI041[1] }
ble_pack PCH_PWRGD.count_6_LC_2_7_5 { PCH_PWRGD.count_RNO[6], PCH_PWRGD.count[6] }
ble_pack PCH_PWRGD.count_RNIHPOM3_10_LC_2_7_6 { PCH_PWRGD.count_RNIHPOM3[10] }
ble_pack PCH_PWRGD.count_10_LC_2_7_7 { PCH_PWRGD.count_10_THRU_LUT4_0, PCH_PWRGD.count[10] }
clb_pack LT_2_7 { PCH_PWRGD.curr_state_RNIHI041_0_LC_2_7_0, PCH_PWRGD.count_RNI245E3_6_LC_2_7_1, PCH_PWRGD.count_RNIHPOM3_0_10_LC_2_7_2, PCH_PWRGD.count_RNIGN3T1_1_LC_2_7_3, PCH_PWRGD.count_RNIHI041_1_LC_2_7_4, PCH_PWRGD.count_6_LC_2_7_5, PCH_PWRGD.count_RNIHPOM3_10_LC_2_7_6, PCH_PWRGD.count_10_LC_2_7_7 }
set_location LT_2_7 2 7
ble_pack PCH_PWRGD.curr_state_0_LC_2_8_0 { PCH_PWRGD.curr_state_7_1_0__m4_0_0_PCH_PWRGD.curr_state_0_REP_LUT4_0, PCH_PWRGD.curr_state[0] }
ble_pack PCH_PWRGD.curr_state_RNI3DJU_1_LC_2_8_1 { PCH_PWRGD.curr_state_RNI3DJU[1] }
ble_pack PCH_PWRGD.curr_state_RNI_1_LC_2_8_3 { PCH_PWRGD.curr_state_RNI[1] }
ble_pack PCH_PWRGD.curr_state_RNI3DJU_0_1_LC_2_8_4 { PCH_PWRGD.curr_state_RNI3DJU_0[1] }
ble_pack PCH_PWRGD.curr_state_7_1_0__m4_0_0_a2_0_LC_2_8_5 { PCH_PWRGD.curr_state_7_1_0_.m4_0_0_a2_0 }
ble_pack PCH_PWRGD.curr_state_RNI2UUH1_1_LC_2_8_6 { PCH_PWRGD.curr_state_RNI2UUH1[1] }
ble_pack PCH_PWRGD.curr_state_1_LC_2_8_7 { PCH_PWRGD.curr_state_7_1_0__m6_i_i_a2_PCH_PWRGD.curr_state_1_REP_LUT4_0, PCH_PWRGD.curr_state[1] }
clb_pack LT_2_8 { PCH_PWRGD.curr_state_0_LC_2_8_0, PCH_PWRGD.curr_state_RNI3DJU_1_LC_2_8_1, PCH_PWRGD.curr_state_RNI_1_LC_2_8_3, PCH_PWRGD.curr_state_RNI3DJU_0_1_LC_2_8_4, PCH_PWRGD.curr_state_7_1_0__m4_0_0_a2_0_LC_2_8_5, PCH_PWRGD.curr_state_RNI2UUH1_1_LC_2_8_6, PCH_PWRGD.curr_state_1_LC_2_8_7 }
set_location LT_2_8 2 8
ble_pack VPP_VDDQ.curr_state_RNIBM2L1_0_LC_2_9_1 { VPP_VDDQ.curr_state_RNIBM2L1[0] }
ble_pack VPP_VDDQ.curr_state_1_LC_2_9_2 { VPP_VDDQ.curr_state_RNO[1], VPP_VDDQ.curr_state[1] }
ble_pack VPP_VDDQ.curr_state_7_0_a3_0_a2_0_a2_0_0_LC_2_9_3 { VPP_VDDQ.curr_state_7_0_a3_0_a2_0_a2_0[0] }
ble_pack POWERLED.G_30_0_LC_2_9_4 { POWERLED.G_30_0 }
ble_pack POWERLED.G_30_LC_2_9_5 { POWERLED.G_30 }
ble_pack VPP_VDDQ.count_esr_RNO_0_15_LC_2_9_6 { VPP_VDDQ.count_esr_RNO_0[15] }
ble_pack VPP_VDDQ.curr_state_0_LC_2_9_7 { VPP_VDDQ.curr_state_RNO[0], VPP_VDDQ.curr_state[0] }
clb_pack LT_2_9 { VPP_VDDQ.curr_state_RNIBM2L1_0_LC_2_9_1, VPP_VDDQ.curr_state_1_LC_2_9_2, VPP_VDDQ.curr_state_7_0_a3_0_a2_0_a2_0_0_LC_2_9_3, POWERLED.G_30_0_LC_2_9_4, POWERLED.G_30_LC_2_9_5, VPP_VDDQ.count_esr_RNO_0_15_LC_2_9_6, VPP_VDDQ.curr_state_0_LC_2_9_7 }
set_location LT_2_9 2 9
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_2_c_LC_2_10_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_3_s_LC_2_10_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_4_s_LC_2_10_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_5_s_LC_2_10_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_6_s_LC_2_10_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_axb_8_LC_2_10_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_s_8_LC_2_10_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_axb_4_l_fx_LC_2_10_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_axb_4_l_fx }
clb_pack LT_2_10 { POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_2_c_LC_2_10_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_3_s_LC_2_10_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_4_s_LC_2_10_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_5_s_LC_2_10_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_6_s_LC_2_10_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_axb_8_LC_2_10_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_s_8_LC_2_10_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_axb_4_l_fx_LC_2_10_7 }
set_location LT_2_10 2 10
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_2_c_LC_2_11_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_3_s_LC_2_11_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_4_s_LC_2_11_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_5_s_LC_2_11_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_6_s_LC_2_11_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_axb_8_LC_2_11_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_s_8_LC_2_11_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_sbtinv_8_LC_2_11_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_sbtinv[8] }
clb_pack LT_2_11 { POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_2_c_LC_2_11_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_3_s_LC_2_11_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_4_s_LC_2_11_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_5_s_LC_2_11_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_6_s_LC_2_11_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_axb_8_LC_2_11_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_s_8_LC_2_11_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_sbtinv_8_LC_2_11_7 }
set_location LT_2_11 2 11
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_2_c_LC_2_12_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_3_s_LC_2_12_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_4_s_LC_2_12_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_5_s_LC_2_12_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_6_s_LC_2_12_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_axb_8_LC_2_12_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_s_8_LC_2_12_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_sbtinv_8_LC_2_12_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_sbtinv[8] }
clb_pack LT_2_12 { POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_2_c_LC_2_12_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_3_s_LC_2_12_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_4_s_LC_2_12_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_5_s_LC_2_12_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_6_s_LC_2_12_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_axb_8_LC_2_12_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_s_8_LC_2_12_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_sbtinv_8_LC_2_12_7 }
set_location LT_2_12 2 12
ble_pack POWERLED.un1_count_cry_4_c_RNISDGE_LC_2_13_0 { POWERLED.un1_count_cry_4_c_RNISDGE }
ble_pack POWERLED.count_RNIGTVS_5_LC_2_13_1 { POWERLED.count_RNIGTVS[5] }
ble_pack POWERLED.count_RNIGTVS_1_5_LC_2_13_2 { POWERLED.count_RNIGTVS_1[5] }
ble_pack POWERLED.count_5_LC_2_13_4 { POWERLED.un1_count_cry_4_c_RNISDGE_POWERLED.count_5_REP_LUT4_0, POWERLED.count[5] }
ble_pack POWERLED.count_RNIGTVS_0_5_LC_2_13_5 { POWERLED.count_RNIGTVS_0[5] }
ble_pack POWERLED.count_RNIPOU53_5_LC_2_13_6 { POWERLED.count_RNIPOU53[5] }
ble_pack POWERLED.pwm_out_RNO_0_LC_2_13_7 { POWERLED.pwm_out_RNO_0 }
clb_pack LT_2_13 { POWERLED.un1_count_cry_4_c_RNISDGE_LC_2_13_0, POWERLED.count_RNIGTVS_5_LC_2_13_1, POWERLED.count_RNIGTVS_1_5_LC_2_13_2, POWERLED.count_5_LC_2_13_4, POWERLED.count_RNIGTVS_0_5_LC_2_13_5, POWERLED.count_RNIPOU53_5_LC_2_13_6, POWERLED.pwm_out_RNO_0_LC_2_13_7 }
set_location LT_2_13 2 13
ble_pack VPP_VDDQ.count_0_LC_2_14_0 { VPP_VDDQ.count_RNO[0], VPP_VDDQ.count[0], VPP_VDDQ.un1_count_1_cry_0_c }
ble_pack VPP_VDDQ.count_1_LC_2_14_1 { VPP_VDDQ.count_RNO[1], VPP_VDDQ.count[1], VPP_VDDQ.un1_count_1_cry_1_c }
ble_pack VPP_VDDQ.count_2_LC_2_14_2 { VPP_VDDQ.count_RNO[2], VPP_VDDQ.count[2], VPP_VDDQ.un1_count_1_cry_2_c }
ble_pack VPP_VDDQ.count_3_LC_2_14_3 { VPP_VDDQ.count_RNO[3], VPP_VDDQ.count[3], VPP_VDDQ.un1_count_1_cry_3_c }
ble_pack VPP_VDDQ.count_4_LC_2_14_4 { VPP_VDDQ.count_RNO[4], VPP_VDDQ.count[4], VPP_VDDQ.un1_count_1_cry_4_c }
ble_pack VPP_VDDQ.count_5_LC_2_14_5 { VPP_VDDQ.count_RNO[5], VPP_VDDQ.count[5], VPP_VDDQ.un1_count_1_cry_5_c }
ble_pack VPP_VDDQ.count_6_LC_2_14_6 { VPP_VDDQ.count_RNO[6], VPP_VDDQ.count[6], VPP_VDDQ.un1_count_1_cry_6_c }
ble_pack VPP_VDDQ.count_7_LC_2_14_7 { VPP_VDDQ.count_RNO[7], VPP_VDDQ.count[7], VPP_VDDQ.un1_count_1_cry_7_c }
clb_pack LT_2_14 { VPP_VDDQ.count_0_LC_2_14_0, VPP_VDDQ.count_1_LC_2_14_1, VPP_VDDQ.count_2_LC_2_14_2, VPP_VDDQ.count_3_LC_2_14_3, VPP_VDDQ.count_4_LC_2_14_4, VPP_VDDQ.count_5_LC_2_14_5, VPP_VDDQ.count_6_LC_2_14_6, VPP_VDDQ.count_7_LC_2_14_7 }
set_location LT_2_14 2 14
ble_pack VPP_VDDQ.count_8_LC_2_15_0 { VPP_VDDQ.count_RNO[8], VPP_VDDQ.count[8], VPP_VDDQ.un1_count_1_cry_8_c }
ble_pack VPP_VDDQ.count_9_LC_2_15_1 { VPP_VDDQ.count_RNO[9], VPP_VDDQ.count[9], VPP_VDDQ.un1_count_1_cry_9_c }
ble_pack VPP_VDDQ.count_10_LC_2_15_2 { VPP_VDDQ.count_RNO[10], VPP_VDDQ.count[10], VPP_VDDQ.un1_count_1_cry_10_c }
ble_pack VPP_VDDQ.count_11_LC_2_15_3 { VPP_VDDQ.count_RNO[11], VPP_VDDQ.count[11], VPP_VDDQ.un1_count_1_cry_11_c }
ble_pack VPP_VDDQ.count_12_LC_2_15_4 { VPP_VDDQ.count_RNO[12], VPP_VDDQ.count[12], VPP_VDDQ.un1_count_1_cry_12_c }
ble_pack VPP_VDDQ.count_13_LC_2_15_5 { VPP_VDDQ.count_RNO[13], VPP_VDDQ.count[13], VPP_VDDQ.un1_count_1_cry_13_c }
ble_pack VPP_VDDQ.count_14_LC_2_15_6 { VPP_VDDQ.count_RNO[14], VPP_VDDQ.count[14], VPP_VDDQ.un1_count_1_cry_14_c }
ble_pack VPP_VDDQ.un1_count_1_cry_14_c_THRU_CRY_0_LC_2_15_7 { VPP_VDDQ.un1_count_1_cry_14_c_THRU_CRY_0 }
clb_pack LT_2_15 { VPP_VDDQ.count_8_LC_2_15_0, VPP_VDDQ.count_9_LC_2_15_1, VPP_VDDQ.count_10_LC_2_15_2, VPP_VDDQ.count_11_LC_2_15_3, VPP_VDDQ.count_12_LC_2_15_4, VPP_VDDQ.count_13_LC_2_15_5, VPP_VDDQ.count_14_LC_2_15_6, VPP_VDDQ.un1_count_1_cry_14_c_THRU_CRY_0_LC_2_15_7 }
set_location LT_2_15 2 15
ble_pack VPP_VDDQ.count_esr_15_LC_2_16_0 { VPP_VDDQ.count_esr_RNO[15], VPP_VDDQ.count_esr[15] }
clb_pack LT_2_16 { VPP_VDDQ.count_esr_15_LC_2_16_0 }
set_location LT_2_16 2 16
ble_pack VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7_0_LC_4_1_0 { VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7_0 }
ble_pack VPP_VDDQ.count_2_RNIPM861_8_LC_4_1_1 { VPP_VDDQ.count_2_RNIPM861[8] }
ble_pack VPP_VDDQ.count_2_8_LC_4_1_2 { VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7_0_VPP_VDDQ.count_2_8_REP_LUT4_0, VPP_VDDQ.count_2[8] }
ble_pack VPP_VDDQ.count_2_9_LC_4_1_3 { VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_0_VPP_VDDQ.count_2_9_REP_LUT4_0, VPP_VDDQ.count_2[9] }
ble_pack VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_0_LC_4_1_4 { VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_0 }
ble_pack VPP_VDDQ.count_2_RNIRP961_9_LC_4_1_5 { VPP_VDDQ.count_2_RNIRP961[9] }
ble_pack VPP_VDDQ.count_2_10_LC_4_1_6 { VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7_0_VPP_VDDQ.count_2_10_REP_LUT4_0, VPP_VDDQ.count_2[10] }
clb_pack LT_4_1 { VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7_0_LC_4_1_0, VPP_VDDQ.count_2_RNIPM861_8_LC_4_1_1, VPP_VDDQ.count_2_8_LC_4_1_2, VPP_VDDQ.count_2_9_LC_4_1_3, VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_0_LC_4_1_4, VPP_VDDQ.count_2_RNIRP961_9_LC_4_1_5, VPP_VDDQ.count_2_10_LC_4_1_6 }
set_location LT_4_1 4 1
ble_pack VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD_0_LC_4_2_0 { VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD_0 }
ble_pack VPP_VDDQ.count_2_RNIJ48C1_14_LC_4_2_1 { VPP_VDDQ.count_2_RNIJ48C1[14] }
ble_pack VPP_VDDQ.un1_count_2_1_cry_3_c_RNIG4A7_0_LC_4_2_2 { VPP_VDDQ.un1_count_2_1_cry_3_c_RNIG4A7_0 }
ble_pack VPP_VDDQ.count_2_RNIHA461_4_LC_4_2_3 { VPP_VDDQ.count_2_RNIHA461[4] }
ble_pack VPP_VDDQ.count_2_4_LC_4_2_4 { VPP_VDDQ.un1_count_2_1_cry_3_c_RNIG4A7_0_VPP_VDDQ.count_2_4_REP_LUT4_0, VPP_VDDQ.count_2[4] }
ble_pack VPP_VDDQ.count_2_5_LC_4_2_5 { VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7_0_VPP_VDDQ.count_2_5_REP_LUT4_0, VPP_VDDQ.count_2[5] }
ble_pack VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7_0_LC_4_2_6 { VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7_0 }
ble_pack VPP_VDDQ.count_2_RNIJD561_5_LC_4_2_7 { VPP_VDDQ.count_2_RNIJD561[5] }
clb_pack LT_4_2 { VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD_0_LC_4_2_0, VPP_VDDQ.count_2_RNIJ48C1_14_LC_4_2_1, VPP_VDDQ.un1_count_2_1_cry_3_c_RNIG4A7_0_LC_4_2_2, VPP_VDDQ.count_2_RNIHA461_4_LC_4_2_3, VPP_VDDQ.count_2_4_LC_4_2_4, VPP_VDDQ.count_2_5_LC_4_2_5, VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7_0_LC_4_2_6, VPP_VDDQ.count_2_RNIJD561_5_LC_4_2_7 }
set_location LT_4_2 4 2
ble_pack VPP_VDDQ.count_2_RNIH17C1_13_LC_4_3_0 { VPP_VDDQ.count_2_RNIH17C1[13] }
ble_pack VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND_0_LC_4_3_1 { VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND_0 }
ble_pack VPP_VDDQ.count_2_RNIFU5C1_12_LC_4_3_2 { VPP_VDDQ.count_2_RNIFU5C1[12] }
ble_pack VPP_VDDQ.count_2_RNI_15_LC_4_3_3 { VPP_VDDQ.count_2_RNI[15] }
ble_pack VPP_VDDQ.count_2_12_LC_4_3_5 { VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND_0_VPP_VDDQ.count_2_12_REP_LUT4_0, VPP_VDDQ.count_2[12] }
ble_pack VPP_VDDQ.count_2_13_LC_4_3_6 { VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_0_VPP_VDDQ.count_2_13_REP_LUT4_0, VPP_VDDQ.count_2[13] }
ble_pack VPP_VDDQ.count_2_14_LC_4_3_7 { VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD_0_VPP_VDDQ.count_2_14_REP_LUT4_0, VPP_VDDQ.count_2[14] }
clb_pack LT_4_3 { VPP_VDDQ.count_2_RNIH17C1_13_LC_4_3_0, VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND_0_LC_4_3_1, VPP_VDDQ.count_2_RNIFU5C1_12_LC_4_3_2, VPP_VDDQ.count_2_RNI_15_LC_4_3_3, VPP_VDDQ.count_2_12_LC_4_3_5, VPP_VDDQ.count_2_13_LC_4_3_6, VPP_VDDQ.count_2_14_LC_4_3_7 }
set_location LT_4_3 4 3
ble_pack VPP_VDDQ.delayed_vddq_pwrgd_RNO_0_LC_4_4_0 { VPP_VDDQ.delayed_vddq_pwrgd_RNO_0 }
ble_pack VPP_VDDQ.delayed_vddq_pwrgd_LC_4_4_1 { VPP_VDDQ.delayed_vddq_pwrgd_RNO, VPP_VDDQ.delayed_vddq_pwrgd }
ble_pack PCH_PWRGD.delayed_vccin_ok_LC_4_4_4 { PCH_PWRGD.delayed_vccin_ok_RNIJRUK1_PCH_PWRGD.delayed_vccin_ok_REP_LUT4_0, PCH_PWRGD.delayed_vccin_ok }
ble_pack VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7_0_LC_4_4_6 { VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7_0 }
ble_pack VPP_VDDQ.count_2_RNI4TU51_10_LC_4_4_7 { VPP_VDDQ.count_2_RNI4TU51[10] }
clb_pack LT_4_4 { VPP_VDDQ.delayed_vddq_pwrgd_RNO_0_LC_4_4_0, VPP_VDDQ.delayed_vddq_pwrgd_LC_4_4_1, PCH_PWRGD.delayed_vccin_ok_LC_4_4_4, VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7_0_LC_4_4_6, VPP_VDDQ.count_2_RNI4TU51_10_LC_4_4_7 }
set_location LT_4_4 4 4
ble_pack COUNTER.counter_1_cry_1_c_LC_4_5_0 { COUNTER.counter_1_cry_1_c }
ble_pack COUNTER.counter_1_cry_1_THRU_LUT4_0_LC_4_5_1 { COUNTER.counter_1_cry_1_THRU_LUT4_0, COUNTER.counter_1_cry_2_c }
ble_pack COUNTER.counter_1_cry_2_THRU_LUT4_0_LC_4_5_2 { COUNTER.counter_1_cry_2_THRU_LUT4_0, COUNTER.counter_1_cry_3_c }
ble_pack COUNTER.counter_1_cry_3_THRU_LUT4_0_LC_4_5_3 { COUNTER.counter_1_cry_3_THRU_LUT4_0, COUNTER.counter_1_cry_4_c }
ble_pack COUNTER.counter_1_cry_4_THRU_LUT4_0_LC_4_5_4 { COUNTER.counter_1_cry_4_THRU_LUT4_0, COUNTER.counter_1_cry_5_c }
ble_pack COUNTER.counter_1_cry_5_THRU_LUT4_0_LC_4_5_5 { COUNTER.counter_1_cry_5_THRU_LUT4_0, COUNTER.counter_1_cry_6_c }
ble_pack COUNTER.counter_7_LC_4_5_6 { COUNTER.counter_RNO[7], COUNTER.counter[7], COUNTER.counter_1_cry_7_c }
ble_pack COUNTER.counter_8_LC_4_5_7 { COUNTER.counter_RNO[8], COUNTER.counter[8], COUNTER.counter_1_cry_8_c }
clb_pack LT_4_5 { COUNTER.counter_1_cry_1_c_LC_4_5_0, COUNTER.counter_1_cry_1_THRU_LUT4_0_LC_4_5_1, COUNTER.counter_1_cry_2_THRU_LUT4_0_LC_4_5_2, COUNTER.counter_1_cry_3_THRU_LUT4_0_LC_4_5_3, COUNTER.counter_1_cry_4_THRU_LUT4_0_LC_4_5_4, COUNTER.counter_1_cry_5_THRU_LUT4_0_LC_4_5_5, COUNTER.counter_7_LC_4_5_6, COUNTER.counter_8_LC_4_5_7 }
set_location LT_4_5 4 5
ble_pack COUNTER.counter_9_LC_4_6_0 { COUNTER.counter_RNO[9], COUNTER.counter[9], COUNTER.counter_1_cry_9_c }
ble_pack COUNTER.counter_10_LC_4_6_1 { COUNTER.counter_RNO[10], COUNTER.counter[10], COUNTER.counter_1_cry_10_c }
ble_pack COUNTER.counter_11_LC_4_6_2 { COUNTER.counter_RNO[11], COUNTER.counter[11], COUNTER.counter_1_cry_11_c }
ble_pack COUNTER.counter_12_LC_4_6_3 { COUNTER.counter_RNO[12], COUNTER.counter[12], COUNTER.counter_1_cry_12_c }
ble_pack COUNTER.counter_13_LC_4_6_4 { COUNTER.counter_RNO[13], COUNTER.counter[13], COUNTER.counter_1_cry_13_c }
ble_pack COUNTER.counter_14_LC_4_6_5 { COUNTER.counter_RNO[14], COUNTER.counter[14], COUNTER.counter_1_cry_14_c }
ble_pack COUNTER.counter_15_LC_4_6_6 { COUNTER.counter_RNO[15], COUNTER.counter[15], COUNTER.counter_1_cry_15_c }
ble_pack COUNTER.counter_16_LC_4_6_7 { COUNTER.counter_RNO[16], COUNTER.counter[16], COUNTER.counter_1_cry_16_c }
clb_pack LT_4_6 { COUNTER.counter_9_LC_4_6_0, COUNTER.counter_10_LC_4_6_1, COUNTER.counter_11_LC_4_6_2, COUNTER.counter_12_LC_4_6_3, COUNTER.counter_13_LC_4_6_4, COUNTER.counter_14_LC_4_6_5, COUNTER.counter_15_LC_4_6_6, COUNTER.counter_16_LC_4_6_7 }
set_location LT_4_6 4 6
ble_pack COUNTER.counter_17_LC_4_7_0 { COUNTER.counter_RNO[17], COUNTER.counter[17], COUNTER.counter_1_cry_17_c }
ble_pack COUNTER.counter_18_LC_4_7_1 { COUNTER.counter_RNO[18], COUNTER.counter[18], COUNTER.counter_1_cry_18_c }
ble_pack COUNTER.counter_19_LC_4_7_2 { COUNTER.counter_RNO[19], COUNTER.counter[19], COUNTER.counter_1_cry_19_c }
ble_pack COUNTER.counter_20_LC_4_7_3 { COUNTER.counter_RNO[20], COUNTER.counter[20], COUNTER.counter_1_cry_20_c }
ble_pack COUNTER.counter_21_LC_4_7_4 { COUNTER.counter_RNO[21], COUNTER.counter[21], COUNTER.counter_1_cry_21_c }
ble_pack COUNTER.counter_22_LC_4_7_5 { COUNTER.counter_RNO[22], COUNTER.counter[22], COUNTER.counter_1_cry_22_c }
ble_pack COUNTER.counter_23_LC_4_7_6 { COUNTER.counter_RNO[23], COUNTER.counter[23], COUNTER.counter_1_cry_23_c }
ble_pack COUNTER.counter_24_LC_4_7_7 { COUNTER.counter_RNO[24], COUNTER.counter[24], COUNTER.counter_1_cry_24_c }
clb_pack LT_4_7 { COUNTER.counter_17_LC_4_7_0, COUNTER.counter_18_LC_4_7_1, COUNTER.counter_19_LC_4_7_2, COUNTER.counter_20_LC_4_7_3, COUNTER.counter_21_LC_4_7_4, COUNTER.counter_22_LC_4_7_5, COUNTER.counter_23_LC_4_7_6, COUNTER.counter_24_LC_4_7_7 }
set_location LT_4_7 4 7
ble_pack COUNTER.counter_25_LC_4_8_0 { COUNTER.counter_RNO[25], COUNTER.counter[25], COUNTER.counter_1_cry_25_c }
ble_pack COUNTER.counter_26_LC_4_8_1 { COUNTER.counter_RNO[26], COUNTER.counter[26], COUNTER.counter_1_cry_26_c }
ble_pack COUNTER.counter_27_LC_4_8_2 { COUNTER.counter_RNO[27], COUNTER.counter[27], COUNTER.counter_1_cry_27_c }
ble_pack COUNTER.counter_28_LC_4_8_3 { COUNTER.counter_RNO[28], COUNTER.counter[28], COUNTER.counter_1_cry_28_c }
ble_pack COUNTER.counter_29_LC_4_8_4 { COUNTER.counter_RNO[29], COUNTER.counter[29], COUNTER.counter_1_cry_29_c }
ble_pack COUNTER.counter_30_LC_4_8_5 { COUNTER.counter_RNO[30], COUNTER.counter[30], COUNTER.counter_1_cry_30_c }
ble_pack COUNTER.counter_31_LC_4_8_6 { COUNTER.counter_RNO[31], COUNTER.counter[31] }
ble_pack COUNTER.un4_counter_7_c_RNO_LC_4_8_7 { COUNTER.un4_counter_7_c_RNO }
clb_pack LT_4_8 { COUNTER.counter_25_LC_4_8_0, COUNTER.counter_26_LC_4_8_1, COUNTER.counter_27_LC_4_8_2, COUNTER.counter_28_LC_4_8_3, COUNTER.counter_29_LC_4_8_4, COUNTER.counter_30_LC_4_8_5, COUNTER.counter_31_LC_4_8_6, COUNTER.un4_counter_7_c_RNO_LC_4_8_7 }
set_location LT_4_8 4 8
ble_pack POWERLED.un85_clk_100khz_cry_0_c_inv_LC_4_9_0 { POWERLED.un85_clk_100khz_cry_0_c_inv, POWERLED.un85_clk_100khz_cry_0_c }
ble_pack POWERLED.un85_clk_100khz_cry_1_c_inv_LC_4_9_1 { POWERLED.un85_clk_100khz_cry_1_c_inv, POWERLED.un85_clk_100khz_cry_1_c }
ble_pack POWERLED.un85_clk_100khz_cry_2_c_inv_LC_4_9_2 { POWERLED.un85_clk_100khz_cry_2_c_inv, POWERLED.un85_clk_100khz_cry_2_c }
ble_pack POWERLED.un85_clk_100khz_cry_3_c_inv_LC_4_9_3 { POWERLED.un85_clk_100khz_cry_3_c_inv, POWERLED.un85_clk_100khz_cry_3_c }
ble_pack POWERLED.un85_clk_100khz_cry_4_c_inv_LC_4_9_4 { POWERLED.un85_clk_100khz_cry_4_c_inv, POWERLED.un85_clk_100khz_cry_4_c }
ble_pack POWERLED.un85_clk_100khz_cry_5_c_inv_LC_4_9_5 { POWERLED.un85_clk_100khz_cry_5_c_inv, POWERLED.un85_clk_100khz_cry_5_c }
ble_pack POWERLED.un85_clk_100khz_cry_6_c_inv_LC_4_9_6 { POWERLED.un85_clk_100khz_cry_6_c_inv, POWERLED.un85_clk_100khz_cry_6_c }
ble_pack POWERLED.un85_clk_100khz_cry_7_c_inv_LC_4_9_7 { POWERLED.un85_clk_100khz_cry_7_c_inv, POWERLED.un85_clk_100khz_cry_7_c }
clb_pack LT_4_9 { POWERLED.un85_clk_100khz_cry_0_c_inv_LC_4_9_0, POWERLED.un85_clk_100khz_cry_1_c_inv_LC_4_9_1, POWERLED.un85_clk_100khz_cry_2_c_inv_LC_4_9_2, POWERLED.un85_clk_100khz_cry_3_c_inv_LC_4_9_3, POWERLED.un85_clk_100khz_cry_4_c_inv_LC_4_9_4, POWERLED.un85_clk_100khz_cry_5_c_inv_LC_4_9_5, POWERLED.un85_clk_100khz_cry_6_c_inv_LC_4_9_6, POWERLED.un85_clk_100khz_cry_7_c_inv_LC_4_9_7 }
set_location LT_4_9 4 9
ble_pack POWERLED.un85_clk_100khz_cry_8_c_inv_LC_4_10_0 { POWERLED.un85_clk_100khz_cry_8_c_inv, POWERLED.un85_clk_100khz_cry_8_c }
ble_pack POWERLED.un85_clk_100khz_cry_9_c_inv_LC_4_10_1 { POWERLED.un85_clk_100khz_cry_9_c_inv, POWERLED.un85_clk_100khz_cry_9_c }
ble_pack POWERLED.un85_clk_100khz_cry_10_c_inv_LC_4_10_2 { POWERLED.un85_clk_100khz_cry_10_c_inv, POWERLED.un85_clk_100khz_cry_10_c }
ble_pack POWERLED.un85_clk_100khz_cry_11_c_inv_LC_4_10_3 { POWERLED.un85_clk_100khz_cry_11_c_inv, POWERLED.un85_clk_100khz_cry_11_c }
ble_pack POWERLED.un85_clk_100khz_cry_12_c_inv_LC_4_10_4 { POWERLED.un85_clk_100khz_cry_12_c_inv, POWERLED.un85_clk_100khz_cry_12_c }
ble_pack POWERLED.un85_clk_100khz_cry_13_c_inv_LC_4_10_5 { POWERLED.un85_clk_100khz_cry_13_c_inv, POWERLED.un85_clk_100khz_cry_13_c }
ble_pack POWERLED.un85_clk_100khz_cry_14_c_inv_LC_4_10_6 { POWERLED.un85_clk_100khz_cry_14_c_inv, POWERLED.un85_clk_100khz_cry_14_c }
ble_pack POWERLED.un85_clk_100khz_cry_15_c_inv_LC_4_10_7 { POWERLED.un85_clk_100khz_cry_15_c_inv, POWERLED.un85_clk_100khz_cry_15_c }
clb_pack LT_4_10 { POWERLED.un85_clk_100khz_cry_8_c_inv_LC_4_10_0, POWERLED.un85_clk_100khz_cry_9_c_inv_LC_4_10_1, POWERLED.un85_clk_100khz_cry_10_c_inv_LC_4_10_2, POWERLED.un85_clk_100khz_cry_11_c_inv_LC_4_10_3, POWERLED.un85_clk_100khz_cry_12_c_inv_LC_4_10_4, POWERLED.un85_clk_100khz_cry_13_c_inv_LC_4_10_5, POWERLED.un85_clk_100khz_cry_14_c_inv_LC_4_10_6, POWERLED.un85_clk_100khz_cry_15_c_inv_LC_4_10_7 }
set_location LT_4_10 4 10
ble_pack POWERLED.un85_clk_100khz_cry_15_cZ0_THRU_LUT4_0_LC_4_11_0 { POWERLED.un85_clk_100khz_cry_15_cZ0_THRU_LUT4_0 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_i_8_LC_4_11_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_i_8_LC_4_11_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_i_8_LC_4_11_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_i_8_LC_4_11_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_i_8_LC_4_11_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_i_LC_4_11_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_i }
clb_pack LT_4_11 { POWERLED.un85_clk_100khz_cry_15_cZ0_THRU_LUT4_0_LC_4_11_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_i_8_LC_4_11_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_i_8_LC_4_11_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_i_8_LC_4_11_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_i_8_LC_4_11_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_i_8_LC_4_11_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_i_LC_4_11_7 }
set_location LT_4_11 4 11
ble_pack POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE_LC_4_12_0 { POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE }
ble_pack POWERLED.curr_state_RNICO541_0_LC_4_12_1 { POWERLED.curr_state_RNICO541[0] }
ble_pack POWERLED.curr_state_0_LC_4_12_2 { POWERLED.curr_state_RNO[0], POWERLED.curr_state[0] }
ble_pack POWERLED.count_3_LC_4_12_3 { POWERLED.count_RNO[3], POWERLED.count[3] }
ble_pack POWERLED.count_RNIUHGN_3_LC_4_12_4 { POWERLED.count_RNIUHGN[3] }
clb_pack LT_4_12 { POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE_LC_4_12_0, POWERLED.curr_state_RNICO541_0_LC_4_12_1, POWERLED.curr_state_0_LC_4_12_2, POWERLED.count_3_LC_4_12_3, POWERLED.count_RNIUHGN_3_LC_4_12_4 }
set_location LT_4_12 4 12
ble_pack POWERLED.count_RNIAKSS_0_2_LC_4_13_0 { POWERLED.count_RNIAKSS_0[2] }
ble_pack POWERLED.count_RNIAKSS_2_LC_4_13_1 { POWERLED.count_RNIAKSS[2] }
ble_pack POWERLED.count_2_LC_4_13_2 { POWERLED.count_2_THRU_LUT4_0, POWERLED.count[2] }
ble_pack POWERLED.count_RNIAKSS_1_2_LC_4_13_3 { POWERLED.count_RNIAKSS_1[2] }
ble_pack POWERLED.count_RNIT2CB1_4_LC_4_13_4 { POWERLED.count_RNIT2CB1[4] }
ble_pack POWERLED.count_4_LC_4_13_5 { POWERLED.count_4_THRU_LUT4_0, POWERLED.count[4] }
ble_pack POWERLED.count_RNIJEFE_4_LC_4_13_6 { POWERLED.count_RNIJEFE[4] }
ble_pack POWERLED.count_RNIJEFE_0_4_LC_4_13_7 { POWERLED.count_RNIJEFE_0[4] }
clb_pack LT_4_13 { POWERLED.count_RNIAKSS_0_2_LC_4_13_0, POWERLED.count_RNIAKSS_2_LC_4_13_1, POWERLED.count_2_LC_4_13_2, POWERLED.count_RNIAKSS_1_2_LC_4_13_3, POWERLED.count_RNIT2CB1_4_LC_4_13_4, POWERLED.count_4_LC_4_13_5, POWERLED.count_RNIJEFE_4_LC_4_13_6, POWERLED.count_RNIJEFE_0_4_LC_4_13_7 }
set_location LT_4_13 4 13
ble_pack POWERLED.count_RNIUGSJ_0_1_LC_4_14_0 { POWERLED.count_RNIUGSJ_0[1] }
ble_pack POWERLED.count_RNIE5D5_5_LC_4_14_1 { POWERLED.count_RNIE5D5[5] }
ble_pack POWERLED.count_RNIE5D5_0_LC_4_14_2 { POWERLED.count_RNIE5D5[0] }
ble_pack POWERLED.count_RNITFSJ_0_LC_4_14_3 { POWERLED.count_RNITFSJ[0] }
ble_pack POWERLED.count_RNIE5D5_1_LC_4_14_4 { POWERLED.count_RNIE5D5[1] }
ble_pack POWERLED.count_RNIUGSJ_1_LC_4_14_5 { POWERLED.count_RNIUGSJ[1] }
ble_pack POWERLED.count_1_LC_4_14_6 { POWERLED.count_RNIE5D5_1_POWERLED.count_1_REP_LUT4_0, POWERLED.count[1] }
ble_pack POWERLED.count_0_LC_4_14_7 { POWERLED.count_RNIE5D5_0_POWERLED.count_0_REP_LUT4_0, POWERLED.count[0] }
clb_pack LT_4_14 { POWERLED.count_RNIUGSJ_0_1_LC_4_14_0, POWERLED.count_RNIE5D5_5_LC_4_14_1, POWERLED.count_RNIE5D5_0_LC_4_14_2, POWERLED.count_RNITFSJ_0_LC_4_14_3, POWERLED.count_RNIE5D5_1_LC_4_14_4, POWERLED.count_RNIUGSJ_1_LC_4_14_5, POWERLED.count_1_LC_4_14_6, POWERLED.count_0_LC_4_14_7 }
set_location LT_4_14 4 14
ble_pack POWERLED.count_14_LC_4_15_0 { POWERLED.count_14_THRU_LUT4_0, POWERLED.count[14] }
ble_pack POWERLED.count_RNIALHT_11_LC_4_15_1 { POWERLED.count_RNIALHT[11] }
ble_pack POWERLED.count_11_LC_4_15_2 { POWERLED.count_11_THRU_LUT4_0, POWERLED.count[11] }
ble_pack POWERLED.count_15_LC_4_15_4 { POWERLED.count_15_THRU_LUT4_0, POWERLED.count[15] }
ble_pack POWERLED.count_RNIGUKT_14_LC_4_15_5 { POWERLED.count_RNIGUKT[14] }
ble_pack POWERLED.count_RNI_10_LC_4_15_6 { POWERLED.count_RNI[10] }
ble_pack POWERLED.count_RNI1Q9V_10_LC_4_15_7 { POWERLED.count_RNI1Q9V[10] }
clb_pack LT_4_15 { POWERLED.count_14_LC_4_15_0, POWERLED.count_RNIALHT_11_LC_4_15_1, POWERLED.count_11_LC_4_15_2, POWERLED.count_15_LC_4_15_4, POWERLED.count_RNIGUKT_14_LC_4_15_5, POWERLED.count_RNI_10_LC_4_15_6, POWERLED.count_RNI1Q9V_10_LC_4_15_7 }
set_location LT_4_15 4 15
ble_pack POWERLED.un1_count_cry_10_c_RNIOF011_LC_4_16_3 { POWERLED.un1_count_cry_10_c_RNIOF011 }
ble_pack POWERLED.count_RNII1MT_15_LC_4_16_5 { POWERLED.count_RNII1MT[15] }
clb_pack LT_4_16 { POWERLED.un1_count_cry_10_c_RNIOF011_LC_4_16_3, POWERLED.count_RNII1MT_15_LC_4_16_5 }
set_location LT_4_16 4 16
ble_pack VPP_VDDQ.count_2_2_LC_5_1_0 { VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087_0_VPP_VDDQ.count_2_2_REP_LUT4_0, VPP_VDDQ.count_2[2] }
ble_pack VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087_0_LC_5_1_1 { VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087_0 }
ble_pack VPP_VDDQ.count_2_RNID4261_2_LC_5_1_2 { VPP_VDDQ.count_2_RNID4261[2] }
ble_pack VPP_VDDQ.count_2_RNI_2_LC_5_1_3 { VPP_VDDQ.count_2_RNI[2] }
ble_pack VPP_VDDQ.count_2_15_LC_5_1_4 { VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD_0_VPP_VDDQ.count_2_15_REP_LUT4_0, VPP_VDDQ.count_2[15] }
ble_pack VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD_0_LC_5_1_5 { VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD_0 }
ble_pack VPP_VDDQ.count_2_RNIL79C1_15_LC_5_1_6 { VPP_VDDQ.count_2_RNIL79C1[15] }
ble_pack VPP_VDDQ.count_2_3_LC_5_1_7 { VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297_0_VPP_VDDQ.count_2_3_REP_LUT4_0, VPP_VDDQ.count_2[3] }
clb_pack LT_5_1 { VPP_VDDQ.count_2_2_LC_5_1_0, VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087_0_LC_5_1_1, VPP_VDDQ.count_2_RNID4261_2_LC_5_1_2, VPP_VDDQ.count_2_RNI_2_LC_5_1_3, VPP_VDDQ.count_2_15_LC_5_1_4, VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD_0_LC_5_1_5, VPP_VDDQ.count_2_RNIL79C1_15_LC_5_1_6, VPP_VDDQ.count_2_3_LC_5_1_7 }
set_location LT_5_1 5 1
ble_pack VPP_VDDQ.un1_count_2_1_cry_1_c_LC_5_2_0 { VPP_VDDQ.un1_count_2_1_cry_1_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087_LC_5_2_1 { VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087, VPP_VDDQ.un1_count_2_1_cry_2_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297_LC_5_2_2 { VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297, VPP_VDDQ.un1_count_2_1_cry_3_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_3_c_RNIG4A7_LC_5_2_3 { VPP_VDDQ.un1_count_2_1_cry_3_c_RNIG4A7, VPP_VDDQ.un1_count_2_1_cry_4_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7_LC_5_2_4 { VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7, VPP_VDDQ.un1_count_2_1_cry_5_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_5_c_RNILG661_LC_5_2_5 { VPP_VDDQ.un1_count_2_1_cry_5_c_RNILG661, VPP_VDDQ.un1_count_2_1_cry_6_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJAD7_LC_5_2_6 { VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJAD7, VPP_VDDQ.un1_count_2_1_cry_7_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7_LC_5_2_7 { VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7, VPP_VDDQ.un1_count_2_1_cry_8_c }
clb_pack LT_5_2 { VPP_VDDQ.un1_count_2_1_cry_1_c_LC_5_2_0, VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087_LC_5_2_1, VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297_LC_5_2_2, VPP_VDDQ.un1_count_2_1_cry_3_c_RNIG4A7_LC_5_2_3, VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7_LC_5_2_4, VPP_VDDQ.un1_count_2_1_cry_5_c_RNILG661_LC_5_2_5, VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJAD7_LC_5_2_6, VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7_LC_5_2_7 }
set_location LT_5_2 5 2
ble_pack VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_LC_5_3_0 { VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7, VPP_VDDQ.un1_count_2_1_cry_9_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7_LC_5_3_1 { VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7, VPP_VDDQ.un1_count_2_1_cry_10_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_LC_5_3_2 { VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD, VPP_VDDQ.un1_count_2_1_cry_11_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND_LC_5_3_3 { VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND, VPP_VDDQ.un1_count_2_1_cry_12_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_LC_5_3_4 { VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD, VPP_VDDQ.un1_count_2_1_cry_13_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD_LC_5_3_5 { VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD, VPP_VDDQ.un1_count_2_1_cry_14_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD_LC_5_3_6 { VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD }
ble_pack VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_0_LC_5_3_7 { VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_0 }
clb_pack LT_5_3 { VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_LC_5_3_0, VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7_LC_5_3_1, VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_LC_5_3_2, VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND_LC_5_3_3, VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_LC_5_3_4, VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD_LC_5_3_5, VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD_LC_5_3_6, VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_0_LC_5_3_7 }
set_location LT_5_3 5 3
ble_pack VPP_VDDQ.count_2_RNINJ761_1_7_LC_5_4_0 { VPP_VDDQ.count_2_RNINJ761_1[7] }
ble_pack VPP_VDDQ.count_2_RNINJ761_0_7_LC_5_4_1 { VPP_VDDQ.count_2_RNINJ761_0[7] }
ble_pack VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJAD7_0_LC_5_4_2 { VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJAD7_0 }
ble_pack VPP_VDDQ.count_2_RNINJ761_7_LC_5_4_3 { VPP_VDDQ.count_2_RNINJ761[7] }
ble_pack VPP_VDDQ.count_2_7_LC_5_4_4 { VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJAD7_0_VPP_VDDQ.count_2_7_REP_LUT4_0, VPP_VDDQ.count_2[7] }
ble_pack VPP_VDDQ.count_2_RNI_0_LC_5_4_5 { VPP_VDDQ.count_2_RNI[0] }
ble_pack VPP_VDDQ.count_2_RNIT1QU_0_LC_5_4_6 { VPP_VDDQ.count_2_RNIT1QU[0] }
ble_pack VPP_VDDQ.count_2_0_LC_5_4_7 { VPP_VDDQ.count_2_RNI_0_VPP_VDDQ.count_2_0_REP_LUT4_0, VPP_VDDQ.count_2[0] }
clb_pack LT_5_4 { VPP_VDDQ.count_2_RNINJ761_1_7_LC_5_4_0, VPP_VDDQ.count_2_RNINJ761_0_7_LC_5_4_1, VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJAD7_0_LC_5_4_2, VPP_VDDQ.count_2_RNINJ761_7_LC_5_4_3, VPP_VDDQ.count_2_7_LC_5_4_4, VPP_VDDQ.count_2_RNI_0_LC_5_4_5, VPP_VDDQ.count_2_RNIT1QU_0_LC_5_4_6, VPP_VDDQ.count_2_0_LC_5_4_7 }
set_location LT_5_4 5 4
ble_pack COUNTER.un4_counter_0_c_RNO_LC_5_5_0 { COUNTER.un4_counter_0_c_RNO }
ble_pack COUNTER.counter_3_LC_5_5_1 { COUNTER.counter_RNO[3], COUNTER.counter[3] }
ble_pack COUNTER.counter_5_LC_5_5_2 { COUNTER.counter_RNO[5], COUNTER.counter[5] }
ble_pack COUNTER.counter_1_LC_5_5_3 { COUNTER.counter_RNO[1], COUNTER.counter[1] }
ble_pack COUNTER.counter_2_LC_5_5_4 { COUNTER.counter_RNO[2], COUNTER.counter[2] }
ble_pack COUNTER.counter_4_LC_5_5_5 { COUNTER.counter_RNO[4], COUNTER.counter[4] }
ble_pack COUNTER.un4_counter_1_c_RNO_LC_5_5_6 { COUNTER.un4_counter_1_c_RNO }
ble_pack COUNTER.counter_6_LC_5_5_7 { COUNTER.counter_RNO[6], COUNTER.counter[6] }
clb_pack LT_5_5 { COUNTER.un4_counter_0_c_RNO_LC_5_5_0, COUNTER.counter_3_LC_5_5_1, COUNTER.counter_5_LC_5_5_2, COUNTER.counter_1_LC_5_5_3, COUNTER.counter_2_LC_5_5_4, COUNTER.counter_4_LC_5_5_5, COUNTER.un4_counter_1_c_RNO_LC_5_5_6, COUNTER.counter_6_LC_5_5_7 }
set_location LT_5_5 5 5
ble_pack COUNTER.un4_counter_2_c_RNO_LC_5_6_0 { COUNTER.un4_counter_2_c_RNO }
ble_pack COUNTER.un4_counter_3_c_RNO_LC_5_6_1 { COUNTER.un4_counter_3_c_RNO }
ble_pack CONSTANT_ONE_LUT4_LC_5_6_4 { CONSTANT_ONE_LUT4 }
ble_pack COUNTER.un4_counter_4_c_RNO_LC_5_6_5 { COUNTER.un4_counter_4_c_RNO }
ble_pack COUNTER.counter_0_LC_5_6_7 { COUNTER.counter_RNO[0], COUNTER.counter[0] }
clb_pack LT_5_6 { COUNTER.un4_counter_2_c_RNO_LC_5_6_0, COUNTER.un4_counter_3_c_RNO_LC_5_6_1, CONSTANT_ONE_LUT4_LC_5_6_4, COUNTER.un4_counter_4_c_RNO_LC_5_6_5, COUNTER.counter_0_LC_5_6_7 }
set_location LT_5_6 5 6
ble_pack PCH_PWRGD.curr_state_RNII6BQ1_0_LC_5_7_2 { PCH_PWRGD.curr_state_RNII6BQ1[0] }
ble_pack COUNTER.un4_counter_6_c_RNO_LC_5_7_3 { COUNTER.un4_counter_6_c_RNO }
ble_pack COUNTER.un4_counter_5_c_RNO_LC_5_7_7 { COUNTER.un4_counter_5_c_RNO }
clb_pack LT_5_7 { PCH_PWRGD.curr_state_RNII6BQ1_0_LC_5_7_2, COUNTER.un4_counter_6_c_RNO_LC_5_7_3, COUNTER.un4_counter_5_c_RNO_LC_5_7_7 }
set_location LT_5_7 5 7
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_2_c_LC_5_8_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_3_s_LC_5_8_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_4_s_LC_5_8_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_5_s_LC_5_8_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_6_s_LC_5_8_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_axb_8_LC_5_8_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_s_8_LC_5_8_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_sbtinv_8_LC_5_8_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_sbtinv[8] }
clb_pack LT_5_8 { POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_2_c_LC_5_8_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_3_s_LC_5_8_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_4_s_LC_5_8_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_5_s_LC_5_8_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_6_s_LC_5_8_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_axb_8_LC_5_8_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_s_8_LC_5_8_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_sbtinv_8_LC_5_8_7 }
set_location LT_5_8 5 8
ble_pack PCH_PWRGD.VCCST_EN_i_1_i_LC_5_9_0 { PCH_PWRGD.VCCST_EN_i_1_i }
ble_pack POWERLED.G_12_LC_5_9_1 { POWERLED.G_12 }
ble_pack COUNTER.tmp_0_LC_5_9_7 { COUNTER.tmp_0_RNO, COUNTER.tmp_0 }
clb_pack LT_5_9 { PCH_PWRGD.VCCST_EN_i_1_i_LC_5_9_0, POWERLED.G_12_LC_5_9_1, COUNTER.tmp_0_LC_5_9_7 }
set_location LT_5_9 5 9
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_i_8_LC_5_10_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_i_LC_5_10_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_i_8_LC_5_10_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_i_LC_5_10_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_i_LC_5_10_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_i_LC_5_10_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_i_8_LC_5_10_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_i[8] }
clb_pack LT_5_10 { POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_i_8_LC_5_10_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_i_LC_5_10_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_i_8_LC_5_10_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_i_LC_5_10_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_i_LC_5_10_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_i_LC_5_10_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_i_8_LC_5_10_6 }
set_location LT_5_10 5 10
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_2_c_LC_5_11_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_3_s_LC_5_11_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_4_s_LC_5_11_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_5_s_LC_5_11_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_6_s_LC_5_11_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_axb_8_LC_5_11_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_s_8_LC_5_11_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_sbtinv_8_LC_5_11_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_sbtinv[8] }
clb_pack LT_5_11 { POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_2_c_LC_5_11_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_3_s_LC_5_11_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_4_s_LC_5_11_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_5_s_LC_5_11_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_6_s_LC_5_11_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_axb_8_LC_5_11_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_s_8_LC_5_11_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_sbtinv_8_LC_5_11_7 }
set_location LT_5_11 5 11
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_2_c_LC_5_12_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_3_s_LC_5_12_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_4_s_LC_5_12_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_5_s_LC_5_12_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_6_s_LC_5_12_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_axb_8_LC_5_12_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_s_8_LC_5_12_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_sbtinv_8_LC_5_12_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_sbtinv[8] }
clb_pack LT_5_12 { POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_2_c_LC_5_12_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_3_s_LC_5_12_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_4_s_LC_5_12_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_5_s_LC_5_12_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_6_s_LC_5_12_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_axb_8_LC_5_12_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_s_8_LC_5_12_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_sbtinv_8_LC_5_12_7 }
set_location LT_5_12 5 12
ble_pack POWERLED.un1_count_cry_1_c_LC_5_13_0 { POWERLED.un1_count_cry_1_c }
ble_pack POWERLED.un1_count_cry_1_c_RNIP7DE_LC_5_13_1 { POWERLED.un1_count_cry_1_c_RNIP7DE, POWERLED.un1_count_cry_2_c }
ble_pack POWERLED.un1_count_cry_2_c_RNIC419_LC_5_13_2 { POWERLED.un1_count_cry_2_c_RNIC419, POWERLED.un1_count_cry_3_c }
ble_pack POWERLED.un1_count_cry_3_c_RNIEQUS_LC_5_13_3 { POWERLED.un1_count_cry_3_c_RNIEQUS, POWERLED.un1_count_cry_4_c }
ble_pack POWERLED.un1_count_cry_4_c_RNIE839_LC_5_13_4 { POWERLED.un1_count_cry_4_c_RNIE839, POWERLED.un1_count_cry_5_c }
ble_pack POWERLED.un1_count_cry_5_c_RNITFHE_LC_5_13_5 { POWERLED.un1_count_cry_5_c_RNITFHE, POWERLED.un1_count_cry_6_c }
ble_pack POWERLED.un1_count_cry_6_c_RNIUHIE_LC_5_13_6 { POWERLED.un1_count_cry_6_c_RNIUHIE, POWERLED.un1_count_cry_7_c }
ble_pack POWERLED.un1_count_cry_7_c_RNIVJJE_LC_5_13_7 { POWERLED.un1_count_cry_7_c_RNIVJJE, POWERLED.un1_count_cry_8_c }
clb_pack LT_5_13 { POWERLED.un1_count_cry_1_c_LC_5_13_0, POWERLED.un1_count_cry_1_c_RNIP7DE_LC_5_13_1, POWERLED.un1_count_cry_2_c_RNIC419_LC_5_13_2, POWERLED.un1_count_cry_3_c_RNIEQUS_LC_5_13_3, POWERLED.un1_count_cry_4_c_RNIE839_LC_5_13_4, POWERLED.un1_count_cry_5_c_RNITFHE_LC_5_13_5, POWERLED.un1_count_cry_6_c_RNIUHIE_LC_5_13_6, POWERLED.un1_count_cry_7_c_RNIVJJE_LC_5_13_7 }
set_location LT_5_13 5 13
ble_pack POWERLED.un1_count_cry_8_c_RNI0MKE_LC_5_14_0 { POWERLED.un1_count_cry_8_c_RNI0MKE, POWERLED.un1_count_cry_9_c }
ble_pack POWERLED.un1_count_cry_9_c_RNI1OLE_LC_5_14_1 { POWERLED.un1_count_cry_9_c_RNI1OLE, POWERLED.un1_count_cry_10_c }
ble_pack POWERLED.un1_count_cry_10_c_RNI9ITC_LC_5_14_2 { POWERLED.un1_count_cry_10_c_RNI9ITC, POWERLED.un1_count_cry_11_c }
ble_pack POWERLED.un1_count_cry_11_c_RNIAKUC_LC_5_14_3 { POWERLED.un1_count_cry_11_c_RNIAKUC, POWERLED.un1_count_cry_12_c }
ble_pack POWERLED.un1_count_cry_12_c_RNIBMVC_LC_5_14_4 { POWERLED.un1_count_cry_12_c_RNIBMVC, POWERLED.un1_count_cry_13_c }
ble_pack POWERLED.un1_count_cry_13_c_RNICO0D_LC_5_14_5 { POWERLED.un1_count_cry_13_c_RNICO0D, POWERLED.un1_count_cry_14_c }
ble_pack POWERLED.un1_count_cry_14_c_RNIDQ1D_LC_5_14_6 { POWERLED.un1_count_cry_14_c_RNIDQ1D }
ble_pack POWERLED.count_RNICOIT_12_LC_5_14_7 { POWERLED.count_RNICOIT[12] }
clb_pack LT_5_14 { POWERLED.un1_count_cry_8_c_RNI0MKE_LC_5_14_0, POWERLED.un1_count_cry_9_c_RNI1OLE_LC_5_14_1, POWERLED.un1_count_cry_10_c_RNI9ITC_LC_5_14_2, POWERLED.un1_count_cry_11_c_RNIAKUC_LC_5_14_3, POWERLED.un1_count_cry_12_c_RNIBMVC_LC_5_14_4, POWERLED.un1_count_cry_13_c_RNICO0D_LC_5_14_5, POWERLED.un1_count_cry_14_c_RNIDQ1D_LC_5_14_6, POWERLED.count_RNICOIT_12_LC_5_14_7 }
set_location LT_5_14 5 14
ble_pack POWERLED.count_RNIO94T_9_LC_5_15_1 { POWERLED.count_RNIO94T[9] }
ble_pack POWERLED.count_9_LC_5_15_2 { POWERLED.count_9_THRU_LUT4_0, POWERLED.count[9] }
ble_pack POWERLED.count_10_LC_5_15_3 { POWERLED.count_10_THRU_LUT4_0, POWERLED.count[10] }
ble_pack POWERLED.count_RNII01T_6_LC_5_15_4 { POWERLED.count_RNII01T[6] }
ble_pack POWERLED.count_6_LC_5_15_5 { POWERLED.count_6_THRU_LUT4_0, POWERLED.count[6] }
ble_pack POWERLED.count_RNIM63T_8_LC_5_15_7 { POWERLED.count_RNIM63T[8] }
clb_pack LT_5_15 { POWERLED.count_RNIO94T_9_LC_5_15_1, POWERLED.count_9_LC_5_15_2, POWERLED.count_10_LC_5_15_3, POWERLED.count_RNII01T_6_LC_5_15_4, POWERLED.count_6_LC_5_15_5, POWERLED.count_RNIM63T_8_LC_5_15_7 }
set_location LT_5_15 5 15
ble_pack POWERLED.count_8_LC_5_16_0 { POWERLED.count_8_THRU_LUT4_0, POWERLED.count[8] }
clb_pack LT_5_16 { POWERLED.count_8_LC_5_16_0 }
set_location LT_5_16 5 16
ble_pack VPP_VDDQ.curr_state_2_RNI9DQT_0_LC_6_1_0 { VPP_VDDQ.curr_state_2_RNI9DQT[0] }
ble_pack VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297_0_LC_6_1_2 { VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297_0 }
ble_pack VPP_VDDQ.count_2_RNIF7361_3_LC_6_1_3 { VPP_VDDQ.count_2_RNIF7361[3] }
ble_pack VPP_VDDQ.delayed_vddq_ok_LC_6_1_5 { VPP_VDDQ.delayed_vddq_ok_RNI6JOT1_VPP_VDDQ.delayed_vddq_ok_REP_LUT4_0, VPP_VDDQ.delayed_vddq_ok }
ble_pack VPP_VDDQ.delayed_vddq_ok_RNI6JOT1_LC_6_1_6 { VPP_VDDQ.delayed_vddq_ok_RNI6JOT1 }
ble_pack POWERLED.VCCST_PWRGD_LC_6_1_7 { POWERLED.VCCST_PWRGD }
clb_pack LT_6_1 { VPP_VDDQ.curr_state_2_RNI9DQT_0_LC_6_1_0, VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297_0_LC_6_1_2, VPP_VDDQ.count_2_RNIF7361_3_LC_6_1_3, VPP_VDDQ.delayed_vddq_ok_LC_6_1_5, VPP_VDDQ.delayed_vddq_ok_RNI6JOT1_LC_6_1_6, POWERLED.VCCST_PWRGD_LC_6_1_7 }
set_location LT_6_1 6 1
ble_pack VPP_VDDQ.count_2_6_LC_6_2_1 { VPP_VDDQ.un1_count_2_1_cry_5_c_RNILG661_0_VPP_VDDQ.count_2_6_REP_LUT4_0, VPP_VDDQ.count_2[6] }
ble_pack VPP_VDDQ.count_2_RNI38QU_0_6_LC_6_2_2 { VPP_VDDQ.count_2_RNI38QU_0[6] }
ble_pack VPP_VDDQ.count_2_RNIOUR33_1_LC_6_2_3 { VPP_VDDQ.count_2_RNIOUR33[1] }
ble_pack VPP_VDDQ.un1_count_2_1_cry_5_c_RNILG661_0_LC_6_2_4 { VPP_VDDQ.un1_count_2_1_cry_5_c_RNILG661_0 }
ble_pack VPP_VDDQ.count_2_RNI38QU_6_LC_6_2_5 { VPP_VDDQ.count_2_RNI38QU[6] }
ble_pack RSMRST_PWRGD.un6_rsmrst_pwrgd_LC_6_2_6 { RSMRST_PWRGD.un6_rsmrst_pwrgd }
ble_pack SLP_SUSn_RNIN4K9_LC_6_2_7 { SLP_SUSn_RNIN4K9 }
clb_pack LT_6_2 { VPP_VDDQ.count_2_6_LC_6_2_1, VPP_VDDQ.count_2_RNI38QU_0_6_LC_6_2_2, VPP_VDDQ.count_2_RNIOUR33_1_LC_6_2_3, VPP_VDDQ.un1_count_2_1_cry_5_c_RNILG661_0_LC_6_2_4, VPP_VDDQ.count_2_RNI38QU_6_LC_6_2_5, RSMRST_PWRGD.un6_rsmrst_pwrgd_LC_6_2_6, SLP_SUSn_RNIN4K9_LC_6_2_7 }
set_location LT_6_2 6 2
ble_pack VPP_VDDQ.count_2_RNI_1_LC_6_3_0 { VPP_VDDQ.count_2_RNI[1] }
ble_pack VPP_VDDQ.curr_state_2_RNI_0_1_LC_6_3_1 { VPP_VDDQ.curr_state_2_RNI_0[1] }
ble_pack VPP_VDDQ.count_2_RNIU2QU_1_LC_6_3_2 { VPP_VDDQ.count_2_RNIU2QU[1] }
ble_pack VPP_VDDQ.count_2_RNIU2QU_0_1_LC_6_3_3 { VPP_VDDQ.count_2_RNIU2QU_0[1] }
ble_pack VPP_VDDQ.count_2_1_LC_6_3_4 { VPP_VDDQ.curr_state_2_RNI_0_1_VPP_VDDQ.count_2_1_REP_LUT4_0, VPP_VDDQ.count_2[1] }
ble_pack VPP_VDDQ.count_2_11_LC_6_3_5 { VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_0_VPP_VDDQ.count_2_11_REP_LUT4_0, VPP_VDDQ.count_2[11] }
ble_pack VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_0_LC_6_3_6 { VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_0 }
ble_pack VPP_VDDQ.count_2_RNIDR4C1_11_LC_6_3_7 { VPP_VDDQ.count_2_RNIDR4C1[11] }
clb_pack LT_6_3 { VPP_VDDQ.count_2_RNI_1_LC_6_3_0, VPP_VDDQ.curr_state_2_RNI_0_1_LC_6_3_1, VPP_VDDQ.count_2_RNIU2QU_1_LC_6_3_2, VPP_VDDQ.count_2_RNIU2QU_0_1_LC_6_3_3, VPP_VDDQ.count_2_1_LC_6_3_4, VPP_VDDQ.count_2_11_LC_6_3_5, VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_0_LC_6_3_6, VPP_VDDQ.count_2_RNIDR4C1_11_LC_6_3_7 }
set_location LT_6_3 6 3
ble_pack VPP_VDDQ.delayed_vddq_ok_RNO_LC_6_4_2 { VPP_VDDQ.delayed_vddq_ok_RNO }
ble_pack VPP_VDDQ.curr_state_2_RNI_1_LC_6_4_3 { VPP_VDDQ.curr_state_2_RNI[1] }
ble_pack VPP_VDDQ.curr_state_2_RNIMUSC_0_LC_6_4_4 { VPP_VDDQ.curr_state_2_RNIMUSC[0] }
ble_pack VPP_VDDQ.curr_state_2_RNINI731_0_LC_6_4_5 { VPP_VDDQ.curr_state_2_RNINI731[0] }
clb_pack LT_6_4 { VPP_VDDQ.delayed_vddq_ok_RNO_LC_6_4_2, VPP_VDDQ.curr_state_2_RNI_1_LC_6_4_3, VPP_VDDQ.curr_state_2_RNIMUSC_0_LC_6_4_4, VPP_VDDQ.curr_state_2_RNINI731_0_LC_6_4_5 }
set_location LT_6_4 6 4
ble_pack COUNTER.un4_counter_0_c_LC_6_5_0 { COUNTER.un4_counter_0_c }
ble_pack COUNTER.un4_counter_1_c_LC_6_5_1 { COUNTER.un4_counter_1_c }
ble_pack COUNTER.un4_counter_2_c_LC_6_5_2 { COUNTER.un4_counter_2_c }
ble_pack COUNTER.un4_counter_3_c_LC_6_5_3 { COUNTER.un4_counter_3_c }
ble_pack COUNTER.un4_counter_4_c_LC_6_5_4 { COUNTER.un4_counter_4_c }
ble_pack COUNTER.un4_counter_5_c_LC_6_5_5 { COUNTER.un4_counter_5_c }
ble_pack COUNTER.un4_counter_6_c_LC_6_5_6 { COUNTER.un4_counter_6_c }
ble_pack COUNTER.un4_counter_7_c_LC_6_5_7 { COUNTER.un4_counter_7_c }
clb_pack LT_6_5 { COUNTER.un4_counter_0_c_LC_6_5_0, COUNTER.un4_counter_1_c_LC_6_5_1, COUNTER.un4_counter_2_c_LC_6_5_2, COUNTER.un4_counter_3_c_LC_6_5_3, COUNTER.un4_counter_4_c_LC_6_5_4, COUNTER.un4_counter_5_c_LC_6_5_5, COUNTER.un4_counter_6_c_LC_6_5_6, COUNTER.un4_counter_7_c_LC_6_5_7 }
set_location LT_6_5 6 5
ble_pack COUNTER_un4_counter_7_THRU_LUT4_0_LC_6_6_0 { COUNTER_un4_counter_7_THRU_LUT4_0 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_i_LC_6_6_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_i }
clb_pack LT_6_6 { COUNTER_un4_counter_7_THRU_LUT4_0_LC_6_6_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_i_LC_6_6_2 }
set_location LT_6_6 6 6
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_0_c_LC_6_7_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_cry_0_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_1_c_inv_LC_6_7_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_cry_1_c_inv, POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_cry_1_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_2_c_LC_6_7_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_3_c_LC_6_7_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_4_c_LC_6_7_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_5_c_LC_6_7_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_i_8_LC_6_7_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_sbtinv_8_LC_6_7_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_sbtinv[8] }
clb_pack LT_6_7 { POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_0_c_LC_6_7_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_1_c_inv_LC_6_7_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_2_c_LC_6_7_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_3_c_LC_6_7_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_4_c_LC_6_7_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_5_c_LC_6_7_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_i_8_LC_6_7_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_sbtinv_8_LC_6_7_7 }
set_location LT_6_7 6 7
ble_pack POWERLED.count_clk_6_LC_6_8_1 { POWERLED.count_clk_6_THRU_LUT4_0, POWERLED.count_clk[6] }
clb_pack LT_6_8 { POWERLED.count_clk_6_LC_6_8_1 }
set_location LT_6_8 6 8
ble_pack POWERLED.un1_clk_100khz_52_and_i_o3_0_a2_0_LC_6_9_0 { POWERLED.un1_clk_100khz_52_and_i_o3_0_a2_0 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_i_8_LC_6_9_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_i[8] }
ble_pack POWERLED.func_state_RNI5QAN_0_LC_6_9_2 { POWERLED.func_state_RNI5QAN[0] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_i_LC_6_9_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_i_LC_6_9_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_sbtinv_8_LC_6_9_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_sbtinv[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_i_LC_6_9_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_i }
clb_pack LT_6_9 { POWERLED.un1_clk_100khz_52_and_i_o3_0_a2_0_LC_6_9_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_i_8_LC_6_9_1, POWERLED.func_state_RNI5QAN_0_LC_6_9_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_i_LC_6_9_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_i_LC_6_9_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_sbtinv_8_LC_6_9_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_i_LC_6_9_7 }
set_location LT_6_9 6 9
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_2_c_LC_6_10_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_3_s_LC_6_10_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_4_s_LC_6_10_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_5_s_LC_6_10_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_6_s_LC_6_10_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_axb_8_LC_6_10_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_s_8_LC_6_10_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_i_8_LC_6_10_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_i[8] }
clb_pack LT_6_10 { POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_2_c_LC_6_10_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_3_s_LC_6_10_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_4_s_LC_6_10_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_5_s_LC_6_10_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_6_s_LC_6_10_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_axb_8_LC_6_10_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_s_8_LC_6_10_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_i_8_LC_6_10_7 }
set_location LT_6_10 6 10
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_2_c_LC_6_11_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_3_s_LC_6_11_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_4_s_LC_6_11_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_5_s_LC_6_11_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_6_s_LC_6_11_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_axb_8_LC_6_11_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_s_8_LC_6_11_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_i_LC_6_11_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_i }
clb_pack LT_6_11 { POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_2_c_LC_6_11_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_3_s_LC_6_11_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_4_s_LC_6_11_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_5_s_LC_6_11_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_6_s_LC_6_11_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_axb_8_LC_6_11_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_s_8_LC_6_11_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_i_LC_6_11_7 }
set_location LT_6_11 6 11
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_2_c_LC_6_12_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_3_s_LC_6_12_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_4_s_LC_6_12_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_5_s_LC_6_12_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_6_s_LC_6_12_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_axb_8_LC_6_12_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_s_8_LC_6_12_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_sbtinv_8_LC_6_12_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_sbtinv[8] }
clb_pack LT_6_12 { POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_2_c_LC_6_12_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_3_s_LC_6_12_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_4_s_LC_6_12_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_5_s_LC_6_12_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_6_s_LC_6_12_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_axb_8_LC_6_12_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_s_8_LC_6_12_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_sbtinv_8_LC_6_12_7 }
set_location LT_6_12 6 12
ble_pack POWERLED.count_RNICOIT_0_12_LC_6_13_0 { POWERLED.count_RNICOIT_0[12] }
ble_pack POWERLED.count_12_LC_6_13_2 { POWERLED.count_12_THRU_LUT4_0, POWERLED.count[12] }
ble_pack POWERLED.count_13_LC_6_13_3 { POWERLED.count_13_THRU_LUT4_0, POWERLED.count[13] }
ble_pack POWERLED.count_RNIERJT_13_LC_6_13_4 { POWERLED.count_RNIERJT[13] }
ble_pack POWERLED.count_RNICOIT_1_12_LC_6_13_5 { POWERLED.count_RNICOIT_1[12] }
ble_pack POWERLED.count_RNICOIT_5_12_LC_6_13_6 { POWERLED.count_RNICOIT_5[12] }
ble_pack POWERLED.count_RNICOIT_4_12_LC_6_13_7 { POWERLED.count_RNICOIT_4[12] }
clb_pack LT_6_13 { POWERLED.count_RNICOIT_0_12_LC_6_13_0, POWERLED.count_12_LC_6_13_2, POWERLED.count_13_LC_6_13_3, POWERLED.count_RNIERJT_13_LC_6_13_4, POWERLED.count_RNICOIT_1_12_LC_6_13_5, POWERLED.count_RNICOIT_5_12_LC_6_13_6, POWERLED.count_RNICOIT_4_12_LC_6_13_7 }
set_location LT_6_13 6 13
ble_pack POWERLED.count_RNIK32T_7_LC_6_14_0 { POWERLED.count_RNIK32T[7] }
ble_pack POWERLED.count_7_LC_6_14_1 { POWERLED.count_7_THRU_LUT4_0, POWERLED.count[7] }
ble_pack POWERLED.dutycycle_RNI12AS_8_LC_6_14_3 { POWERLED.dutycycle_RNI12AS[8] }
ble_pack POWERLED.func_state_RNI6SKJ1_0_LC_6_14_4 { POWERLED.func_state_RNI6SKJ1[0] }
ble_pack POWERLED.count_clk_RNI4MHI4_4_LC_6_14_5 { POWERLED.count_clk_RNI4MHI4[4] }
ble_pack POWERLED.count_clk_RNINE7B4_0_10_LC_6_14_6 { POWERLED.count_clk_RNINE7B4_0[10] }
ble_pack POWERLED.count_clk_RNI8SJI4_6_LC_6_14_7 { POWERLED.count_clk_RNI8SJI4[6] }
clb_pack LT_6_14 { POWERLED.count_RNIK32T_7_LC_6_14_0, POWERLED.count_7_LC_6_14_1, POWERLED.dutycycle_RNI12AS_8_LC_6_14_3, POWERLED.func_state_RNI6SKJ1_0_LC_6_14_4, POWERLED.count_clk_RNI4MHI4_4_LC_6_14_5, POWERLED.count_clk_RNINE7B4_0_10_LC_6_14_6, POWERLED.count_clk_RNI8SJI4_6_LC_6_14_7 }
set_location LT_6_14 6 14
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_2_c_LC_6_15_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_3_s_LC_6_15_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_4_s_LC_6_15_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_5_s_LC_6_15_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_6_s_LC_6_15_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_axb_8_LC_6_15_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_7_c }
ble_pack POWERLED.mult1_un54_sum_cry_7_THRU_LUT4_0_LC_6_15_6 { POWERLED.mult1_un54_sum_cry_7_THRU_LUT4_0 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_l_fx_6_LC_6_15_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_l_fx[6] }
clb_pack LT_6_15 { POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_2_c_LC_6_15_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_3_s_LC_6_15_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_4_s_LC_6_15_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_5_s_LC_6_15_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_6_s_LC_6_15_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_axb_8_LC_6_15_5, POWERLED.mult1_un54_sum_cry_7_THRU_LUT4_0_LC_6_15_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_l_fx_6_LC_6_15_7 }
set_location LT_6_15 6 15
ble_pack VPP_VDDQ.curr_state_2_4_1_0__m6_i_0_LC_7_1_0 { VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0 }
ble_pack VPP_VDDQ.curr_state_2_RNIUIRH_1_LC_7_1_1 { VPP_VDDQ.curr_state_2_RNIUIRH[1] }
ble_pack VPP_VDDQ.curr_state_2_4_1_0__m4_0_0_a2_1_LC_7_1_2 { VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_1 }
ble_pack VPP_VDDQ.curr_state_2_4_1_0__m4_0_0_LC_7_1_3 { VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0 }
ble_pack VPP_VDDQ.curr_state_2_RNITHRH_0_LC_7_1_4 { VPP_VDDQ.curr_state_2_RNITHRH[0] }
ble_pack VPP_VDDQ.curr_state_2_0_LC_7_1_5 { VPP_VDDQ.curr_state_2_4_1_0__m4_0_0_VPP_VDDQ.curr_state_2_0_REP_LUT4_0, VPP_VDDQ.curr_state_2[0] }
ble_pack VPP_VDDQ.curr_state_2_1_LC_7_1_6 { VPP_VDDQ.curr_state_2_4_1_0_.N_53_i, VPP_VDDQ.curr_state_2[1] }
clb_pack LT_7_1 { VPP_VDDQ.curr_state_2_4_1_0__m6_i_0_LC_7_1_0, VPP_VDDQ.curr_state_2_RNIUIRH_1_LC_7_1_1, VPP_VDDQ.curr_state_2_4_1_0__m4_0_0_a2_1_LC_7_1_2, VPP_VDDQ.curr_state_2_4_1_0__m4_0_0_LC_7_1_3, VPP_VDDQ.curr_state_2_RNITHRH_0_LC_7_1_4, VPP_VDDQ.curr_state_2_0_LC_7_1_5, VPP_VDDQ.curr_state_2_1_LC_7_1_6 }
set_location LT_7_1 7 1
ble_pack POWERLED.func_state_1_m0_0_0_a2_2_0_LC_7_2_0 { POWERLED.func_state_1_m0_0_0_a2_2[0] }
ble_pack RSMRST_PWRGD.count_RNI4MLK1_1_LC_7_2_2 { RSMRST_PWRGD.count_RNI4MLK1[1] }
ble_pack RSMRST_PWRGD.count_RNIVSS4_11_LC_7_2_3 { RSMRST_PWRGD.count_RNIVSS4[11] }
ble_pack RSMRST_PWRGD.count_RNI5BM11_10_LC_7_2_4 { RSMRST_PWRGD.count_RNI5BM11[10] }
ble_pack RSMRST_PWRGD.count_RNIST215_10_LC_7_2_5 { RSMRST_PWRGD.count_RNIST215[10] }
ble_pack RSMRST_PWRGD.count_esr_RNISRRR_15_LC_7_2_7 { RSMRST_PWRGD.count_esr_RNISRRR[15] }
clb_pack LT_7_2 { POWERLED.func_state_1_m0_0_0_a2_2_0_LC_7_2_0, RSMRST_PWRGD.count_RNI4MLK1_1_LC_7_2_2, RSMRST_PWRGD.count_RNIVSS4_11_LC_7_2_3, RSMRST_PWRGD.count_RNI5BM11_10_LC_7_2_4, RSMRST_PWRGD.count_RNIST215_10_LC_7_2_5, RSMRST_PWRGD.count_esr_RNISRRR_15_LC_7_2_7 }
set_location LT_7_2 7 2
ble_pack POWERLED.dutycycle_RNI_0_2_LC_7_3_0 { POWERLED.dutycycle_RNI_0[2], POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_3_s_LC_7_3_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_4_s_LC_7_3_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_5_s_LC_7_3_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_6_s_LC_7_3_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_axb_7_LC_7_3_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_axb_7, POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_s_8_LC_7_3_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_sbtinv_8_LC_7_3_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_sbtinv[8] }
clb_pack LT_7_3 { POWERLED.dutycycle_RNI_0_2_LC_7_3_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_3_s_LC_7_3_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_4_s_LC_7_3_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_5_s_LC_7_3_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_6_s_LC_7_3_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_axb_7_LC_7_3_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_s_8_LC_7_3_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_sbtinv_8_LC_7_3_7 }
set_location LT_7_3 7 3
ble_pack POWERLED.dutycycle_2_LC_7_4_0 { POWERLED.dutycycle_RNIA8C49_2_POWERLED.dutycycle_2_REP_LUT4_0, POWERLED.dutycycle[2] }
ble_pack POWERLED.dutycycle_RNIA8C49_2_LC_7_4_1 { POWERLED.dutycycle_RNIA8C49[2] }
ble_pack POWERLED.dutycycle_RNI_1_2_LC_7_4_2 { POWERLED.dutycycle_RNI_1[2] }
ble_pack POWERLED.dutycycle_RNI_1_LC_7_4_3 { POWERLED.dutycycle_RNI[1] }
ble_pack POWERLED.dutycycle_RNI_2_2_LC_7_4_4 { POWERLED.dutycycle_RNI_2[2] }
ble_pack POWERLED.dutycycle_RNI_2_LC_7_4_5 { POWERLED.dutycycle_RNI[2] }
ble_pack POWERLED.dutycycle_RNI_2_1_LC_7_4_6 { POWERLED.dutycycle_RNI_2[1] }
clb_pack LT_7_4 { POWERLED.dutycycle_2_LC_7_4_0, POWERLED.dutycycle_RNIA8C49_2_LC_7_4_1, POWERLED.dutycycle_RNI_1_2_LC_7_4_2, POWERLED.dutycycle_RNI_1_LC_7_4_3, POWERLED.dutycycle_RNI_2_2_LC_7_4_4, POWERLED.dutycycle_RNI_2_LC_7_4_5, POWERLED.dutycycle_RNI_2_1_LC_7_4_6 }
set_location LT_7_4 7 4
ble_pack POWERLED.dutycycle_RNIER938_0_LC_7_5_0 { POWERLED.dutycycle_RNIER938[0] }
ble_pack POWERLED.dutycycle_RNI2O4A1_0_LC_7_5_1 { POWERLED.dutycycle_RNI2O4A1[0] }
ble_pack POWERLED.dutycycle_0_LC_7_5_2 { POWERLED.dutycycle_RNIER938_0_POWERLED.dutycycle_0_REP_LUT4_0, POWERLED.dutycycle[0] }
ble_pack POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1_LC_7_5_3 { POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1 }
ble_pack POWERLED.dutycycle_RNII6848_1_LC_7_5_4 { POWERLED.dutycycle_RNII6848[1] }
ble_pack POWERLED.dutycycle_RNITL8S5_1_LC_7_5_5 { POWERLED.dutycycle_RNITL8S5[1] }
ble_pack POWERLED.dutycycle_1_LC_7_5_6 { POWERLED.dutycycle_RNII6848_1_POWERLED.dutycycle_1_REP_LUT4_0, POWERLED.dutycycle[1] }
clb_pack LT_7_5 { POWERLED.dutycycle_RNIER938_0_LC_7_5_0, POWERLED.dutycycle_RNI2O4A1_0_LC_7_5_1, POWERLED.dutycycle_0_LC_7_5_2, POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1_LC_7_5_3, POWERLED.dutycycle_RNII6848_1_LC_7_5_4, POWERLED.dutycycle_RNITL8S5_1_LC_7_5_5, POWERLED.dutycycle_1_LC_7_5_6 }
set_location LT_7_5 7 5
ble_pack POWERLED.func_state_RNI4R67A_1_LC_7_6_0 { POWERLED.func_state_RNI4R67A[1] }
ble_pack POWERLED.dutycycle_RNI_4_2_LC_7_6_1 { POWERLED.dutycycle_RNI_4[2] }
ble_pack POWERLED.dutycycle_RNI2O4A1_2_LC_7_6_2 { POWERLED.dutycycle_RNI2O4A1[2] }
ble_pack POWERLED.dutycycle_RNI_8_0_LC_7_6_3 { POWERLED.dutycycle_RNI_8[0] }
ble_pack POWERLED.dutycycle_RNI_1_5_LC_7_6_4 { POWERLED.dutycycle_RNI_1[5] }
ble_pack POWERLED.dutycycle_RNI_3_1_LC_7_6_6 { POWERLED.dutycycle_RNI_3[1] }
ble_pack COUNTER.tmp_0_fast_RNINCRN3_LC_7_6_7 { COUNTER.tmp_0_fast_RNINCRN3 }
clb_pack LT_7_6 { POWERLED.func_state_RNI4R67A_1_LC_7_6_0, POWERLED.dutycycle_RNI_4_2_LC_7_6_1, POWERLED.dutycycle_RNI2O4A1_2_LC_7_6_2, POWERLED.dutycycle_RNI_8_0_LC_7_6_3, POWERLED.dutycycle_RNI_1_5_LC_7_6_4, POWERLED.dutycycle_RNI_3_1_LC_7_6_6, COUNTER.tmp_0_fast_RNINCRN3_LC_7_6_7 }
set_location LT_7_6 7 6
ble_pack POWERLED.dutycycle_RNI_0_1_LC_7_7_0 { POWERLED.dutycycle_RNI_0[1], POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_1_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_2_s_LC_7_7_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_2_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_3_s_LC_7_7_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_4_s_LC_7_7_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_5_s_LC_7_7_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_axb_6_LC_7_7_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_axb_6, POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_s_7_LC_7_7_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_s_7 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_i_LC_7_7_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_i }
clb_pack LT_7_7 { POWERLED.dutycycle_RNI_0_1_LC_7_7_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_2_s_LC_7_7_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_3_s_LC_7_7_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_4_s_LC_7_7_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_5_s_LC_7_7_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_axb_6_LC_7_7_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_s_7_LC_7_7_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_i_LC_7_7_7 }
set_location LT_7_7 7 7
ble_pack POWERLED.G_141_LC_7_8_1 { POWERLED.G_141 }
ble_pack POWERLED.dutycycle_RNI_5_3_LC_7_8_2 { POWERLED.dutycycle_RNI_5[3] }
ble_pack POWERLED.func_state_RNIT53D6_1_LC_7_8_3 { POWERLED.func_state_RNIT53D6[1] }
ble_pack POWERLED.dutycycle_RNI_2_0_LC_7_8_4 { POWERLED.dutycycle_RNI_2[0] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_i_LC_7_8_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_i }
ble_pack COUNTER.tmp_0_rep1_LC_7_8_6 { COUNTER.tmp_0_rep1_RNO, COUNTER.tmp_0_rep1 }
ble_pack POWERLED.dutycycle_RNI_7_0_LC_7_8_7 { POWERLED.dutycycle_RNI_7[0] }
clb_pack LT_7_8 { POWERLED.G_141_LC_7_8_1, POWERLED.dutycycle_RNI_5_3_LC_7_8_2, POWERLED.func_state_RNIT53D6_1_LC_7_8_3, POWERLED.dutycycle_RNI_2_0_LC_7_8_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_i_LC_7_8_5, COUNTER.tmp_0_rep1_LC_7_8_6, POWERLED.dutycycle_RNI_7_0_LC_7_8_7 }
set_location LT_7_8 7 8
ble_pack POWERLED.dutycycle_RNI_3_12_LC_7_9_0 { POWERLED.dutycycle_RNI_3[12] }
ble_pack POWERLED.dutycycle_RNI_1_14_LC_7_9_1 { POWERLED.dutycycle_RNI_1[14] }
ble_pack POWERLED.dutycycle_RNI_6_3_LC_7_9_2 { POWERLED.dutycycle_RNI_6[3] }
ble_pack POWERLED.dutycycle_RNI_13_LC_7_9_3 { POWERLED.dutycycle_RNI[13] }
ble_pack POWERLED.dutycycle_RNI_13_3_LC_7_9_5 { POWERLED.dutycycle_RNI_13[3] }
ble_pack POWERLED.func_state_RNI1O2V5_1_LC_7_9_6 { POWERLED.func_state_RNI1O2V5[1] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_i_LC_7_9_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_i }
clb_pack LT_7_9 { POWERLED.dutycycle_RNI_3_12_LC_7_9_0, POWERLED.dutycycle_RNI_1_14_LC_7_9_1, POWERLED.dutycycle_RNI_6_3_LC_7_9_2, POWERLED.dutycycle_RNI_13_LC_7_9_3, POWERLED.dutycycle_RNI_13_3_LC_7_9_5, POWERLED.func_state_RNI1O2V5_1_LC_7_9_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_i_LC_7_9_7 }
set_location LT_7_9 7 9
ble_pack POWERLED.dutycycle_RNI_4_8_LC_7_10_0 { POWERLED.dutycycle_RNI_4[8] }
ble_pack POWERLED.dutycycle_RNI_8_LC_7_10_1 { POWERLED.dutycycle_RNI[8] }
ble_pack POWERLED.dutycycle_RNI_12_LC_7_10_2 { POWERLED.dutycycle_RNI[12] }
ble_pack POWERLED.dutycycle_RNI14KO1_8_LC_7_10_3 { POWERLED.dutycycle_RNI14KO1[8] }
ble_pack POWERLED.func_state_RNI02AS_1_LC_7_10_4 { POWERLED.func_state_RNI02AS[1] }
ble_pack POWERLED.dutycycle_RNI_0_6_LC_7_10_5 { POWERLED.dutycycle_RNI_0[6] }
ble_pack POWERLED.dutycycle_RNI_11_LC_7_10_6 { POWERLED.dutycycle_RNI[11] }
ble_pack POWERLED.dutycycle_RNI_2_10_LC_7_10_7 { POWERLED.dutycycle_RNI_2[10] }
clb_pack LT_7_10 { POWERLED.dutycycle_RNI_4_8_LC_7_10_0, POWERLED.dutycycle_RNI_8_LC_7_10_1, POWERLED.dutycycle_RNI_12_LC_7_10_2, POWERLED.dutycycle_RNI14KO1_8_LC_7_10_3, POWERLED.func_state_RNI02AS_1_LC_7_10_4, POWERLED.dutycycle_RNI_0_6_LC_7_10_5, POWERLED.dutycycle_RNI_11_LC_7_10_6, POWERLED.dutycycle_RNI_2_10_LC_7_10_7 }
set_location LT_7_10 7 10
ble_pack POWERLED.dutycycle_RNI_3_0_LC_7_11_0 { POWERLED.dutycycle_RNI_3[0], POWERLED.un1_dutycycle_53_cry_0_c }
ble_pack POWERLED.un1_dutycycle_53_cry_0_c_RNIUTG3_LC_7_11_1 { POWERLED.un1_dutycycle_53_cry_0_c_RNIUTG3, POWERLED.un1_dutycycle_53_cry_1_c }
ble_pack POWERLED.un1_dutycycle_53_cry_1_c_RNIVVH3_LC_7_11_2 { POWERLED.un1_dutycycle_53_cry_1_c_RNIVVH3, POWERLED.un1_dutycycle_53_cry_2_c }
ble_pack POWERLED.un1_dutycycle_53_cry_2_c_RNI02J3_LC_7_11_3 { POWERLED.un1_dutycycle_53_cry_2_c_RNI02J3, POWERLED.un1_dutycycle_53_cry_3_c }
ble_pack POWERLED.un1_dutycycle_53_cry_3_c_RNI14K3_LC_7_11_4 { POWERLED.un1_dutycycle_53_cry_3_c_RNI14K3, POWERLED.un1_dutycycle_53_cry_4_c }
ble_pack POWERLED.un1_dutycycle_53_cry_4_c_RNI26L3_LC_7_11_5 { POWERLED.un1_dutycycle_53_cry_4_c_RNI26L3, POWERLED.un1_dutycycle_53_cry_5_c }
ble_pack POWERLED.un1_dutycycle_53_cry_5_c_RNI38M3_LC_7_11_6 { POWERLED.un1_dutycycle_53_cry_5_c_RNI38M3, POWERLED.un1_dutycycle_53_cry_6_c }
ble_pack POWERLED.un1_dutycycle_53_cry_6_c_RNI4AN3_LC_7_11_7 { POWERLED.un1_dutycycle_53_cry_6_c_RNI4AN3, POWERLED.un1_dutycycle_53_cry_7_c }
clb_pack LT_7_11 { POWERLED.dutycycle_RNI_3_0_LC_7_11_0, POWERLED.un1_dutycycle_53_cry_0_c_RNIUTG3_LC_7_11_1, POWERLED.un1_dutycycle_53_cry_1_c_RNIVVH3_LC_7_11_2, POWERLED.un1_dutycycle_53_cry_2_c_RNI02J3_LC_7_11_3, POWERLED.un1_dutycycle_53_cry_3_c_RNI14K3_LC_7_11_4, POWERLED.un1_dutycycle_53_cry_4_c_RNI26L3_LC_7_11_5, POWERLED.un1_dutycycle_53_cry_5_c_RNI38M3_LC_7_11_6, POWERLED.un1_dutycycle_53_cry_6_c_RNI4AN3_LC_7_11_7 }
set_location LT_7_11 7 11
ble_pack POWERLED.un1_dutycycle_53_cry_7_c_RNI5CO3_LC_7_12_0 { POWERLED.un1_dutycycle_53_cry_7_c_RNI5CO3, POWERLED.un1_dutycycle_53_cry_8_c }
ble_pack POWERLED.un1_dutycycle_53_cry_8_c_RNI6EP3_LC_7_12_1 { POWERLED.un1_dutycycle_53_cry_8_c_RNI6EP3, POWERLED.un1_dutycycle_53_cry_9_c }
ble_pack POWERLED.un1_dutycycle_53_cry_9_c_RNI7GQ3_LC_7_12_2 { POWERLED.un1_dutycycle_53_cry_9_c_RNI7GQ3, POWERLED.un1_dutycycle_53_cry_10_c }
ble_pack POWERLED.un1_dutycycle_53_cry_10_c_RNIFUV3_LC_7_12_3 { POWERLED.un1_dutycycle_53_cry_10_c_RNIFUV3, POWERLED.un1_dutycycle_53_cry_11_c }
ble_pack POWERLED.un1_dutycycle_53_cry_11_c_RNIG014_LC_7_12_4 { POWERLED.un1_dutycycle_53_cry_11_c_RNIG014, POWERLED.un1_dutycycle_53_cry_12_c }
ble_pack POWERLED.un1_dutycycle_53_cry_12_c_RNIH224_LC_7_12_5 { POWERLED.un1_dutycycle_53_cry_12_c_RNIH224, POWERLED.un1_dutycycle_53_cry_13_c }
ble_pack POWERLED.un1_dutycycle_53_cry_13_c_RNII434_LC_7_12_6 { POWERLED.un1_dutycycle_53_cry_13_c_RNII434, POWERLED.un1_dutycycle_53_cry_14_c }
ble_pack POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_LC_7_12_7 { POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644, POWERLED.un1_dutycycle_53_cry_15_c }
clb_pack LT_7_12 { POWERLED.un1_dutycycle_53_cry_7_c_RNI5CO3_LC_7_12_0, POWERLED.un1_dutycycle_53_cry_8_c_RNI6EP3_LC_7_12_1, POWERLED.un1_dutycycle_53_cry_9_c_RNI7GQ3_LC_7_12_2, POWERLED.un1_dutycycle_53_cry_10_c_RNIFUV3_LC_7_12_3, POWERLED.un1_dutycycle_53_cry_11_c_RNIG014_LC_7_12_4, POWERLED.un1_dutycycle_53_cry_12_c_RNIH224_LC_7_12_5, POWERLED.un1_dutycycle_53_cry_13_c_RNII434_LC_7_12_6, POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_LC_7_12_7 }
set_location LT_7_12 7 12
ble_pack POWERLED.un1_dutycycle_53_cry_15_c_RNIK854_LC_7_13_0 { POWERLED.un1_dutycycle_53_cry_15_c_RNIK854, POWERLED.un1_dutycycle_53_cry_16_0_c }
ble_pack POWERLED.CO2_THRU_LUT4_0_LC_7_13_1 { POWERLED.CO2_THRU_LUT4_0 }
ble_pack POWERLED.un1_dutycycle_53_cry_13_c_RNII434_0_LC_7_13_2 { POWERLED.un1_dutycycle_53_cry_13_c_RNII434_0 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_sbtinv_8_LC_7_13_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_sbtinv[8] }
ble_pack POWERLED.dutycycle_RNI_0_14_LC_7_13_6 { POWERLED.dutycycle_RNI_0[14] }
clb_pack LT_7_13 { POWERLED.un1_dutycycle_53_cry_15_c_RNIK854_LC_7_13_0, POWERLED.CO2_THRU_LUT4_0_LC_7_13_1, POWERLED.un1_dutycycle_53_cry_13_c_RNII434_0_LC_7_13_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_sbtinv_8_LC_7_13_5, POWERLED.dutycycle_RNI_0_14_LC_7_13_6 }
set_location LT_7_13 7 13
ble_pack POWERLED.count_clk_RNIC2MI4_8_LC_7_14_0 { POWERLED.count_clk_RNIC2MI4[8] }
ble_pack POWERLED.count_clk_8_LC_7_14_1 { POWERLED.count_clk_8_THRU_LUT4_0, POWERLED.count_clk[8] }
ble_pack POWERLED.count_off_RNIDTBQ11_7_LC_7_14_3 { POWERLED.count_off_RNIDTBQ11[7] }
ble_pack POWERLED.count_off_RNIF0DQ11_8_LC_7_14_4 { POWERLED.count_off_RNIF0DQ11[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un40_sum_i_l_ofx_4_LC_7_14_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un40_sum_i_l_ofx[4] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un40_sum_i_l_ofx_5_LC_7_14_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un40_sum_i_l_ofx[5] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un40_sum_axbxc3_LC_7_14_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un40_sum_axbxc3 }
clb_pack LT_7_14 { POWERLED.count_clk_RNIC2MI4_8_LC_7_14_0, POWERLED.count_clk_8_LC_7_14_1, POWERLED.count_off_RNIDTBQ11_7_LC_7_14_3, POWERLED.count_off_RNIF0DQ11_8_LC_7_14_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un40_sum_i_l_ofx_4_LC_7_14_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un40_sum_i_l_ofx_5_LC_7_14_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un40_sum_axbxc3_LC_7_14_7 }
set_location LT_7_14 7 14
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_2_c_LC_7_15_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_3_s_LC_7_15_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_4_s_LC_7_15_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_5_s_LC_7_15_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_6_s_LC_7_15_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_s_8_LC_7_15_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_s_8 }
ble_pack POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0_LC_7_15_6 { POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_l_fx_3_LC_7_15_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_l_fx[3] }
clb_pack LT_7_15 { POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_2_c_LC_7_15_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_3_s_LC_7_15_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_4_s_LC_7_15_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_5_s_LC_7_15_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_6_s_LC_7_15_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_s_8_LC_7_15_5, POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0_LC_7_15_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_l_fx_3_LC_7_15_7 }
set_location LT_7_15 7 15
ble_pack POWERLED.count_clk_10_LC_7_16_1 { POWERLED.count_clk_10_THRU_LUT4_0, POWERLED.count_clk[10] }
clb_pack LT_7_16 { POWERLED.count_clk_10_LC_7_16_1 }
set_location LT_7_16 7 16
ble_pack RSMRST_PWRGD.count_0_LC_8_1_0 { RSMRST_PWRGD.count_RNO[0], RSMRST_PWRGD.count[0], RSMRST_PWRGD.un1_count_1_cry_0_c }
ble_pack RSMRST_PWRGD.count_1_LC_8_1_1 { RSMRST_PWRGD.count_RNO[1], RSMRST_PWRGD.count[1], RSMRST_PWRGD.un1_count_1_cry_1_c }
ble_pack RSMRST_PWRGD.count_2_LC_8_1_2 { RSMRST_PWRGD.count_RNO[2], RSMRST_PWRGD.count[2], RSMRST_PWRGD.un1_count_1_cry_2_c }
ble_pack RSMRST_PWRGD.count_3_LC_8_1_3 { RSMRST_PWRGD.count_RNO[3], RSMRST_PWRGD.count[3], RSMRST_PWRGD.un1_count_1_cry_3_c }
ble_pack RSMRST_PWRGD.count_4_LC_8_1_4 { RSMRST_PWRGD.count_RNO[4], RSMRST_PWRGD.count[4], RSMRST_PWRGD.un1_count_1_cry_4_c }
ble_pack RSMRST_PWRGD.count_5_LC_8_1_5 { RSMRST_PWRGD.count_RNO[5], RSMRST_PWRGD.count[5], RSMRST_PWRGD.un1_count_1_cry_5_c }
ble_pack RSMRST_PWRGD.count_6_LC_8_1_6 { RSMRST_PWRGD.count_RNO[6], RSMRST_PWRGD.count[6], RSMRST_PWRGD.un1_count_1_cry_6_c }
ble_pack RSMRST_PWRGD.count_7_LC_8_1_7 { RSMRST_PWRGD.count_RNO[7], RSMRST_PWRGD.count[7], RSMRST_PWRGD.un1_count_1_cry_7_c }
clb_pack LT_8_1 { RSMRST_PWRGD.count_0_LC_8_1_0, RSMRST_PWRGD.count_1_LC_8_1_1, RSMRST_PWRGD.count_2_LC_8_1_2, RSMRST_PWRGD.count_3_LC_8_1_3, RSMRST_PWRGD.count_4_LC_8_1_4, RSMRST_PWRGD.count_5_LC_8_1_5, RSMRST_PWRGD.count_6_LC_8_1_6, RSMRST_PWRGD.count_7_LC_8_1_7 }
set_location LT_8_1 8 1
ble_pack RSMRST_PWRGD.count_8_LC_8_2_0 { RSMRST_PWRGD.count_RNO[8], RSMRST_PWRGD.count[8], RSMRST_PWRGD.un1_count_1_cry_8_c }
ble_pack RSMRST_PWRGD.count_9_LC_8_2_1 { RSMRST_PWRGD.count_RNO[9], RSMRST_PWRGD.count[9], RSMRST_PWRGD.un1_count_1_cry_9_c }
ble_pack RSMRST_PWRGD.count_10_LC_8_2_2 { RSMRST_PWRGD.count_RNO[10], RSMRST_PWRGD.count[10], RSMRST_PWRGD.un1_count_1_cry_10_c }
ble_pack RSMRST_PWRGD.count_11_LC_8_2_3 { RSMRST_PWRGD.count_RNO[11], RSMRST_PWRGD.count[11], RSMRST_PWRGD.un1_count_1_cry_11_c }
ble_pack RSMRST_PWRGD.count_12_LC_8_2_4 { RSMRST_PWRGD.count_RNO[12], RSMRST_PWRGD.count[12], RSMRST_PWRGD.un1_count_1_cry_12_c }
ble_pack RSMRST_PWRGD.count_13_LC_8_2_5 { RSMRST_PWRGD.count_RNO[13], RSMRST_PWRGD.count[13], RSMRST_PWRGD.un1_count_1_cry_13_c }
ble_pack RSMRST_PWRGD.count_14_LC_8_2_6 { RSMRST_PWRGD.count_RNO[14], RSMRST_PWRGD.count[14], RSMRST_PWRGD.un1_count_1_cry_14_c }
ble_pack RSMRST_PWRGD.un1_count_1_cry_14_c_THRU_CRY_0_LC_8_2_7 { RSMRST_PWRGD.un1_count_1_cry_14_c_THRU_CRY_0 }
clb_pack LT_8_2 { RSMRST_PWRGD.count_8_LC_8_2_0, RSMRST_PWRGD.count_9_LC_8_2_1, RSMRST_PWRGD.count_10_LC_8_2_2, RSMRST_PWRGD.count_11_LC_8_2_3, RSMRST_PWRGD.count_12_LC_8_2_4, RSMRST_PWRGD.count_13_LC_8_2_5, RSMRST_PWRGD.count_14_LC_8_2_6, RSMRST_PWRGD.un1_count_1_cry_14_c_THRU_CRY_0_LC_8_2_7 }
set_location LT_8_2 8 2
ble_pack RSMRST_PWRGD.count_esr_15_LC_8_3_0 { RSMRST_PWRGD.count_esr_RNO[15], RSMRST_PWRGD.count_esr[15] }
clb_pack LT_8_3 { RSMRST_PWRGD.count_esr_15_LC_8_3_0 }
set_location LT_8_3 8 3
ble_pack POWERLED.un1_dutycycle_94_cry_4_c_RNIHIN01_LC_8_4_0 { POWERLED.un1_dutycycle_94_cry_4_c_RNIHIN01 }
ble_pack PCH_PWRGD.slp_s3n_signal_i_0_o2_2_LC_8_4_1 { PCH_PWRGD.slp_s3n_signal_i_0_o2_2 }
ble_pack RSMRST_PWRGD.RSMRSTn_2_fast_LC_8_4_4 { RSMRST_PWRGD.curr_state_7_1_0__m4_i_i_a2_RSMRST_PWRGD.RSMRSTn_2_fast_REP_LUT4_0, RSMRST_PWRGD.RSMRSTn_2_fast }
ble_pack RSMRST_PWRGD.RSMRSTn_2_rep1_LC_8_4_5 { RSMRST_PWRGD.curr_state_7_1_0__m4_i_i_a2_RSMRST_PWRGD.RSMRSTn_2_rep1_REP_LUT4_0, RSMRST_PWRGD.RSMRSTn_2_rep1 }
ble_pack RSMRST_PWRGD.RSMRSTn_2_rep2_LC_8_4_6 { RSMRST_PWRGD.curr_state_7_1_0__m4_i_i_a2_RSMRST_PWRGD.RSMRSTn_2_rep2_REP_LUT4_0, RSMRST_PWRGD.RSMRSTn_2_rep2 }
ble_pack RSMRST_PWRGD.curr_state_1_LC_8_4_7 { RSMRST_PWRGD.curr_state_7_1_0_.N_43_i, RSMRST_PWRGD.curr_state[1] }
clb_pack LT_8_4 { POWERLED.un1_dutycycle_94_cry_4_c_RNIHIN01_LC_8_4_0, PCH_PWRGD.slp_s3n_signal_i_0_o2_2_LC_8_4_1, RSMRST_PWRGD.RSMRSTn_2_fast_LC_8_4_4, RSMRST_PWRGD.RSMRSTn_2_rep1_LC_8_4_5, RSMRST_PWRGD.RSMRSTn_2_rep2_LC_8_4_6, RSMRST_PWRGD.curr_state_1_LC_8_4_7 }
set_location LT_8_4 8 4
ble_pack COUNTER.tmp_0_fast_RNI0RLU1_LC_8_5_0 { COUNTER.tmp_0_fast_RNI0RLU1 }
ble_pack POWERLED.func_state_RNIOI5P1_1_LC_8_5_1 { POWERLED.func_state_RNIOI5P1[1] }
ble_pack POWERLED.func_state_RNI81IE3_1_LC_8_5_2 { POWERLED.func_state_RNI81IE3[1] }
ble_pack POWERLED.dutycycle_RNITL8S5_0_LC_8_5_3 { POWERLED.dutycycle_RNITL8S5[0] }
ble_pack POWERLED.N_215_i_0_o2_LC_8_5_4 { POWERLED.N_215_i_0_o2 }
ble_pack POWERLED.dutycycle_RNITL8S5_2_LC_8_5_5 { POWERLED.dutycycle_RNITL8S5[2] }
ble_pack POWERLED.func_state_en_LC_8_5_6 { POWERLED.func_state_en }
ble_pack COUNTER.tmp_0_fast_LC_8_5_7 { COUNTER.tmp_0_fast_RNO, COUNTER.tmp_0_fast }
clb_pack LT_8_5 { COUNTER.tmp_0_fast_RNI0RLU1_LC_8_5_0, POWERLED.func_state_RNIOI5P1_1_LC_8_5_1, POWERLED.func_state_RNI81IE3_1_LC_8_5_2, POWERLED.dutycycle_RNITL8S5_0_LC_8_5_3, POWERLED.N_215_i_0_o2_LC_8_5_4, POWERLED.dutycycle_RNITL8S5_2_LC_8_5_5, POWERLED.func_state_en_LC_8_5_6, COUNTER.tmp_0_fast_LC_8_5_7 }
set_location LT_8_5 8 5
ble_pack POWERLED.dutycycle_RNI2O4A1_0_0_LC_8_6_0 { POWERLED.dutycycle_RNI2O4A1_0[0] }
ble_pack POWERLED.func_state_RNI_7_1_LC_8_6_1 { POWERLED.func_state_RNI_7[1] }
ble_pack POWERLED.func_state_RNIMQ0F_1_LC_8_6_2 { POWERLED.func_state_RNIMQ0F[1] }
ble_pack COUNTER.tmp_0_fast_RNILKMD2_LC_8_6_3 { COUNTER.tmp_0_fast_RNILKMD2 }
ble_pack POWERLED.dutycycle_RNI_6_0_LC_8_6_4 { POWERLED.dutycycle_RNI_6[0] }
ble_pack POWERLED.dutycycle_RNI_10_0_LC_8_6_5 { POWERLED.dutycycle_RNI_10[0] }
ble_pack POWERLED.func_state_RNI_0_LC_8_6_6 { POWERLED.func_state_RNI[0] }
ble_pack POWERLED.func_state_RNI99TE_1_LC_8_6_7 { POWERLED.func_state_RNI99TE[1] }
clb_pack LT_8_6 { POWERLED.dutycycle_RNI2O4A1_0_0_LC_8_6_0, POWERLED.func_state_RNI_7_1_LC_8_6_1, POWERLED.func_state_RNIMQ0F_1_LC_8_6_2, COUNTER.tmp_0_fast_RNILKMD2_LC_8_6_3, POWERLED.dutycycle_RNI_6_0_LC_8_6_4, POWERLED.dutycycle_RNI_10_0_LC_8_6_5, POWERLED.func_state_RNI_0_LC_8_6_6, POWERLED.func_state_RNI99TE_1_LC_8_6_7 }
set_location LT_8_6 8 6
ble_pack POWERLED.dutycycle_RNI_13_0_LC_8_7_0 { POWERLED.dutycycle_RNI_13[0] }
ble_pack COUNTER.tmp_0_fast_RNILKMD2_1_LC_8_7_1 { COUNTER.tmp_0_fast_RNILKMD2_1 }
ble_pack COUNTER.tmp_0_fast_RNI2Q8O5_LC_8_7_2 { COUNTER.tmp_0_fast_RNI2Q8O5 }
ble_pack POWERLED.dutycycle_RNIKJI1H_1_LC_8_7_3 { POWERLED.dutycycle_RNIKJI1H[1] }
ble_pack POWERLED.dutycycle_RNI_12_0_LC_8_7_4 { POWERLED.dutycycle_RNI_12[0] }
ble_pack POWERLED.dutycycle_RNIBFNS2_1_LC_8_7_5 { POWERLED.dutycycle_RNIBFNS2[1] }
ble_pack POWERLED.dutycycle_RNI_14_0_LC_8_7_6 { POWERLED.dutycycle_RNI_14[0] }
ble_pack POWERLED.dutycycle_RNI_1_1_LC_8_7_7 { POWERLED.dutycycle_RNI_1[1] }
clb_pack LT_8_7 { POWERLED.dutycycle_RNI_13_0_LC_8_7_0, COUNTER.tmp_0_fast_RNILKMD2_1_LC_8_7_1, COUNTER.tmp_0_fast_RNI2Q8O5_LC_8_7_2, POWERLED.dutycycle_RNIKJI1H_1_LC_8_7_3, POWERLED.dutycycle_RNI_12_0_LC_8_7_4, POWERLED.dutycycle_RNIBFNS2_1_LC_8_7_5, POWERLED.dutycycle_RNI_14_0_LC_8_7_6, POWERLED.dutycycle_RNI_1_1_LC_8_7_7 }
set_location LT_8_7 8 7
ble_pack POWERLED.dutycycle_5_LC_8_8_0 { POWERLED.dutycycle_RNIH61711_5_POWERLED.dutycycle_5_REP_LUT4_0, POWERLED.dutycycle[5] }
ble_pack POWERLED.dutycycle_RNIH61711_5_LC_8_8_1 { POWERLED.dutycycle_RNIH61711[5] }
ble_pack POWERLED.dutycycle_RNI_5_0_LC_8_8_2 { POWERLED.dutycycle_RNI_5[0] }
ble_pack POWERLED.dutycycle_RNI_4_0_LC_8_8_3 { POWERLED.dutycycle_RNI_4[0] }
ble_pack POWERLED.dutycycle_RNI_0_3_LC_8_8_4 { POWERLED.dutycycle_RNI_0[3] }
ble_pack POWERLED.dutycycle_RNI_5_LC_8_8_5 { POWERLED.dutycycle_RNI[5] }
ble_pack POWERLED.dutycycle_RNI_0_0_LC_8_8_6 { POWERLED.dutycycle_RNI_0[0] }
ble_pack POWERLED.dutycycle_RNI_11_3_LC_8_8_7 { POWERLED.dutycycle_RNI_11[3] }
clb_pack LT_8_8 { POWERLED.dutycycle_5_LC_8_8_0, POWERLED.dutycycle_RNIH61711_5_LC_8_8_1, POWERLED.dutycycle_RNI_5_0_LC_8_8_2, POWERLED.dutycycle_RNI_4_0_LC_8_8_3, POWERLED.dutycycle_RNI_0_3_LC_8_8_4, POWERLED.dutycycle_RNI_5_LC_8_8_5, POWERLED.dutycycle_RNI_0_0_LC_8_8_6, POWERLED.dutycycle_RNI_11_3_LC_8_8_7 }
set_location LT_8_8 8 8
ble_pack POWERLED.dutycycle_13_LC_8_9_1 { POWERLED.dutycycle_RNIT3QT5_13_POWERLED.dutycycle_13_REP_LUT4_0, POWERLED.dutycycle[13] }
ble_pack POWERLED.dutycycle_RNI99TE_13_LC_8_9_2 { POWERLED.dutycycle_RNI99TE[13] }
ble_pack POWERLED.dutycycle_RNI9B7B1_13_LC_8_9_3 { POWERLED.dutycycle_RNI9B7B1[13] }
ble_pack POWERLED.dutycycle_RNI5FJ65_13_LC_8_9_4 { POWERLED.dutycycle_RNI5FJ65[13] }
ble_pack POWERLED.dutycycle_RNIT3QT5_13_LC_8_9_5 { POWERLED.dutycycle_RNIT3QT5[13] }
ble_pack POWERLED.dutycycle_RNI_3_13_LC_8_9_6 { POWERLED.dutycycle_RNI_3[13] }
ble_pack POWERLED.dutycycle_RNIT70K5_8_LC_8_9_7 { POWERLED.dutycycle_RNIT70K5[8] }
clb_pack LT_8_9 { POWERLED.dutycycle_13_LC_8_9_1, POWERLED.dutycycle_RNI99TE_13_LC_8_9_2, POWERLED.dutycycle_RNI9B7B1_13_LC_8_9_3, POWERLED.dutycycle_RNI5FJ65_13_LC_8_9_4, POWERLED.dutycycle_RNIT3QT5_13_LC_8_9_5, POWERLED.dutycycle_RNI_3_13_LC_8_9_6, POWERLED.dutycycle_RNIT70K5_8_LC_8_9_7 }
set_location LT_8_9 8 9
ble_pack POWERLED.dutycycle_12_LC_8_10_0 { POWERLED.dutycycle_RNIGQPC6_12_POWERLED.dutycycle_12_REP_LUT4_0, POWERLED.dutycycle[12] }
ble_pack POWERLED.dutycycle_RNI_6_8_LC_8_10_1 { POWERLED.dutycycle_RNI_6[8] }
ble_pack POWERLED.dutycycle_RNI_1_12_LC_8_10_2 { POWERLED.dutycycle_RNI_1[12] }
ble_pack POWERLED.dutycycle_RNI_1_8_LC_8_10_3 { POWERLED.dutycycle_RNI_1[8] }
ble_pack POWERLED.dutycycle_RNIGQPC6_12_LC_8_10_4 { POWERLED.dutycycle_RNIGQPC6[12] }
ble_pack POWERLED.dutycycle_RNI_4_12_LC_8_10_5 { POWERLED.dutycycle_RNI_4[12] }
ble_pack POWERLED.dutycycle_RNI_3_8_LC_8_10_6 { POWERLED.dutycycle_RNI_3[8] }
ble_pack POWERLED.dutycycle_RNI_7_8_LC_8_10_7 { POWERLED.dutycycle_RNI_7[8] }
clb_pack LT_8_10 { POWERLED.dutycycle_12_LC_8_10_0, POWERLED.dutycycle_RNI_6_8_LC_8_10_1, POWERLED.dutycycle_RNI_1_12_LC_8_10_2, POWERLED.dutycycle_RNI_1_8_LC_8_10_3, POWERLED.dutycycle_RNIGQPC6_12_LC_8_10_4, POWERLED.dutycycle_RNI_4_12_LC_8_10_5, POWERLED.dutycycle_RNI_3_8_LC_8_10_6, POWERLED.dutycycle_RNI_7_8_LC_8_10_7 }
set_location LT_8_10 8 10
ble_pack POWERLED.dutycycle_RNIM3TC6_15_LC_8_11_0 { POWERLED.dutycycle_RNIM3TC6[15] }
ble_pack POWERLED.dutycycle_15_LC_8_11_1 { POWERLED.dutycycle_RNIM3TC6_15_POWERLED.dutycycle_15_REP_LUT4_0, POWERLED.dutycycle[15] }
ble_pack POWERLED.dutycycle_8_LC_8_11_2 { POWERLED.dutycycle_RNIT1OR5_8_POWERLED.dutycycle_8_REP_LUT4_0, POWERLED.dutycycle[8] }
ble_pack POWERLED.dutycycle_RNI_3_10_LC_8_11_3 { POWERLED.dutycycle_RNI_3[10] }
ble_pack POWERLED.dutycycle_RNI_4_10_LC_8_11_4 { POWERLED.dutycycle_RNI_4[10] }
ble_pack POWERLED.dutycycle_RNIT1OR5_8_LC_8_11_5 { POWERLED.dutycycle_RNIT1OR5[8] }
ble_pack POWERLED.dutycycle_RNI_2_8_LC_8_11_6 { POWERLED.dutycycle_RNI_2[8] }
ble_pack POWERLED.dutycycle_RNI_4_LC_8_11_7 { POWERLED.dutycycle_RNI[4] }
clb_pack LT_8_11 { POWERLED.dutycycle_RNIM3TC6_15_LC_8_11_0, POWERLED.dutycycle_15_LC_8_11_1, POWERLED.dutycycle_8_LC_8_11_2, POWERLED.dutycycle_RNI_3_10_LC_8_11_3, POWERLED.dutycycle_RNI_4_10_LC_8_11_4, POWERLED.dutycycle_RNIT1OR5_8_LC_8_11_5, POWERLED.dutycycle_RNI_2_8_LC_8_11_6, POWERLED.dutycycle_RNI_4_LC_8_11_7 }
set_location LT_8_11 8 11
ble_pack POWERLED.dutycycle_RNI_3_LC_8_12_0 { POWERLED.dutycycle_RNI[3] }
ble_pack POWERLED.dutycycle_RNI_0_11_LC_8_12_1 { POWERLED.dutycycle_RNI_0[11] }
ble_pack POWERLED.dutycycle_RNI_15_3_LC_8_12_2 { POWERLED.dutycycle_RNI_15[3] }
ble_pack POWERLED.dutycycle_RNI_15_LC_8_12_3 { POWERLED.dutycycle_RNI[15] }
ble_pack POWERLED.dutycycle_RNI_1_6_LC_8_12_4 { POWERLED.dutycycle_RNI_1[6] }
ble_pack POWERLED.dutycycle_RNI_0_10_LC_8_12_5 { POWERLED.dutycycle_RNI_0[10] }
ble_pack POWERLED.dutycycle_RNIHDMC5_10_LC_8_12_6 { POWERLED.dutycycle_RNIHDMC5[10] }
ble_pack POWERLED.dutycycle_RNI_2_3_LC_8_12_7 { POWERLED.dutycycle_RNI_2[3] }
clb_pack LT_8_12 { POWERLED.dutycycle_RNI_3_LC_8_12_0, POWERLED.dutycycle_RNI_0_11_LC_8_12_1, POWERLED.dutycycle_RNI_15_3_LC_8_12_2, POWERLED.dutycycle_RNI_15_LC_8_12_3, POWERLED.dutycycle_RNI_1_6_LC_8_12_4, POWERLED.dutycycle_RNI_0_10_LC_8_12_5, POWERLED.dutycycle_RNIHDMC5_10_LC_8_12_6, POWERLED.dutycycle_RNI_2_3_LC_8_12_7 }
set_location LT_8_12 8 12
ble_pack POWERLED.dutycycle_RNI_1_13_LC_8_13_0 { POWERLED.dutycycle_RNI_1[13] }
ble_pack POWERLED.dutycycle_14_LC_8_13_1 { POWERLED.dutycycle_RNIK0SC6_14_POWERLED.dutycycle_14_REP_LUT4_0, POWERLED.dutycycle[14] }
ble_pack POWERLED.dutycycle_RNI_7_LC_8_13_3 { POWERLED.dutycycle_RNI[7] }
ble_pack POWERLED.dutycycle_RNI_2_13_LC_8_13_4 { POWERLED.dutycycle_RNI_2[13] }
ble_pack POWERLED.dutycycle_RNI_5_8_LC_8_13_5 { POWERLED.dutycycle_RNI_5[8] }
ble_pack POWERLED.dutycycle_RNIK0SC6_14_LC_8_13_6 { POWERLED.dutycycle_RNIK0SC6[14] }
ble_pack POWERLED.dutycycle_RNI_1_15_LC_8_13_7 { POWERLED.dutycycle_RNI_1[15] }
clb_pack LT_8_13 { POWERLED.dutycycle_RNI_1_13_LC_8_13_0, POWERLED.dutycycle_14_LC_8_13_1, POWERLED.dutycycle_RNI_7_LC_8_13_3, POWERLED.dutycycle_RNI_2_13_LC_8_13_4, POWERLED.dutycycle_RNI_5_8_LC_8_13_5, POWERLED.dutycycle_RNIK0SC6_14_LC_8_13_6, POWERLED.dutycycle_RNI_1_15_LC_8_13_7 }
set_location LT_8_13 8 13
ble_pack POWERLED.count_clk_RNI4QQA4_13_LC_8_14_0 { POWERLED.count_clk_RNI4QQA4[13] }
ble_pack POWERLED.count_clk_13_LC_8_14_1 { POWERLED.count_clk_13_THRU_LUT4_0, POWERLED.count_clk[13] }
ble_pack POWERLED.func_state_RNIFIL44_1_LC_8_14_2 { POWERLED.func_state_RNIFIL44[1] }
ble_pack POWERLED.count_clk_RNI0GFI4_2_LC_8_14_3 { POWERLED.count_clk_RNI0GFI4[2] }
ble_pack POWERLED.count_clk_2_LC_8_14_4 { POWERLED.count_clk_2_THRU_LUT4_0, POWERLED.count_clk[2] }
ble_pack POWERLED.count_clk_15_LC_8_14_5 { POWERLED.count_clk_15_THRU_LUT4_0, POWERLED.count_clk[15] }
ble_pack POWERLED.count_clk_RNI80TA4_15_LC_8_14_6 { POWERLED.count_clk_RNI80TA4[15] }
ble_pack POWERLED.count_clk_4_LC_8_14_7 { POWERLED.count_clk_4_THRU_LUT4_0, POWERLED.count_clk[4] }
clb_pack LT_8_14 { POWERLED.count_clk_RNI4QQA4_13_LC_8_14_0, POWERLED.count_clk_13_LC_8_14_1, POWERLED.func_state_RNIFIL44_1_LC_8_14_2, POWERLED.count_clk_RNI0GFI4_2_LC_8_14_3, POWERLED.count_clk_2_LC_8_14_4, POWERLED.count_clk_15_LC_8_14_5, POWERLED.count_clk_RNI80TA4_15_LC_8_14_6, POWERLED.count_clk_4_LC_8_14_7 }
set_location LT_8_14 8 14
ble_pack POWERLED.un1_count_clk_2_cry_1_c_LC_8_15_0 { POWERLED.un1_count_clk_2_cry_1_c }
ble_pack POWERLED.un1_count_clk_2_cry_1_c_RNILBH2_LC_8_15_1 { POWERLED.un1_count_clk_2_cry_1_c_RNILBH2, POWERLED.un1_count_clk_2_cry_2_c }
ble_pack POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2_LC_8_15_2 { POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2, POWERLED.un1_count_clk_2_cry_3_c }
ble_pack POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2_LC_8_15_3 { POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2, POWERLED.un1_count_clk_2_cry_4_c }
ble_pack POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2_LC_8_15_4 { POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2, POWERLED.un1_count_clk_2_cry_5_c }
ble_pack POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2_LC_8_15_5 { POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2, POWERLED.un1_count_clk_2_cry_6_c }
ble_pack POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2_LC_8_15_6 { POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2, POWERLED.un1_count_clk_2_cry_7_c }
ble_pack POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2_LC_8_15_7 { POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2, POWERLED.un1_count_clk_2_cry_8_c }
clb_pack LT_8_15 { POWERLED.un1_count_clk_2_cry_1_c_LC_8_15_0, POWERLED.un1_count_clk_2_cry_1_c_RNILBH2_LC_8_15_1, POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2_LC_8_15_2, POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2_LC_8_15_3, POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2_LC_8_15_4, POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2_LC_8_15_5, POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2_LC_8_15_6, POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2_LC_8_15_7 }
set_location LT_8_15 8 15
ble_pack POWERLED.un1_count_clk_2_cry_8_c_RNISPO2_LC_8_16_0 { POWERLED.un1_count_clk_2_cry_8_c_RNISPO2, POWERLED.un1_count_clk_2_cry_9_c }
ble_pack POWERLED.un1_count_clk_2_cry_9_c_RNITRP2_LC_8_16_1 { POWERLED.un1_count_clk_2_cry_9_c_RNITRP2, POWERLED.un1_count_clk_2_cry_10_c }
ble_pack POWERLED.un1_count_clk_2_cry_10_c_RNI50B2_LC_8_16_2 { POWERLED.un1_count_clk_2_cry_10_c_RNI50B2, POWERLED.un1_count_clk_2_cry_11_c }
ble_pack POWERLED.un1_count_clk_2_cry_11_c_RNI62C2_LC_8_16_3 { POWERLED.un1_count_clk_2_cry_11_c_RNI62C2, POWERLED.un1_count_clk_2_cry_12_c }
ble_pack POWERLED.un1_count_clk_2_cry_12_c_RNI74D2_LC_8_16_4 { POWERLED.un1_count_clk_2_cry_12_c_RNI74D2, POWERLED.un1_count_clk_2_cry_13_c }
ble_pack POWERLED.un1_count_clk_2_cry_13_c_RNI6TRA4_LC_8_16_5 { POWERLED.un1_count_clk_2_cry_13_c_RNI6TRA4, POWERLED.un1_count_clk_2_cry_14_c }
ble_pack POWERLED.un1_count_clk_2_cry_14_c_RNI98F2_LC_8_16_6 { POWERLED.un1_count_clk_2_cry_14_c_RNI98F2 }
ble_pack POWERLED.count_clk_RNIUMD84_0_14_LC_8_16_7 { POWERLED.count_clk_RNIUMD84_0[14] }
clb_pack LT_8_16 { POWERLED.un1_count_clk_2_cry_8_c_RNISPO2_LC_8_16_0, POWERLED.un1_count_clk_2_cry_9_c_RNITRP2_LC_8_16_1, POWERLED.un1_count_clk_2_cry_10_c_RNI50B2_LC_8_16_2, POWERLED.un1_count_clk_2_cry_11_c_RNI62C2_LC_8_16_3, POWERLED.un1_count_clk_2_cry_12_c_RNI74D2_LC_8_16_4, POWERLED.un1_count_clk_2_cry_13_c_RNI6TRA4_LC_8_16_5, POWERLED.un1_count_clk_2_cry_14_c_RNI98F2_LC_8_16_6, POWERLED.count_clk_RNIUMD84_0_14_LC_8_16_7 }
set_location LT_8_16 8 16
ble_pack RSMRST_PWRGD.count_RNIN0RE1_3_LC_9_1_0 { RSMRST_PWRGD.count_RNIN0RE1[3] }
ble_pack RSMRST_PWRGD.curr_state_7_1_0__m4_i_i_a2_LC_9_1_1 { RSMRST_PWRGD.curr_state_7_1_0_.m4_i_i_a2 }
ble_pack RSMRST_PWRGD.curr_state_0_LC_9_1_2 { RSMRST_PWRGD.curr_state_7_1_0_.m4_i_i, RSMRST_PWRGD.curr_state[0] }
ble_pack RSMRST_PWRGD.curr_state_RNISEFS1_1_LC_9_1_3 { RSMRST_PWRGD.curr_state_RNISEFS1[1] }
ble_pack RSMRST_PWRGD.RSMRSTn_2_LC_9_1_4 { RSMRST_PWRGD.curr_state_7_1_0__m4_i_i_a2_RSMRST_PWRGD.RSMRSTn_2_REP_LUT4_0, RSMRST_PWRGD.RSMRSTn_2 }
ble_pack RSMRST_PWRGD.curr_state_RNISEFS1_0_1_LC_9_1_5 { RSMRST_PWRGD.curr_state_RNISEFS1_0[1] }
ble_pack RSMRST_PWRGD.curr_state_7_1_0__G_14_LC_9_1_6 { RSMRST_PWRGD.curr_state_7_1_0_.G_14 }
ble_pack RSMRST_PWRGD.count_esr_RNO_0_15_LC_9_1_7 { RSMRST_PWRGD.count_esr_RNO_0[15] }
clb_pack LT_9_1 { RSMRST_PWRGD.count_RNIN0RE1_3_LC_9_1_0, RSMRST_PWRGD.curr_state_7_1_0__m4_i_i_a2_LC_9_1_1, RSMRST_PWRGD.curr_state_0_LC_9_1_2, RSMRST_PWRGD.curr_state_RNISEFS1_1_LC_9_1_3, RSMRST_PWRGD.RSMRSTn_2_LC_9_1_4, RSMRST_PWRGD.curr_state_RNISEFS1_0_1_LC_9_1_5, RSMRST_PWRGD.curr_state_7_1_0__G_14_LC_9_1_6, RSMRST_PWRGD.count_esr_RNO_0_15_LC_9_1_7 }
set_location LT_9_1 9 1
ble_pack POWERLED.func_state_RNIB4D36_1_LC_9_2_0 { POWERLED.func_state_RNIB4D36[1] }
ble_pack POWERLED.count_off_RNIOTGO_10_LC_9_2_1 { POWERLED.count_off_RNIOTGO[10] }
ble_pack POWERLED.dutycycle_1_0_iv_0_0_o2_0_LC_9_2_2 { POWERLED.dutycycle_1_0_iv_0_0_o2[0] }
ble_pack POWERLED.g0_18_LC_9_2_3 { POWERLED.g0_18 }
ble_pack POWERLED.func_state_RNI7KPT2_1_LC_9_2_4 { POWERLED.func_state_RNI7KPT2[1] }
ble_pack POWERLED.func_state_RNI5DLR_0_LC_9_2_5 { POWERLED.func_state_RNI5DLR[0] }
ble_pack POWERLED.func_state_RNIJ2SL7_1_LC_9_2_6 { POWERLED.func_state_RNIJ2SL7[1] }
ble_pack POWERLED.func_state_RNICVMGB_1_LC_9_2_7 { POWERLED.func_state_RNICVMGB[1] }
clb_pack LT_9_2 { POWERLED.func_state_RNIB4D36_1_LC_9_2_0, POWERLED.count_off_RNIOTGO_10_LC_9_2_1, POWERLED.dutycycle_1_0_iv_0_0_o2_0_LC_9_2_2, POWERLED.g0_18_LC_9_2_3, POWERLED.func_state_RNI7KPT2_1_LC_9_2_4, POWERLED.func_state_RNI5DLR_0_LC_9_2_5, POWERLED.func_state_RNIJ2SL7_1_LC_9_2_6, POWERLED.func_state_RNICVMGB_1_LC_9_2_7 }
set_location LT_9_2 9 2
ble_pack POWERLED.func_state_RNIDNS62_1_LC_9_3_0 { POWERLED.func_state_RNIDNS62[1] }
ble_pack POWERLED.func_state_RNI6NN75_1_LC_9_3_1 { POWERLED.func_state_RNI6NN75[1] }
ble_pack POWERLED.func_state_0_LC_9_3_2 { POWERLED.func_state_RNIGC9OO_0_POWERLED.func_state_0_REP_LUT4_0, POWERLED.func_state[0] }
ble_pack POWERLED.func_state_RNIP4521_1_LC_9_3_3 { POWERLED.func_state_RNIP4521[1] }
ble_pack POWERLED.func_state_RNI8KQ72_0_LC_9_3_4 { POWERLED.func_state_RNI8KQ72[0] }
ble_pack POWERLED.func_state_RNIGC9OO_0_LC_9_3_5 { POWERLED.func_state_RNIGC9OO[0] }
ble_pack POWERLED.func_state_RNI_1_0_LC_9_3_6 { POWERLED.func_state_RNI_1[0] }
ble_pack POWERLED.func_state_RNI_0_0_LC_9_3_7 { POWERLED.func_state_RNI_0[0] }
clb_pack LT_9_3 { POWERLED.func_state_RNIDNS62_1_LC_9_3_0, POWERLED.func_state_RNI6NN75_1_LC_9_3_1, POWERLED.func_state_0_LC_9_3_2, POWERLED.func_state_RNIP4521_1_LC_9_3_3, POWERLED.func_state_RNI8KQ72_0_LC_9_3_4, POWERLED.func_state_RNIGC9OO_0_LC_9_3_5, POWERLED.func_state_RNI_1_0_LC_9_3_6, POWERLED.func_state_RNI_0_0_LC_9_3_7 }
set_location LT_9_3 9 3
ble_pack POWERLED.N_430_i_LC_9_4_0 { POWERLED.N_430_i }
ble_pack POWERLED.g0_7_o3_LC_9_4_1 { POWERLED.g0_7_o3 }
ble_pack POWERLED.func_state_RNI1PE62_1_LC_9_4_2 { POWERLED.func_state_RNI1PE62[1] }
ble_pack POWERLED.dutycycle_RNI8H551_9_LC_9_4_3 { POWERLED.dutycycle_RNI8H551[9] }
ble_pack POWERLED.dutycycle_RNI6SKJ1_9_LC_9_4_4 { POWERLED.dutycycle_RNI6SKJ1[9] }
ble_pack POWERLED.g0_8_0_LC_9_4_5 { POWERLED.g0_8_0 }
ble_pack POWERLED.func_state_RNI_1_LC_9_4_6 { POWERLED.func_state_RNI[1] }
ble_pack POWERLED.func_state_RNI_1_1_LC_9_4_7 { POWERLED.func_state_RNI_1[1] }
clb_pack LT_9_4 { POWERLED.N_430_i_LC_9_4_0, POWERLED.g0_7_o3_LC_9_4_1, POWERLED.func_state_RNI1PE62_1_LC_9_4_2, POWERLED.dutycycle_RNI8H551_9_LC_9_4_3, POWERLED.dutycycle_RNI6SKJ1_9_LC_9_4_4, POWERLED.g0_8_0_LC_9_4_5, POWERLED.func_state_RNI_1_LC_9_4_6, POWERLED.func_state_RNI_1_1_LC_9_4_7 }
set_location LT_9_4 9 4
ble_pack POWERLED.func_state_RNI_0_1_LC_9_5_0 { POWERLED.func_state_RNI_0[1] }
ble_pack POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_0_a6_0_LC_9_5_1 { POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a6_0 }
ble_pack POWERLED.un1_m1_0_a2_LC_9_5_2 { POWERLED.un1_m1_0_a2 }
ble_pack POWERLED.N_215_i_0_o2_0_LC_9_5_3 { POWERLED.N_215_i_0_o2_0 }
ble_pack POWERLED.func_state_RNIRQ4D3_0_LC_9_5_4 { POWERLED.func_state_RNIRQ4D3[0] }
ble_pack POWERLED.func_state_RNIDNFD1_1_LC_9_5_5 { POWERLED.func_state_RNIDNFD1[1] }
ble_pack PCH_PWRGD.VCCST_EN_i_0_o2_LC_9_5_6 { PCH_PWRGD.VCCST_EN_i_0_o2 }
ble_pack POWERLED.func_state_RNIRKB61_1_LC_9_5_7 { POWERLED.func_state_RNIRKB61[1] }
clb_pack LT_9_5 { POWERLED.func_state_RNI_0_1_LC_9_5_0, POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_0_a6_0_LC_9_5_1, POWERLED.un1_m1_0_a2_LC_9_5_2, POWERLED.N_215_i_0_o2_0_LC_9_5_3, POWERLED.func_state_RNIRQ4D3_0_LC_9_5_4, POWERLED.func_state_RNIDNFD1_1_LC_9_5_5, PCH_PWRGD.VCCST_EN_i_0_o2_LC_9_5_6, POWERLED.func_state_RNIRKB61_1_LC_9_5_7 }
set_location LT_9_5 9 5
ble_pack POWERLED.dutycycle_RNI_3_6_LC_9_6_0 { POWERLED.dutycycle_RNI_3[6] }
ble_pack POWERLED.dutycycle_RNI12AS_6_LC_9_6_1 { POWERLED.dutycycle_RNI12AS[6] }
ble_pack POWERLED.dutycycle_RNI9S7D5_6_LC_9_6_2 { POWERLED.dutycycle_RNI9S7D5[6] }
ble_pack POWERLED.dutycycle_RNIH1T5A_6_LC_9_6_3 { POWERLED.dutycycle_RNIH1T5A[6] }
ble_pack POWERLED.un1_dutycycle_94_cry_4_c_RNIIFNR3_LC_9_6_4 { POWERLED.un1_dutycycle_94_cry_4_c_RNIIFNR3 }
ble_pack POWERLED.func_state_RNI12AS_1_LC_9_6_5 { POWERLED.func_state_RNI12AS[1] }
ble_pack POWERLED.un1_dutycycle_94_cry_5_c_RNIJHOR3_LC_9_6_6 { POWERLED.un1_dutycycle_94_cry_5_c_RNIJHOR3 }
ble_pack POWERLED.dutycycle_6_LC_9_6_7 { POWERLED.dutycycle_RNIH1T5A_6_POWERLED.dutycycle_6_REP_LUT4_0, POWERLED.dutycycle[6] }
clb_pack LT_9_6 { POWERLED.dutycycle_RNI_3_6_LC_9_6_0, POWERLED.dutycycle_RNI12AS_6_LC_9_6_1, POWERLED.dutycycle_RNI9S7D5_6_LC_9_6_2, POWERLED.dutycycle_RNIH1T5A_6_LC_9_6_3, POWERLED.un1_dutycycle_94_cry_4_c_RNIIFNR3_LC_9_6_4, POWERLED.func_state_RNI12AS_1_LC_9_6_5, POWERLED.un1_dutycycle_94_cry_5_c_RNIJHOR3_LC_9_6_6, POWERLED.dutycycle_6_LC_9_6_7 }
set_location LT_9_6 9 6
ble_pack POWERLED.dutycycle_RNI_1_0_LC_9_7_0 { POWERLED.dutycycle_RNI_1[0] }
ble_pack POWERLED.dutycycle_RNI_15_0_LC_9_7_1 { POWERLED.dutycycle_RNI_15[0] }
ble_pack COUNTER.tmp_0_fast_RNILKMD2_0_LC_9_7_2 { COUNTER.tmp_0_fast_RNILKMD2_0 }
ble_pack POWERLED.dutycycle_RNIO453C_5_LC_9_7_3 { POWERLED.dutycycle_RNIO453C[5] }
ble_pack COUNTER.tmp_0_fast_RNIGTMK4_LC_9_7_4 { COUNTER.tmp_0_fast_RNIGTMK4 }
ble_pack POWERLED.dutycycle_RNI_17_0_LC_9_7_5 { POWERLED.dutycycle_RNI_17[0] }
ble_pack POWERLED.dutycycle_RNI_11_0_LC_9_7_6 { POWERLED.dutycycle_RNI_11[0] }
ble_pack POWERLED.dutycycle_RNI87EE7_5_LC_9_7_7 { POWERLED.dutycycle_RNI87EE7[5] }
clb_pack LT_9_7 { POWERLED.dutycycle_RNI_1_0_LC_9_7_0, POWERLED.dutycycle_RNI_15_0_LC_9_7_1, COUNTER.tmp_0_fast_RNILKMD2_0_LC_9_7_2, POWERLED.dutycycle_RNIO453C_5_LC_9_7_3, COUNTER.tmp_0_fast_RNIGTMK4_LC_9_7_4, POWERLED.dutycycle_RNI_17_0_LC_9_7_5, POWERLED.dutycycle_RNI_11_0_LC_9_7_6, POWERLED.dutycycle_RNI87EE7_5_LC_9_7_7 }
set_location LT_9_7 9 7
ble_pack PCH_PWRGD.count_1_LC_9_8_0 { PCH_PWRGD.count_RNIHI041_1_PCH_PWRGD.count_1_REP_LUT4_0, PCH_PWRGD.count[1] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_axb_7_l_fx_LC_9_8_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_axb_7_l_fx }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_sbtinv_8_LC_9_8_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_sbtinv[8] }
ble_pack PCH_PWRGD.delayed_vccin_ok_RNI8LV32_0_LC_9_8_4 { PCH_PWRGD.delayed_vccin_ok_RNI8LV32_0 }
ble_pack POWERLED.func_state_RNI_3_1_LC_9_8_5 { POWERLED.func_state_RNI_3[1] }
ble_pack POWERLED.func_state_RNI_5_1_LC_9_8_6 { POWERLED.func_state_RNI_5[1] }
clb_pack LT_9_8 { PCH_PWRGD.count_1_LC_9_8_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_axb_7_l_fx_LC_9_8_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_sbtinv_8_LC_9_8_3, PCH_PWRGD.delayed_vccin_ok_RNI8LV32_0_LC_9_8_4, POWERLED.func_state_RNI_3_1_LC_9_8_5, POWERLED.func_state_RNI_5_1_LC_9_8_6 }
set_location LT_9_8 9 8
ble_pack POWERLED.un1_dutycycle_94_cry_0_c_LC_9_9_0 { POWERLED.un1_dutycycle_94_cry_0_c }
ble_pack POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU_LC_9_9_1 { POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU, POWERLED.un1_dutycycle_94_cry_1_c }
ble_pack POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV_LC_9_9_2 { POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV, POWERLED.un1_dutycycle_94_cry_2_c }
ble_pack POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01_LC_9_9_3 { POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01, POWERLED.un1_dutycycle_94_cry_3_c }
ble_pack POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11_LC_9_9_4 { POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11, POWERLED.un1_dutycycle_94_cry_4_c }
ble_pack POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21_LC_9_9_5 { POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21, POWERLED.un1_dutycycle_94_cry_5_c }
ble_pack POWERLED.un1_dutycycle_94_cry_5_c_RNI8K31_LC_9_9_6 { POWERLED.un1_dutycycle_94_cry_5_c_RNI8K31, POWERLED.un1_dutycycle_94_cry_6_c }
ble_pack POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41_LC_9_9_7 { POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41, POWERLED.un1_dutycycle_94_cry_7_c }
clb_pack LT_9_9 { POWERLED.un1_dutycycle_94_cry_0_c_LC_9_9_0, POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU_LC_9_9_1, POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV_LC_9_9_2, POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01_LC_9_9_3, POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11_LC_9_9_4, POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21_LC_9_9_5, POWERLED.un1_dutycycle_94_cry_5_c_RNI8K31_LC_9_9_6, POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41_LC_9_9_7 }
set_location LT_9_9 9 9
ble_pack POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51_LC_9_10_0 { POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51, POWERLED.un1_dutycycle_94_cry_8_c }
ble_pack POWERLED.un1_dutycycle_94_cry_8_c_RNIBQ61_LC_9_10_1 { POWERLED.un1_dutycycle_94_cry_8_c_RNIBQ61, POWERLED.un1_dutycycle_94_cry_9_c }
ble_pack POWERLED.un1_dutycycle_94_cry_9_c_RNICS71_LC_9_10_2 { POWERLED.un1_dutycycle_94_cry_9_c_RNICS71, POWERLED.un1_dutycycle_94_cry_10_c }
ble_pack POWERLED.un1_dutycycle_94_cry_10_c_RNIKFPE_LC_9_10_3 { POWERLED.un1_dutycycle_94_cry_10_c_RNIKFPE, POWERLED.un1_dutycycle_94_cry_11_c }
ble_pack POWERLED.un1_dutycycle_94_cry_11_c_RNILHQE_LC_9_10_4 { POWERLED.un1_dutycycle_94_cry_11_c_RNILHQE, POWERLED.un1_dutycycle_94_cry_12_c }
ble_pack POWERLED.un1_dutycycle_94_cry_12_c_RNIMJRE_LC_9_10_5 { POWERLED.un1_dutycycle_94_cry_12_c_RNIMJRE, POWERLED.un1_dutycycle_94_cry_13_c }
ble_pack POWERLED.un1_dutycycle_94_cry_13_c_RNINLSE_LC_9_10_6 { POWERLED.un1_dutycycle_94_cry_13_c_RNINLSE, POWERLED.un1_dutycycle_94_cry_14_c }
ble_pack POWERLED.un1_dutycycle_94_cry_14_c_RNIONTE_LC_9_10_7 { POWERLED.un1_dutycycle_94_cry_14_c_RNIONTE }
clb_pack LT_9_10 { POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51_LC_9_10_0, POWERLED.un1_dutycycle_94_cry_8_c_RNIBQ61_LC_9_10_1, POWERLED.un1_dutycycle_94_cry_9_c_RNICS71_LC_9_10_2, POWERLED.un1_dutycycle_94_cry_10_c_RNIKFPE_LC_9_10_3, POWERLED.un1_dutycycle_94_cry_11_c_RNILHQE_LC_9_10_4, POWERLED.un1_dutycycle_94_cry_12_c_RNIMJRE_LC_9_10_5, POWERLED.un1_dutycycle_94_cry_13_c_RNINLSE_LC_9_10_6, POWERLED.un1_dutycycle_94_cry_14_c_RNIONTE_LC_9_10_7 }
set_location LT_9_10 9 10
ble_pack POWERLED.dutycycle_RNI_5_12_LC_9_11_0 { POWERLED.dutycycle_RNI_5[12] }
ble_pack POWERLED.dutycycle_11_LC_9_11_1 { POWERLED.dutycycle_RNI6G5Q6_11_POWERLED.dutycycle_11_REP_LUT4_0, POWERLED.dutycycle[11] }
ble_pack POWERLED.dutycycle_RNI_1_11_LC_9_11_2 { POWERLED.dutycycle_RNI_1[11] }
ble_pack POWERLED.dutycycle_RNI_2_11_LC_9_11_3 { POWERLED.dutycycle_RNI_2[11] }
ble_pack POWERLED.dutycycle_RNI6G5Q6_11_LC_9_11_4 { POWERLED.dutycycle_RNI6G5Q6[11] }
ble_pack POWERLED.dutycycle_RNI_2_12_LC_9_11_5 { POWERLED.dutycycle_RNI_2[12] }
ble_pack POWERLED.dutycycle_RNI_6_12_LC_9_11_6 { POWERLED.dutycycle_RNI_6[12] }
ble_pack POWERLED.dutycycle_RNI_0_12_LC_9_11_7 { POWERLED.dutycycle_RNI_0[12] }
clb_pack LT_9_11 { POWERLED.dutycycle_RNI_5_12_LC_9_11_0, POWERLED.dutycycle_11_LC_9_11_1, POWERLED.dutycycle_RNI_1_11_LC_9_11_2, POWERLED.dutycycle_RNI_2_11_LC_9_11_3, POWERLED.dutycycle_RNI6G5Q6_11_LC_9_11_4, POWERLED.dutycycle_RNI_2_12_LC_9_11_5, POWERLED.dutycycle_RNI_6_12_LC_9_11_6, POWERLED.dutycycle_RNI_0_12_LC_9_11_7 }
set_location LT_9_11 9 11
ble_pack POWERLED.dutycycle_RNI_14_LC_9_12_0 { POWERLED.dutycycle_RNI[14] }
ble_pack POWERLED.dutycycle_RNI_1_4_LC_9_12_1 { POWERLED.dutycycle_RNI_1[4] }
ble_pack POWERLED.dutycycle_RNI_6_10_LC_9_12_2 { POWERLED.dutycycle_RNI_6[10] }
ble_pack POWERLED.dutycycle_RNI_1_9_LC_9_12_3 { POWERLED.dutycycle_RNI_1[9] }
ble_pack POWERLED.dutycycle_RNITRJC6_10_LC_9_12_4 { POWERLED.dutycycle_RNITRJC6[10] }
ble_pack POWERLED.dutycycle_RNI_10_LC_9_12_5 { POWERLED.dutycycle_RNI[10] }
ble_pack POWERLED.dutycycle_RNI_0_9_LC_9_12_6 { POWERLED.dutycycle_RNI_0[9] }
ble_pack POWERLED.dutycycle_10_LC_9_12_7 { POWERLED.dutycycle_RNITRJC6_10_POWERLED.dutycycle_10_REP_LUT4_0, POWERLED.dutycycle[10] }
clb_pack LT_9_12 { POWERLED.dutycycle_RNI_14_LC_9_12_0, POWERLED.dutycycle_RNI_1_4_LC_9_12_1, POWERLED.dutycycle_RNI_6_10_LC_9_12_2, POWERLED.dutycycle_RNI_1_9_LC_9_12_3, POWERLED.dutycycle_RNITRJC6_10_LC_9_12_4, POWERLED.dutycycle_RNI_10_LC_9_12_5, POWERLED.dutycycle_RNI_0_9_LC_9_12_6, POWERLED.dutycycle_10_LC_9_12_7 }
set_location LT_9_12 9 12
ble_pack POWERLED.dutycycle_RNI_0_8_LC_9_13_0 { POWERLED.dutycycle_RNI_0[8] }
ble_pack POWERLED.dutycycle_RNIHDMC5_9_LC_9_13_1 { POWERLED.dutycycle_RNIHDMC5[9] }
ble_pack POWERLED.dutycycle_9_LC_9_13_2 { POWERLED.dutycycle_RNIKUPA6_9_POWERLED.dutycycle_9_REP_LUT4_0, POWERLED.dutycycle[9] }
ble_pack POWERLED.dutycycle_RNI_1_10_LC_9_13_3 { POWERLED.dutycycle_RNI_1[10] }
ble_pack POWERLED.dutycycle_RNI_0_13_LC_9_13_4 { POWERLED.dutycycle_RNI_0[13] }
ble_pack POWERLED.dutycycle_RNIKUPA6_9_LC_9_13_5 { POWERLED.dutycycle_RNIKUPA6[9] }
ble_pack POWERLED.dutycycle_RNI_5_10_LC_9_13_6 { POWERLED.dutycycle_RNI_5[10] }
ble_pack POWERLED.dutycycle_RNI_9_LC_9_13_7 { POWERLED.dutycycle_RNI[9] }
clb_pack LT_9_13 { POWERLED.dutycycle_RNI_0_8_LC_9_13_0, POWERLED.dutycycle_RNIHDMC5_9_LC_9_13_1, POWERLED.dutycycle_9_LC_9_13_2, POWERLED.dutycycle_RNI_1_10_LC_9_13_3, POWERLED.dutycycle_RNI_0_13_LC_9_13_4, POWERLED.dutycycle_RNIKUPA6_9_LC_9_13_5, POWERLED.dutycycle_RNI_5_10_LC_9_13_6, POWERLED.dutycycle_RNI_9_LC_9_13_7 }
set_location LT_9_13 9 13
ble_pack POWERLED.count_clk_RNINSEUC_7_LC_9_14_0 { POWERLED.count_clk_RNINSEUC[7] }
ble_pack POWERLED.count_clk_3_LC_9_14_1 { POWERLED.count_clk_3_THRU_LUT4_0, POWERLED.count_clk[3] }
ble_pack POWERLED.count_clk_RNI2JGI4_3_LC_9_14_2 { POWERLED.count_clk_RNI2JGI4[3] }
ble_pack POWERLED.count_clk_RNI_3_LC_9_14_3 { POWERLED.count_clk_RNI[3] }
ble_pack POWERLED.count_clk_RNINSEUC_6_LC_9_14_4 { POWERLED.count_clk_RNINSEUC[6] }
ble_pack POWERLED.count_clk_RNI2JGI4_0_3_LC_9_14_5 { POWERLED.count_clk_RNI2JGI4_0[3] }
ble_pack POWERLED.count_clk_RNI2JGI4_1_3_LC_9_14_6 { POWERLED.count_clk_RNI2JGI4_1[3] }
ble_pack POWERLED.count_clk_RNINSEUC_1_10_LC_9_14_7 { POWERLED.count_clk_RNINSEUC_1[10] }
clb_pack LT_9_14 { POWERLED.count_clk_RNINSEUC_7_LC_9_14_0, POWERLED.count_clk_3_LC_9_14_1, POWERLED.count_clk_RNI2JGI4_3_LC_9_14_2, POWERLED.count_clk_RNI_3_LC_9_14_3, POWERLED.count_clk_RNINSEUC_6_LC_9_14_4, POWERLED.count_clk_RNI2JGI4_0_3_LC_9_14_5, POWERLED.count_clk_RNI2JGI4_1_3_LC_9_14_6, POWERLED.count_clk_RNINSEUC_1_10_LC_9_14_7 }
set_location LT_9_14 9 14
ble_pack POWERLED.count_clk_5_LC_9_15_0 { POWERLED.count_clk_5_THRU_LUT4_0, POWERLED.count_clk[5] }
ble_pack POWERLED.count_clk_RNIE5NI4_9_LC_9_15_1 { POWERLED.count_clk_RNIE5NI4[9] }
ble_pack POWERLED.count_clk_RNINSEUC_0_10_LC_9_15_2 { POWERLED.count_clk_RNINSEUC_0[10] }
ble_pack POWERLED.count_clk_9_LC_9_15_3 { POWERLED.count_clk_9_THRU_LUT4_0, POWERLED.count_clk[9] }
ble_pack POWERLED.count_clk_RNI6PII4_5_LC_9_15_4 { POWERLED.count_clk_RNI6PII4[5] }
ble_pack POWERLED.count_clk_RNIAVKI4_7_LC_9_15_5 { POWERLED.count_clk_RNIAVKI4[7] }
ble_pack POWERLED.count_clk_RNI_1_LC_9_15_6 { POWERLED.count_clk_RNI[1] }
ble_pack POWERLED.count_clk_7_LC_9_15_7 { POWERLED.count_clk_7_THRU_LUT4_0, POWERLED.count_clk[7] }
clb_pack LT_9_15 { POWERLED.count_clk_5_LC_9_15_0, POWERLED.count_clk_RNIE5NI4_9_LC_9_15_1, POWERLED.count_clk_RNINSEUC_0_10_LC_9_15_2, POWERLED.count_clk_9_LC_9_15_3, POWERLED.count_clk_RNI6PII4_5_LC_9_15_4, POWERLED.count_clk_RNIAVKI4_7_LC_9_15_5, POWERLED.count_clk_RNI_1_LC_9_15_6, POWERLED.count_clk_7_LC_9_15_7 }
set_location LT_9_15 9 15
ble_pack POWERLED.count_clk_RNI2NPA4_12_LC_9_16_0 { POWERLED.count_clk_RNI2NPA4[12] }
ble_pack POWERLED.count_clk_12_LC_9_16_1 { POWERLED.count_clk_12_THRU_LUT4_0, POWERLED.count_clk[12] }
ble_pack POWERLED.count_clk_RNINE7B4_10_LC_9_16_2 { POWERLED.count_clk_RNINE7B4[10] }
ble_pack POWERLED.count_clk_RNINSEUC_10_LC_9_16_3 { POWERLED.count_clk_RNINSEUC[10] }
ble_pack POWERLED.count_clk_RNIUMD84_14_LC_9_16_4 { POWERLED.count_clk_RNIUMD84[14] }
ble_pack POWERLED.count_clk_RNI2NPA4_0_12_LC_9_16_5 { POWERLED.count_clk_RNI2NPA4_0[12] }
ble_pack POWERLED.count_clk_14_LC_9_16_6 { POWERLED.count_clk_14_THRU_LUT4_0, POWERLED.count_clk[14] }
clb_pack LT_9_16 { POWERLED.count_clk_RNI2NPA4_12_LC_9_16_0, POWERLED.count_clk_12_LC_9_16_1, POWERLED.count_clk_RNINE7B4_10_LC_9_16_2, POWERLED.count_clk_RNINSEUC_10_LC_9_16_3, POWERLED.count_clk_RNIUMD84_14_LC_9_16_4, POWERLED.count_clk_RNI2NPA4_0_12_LC_9_16_5, POWERLED.count_clk_14_LC_9_16_6 }
set_location LT_9_16 9 16
ble_pack POWERLED.count_off_9_LC_11_2_0 { POWERLED.count_off_9_THRU_LUT4_0, POWERLED.count_off[9] }
ble_pack POWERLED.count_off_RNIH3EQ11_9_LC_11_2_1 { POWERLED.count_off_RNIH3EQ11[9] }
ble_pack POWERLED.count_off_RNI_10_LC_11_2_2 { POWERLED.count_off_RNI[10] }
ble_pack POWERLED.count_off_RNIQDJO11_10_LC_11_2_3 { POWERLED.count_off_RNIQDJO11[10] }
ble_pack POWERLED.count_off_10_LC_11_2_4 { POWERLED.count_off_10_THRU_LUT4_0, POWERLED.count_off[10] }
ble_pack POWERLED.count_off_RNI5O1N11_12_LC_11_2_5 { POWERLED.count_off_RNI5O1N11[12] }
ble_pack POWERLED.count_off_12_LC_11_2_6 { POWERLED.count_off_12_THRU_LUT4_0, POWERLED.count_off[12] }
ble_pack POWERLED.count_off_RNI9U3N11_14_LC_11_2_7 { POWERLED.count_off_RNI9U3N11[14] }
clb_pack LT_11_2 { POWERLED.count_off_9_LC_11_2_0, POWERLED.count_off_RNIH3EQ11_9_LC_11_2_1, POWERLED.count_off_RNI_10_LC_11_2_2, POWERLED.count_off_RNIQDJO11_10_LC_11_2_3, POWERLED.count_off_10_LC_11_2_4, POWERLED.count_off_RNI5O1N11_12_LC_11_2_5, POWERLED.count_off_12_LC_11_2_6, POWERLED.count_off_RNI9U3N11_14_LC_11_2_7 }
set_location LT_11_2 11 2
ble_pack POWERLED.un3_count_off_1_cry_1_c_LC_11_3_0 { POWERLED.un3_count_off_1_cry_1_c }
ble_pack POWERLED.un3_count_off_1_cry_1_c_RNI3666G_LC_11_3_1 { POWERLED.un3_count_off_1_cry_1_c_RNI3666G, POWERLED.un3_count_off_1_cry_2_c }
ble_pack POWERLED.un3_count_off_1_cry_2_c_RNIO91F_LC_11_3_2 { POWERLED.un3_count_off_1_cry_2_c_RNIO91F, POWERLED.un3_count_off_1_cry_3_c }
ble_pack POWERLED.un3_count_off_1_cry_3_c_RNIPB2F_LC_11_3_3 { POWERLED.un3_count_off_1_cry_3_c_RNIPB2F, POWERLED.un3_count_off_1_cry_4_c }
ble_pack POWERLED.un3_count_off_1_cry_4_c_RNI6C96G_LC_11_3_4 { POWERLED.un3_count_off_1_cry_4_c_RNI6C96G, POWERLED.un3_count_off_1_cry_5_c }
ble_pack POWERLED.un3_count_off_1_cry_5_c_RNI7EA6G_LC_11_3_5 { POWERLED.un3_count_off_1_cry_5_c_RNI7EA6G, POWERLED.un3_count_off_1_cry_6_c }
ble_pack POWERLED.un3_count_off_1_cry_6_c_RNI8GB6G_LC_11_3_6 { POWERLED.un3_count_off_1_cry_6_c_RNI8GB6G, POWERLED.un3_count_off_1_cry_7_c }
ble_pack POWERLED.un3_count_off_1_cry_7_c_RNI9IC6G_LC_11_3_7 { POWERLED.un3_count_off_1_cry_7_c_RNI9IC6G, POWERLED.un3_count_off_1_cry_8_c }
clb_pack LT_11_3 { POWERLED.un3_count_off_1_cry_1_c_LC_11_3_0, POWERLED.un3_count_off_1_cry_1_c_RNI3666G_LC_11_3_1, POWERLED.un3_count_off_1_cry_2_c_RNIO91F_LC_11_3_2, POWERLED.un3_count_off_1_cry_3_c_RNIPB2F_LC_11_3_3, POWERLED.un3_count_off_1_cry_4_c_RNI6C96G_LC_11_3_4, POWERLED.un3_count_off_1_cry_5_c_RNI7EA6G_LC_11_3_5, POWERLED.un3_count_off_1_cry_6_c_RNI8GB6G_LC_11_3_6, POWERLED.un3_count_off_1_cry_7_c_RNI9IC6G_LC_11_3_7 }
set_location LT_11_3 11 3
ble_pack POWERLED.un3_count_off_1_cry_8_c_RNIAKD6G_LC_11_4_0 { POWERLED.un3_count_off_1_cry_8_c_RNIAKD6G, POWERLED.un3_count_off_1_cry_9_c }
ble_pack POWERLED.un3_count_off_1_cry_9_c_RNIBME6G_LC_11_4_1 { POWERLED.un3_count_off_1_cry_9_c_RNIBME6G, POWERLED.un3_count_off_1_cry_10_c }
ble_pack POWERLED.un3_count_off_1_cry_10_c_RNIJSR4G_LC_11_4_2 { POWERLED.un3_count_off_1_cry_10_c_RNIJSR4G, POWERLED.un3_count_off_1_cry_11_c }
ble_pack POWERLED.un3_count_off_1_cry_11_c_RNIKUS4G_LC_11_4_3 { POWERLED.un3_count_off_1_cry_11_c_RNIKUS4G, POWERLED.un3_count_off_1_cry_12_c }
ble_pack POWERLED.un3_count_off_1_cry_12_c_RNIL0U4G_LC_11_4_4 { POWERLED.un3_count_off_1_cry_12_c_RNIL0U4G, POWERLED.un3_count_off_1_cry_13_c }
ble_pack POWERLED.un3_count_off_1_cry_13_c_RNIM2V4G_LC_11_4_5 { POWERLED.un3_count_off_1_cry_13_c_RNIM2V4G, POWERLED.un3_count_off_1_cry_14_c }
ble_pack POWERLED.un3_count_off_1_cry_14_c_RNIN405G_LC_11_4_6 { POWERLED.un3_count_off_1_cry_14_c_RNIN405G }
clb_pack LT_11_4 { POWERLED.un3_count_off_1_cry_8_c_RNIAKD6G_LC_11_4_0, POWERLED.un3_count_off_1_cry_9_c_RNIBME6G_LC_11_4_1, POWERLED.un3_count_off_1_cry_10_c_RNIJSR4G_LC_11_4_2, POWERLED.un3_count_off_1_cry_11_c_RNIKUS4G_LC_11_4_3, POWERLED.un3_count_off_1_cry_12_c_RNIL0U4G_LC_11_4_4, POWERLED.un3_count_off_1_cry_13_c_RNIM2V4G_LC_11_4_5, POWERLED.un3_count_off_1_cry_14_c_RNIN405G_LC_11_4_6 }
set_location LT_11_4 11 4
ble_pack POWERLED.func_state_RNIBH2F5_1_LC_11_5_0 { POWERLED.func_state_RNIBH2F5[1] }
ble_pack POWERLED.func_state_RNIVO7PG_1_LC_11_5_1 { POWERLED.func_state_RNIVO7PG[1] }
ble_pack POWERLED.func_state_RNIFFPVI_1_LC_11_5_2 { POWERLED.func_state_RNIFFPVI[1] }
ble_pack POWERLED.dutycycle_RNI_3_2_LC_11_5_3 { POWERLED.dutycycle_RNI_3[2] }
ble_pack POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_0_0_2_1_LC_11_5_4 { POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_2_1 }
ble_pack POWERLED.count_off_RNIT3R01_10_LC_11_5_5 { POWERLED.count_off_RNIT3R01[10] }
ble_pack POWERLED.func_state_1_LC_11_5_6 { POWERLED.func_state_RNIFFPVI_1_POWERLED.func_state_1_REP_LUT4_0, POWERLED.func_state[1] }
ble_pack POWERLED.un1_count_clk_1_sqmuxa_0_0_o2_0_LC_11_5_7 { POWERLED.un1_count_clk_1_sqmuxa_0_0_o2_0 }
clb_pack LT_11_5 { POWERLED.func_state_RNIBH2F5_1_LC_11_5_0, POWERLED.func_state_RNIVO7PG_1_LC_11_5_1, POWERLED.func_state_RNIFFPVI_1_LC_11_5_2, POWERLED.dutycycle_RNI_3_2_LC_11_5_3, POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_0_0_2_1_LC_11_5_4, POWERLED.count_off_RNIT3R01_10_LC_11_5_5, POWERLED.func_state_1_LC_11_5_6, POWERLED.un1_count_clk_1_sqmuxa_0_0_o2_0_LC_11_5_7 }
set_location LT_11_5 11 5
ble_pack POWERLED.count_off_3_LC_11_6_0 { POWERLED.count_off_RNO[3], POWERLED.count_off[3] }
ble_pack POWERLED.count_off_4_LC_11_6_1 { POWERLED.count_off_RNO[4], POWERLED.count_off[4] }
ble_pack POWERLED.count_off_RNI7K8Q11_4_LC_11_6_2 { POWERLED.count_off_RNI7K8Q11[4] }
ble_pack POWERLED.count_off_RNI5H7Q11_3_LC_11_6_3 { POWERLED.count_off_RNI5H7Q11[3] }
ble_pack POWERLED.count_off_RNI_3_LC_11_6_4 { POWERLED.count_off_RNI[3] }
ble_pack POWERLED.count_off_RNI_0_10_LC_11_6_5 { POWERLED.count_off_RNI_0[10] }
ble_pack POWERLED.count_off_RNI8AQH_10_LC_11_6_6 { POWERLED.count_off_RNI8AQH[10] }
ble_pack POWERLED.func_state_RNIU30A4_1_LC_11_6_7 { POWERLED.func_state_RNIU30A4[1] }
clb_pack LT_11_6 { POWERLED.count_off_3_LC_11_6_0, POWERLED.count_off_4_LC_11_6_1, POWERLED.count_off_RNI7K8Q11_4_LC_11_6_2, POWERLED.count_off_RNI5H7Q11_3_LC_11_6_3, POWERLED.count_off_RNI_3_LC_11_6_4, POWERLED.count_off_RNI_0_10_LC_11_6_5, POWERLED.count_off_RNI8AQH_10_LC_11_6_6, POWERLED.func_state_RNIU30A4_1_LC_11_6_7 }
set_location LT_11_6 11 6
ble_pack POWERLED.func_state_RNI2O4A1_1_LC_11_7_0 { POWERLED.func_state_RNI2O4A1[1] }
ble_pack POWERLED.count_clk_RNIA61DE_10_LC_11_7_1 { POWERLED.count_clk_RNIA61DE[10] }
ble_pack POWERLED.func_state_RNICU5NF_1_LC_11_7_2 { POWERLED.func_state_RNICU5NF[1] }
ble_pack POWERLED.func_state_RNI34G9_0_LC_11_7_3 { POWERLED.func_state_RNI34G9[0] }
ble_pack POWERLED.un1_dutycycle_94_cry_5_c_RNIIKO01_LC_11_7_4 { POWERLED.un1_dutycycle_94_cry_5_c_RNIIKO01 }
ble_pack POWERLED.dutycycle_RNIMQ0F_5_LC_11_7_5 { POWERLED.dutycycle_RNIMQ0F[5] }
ble_pack POWERLED.func_state_RNI5DLR_0_1_LC_11_7_6 { POWERLED.func_state_RNI5DLR_0[1] }
ble_pack POWERLED.count_clk_RNI2O4A1_7_LC_11_7_7 { POWERLED.count_clk_RNI2O4A1[7] }
clb_pack LT_11_7 { POWERLED.func_state_RNI2O4A1_1_LC_11_7_0, POWERLED.count_clk_RNIA61DE_10_LC_11_7_1, POWERLED.func_state_RNICU5NF_1_LC_11_7_2, POWERLED.func_state_RNI34G9_0_LC_11_7_3, POWERLED.un1_dutycycle_94_cry_5_c_RNIIKO01_LC_11_7_4, POWERLED.dutycycle_RNIMQ0F_5_LC_11_7_5, POWERLED.func_state_RNI5DLR_0_1_LC_11_7_6, POWERLED.count_clk_RNI2O4A1_7_LC_11_7_7 }
set_location LT_11_7 11 7
ble_pack POWERLED.dutycycle_RNI_14_3_LC_11_8_0 { POWERLED.dutycycle_RNI_14[3] }
ble_pack POWERLED.dutycycle_RNI2MQD_5_LC_11_8_1 { POWERLED.dutycycle_RNI2MQD[5] }
ble_pack POWERLED.func_state_RNI2MQD_0_LC_11_8_2 { POWERLED.func_state_RNI2MQD[0] }
ble_pack POWERLED.dutycycle_RNIDASB1_6_LC_11_8_3 { POWERLED.dutycycle_RNIDASB1[6] }
ble_pack POWERLED.dutycycle_RNI_2_6_LC_11_8_4 { POWERLED.dutycycle_RNI_2[6] }
ble_pack POWERLED.dutycycle_RNI6SKJ1_3_LC_11_8_5 { POWERLED.dutycycle_RNI6SKJ1[3] }
ble_pack POWERLED.func_state_RNI9S7D5_1_LC_11_8_6 { POWERLED.func_state_RNI9S7D5[1] }
ble_pack POWERLED.func_state_RNIJ17U4_1_LC_11_8_7 { POWERLED.func_state_RNIJ17U4[1] }
clb_pack LT_11_8 { POWERLED.dutycycle_RNI_14_3_LC_11_8_0, POWERLED.dutycycle_RNI2MQD_5_LC_11_8_1, POWERLED.func_state_RNI2MQD_0_LC_11_8_2, POWERLED.dutycycle_RNIDASB1_6_LC_11_8_3, POWERLED.dutycycle_RNI_2_6_LC_11_8_4, POWERLED.dutycycle_RNI6SKJ1_3_LC_11_8_5, POWERLED.func_state_RNI9S7D5_1_LC_11_8_6, POWERLED.func_state_RNIJ17U4_1_LC_11_8_7 }
set_location LT_11_8 11 8
ble_pack POWERLED.dutycycle_RNILC2B6_4_LC_11_9_0 { POWERLED.dutycycle_RNILC2B6[4] }
ble_pack POWERLED.un1_dutycycle_94_cry_3_c_RNIFPUF_LC_11_9_1 { POWERLED.un1_dutycycle_94_cry_3_c_RNIFPUF }
ble_pack POWERLED.dutycycle_4_LC_11_9_2 { POWERLED.dutycycle_RNILC2B6_4_POWERLED.dutycycle_4_REP_LUT4_0, POWERLED.dutycycle[4] }
ble_pack POWERLED.dutycycle_7_LC_11_9_3 { POWERLED.dutycycle_RNIHG6Q6_7_POWERLED.dutycycle_7_REP_LUT4_0, POWERLED.dutycycle[7] }
ble_pack POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G_LC_11_9_4 { POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G }
ble_pack POWERLED.dutycycle_RNIHG6Q6_7_LC_11_9_5 { POWERLED.dutycycle_RNIHG6Q6[7] }
ble_pack POWERLED.dutycycle_RNI_10_3_LC_11_9_6 { POWERLED.dutycycle_RNI_10[3] }
ble_pack POWERLED.dutycycle_RNI_0_4_LC_11_9_7 { POWERLED.dutycycle_RNI_0[4] }
clb_pack LT_11_9 { POWERLED.dutycycle_RNILC2B6_4_LC_11_9_0, POWERLED.un1_dutycycle_94_cry_3_c_RNIFPUF_LC_11_9_1, POWERLED.dutycycle_4_LC_11_9_2, POWERLED.dutycycle_7_LC_11_9_3, POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G_LC_11_9_4, POWERLED.dutycycle_RNIHG6Q6_7_LC_11_9_5, POWERLED.dutycycle_RNI_10_3_LC_11_9_6, POWERLED.dutycycle_RNI_0_4_LC_11_9_7 }
set_location LT_11_9 11 9
ble_pack POWERLED.dutycycle_RNI2MQD_7_LC_11_10_0 { POWERLED.dutycycle_RNI2MQD[7] }
ble_pack POWERLED.func_state_RNI_2_1_LC_11_10_1 { POWERLED.func_state_RNI_2[1] }
ble_pack POWERLED.dutycycle_RNIMQ0F_7_LC_11_10_2 { POWERLED.dutycycle_RNIMQ0F[7] }
ble_pack POWERLED.func_state_RNI2MQD_1_LC_11_10_3 { POWERLED.func_state_RNI2MQD[1] }
ble_pack POWERLED.func_state_RNI_8_1_LC_11_10_4 { POWERLED.func_state_RNI_8[1] }
ble_pack POWERLED.func_state_RNIMQ0F_0_1_LC_11_10_5 { POWERLED.func_state_RNIMQ0F_0[1] }
ble_pack POWERLED.dutycycle_RNIEBSB1_7_LC_11_10_6 { POWERLED.dutycycle_RNIEBSB1[7] }
ble_pack POWERLED.un1_dutycycle_94_cry_1_c_RNIS27B2_LC_11_10_7 { POWERLED.un1_dutycycle_94_cry_1_c_RNIS27B2 }
clb_pack LT_11_10 { POWERLED.dutycycle_RNI2MQD_7_LC_11_10_0, POWERLED.func_state_RNI_2_1_LC_11_10_1, POWERLED.dutycycle_RNIMQ0F_7_LC_11_10_2, POWERLED.func_state_RNI2MQD_1_LC_11_10_3, POWERLED.func_state_RNI_8_1_LC_11_10_4, POWERLED.func_state_RNIMQ0F_0_1_LC_11_10_5, POWERLED.dutycycle_RNIEBSB1_7_LC_11_10_6, POWERLED.un1_dutycycle_94_cry_1_c_RNIS27B2_LC_11_10_7 }
set_location LT_11_10 11 10
ble_pack POWERLED.func_state_RNI3T8L1_0_1_LC_11_11_0 { POWERLED.func_state_RNI3T8L1_0[1] }
ble_pack POWERLED.un1_count_clk_1_sqmuxa_0_0_o2_LC_11_11_1 { POWERLED.un1_count_clk_1_sqmuxa_0_0_o2 }
ble_pack POWERLED.func_state_RNIH37EG_1_LC_11_11_2 { POWERLED.func_state_RNIH37EG[1] }
ble_pack POWERLED.func_state_RNIS94QD_1_LC_11_11_4 { POWERLED.func_state_RNIS94QD[1] }
ble_pack POWERLED.func_state_RNI5DLR_1_LC_11_11_5 { POWERLED.func_state_RNI5DLR[1] }
ble_pack POWERLED.count_clk_RNI02AS_6_LC_11_11_6 { POWERLED.count_clk_RNI02AS[6] }
clb_pack LT_11_11 { POWERLED.func_state_RNI3T8L1_0_1_LC_11_11_0, POWERLED.un1_count_clk_1_sqmuxa_0_0_o2_LC_11_11_1, POWERLED.func_state_RNIH37EG_1_LC_11_11_2, POWERLED.func_state_RNIS94QD_1_LC_11_11_4, POWERLED.func_state_RNI5DLR_1_LC_11_11_5, POWERLED.count_clk_RNI02AS_6_LC_11_11_6 }
set_location LT_11_11 11 11
ble_pack POWERLED.dutycycle_RNI6SKJ1_10_LC_11_12_0 { POWERLED.dutycycle_RNI6SKJ1[10] }
ble_pack POWERLED.dutycycle_RNI6SKJ1_0_10_LC_11_12_1 { POWERLED.dutycycle_RNI6SKJ1_0[10] }
ble_pack POWERLED.dutycycle_RNI_9_3_LC_11_12_2 { POWERLED.dutycycle_RNI_9[3] }
ble_pack POWERLED.dutycycle_RNIMSAB1_11_LC_11_12_3 { POWERLED.dutycycle_RNIMSAB1[11] }
ble_pack POWERLED.dutycycle_RNIHDMC5_11_LC_11_12_4 { POWERLED.dutycycle_RNIHDMC5[11] }
ble_pack POWERLED.dutycycle_RNIMSAB1_10_LC_11_12_5 { POWERLED.dutycycle_RNIMSAB1[10] }
ble_pack POWERLED.dutycycle_RNI6SKJ1_11_LC_11_12_6 { POWERLED.dutycycle_RNI6SKJ1[11] }
ble_pack POWERLED.dutycycle_RNI6SKJ1_0_11_LC_11_12_7 { POWERLED.dutycycle_RNI6SKJ1_0[11] }
clb_pack LT_11_12 { POWERLED.dutycycle_RNI6SKJ1_10_LC_11_12_0, POWERLED.dutycycle_RNI6SKJ1_0_10_LC_11_12_1, POWERLED.dutycycle_RNI_9_3_LC_11_12_2, POWERLED.dutycycle_RNIMSAB1_11_LC_11_12_3, POWERLED.dutycycle_RNIHDMC5_11_LC_11_12_4, POWERLED.dutycycle_RNIMSAB1_10_LC_11_12_5, POWERLED.dutycycle_RNI6SKJ1_11_LC_11_12_6, POWERLED.dutycycle_RNI6SKJ1_0_11_LC_11_12_7 }
set_location LT_11_12 11 12
ble_pack POWERLED.dutycycle_RNI3T8L1_14_LC_11_13_0 { POWERLED.dutycycle_RNI3T8L1[14] }
ble_pack POWERLED.dutycycle_RNIMSAB1_14_LC_11_13_1 { POWERLED.dutycycle_RNIMSAB1[14] }
ble_pack POWERLED.dutycycle_RNIQ8KL5_14_LC_11_13_2 { POWERLED.dutycycle_RNIQ8KL5[14] }
ble_pack POWERLED.dutycycle_RNIE3861_12_LC_11_13_3 { POWERLED.dutycycle_RNIE3861[12] }
ble_pack POWERLED.dutycycle_RNIE3861_0_12_LC_11_13_4 { POWERLED.dutycycle_RNIE3861_0[12] }
ble_pack POWERLED.dutycycle_RNIMSAB1_12_LC_11_13_5 { POWERLED.dutycycle_RNIMSAB1[12] }
ble_pack POWERLED.dutycycle_RNIPK9V4_12_LC_11_13_6 { POWERLED.dutycycle_RNIPK9V4[12] }
ble_pack POWERLED.count_off_RNIB15N11_15_LC_11_13_7 { POWERLED.count_off_RNIB15N11[15] }
clb_pack LT_11_13 { POWERLED.dutycycle_RNI3T8L1_14_LC_11_13_0, POWERLED.dutycycle_RNIMSAB1_14_LC_11_13_1, POWERLED.dutycycle_RNIQ8KL5_14_LC_11_13_2, POWERLED.dutycycle_RNIE3861_12_LC_11_13_3, POWERLED.dutycycle_RNIE3861_0_12_LC_11_13_4, POWERLED.dutycycle_RNIMSAB1_12_LC_11_13_5, POWERLED.dutycycle_RNIPK9V4_12_LC_11_13_6, POWERLED.count_off_RNIB15N11_15_LC_11_13_7 }
set_location LT_11_13 11 13
ble_pack POWERLED.count_off_15_LC_11_14_2 { POWERLED.count_off_15_THRU_LUT4_0, POWERLED.count_off[15] }
clb_pack LT_11_14 { POWERLED.count_off_15_LC_11_14_2 }
set_location LT_11_14 11 14
ble_pack POWERLED.func_state_RNIUQMRH_1_LC_11_15_4 { POWERLED.func_state_RNIUQMRH[1] }
clb_pack LT_11_15 { POWERLED.func_state_RNIUQMRH_1_LC_11_15_4 }
set_location LT_11_15 11 15
ble_pack POWERLED.count_clk_RNI0KOA4_11_LC_11_16_0 { POWERLED.count_clk_RNI0KOA4[11] }
ble_pack POWERLED.count_clk_11_LC_11_16_1 { POWERLED.count_clk_RNO[11], POWERLED.count_clk[11] }
ble_pack POWERLED.count_clk_RNI_0_0_LC_11_16_3 { POWERLED.count_clk_RNI_0[0] }
ble_pack POWERLED.count_clk_RNI92UF4_0_LC_11_16_4 { POWERLED.count_clk_RNI92UF4[0] }
ble_pack POWERLED.count_clk_RNI_0_LC_11_16_5 { POWERLED.count_clk_RNI[0] }
ble_pack POWERLED.count_clk_RNIA3UF4_1_LC_11_16_6 { POWERLED.count_clk_RNIA3UF4[1] }
ble_pack POWERLED.count_clk_1_LC_11_16_7 { POWERLED.count_clk_RNI_0_POWERLED.count_clk_1_REP_LUT4_0, POWERLED.count_clk[1] }
clb_pack LT_11_16 { POWERLED.count_clk_RNI0KOA4_11_LC_11_16_0, POWERLED.count_clk_11_LC_11_16_1, POWERLED.count_clk_RNI_0_0_LC_11_16_3, POWERLED.count_clk_RNI92UF4_0_LC_11_16_4, POWERLED.count_clk_RNI_0_LC_11_16_5, POWERLED.count_clk_RNIA3UF4_1_LC_11_16_6, POWERLED.count_clk_1_LC_11_16_7 }
set_location LT_11_16 11 16
ble_pack POWERLED.count_off_11_LC_12_2_0 { POWERLED.count_off_11_THRU_LUT4_0, POWERLED.count_off[11] }
ble_pack POWERLED.count_off_13_LC_12_2_1 { POWERLED.count_off_13_THRU_LUT4_0, POWERLED.count_off[13] }
ble_pack POWERLED.count_off_14_LC_12_2_2 { POWERLED.count_off_14_THRU_LUT4_0, POWERLED.count_off[14] }
ble_pack POWERLED.count_off_7_LC_12_2_3 { POWERLED.count_off_7_THRU_LUT4_0, POWERLED.count_off[7] }
ble_pack POWERLED.count_off_8_LC_12_2_4 { POWERLED.count_off_8_THRU_LUT4_0, POWERLED.count_off[8] }
clb_pack LT_12_2 { POWERLED.count_off_11_LC_12_2_0, POWERLED.count_off_13_LC_12_2_1, POWERLED.count_off_14_LC_12_2_2, POWERLED.count_off_7_LC_12_2_3, POWERLED.count_off_8_LC_12_2_4 }
set_location LT_12_2 12 2
ble_pack POWERLED.count_off_6_LC_12_3_0 { POWERLED.count_off_6_THRU_LUT4_0, POWERLED.count_off[6] }
ble_pack POWERLED.count_off_RNI3E6Q11_2_LC_12_3_1 { POWERLED.count_off_RNI3E6Q11[2] }
ble_pack POWERLED.count_off_2_LC_12_3_2 { POWERLED.count_off_2_THRU_LUT4_0, POWERLED.count_off[2] }
ble_pack POWERLED.count_off_RNI9N9Q11_5_LC_12_3_3 { POWERLED.count_off_RNI9N9Q11[5] }
ble_pack POWERLED.count_off_5_LC_12_3_4 { POWERLED.count_off_5_THRU_LUT4_0, POWERLED.count_off[5] }
ble_pack POWERLED.count_off_RNIBQAQ11_6_LC_12_3_5 { POWERLED.count_off_RNIBQAQ11[6] }
ble_pack POWERLED.count_off_RNI_0_1_LC_12_3_6 { POWERLED.count_off_RNI_0[1] }
ble_pack POWERLED.count_off_RNI3L0N11_11_LC_12_3_7 { POWERLED.count_off_RNI3L0N11[11] }
clb_pack LT_12_3 { POWERLED.count_off_6_LC_12_3_0, POWERLED.count_off_RNI3E6Q11_2_LC_12_3_1, POWERLED.count_off_2_LC_12_3_2, POWERLED.count_off_RNI9N9Q11_5_LC_12_3_3, POWERLED.count_off_5_LC_12_3_4, POWERLED.count_off_RNIBQAQ11_6_LC_12_3_5, POWERLED.count_off_RNI_0_1_LC_12_3_6, POWERLED.count_off_RNI3L0N11_11_LC_12_3_7 }
set_location LT_12_3 12 3
ble_pack POWERLED.count_off_1_LC_12_4_0 { POWERLED.count_off_RNO[1], POWERLED.count_off[1] }
ble_pack POWERLED.count_off_RNI7R2N11_13_LC_12_4_1 { POWERLED.count_off_RNI7R2N11[13] }
ble_pack POWERLED.count_off_RNI_15_LC_12_4_2 { POWERLED.count_off_RNI[15] }
ble_pack POWERLED.count_off_0_LC_12_4_3 { POWERLED.count_off_RNICU5NF_0_POWERLED.count_off_0_REP_LUT4_0, POWERLED.count_off[0] }
ble_pack POWERLED.count_off_RNICU5NF_0_LC_12_4_4 { POWERLED.count_off_RNICU5NF[0] }
ble_pack POWERLED.count_off_RNIA46B11_0_LC_12_4_5 { POWERLED.count_off_RNIA46B11[0] }
ble_pack POWERLED.count_off_RNI_1_LC_12_4_6 { POWERLED.count_off_RNI[1] }
ble_pack POWERLED.count_off_RNIB56B11_1_LC_12_4_7 { POWERLED.count_off_RNIB56B11[1] }
clb_pack LT_12_4 { POWERLED.count_off_1_LC_12_4_0, POWERLED.count_off_RNI7R2N11_13_LC_12_4_1, POWERLED.count_off_RNI_15_LC_12_4_2, POWERLED.count_off_0_LC_12_4_3, POWERLED.count_off_RNICU5NF_0_LC_12_4_4, POWERLED.count_off_RNIA46B11_0_LC_12_4_5, POWERLED.count_off_RNI_1_LC_12_4_6, POWERLED.count_off_RNIB56B11_1_LC_12_4_7 }
set_location LT_12_4 12 4
ble_pack POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_0_a6_1_0_LC_12_5_0 { POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a6_1_0 }
ble_pack POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_0_a6_1_LC_12_5_1 { POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a6_1 }
ble_pack POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_0_0_2_LC_12_5_2 { POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_2 }
ble_pack POWERLED.func_state_RNI31IBH_0_LC_12_5_3 { POWERLED.func_state_RNI31IBH[0] }
ble_pack POWERLED.func_state_RNIGCDO1_1_LC_12_5_4 { POWERLED.func_state_RNIGCDO1[1] }
ble_pack POWERLED.func_state_RNIBVNS_0_LC_12_5_5 { POWERLED.func_state_RNIBVNS[0] }
ble_pack POWERLED.func_state_RNIBQDR2_1_LC_12_5_6 { POWERLED.func_state_RNIBQDR2[1] }
ble_pack POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_0_a6_3_2_LC_12_5_7 { POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a6_3_2 }
clb_pack LT_12_5 { POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_0_a6_1_0_LC_12_5_0, POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_0_a6_1_LC_12_5_1, POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_0_0_2_LC_12_5_2, POWERLED.func_state_RNI31IBH_0_LC_12_5_3, POWERLED.func_state_RNIGCDO1_1_LC_12_5_4, POWERLED.func_state_RNIBVNS_0_LC_12_5_5, POWERLED.func_state_RNIBQDR2_1_LC_12_5_6, POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_0_a6_3_2_LC_12_5_7 }
set_location LT_12_5 12 5
ble_pack POWERLED.dutycycle_RNI_4_3_LC_12_6_1 { POWERLED.dutycycle_RNI_4[3] }
ble_pack VCCIN_PWRGD.un10_output_1_LC_12_6_3 { VCCIN_PWRGD.un10_output_1 }
ble_pack VCCIN_PWRGD.un10_output_LC_12_6_4 { VCCIN_PWRGD.un10_output }
ble_pack POWERLED.dutycycle_1_0_iv_i_0_o2_2_LC_12_6_7 { POWERLED.dutycycle_1_0_iv_i_0_o2[2] }
clb_pack LT_12_6 { POWERLED.dutycycle_RNI_4_3_LC_12_6_1, VCCIN_PWRGD.un10_output_1_LC_12_6_3, VCCIN_PWRGD.un10_output_LC_12_6_4, POWERLED.dutycycle_1_0_iv_i_0_o2_2_LC_12_6_7 }
set_location LT_12_6 12 6
ble_pack POWERLED.dutycycle_RNIMQ0F_4_LC_12_7_0 { POWERLED.dutycycle_RNIMQ0F[4] }
ble_pack POWERLED.func_state_RNI_6_1_LC_12_7_1 { POWERLED.func_state_RNI_6[1] }
ble_pack POWERLED.dutycycle_RNI_18_0_LC_12_7_2 { POWERLED.dutycycle_RNI_18[0] }
ble_pack POWERLED.dutycycle_RNIR8072_5_LC_12_7_3 { POWERLED.dutycycle_RNIR8072[5] }
ble_pack POWERLED.dutycycle_RNI2MQD_4_LC_12_7_4 { POWERLED.dutycycle_RNI2MQD[4] }
ble_pack POWERLED.dutycycle_RNIOGRS_4_LC_12_7_5 { POWERLED.dutycycle_RNIOGRS[4] }
ble_pack POWERLED.dutycycle_RNI_0_LC_12_7_6 { POWERLED.dutycycle_RNI[0] }
ble_pack POWERLED.dutycycle_RNI3O4A1_2_LC_12_7_7 { POWERLED.dutycycle_RNI3O4A1[2] }
clb_pack LT_12_7 { POWERLED.dutycycle_RNIMQ0F_4_LC_12_7_0, POWERLED.func_state_RNI_6_1_LC_12_7_1, POWERLED.dutycycle_RNI_18_0_LC_12_7_2, POWERLED.dutycycle_RNIR8072_5_LC_12_7_3, POWERLED.dutycycle_RNI2MQD_4_LC_12_7_4, POWERLED.dutycycle_RNIOGRS_4_LC_12_7_5, POWERLED.dutycycle_RNI_0_LC_12_7_6, POWERLED.dutycycle_RNI3O4A1_2_LC_12_7_7 }
set_location LT_12_7 12 7
ble_pack POWERLED.func_state_RNIBVNS_0_0_LC_12_8_1 { POWERLED.func_state_RNIBVNS_0[0] }
ble_pack POWERLED.dutycycle_RNIOGRS_5_LC_12_8_2 { POWERLED.dutycycle_RNIOGRS[5] }
ble_pack POWERLED.func_state_RNI_4_1_LC_12_8_3 { POWERLED.func_state_RNI_4[1] }
ble_pack POWERLED.dutycycle_RNI5DLR_5_LC_12_8_4 { POWERLED.dutycycle_RNI5DLR[5] }
ble_pack POWERLED.dutycycle_RNI7ABC3_5_LC_12_8_5 { POWERLED.dutycycle_RNI7ABC3[5] }
ble_pack POWERLED.dutycycle_RNITNMH4_5_LC_12_8_6 { POWERLED.dutycycle_RNITNMH4[5] }
ble_pack POWERLED.un1_clk_100khz_32_and_i_0_o2_0_LC_12_8_7 { POWERLED.un1_clk_100khz_32_and_i_0_o2_0 }
clb_pack LT_12_8 { POWERLED.func_state_RNIBVNS_0_0_LC_12_8_1, POWERLED.dutycycle_RNIOGRS_5_LC_12_8_2, POWERLED.func_state_RNI_4_1_LC_12_8_3, POWERLED.dutycycle_RNI5DLR_5_LC_12_8_4, POWERLED.dutycycle_RNI7ABC3_5_LC_12_8_5, POWERLED.dutycycle_RNITNMH4_5_LC_12_8_6, POWERLED.un1_clk_100khz_32_and_i_0_o2_0_LC_12_8_7 }
set_location LT_12_8 12 8
ble_pack POWERLED.dutycycle_RNI6RAN_5_LC_12_9_0 { POWERLED.dutycycle_RNI6RAN[5] }
ble_pack POWERLED.dutycycle_RNI_3_3_LC_12_9_1 { POWERLED.dutycycle_RNI_3[3] }
ble_pack POWERLED.dutycycle_RNI_0_5_LC_12_9_2 { POWERLED.dutycycle_RNI_0[5] }
ble_pack POWERLED.func_state_RNI6RAN_1_LC_12_9_3 { POWERLED.func_state_RNI6RAN[1] }
ble_pack POWERLED.func_state_RNIRKB61_0_1_LC_12_9_4 { POWERLED.func_state_RNIRKB61_0[1] }
ble_pack POWERLED.func_state_RNILP0F_1_LC_12_9_5 { POWERLED.func_state_RNILP0F[1] }
ble_pack POWERLED.dutycycle_RNIHDMC5_3_LC_12_9_6 { POWERLED.dutycycle_RNIHDMC5[3] }
ble_pack POWERLED.dutycycle_RNIMSAB1_3_LC_12_9_7 { POWERLED.dutycycle_RNIMSAB1[3] }
clb_pack LT_12_9 { POWERLED.dutycycle_RNI6RAN_5_LC_12_9_0, POWERLED.dutycycle_RNI_3_3_LC_12_9_1, POWERLED.dutycycle_RNI_0_5_LC_12_9_2, POWERLED.func_state_RNI6RAN_1_LC_12_9_3, POWERLED.func_state_RNIRKB61_0_1_LC_12_9_4, POWERLED.func_state_RNILP0F_1_LC_12_9_5, POWERLED.dutycycle_RNIHDMC5_3_LC_12_9_6, POWERLED.dutycycle_RNIMSAB1_3_LC_12_9_7 }
set_location LT_12_9 12 9
ble_pack POWERLED.dutycycle_RNI8CJA6_3_LC_12_10_0 { POWERLED.dutycycle_RNI8CJA6[3] }
ble_pack POWERLED.dutycycle_RNI_7_3_LC_12_10_1 { POWERLED.dutycycle_RNI_7[3] }
ble_pack POWERLED.dutycycle_3_LC_12_10_2 { POWERLED.dutycycle_RNI8CJA6_3_POWERLED.dutycycle_3_REP_LUT4_0, POWERLED.dutycycle[3] }
ble_pack POWERLED.dutycycle_RNI_1_3_LC_12_10_3 { POWERLED.dutycycle_RNI_1[3] }
ble_pack POWERLED.dutycycle_RNI_4_6_LC_12_10_4 { POWERLED.dutycycle_RNI_4[6] }
ble_pack POWERLED.dutycycle_RNI_2_4_LC_12_10_5 { POWERLED.dutycycle_RNI_2[4] }
ble_pack POWERLED.dutycycle_RNI_12_3_LC_12_10_7 { POWERLED.dutycycle_RNI_12[3] }
clb_pack LT_12_10 { POWERLED.dutycycle_RNI8CJA6_3_LC_12_10_0, POWERLED.dutycycle_RNI_7_3_LC_12_10_1, POWERLED.dutycycle_3_LC_12_10_2, POWERLED.dutycycle_RNI_1_3_LC_12_10_3, POWERLED.dutycycle_RNI_4_6_LC_12_10_4, POWERLED.dutycycle_RNI_2_4_LC_12_10_5, POWERLED.dutycycle_RNI_12_3_LC_12_10_7 }
set_location LT_12_10 12 10
ble_pack POWERLED.dutycycle_RNIE3861_15_LC_12_11_0 { POWERLED.dutycycle_RNIE3861[15] }
ble_pack POWERLED.dutycycle_RNI_0_15_LC_12_11_1 { POWERLED.dutycycle_RNI_0[15] }
ble_pack POWERLED.dutycycle_RNIMSAB1_15_LC_12_11_2 { POWERLED.dutycycle_RNIMSAB1[15] }
ble_pack POWERLED.func_state_RNIQ8KL5_1_LC_12_11_3 { POWERLED.func_state_RNIQ8KL5[1] }
ble_pack POWERLED.func_state_RNI3T8L1_1_LC_12_11_4 { POWERLED.func_state_RNI3T8L1[1] }
ble_pack POWERLED.dutycycle_RNI_6_LC_12_11_6 { POWERLED.dutycycle_RNI[6] }
ble_pack VPP_VDDQ.delayed_vddq_pwrgd_RNIHJPH_LC_12_11_7 { VPP_VDDQ.delayed_vddq_pwrgd_RNIHJPH }
clb_pack LT_12_11 { POWERLED.dutycycle_RNIE3861_15_LC_12_11_0, POWERLED.dutycycle_RNI_0_15_LC_12_11_1, POWERLED.dutycycle_RNIMSAB1_15_LC_12_11_2, POWERLED.func_state_RNIQ8KL5_1_LC_12_11_3, POWERLED.func_state_RNI3T8L1_1_LC_12_11_4, POWERLED.dutycycle_RNI_6_LC_12_11_6, VPP_VDDQ.delayed_vddq_pwrgd_RNIHJPH_LC_12_11_7 }
set_location LT_12_11 12 11
ble_pack POWERLED.dutycycle_RNI_8_3_LC_12_12_0 { POWERLED.dutycycle_RNI_8[3] }
ble_pack POWERLED.dutycycle_RNI8H551_3_LC_12_12_4 { POWERLED.dutycycle_RNI8H551[3] }
ble_pack POWERLED.dutycycle_RNIMSAB1_9_LC_12_12_6 { POWERLED.dutycycle_RNIMSAB1[9] }
ble_pack POWERLED.count_clk_RNI_6_LC_12_12_7 { POWERLED.count_clk_RNI[6] }
clb_pack LT_12_12 { POWERLED.dutycycle_RNI_8_3_LC_12_12_0, POWERLED.dutycycle_RNI8H551_3_LC_12_12_4, POWERLED.dutycycle_RNIMSAB1_9_LC_12_12_6, POWERLED.count_clk_RNI_6_LC_12_12_7 }
set_location LT_12_12 12 12
ble_pack POWERLED.dutycycle_RNIE3861_14_LC_12_13_1 { POWERLED.dutycycle_RNIE3861[14] }
clb_pack LT_12_13 { POWERLED.dutycycle_RNIE3861_14_LC_12_13_1 }
set_location LT_12_13 12 13
ble_pack POWERLED.count_clk_0_LC_12_14_1 { POWERLED.count_clk_RNI_0_0_POWERLED.count_clk_0_REP_LUT4_0, POWERLED.count_clk[0] }
clb_pack LT_12_14 { POWERLED.count_clk_0_LC_12_14_1 }
set_location LT_12_14 12 14
set_location N_92_g_gb 0 9
set_location N_557_g_gb 7 17
set_io VR_READY_VCCINAUX B21
set_io V33A_ENn A5
set_io V1P8A_EN A1
set_io VDDQ_EN A48
set_io VCCST_OVERRIDE_3V3 B10
set_io V5S_OK B20
set_io SLP_S3n A38
set_io SLP_S0n A46
set_io V5S_ENn B3
set_io V1P8A_OK B2
set_io PWRBTNn A39
set_io PWRBTN_LED B36
set_io GPIO_FPGA_SoC_2 B14
set_io VCCIN_VR_PROCHOT_FPGA A31
set_io SLP_SUSn A40
set_io CPU_C10_GATE_N A13
set_io VCCST_EN A4
set_io V33DSW_OK A2
set_io TPM_GPIO B30
set_io SUSWARN_N B9
set_io PLTRSTn B11
set_io GPIO_FPGA_SoC_4 A25
set_io VR_READY_VCCIN B5
set_io V5A_OK B8
set_io RSMRSTn B35
set_io FPGA_OSC B12
set_io VCCST_PWRGD A14
set_io SYS_PWROK B27
set_io SPI_FP_IO2 A9
set_io SATAXPCIE1_FPGA B31
set_io GPIO_FPGA_EXP_1 A44
set_io VCCINAUX_VR_PROCHOT_FPGA B24
set_io VCCINAUX_VR_PE B22
set_io HDA_SDO_ATP B7
set_io GPIO_FPGA_EXP_2 A45
set_io VPP_EN A33
set_io VDDQ_OK B26
set_io SUSACK_N A11
set_io SLP_S4n B34
set_io VCCST_CPU_OK B19
set_io VCCINAUX_EN A26
set_io V33S_OK A34
set_io V33S_ENn A3
set_io GPIO_FPGA_SoC_1 A19
set_io DSW_PWROK B4
set_io V5A_EN A10
set_io GPIO_FPGA_SoC_3 B13
set_io VR_PROCHOT_FPGA_OUT_N A32
set_io VPP_OK B1
set_io VCCIN_VR_PE A27
set_io VCCIN_EN B29
set_io SOC_SPKR A47
set_io SLP_S5n A41
set_io V12_MAIN_MON A43
set_io SPI_FP_IO3 A8
set_io SATAXPCIE0_FPGA B23
set_io V33A_OK A35
set_io PCH_PWROK A12
set_io FPGA_SLP_WLAN_N A16
