

================================================================
== Vitis HLS Report for 'buffer_r'
================================================================
* Date:           Fri Dec  9 11:05:12 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.953 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |       20|     1588|  0.100 us|  7.940 us|   20|  1588|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+----------+-----+------+---------+
        |                                                                              |                                                                    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
        |                                   Instance                                   |                               Module                               |   min   |   max   |    min    |    max   | min |  max |   Type  |
        +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+----------+-----+------+---------+
        |grp_buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3_fu_58  |buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3  |        4|     1572|  20.000 ns|  7.860 us|    4|  1572|       no|
        +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+----------+-----+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      29|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|     437|     736|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     123|    -|
|Register         |        -|     -|     138|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     575|     888|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                   Instance                                   |                               Module                               | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3_fu_58  |buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3  |        0|   0|  331|  650|    0|
    |mul_8ns_16ns_47_1_1_U380                                                      |mul_8ns_16ns_47_1_1                                                 |        0|   1|    0|    5|    0|
    |mul_8ns_8ns_39_1_1_U379                                                       |mul_8ns_8ns_39_1_1                                                  |        0|   0|    0|   40|    0|
    |udiv_8ns_8ns_8_12_seq_1_U378                                                  |udiv_8ns_8ns_8_12_seq_1                                             |        0|   0|  106|   41|    0|
    +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                         |                                                                    |        0|   1|  437|  736|    0|
    +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln304_fu_82_p2     |         +|   0|  0|  16|           9|           1|
    |icmp_ln1027_fu_123_p2  |      icmp|   0|  0|  11|           8|           1|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  29|          18|           3|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  87|         18|    1|         18|
    |ap_done      |   9|          2|    1|          2|
    |ap_return_0  |   9|          2|    8|         16|
    |ap_return_1  |   9|          2|    8|         16|
    |out_st_read  |   9|          2|    1|          2|
    +-------------+----+-----------+-----+-----------+
    |Total        | 123|         26|   19|         54|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                            Name                                           | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                  |  17|   0|   17|          0|
    |ap_done_reg                                                                                |   1|   0|    1|          0|
    |ap_return_0_preg                                                                           |   8|   0|    8|          0|
    |ap_return_1_preg                                                                           |   8|   0|    8|          0|
    |bound4_reg_171                                                                             |  47|   0|   47|          0|
    |bound_reg_165                                                                              |  39|   0|   39|          0|
    |div_reg_151                                                                                |   8|   0|    8|          0|
    |grp_buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3_fu_58_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1027_reg_176                                                                        |   1|   0|    1|          0|
    |tmp_reg_160                                                                                |   8|   0|    8|          0|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                      | 138|   0|  138|          0|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|        buffer|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|        buffer|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|        buffer|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|        buffer|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|        buffer|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|        buffer|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|        buffer|  return value|
|ap_return_0            |  out|    8|  ap_ctrl_hs|        buffer|  return value|
|ap_return_1            |  out|    8|  ap_ctrl_hs|        buffer|  return value|
|out_st_dout            |   in|   64|     ap_fifo|        out_st|       pointer|
|out_st_num_data_valid  |   in|    2|     ap_fifo|        out_st|       pointer|
|out_st_fifo_cap        |   in|    2|     ap_fifo|        out_st|       pointer|
|out_st_empty_n         |   in|    1|     ap_fifo|        out_st|       pointer|
|out_st_read            |  out|    1|     ap_fifo|        out_st|       pointer|
|buffer1_0_address0     |  out|   13|   ap_memory|     buffer1_0|         array|
|buffer1_0_ce0          |  out|    1|   ap_memory|     buffer1_0|         array|
|buffer1_0_we0          |  out|    1|   ap_memory|     buffer1_0|         array|
|buffer1_0_d0           |  out|   16|   ap_memory|     buffer1_0|         array|
|buffer1_1_address0     |  out|   13|   ap_memory|     buffer1_1|         array|
|buffer1_1_ce0          |  out|    1|   ap_memory|     buffer1_1|         array|
|buffer1_1_we0          |  out|    1|   ap_memory|     buffer1_1|         array|
|buffer1_1_d0           |  out|   16|   ap_memory|     buffer1_1|         array|
|ctrl1_reg_3            |   in|    8|     ap_none|   ctrl1_reg_3|        scalar|
|ctrl2_reg_0            |   in|    8|     ap_none|   ctrl2_reg_0|        scalar|
|actp_reg_3             |   in|    8|     ap_none|    actp_reg_3|        scalar|
+-----------------------+-----+-----+------------+--------------+--------------+

