id	area	title	year	x	y	ix
288676	Theory	memory efficient arithmetic	2003	-9.995684112725526	12.475023584694169	288703
288821	Theory	on the complexity of parallel prefix circuits	2013	-10.784083460961547	12.040992303983169	288848
288860	EDA	a coarse-grained reconfigurable computing unit	2011	-7.767594304881572	13.47822322143288	288887
289080	EDA	a low-power reconfigurable mixed-radix fft/ifft processor	2006	-9.653269475607226	14.615862499090984	289107
289569	EDA	correlation manipulating circuits for stochastic computing	2018	-8.18437910762527	13.713008684531925	289596
289684	NLP	early stopping turbo decoders: a high-throughput, low-energy bit-level approach and implementation	2010	-10.501639897920496	14.804707319246047	289711
289744	Theory	optimal broadcast and summation in the logp model	1993	-10.251702511642693	11.410374521776214	289771
289829	EDA	a new design and simulation of reversible gates in quantum-dot cellular automata technology	2018	-7.5079763852660255	12.803197588855829	289856
290716	EDA	algorithms and data structures for fast and good vlsi routing	2012	-7.566824151504995	11.451393803661126	290743
291096	Metrics	probabilistic error modeling for approximate adders	2017	-8.151850096247166	13.013545870414324	291123
291798	DB	codes correcting position errors in racetrack memories	2017	-10.746219954497098	14.217029165944707	291825
291819	EDA	a multi-layer channel router with new style of over-the-cell routing	1992	-7.673796118809867	11.55257975261792	291846
291965	EDA	the minimum width routing of a 2-row 2-layer polycell-layout	1979	-7.879179938079574	11.378868059373724	291992
292101	EDA	low-power parallel chien search architecture using a two-step approach	2016	-10.0309561600707	14.501074149068089	292128
292409	EDA	a high throughput fft processor with no multipliers	2009	-9.072223417028773	13.78176909094633	292436
292646	EDA	an effective bist scheme for datapaths	1996	-7.83269232605343	13.128573230826616	292673
292870	Crypto	refinements of miller's algorithm over weierstrass curves revisited	2011	-10.283925010064829	12.638246022805355	292897
292887	EDA	fpga hardware implementation of doa estimation algorithm employing lu decomposition	2018	-9.483582671197604	14.107016180638015	292914
293447	Arch	a new basis for shifters in general-purpose processors for existing and advanced bit manipulations	2009	-8.121920288788289	13.398889871759176	293474
293512	NLP	design and analysis of fast text compression based on quasi-arithmetic coding	1993	-9.098724977019762	11.298158068285675	293539
293521	NLP	design and implementation of a novel entirely covered k 2 cordic	2013	-9.381742221614944	13.97635654710798	293548
294187	Arch	a memory-efficient continuous-flow fft processor for wimax application	2012	-9.4449276432872	14.689438096841867	294214
294443	Theory	on the structure of cyclotomic fourier transforms and their applications to reed-solomon codes	2011	-9.857181696443472	12.8812405824029	294470
294454	EDA	a risc processor with redundant lns instructions	2006	-8.527284097887266	13.540334880038705	294481
294595	ML	a probabilistic model for the analysis of the routing process for circuits	1980	-7.740188722962923	11.36327749549017	294622
294643	DB	evaluating the role of context in syntax directed compression of xml documents	2006	-8.999960139584044	11.52170007694481	294670
294794	Theory	efficient synthesis and implementation of large discrete fourier transformations	1980	-9.767580126776943	12.787116198758405	294821
294995	Vision	nonredundant image representations	1997	-8.720744004780046	11.509879965835395	295022
295029	Theory	quantum circuits for gcd computation with $o(n \log n)$ depth and o(n) ancillae	2013	-9.447621165521118	12.330980944023382	295056
295045	Arch	single byte error correcting&#8212;double byte error detecting codes for memory systems	1982	-10.106531306237123	14.133557552094636	295072
295051	EDA	mixed-crossing-avoided escape routing of mixed-pattern signals on staggered-pin-array pcbs	2014	-7.4578563075217925	11.658125524884868	295078
295091	Comp.	an efficient collision detection method for computing discrete logarithms with pollard's rho	2012	-10.244601343664113	12.103925952674365	295118
295257	EDA	a new pipelined implementation for minimum norm sorting used in square root algorithm for mimo-vblast systems	2007	-8.982059555062566	13.365502654330413	295284
295483	Theory	simulating the crcw pram on reconfigurable networks	1998	-9.296266282475683	12.159722507541964	295510
295994	EDA	diffusion - an analytic procedure applied to macro cell placement	1990	-7.470524808861451	11.286684931750822	296021
296151	Robotics	fast fpga-based pipelined digit-serial/parallel multipliers	1999	-8.49667137294425	13.570754701171793	296178
296228	EDA	an fpga logic cell and carry chain configurable as a 6: 2 or 7: 2 compressor	2009	-7.545940606641875	13.188950509706926	296255
296460	EDA	congestion driven incremental placement algorithm for standard cell layout	2003	-7.458125963125097	11.553990539222925	296487
296506	Arch	fpga montgomery multiplier architectures - a comparison	2004	-8.129954233695116	14.063383509200571	296533
297045	Vision	design and prototyping a fast hadamard transformer for wcdma	2003	-9.026518382514244	13.671561907607872	297072
297055	Crypto	arithmetic coding with constrained carry operations	2015	-10.511648848277147	14.301060403697116	297082
298206	EDA	fast, accurate static analysis for fixed-point finite-precision effects in dsp designs	2003	-8.507709491732337	12.839772001910283	298233
298226	EDA	a1csa: an energy-efficient fast adder architecture for cell-based vlsi design	2011	-7.628214495525562	13.973593404405813	298253
298296	ML	an advanced vlsi architecture of rs decoders for advanced tv	1997	-9.957657092259172	14.025386904010167	298323
298400	Robotics	optimal channel set selection for ssvep-based bci using spatial temporal correlation	2017	-9.592011092138405	13.727960926902448	298427
298426	Arch	byzfad: a low switching activity architecture for shift-and-add multipliers	2006	-8.004207842846153	13.665368831776895	298453
298515	Arch	on matrix multiplication using array processors	1985	-9.861543763149404	11.906023758771605	298542
298621	EDA	quantization analysis tool for fixed-point implementation of real time algorithms on the tms320c5000	2002	-8.820086487317585	13.565051327481715	298648
298662	EDA	energy efficient vlsi architecture for linear turbo equalizer	2005	-10.425384471316102	14.833087445610607	298689
298990	EDA	diminished-one modulo 2n+1 adder design	2002	-8.379031798167832	13.341086144921027	299017
299440	Crypto	pseudorandom properties of prime factors	2004	-10.830943411565325	12.345192893354799	299467
299680	Arch	flexible ldpc decoder design for multigigabit-per-second applications	2010	-10.362412069029476	14.872415716839795	299707
299817	Web+IR	compression of a set of correlated bitmaps	1991	-9.020532059563783	11.378326223013964	299844
300024	EDA	optimisation of global routing for the uk5000 gate array by iteration	1983	-7.419498473338996	11.446563749909384	300051
300572	Theory	fast parallel sorting algorithms	1978	-9.38142659441317	11.608889035754268	300599
300703	EDA	asymmetric slope dual mode differential logic circuit for compatibility of low-power and high-speed operations	2007	-7.3419015062709825	13.642437030159195	300730
300999	Arch	delay-based processing-in-wire for design of qca serial decimal arithmetic units	2014	-7.823484585358377	12.994194652620926	301026
301057	Theory	factoring a multiprime modulus n with random bits	2013	-10.52865336847909	11.625882881259768	301084
301384	EDA	a fine-grained arithmetic optimization technique for high-performance/low-power data path synthesis	2000	-8.033415915318171	13.237269163257539	301411
301427	Arch	split-radix algorithms for length-pm dft's	1989	-9.417826927665457	12.873487284428663	301454
301507	Theory	subquadratic-time factoring of polynomials over finite fields	1995	-10.544606536992099	11.494905221507418	301534
301690	EDA	dvb-t2 ldpc decoder with perfect conflict resolution	2012	-10.71923419222882	14.804091935666948	301717
301717	Vision	sliding window update using suffix arrays	2011	-9.040035217889487	11.455544442313492	301744
302369	Arch	a fair comparison of adders in stochastic regime	2017	-8.227620635364161	12.473775217850998	302396
303173	Crypto	faster individual discrete logarithms in non-prime finite fields with the nfs and ffs algorithms	2016	-10.474298027812145	11.94846714492553	303200
303474	EDA	global routing with inherent static timing constraints	2015	-7.326059115698519	11.537785017427865	303501
303716	Arch	time-memory-processor tradeoffs	1981	-9.315644995233107	11.946665568366225	303743
303978	EDA	directional bias and non-uniformity in fpga global routing architectures	1996	-7.461256632230373	11.701188127672255	304005
304245	HCI	a memory versus compression ratio trade-off in ppm via compressed context modeling	2012	-8.971162763835393	11.536702157152344	304272
304292	EDA	design of a cycle-efficient 64-b/32-b integer divisor using a table-sharing algorithm	2003	-7.743807982760916	13.735805971243265	304319
304343	HPC	sparse bayesian learning for directions of arrival on an fpga	2018	-9.44272334558452	13.615818353941755	304370
304486	Logic	subquadratic space-complexity parallel systolic multiplier based on karatsuba algorithm and block recombination	2015	-9.234254770625991	13.193378039343376	304513
304524	Arch	a 600-mb/s encoder and decoder for low-density parity-check convolutional codes	2005	-9.992450056707195	14.761012012428898	304551
304684	EDA	multi-symbol-sliced dynamically reconfigurable reed-solomon decoder design based on unified finite-field processing element	2006	-9.495299547343851	14.905220395101798	304711
305000	Embedded	pipelined recursive filter with minimum order augmentation	1992	-9.146840314377645	13.143766160409793	305027
305230	EDA	gf(2m) multiplier using polynomial residue number system	2008	-9.412737416603068	13.153323331478289	305257
305359	Graphics	systolic architectures for inversion/division using ab2 circuits in gf(2m)	2003	-8.831638745095356	13.646318742007825	305386
305423	Arch	a 188-length full code rate 333mbps 1.08mm2 radix-4 hybrid-trellis turbo decoder with zero patching for 3gpp lte-a	2018	-10.247885488440565	14.833233538669916	305450
305676	Embedded	vlsi implementation of mallat's fast discrete wavelet transform algorithm with reduced complexity	2001	-9.1243916659565	13.695168882507991	305703
305722	Theory	load balancing using bisectors - a tight average-case analysis	1999	-10.913177487389753	11.648786609972117	305749
305798	Arch	systolic self-organizing lists under transpose	1995	-8.963376432866617	12.775182702389705	305825
305920	EDA	novel reversible variable precision multiplier using reversible logic gates	2014	-7.5563854658093925	13.070600666136233	305947
305976	Networks	systolic implementations of a move-to-front text compressor	1989	-9.047627452949943	11.649178880434153	306003
306199	PL	optimal shuffle code with permutation instructions	2015	-9.485059941403456	11.468747524096987	306226
306200	EDA	dcmcs: highly robust low-power differential current-mode clocking and synthesis	2018	-7.424224327076982	13.73188708848118	306227
306261	Vision	a systolic reed-solomon encoder	1991	-10.68465145120323	14.323337077260225	306288
306301	EDA	"""a vlsi floorplanner based on """"balloon"""" expansion"""	1990	-7.2728945531689	11.478497346766966	306328
306660	HPC	a reconfigurable asip for high-throughput and flexible fft processing in sdr environment	2014	-9.46850656381722	14.827240898421149	306687
306822	EDA	a compact array processor based on self-timed simultaneous bidirectional signalling	1993	-8.875211669082162	13.439324179955651	306849
306962	EDA	a new approach to multi-layer pcb routing with short vias	1986	-7.441778364445303	11.621278348794634	306989
307066	Theory	simple radix 2 division and square root with skipping of some addition steps	1991	-9.255915305267663	12.83530173158386	307093
307174	Arch	a cordic like processor for computation of arctangent and absolute magnitude of a vector	2004	-9.177867099470493	13.473942663982992	307201
307209	Vision	minimal weight digit set conversions	2004	-10.068792538543304	12.51961191106532	307236
307285	EDA	high-performance hardware operators for polynomial evaluation	2007	-9.007178949031717	12.87376754248109	307312
307587	Theory	new methods for pseudorandom numbers and pseudorandom vector generation	1992	-11.085146607813652	12.726369600893559	307614
308140	EDA	performance optimization of flagged bcd adder	2013	-8.085914246594463	13.41988392768274	308167
308725	Crypto	cryptographic significance of the carry for ciphers based on integer addition	1990	-11.020209193914884	12.951244604874637	308752
308727	DB	a method to ensure the confidentiality of the compressed data	2011	-8.907539343608832	11.767243807086082	308754
308792	Robotics	a higher radix fft fpga implementation suitable for ofdm systems	2011	-9.100978112235364	13.542230578663945	308819
308827	EDA	implementing reconfigurable datapaths in fpgas for adaptive filter design	1996	-8.552649156263836	13.732120631752979	308854
308945	NLP	design of reverse converters for a new flexible rns five-moduli set \(\{ 2^k, 2^n-1, 2^n+1, 2^{n+1}-1, 2^{n-1}-1 \}\) (n even)	2017	-8.797042145370735	13.450211989091866	308972
309227	EDA	on a fpga implementation of bch codes	2010	-9.930018369068254	14.510924312695243	309254
309286	SE	on the design of modulo arithmetic units based on cyclic groups	1976	-9.564182194612293	12.457584123891142	309313
309295	EDA	an fft core for dvb-t/dvb-h receivers	2008	-9.238446955541518	14.51700939136121	309322
309369	EDA	effective partition-driven placement with simultaneous level processing and a global net views	2000	-7.366082813706294	11.532735018157322	309396
309530	EDA	a 500 mhz 2d-dwt vlsi processor	1998	-8.760265720424702	13.634070311603812	309557
309734	Vision	a hardware algorithm for integer division using the sd2 representation	2006	-8.891466306458037	13.21705972296694	309761
309876	HPC	efficient serial and parallel implementation of programmable fir filters based on the merging technique	2008	-8.810505258346197	13.617094749898085	309903
310030	EDA	low power rs codec using cell-based reconfigurable processor	2009	-9.900459022878199	15.075554398667709	310057
310040	Crypto	improved techniques for fast exponentiation	2002	-9.788202256302043	12.783075505928107	310067
310228	Arch	a low-power, high-speed rb-to-nb converter for fast redundant binary multiplier	2006	-7.845381255429749	13.608485164986304	310255
310253	Arch	voltage scalable high-speed robust hybrid arithmetic units using adaptive clocking	2010	-7.532887765701022	13.581058863003928	310280
310381	EDA	self-alignment schemes for the implementation of addition-related floating-point operators	2013	-8.432628222449273	13.580570293885113	310408
310682	EDA	parallel channel routing	1988	-7.705152393410429	11.437477749663856	310709
310740	EDA	efficient reversible nor gates and their mapping in optical computing domain	2014	-7.315277026220688	12.982015299079366	310767
310937	EDA	design of approximate redundant binary multipliers	2016	-8.579570008449634	13.604158343645668	310964
310955	EDA	triple patterning lithography aware optimization and detailed placement algorithms for standard cell-based designs	2016	-7.495501170411482	11.435497717427454	310982
311196	EDA	obstacle-avoiding rectilinear minimum-delay steiner tree construction towards ip-block-based soc design	2005	-7.499782474443016	11.315050554719177	311223
311625	EDA	complexity reduction for hevc encoder using multiplication free one-bit transformation	2018	-10.93015619530566	14.414171332036593	311652
311667	Theory	solving detachability problem for the polynomial ring by signature-based groebner basis algorithms	2011	-10.152353906360164	12.21784654424497	311694
311759	Visualization	routing algorithms for cellular interconnection arrays	1984	-8.441248568380946	11.757876245529914	311786
311941	Theory	fast integer multiplication using modular arithmetic	2008	-10.047260806934649	12.350654902004507	311968
312497	NLP	an efficient multiplication algorithm using binomial residue representation	2008	-10.30997545138218	12.325199344024176	312524
312696	Theory	when locally repairable codes meet regenerating codes — what if some helpers are unavailable	2015	-10.875880760895825	14.900023921590336	312723
313140	EDA	archer: a history-driven global routing algorithm	2007	-7.443964714777546	11.531899189671408	313167
313150	Crypto	on the low hamming weight discrete logarithm problem for nonadjacent representations	2005	-10.12424061635999	12.613236545415154	313177
313238	EDA	top-down-based symmetrical buffered clock routing	2012	-7.2717142329715445	12.384278016128249	313265
313301	DB	2-satisfiability and diagnosing faulty processors in massively parallel computing systems	1995	-8.023728923115307	14.984914132105725	313328
313363	Arch	a parallel architecture for hermitian decoders: satisfying resource and throughput constraints	2007	-9.768100728741453	14.25872327049956	313390
313498	HPC	on the higher efficiency of parallel reed-solomon turbo-decoding	2008	-9.996104680651856	14.936975638936046	313525
313947	Arch	reducing power consumption in memory ecc checkers	2004	-7.876916093233312	13.493940220575011	313974
314745	Arch	an in-place fft architecture for real-valued signals	2013	-8.923979616842404	13.4753347405108	314772
315242	Arch	an 8-b nrerl microprocessor for ultra-low-energy applications	2001	-7.302994068706863	13.82592469239558	315269
315339	Theory	reliability of memories built from unreliable components under data-dependent gate failures	2015	-10.807822204039748	14.37498707884995	315366
315397	DB	highly available distributed storage systems	1998	-10.997704234711652	14.579497623694522	315424
315491	EDA	a coefficient segmentation algorithm for low power implementation of fir filters	1999	-8.711703515704555	13.601694320159107	315518
316048	Vision	hierarchical pipelining and folding of qrd-rls adaptive filters	2000	-8.851377811460704	13.584686010322821	316075
316482	Web+IR	an efficient random access inverted index for information retrieval	2010	-8.841828121797404	11.329886793964189	316509
316693	Arch	bounded broadcast in systolic arrays	1994	-9.884441735190826	11.911364620258873	316720
316753	EDA	fixed-point fir filter design and implementation in the expanding subexpression space	2010	-9.001899225349563	13.409153204351515	316780
316863	Embedded	a gpu implementation of a map decoder for synchronization error correcting codes	2013	-10.476384092786423	14.816738563865876	316890
316910	Arch	high-speed two-parallel concatenated bch-based super-fec architecture for optical communications	2010	-10.009438652581004	14.84407350610154	316937
316931	Theory	tables of linear congruential generators of different sizes and good lattice structure	1999	-9.957706778541377	12.991134622181242	316958
317076	EDA	flexible packed stencil design with multiple shaping apertures for e-beam lithography	2014	-7.648405101668769	11.407848831596711	317103
317340	EDA	a novel, optimized cordic core for phase correlation motion estimation	2005	-9.124751918135226	13.79777122096533	317367
317399	Graphics	a statistical lempel-ziv compression algorithm for personal digital assistant (pda)	2001	-9.106553112656103	11.665913571628153	317426
317544	Robotics	a linear-time algorithm for computing collision-free path on reconfigurable mesh	2008	-9.445721688939932	11.750114512404425	317571
317613	HPC	performance scaling of the quantum fourier transform with defective rotation gates	2015	-8.495514256436644	11.551717536291793	317640
317667	EDA	eco algorithms for removing overlaps between power rails and signal wires	2002	-7.584600423725552	11.501740114678276	317694
317676	EDA	performance analysis of high speed hybrid cmos full adder circuits for low voltage vlsi design	2012	-7.378679976868455	13.720010236048825	317703
318281	Embedded	a novel floating-point online division algorithm	1987	-9.417745612113666	12.86762945143514	318308
318502	EDA	a polynomial time approximation scheme for timing constrained minimum cost layer assignment	2008	-7.576143927268281	11.642020551330189	318529
318803	EDA	a novel design methodology for high-performance programmable decoder cores for aa-ldpc codes	2005	-9.964078840428957	14.72193562277262	318830
318809	Crypto	reconstruction of suboptimal paths in the constrained edit distance array with application in cryptanalysis	2007	-11.091947180394412	13.288959400874155	318836
318939	EDA	a multifunctional unit for designing efficient rns-based datapaths	2017	-8.016488550718556	13.664217191998524	318966
318987	EDA	an rns montgomery modular multiplication algorithm	1998	-9.0964998956885	13.106967160074165	319014
319320	HPC	efficient derivation of reed-muller expansions in multiple-valued logic systems	1992	-8.89697427146712	12.763391609951027	319347
319586	ML	lossy compression in near-linear time via efficient random codebooks and databases	2009	-9.634615288111512	11.868624167516874	319613
319690	Theory	systematic searches for good multiple recursive random number generators	1997	-9.535255348690134	12.905341915066687	319717
319706	HPC	reconfigurable parallel comparation architecture and its application to ip packet filters	2003	-8.341605165810787	13.683878205842163	319733
319875	Theory	area-optimal three-layer channel routing	1989	-7.918274052495962	11.356798478039847	319902
319933	Theory	network coding for distributed storage systems	2010	-10.952393253473899	14.793677848405645	319960
320151	HPC	properties of mathematical number model provided exact computing	2017	-9.359198072452292	12.462157645293214	320178
320286	DB	quadtree building algorithms on an simd hypercube	1992	-10.271677875923412	11.561451368081052	320313
320438	Theory	an algorithm for finding a non-trivial lower bound for channel routing1	1998	-8.06494715860922	11.364607085097804	320465
320639	EDA	on the area of hypercube layouts	2002	-7.9997291715336205	11.36411885754234	320666
320692	EDA	wideband spectrum sensing for cognitive radio	2014	-9.55344186883738	14.134191970382151	320719
320841	Crypto	a subexponential algorithm for discrete logarithms over the rational subgroup of the jacobians of large genus hyperelliptic curves over finite fields	1994	-10.388307761752339	12.334110233137775	320868
320849	Theory	faster implementation of canonical minimum redundancy prefix codes	2001	-9.500940126262984	11.655379098426714	320876
320924	EDA	the impact of wire topology on single row routing	1992	-7.7554894325111565	11.297826089329726	320951
320997	Theory	functions to support input and output of intervals	2007	-9.851323862610384	12.5711911170126	321024
321006	Theory	computing binary combinatorial gray codes via exhaustive search with sat solvers	2008	-9.974407313616796	11.476078408305485	321033
321015	Vision	digital parametric filters for studio mixing desk	1982	-8.752292077661767	13.770184331251599	321042
321198	EDA	analytical placement of mixed-size circuits for better detailed-routability	2014	-7.402817860942083	11.57014592246731	321225
321698	Web+IR	data compression in full-text retrieval systems	1993	-8.686019927622956	11.293987894459452	321725
322247	Arch	a 17 × 69 bit multiply and add unit with redundant binary feedback and single cycle latency	1993	-8.887282575789119	13.488526769029539	322274
322811	EDA	an improved pipelined msb-first add-compare select unit structure for viterbi decoders	2004	-10.142425452084506	14.694195957536044	322838
323934	Theory	z4: a new depth-size optimal parallel prefix circuit with small depth	2003	-8.478793168798159	11.708746580870486	323961
324124	Logic	a 22-bit floating point registered arithmetic logic unit	1983	-8.131622350151245	13.673126152809699	324151
324206	Arch	approximate conditional carry adder for error tolerant applications	2016	-8.206647947892407	13.205638397116704	324233
324622	Embedded	a reduced-complexity, scalable implementation of low density parity check (ldpc) decoder	2006	-10.056640200151193	14.813016440591873	324649
324700	Arch	a generic multilevel multiplying d/a converter for pipelined adcs	2005	-8.798454470093251	13.51143626110766	324727
324942	Theory	efficient pram simulation on a distributed memory machine	1996	-9.699967370381529	11.85282926389967	324969
325069	NLP	floating point cordic	1993	-9.282506938361774	13.090980673777493	325096
325349	Arch	design and implementation of high speed rns input-output converters	1992	-8.06851433084721	13.744048703828927	325376
325717	EDA	routability-driven analytical placement by net overlapping removal for large-scale mixed-size designs	2008	-7.487602103271182	11.571823373454151	325744
325898	EDA	compression of lookup table for piecewise polynomial function evaluation	2014	-8.999240021294753	13.25589903395868	325925
325901	Networks	hardware efficient massive mimo detector based on the monte carlo tree search method	2017	-10.19327063106764	15.082602482637984	325928
326155	Theory	an addition algorithm in jacobian of c34 curve	2005	-10.212615436747793	12.638815403679333	326182
326197	Theory	optimal adaptive fault diagnosis for simple multiprocessor systems	1998	-8.063825136380991	15.096031589473991	326224
326380	HPC	constant-time parallel algorithms for image labeling on a reconfigurable network of processors	1994	-9.617405311022264	11.98685300100446	326407
326579	Theory	navigating in the cayley graph of sl2(fp) and applications to hashing	2014	-11.040214723510136	12.732276832782931	326606
326708	EDA	configurable, resource-optimized fft architecture for ofdm communication	2013	-9.492331186373363	14.800807637880244	326735
327062	EDA	reconfigurable architecture of a rrc fir interpolator for multi-standard digital up converter	2013	-9.079608028761324	14.061999635807796	327089
327479	Arch	a cordic processor with efficient table-lookup schemes for rotations and on-line scale factor compensations	2005	-8.950250060124501	13.597636855512414	327506
327718	Arch	a fault tolerant, area efficient architecture for shor's factoring algorithm	2009	-7.854575611618391	13.572395017486027	327745
327725	Theory	on the connection between hexagonal and unidirectional rectangular systolic arrays	1986	-9.26580002170334	11.702859743795944	327752
328143	Embedded	theoretical analysis of word-level switching activity in the presence of glitching and correlation	2000	-8.00421944683617	12.524059630204976	328170
328188	Theory	on the complexity of table lookup for iterative division	1987	-9.671295711596251	12.652938379424114	328215
328328	Embedded	a binary multiplication scheme based on squaring	1971	-9.717933453152	12.509379065976008	328355
328357	EDA	binary multiplication radix-32 and radix-256	2001	-8.682074831720657	13.466175289098382	328384
328416	Theory	fast polynomial factorization over high algebraic extensions of finite fields	1997	-10.513274196367508	11.921308418419445	328443
328809	Arch	dynamic voltage allocation with quantized voltage levels and simplified channel modeling	2015	-10.25735914709369	14.624610280433574	328836
328844	EDA	cost-efficient hardware design of coarse and fine rotation based fft twiddle factor generator for 3gpp lte applications	2017	-8.822060088186827	14.043090784603615	328871
329131	EDA	error patterns in mlc nand flash memory: measurement, characterization, and analysis	2012	-9.862694946621145	14.484869853733532	329158
329357	EDA	an efficient implementation of prach generator in lte ue transmitters	2011	-9.790621051142663	14.916850298164773	329384
329621	EDA	average lengths of wire routing under m-architecture and x-architecture	2006	-7.707299390362677	11.540499288519714	329648
330201	Theory	direct construction of lightweight rotational-xor mds diffusion layers	2016	-11.084312916965793	13.401714510103645	330228
330240	EDA	designing new ternary reversible subtractor circuits	2017	-7.682485901984923	12.803091296329415	330267
330988	EDA	generalized pipelined tomlinson–harashima precoder design methodology with build-in arbitrary speed-up factors	2010	-9.66073136021619	14.658660208215206	331015
331451	EDA	analysis and design of cmos manchester adders with variable carry-skip	1990	-8.15802131019417	13.241487515419395	331478
331667	Arch	algorithmic study on the routing reliability problem	2012	-7.319835658342638	11.72188561585447	331694
331730	Vision	a fast vlsi multiplier for gf(2m)	1986	-8.545364742917284	13.858748326595618	331757
331846	Arch	a 2.74-pj/bit, 17.7-gb/s iterative concatenated-bch decoder in 65-nm cmos for nand flash memory	2013	-9.982317835689551	14.682763833394635	331873
332467	Arch	hybrid preservation of conditionally nonblocking switches under 2-stage interconnection	2006	-7.811270003828617	14.878420286119109	332494
333134	EDA	energy-adaptive polar codes: trading off reliability and decoder circuit energy	2017	-11.0526221455003	14.739764785548365	333161
333369	Arch	a generalized conflict-free memory addressing scheme for continuous-flow parallel-processing fft processors with rescheduling	2011	-8.752535979245744	13.703064789172595	333396
333371	Visualization	adaptation of the mactaggart and jack complex multiplication algorithm for floating-point operators	1992	-9.31419847209735	13.097961678935716	333398
333451	OS	pcm: a parity-check matrix based approach to improve decoding performance of xor-based erasure codes	2015	-10.959270983459916	14.43397423237234	333478
333931	EDA	energy-efficient approximate wallace-tree multiplier using significance-driven logic compression	2017	-7.8079041946149825	13.692787708099296	333958
334361	Arch	a design methodology for hybrid carry-lookahead/carry-select adders with reconfigurability	2005	-7.801733537225188	13.628034203122134	334388
334738	Visualization	comment on “subquadratic space-complexity digit-serial multipliers over  $gf(2^{m})$ using generalized  $(a, b)$-way karatsuba algorithm”	2016	-9.622337546004104	12.524873556855626	334765
334977	Theory	using fewer qubits in shor's factorization algorithm via simultaneous diophantine approximation	2000	-10.006531082337741	11.685339500316644	335004
335265	EDA	automating customisation of floating-point designs	2002	-8.591322670785292	13.377753202652526	335292
335352	Theory	a disk-based parallel implementation for direct condensation of large permutation modules	2007	-10.114293867949273	11.793999066944206	335379
335502	Arch	an approximating transcendental numbers by continued fractions	1961	-9.236192238284676	12.386879887569867	335529
335642	EDA	small multiplier-based multiplication and division operators for virtex-ii devices	2002	-8.549686658056219	13.532258411054421	335669
335832	Robotics	a hypercube algorithm for sliding window compression	2000	-9.60377466423772	11.45845534905664	335859
335853	Crypto	fixed-point arithmetic in she schemes	2016	-10.377458338444212	12.868057463778694	335880
336204	HPC	ldpc code construction with flexible hardware implementation	2003	-10.645610422908193	14.772489791706205	336231
336553	EDA	graph-based subfield scheduling for electron-beam photomask fabrication	2012	-7.667667010076474	11.340981828796547	336580
336734	Visualization	pipeline iterative arithmetic arrays	1975	-8.68864055243092	12.892779265454744	336761
336851	Visualization	on basic financial decimal operations on binary machines	2012	-8.563656302916247	13.028776916592296	336878
337324	Arch	an area efficient 2d fourier transform architecture for fpga implementation	2018	-8.874730471556939	13.25173734406144	337351
337478	Crypto	on linear hulls, statistical saturation attacks, present and a cryptanalysis of puffin	2011	-10.98375744100566	12.845896607628735	337505
337556	Arch	design of residue-to-binary converter for a new 5-moduli superset residue number system	2004	-8.906877627454175	13.463103759880454	337583
338046	HPC	parallel reduced area multipliers	1995	-8.205012298183911	13.673574146268301	338073
338056	Crypto	hardware design and analysisof block cipher components	2002	-8.368571498606865	13.983687309580633	338083
338642	Theory	switch-matrix architecture and routing for fpds	1998	-7.7776563463078965	11.476911609416476	338669
338672	EDA	a 1–100mb/s 0.5–9.9mw ldpc convolutional code decoder for body area network	2014	-10.024644520087126	14.950231302663564	338699
338813	Theory	fourier analysis of uniform random number generators	1967	-10.881593340395632	12.847590519586106	338840
338845	Logic	algorithmic synthesis of a combinational adder of decimal digits encoded by the johnson-mobius code	2009	-8.393825188693592	13.232756371623275	338872
338869	EDA	ilp-based inter-die routing for 3d ics	2011	-7.611356585615478	11.621049891751769	338896
338966	HPC	coded distributed computing: straggling servers and multistage dataflows	2016	-10.47709632435783	14.682496686578153	338993
339027	DB	cooperative repair with minimum-storage regenerating codes for distributed storage	2014	-10.94568941335402	14.839626487639814	339054
339424	DB	synthesis of a class of data format converters with specified delays	1994	-8.823321758318663	13.666296706909867	339451
339435	HPC	tighter and broader complexity results for reconfigurable models	1998	-8.493420167423873	11.76712195907429	339462
339470	EDA	dynamic global buffer planning optimization based on detail block locating and congestion analysis	2003	-7.398060529129058	11.658891325736574	339497
339512	EDA	performance analysis of single-bit full adder cells using 0.18, 0.25, and 0.35 µm cmos technologies	2002	-7.284299237381874	13.827606314019134	339539
339565	EDA	analysis of admm-lp algorithm for ldpc decoding, a first step to hardware implementation	2015	-10.933493514545324	14.810811797150723	339592
339582	EDA	4-valued bicmos circuits for the transmission system of a massively parallel architecture	1990	-7.656130204687487	13.501846780508288	339609
339608	EDA	a novel and efficient design of golay encoder for ultra deep submicron technologies	2016	-9.286352245803776	14.290591492625326	339635
339785	ML	modifications of the burrows and wheeler data compression algorithm	1999	-9.188530519175927	11.560596501658521	339812
340767	EDA	minimizing the adder cost in multiple constant multipliers	2006	-8.946343944227822	13.533715786921235	340794
340850	Theory	the implementation and complexity analysis of the branch gröbner bases algorithm over boolean polynomial rings	2009	-9.381680020686971	12.767941312051908	340877
341146	EDA	a 16-bit carry skip adder designed by reversible logic	2012	-7.408163262937605	13.120789970824626	341173
341450	EDA	improved progressive bkz algorithms and their precise cost estimation by sharp simulator	2016	-10.025679891620653	12.199650948420407	341477
341455	EDA	arithmetic algorithms for ternary number system	2012	-8.518385487984068	13.07861171019944	341482
341842	EDA	low-power limited-search parallel state viterbi decoder implementation based on scarce state transition	2007	-9.990989938522313	14.917855228486323	341869
341879	Theory	fast sorting algorithms on uniform ladders (multiple shift-register loops)	1980	-8.747600315589935	12.299822454592213	341906
342349	EDA	data-path and memory error compensation technique for low power jpeg implementation	2011	-8.330007577173237	14.155808321251895	342376
342435	HPC	efficient fault protection of block gradient-based adaptive filters	1996	-8.997245287185196	13.570369635178206	342462
342771	EDA	an efficient design of vedic multiplier using ripple carry adder in quantum-dot cellular automata	2018	-7.531592915285947	13.421944414817617	342798
343118	Arch	permuting data with the omega network	1985	-9.729708406223203	11.925092891253483	343145
343329	EDA	efficient signed-digit-to-canonical-signed-digit recoding circuits	2016	-9.04669222733956	12.62809617678328	343356
343672	EDA	quaternary logic lookup table in standard cmos	2015	-7.258730916231647	13.768983888796525	343699
343824	EDA	an improved design of a reversible fault tolerant lut-based fpga	2016	-7.705320074056088	13.165186811906539	343851
344775	HPC	enhanced decoding for high-rate lte turbo-codes with short block lengths	2017	-10.460074757826805	14.892921050719922	344802
344848	Visualization	adjacencies between the cycles of a shift register with characteristic polynomial (1 + x)n	1984	-11.067058499704013	12.513017715703633	344875
344863	EDA	accurate and eff icient flow based congestion estimation in floorplanning	2004	-7.591521209991198	11.562937153549475	344890
345215	Arch	the optimum booth radix for low power integer multipliers	2013	-8.092848134124344	13.654529973174114	345242
345414	EDA	a pipelined clock-delayed domino carry-lookahead adder	2003	-7.543610207958259	13.594651109794619	345441
345564	HPC	a vector multiprocessor for real-time multi-user detection in spread-spectrum communication	2000	-9.5330769065045	14.383725117686415	345591
345706	Vision	generalized fixed polarity helix transforms over gf(4)	2009	-10.385433925441818	12.597771935827927	345733
345763	EDA	algorithms for non-hanan-based optimization for vlsi interconnect under a higher-order awe model	2000	-7.233571658823968	11.778472934697136	345790
346108	Theory	on the linear and nonlinear complexity profile of nonlinear pseudorandom number generators	2003	-10.983250711832282	12.777155030233994	346135
346454	EDA	an efficient dual-mode floating-point multiply-add fused unit	2010	-8.336638619541679	13.889465781555305	346481
346486	Theory	the complexity of compressing subsegments of images described by finite automata	2003	-10.800284683413501	11.291061755480499	346513
346743	Networks	an improved gauss-seidel algorithm and its efficient architecture for massive mimo systems	2018	-10.048281090980886	14.987808108682682	346770
346750	Arch	flexible fpga-based parallel architecture for identification of repetitive sequences in interleaved pulse trains	2008	-8.866545110050051	13.471400432097328	346777
346779	Robotics	a vlsi architecture for cellular automata based reed-solomon decoder	1999	-10.432322240322824	14.153967479013769	346806
347037	EDA	a delay distribution methodology for the optimal systolic synthesis of linear recurrence algorithms	1991	-8.922995786401401	12.781010894231589	347064
347146	Theory	a reverse converter for the enhanced moduli set {2n-1, 2n+1, 22n, 22n+1-1} using crt and mrc	2010	-8.925536510855864	13.462251998132432	347173
347266	EDA	optimal design of double-precision chaotic signal generators based on ieee-754 standard	2012	-8.652100336842992	13.738626463818262	347293
347391	EDA	a robust detailed placement for mixed-size ic designs	2006	-7.280164615469476	11.513911806726242	347418
347416	Embedded	timing-driven obstacles-avoiding routing tree construction for a multiple-layer system	2008	-7.568924174320482	11.528044582857866	347443
347880	EDA	improving detailed routability and pin access with 3d monolithic standard cells	2017	-7.2922400198815325	11.726091061190472	347907
347990	ML	merged cordic algorithm	1995	-9.576086801863417	12.881429338705525	348017
348317	Arch	a vlsi design of a tomlinson-harashima precoder for mu-mimo systems using arrayed pipelined processing	2013	-9.87921338453854	14.930936300600116	348344
348364	Arch	towards a gbit/s programmable decoder for ldpc convolutional codes	2007	-10.139277368023569	14.791242873274133	348391
348710	Embedded	a unified approach to a class of number systems	1978	-8.925115928254131	12.014329173114874	348737
348732	Robotics	accurate parameter generation using fixed-point arithmetic for embedded hmm-based speech synthesizers	2011	-8.974790757570592	13.461015623760044	348759
348736	HPC	adaptive filters using modified sliding-block distributed arithmetic with offset binary coding	2009	-8.85992275322384	13.542063647956644	348763
348918	EDA	design of high-speed low-power parallel-prefix vlsi adders	2004	-8.099819545344593	13.439505972251578	348945
348936	EDA	analog circuits for symbol-likelihood computation	2006	-10.423692954711326	14.61863443826936	348963
349228	EDA	subquadratic space complexity gaussian normal basis multipliers over gf(2m) based on dickson-karatsuba decomposition	2015	-9.303894504338963	13.287144989225427	349255
349601	Arch	design of a fast inner product processor	1985	-8.818403851527254	13.262290868227005	349628
349633	EDA	a method to design a comparator for sampled data processing applications	2016	-7.651109903464833	13.776677863199938	349660
349682	EDA	two architectures of a general digit-serial normal basis multiplier	2006	-7.358450825101702	14.907643864913881	349709
349942	Crypto	a new tree based domain extension of uowhf	2003	-10.887952809218287	12.134069149817208	349969
350121	Embedded	analysis of checksums, extended-precision checksums, and cyclic redundancy checks	1990	-9.011418460724895	12.750176330579706	350148
350223	EDA	vlsi design of a high-throughput multi-rate decoder for structured ldpc codes	2005	-9.967182129484769	15.016451550242579	350250
350335	Graphics	gate level optimisation of primitive operator digital filters using a carry save decomposition	1994	-9.22644853644006	13.253658014909792	350362
350372	HPC	design of low-cost high-performance floating-point fused multiply-add with reduced power	2010	-8.432373940583695	13.872925227592885	350399
350462	Theory	integer and polynomial multiplication: towards optimal toom-cook matrices	2007	-9.549249763313355	12.889340717797365	350489
350978	HPC	gpu implementation and optimization of a flexible map decoder for synchronization correction	2018	-10.345004644815644	14.853128536814534	351005
351572	Logic	an efficient rns parity checker for moduli set {2 n − 1, 2 n + 1, 22n + 1} and its applications	2008	-9.089618443354565	13.286311848869653	351599
351799	HPC	low latency parallel turbo decoding implementation for future terrestrial broadcasting systems	2018	-10.094596711842668	14.883694942227526	351826
353174	EDA	gaussian mixture error estimation for approximate circuits	2017	-8.085766526041464	13.048267567403126	353201
353346	Theory	error detection of arithmetic circuits using a residue checker with signed-digit number system	2001	-8.746731781419284	13.295996066155976	353373
353772	EDA	soft self-synchronising codes for self-calibrating communication	2004	-9.534819677145633	14.696143995899694	353799
353968	EDA	reconfigurable vlsi design of processing kernel for multiple-radix single-path delay feedback fft systems	2016	-9.304142069385476	14.398015919733348	353995
354158	EDA	reversible programmable logic array (rpla) using fredkin & feynman gates for industrial electronics and applications	2006	-7.4798199279612865	12.699049884900091	354185
354159	EDA	quantum cost efficient reversible bcd adder for nanotechnology based systems	2011	-7.622695331999122	12.505374770011544	354186
354320	Crypto	twisted edwards curves	2008	-10.250615183439317	12.65897510987999	354347
354335	EDA	a fast digit-serial systolic multiplier for finite field gf(2/sup m/)	2005	-8.741374456469725	13.41557475638411	354362
354567	HPC	configurable and high-throughput architectures for quasi-cyclic low-density parity-check codes	2014	-10.088323349170789	14.949318056353274	354594
354679	Arch	high-throughput qr decomposition for mimo detection in ofdm systems	2010	-9.692502485409557	14.573110414298592	354706
354824	EDA	a 2 n scaling scheme for signed rns integers and its vlsi implementation	2010	-8.739207995066034	13.637384027337966	354851
354832	EDA	multiple-output low-power linear feedback shift register design	2006	-7.6455443036353214	13.303066923870134	354859
355726	PL	an introduction of multiple p-adic data type and its parallel implementation	2015	-9.527011583874193	12.761753505000547	355753
355755	EDA	high speed serial interface transceiver controller based on jesd204b	2016	-8.420027909708008	14.836050108568935	355782
355757	Arch	a fast and accurate rns scaling technique for high speed signal processing	1989	-9.351575099921165	13.172595726542385	355784
355903	EDA	an rns modular multiplication algorithm	2013	-8.331881564735037	13.93064489218322	355930
356132	EDA	hierarchical wire routing	1983	-7.414035175769072	11.542248304292436	356159
356258	EDA	ring-connected trees: a multipurpose vlsi architecture for parallel processing	1998	-9.786225870246692	12.913384788992314	356285
356261	Arch	integer multiplication with overflow detection or saturation	2000	-8.792475808806053	13.080997638692743	356288
356264	EDA	high-speed binary signed-digit rns adder with posibit and negabit encoding	2013	-8.626418847894644	13.455016280970929	356291
356498	Logic	on the power of probabilistic choice in synchronous parallel computations	1982	-10.257575195997738	11.655127528654	356525
357196	EDA	a hybrid number system processor with geometric and complex arithmetic capabilities	1991	-8.781369848497787	13.803077105002243	357223
357226	Theory	efficient parallel k-set chain range-join in hypercubes	1995	-10.497497465912913	11.333621122896359	357253
357395	OS	re-ordered fegc and block based fegc for inverted file compression	2013	-8.970992864023339	11.501401415159814	357422
357541	Arch	a systolic array architecture for fast decoding of one-point ag codes and scheduling of parallel processing on it	1999	-9.280622312157812	12.939182124121766	357568
357898	Crypto	an improved implementation of elliptic curves over gf(2) when using projective point arithmetic	2001	-10.000274803935453	12.785081837984764	357925
357955	EDA	a vlsi design of a pipelining and area-efficient reed-solomon decoder	2007	-9.441768467074565	14.191139561445505	357982
357965	EDA	variable latency speculative parallel prefix adders for unsigned and signed operands	2016	-8.336436302371615	13.228452801157324	357992
358115	Visualization	composite field multiplier based on look-up table for elliptic curve cryptography implementation	2011	-7.410828233365668	14.847778664633	358142
358123	EDA	rapid prototyping of multi-mode qc-ldpc decoder for 802.11n/ac standard	2016	-9.881248170718573	14.985249599670247	358150
358179	Theory	accelerating correctly rounded floating-point division when the divisor is known in advance	2004	-9.150110169202547	12.829679102761144	358206
358212	PL	bipolar merged arithmetic for wavelet architectures	1999	-8.807705611771631	13.54269333638374	358239
358238	EDA	an expert system for channel routing	1988	-7.691513832246008	11.365776771778323	358265
358318	Theory	a versatile time-domain reed-solomon decoder	1990	-9.877951043572589	14.428746016115696	358345
358396	OS	extend orthogonal latin square codes for 32-bit data protection in memory applications	2016	-8.988639392326727	14.308423353638947	358423
358467	Arch	vlsi implementation of a soft bit-flipping decoder for pg-ldpc codes	2009	-10.144243743620756	14.692754027373832	358494
358524	EDA	the use of hybrid logarithmic arithmetic for root raised cosine matched filters in wcdma downlink receivers	2005	-9.776555382921812	14.70984256650249	358551
358640	EDA	the wave pipeline effect on lut-based fpga architectures	1996	-7.48872792283057	13.506738865468426	358667
358641	DB	bidirectional delta files	2012	-9.139865808812749	11.41128814750517	358668
358772	NLP	serial scheduling algorithm of ldpc decoding	2011	-10.522571019606408	15.064277494786884	358799
358775	Arch	evaluating alternative implementations for ldpc decoder check node function	2004	-10.226956890434103	14.506949893019993	358802
358813	EDA	multipliers-driven perturbation of coefficients for low-power operation in reconfigurable fir filters	2017	-8.628563019709159	13.925393815873573	358840
358921	EDA	bob-router: a new buffering-aware global router with over-the-block routing resources optimization	2014	-7.500802973098287	11.671019332549374	358948
359058	Robotics	dynamic markov compression using a crossbar-like tree initial structure for chinese texts	2005	-9.087486113713243	11.466249927891624	359085
359119	Theory	wirelength reduction by using diagonal wire	2003	-8.183554712540502	11.313831349496493	359146
359441	Arch	backward probing deadlock detection for networks-on-chip	2013	-7.316170336684735	12.052776403014734	359468
359914	EDA	efficient mapping of boolean functions to memristor crossbar using magic nor gates	2018	-7.350854497930137	13.570446601764415	359941
360438	Web+IR	evaluating text preprocessing to improve compression on maillogs	2009	-8.828963061079506	11.445068618450374	360465
360449	EDA	a non-volatile comparator based on 1t1m crossbar arrays using memristor-aided logic	2017	-7.238077642427903	13.446074017697635	360476
360798	EDA	design of a collision detection vlsi processor based on minimization of area-time products	1998	-8.015128086703674	12.817499017170515	360825
360993	EDA	generating fast logic circuits for m-select n-port round robin arbitration	2013	-8.345282394366425	13.33026583866841	361020
361029	Visualization	high-performance vlsi architecture of the lms adaptive filter using 4-2 adders	2009	-9.007603165664417	13.743101080727735	361056
361174	Theory	scalable 2d convex hull and triangulation algorithms for coarse grained multicomputers	1995	-10.752433815069757	11.643443561744993	361201
361458	HPC	parallel nonbinary ldpc decoding on gpu	2012	-10.388560194314502	14.717407763279246	361485
361585	EDA	automatic layout algorithms for function blocks of cmos gate arrays	1985	-7.3562655566341935	11.525638848869805	361612
361725	EDA	vhdl-based implementations of area and power efficient filter architectures	2000	-8.981581379329572	13.851200661761153	361752
361726	Theory	a modular integer gcd algorithm	2005	-10.553731445069742	11.51489170563185	361753
362138	HPC	efficient architecture and hardware implementation of hybrid fuzzy-kalman filter for workload prediction	2014	-8.839758831399944	13.694516286477388	362165
362424	EDA	factoring and eliminating common subexpressions in polynomial expressions	2004	-8.781896592628504	13.387769305675135	362451
363019	EDA	high-speed area-efficient multiplier design using multiple-valued current-mode circuits	1994	-7.768795691503653	12.948858343535472	363046
363113	Visualization	high-throughput qc-ldpc decoders	2009	-10.384548136083401	14.862878850288505	363140
363396	EDA	high performance and energy efficient single-precision and double-precision merged floating-point adder on fpga	2018	-8.211348934064372	14.020069062096727	363423
363531	Arch	a general sign bit error correction scheme for approximate adders	2016	-8.644885005300216	13.67394163271034	363558
363881	Arch	pipelining of arithmetic functions	1972	-8.202127099355971	13.267335112813935	363908
363982	Arch	an efficient decoder architecture for cyclic non-binary ldpc codes	2014	-10.329134550855743	14.750401012987998	364009
364110	EDA	a novel architecture of sphere decoder for low complexity and high throughput	2008	-10.326120972426553	15.00772149259159	364137
364156	Graphics	gsfap adaptive filtering using log arithmetic for resource-constrained embedded systems	2010	-9.18034887067519	13.955578070860918	364183
364345	Arch	an improved hybrid lut-based architecture for low-error and efficient fixed-width squarer	2012	-8.495197153539872	12.891794155357935	364372
364501	EDA	modeling and realization of the floating point inverse square root, square root, and division unit (fp isd) using vhdl and fpgas	2006	-8.61965395593472	13.374573940557234	364528
364584	Theory	a revised forward and backward heuristic for two-term multiple recursive random number generators	2007	-10.949697894208393	12.789676567077509	364611
364652	Arch	rom based logic (rbl) design: high-performance and low-power adders	2008	-7.914638070680482	13.51144685575765	364679
364720	Web+IR	compression of dictionaries via extensions to front coding	1992	-8.955036491591194	11.307700010232248	364747
364849	NLP	efficient statistical modeling for the compression of tree structured intermediate code	2003	-8.843448392991203	11.455865803657904	364876
365007	ML	algorithm and architecture of fully-parallel associative memories based on sparse clustered networks	2014	-10.100687123097618	14.684684330914099	365034
365083	ML	a recursive definition of the holographic standard signature	2009	-10.286000342087696	11.780502693105745	365110
365159	Arch	representation and processing of fractions in a residue system	1983	-9.487882021120159	12.802576564869444	365186
365399	ML	radix-4 vectoring cordic algorithm and architectures	1996	-9.29316802095014	13.418785277793546	365426
365471	HPC	massively parallel searching for better algorithms or how to do a cross product with five multiplications	1996	-9.930823131640807	12.048611207189474	365498
365789	EDA	vlsi design and implementation of a reconfigurable hardware-friendly polar encoder architecture for emerging high-speed 5g system	2018	-8.530391884822563	14.089146431502368	365816
365978	EDA	a configurable circuit for cross-correlation in real-time image matching	2017	-8.506653334849174	13.696699630820095	366005
366125	Robotics	low complexity hardware accelerator for nd fastica based on coordinate rotation	2017	-9.273592343296595	13.425044234424552	366152
366202	ML	microprogrammed significance arithmetic with tapered floating point representation	1974	-9.369246500795176	12.715196044589375	366229
366542	EDA	a framework for finding the optimal linear scaling factor of /spl epsi/-approximation solutions	2005	-10.861987287467079	13.647667665580355	366569
366911	Theory	binary segmentation for multivariate polynomials	1995	-10.53436444391416	11.999922732799167	366938
367348	EDA	design and implementation of efficient vedic multiplier using reversible logic	2012	-7.654783784069918	13.03944150344207	367375
367509	EDA	area-power efficient modulo 2n-1 and modulo 2n+1 multipliers for {2n-1, 2n, 2n+1} based rns	2012	-8.487248220391532	13.782752717935585	367536
367512	EDA	design of multiplierless decimation filters using an extended search of cyclotomic polynomials	2011	-10.669110653889732	12.863225319527936	367539
367621	EDA	early output hybrid input encoded asynchronous full adder and relative-timed ripple carry adder	2016	-7.420066291471903	13.61133102531144	367648
368569	Arch	memristor based programmable threshold logic array	2010	-7.281106037385509	13.409402627427509	368596
368627	Theory	a new inversive congruential pseudorandom number generator with power of two modulus	1992	-11.041975755303696	12.762420840905936	368654
368924	EDA	a reduced area 1 gsps fft design using mrmdf architecture for uwb communication	2008	-9.46762116725891	14.66644140874658	368951
368974	EDA	nrc: a nibble remapping coding strategy for nand flash reliability extension	2016	-7.8124269289950945	14.51854320698632	369001
368990	Visualization	the correspondence between methods of digital division and multiplier recoding procedures	1970	-9.387440405363023	12.685726757798113	369017
369373	PL	an improved decimal redundancy check	1958	-9.26235802770002	12.041229085908187	369400
369536	ML	fast elliptic curve cryptography using minimal weight conversion of d integers	2012	-10.439958078464132	12.714367460528104	369563
369551	Arch	current-source-sharing differential-pair circuits for a low-power fine-grain reconfigurable vlsi architecture	2012	-7.661362192961308	13.637436276640685	369578
369622	EDA	an efficient fpga based mimo-mmse detector	2007	-9.796498279429613	15.017269363290115	369649
369724	EDA	low-complexity parallel systolic architectures for computing multiplication and squaring over fg(2^m)	2007	-9.127782682043698	13.410461958873286	369751
369733	Robotics	adaptive cordic: using parallel angle recoding to accelerate rotations	2010	-9.274430674164195	13.339889160557801	369760
369766	Arch	high-throughput vlsi architectures for the 1-d and 2-d discrete cosine transforms	1995	-9.444647619712104	13.13790342110432	369793
370162	EDA	width minimization of two-dimensional cmos cells using integer programming	1996	-7.2989373102062105	11.343521544901119	370189
370508	EDA	cths based energy efficient thermal aware image alu design on fpga	2015	-7.4772566570024726	14.167905038549387	370535
370950	EDA	an reconfigurable multiplier in gf(2m) for elliptic curve cryptosystem	2003	-8.54986373411574	13.835780443558738	370977
371258	NLP	high speed decoding of serial concatenated codes	2006	-10.768829934412329	14.769422033353793	371285
371431	Crypto	efficient montgomery ab2 multiplier for finite fields defined by irreducible all-one polynomials	2017	-9.156817018995506	13.416569837226662	371458
371700	Theory	thumbnail rectilinear steiner trees	1995	-10.955555525389995	11.325094044511259	371727
372060	EDA	a 3d-via legalization algorithm for 3d vlsi circuits and its impact on wire length	2007	-7.466678021225525	11.448661631944532	372087
372089	HPC	optimal overlapped message passing decoding of quasi-cyclic ldpc codes	2008	-10.449937756963124	14.722979719616413	372116
372266	Crypto	constructing pseudo-random permutations with a prescribed structure	2000	-10.744986194556594	11.8216755405213	372293
372807	Theory	complexity of parallel matrix computations	1987	-10.46701925471826	11.844769909497366	372834
373196	Theory	one-stroke polynomials over a ring of modulo $2^w$	2016	-10.39739278507345	12.705790892887125	373223
373292	EDA	leakage current modeling for gpgpu systems	2011	-7.858451226626372	12.829289284349013	373319
373838	Crypto	a recursive construction method of s-boxes satisfying strict avalanche criterion	1990	-10.856726634570188	12.92177133450101	373865
373936	EDA	recognition of 16 qam codes by maximum output with optical waveguide circuits, thresholders, and post-processing logic circuit	2014	-10.457116511411849	13.772315525559785	373963
374014	EDA	matrix odd-even partition: a high power-efficient solution to the small grain data shuffle	2011	-8.332864383325902	13.649934253468851	374041
374438	HPC	efficient partial-sum network architectures for list successive-cancellation decoding of polar codes	2018	-10.375492064332649	14.532083170178199	374465
374701	Theory	calculating optimal addition chains	2010	-10.512729563379242	11.565953313322561	374728
375147	Theory	parallel sorting with constant time for comparisons	1981	-10.992283682987432	11.372959927857368	375174
375240	OS	designs of approximate floating-point multipliers with variable accuracy for error-tolerant applications	2018	-8.337336531663507	13.513203788664288	375267
375431	EDA	low-latency digit-serial and digit-parallel systolic multipliers for large binary extension fields	2013	-8.587881385987627	13.935261478180845	375458
375870	EDA	two new low-power full adders based on majority-not gates	2009	-7.373450069471611	13.656653446466125	375897
375980	Theory	average case analyses of list update algorithms, with applications to data compression	1998	-9.249996129873935	11.320073758047393	376007
376078	Visualization	modified virtually scaling-free adaptive cordic rotator algorithm and architecture	2005	-9.021220948572577	13.61790424915306	376105
376179	Arch	on the fault tolerance of stochastic decoders	2017	-8.6909800467662	14.517040828089927	376206
376833	EDA	a novel architecture and a systematic graph-based optimization methodology for modulo multiplication	2004	-9.065665159420783	13.208016223634436	376860
377096	Theory	corrigendum: a new representation of the rational numbers for fast easy arithmetic	1980	-9.541999802028881	12.524132299701982	377123
377105	HPC	optimal real number codes for fault tolerant matrix operations	2009	-10.139662184805744	13.858787681002749	377132
377887	EDA	an overlap save algorithm for block convolution with reduced complexity	2009	-9.149205627181427	13.186631506596653	377914
378012	Vision	square meshes are not always optimal	1991	-10.032118175601296	11.951554606868347	378039
378181	EDA	design of multifunctional dr gate and its application in alu design	2014	-7.691755055344252	12.762103572705461	378208
378274	Theory	nearly optimal constructions of pir and batch codes	2017	-11.077778371464202	12.674756582716055	378301
378426	Arch	circuit design for a measurement-based quantum carry-lookahead adder	2009	-8.280185156087565	12.490958406759367	378453
378450	EDA	parallel crc computation in fpgas	1996	-7.972706174539485	13.272420231942293	378477
378692	EDA	fpga-based efficient design approaches for large size two's complement squarers	2010	-8.371206099779428	13.878710424822655	378719
378813	HPC	efficient methods for fft calculations using prime factor algorithm	2011	-9.3351414702223	13.077917426860507	378840
378958	NLP	source encoding using syntactic information source models	1988	-8.851243997365874	11.446932752271447	378985
379007	PL	improved algorithm for error correction	2011	-10.155163689654394	14.420107730272255	379034
379122	Arch	an fpga-based implementation of a pipelined fft processor for high-speed signal processing applications	2017	-8.851011003345086	14.091653918169492	379149
379180	Theory	on the vlsi area and bisection width of star graphs and hierarchical cubic networks	2001	-8.433281685100939	14.921786315329587	379207
380258	EDA	iterative decoding in analog cmos	2003	-10.001791935828845	14.616209764752725	380285
380547	EDA	a unified design framework for vector rotational cordic family based on angle quantization process	2001	-9.654858923981015	14.133405104598525	380574
381216	Arch	analysis and design of cost-effective, high-throughput ldpc decoders	2018	-10.37487742239647	14.829747533953359	381243
381593	Arch	modulo-(2^n -- 2^q -- 1) parallel prefix addition via excess-modulo encoding of residues	2015	-8.829198042919845	13.336801213031189	381620
381638	EDA	mcg: a correct-by-design multichip module router with crosstalk avoidance	1996	-7.366847556300333	11.68521306265506	381665
381933	EDA	utilization of vacant terminals for improved over-the-cell channel routing	1993	-7.834840181720471	11.418707841978927	381960
382183	Theory	fixed-point error analysis of cordic arithmetic for special-purpose signal processors	2007	-9.15310689805128	13.219403272155853	382210
382249	Theory	an exhaustive search for good 64-bit linear congruential random number generators with restricted multiplier	2011	-9.985013799277363	12.988371265742593	382276
382449	EDA	post-routing redundant via insertion and line end extension with via density consideration	2006	-7.490987154097568	11.494927920214044	382476
382580	Robotics	a fully parallel bch codec with double error correcting capability for nor flash applications	2012	-9.584878811629077	14.218412115879008	382607
382746	EDA	design and performance analysis of hybrid adders for high speed arithmetic circuit	2012	-7.392847980251481	13.575491559503172	382773
382755	AI	coefficient optimization for area-effective multiplier-less fir filters	2003	-9.108156443469392	13.583671866563172	382782
382886	Theory	improved error bounds for the fermat primality test on random inputs	2018	-10.531008500066852	12.36460235683399	382913
383013	Embedded	4×4/8×8/12×12 reconfigurable mimo detector on multi-core dsp based on eigen decomposition of dataflow graph	2013	-9.765119115313961	14.933285888453632	383040
383471	Crypto	clock-controlled shift registers: a review	1989	-10.670057694541107	13.046792680633075	383498
383666	EDA	modified booth algorithm for high radix fixed-point multiplication	1993	-9.20379020875992	12.960068514401398	383693
383929	EDA	a cell library for low power high performance cmos voltage-mode quaternary logic	2006	-7.452980755192367	13.547560841846988	383956
384201	EDA	improved layout-driven area-constrained timing optimization by net buffering	2000	-7.288735635017576	11.645092023567244	384228
384637	Theory	dynamic fault diagnosis	1995	-8.019738902621496	15.02594864648094	384664
384731	EDA	over-the-cell channel routing	1990	-7.877877607472823	11.440632445897867	384758
385004	Arch	memory package error detection and correction	1983	-10.999749882443345	14.135847726699495	385031
385890	Theory	array permutation by index-digit permutation	1976	-9.375549005665725	12.458886980736771	385917
386101	EDA	low-complexity elliptic curve cryptography processor based on configurable partial modular reduction over nist prime fields	2018	-7.569819705475307	14.771730051223175	386128
386112	Theory	fast computation of the smith normal form of an integer matrix	1995	-10.445261760592627	11.492032644183032	386139
386240	DB	analog computing arrays	2004	-8.296798923795118	13.378784296137773	386267
386568	Theory	how to test a tree	1998	-7.857224190460234	11.456006541091833	386595
386688	EDA	fast evaluation of integer roots in microcontroller systems	1988	-9.132475532646612	12.692040829353184	386715
386731	EDA	on the crossing distribution problem	1999	-8.051494794916996	11.287601629350533	386758
386780	EDA	fast inversion algorithm in gf(2 m ) suitable for implementation with a polynomial multiply instruction on gf(2)	2012	-9.080789251229566	13.331441861464567	386807
388386	Web+IR	fast and flexible word searching on compressed text	2000	-8.984710635654912	11.362703518128026	388413
388596	Arch	the optimal architecture design of two-dimension matrix multiplication jumping systolic array	2008	-8.825710071492404	12.998627944389431	388623
388613	Crypto	compression for trace zero points on twisted edwards curves	2016	-10.144397807375226	12.833833011468736	388640
388749	EDA	a 5.79-gb/s energy-efficient multirate ldpc codec chip for ieee 802.15.3c applications	2012	-9.909531786850945	14.811625313481152	388776
389045	EDA	ultra low power hardware for computing squared euclidean distances	2011	-9.082210938804929	14.09028574980248	389072
389556	Crypto	pseudo-free families of finite computationalelementary abelian p-groups	2015	-10.974105425656251	12.24123447425318	389583
389752	EDA	transition reduction in carry-save adder trees	1996	-7.938559683982795	13.4321870414959	389779
389828	HPC	a scalable ldpc decoder asic architecture with bit-serial message exchange	2008	-10.00848838973795	14.760630004220545	389855
389951	AI	uniform random rational number generation	2006	-10.753116372016713	12.632821682767336	389978
390351	Vision	a parallel residue-to-binary converter	1999	-8.956100182770992	13.352219699645126	390378
390409	Theory	an enhanced multiway sorting network based on n-sorters	2014	-9.088598763587614	12.315697663323052	390436
390828	EDA	quantum circuits for toom-cook multiplication	2018	-9.451570699734743	11.4221843467342	390855
390845	HPC	a maskable memory architecture for rank-order filtering	2004	-8.35775854384695	13.04813051915061	390872
390987	Visualization	high-speed computer multiplication using a multiple-bit decoding algorithm	1970	-9.48436829875402	13.434339125562392	391014
391542	ML	dynamical system representation of open address hash functions	1999	-10.285883397120925	11.451674347848492	391569
391591	Embedded	a high-performance significand bcd adder with ieee 754-2008 decimal rounding	2009	-8.657799913844936	13.543280156346032	391618
391646	EDA	a genetic algorithm for probe testing problem on high-density pcb	2012	-7.543288291011648	11.356481391328895	391673
391688	EDA	designing efficient online testable reversible adders with new reversible gate	2007	-7.549482564544183	12.77643310735458	391715
391728	EDA	efficient realization of reconfigurable fir filter using the new coefficient representation	2011	-8.974659377578801	13.695086139242973	391755
391941	Visualization	a multi-phase approach to floating-point compression	2015	-8.564958341206173	11.493457707991436	391968
391978	EDA	a new reversible tsg gate and its application for designing efficient adder circuits	2005	-7.490976963477251	12.562022012514856	392005
392015	EDA	sub-word and reduced-width booth multipliers for dsp applications	2002	-8.921010132348437	13.680858224939675	392042
392164	Arch	a low-latency qrd-rls architecture for high-throughput adaptive applications	2016	-9.813798660528589	14.774708783474527	392191
393308	EDA	a high speed and low cost error correction technique for the carry select adder	2009	-7.661873454670798	13.694353215707247	393335
393418	Logic	a novel algorithm for signed-digit online multiply-accumulate operation and its purely signed-binary hardware implementation	2000	-8.738356101779608	13.44154281282388	393445
393442	EDA	congestion estimation during top-down placement	2002	-7.294955420697285	11.650716146252194	393469
393542	Theory	algebraic immunity of boolean functions analysis and construction	2009	-11.02257862356528	12.710196946016982	393569
393843	Arch	parallel turbo decoding	2004	-10.546706783801714	14.698081223401203	393870
394115	NLP	high-speed rs(255, 239) decoder based on lcc decoding	2011	-10.211989215727023	14.638598259417524	394142
394681	Arch	a new high-speed and low-power lsi design of svd-mimo-ofdm systems	2012	-9.81036700127764	14.96742351719818	394708
394714	Networks	a reconfigurable architecture for mimo square root decoder	2006	-9.982960748625695	15.099847438812018	394741
394736	Robotics	a high-throughput ldpc decoder for optical communication	2013	-9.990328537065851	14.811123598074547	394763
395003	EDA	design and simulation of reusable ip cordic core for special-purpose processors	2007	-8.347710075761688	14.034896531563225	395030
395505	EDA	new symmetric and planar designs of reversible full-adders/subtractors in quantum-dot cellular automata.	2018	-7.410092450415866	13.150647183291502	395532
395564	EDA	efficient design of fir filters using common subexpression elimination	2016	-9.059325516910436	13.346776013363211	395591
395653	ML	second order function approximation using a single multiplication on fpgas	2004	-9.060023912903754	13.217644006103574	395680
396140	EDA	low-power design of finite field multipliers for wireless applications	1998	-8.336355685987158	13.717382300229636	396167
396174	EDA	optimal redistribution of white space for wire length minimization	2005	-7.69843741975798	11.29180351903574	396201
396216	Theory	at2 bounds for a class of vlsi problems and string matching	1994	-9.69260986592777	12.48580608737317	396243
396345	Theory	processor networks and alternating machines	1990	-8.30687059149925	15.097477480958394	396372
396666	Graphics	beware of linear congruential generators with multipliers of the form a = ±2q ±2r	1999	-9.954295482576605	12.314771313533138	396693
396675	Theory	the parallel simplicity of compaction and chaining	1993	-10.001941157386321	11.40173061412878	396702
396759	Arch	design of a high-speed rsa encryption processor with built-in table for residue calculation of redundant binary numbers	2000	-8.284678406475715	13.679810067731864	396786
396936	EDA	n × n carry-save multipliers without final addition	1993	-8.832215723023207	13.194833470412664	396963
397386	SE	improved multiplication algorithm by clearing leading zeros of binary numbers based on big data analysis	2018	-9.051264774111948	13.162924569941401	397413
397725	EDA	concurrent guiding template assignment and redundant via insertion for dsa-mp hybrid lithography	2016	-7.380196324933538	11.541516183606074	397752
397861	Arch	design of a processing element based on quaternary differential logic for a multi-core simd processor	2007	-7.739188917380514	13.53908719213523	397888
398318	EDA	cost-efficient mapping of 3- and 5-point dfts to general baseband processors	2015	-8.463378120601723	13.907982817768211	398345
398534	EDA	digital filter synthesis based on minimal signed digit representation	2001	-9.29401425626642	13.215375101134644	398561
398574	EDA	probabilistic congestion prediction with partial blockages	2007	-7.460227847509892	11.565619291319013	398601
398920	EDA	new cost-effective vlsi implementation of a 2-d discrete cosine transform and its inverse	2001	-8.744528746318109	13.736182278721516	398947
399347	HPC	an fpga implementation of array ldpc decoder	2006	-10.27337271201084	14.728250168132545	399374
399433	EDA	an mcm routing algorithm considering crosstalk	1995	-7.318672002811193	11.566243892397187	399460
399962	Metrics	maximizing the throughput of hash tables in network devices with combined sram/dram memory	2015	-9.034184499223537	11.760954101191244	399989
400069	Theory	segmented channel routing	1990	-7.58937545538445	11.47640608468284	400096
400168	ECom	generalizations of horner's rule for polynomial evaluation	1962	-9.378512183301735	12.616670533944669	400195
400967	HPC	ternary method in elliptic curve scalar multiplication	2013	-9.327100943643275	13.257684628888265	400994
401540	Theory	a dictionary machine (for vlsi)	1982	-9.237275778058118	11.834419996881895	401567
401560	Arch	design of reverse converters for general rns moduli sets $\{ 2^{k}, 2^{n}-1, 2^{n}+1, 2^{n+1}-1 \}$ and  $\{ 2^{k}, 2^{n}-1, 2^{n}+1, 2^{n-1}-1 \}$ ($n$ even)	2014	-8.710847690687936	13.4886769605235	401587
401583	Theory	computing in matrix groups without memory	2014	-9.35471965392633	11.781199996576483	401610
401720	HPC	on heterogeneous regenerating codes and capacity of distributed storage systems.	2014	-10.88266270110719	14.781264750579846	401747
401787	EDA	ternary multiplication circuits using 4-input adder cells and carry look-ahead	1999	-8.3291343538505	12.942368860165546	401814
402111	EDA	a timing driven approach for crosstalk minimization in gridded channel routing	2002	-7.379265061063843	11.773927767423006	402138
402176	HPC	optimal representation for right-to-left parallel scalar point multiplication	2017	-9.775469885563108	12.594627429188135	402203
402456	Logic	a new approach to the design of a fast m-sequence generator	2007	-11.029120778990626	13.0172404905343	402483
402863	EDA	elementary function computing method for floating-point unit	2017	-8.56432094294296	13.743343232470975	402890
403249	Theory	priority queue operations on erew-pram	1997	-9.977043256603595	11.307286291680471	403276
403334	HPC	a high performance parallel vlsi design of matrix inversion	2015	-9.040783998967862	13.571596909834671	403361
403544	HPC	a compiler address transformation for conflict-free access of memories and networks	1996	-8.885798607264867	12.500832514284909	403571
403882	EDA	modified 4-2 compressor using improved multiplexer for low power applications	2016	-7.317632115678157	13.820829941917939	403909
404095	Visualization	on hardware implementation of multiuser multiplexing for sc-fdma	2007	-9.979515184520881	15.102212583569528	404122
404426	EDA	improved range analysis in fixed-point polynomial data-path	2017	-8.891345304852226	12.778597039699306	404453
405101	EDA	acm: an energy-efficient accuracy configurable multiplier for error-resilient applications	2017	-8.299373684002648	13.76272866752542	405128
405297	Theory	efficient and optimal exponentiation in finite fields	1991	-9.856286979694689	12.176621145584168	405324
405376	Arch	on running windowed image computations on a pipeline	2012	-8.79532282261825	12.582996017312094	405403
405974	EDA	hardware optimization methodology of multi-step look-ahead sigma-delta modulators	2018	-8.975355501876074	13.813411269271818	406001
406035	Vision	parallel hierarchical clustering algorithms on processor arrays with a reconfigurable bus system	1997	-9.61417265113537	11.961125023308744	406062
406151	Arch	an efficient conflict-free memory-addressing unit for simd vliw dsp	2017	-8.70794498344714	13.5902996197402	406178
406246	Arch	high-speed architectures for reed-solomon decoders	2001	-9.212028507301381	13.919493550551481	406273
406403	OS	low-cost residue number systems for computer arithmetic	1976	-9.297213456096411	13.062186679219415	406430
406527	Crypto	generation of pseudorandom binary sequences with controllable cryptographic parameters	2011	-11.025268839343202	12.960144060279081	406554
406796	Crypto	a very compact s-box for aes	2005	-8.453967001250593	13.919732931469936	406823
406997	EDA	low power realization of residue number system based fir filters	2000	-8.536843143058947	13.727556074275643	407024
407118	Vision	a noisy clock-controlled shift register cryptanalysis concept based on sequence comparion approach	1990	-11.036721826328415	13.096402815776582	407145
407528	Arch	redundant via insertion in restricted topology layouts	2007	-7.442348414022293	11.534718686160344	407555
407572	EDA	design of synthesizable, retimed digital filters using fpga based path solvers with mcm approach: comparison and cad tool	2014	-7.923369240390341	13.041438495445306	407599
407628	Arch	digit-serial/parallel multipliers with improved throughput and latency	2006	-8.71207024744076	13.320517872030981	407655
407670	EDA	channel density reduction by routing over the cells	1991	-7.8032223380676555	11.363418020807035	407697
407801	EDA	ntuplace4h: a novel routability-driven placement algorithm for hierarchical mixed-size circuit designs	2014	-7.275128434609821	11.617020787505266	407828
407846	EDA	multithreshold voltage low-swing/low-voltage techniques in logic gates	2004	-7.3239141494846915	13.697483991250731	407873
408316	Logic	evaluation of m-valued fixed polarity generalizations of reed-muller canonical form	1999	-9.350451780614234	12.197940369430645	408343
408360	Crypto	efficient doubling on genus 3 curves over binary fields	2005	-10.185092851875027	12.681119335150154	408387
408380	Theory	a decomposition of the arithmetic for ntt's with 2 as a root of unity	1984	-10.03259485300349	12.728474657435074	408407
408440	EDA	a framework for double patterning-enabled design	2011	-7.3213880043038975	11.672099744701512	408467
408579	Arch	parallel scalable hardware architecture for hard raptor decoder	2010	-10.250790395592924	14.729504520556645	408606
409016	EDA	multiplier energy reduction through bypassing of partial products	2002	-7.951074677381219	13.757940028156602	409043
409031	Visualization	table-lookup methods for generating arbitrary random numbers	1977	-9.61216722199602	12.6949725181234	409058
409992	Embedded	an fpga implementation of pipelined multiplicative division with ieee rounding	2007	-8.149260798509516	14.236257519636698	410019
410170	EDA	analysis and implementation of a novel leading zero anticipation algorithm for floating-point arithmetic units	2007	-8.139008177545051	13.30085450310031	410197
410348	Arch	semigroup and prefix computations on improved generalized mesh-connected computers with multiple buses	2000	-10.205223903968637	11.98166843358695	410375
410668	EDA	new distributed arithmetic algorithm for low-power fir filter implementation	2004	-8.931747700509002	13.829696323610394	410695
410773	EDA	routing-aware scan chain ordering	2003	-7.259153837755862	11.452283672192788	410800
411074	EDA	on improving the algorithmic robustness of a low-power fir filter	2009	-8.555669897314809	14.308766361073893	411101
411172	EDA	a multiple-valued reconfigurable vlsi architecture using binary-controlled differential-pair circuits	2013	-7.663500430386722	13.602199846227403	411199
411297	HPC	embedding of k-ary complete trees into hypercubes with uniform load	1998	-10.727763468019877	11.413645949202195	411324
412134	Theory	a parallel algorithm to compute the greatest common divisor of sparse multivariate polynomials	2013	-9.630408112899302	12.195064767398375	412161
412595	EDA	dynamic power estimation for rom-less ddfs designs using switching activity analysis	2017	-7.392392383255182	13.108777762426527	412622
412657	Mobile	an 8x-parallelism memory access reordering polyphase network for 60 ghz fbmc-oqam baseband receiver	2016	-10.007291611670494	15.06810867380906	412684
412687	HPC	conflict resolution for pipelined layered ldpc decoders	2009	-10.340645972266124	14.74084767368681	412714
412811	Embedded	(n, k) concept fault tolerance	1986	-10.270873874895491	14.083809208337955	412838
412945	EDA	intrinsic evolution of truncated puiseux series on a mixed-signal field-programmable soc	2016	-8.28781247771999	13.321680535635457	412972
413210	Arch	from stochastic to bit stream computing: accurate implementation of arithmetic circuits and applications in neural networks	2018	-7.743360402143691	13.001538577078971	413237
413602	Arch	a subworld-parallel multiplication and sum-of-squares unit	2004	-8.78762376734592	13.373998129019446	413629
413743	EDA	hardware efficient root-raised-cosine pulse shaping filter for dvb-s2 receivers	2011	-9.728425694293737	14.632142986814086	413770
413792	Arch	high throughput constant envelope pre-coder for massive mimo systems	2015	-10.093124929264324	15.105281032163274	413819
413796	Theory	finite state model and compatibility theory: new analysis tools for permutation networks	1986	-9.48031012770501	11.868715877874566	413823
413826	Robotics	configurable error correction for multi-wire errors in switch-to-switch soc links	2008	-10.012883147252005	14.632818516156668	413853
413925	Theory	improved trailing digits estimates applied to optimal computer arithmetic	1979	-9.351013935517443	12.276288107153555	413952
414069	HPC	flexible rerouting schemes for reconfiguration of multiprocessor arrays	2014	-7.288818712931897	11.883473804902543	414096
414542	EDA	equalizer design and performance trade-offs in adc-based serial links	2010	-9.986318011021137	14.9875535028335	414569
414610	Theory	cubesort: a parallel algorithm for sorting n data items with s-sorters	1992	-10.232979306744086	11.574581976257775	414637
414782	EDA	seamlessly pipelined shift-and-add circuits based on precise delay analysis and its applications	2016	-8.147471162947634	14.038939631070395	414809
414841	Theory	how to assemble tree machines (extended abstract)	1982	-8.832600121335838	12.093837348617726	414868
414917	HPC	low-complexity parallel chien search structure using two-dimensional optimization	2011	-9.069524562772912	13.669401199959404	414944
414991	Theory	on the difficulty of finding reliable witnesses	1994	-10.388338658373037	12.532501267073993	415018
415112	Embedded	very-high radix division with prescaling and selection by rounding	1994	-9.324495957227636	12.971649120318697	415139
415219	HPC	a 485ps 64-bit parallel adder in 0.18μm cmos	2007	-7.3904793099833155	13.678469524009685	415246
415245	Theory	circulant graphs: efficient recognizing and isomorphism testing: (extended abstract)	2005	-9.674591404943829	13.971168737894814	415272
415318	Graphics	computational investigations of low-discrepancy sequences	1997	-10.88500622554889	12.564164718242585	415345
415453	Theory	d-dimensional range search on multicomputers	1997	-10.691320690447071	11.345997645251426	415480
415625	EDA	saber: selection of approximate bits for the design of error tolerant circuits	2017	-7.945534755398018	13.320383141471375	415652
415819	Theory	two fast algorithms for sparse matrices: multiplication and permuted transposition	1978	-9.85008298890721	12.437425519948453	415846
415865	EDA	variable-accuracy bit-serial multiplication with row bypassing for ultra low power	2017	-7.566389013597576	13.86502309861157	415892
416498	Networks	an sts-n byte-interleaving multiplexer/scrambler and demultiplexer/descrambler architecture and its experimental oc-48 implementation	1993	-9.638842871159904	14.875384321417256	416525
416617	HPC	a low latency siso with application to broadband turbo decoding	2001	-10.358900896955227	14.55522239625767	416644
416707	Visualization	energy-efficient digital filtering using ml-based error correction (ml-ec) technique	2005	-8.783447694076445	14.432078309365911	416734
416709	EDA	low-complexity high-performance low-density parity-check encoder design for china digital radio standard	2017	-10.024685519949267	14.789668566427741	416736
416735	Crypto	radix modular multiplication algorithm	1996	-7.373621849148169	14.968153888807578	416762
416908	Crypto	a low-memory algorithm for finding short product representations in finite groups	2011	-10.61697283102715	11.570821891659467	416935
416916	Embedded	rapid design and prototyping of universal soft demapper	2010	-9.947124502465355	15.049935386112864	416943
417441	EDA	an iterative logarithmic multiplier	2011	-8.919457079480582	13.6235266334099	417468
417493	EDA	single-layer fanout routing and routability analysis for ball grid arrays	1995	-7.450084967739698	11.527477338566769	417520
417916	EDA	redundant adders consume less energy	2006	-8.262890253332078	13.476715538128873	417943
417947	EDA	fpga implementation of gram-schmidt qr decomposition using high level synthesis	2017	-8.56796337715925	13.65305938173164	417974
417949	EDA	an adaptive ecc scheme for dynamic protection of nand flash memories	2015	-9.461381818329652	14.524467538402275	417976
418253	Robotics	reconfigurable implementation of bit-parallel multipliers over gf(2/sup m/) for two classes of finite fields	2004	-8.818536090292977	13.719553812851494	418280
418265	Theory	a new algorithm for multiplying two dirac numbers	2015	-9.538014446625693	12.775392164477424	418292
418312	EDA	energy-efficient digital signal processing via voltage-overscaling-based residue number system	2013	-8.92986697386668	14.381559966299578	418339
418628	Arch	pseudonoise with arbitrary amplitude distribution--part ii: hardware implementation	1972	-9.413740034854095	13.329349317262794	418655
418633	Vision	ganeti: an open source high-availability cluster based on xen	2007	-7.842907553029827	14.195985010815265	418660
418667	EDA	high-speed timing verification scheme using delay tables for a large-scaled multiple-valued current-mode circuit	2008	-7.371053659699097	13.10087484755152	418694
418824	ML	an optimized huffmans coding by the method of grouping	2016	-8.592319523322985	11.547450498591964	418851
418885	EDA	vlsi implementation of bit serial architecture based multiplier in floating point arithmetic	2015	-8.618495516322698	13.692550972228215	418912
419532	EDA	low power bist for wallace tree-based fast multipliers	2000	-7.365479219031473	13.611976647631296	419559
419588	Robotics	high-level estimation of high-performance architectures for reed-solomon decoding	1995	-10.972930287294323	14.371149824529274	419615
420008	EDA	an alternative proof of modified-booth recoding algorithm based on number-domain transformations	2000	-9.367633900461604	12.860907882066295	420035
420053	EDA	floating-point division algorithms for an x86 microprocessor with a rectangular multiplier	2007	-8.530891975440431	13.570737881558225	420080
420100	ML	a parallel dynamic programming algorithm for unranking t–ary trees	2003	-9.285134176988707	11.693666315380046	420127
420303	EDA	an optimal jumper-insertion algorithm for antenna avoidance/fixing	2006	-7.580573773109299	11.420510843380876	420330
420487	Arch	enabling high-speed turbo-decoding through concurrent interleaving	2002	-10.042118811279934	15.081523318091802	420514
420979	Visualization	an incremental computer	1977	-8.637240529134662	12.860570371012358	421006
421184	Arch	architecture-aware ldpc code design for multiprocessor software defined radio systems	2009	-10.129703544793305	14.138186640033055	421211
421470	Robotics	successive pad assignment algorithm to optimize number and location of power supply pad using incremental matrix inversion	2005	-7.273013986647966	11.52142448940243	421497
422193	Arch	low-complexity interpolation architecture for soft-decision reed-solomon decoding	2007	-10.767422250249142	14.627661190426732	422220
422607	Web+IR	elias revisited: group elias simd coding	2018	-9.327183808877516	11.812274688494954	422634
422725	Vision	high-speed hybrid-double multiplication architectures using new serial-out bit-level mastrovito multipliers	2016	-8.691705278428026	13.752207169324935	422752
422917	PL	parameterizing parallel multiplicative lagged-fibonacci generators	2004	-10.368283792242329	12.758744993529927	422944
422993	NLP	research on low-complexity breadth-first detection for multiple-symbol differential unitary space-time modulation systems	2011	-10.442111252694863	14.988497330335449	423020
423173	Theory	on fast multiplication of polynomials over arbitrary algebras	1991	-10.369196069936548	12.082822263953956	423200
423254	EDA	delay-driven and antenna-aware layer assignment in global routing under multitier interconnect structure	2015	-7.461707081356794	11.863518505491552	423281
423294	Theory	a spt treatment to the realization of the sign-lms based adaptive filters	2012	-9.17657714542196	13.403558232929866	423321
423422	Theory	high-order entropy compressed bit vectors with rank/select	2014	-9.19353068359234	11.331952248379807	423449
423541	DB	huffman coding with non-sorted frequencies	2008	-9.382948850394886	11.484509444862294	423568
423622	HPC	a 0.8 mm2 9.6 mw implementation of a multicarrier faster-than-nyquist signaling iterative decoder in 65nm cmos	2012	-10.140629224687741	15.055797452097393	423649
423738	Arch	efficient hardware implementation of hybrid cosine-fourier-wavelet transforms on a single fpga	2009	-8.90664858011209	13.50613557935978	423765
423966	Theory	efficient circuits for multiplying in gf(2m) for certain values of m	1992	-9.697185345074162	12.542783822657375	423993
424581	Logic	single input current-sensing differential logic (scsdl)	2000	-7.470348109406087	12.748849420288918	424608
424737	DB	a paging scheme for pointer-based quadtrees (abstract only)	1991	-10.010451636662916	11.505500110026816	424764
424771	Crypto	a new test of randomness for lehmer generators based on the manhattan distance between pairs of consecutive random numbers	2013	-11.008848284586444	12.814623016093837	424798
424836	AI	the optimisation of multiplier-free directed graphs: an approach using genetic algorithms	1994	-9.44993721232224	13.186721339846725	424863
425004	Vision	multiplication using logarithms implemented with read-only memory	1975	-9.220148175984683	12.882254555116091	425031
425047	EDA	design and vlsi implementation of a novel concurrent 16-bit multiplier-accumulator for dsp applications	1993	-8.351274701487602	13.819766588633096	425074
425131	EDA	message quantization scheme for nonbinary ldpc decoder fpga implementation	2015	-10.807655459899031	15.014702709841204	425158
425171	Theory	efficient bit-serial systolic array for division over gf(2/sup m/)	2003	-8.732096198688707	13.593044468996265	425198
425226	Theory	novel sorting netowrk-based architectures for rank order filters	1994	-8.883154679097176	12.63975130650124	425253
425430	EDA	low-power consumption ternary full adder based on cntfet	2016	-7.42226443867293	13.599156258063974	425457
425740	Logic	modulo (2p ± 1) multipliers using a three-operand modular addition and booth recoding based on signed-digit number arithmetic	2003	-8.697534149105152	13.53773348741251	425767
425752	Mobile	novel interleaver design for turbo codes	2016	-10.044733308713775	14.642741223777492	425779
425806	EDA	a greedy router with technology targetable output	1999	-7.289642204397817	11.527973001297324	425833
425809	Networks	high-throughput low-complexity mimo detector based on k-best algorithm	2009	-10.441424054983257	14.957650661132682	425836
425874	Visualization	multiplier-less based parallel-pipelined fft architectures for wireless communication applications	2005	-9.646712428633176	14.85181854511303	425901
425979	DB	on codes for checking logical operations	1959	-10.707672545589707	12.857645427075884	426006
425986	EDA	low power design for fir filter	2013	-8.940185840300982	13.839286423778825	426013
426362	Arch	vlsi architecture for layered decoding of qc-ldpc codes with high circulant weight	2013	-10.208711314424269	14.688054404667447	426389
426708	EDA	rococo: row and column compression for high-performance multiplication on fpgas	2011	-8.576632056328325	13.549538855511685	426735
426726	EDA	clip: integer-programming-based optimal layout synthesis of 2d cmos cells	2000	-7.330443536807063	11.458532897439534	426753
426861	PL	m4gb: an efficient gröbner-basis algorithm	2017	-9.565239313837807	12.627032505420887	426888
426994	EDA	an efficient area-delay product design for mixcolumns/invmixcolumns in aes	2008	-8.15562500835857	13.655547213297412	427021
427022	Crypto	an analysis of double base number systems and a sublinear scalar multiplication algorithm	2005	-10.395801860171424	11.959323839126249	427049
427139	Arch	scheduling parity checks for increased throughput in early-termination layered decoding of qc-ldpc codes on a stream processor	2012	-10.283888728235135	14.739707855040038	427166
427268	Theory	holographic algorithms with unsymmetric signatures	2008	-10.325307866498298	11.859919684419475	427295
427765	Arch	a dual-purpose real/complex logarithmic number system alu	2009	-8.957725238526928	13.374671831155903	427792
428543	Arch	vector reduction methods for arithmetic pipelines	1983	-8.922952841513215	13.544300720625275	428570
428789	ML	compressed hierarchical clustering	2018	-8.874750162635676	11.342003122455372	428816
428986	Arch	memory efficient programmable processor chip for inverse haar transform	1998	-8.439111069842896	13.781429847603855	429013
429182	Mobile	high-throughput dual-mode single/double binary map processor design for wireless wan	2008	-9.996897943219224	14.866570875985474	429209
429361	Networks	simplified odd-even sort using multiple shift-register loops	1978	-8.762352962192308	12.64671572029336	429388
429585	Arch	selective spanning with fast enumeration: a near maximum-likelihood mimo detector designed for parallel programmable baseband architectures	2008	-10.034622172356082	15.089521323719918	429612
429746	Arch	optimal hardware and software arithmetic coding procedures for the q-coder	1988	-10.39309616707942	13.613437110859456	429773
429882	ML	significance and recovery of block structures in binary matrices with noise	2006	-10.788310506959114	11.819351478411322	429909
430220	EDA	efficient rectilinear steiner tree construction with rectilinear blockages	2005	-7.7848105307463324	11.33136366981183	430247
430725	EDA	method for designing efficient mixed radix multipliers	2014	-8.725933229249533	13.57445716254665	430752
430890	EDA	an analytic model of printed circuit wiring distributions	1989	-7.3534132434267105	11.533781750609212	430917
431027	EDA	stochastic bitstream-based cnn and its implementation on fpga	2009	-10.266672113015996	14.594550099699466	431054
431351	Embedded	combined modular key and data error protection for content-addressable memories	2017	-9.162347627716429	14.322137324730976	431378
431479	Theory	data-oblivious graph algorithms for secure computation and outsourcing	2013	-11.01893140692635	11.335379981279798	431506
431514	EDA	optimal constant multiplication using integer linear programming	2018	-8.560669014846209	13.27894525626848	431541
432027	EDA	a novel technique for sea of gates global routing	2000	-7.6432800925641775	11.438217787467126	432054
432051	Embedded	10gbps decision feedback equalizer with dynamic lookahead decision loop	2009	-9.847183667474562	14.500090941866944	432078
432244	Arch	a compact cpu architecture for sensor signal processing	2006	-8.75357909779396	13.594514854065812	432271
432526	EDA	low power gdi alu design with mixed logic adder functionality	2018	-7.291569324071267	13.563200377307195	432553
432579	EDA	a coding framework for low-power address and data busses	1999	-7.772812309575592	13.746933038718865	432606
432749	Visualization	fast decimal floating-point division	2006	-8.838568313605577	13.330857226838186	432776
432848	EDA	an analog vlsi decoding technique for digital codes	1999	-10.567626305329027	14.568495229992974	432875
432856	AI	generalized pmc model for the hybrid diagnosis of multiprocessor systems	2017	-8.192572294515564	15.101922212388846	432883
433051	Theory	generalized compressed tree machines	1992	-10.037066987606226	11.905361397183745	433078
433146	EDA	the magic sigma	2011	-9.20784699314848	13.128382607791295	433173
433312	DB	a new parallel algorithm for the frequent itemset mining problem	2008	-10.035436052027574	11.389335338620795	433339
433487	Logic	a modular-positional computation technique for multiple-precision floating-point arithmetic	2015	-8.124878752109991	14.230629053708752	433514
433666	EDA	configurable transmitter and systolic channel estimator architectures for data-dependent superimposed training communications systems	2012	-9.839274252134741	15.022047622988751	433693
433682	EDA	design and hardware implementation of digital channel selection decimating filter for multistandard receiver	2005	-9.697367057867352	15.080870983109168	433709
433806	Arch	performance of finite iteration dtcnn with truncated stationary templates [digit recognition example]	2005	-9.472082230365743	12.66159257852754	433833
433981	EDA	high-performance fir filter design based on sharing multiplication	2003	-8.806412149460323	13.832587676003834	434008
434197	PL	"""remark on """"algorithm 916: computing the faddeyeva and voigt functions"""": efficiency improvements and fortran translation"""	2016	-9.144536997162756	12.439175526526391	434224
434252	Robotics	cordic-based unified architectures for computation of dct/idct/dst/idst	2014	-9.18946225797634	13.216152735939598	434279
434330	EDA	a new approach to the pin assignment problem	1988	-7.46708360099794	11.509899339876682	434357
434489	Theory	explicit exclusive set systems with applications to broadcast encryption	2006	-10.764959222759144	13.47652933052333	434516
434597	DB	random access machines with multi-dimensional memories	1990	-9.568593501114963	11.728779792712967	434624
434687	EDA	emma - a suggestion for an embedded multi-precision multiplier array for fpgas	2008	-8.758071193743909	13.580618183097355	434714
435201	Embedded	cordic processor for variable-precision interval arithmetic	2004	-9.18757482197399	12.883190181107528	435228
435464	EDA	computation reordering: a novel transformation for low power dsp synthesis	1999	-8.399855840436137	13.614666137712732	435491
435907	ML	high-speed vlsi architectures for soft-output viterbi decoding	1994	-10.587745537377886	14.684616449085395	435934
435955	HPC	performance evaluation of simd processor architectures using pairwise multiplier recoding	1993	-8.499411773280888	13.69975214473295	435982
436264	HPC	high-speed vlsi architecture for parallel reed-solomon decoder	2003	-9.939299530463506	14.711569924548868	436291
436282	Arch	parallel implementation of prime-factor discrete cosine transform on the orthogonal multiprocessor	1993	-9.448402197541544	12.986503730194327	436309
436800	Theory	faster optimal parallel prefix circuits: new algorithmic construction	2005	-8.531890239750187	11.780196272534061	436827
436879	Logic	improving the multiprecision euclidian algorithm	1993	-9.74416434983948	12.73047508569334	436906
437024	Theory	switching between two on-line list update algorithms for higher compression of burrows-wheeler transformed data	2000	-9.533113686071996	11.681452643860776	437051
437146	EDA	die matching algorithm for enhancing parametric yield of 3d ics	2012	-7.502321145197937	11.377256086103895	437173
437236	Embedded	a vlsi implementation of a correlator/digital-filter based on distributed arithmetic	1989	-8.941748921305587	13.591551530859359	437263
437552	EDA	a low error and high performance multiplexer-based truncated multiplier	2010	-8.950340954621078	13.698741228451107	437579
437633	EDA	some comments concerning design of pipeline arithmetic arrays	1976	-8.530575305598685	13.248077121577051	437660
437940	Robotics	improved throughput bit-serial multiplier for gf(2m) fields	2009	-8.667005897469991	13.717782998550634	437967
438004	Arch	fibonacci and galois representations of feedback-with-carry shift registers	2002	-10.515567319127099	13.111101799065578	438031
438055	HPC	pipelined search on coarse grained networks	1989	-10.083098988629759	11.472494655547461	438082
438083	ML	scalable gaussian normal basis multipliers over gf(2 m ) using hankel matrix-vector representation	2012	-8.964454193124967	13.559285692578731	438110
438642	Mobile	a new model for over-the-cell channel routing with three layers	1991	-7.720961582321976	11.38875140418332	438669
438725	EDA	optimizing hardware function evaluation	2005	-8.334171972967459	13.508338717137391	438752
438993	ML	parallel memory accessing for fft architectures	2018	-8.616255563685144	13.626398993176188	439020
439284	Embedded	floating-point on-line arithmetic: error analysis	1981	-9.247692838755583	12.741946747368988	439311
439380	Visualization	a real/complex logarithmic number system alu	2011	-8.989072025493437	13.350118574571454	439407
439385	Graphics	a vlsi systolic adder for digital filtering of delta-modulated signals	1989	-8.940932300265079	13.438738298913217	439412
439416	EDA	constructing lower and upper bounded delay routing trees using linear programming	1996	-8.158393025718754	11.552559859039945	439443
439517	Embedded	fpga accelerator of algebraic quasi cyclic ldpc codes for nand flash memories	2016	-10.077189617246377	14.588507938867414	439544
439530	EDA	routing in a three-dimensional chip	1995	-7.348719362215433	11.616357984071731	439557
439531	EDA	a novel fixed-outline floorplanner with zero deadspace for hierarchical design	2008	-7.37211021251467	11.501311252719814	439558
439994	Arch	efficient diagnosis of multiprocessor systems under probabilistic models	1992	-8.13570001299514	15.07591058938488	440021
440025	Arch	extrinsic data compression method for double-binary turbo codes	2012	-10.61820341805491	14.751313357297144	440052
440110	Theory	from orthogonal projections to a generalized quantum search	2013	-10.814971524516872	12.409971805867656	440137
440196	NLP	variable-to-fixed-length encoding for large texts using re-pair algorithm with shared dictionaries	2013	-8.872654726335107	11.41248385015475	440223
440283	EDA	design of robust global power and ground networks	2001	-7.363236908169783	11.874812631070926	440310
440363	EDA	an efficient design for one-dimensional discrete hartley transform using parallel additions	2000	-9.208160670044377	13.172944784529676	440390
440408	Graphics	on compression techniques for computing convolutions	2016	-8.99641031657098	12.584800558066242	440435
440575	EDA	efficient successive-cancellation polar decoder based on redundant llr representation	2018	-10.249011326719152	14.69070446927458	440602
440827	EDA	techniques for compensating memory errors in jpeg2000	2013	-8.198798740419027	14.153721337847285	440854
441433	Arch	a finite-precision adaptation of bit recycling to arithmetic coding	2015	-9.124839391997652	11.781186593840074	441460
441588	EDA	novel viterbi decoder vlsi implementation and its performance	1993	-10.155517178749989	14.844063004137356	441615
441675	Theory	maintaining dynamic ordered sets on processor networks	1992	-10.525461408344892	11.322880172451693	441702
441732	EDA	high performance 8 bit cascaded carry look ahead adder with precise power consumption	2015	-7.467221524827858	13.661077364794524	441759
441768	Arch	symbol error-correcting codes for computer memory systems	1992	-10.681019707259047	14.110288008562948	441795
441872	Arch	partially parallel encoder architecture for long polar codes	2015	-10.91281152688092	14.82617488621251	441899
441874	DB	memory-efficient hash joins	2014	-8.896461098446197	11.341586692628686	441901
441966	EDA	an automatic clock tree design system for high-speed vlsi designs: planar clock routing with the treatment of obstacles	1999	-7.421091282999058	11.525116027167664	441993
442393	NLP	a 3.3 v 1 ghz low-latency pipelined booth multiplier with new manchester carry-pass adder	2003	-7.82341395746809	14.00223155862823	442420
442675	EDA	ds-cdma implementation with iterative multiple access interference cancellation	2013	-10.203315604671305	15.033005905058868	442702
443151	HPC	multiple templates access of trees in parallel memory systems	1998	-9.697493908101613	11.609761749153993	443178
443154	EDA	an fpga-based singular value decomposition processor	2006	-9.091333040296435	13.380074566823636	443181
443641	Arch	a semi-parallel successive-cancellation decoder for polar codes	2013	-10.823511286052213	14.740553882584722	443668
443933	ML	mutual-information optimized quantization for ldpc decoding of accurately modeled flash data	2012	-10.668043780131383	14.65755376869005	443960
444123	Arch	fixed and variable multi-modulus squarer architectures for triple moduli base of rns	2009	-8.542352243019794	13.680780425919233	444150
444217	EDA	design of efficient reversible logic-based binary and bcd adder circuits	2013	-7.729457597988954	12.843156382158284	444244
444568	EDA	an integer programming method for constructing tightly coupled vlsi subarrays	2016	-7.265110966559557	11.769475740761091	444595
444783	EDA	fpga designs with optimized logarithmic arithmetic	2010	-8.546151624796911	13.383298340955212	444810
444839	Theory	a class of semi-x tree-based dictionary machines	1996	-9.277446322609071	11.566296372049992	444866
444893	Crypto	the function field sieve is quite special	2002	-10.213925324093664	12.385429792969001	444920
445252	Theory	window subsequence problems for compressed texts	2006	-9.257532680917237	11.313257942557993	445279
445270	EDA	hyper-universal switch network for fpic design	2013	-7.791735211043466	14.484851455131054	445297
445375	Arch	higher radix squaring operations employing left-to-right dual recoding	2009	-9.288577603621103	13.107224294520545	445402
445633	EDA	novel bcd adders and their reversible logic implementation for ieee 754r format	2006	-7.705820053949165	13.125852974283207	445660
445797	EDA	cmos implementation of a new high speed, glitch-free 5-2 compressor for fast arithmetic operations	2013	-7.719287698950072	13.678202617872195	445824
445967	Theory	performance increasing approaches for binary field inversion	2014	-10.047688549712618	12.78340710953583	445994
446545	EDA	fused modulo 2n + 1 add-multiply unit for weighted operands	2016	-8.648041165265019	13.481141908977046	446572
446743	EDA	a maximally-digital radio receiver front-end	2010	-8.277394157931083	13.63788561387076	446770
447154	EDA	fast sorting on a linear array with a reconfigurable pipelined bus system	2000	-9.1723676745479	12.198558800912833	447181
447335	HPC	neural network implementation using distributed arithmetic	1998	-8.272166847462088	13.290308076412153	447362
447497	EDA	approximate multipliers based on new approximate compressors	2018	-8.690994113373492	13.532161596247256	447524
447856	OS	damaged bzip files are difficult to repair	2008	-9.37051373137111	11.861833058257934	447883
448206	Visualization	high-speed arithmetic arrays	1979	-8.742447235577657	13.368148540588294	448233
448459	Theory	efficient exponentiation in finite fields (extended abstract)	1991	-9.885449773261373	12.24889187053931	448486
448540	EDA	area-efficient multipliers based on multiple-radix representations	2011	-8.542790903823349	13.456291998677163	448567
448743	AI	real-time fft with pre-calculation	2009	-8.997447566174051	13.236054466434073	448770
448895	SE	fast implementations of montgomery's modular multiplication algorithm	2003	-8.758618077836227	13.100671277365976	448922
449166	Graphics	small moduli replications in the mrrns	1991	-9.533736312136721	12.87868269403659	449193
449200	Arch	synthesis of area-efficient vlsi architectures for vector and matrix multiplication	1987	-8.642149872207883	13.566659332858059	449227
449362	HPC	a multimode area-efficient scl polar decoder	2016	-10.877673790544424	14.863741229972081	449389
449500	Theory	enhanced byte codes with restricted prefix properties	2005	-9.451704190186467	11.73808234451207	449527
449638	EDA	design of quantum circuits for galois field squaring and exponentiation	2017	-8.348952303856642	13.983509022394841	449665
450258	Vision	a general approach to sorting on 3-dimensionally mesh-connected arrays	1986	-10.325895997869056	11.607812695674502	450285
450438	EDA	unconstrained via minimization for topological multilayer routing	1990	-7.9835004008194375	11.294927246778053	450465
450452	HPC	some properties of iterative square-rooting methods using high-speed multiplication	1972	-9.548973763257967	12.837093761320313	450479
450756	HPC	hardware implementation of associative memories based on multiple-valued sparse clustered networks	2014	-9.846334592602995	13.973683990040225	450783
450829	Arch	a new low-power turbo decoder using hda-dhdd stopping iteration	2005	-10.251789421647445	14.76249820523842	450856
450897	Theory	on the rapid computation of various polylogarithmic constants	1997	-9.557370122661489	12.332236337048547	450924
451004	DB	reconfiguring three-dimensional processor arrays for fault-tolerance: hardness and heuristic algorithms	2015	-7.2725846163349415	11.853358116552148	451031
451121	EDA	an milp-based wire spreading algorithm for psm-aware layout modification	2008	-7.397792724267742	11.541806993106489	451148
451200	ML	a split-radix algorithm for 2-d dft	2003	-9.58947299116303	13.020765624510384	451227
451349	Theory	lazy algorithms for exact real arithmetic	2004	-9.092273502521165	12.360061000718794	451376
451393	Arch	qca systolic matrix multiplier	2010	-7.4085271339283985	13.266487118558803	451420
452053	ML	tunnel-diode full binary adder	1962	-7.685872243994815	12.249959857242697	452080
452394	Theory	on the boolean functions with maximum possible algebraic immunity : construction and a lower bound of the count	2005	-11.071534573526563	12.829583747243	452421
452402	EDA	high-throughput contention-free concurrent interleaver architecture for multi-standard turbo decoder	2011	-9.980488794814047	14.984363627849527	452429
452511	Arch	a simple and fast scheme for code compression for vliw processors	2003	-8.640375622644488	11.362472988892875	452538
452555	EDA	the key elements of logic design in ternary quantum-dot cellular automata	2011	-7.289060615566671	12.673598853116793	452582
452609	EDA	roundoff noise analysis of signals represented using signed power-of-two terms	2006	-9.295994481556876	13.331818332381776	452636
452621	EDA	improved rns fir filter architectures	2004	-8.976106482740347	13.337616718797905	452648
452977	Arch	design and implementation of a near maximum likelihood decoder for cortex codes	2012	-10.62185354458505	14.723637521191517	453004
453302	Theory	new lower bounds for parallel computation	1986	-10.325215023860206	11.398623392717257	453329
453424	EDA	bsg-route: a length-constrained routing scheme for general planar topology	2009	-7.730064952616424	11.379507610653553	453451
453565	Arch	low power decoder design for qc-ldpc codes	2010	-9.998992175151086	14.886266655267512	453592
453727	HCI	wave digital filters using digit serial 3-port adaptors	2002	-8.84025552816011	13.660022553594082	453754
454160	Theory	a cost-optimal parallel algorithm for b-spline surface fitting	1991	-10.476510511676118	11.303089609063733	454187
454563	Robotics	spread programming for nand flash	2015	-10.484400452443811	14.681434461420945	454590
454945	Theory	permutation algorithms on optical multi-trees	2008	-9.723293196589802	12.065107930532973	454972
455214	EDA	modular implementation of efficient self-checking checkers for the berger code	1996	-8.001534445808785	12.808024059249046	455241
455973	Visualization	overlapped message passing technique with resource sharing for high speed cmmb ldpc decoder	2011	-10.272915689481897	14.85874991037857	456000
455976	Arch	analyzing the download time of availability codes	2015	-10.803833193088767	14.915362195253007	456003
455982	EDA	computing complex functions using factorization in unipolar stochastic logic	2016	-8.657098276040937	13.148474859864116	456009
456030	EDA	ultrafast single phase dynamic cmos pla	1992	-7.518972341736458	13.594230628135428	456057
456044	Arch	systolic generation of combinations from arbitrary elements	1992	-9.677468057877343	11.839258431671011	456071
456134	EDA	efficient implementation of a complex ±1 multiplier	2002	-9.784211527175938	14.547767787919955	456161
456198	Arch	low-latency map demapper architecture for coded modulation with iterative decoding	2014	-10.454541833374693	14.983361839047179	456225
456286	EDA	interactive optimal channel router for critical nets	1992	-7.808143326352978	11.345963382046506	456313
456331	EDA	rapid prototyping of fpga based floating point dsp systems	2002	-8.822709060130073	12.985154650325606	456358
456346	Embedded	ca-based byte error-correcting code	1995	-10.515147101540622	13.953733450663252	456373
456555	EDA	optimization of polynomial datapaths using finite ring algebra	2007	-8.570947622947768	13.002029596630411	456582
456697	EDA	a performance and routability-driven router for fpgas considering path delays	1997	-7.250015328109863	11.668664108473687	456724
457079	Crypto	families of fast elliptic curves from q-curves	2013	-10.25160005525458	12.716721163487012	457106
457133	EDA	sequence detection using all-magnetic circuits	1960	-9.782659305226312	12.296151150923928	457160
457212	HPC	simplified log-map algorithm for very low-complexity turbo decoder hardware architectures	2014	-10.600714039412463	14.759499360037044	457239
457630	EDA	energy efficient architectures for the log-map decoder through intelligent memory usage	2005	-10.242232653105336	14.723443371255696	457657
458036	HPC	a new low latency parallel fir filter scheme	2005	-8.797068818419445	13.748894818499954	458063
458247	DB	multiple precision floatingpoint computation in fortran	1980	-9.042615035716604	12.404933160158	458274
458324	EDA	efficient reencoder architectures for algebraic soft-decision reed–solomon decoding	2012	-10.299157229452208	14.617337529593069	458351
458395	Arch	pipelining tomlinson-harashima precoders	2005	-9.618448290673474	14.527245444580892	458422
458904	Theory	a radix-independent error analysis of the cornea-harrison-tang method	2016	-10.656511464291713	12.001187274410976	458931
459688	EDA	inductive and capacitive coupling aware routing methodology driven by a higher order rlck moment metric	2005	-7.273398284117308	11.581808095465007	459715
460006	Robotics	new windows for tunable length fir filter design	2002	-9.437985986799324	13.9626701082798	460033
460179	Arch	power comparisons for barrel shifters	1996	-8.144151898532243	13.367355752083604	460206
460425	EDA	design of a power-reduction viterbi decoder for wlan applications	2005	-9.907797358437833	14.778664273463194	460452
461050	EDA	force directed mongrel with physical net constraints	2003	-7.4725118236797226	11.523161431315348	461077
461125	Arch	area and throughput optimized asip for multi-standard turbo decoding	2011	-10.017500939891884	15.030429604990378	461152
461255	EDA	a 516mb/s 0.2nj/bit/iter variable-block-size turbo decoder for 3gpp lte-a system	2012	-10.041070626887702	14.87082282195102	461282
461476	Logic	a high-radix hardware algorithm for calculating the exponential me modulo n	1991	-8.8326920889611	13.515180500371391	461503
462185	DB	random permutations on distributed, external and hierarchical memory	1998	-9.401785202818154	11.4629561817981	462212
462379	Arch	the role of the ±1 number system in multibit hardware correlators	1989	-9.072802250043726	13.284976817937393	462406
462617	ML	improving marlin's compression ratio with partially overlapping codewords	2018	-8.725337756351385	11.777737492592573	462644
463338	Theory	better trade-offs for parallel list ranking	1997	-10.088031034557261	11.287684542300823	463365
463510	Theory	optimal on-line load balancing	1989	-10.303494714712397	11.448002814414954	463537
463819	EDA	a power-aware scalable pipelined booth multiplier	2004	-7.860941563031249	14.027890832627024	463846
464067	EDA	vlsi design and test	2017	-7.893130161224744	14.47526665565575	464094
464205	EDA	a wimax turbo decoder with tailbiting bip architecture	2009	-9.935312739598727	14.82103487173126	464232
464228	EDA	a polynomial time triple patterning algorithm for cell based row-structure layout	2012	-7.557485518718601	11.443870803380516	464255
464253	Crypto	the autocorrelation properties of single cycle polynomial t-functions	2018	-11.031550699311442	12.977344781615805	464280
464442	EDA	a new routing algorithm for two-sided boards with floating vias	1976	-7.677065797056053	11.446705231755976	464469
464483	OS	reed solomon codes for erasure correction in sdds	2002	-11.08682657882412	14.441166926996587	464510
464728	EDA	micro controller-based digital filter implementation using an intel 8097	1993	-8.877463489048276	13.43015767817635	464755
464933	EDA	modular multiplication and exponentiation architectures for fast rsa cryptosystem based on digit serial computation	2011	-7.629719878149435	14.682620837863565	464960
465077	Security	on prime factor mapping for the discrete hartley transform	1992	-9.381238530207122	13.229629562805872	465104
465141	Visualization	error control scheme for high-speed dvd systems	2005	-10.540718729743077	14.750334513955558	465168
465452	Theory	computation at a distance	2007	-8.994789748456636	11.422012692955676	465479
465457	EDA	quantum realization of multiple-valued feynman and toffoli gates without ancilla input	2009	-7.582046508095412	11.818060873456533	465484
466115	DB	effect of number representation on the achievable minimum number of operations in multiple constant multiplications	2007	-8.575003392877013	12.305259812549169	466142
466466	OS	candidate mds array codes for tolerating three disk failures in raid-7 architectures	2017	-11.027266981088069	14.408608543976893	466493
466620	HPC	reliable iot storage: minimizing bandwidth use in storage without newcomer nodes	2018	-10.876433878581992	15.106294399675395	466647
466791	EDA	a performance-driven standard-cell placer based on a modified force-directed algorithm	2001	-7.425283476517397	11.67377828363212	466818
466927	Robotics	computation of singular value decomposition on arrays with pipelined optical buses	1993	-8.931018089576419	12.64064481525724	466954
467102	Graphics	polynomial evaluation with scaling	1990	-8.752350163429197	12.604222574501168	467129
467629	HPC	analysis of quorum-based protocols for distributed (k+1)-exclusion	1997	-8.853288649323863	14.986825711795568	467656
467767	EDA	variable latency rounding for golschmidt algorithm with parallel remainder estimation	2009	-9.314817098066724	12.696116765371466	467794
467772	EDA	a novel algorithm and hardware architecture for low-complexity soft demappers	2018	-10.297345429723423	15.062799548938944	467799
467842	EDA	farm: an efficient feed-through pin assignment algorithm	1992	-7.620541230172508	11.360973940445788	467869
467995	EDA	an iterative-improvement penalty-function-driven wire routing system	1984	-7.712059639395555	11.356015081660196	468022
468262	EDA	hardware efficient architecture for generating sine/cosine waves	2012	-9.246499917356244	13.622591361619135	468289
468450	Theory	fast algorithms for computing isogenies between elliptic curves	2008	-10.306763571640136	12.538384588572221	468477
468557	Theory	efficient ranking of lyndon words and decoding lexicographically minimal de bruijn sequence	2016	-10.529775023830974	11.365749469200047	468584
468583	Robotics	design of an efficient flexible architecture for color image enhancement	2006	-8.919101127525831	13.703450702217422	468610
468669	Arch	fault tolerant cmos logic using ternary gates	2007	-7.366584827714927	13.270822526900202	468696
468961	Visualization	design of high-speed digital divider units	1981	-8.494146121003885	13.200683437495284	468988
468979	Arch	iterative decoder architectures	2003	-10.353502978312829	14.831031234576527	469006
469105	Theory	quasi-monte carlo via linear shift-register sequences	1999	-10.987372750374231	12.62445687643117	469132
469465	Logic	(1+i)-ary gcd computation in z[i] as an analogue to the binary gcd algorithm	2000	-10.173246280351798	12.211786940165295	469492
470052	HPC	a parallel fft scheme based on multi-machines environment	2008	-8.998037690621729	13.208771655437017	470079
470434	EDA	an efficient topology reconfiguration algorithm for noc based multiprocessor arrays	2013	-7.298736688519843	11.750708498683212	470461
470556	AI	upper bounds on algebraic immunity of boolean power functions	2006	-11.081944093424136	12.782314362720538	470583
470718	EDA	modified peb formulation for hardware-efficient fixed-width booth multiplier	2014	-8.595262083010574	13.601793162629207	470745
470932	EDA	a relocation method for circuit modifications	2007	-7.248283387545514	11.423029261760735	470959
471400	EDA	optimum circuits for bit reversal	2011	-8.615532493629686	13.3392190607807	471427
471703	Vision	relative error due to a single bit-flip in floating-point arithmetic	2013	-10.566961187092762	13.205326141879535	471730
471741	Graphics	2-d discrete cosine transform (dct) on meshes with hierarchical control modes	2005	-9.03560612442311	12.656870121146559	471768
471742	EDA	a parameter-driven router	1986	-7.565300775346628	11.406518124963595	471769
472015	Embedded	an efficient algorithm-based concurrent error detection for fft networks	1995	-8.239674344875572	13.37283075802865	472042
472022	EDA	detailed layer assignment for mcm routing	1992	-7.515291717241364	11.450095230794187	472049
472151	EDA	a novel wire-density-driven full-chip routing system for cmp variation control	2009	-7.354957446573912	11.886143399969258	472178
472165	EDA	four-bend top-down global routing	1998	-7.610374956564361	11.375045717059296	472192
472356	EDA	leading-one prediction with concurrent position correction	1999	-8.875662368996542	13.057807640336902	472383
472376	Theory	processes for random and sequential accessing in dynamic memories	1979	-9.384875424162935	11.50237772589234	472403
472499	Robotics	comments on 'residue arithmetic vlsi array architecture for manipulator pseudo-inverse jacobian computation' [with reply]	1991	-9.200246025609466	13.392168980644168	472526
472548	EDA	an efficient design-for-testability scheme for 2-d transform in h.264 advanced video coders	2006	-8.551368922220925	13.599122463202082	472575
472733	EDA	implementation of 2d-dct on xc4000 series fpga using dft-based dsfg and da architectures	2001	-8.946994994654302	13.74981686464324	472760
472846	EDA	simultaneous floor plan and buffer-block optimization	2004	-7.26648382713704	11.784600532138086	472873
473097	Robotics	evolution of iterative formulas using cartesian genetic programming	2011	-9.1297294035646	12.737057948088195	473124
473142	AI	a unified and division-free cordic argument reduction method with unlimited convergence domain including inverse hyperbolic functions	1994	-9.28617094903316	12.996006821653754	473169
473407	Visualization	xor-based hash functions	2005	-10.548591544481836	13.956178969223027	473434
473450	EDA	fpga implementation of a real-time narma-based digital adaptive predistorter	2011	-9.483446150298613	14.355766474837056	473477
474251	Arch	design of low logical cost conservative reversible adders using novel pctg	2013	-7.578604529420532	12.829446098609537	474278
474269	Visualization	shift register binary rate multipliers	1977	-7.424733189833988	12.556727047718107	474296
474391	Arch	evenodd: an optimal scheme for tolerating double disk failures in raid architectures	1994	-10.92515703359608	14.331820190979256	474418
474545	EDA	low-cost single-layer clock trees with exact zero elmore delay skew	1994	-7.67622722849071	11.457227501031756	474572
474630	EDA	a novel double edge-triggered pulse-clocked tspc d flip-flop for high-performance and low-power vlsi design applications	2002	-7.320841217422968	13.754337369173616	474657
474772	EDA	gdft types mapping algorithms and structured regular fpga implementation	2003	-9.1008796456896	13.344852168952267	474799
474787	Theory	graph expansion and communication costs of fast matrix multiplication	2012	-10.301233679512173	11.630060655037758	474814
474907	Arch	dynamic memories with enhanced data access	1972	-8.296057301795283	12.60781286370262	474934
474921	NLP	a power- and area-efficient multirate quasi-cyclic ldpc decoder	2015	-10.025657229346534	14.691718985532848	474948
475001	EDA	variable delay ripple carry adder with carry chain interrupt detection	2003	-8.303340059743922	12.93450339410176	475028
475056	AI	problem solving methods: past, present, and future	2009	-8.928917720193896	12.872649473577276	475083
475060	EDA	graph-based redundant via insertion and guiding template assignment for dsa-mp	2018	-7.486043694796967	11.473051025636265	475087
475577	Arch	high-performance pipelined architecture of point multiplication on koblitz curves	2018	-7.623583614764321	14.77518475795308	475604
476043	EDA	simultaneous antenna avoidance and via optimization in layer assignment of multi-layer global routing	2010	-7.785816683754133	11.377627359134133	476070
476259	HPC	sequential decoding of non-binary ldpc codes on graphics processing units	2012	-10.787794962263453	14.836565427234627	476286
476315	EDA	asynchronous wave pipelines for energy efficient gigahertz vlsi	2007	-7.266804717229851	13.72745955187115	476342
476518	ML	the symmetric table addition method for accurate function approximation	1999	-9.171522931176577	13.061304424192937	476545
476687	Logic	an efficient systolic array for the discrete cosine transform based on prime-factor decomposition	1995	-9.526625241461412	13.037526036325145	476714
476727	Arch	algorithms for iterative array multiplication	1986	-8.887994625122449	13.243136005760455	476754
478024	Arch	correct and almost complete diagnosis of processor grids	2001	-8.135584429769098	15.095032181361525	478051
478677	HPC	optimal sorting algorithms for a simplified 2d array with reconfigurable pipelined bus system	2010	-9.069079214184931	12.341438942747269	478704
479003	EDA	cut mask optimization with wire planning in self-aligned multiple patterning full-chip routing	2017	-7.42021622222162	11.686798788843992	479030
479057	Crypto	overlap-free karatsuba-ofman polynomial multiplication algorithms	2007	-9.00751368004275	12.584309088508403	479084
479148	Crypto	a fast algorithm for determining the existence and value of integer roots of n	2010	-10.326846544719755	12.26982966358718	479175
480081	EDA	a radix-8 cmos s/390 multiplier	1997	-8.065156296523742	13.505113930126846	480108
480182	Theory	algorithm 311: prime number generator 2	1967	-9.458349298982476	11.97437117834657	480209
480285	EDA	implementation of a markov chain monte carlo based multiuser/mimo detector	2009	-9.398766417624564	13.363773060143455	480312
480301	HPC	a new digit-serial systolic mulitplier for high performance gf(2m) applications	2005	-8.771583375022454	13.448993446359605	480328
480447	EDA	a path-based timing-driven quadratic placement algorithm	2003	-7.328044314974099	11.386324392588046	480474
480540	Crypto	an enhanced variable-length arithmetic coding and encryption scheme using chaotic maps	2013	-8.451930344899312	12.474579735741484	480567
480589	EDA	a high throughput ldpc decoder design based on novel delta-value message-passing schedule	2009	-10.07570918291646	14.752988684922204	480616
480664	Visualization	new fft bit-reversal algorithm	1995	-9.300486919736892	12.91239032079155	480691
480986	EDA	fft architectures for real-valued signals based on radix-$2^{3}$ and radix-$2^{4}$ algorithms	2013	-9.063009221636953	13.49008527182522	481013
481122	ML	coding scheme for optimizing random i/o performance	2012	-9.577713704113464	14.52690152194723	481149
481606	HPC	some parallel sorts on a mesh-connected processor array and their time efficiency	1986	-9.432524862684993	11.933543443420822	481633
482210	Theory	cache-oblivious b-trees	2005	-9.37517960146021	11.291271870065252	482237
482309	DB	string matching over compressed text on handheld devices using tagged sub-optimal code (tsc)	2005	-8.861795643239159	11.427133214920195	482336
482431	Arch	development and implementation of a general-purpose hadamard-transform spectrometer simulation program	1998	-9.134966668661177	12.973017174934125	482458
482486	Theory	on the performance of networks with multiple busses	1992	-10.061054696258637	12.01390674990973	482513
482728	HPC	enhanced direct access to huffman encoded files	2015	-8.981230763853297	11.448043421694498	482755
482975	HPC	modified parallel code-phase search for acquisition in presence of sign transition	2013	-9.581054102678355	13.237681794028692	483002
483315	Theory	a simple systolic method to find all bridges of an undirected graph	1989	-10.595196961641161	11.684052846738696	483342
483318	ML	on a fast, compact approximation of the exponential function	2000	-9.524656503507364	12.410645878507696	483345
483496	Comp.	pseudo-random number generator based on binary and quinary maximal-length sequences	1979	-10.811289503749792	12.982692801336606	483523
483607	Robotics	a comparison of fpga implementations of bit-level and word-level matrix multipliers	2000	-8.658586238736163	13.682888494983132	483634
483674	EDA	transistor sizing for a 4-state current mode analog channel decoder in 65-nm cmos	2011	-9.78700189590336	14.571352005697275	483701
484532	Embedded	a fixed-point decoding approach for statistical machine translation on mobile terminals	2010	-9.311780599294874	14.476065578533866	484559
484591	Mobile	a diversity scheme to enhance the reliability of wireless noc in multipath channel environment	2018	-7.4715718248936085	14.388044372966107	484618
484811	Embedded	implementation of ieee 802.11n ldpc codes based on general purpose processors	2013	-9.90800320015256	15.080015178402235	484838
484850	NLP	efficient multiple-recursive matrix method for generating pseudorandom vectors	2016	-10.530448802169976	12.876549895421595	484877
485117	Arch	strong diagnosability and conditional diagnosability of augmented cubes under the comparison diagnosis model	2012	-8.247825681141236	15.073546182202689	485144
485250	EDA	cross-layer optimization for power-efficient and robust digital circuits and systems	2017	-8.527967379766183	14.486465745767262	485277
485520	EDA	spectral parameter approximation based tunable digital filters on zynq soc	2018	-9.501961109969203	14.620793402707195	485547
485796	Theory	radix-2r arithmetic for multiplication by a constant	2014	-9.42072862154898	13.088253199443598	485823
485930	Theory	floating point division and square root algorithms and implementation in the amd-k7 microprocessor	1999	-8.94247364017672	12.9304555912783	485957
486004	Theory	macwilliams identities for m-spotty weight enumerators of codes over rings	2014	-11.088662134106489	14.00008233670687	486031
486135	EDA	two-mode reed–solomon decoder using a simplified step-by-step algorithm	2015	-9.862144146260004	14.552946274880854	486162
486148	Theory	a simple parallel algorithm for the maximal independent set problem	1986	-10.755652704012856	11.314954676951736	486175
486585	Metrics	new realization of dft applied to ccitt no 5 telephone signaling system	1984	-9.497704348176006	14.619001358289768	486612
486712	Robotics	a new method of implementation of vlsi cordic for sine and cosine computation	1995	-9.031770984157571	13.384016440392532	486739
487331	Crypto	development of a dual version of deepbkz and its application to solving the lwe challenge	2018	-10.359161357267183	12.058640129029028	487358
487677	Theory	parallel clustering algorithms on a reconfigurable array of processors with wider bus networks	1997	-9.650008444646717	11.966944363901241	487704
487801	EDA	high-quality global routing for multiple dynamic supply voltage designs	2011	-7.269910138442199	11.789015930273912	487828
487802	Mobile	scalable, efficient asics for the square kilometre array: from a/d conversion to central correlation	2014	-8.969328514352446	14.876621517860515	487829
488721	EDA	fast forth power and its application in inversion computation for a special class of trinomials	2010	-9.263501811321438	13.184532186223947	488748
488860	EDA	fpga implementation of low-power split-radix fft processors	2014	-8.845313113865494	13.602965620190007	488887
489189	Crypto	fast multiplication on elliptic curves over small fields of characteristic two	1998	-10.043101095250856	12.676385650861961	489216
489257	ML	tight upper bounds on the minimum precision required of the divisor and the partial remainder in high-radix division	2003	-10.211985936805881	12.251499976503576	489284
489685	Theory	efficient robust parallel computations (extended abstract)	1990	-9.392685645381404	11.450623634270112	489712
489720	EDA	modern floorplanning with boundary and fixed-outline constraints via genetic clustering algorithm	2006	-7.324553804554892	11.30253174470842	489747
489800	EDA	model based double patterning lithography (dpl) and simulated annealing (sa)	2011	-7.5804535869412675	11.340205108685716	489827
489833	HPC	parallel finding all initial palindromes and periods of a string on reconfigurable meshes	1998	-9.436643242701852	12.008044714385386	489860
490077	Arch	the quasi-serial multiplier	1973	-9.078142909900775	12.961827605148681	490104
490137	EDA	a low-complexity ldpc decoder for nand flash applications	2014	-10.097872766341881	14.688173452431364	490164
490199	Arch	novel systolic array design for the discrete hartley transform with high throughput rate	1993	-9.223328438944662	13.034707058522477	490226
490230	Theory	the effect of the field of constants on the number of multiplications	1975	-9.783044420194113	12.549534636764756	490257
490365	HPC	lagrange interpolation on a processor tree with ring connections	1994	-9.682322929606526	12.01350168719871	490392
490542	AI	an algorithm for fast multiplication of sedenions	2013	-8.718426823933653	13.456255023512675	490569
490648	Theory	solving tree problems on a mesh-connected processor array (preliminary version)	1985	-10.967048165795653	11.368186115286456	490675
491586	Theory	sorting by parallel insertion on a one-dimensional subbus array	1998	-9.974076354994985	11.304788868202063	491613
492157	Theory	time-optimal tree computations on sparse meshes	1997	-10.227851536162877	11.571722973723713	492184
492334	EDA	design methods for binary to decimal converters using arithmetic decompositions	2007	-8.910564184942404	13.414130493885224	492361
492490	HPC	a framework for abft techniques in the design of fault-tolerant computing systems	2011	-9.734012218272357	13.673287441754567	492517
493121	EDA	a floating point vectoring algorithm based on fast rotations	1999	-9.224376692584404	13.358706615607154	493148
493243	Crypto	rns arithmetic in fpk and application to fast pairing computation	2010	-9.719174436823241	12.445912188871349	493270
493388	HPC	unified designs for high performance ldpc decoding on gpgpu	2016	-10.160487306148637	14.762081306979347	493415
493677	Comp.	the dynamics and statistics of bivariate chaotic maps in communications modeling	2004	-10.826523729799971	12.830483128060882	493704
494091	EDA	noise-resisting ciphering based on a chaotic multi-stream pseudo-random number generator	2011	-11.04778002312751	13.412797555613446	494118
494443	Theory	an optimal systolic algorithm for the set partitioning problem	1997	-9.234241946837011	12.23754522812082	494470
494503	Arch	a systolic algorithm and architecture for galois field arithmetic	1992	-8.620235308142151	13.76320950301009	494530
494671	Arch	a design of reed-solomon decoder with systolic array structure	1995	-10.290327888920922	14.479241078913262	494698
495141	Arch	a power-efficient configurable low-complexity mimo detector	2009	-10.140439694255994	15.060741621227882	495168
495514	EDA	a place and route aware buffered steiner tree construction	2004	-7.445522322455983	11.681373317906498	495541
495617	Theory	generating t-ary trees in parallel	1996	-9.8659222227179	11.455970753235507	495644
495783	OS	network coding for distributed storage systems	2007	-10.953250690493851	14.792309921035725	495810
496019	Theory	on the circuit complexity of the standard and the karatsuba methods of multiplying integers	2016	-9.952569804082554	11.529574790849116	496046
496476	Theory	investigation of finite register length effects on winograd fft computation using floating point math	1993	-9.292546669394424	12.947624436196284	496503
496512	ML	very-high radix cordic rotation based on selection by rounding	2000	-9.347110287945183	13.334159463957574	496539
496768	Theory	a systolic design for connectivity problems	1984	-10.296362287686954	11.901109339724345	496795
497062	EDA	preprocessing and partial rerouting techniques for accelerating reconfiguration of degradable vlsi arrays	2010	-7.308244085027088	11.629409699976712	497089
497381	EDA	ecc design for fault-tolerant crossbar memories: a case study	2010	-8.985071938832252	14.460613716798552	497408
497391	Arch	a level-encoded transition signaling protocol for high-throughput asynchronous global communication	2008	-8.002580556117671	13.113582459933818	497418
497837	EDA	low complexity and area efficient reconfigurable multimode interleaver address generator for multistandard radios	2016	-9.945285283218196	14.981869659239974	497864
498015	Theory	rotation symmetric boolean functions - count and cryptographic properties	2008	-11.089318056028787	12.745766338693686	498042
498044	EDA	a rerouting scheme for single-layer printed wiring boards	1983	-7.6184029636966155	11.45464198994308	498071
498088	Arch	a three dimensional systolic array architecture for fast matrix multiplication	1984	-8.965294779438663	13.331506317874075	498115
498267	EDA	"""a """"lookahead"""" router for multilayer printed wiring boards"""	1979	-7.435231116635836	11.421958889371274	498294
498580	Visualization	systolic algorithms and a memory-based design approach for a unified architecture for the computation of dct/dst/idct/idst	2005	-9.007547926593553	13.393816819734994	498607
498961	Graphics	algorithm 693: a fortran package for floating-point multiple-precision arithmetic	1991	-9.05509389997	12.351097974855904	498988
499370	EDA	efficient unsigned squarer design techniques	2012	-8.543812723352193	13.660494583199801	499397
499856	EDA	asymmetric large size multipliers with optimised fpga resource utilisation	2012	-8.255287170667334	13.946655710306448	499883
499975	Theory	multiplication and division over extended galois field gf(p^q): a new approach to find monic irreducible polynomials over any galois field gf(p^q)	2017	-9.483260215803467	13.233196347210507	500002
500042	HPC	building heaps in parallel	1991	-10.431941055284756	11.318533318733039	500069
500061	EDA	low complexity synchronization and frequency equalization for ofdm systems	2007	-10.031378706905462	15.09072194473615	500088
500170	EDA	resource-constrained timing-driven link insertion for critical delay reduction	2010	-7.351080630399856	11.62989061131457	500197
500184	Arch	an effective stochastic number duplicator and its evaluations using composite arithmetic circuits	2018	-8.604273471012657	13.159820876392756	500211
500576	EDA	decimal floating-point division using newton-raphson iteration	2004	-8.381685443846415	13.71749636396322	500603
500673	Arch	self-correcting check bit generator of error correction codes for memories	2013	-7.695626074188615	13.568490472913785	500700
501304	EDA	prim-dijkstra tradeoffs for improved performance-driven routing tree design	1995	-7.710731229090464	11.40161658108467	501331
501744	Vision	a 772mbit/s 8.81bit/nj 90nm cmos soft-input soft-output sphere decoder	2011	-10.10670727168082	15.04130266841022	501771
502263	AI	multi-terminal binary decision diagrams: an efficient datastructure for matrix representation	1997	-10.166026217148731	12.049997509665909	502290
502377	EDA	optimized reversible bcd adder using new reversible logic gates	2010	-7.4811989991700605	12.871374956440894	502404
502455	HPC	application-specific permutation networks	2008	-8.802535540916438	12.426956510404002	502482
502569	Robotics	an fpga architecture for solving the table maker's dilemma	2011	-8.648644606522593	12.552741411145627	502596
502722	EDA	ordered escape routing using network flow and optimization model	2015	-7.516490811163986	11.343988082818203	502749
503207	EDA	a cost-effective reconfigurable accelerator for platform-based soc design	2006	-8.23301636967716	14.01393454476555	503234
503402	EDA	technology mapping algorithm targeting routing congestion under delay constraints	2005	-7.37629676094947	11.595119166618387	503429
503650	Embedded	hierarchical coded computation	2018	-11.000758013413728	14.600417518756553	503677
503838	EDA	systolic and super-systolic multipliers for finite field $gf(2^{m})$ based on irreducible trinomials	2008	-8.650782265397345	13.656495636000862	503865
504044	Theory	a new group distributed arithmetic design for the one dimensional discrete fourier transform	2002	-8.851726890877288	13.521793329758983	504071
504089	Vision	an adaptive reed-solomon decoder using separate clocks in the pipelined steps	2005	-10.05999919995333	14.4946106914753	504116
504161	Arch	soft decoder architecture of lt codes	2008	-10.452438340134666	14.742084765080953	504188
504522	EDA	how to half wire lengths in the layout of cyclic shifter	2001	-8.057856136709468	12.464286727947467	504549
504684	Arch	a high-speed pipelined degree-computationless modified euclidean algorithm architecture for reed-solomon decoders	2007	-9.711570611071537	14.524014648148404	504711
505182	Logic	arbitrary precision complex interval computations in c-xsc	2011	-8.919327279992496	12.04896239523016	505209
505694	ML	constructing binary huffman tree	2013	-9.331339587742287	11.868429074057579	505721
505698	EDA	architecture for vlsi design of reed-solomon encoders	1982	-9.815053707809724	14.352440654976087	505725
505750	EDA	a pipelined reed-solomon decoder based on a modified step-by-step algorithm	2016	-9.848344368461728	14.486625183744795	505777
505795	AI	efficient obstacle-avoiding rectilinear steiner tree construction	2007	-7.645082091242311	11.401667440493574	505822
505838	Robotics	a synergistic text compression method-stcm	2002	-8.770382200600329	11.74115708261806	505865
505890	EDA	optimal high-resolution spectral analyzer	2008	-9.103003184577796	13.972095606816044	505917
505916	EDA	dummy fill optimization for enhanced manufacturability	2010	-7.27741670312716	11.802835196238995	505943
505933	Arch	reconfigurable adaptive singular value decomposition engine design for high-throughput mimo-ofdm systems	2013	-9.794855507261756	14.876802787246461	505960
506017	Vision	parallel and pipelined architectures for cyclic convolution by block circulant formulation using low-complexity short-length algorithms	2008	-9.240758915542797	13.348805259380278	506044
506073	EDA	derivation and implementation of an efficient fast fourier transform algorithm (efft)	1986	-9.051915210768636	13.049213845408554	506100
506186	Theory	revisiting a bsp/cgm transitive closure algorithm	2004	-10.857590451766352	11.338043040545497	506213
506254	EDA	fpga implementation of reed-solomon codes	2011	-10.188950067805074	14.739344382523036	506281
506271	HPC	efficient vlsi implementation of iterative solutions to sparse linear systems	1990	-9.511297382916501	12.541225283375615	506298
506312	EDA	neuron-mos-based dynamic circuits for multiple-valued logic	2014	-7.482469704466032	13.449063868331022	506339
506379	HPC	synthesis of correlated bit streams for stochastic computing	2016	-7.852466698841388	12.74011543853694	506406
506550	NLP	efficient modular reduction algorithm without correction phase	2015	-8.893320385302651	13.224068881074462	506577
506856	ECom	a computer for solving linear simultaneous equations using the residue number system	1962	-9.152650014845484	13.279971642507153	506883
506918	DB	perfectly overlapped merging and sorting on a two-way linear array	1996	-9.619729596830679	11.373834591790084	506945
507006	Vision	a parallel efficient architecture for large cryptographically robust n × k (k>n/2) mappings	2011	-11.039644494826165	12.978661450903394	507033
507510	AI	feature extraction methods for handwritten character recognition based on acceleration.	2009	-8.928118201549307	13.467858523790207	507537
507653	Arch	a fault-tolerant permutation network modulo arithmetic processor	1994	-8.77939323556036	13.559506848359652	507680
507754	NLP	single/double precision floating-point division and square root unit based on srt-8 algorithm	2016	-8.521722880784969	13.674469220639185	507781
508233	Theory	vectorized algorithms for quadtree construction and descent	2012	-9.32879512655651	11.318647040227663	508260
508375	EDA	track assignment: a desirable intermediate step between global routing and detailed routing	2002	-7.458132202382046	11.521438630064795	508402
508796	HPC	a scheme for the vlsi implementation of fir digital filters with reduced latency	1998	-8.64041575849167	13.558548630811078	508823
508797	ML	recursive maximum likelihood decoder for high-speed satellite communication	1999	-10.040016096271444	14.773415577651472	508824
509192	Theory	data deletion with time-aware adversary model	2009	-10.843907552767849	14.268732182230856	509219
509258	Visualization	write pattern format algorithm for reliable nand-based ssds	2014	-8.912712039478087	14.455103556112823	509285
509335	EDA	performance-driven assignment of buffered i/o signals in area-i/o flip-chip designs	2016	-7.327187390412514	12.273235928545494	509362
509342	EDA	high-speed dynamic dual-rail ultra low voltage static cmos logic operating at 300 mv	2016	-7.259305941493381	13.648984769778625	509369
509513	Arch	combining restoring array and logarithmic dividers into an approximate hybrid design	2018	-8.608967344587876	13.607298557653445	509540
509789	EDA	high-speed fpga 10's complement adders-subtractors	2010	-8.37440885790673	13.524912216816388	509816
510388	Crypto	a faster lattice reduction method using quantum search	2003	-10.242013960187574	11.839394471010676	510415
510491	Arch	a practical parity scheme for tolerating triple disk failures in raid architectures	2000	-10.954589700823307	14.350477167922154	510518
510685	Arch	calculating the fht in hardware	1992	-8.681196328289829	13.619648072357144	510712
510984	EDA	high-performance coarse operators for fpga-based computing. (opérateurs grossiers haute performance pour l'informatique basée fpga)	2017	-8.697736457565505	13.459956250500662	511011
511082	Theory	resilient dictionaries	2009	-8.597821075147566	14.66136246960018	511109
511087	Theory	star reduction among minimal length addition chains	2010	-10.706783010797537	11.56381364487842	511114
511097	Theory	quantum testers for hidden group properties	2003	-11.087661796604314	12.611664267910117	511124
511641	EDA	delay/phase regeneration circuits	2007	-9.395967663787658	14.122184270043274	511668
511828	SE	an efficient software implementation of correctly rounded operations extending fma: a + b + c and a × b + c × d	2017	-9.050088148107593	12.902118392833511	511855
511853	EDA	road : an order-impervious optimal detailed router for fpgas	2003	-7.540297126795919	11.490372733917921	511880
511905	Mobile	a parallel convolutional coder including embedded puncturing with application to consumer devices	2008	-10.240037972137012	14.865977473849131	511932
512274	EDA	a low-power 1-gbps reconfigurable ldpc decoder design for multiple 4g wireless standards	2008	-9.954502644294932	14.84097712441076	512301
512344	HPC	an fpga based parametrisable system for discrete orthogonal transforms implementation	2002	-9.016954234565445	13.484190593167176	512371
512529	EDA	low-power design methodology for cml and ecl circuits	2014	-7.325709929872918	13.78536755725761	512556
512773	HPC	decision feedback equalizer with two's complement computation sharing multiplication	2001	-8.838505347131948	13.781026373643696	512800
513698	Arch	a multi-gb/s frame-interleaved ldpc decoder with path-unrolled message passing in 28-nm cmos	2018	-9.906580398932169	14.776388020867325	513725
513745	EDA	vlsi implementation of high speed wave digital filters based on a restricted coefficient set	1993	-9.089883812336655	13.112423966330331	513772
514023	EDA	variation on correlation immune boolean and vectorial functions	2016	-11.036087127155094	12.866306144211745	514050
514080	EDA	global routing using monotone staircases with minimal bends	2014	-7.535858284841452	11.330395164272561	514107
514294	EDA	optimization and verification of current-mode multiple-valued digit orns arithmetic circuits	2010	-7.665361505948847	13.343917150204986	514321
514441	EDA	power-efficient and low latency implementation of programmable fir filters using carry-save arithmetic	2007	-8.81483857111727	13.644120892124604	514468
514507	Theory	asymptotically faster quantum algorithms to solve multivariate quadratic equations	2017	-10.398439565879816	11.805900823784775	514534
514511	Theory	parallel sorting with cooperating heaps in a linear array of processors	1990	-9.445274334573366	11.537834389295131	514538
514613	AI	modified serial multipliers for type-iv gaussian normal bases	2005	-7.493190399354916	14.913603822225753	514640
514898	Arch	167 mhz radix-8 divide and square root using overlapped radix-2 stages	1995	-8.66374800897158	13.313201995523693	514925
514947	Robotics	a neglected error source in the cordic algorithm	1993	-8.898187042291138	12.87745929169883	514974
515138	Theory	systolic algorithms for tree pattern matching	1995	-9.550761700070664	11.426944145791431	515165
516064	HPC	opencl/cuda algorithms for parallel decoding of any irregular ldpc code using gpu	2016	-10.071324354950471	14.91687016845216	516091
516198	EDA	post-placement interconnect entropy	2007	-8.041503236343466	12.128819710458504	516225
516581	EDA	efficient function approximation for embedded and asic applications	2001	-9.0054396174126	12.914484646594332	516608
516653	Crypto	the modified number theoretic transform over the direct sum of finite fields to compute the linear convolution	1998	-9.807967133389782	12.781783268777465	516680
516815	Theory	a hardware-oriented method for evaluating complex polynomials	2007	-9.023910351488707	13.181085146912768	516842
517224	Graphics	the status of investigations into the use of continued fractions for computer hardware	1972	-9.108012083024352	13.037403397565422	517251
517813	Theory	derandomized construction of combinatorial batch codes	2015	-10.556246231488004	12.417261780032973	517840
517861	Crypto	a fast hardware architecture for integer to \taunaf conversion for koblitz curves	2012	-7.300565313182599	15.039314283436415	517888
517866	Arch	cordic arithmetic for an svd processor	1987	-9.180389132598275	13.229084701110553	517893
518091	Visualization	efficient floating-point division for digital signal processing application [tips & tricks]	2019	-9.243650859327476	13.025498336892964	518118
518374	Arch	design of a microprocessor datapath using four-valued differential-pair circuits	2006	-7.359286694228557	13.428246874635658	518401
518400	EDA	dual fixed-point: an efficient alternative to floating-point computation for dsp applications	2005	-8.864702629750328	13.228037828264704	518427
518458	HPC	finding partial hash collisions by brute force parallel programming	2016	-9.32723919807528	11.522972484122493	518485
519462	Vision	a high-speed rsd adaptive filter architecture with a fast carry-free spt converter	1999	-9.134179714049605	13.556304994584336	519489
519722	Vision	binary logic for residue arithmetic using magnitude index	1970	-9.921673565983392	12.879705373239078	519749
519979	Robotics	network flow based buffer planning	2001	-7.577137041924804	11.400253257290116	520006
520090	EDA	an optimization technique for dual-output domino logic	1999	-7.301352688722634	13.391167651049182	520117
520291	EDA	hardware architecture for lowering the error floor of lte turbo codes	2016	-10.473596760466696	14.872067720885427	520318
520352	HPC	low-latency software successive cancellation list polar decoder using stage-located copy	2016	-10.379787769808324	14.703271680966632	520379
520513	EDA	the effect of the digit slicing architecture on the fft butterfly	2010	-9.496727216871284	15.023659324056187	520540
520523	Theory	decomposition with simulated division for efficiently generating random numbers	1994	-9.487730931288656	12.96801396217569	520550
520885	EDA	a three-layer gridless channel router with compaction	1987	-7.6828853818754546	11.460991157152586	520912
521096	EDA	using efficient adder compressors with a split-radix butterfly hardware architecture for low-power iot smart sensors	2017	-8.720749929100801	13.891769377677722	521123
521375	EDA	fast coupled noise estimation for crosstalk avoidance in the mcg multichip module autorouter	1996	-7.245788143101372	11.58959613519926	521402
521505	Arch	lms adaptive filters using distributed arithmetic for high throughput	2005	-8.985586431067354	13.812924994999008	521532
522392	EDA	an efficient multirate ldpc-cc decoder with a layered decoding algorithm for the ieee 1901 standard	2014	-9.983235078858003	14.773346752803096	522419
522755	Networks	vsync: bandwidth-efficient and distortion-tolerant video file synchronization	2012	-10.65863000397024	14.120143457860713	522782
522790	Crypto	boolean functions optimizing most of the cryptographic criteria	2012	-11.054582865704903	12.828706170479775	522817
522818	EDA	a curve fitting approach for non-iterative divider design with accuracy and performance trade-off	2015	-8.917518889305013	13.5245726089197	522845
522974	EDA	a parity checker for a large rns numbers based on montgomery reduction method	2005	-8.656654361786662	13.276702404272921	523001
523133	HPC	matrix factorizations for parallel integer transforms	2004	-9.484986642645957	12.516926912770085	523160
523275	Crypto	factorization with genus 2 curves	2009	-10.054809231632863	12.640371461844428	523302
523345	Arch	vlsi implementation of programmable fft architectures for ofdm communication system	2006	-9.227896935423447	14.378223717213334	523372
523406	Crypto	decision problems in quadratic function fields of high genus	2000	-10.884300014378299	12.23338287844461	523433
523822	Arch	optimal vlsi networks for multidimensional transforms	1994	-8.75795185077627	12.456378644386422	523849
523877	Embedded	a software implementation of the ieee 754r decimal floating-point arithmetic using the binary encoding format	2007	-8.638516985942726	13.295707341608624	523904
523999	EDA	parameterized fir filtering ip cores for reusable soc design	2006	-8.81999494701267	13.727222944111002	524026
524325	EDA	io connection assignment and rdl routing for flip-chip designs	2009	-7.619167172714099	11.576879126037824	524352
524701	Arch	access and alignment of arrays for a bidimensional parallel memory	1994	-8.989819368313698	12.734805176010006	524728
525112	Theory	discrete fourier transform and gröbner bases	1999	-10.488578389550687	12.632004283226726	525139
525414	EDA	low-latency and high-efficiency bit serial-serial multipliers	2004	-8.524778741288701	13.658089821833745	525441
525580	Theory	accurate floating-point summation part i: faithful rounding	2008	-9.731403386513954	12.586629720244865	525607
525793	EDA	a probabilistic estimation bias circuit for fixed-width booth multiplier and its dct applications	2011	-8.723175276183603	13.603171140999164	525820
526748	Arch	adaptive resource scheduling for energy efficient qrd processor with dvfs	2015	-9.775171115917754	15.031637655893626	526775
527136	Theory	implementing data structures on a hypercube multiprocessor, and applications in parallel computational geometry	1990	-10.892575478125956	11.299873686247091	527163
527406	EDA	fuzzroute: a method for thermally efficient congestion free global routing in 3d ics	2014	-7.423315987030955	11.640816063090641	527433
527493	Theory	using galois fields in computer science (abstract only)	1985	-9.32726598717431	12.768483846655895	527520
527553	Crypto	design of power-efficient pipelined truncated multipliers with various output precision	2007	-8.399964329135978	13.680632172249322	527580
527895	EDA	efficient reconfigurable manchester adders for low-power media processing	2005	-7.478213085982932	13.681622883773274	527922
527897	Theory	an algorithm for the optimal placement and routing of a circuit within a ring of pads	1983	-7.669694625393579	11.393852328104336	527924
528234	HPC	high performance parallel decimal multipliers using hybrid bcd codes	2017	-8.815150544976758	13.628935354071778	528261
528246	Theory	on the worst case of three algorithms for computing the jacobi symbol	1990	-10.170216193491637	11.967028741333625	528273
528611	Robotics	efficient fir filter implementation using microprocessor	1983	-8.615977048083767	13.14311010066118	528638
528995	EDA	time-multiplexed multiple-constant multiplication	2007	-8.540772896460886	13.66176962369045	529022
529421	EDA	coding for low-power address and data busses: a source-coding framework and applications	1998	-7.767215930906299	13.76958051096197	529448
529473	Theory	"""""""logical"""" arithmetic on computers with two's complement binary arithmetic"""	1968	-9.276135623531589	12.7127791710431	529500
529598	Arch	2-d simd algorithms in the perfect shuffle networks	1989	-9.46857960880096	12.090492053519249	529625
529655	Crypto	ecm using edwards curves	2008	-9.950869804783832	12.686836853477551	529682
530129	Arch	a fault-tolerant multiprocessor architecture for digital signal processing applications	1988	-8.573090698404096	13.223861055509145	530156
530409	Arch	rom-less rns-to-binary converter moduli {22n − 1, 22n + 1, 2n − 3, 2n + 3}	2014	-8.681976273007166	13.538167088357401	530436
530682	HCI	a high speed direct digital frequency synthesizer using a low power pipelined parallel accumulator	2002	-7.849095034312365	13.90078003917298	530709
530790	Theory	an improved parallel algorithm for computing the generalized inverse a+	1992	-11.060856483922846	11.507898492806165	530817
531017	EDA	design and implementation of crc based on fpga	2011	-10.887453947828526	14.678829113309364	531044
531259	Arch	implementation of four common functions on an lns co-processor	1995	-10.067544890601434	13.0627612431329	531286
531302	EDA	parallex: a parallel approach to switchbox routing	1994	-7.8593139762417215	11.308601659132151	531329
532313	HPC	on high-speed computing with a programmable linear array	1988	-8.816080469428949	12.457438163237036	532340
532381	EDA	100gbe phy and mac layer implementations	2010	-7.3609060830037985	14.654760552999745	532408
532700	Logic	a statistical study of the accuracy of floating point number systems (reprint)	1983	-9.918775922302387	12.675207801563625	532727
532828	EDA	automatic generation system for multiple-valued galois-field parallel multipliers	2017	-8.352050849919909	12.969913601261986	532855
533002	EDA	the design of an rs decoder based on the mcs-ribm algorithm for 100 gb/s optical communication systems	2019	-9.921593352919398	14.781815894966572	533029
533483	Visualization	a double error-correction scheme for peripheral systems	1976	-10.977266662669427	14.16799858909999	533510
533521	Arch	an area-efficient unified architecture for multi-functional double-precision floating-point computation	2015	-8.670096130793361	13.747686302884194	533548
533644	Theory	fast deterministic selection on mesh-connected processor arrays	1991	-10.072076057845113	11.710917854903267	533671
533677	Graphics	the e hardware verification language	2004	-9.052111013401436	11.96274523383796	533704
534069	EDA	a time-area-power efficient multiplier and square architecture based on ancient indian vedic mathematics	2004	-8.410238743458178	13.696068047805113	534096
534188	Theory	an optimal layer assignment algorithm for minimizing crosstalk for three layer vhv channel routing	1995	-8.020935099842326	11.33763397646121	534215
534597	Metrics	polarbear: a 28-nm fd-soi asic for decoding of polar codes	2017	-10.064299524479825	14.784815456000445	534624
534617	HPC	systolic gaussian normal basis multiplier architectures suitable for high-performance applications	2015	-8.740788070761026	13.864226924020178	534644
534875	EDA	a two-level reconfigurable architecture for digital signal processing	2003	-7.921585931226032	13.524047037862545	534902
534946	Theory	design of optimal systolic algorithms for the transitive closure problem	1992	-9.66096552841239	11.610102457675504	534973
535249	NLP	word-based text compression	1989	-8.999895170776089	11.459506237688426	535276
535684	Arch	fast modulo 2^{n} - (2^{n - 2} + 1) addition: a new class of adder for rns	2007	-8.510566987319242	13.577723846283405	535711
535783	Arch	right shift for low-cost multiply and divide	1971	-8.932151973095525	13.15751036063048	535810
535939	Embedded	design of highly-parallel, 2.2gbps throughput signal detector for mimo systems	2008	-10.046114517676953	15.030477500961318	535966
536076	HPC	a novel programmable parallel crc circuit	2011	-8.962770959444217	13.330148682080244	536103
536181	Theory	use of multiwrite for general programmability of search memories	1966	-8.65142717689456	12.29492541986861	536208
536275	EDA	minimization of fractional wordlength on fixed-point conversion for high-level synthesis	2004	-8.517662874701017	13.138220566278331	536302
536384	Theory	trajectory graphs appearing from the skein problems at the hypercube	2016	-10.990397749895024	11.784245736363875	536411
536421	Arch	study on the latency efficient ifft design method for low latency communication systems	2016	-9.672125237475207	14.781824076822975	536448
536491	EDA	efficient window-architecture design using completely scaling-free cordic pipeline	2013	-8.981215803619655	13.505754734241936	536518
536766	Robotics	vlsi implementation of pipelined sphere decoding with early termination	2006	-10.246754233974169	15.047124623631136	536793
536885	Theory	secret sharing, rank inequalities, and information inequalities	2013	-11.055683831580447	12.521234599955873	536912
537454	Crypto	a systematic evaluation of compact hardware implementations for the rijndael s-box	2005	-8.399362280071722	13.428465995247807	537481
537531	Robotics	modified reduced delay bcd adder	2011	-8.778284239163574	13.024632183094194	537558
537626	Arch	a preprocessing high-speed memory system	1970	-8.788416129909615	12.927129067953631	537653
537655	EDA	sut-rns residue-to-binary converters design	2012	-8.792361454042018	13.248986791951902	537682
537839	Robotics	design of high speed vedic multiplier for decimal number system	2012	-8.229905125272596	13.656652206379194	537866
537966	Web+IR	a dictionary-based compressed pattern matching algorithm	2002	-8.817010156778418	11.370829469912648	537993
538081	EDA	a gigahertz digital cmos divide-by-n frequency divider based on a state look-ahead structure	2011	-7.5620383083420935	13.88996969483559	538108
538105	HPC	implementation of a parallel turbo decoder with dividable interleaver	2003	-10.006530501642537	14.848289447119177	538132
538173	Arch	energy efficient hardware architecture of lu triangularization for mimo receiver	2010	-9.793652936760804	14.723807172440507	538200
538205	Theory	cellular algorithms for fixed point decimal addition and multiplication	1981	-9.015289376200279	12.298163104780574	538232
538312	Arch	a compact dsp core with static floating-point arithmetic	2006	-8.335509726235466	13.931347333350086	538339
538571	Arch	parity prediction method for on-line testing of a barrel-shifter	2008	-9.021190925016542	13.100175889824893	538598
538734	Arch	a new rns scaler for {2n − 1, 2n, 2n + 1}	2011	-8.965721258717537	13.439749836950455	538761
539099	EDA	efficient 2-d and multi-d symmetric fir filter structures	1994	-9.473895313070694	12.684178220323494	539126
539110	Visualization	special-purpose computer organization for double-precision realization of digital filters	1970	-8.841136704049877	13.306852197713177	539137
539169	EDA	speeding up incremental legalization with fast queries to multidimensional trees	2016	-7.315731844812377	11.30268580459475	539196
539307	NLP	random access to high-order entropy compressed text	2013	-9.275162996487664	11.342288353932359	539334
539523	EDA	hippocrates: first-do-no-harm detailed placement	2007	-7.234152389865843	11.899921332484587	539550
540196	HPC	low power implementation of high throughput fir filters	2002	-8.867233223490352	13.599984175200884	540223
540216	Theory	synchronizing edits in distributed storage networks	2015	-10.989699768743982	14.718953185278249	540243
540253	EDA	design of fft processor for ieee802.16m mimo-ofdm systems	2010	-9.521247540768657	14.66534769470898	540280
540816	EDA	efficient modulo 2n±1 squarers	2011	-8.869638482223449	13.56426385199283	540843
540966	Arch	efficient rerouting algorithms for congestion mitigation	2009	-7.510558807464002	11.628218945022258	540993
541016	Arch	generalised fault-tolerant stored-unibit-transfer residue number system multiplier for moduli set {2 n - 1, 2 n , 2 n + 1}	2012	-8.537579664203651	13.866679352201073	541043
541025	Crypto	modeling efficient xor-based hash functions for cache memories	2006	-10.799364828583718	14.006965991450848	541052
541095	Logic	fast gapped variants for lempel-ziv-welch compression	2007	-10.979769065347913	12.83316956391904	541122
541231	EDA	low complexity sequential normal basis multipliers over gf(2m)	2003	-8.24223497347446	14.104848353839722	541258
541243	EDA	svoboda-tung division with no compensation	1995	-9.270003631824247	13.075655299124133	541270
541308	EDA	low-complexity multiplierless constant rotators based on combined coefficient selection and shift-and-add implementation (ccssi)	2014	-9.010902012541523	13.649503571518496	541335
541364	Vision	semi-fast fourier transforms over gf(2m).	1978	-9.87040578344772	12.70879409260782	541391
541397	EDA	efficient rns-based design of programmable fir filters targeting fpl technology	2005	-8.982278948753622	13.582059573021755	541424
541460	EDA	a standard-cell self-timed multiplier for energy and area critical synchronous systems	2001	-8.1725694120843	13.277451193741436	541487
541551	HPC	rubber band routing and dynamic data representation	1990	-7.5160206109243175	11.498845644103243	541578
541636	Embedded	architecture-aware ldpc code design for software defined radio	2006	-10.531363439351452	15.028661686819037	541663
541746	EDA	a low-power pipelined implementation of 2d discrete wavelet transform	2004	-8.713182520579885	13.870614149265592	541773
541957	DB	compression as data transformation	2007	-8.960078661718686	11.401221926023874	541984
542308	EDA	faster quantum number factoring via circuit synthesis	2013	-8.84317118447092	13.171899115958276	542335
542381	Vision	"""comments on """"provably sublinear point multiplication on koblitz curves and its hardware implementation"""""""	2012	-9.936627345455763	12.476682420678742	542408
542516	Theory	fast computations of the exponential function	1999	-10.570339652501591	11.677839032728732	542543
542573	EDA	design and implementation of an acyclic stable matching scheduler	2003	-7.455618334613524	11.381186450008506	542600
542615	Arch	cordic-based enhanced systolic array architecture for qr decomposition	2015	-9.745053899912152	14.674653062617354	542642
542684	Arch	radix-4 modular pipeline fast fourier transform algorithm	2017	-8.58212885489375	13.934579726009204	542711
542734	HPC	using input/output queues to increase ldpc decoder performance	2008	-10.829769370146467	14.863603472989581	542761
542983	Robotics	memory-efficient semi-quasi-arithmetic coding	2005	-9.719547411883557	13.123906868701123	543010
543104	EDA	a power-efficient 4-2 adder compressor topology	2017	-7.7278113802090065	13.763133356492519	543131
543166	Arch	tripartite modular multiplication	2011	-7.413690863106753	14.889912774119162	543193
543315	EDA	error resilient mimo detector for memory-dominated wireless communication systems	2012	-10.074364886409153	14.863742412017348	543342
543426	Theory	on the implementation of minimum redundancy prefix codes	1997	-9.39070090996465	11.86539414991065	543453
543490	AI	fault diagnosis for the generalized boolean n-cube network	1992	-8.213915557334673	15.092212076983447	543517
543723	Arch	system on chip design of a linear system solver	2014	-8.7820269999824	13.710796161722445	543750
543752	Crypto	faster elliptic curve arithmetic for triple-base chain by reordering sequences of field operations	2016	-9.290783953672866	13.296049002541494	543779
543857	Logic	low complexity semi-systolic multiplication architecture over gf(2m)	2014	-9.024628971966491	12.579318230062457	543884
543895	Arch	lightweight error correction coding for system-level interconnects	2007	-10.43411185638241	14.847800666958328	543922
543924	Vision	a low-cost implementation strategy for combinations of adaptive filters	2013	-8.984932568486595	13.678581311076634	543951
544552	Arch	an $\theta(\sqrt{n})$-depth quantum adder on a 2d ntc quantum computer architecture	2010	-7.917672155784013	12.402994817041217	544579
544639	HPC	an optical system for prime factorization based on parallel processing	2010	-9.598265267984585	12.67193386483309	544666
544992	Embedded	bit reversal in fft from matrix viewpoint	1991	-9.452070990727606	12.86642148526274	545019
545054	HPC	fast less recursive hardware for large number multiplication using karatsuba-ofman's algorithm	2003	-9.139599166601759	13.270256408030512	545081
545165	Crypto	carry checking/parity prediction adders and alus	2003	-7.55500044486304	13.051920045433054	545192
545427	Theory	on driving many long lines in a vlsi layout	1982	-7.929773868595692	11.497386124842475	545454
545495	Logic	job simulation techniques on incomplete and gray code incomplete hypercubes	1993	-9.434783261248002	11.61596428190151	545522
545557	Arch	codes for high performance write and read processes in multi-level nvms	2014	-10.494281732580466	14.530468558080893	545584
545911	Crypto	a note on automata-based dynamic convolutional cryptosystems	2007	-10.859873506745059	12.358552459011594	545938
545935	PL	high performance modified static segment approximate multiplier based on significance probability	2018	-8.53012427606758	13.672845463159305	545962
546104	Theory	subquadratic space complexity multiplier using even type gnb based on efficient toeplitz matrix-vector product	2018	-9.785951355374033	12.820748735819313	546131
546415	EDA	asic design for cell search in 3gpp w-cdma	2001	-9.659837386798612	14.885468109321911	546442
547379	EDA	new cost-effective vlsi implementation of multiplierless fir filter using common subexpression elimination	2005	-8.720768480634144	13.80224291794385	547406
547578	HPC	algorithm and vlsi architecture design of proportionate-type lms adaptive filters for sparse system identification	2018	-9.340763943957054	13.738440060875584	547605
547807	EDA	fast hardware-based algorithms for elementary function computations using rectangular multipliers	1994	-9.131309019846864	13.084036066584703	547834
547845	DB	the performance of concurrent red-black tree algorithms	1999	-9.525661494188023	11.317181661841358	547872
547932	EDA	design of an asip ldpc decoder compliant with digital communication standards	2012	-9.919665063780622	15.038863834644587	547959
548067	Crypto	research note: a fast modular multiplication method based on the lempel-ziv binary tree	1999	-10.979489374398185	12.77986891224617	548094
548223	Theory	full adder-based inner product step processors for residue and quadratic residue number systems	1993	-9.073528923739923	13.210950366262805	548250
549085	EDA	a minimum-latency block-serial architecture of a decoder for ieee 802.11n ldpc codes	2007	-9.885600539680636	14.865417458663973	549112
549258	Embedded	an overlaying technique for solving linear equations in real-time computing	1993	-9.344961510063474	12.541966063075352	549285
549507	EDA	a fast digit based montgomery multiplier designed for fpgas with dsp resources	2018	-8.49536297581355	13.79220289720939	549534
550322	Arch	parameterization of efficient dynamic reconfigurable trees	2000	-8.784070340879516	12.128135458990558	550349
550616	EDA	approximate stochastic computing (asc) for image processing applications	2016	-8.484614333462185	13.526754019171324	550643
550649	Graphics	non-recursive digital fir filter implementation using stored square rom multipliers	1983	-9.034337051593862	13.540696359800904	550676
550652	EDA	fpga implementation issues of a flexible synchronizer suitable for nc-ofdm-based cognitive radios	2017	-8.742556047185483	13.824041660031462	550679
550659	Vision	universal text preprocessing for data compression	2005	-8.861638000504481	11.44391442002061	550686
550865	Robotics	parallel symbol timing recovery using fpga for 600 msps qpsk	2017	-9.920804760014946	15.082020076367671	550892
551046	Arch	automatic generation of high-performance modular multipliers for arbitrary mersenne primes on fpgas	2017	-8.296994538050765	14.028091870352958	551073
551221	Arch	serial sum-product architecture for low-density parity-check codes	2007	-10.442027675740825	14.635465705353086	551248
551436	HPC	a multiprocessor architecture for two-dimensional digital filters	1987	-8.816119868519822	13.212329211577135	551463
551444	Theory	algorithms to reveal properties of floating-point arithmetic	1972	-9.228397002567524	12.404366767130401	551471
551629	Robotics	real-time algebraic derivative estimations using a novel low-cost architecture based on reconfigurable logic	2014	-8.691062727976902	12.766451662164226	551656
551653	Networks	massive mimo detection vlsi design	2018	-10.341954442900347	14.969742107345905	551680
551988	EDA	near-optimum hierarchical layout synthesis of two-dimensional cmos cells	1999	-7.368995524103298	11.439776621090148	552015
552162	Crypto	an explicit bound on double exponential sums related to diffie--hellman distributions	2008	-10.951230826890084	12.252278786535127	552189
552224	EDA	designs of angle-rotation in digital frequency synthesizer/mixer using multi-stage architectures	2011	-9.324794661631307	13.535093888659716	552251
552405	Theory	in-place calculation of minimum-redundancy codes	1995	-9.886408573017905	11.480587355329588	552432
552466	Arch	accelerating music method on reconfigurable hardware for source localisation	2004	-9.091962021451092	13.158320866046484	552493
552856	Arch	a new measure for hybrid fault diagnosability	1987	-8.098864922053993	14.867706828571935	552883
553094	EDA	an 8 gbps, 4:1 transition-aware self-toggling multiplexer	2014	-7.3345110899904755	13.901075852181869	553121
553357	EDA	fixed-width modified booth multiplier design based on error bound analysis	2011	-8.867321485470702	13.424363474619833	553384
553535	EDA	efficient rns converter via two-part rns	2015	-8.76352684239427	13.576698317108493	553562
553552	Arch	implementation and test of the acrith facility in a system/370	1987	-8.88182136860307	12.320628655707537	553579
553956	Visualization	efficient diminished-1 modulo 2/sup n/ + 1 multipliers	2005	-8.812932777917085	13.259006999577535	553983
554096	OS	the raid-6 liber8tion code	2009	-11.072719012517087	14.39778848226887	554123
554207	Crypto	on binary sequences from recursions modulo 2e made non-linear by the bit-by-bit xor function	1991	-10.639011331753247	12.703425413824384	554234
554392	Visualization	a rounding method to reduce the required multiplier precision for goldschmidt division	2010	-8.852503888724666	13.252583843492605	554419
554430	Arch	efficient vlsi architectures for the biorthogonal wavelet transform by filter bank and lifting scheme	2001	-9.045778494477029	13.611321423243993	554457
554547	EDA	a bit-width optimization methodology for polynomial-based function evaluation	2007	-8.771551748311767	13.29216526010054	554574
554698	EDA	efficient digit-serial fir filters with skew-tolerant domino	2002	-7.880885371904818	13.310977347055447	554725
554708	Vision	toward optimal embedding capacity for permutation steganography	2009	-10.74656485875027	12.117482130241706	554735
554880	EDA	optimal river routing with crosstalk constraints	1998	-7.7309198309337965	11.529435633085361	554907
554930	PL	optimal alphabet partitioning for semi-adaptive coding of sources of unknown sparse distributions	2003	-9.417788351501095	11.414718614681355	554957
555324	Visualization	an area and energy efficient half-row-paralleled layer ldpc decoder for the 802.11ad standard	2013	-10.036220691104564	14.851841068234188	555351
555485	EDA	a fast dynamic 64-bit comparator with small transistor count	2002	-7.416531929802749	13.626948497052163	555512
556017	EDA	low-power asynchronous viterbi decoder for wireless applications	2004	-9.920555540728438	14.805495914164943	556044
556205	Theory	computation of the fast fourier transform from data stored in external auxiliary memory for any general radix r=2n, n &#8805; 1	1971	-9.007403510972367	12.761908503253418	556232
556823	EDA	a construction of minimal delay steiner tree using two-pole delay model	2001	-7.684964925502408	11.335785830010341	556850
556994	Graphics	efficient method of adaptive sign detection for 4×4 determinants using a standard arithmetic processing unit	2003	-9.379784595442297	13.186018050520024	557021
557005	DB	parallel batched planar point location on the ccc	1989	-10.670948131826037	11.587161719079347	557032
557026	SE	a new algorithm for computing triple-base number system	2012	-9.464384029057047	13.026515730764455	557053
557834	Visualization	a high-speed algorithm for the computer generation of fourier transforms	1968	-9.305333689784373	12.818646345276337	557861
558148	EDA	a 16gb 3b/ cell nand flash memory in 56nm with 8mb/s write rate	2008	-9.357292333920189	14.437287567203605	558175
558386	EDA	low power implementation for minimum norm sorting and block upper tri-angularization of matrices used in mimo wireless systems	2007	-9.055619880471204	13.50021611674468	558413
558760	Theory	efficient self-testing/self-correction of linear recurrences	1996	-9.863169296100015	12.665494429499832	558787
558884	EDA	an rns fft circuit using lut cascades based on a modulo evmdd	2015	-8.622397714424777	13.680913882312158	558911
559032	Theory	a fast algorithm for connecting grid points to the boundary with nonintersecting straight lines	1991	-10.357326206757195	11.698942206811395	559059
559296	NLP	speeding up hmm decoding and training by exploiting sequence repetitions	2007	-9.392774900871283	11.440446231395875	559323
559820	Arch	design of an efficient fft processor for ofdm systems	2005	-9.583858373020329	14.741961564258853	559847
560008	EDA	logically reversible arithmetic circuit using pass-transistor	2004	-7.4159394536290595	12.757091823254287	560035
560399	Arch	aqss: accelerator of quantization neural networks with stochastic approach	2018	-8.459464585967515	13.677454707866945	560426
560789	Arch	dsp implementation of interference cancellation algorithm for a simo system	2012	-9.683315529546052	13.73125657988321	560816
560809	Graphics	delta-sigma waveguides for music synthesis	1999	-8.531652851237684	13.588771888791074	560836
561021	EDA	high-accuracy fixed-width modified booth multipliers for lossy applications	2011	-8.852121482666588	13.664421191406506	561048
561042	SE	syntax-directed compression of program files	1986	-8.891592126875954	11.450357199839454	561069
561220	EDA	lattice fir digital filter architectures using stochastic computing	2015	-8.8766356248207	13.404977316341233	561247
561274	EDA	bit-stuffing algorithms for crosstalk avoidance in high-speed switching	2015	-10.221247644625755	13.810015568051375	561301
561439	Security	techniques to encode and compress fault dictionaries	1999	-8.735576791047409	11.452133257133504	561466
561510	EDA	a global router with a theoretical bound on the optimal solution	1996	-7.64426336448861	11.501463001442088	561537
561539	Arch	a single and adjacent error correction code for fast decoding of critical bits	2018	-10.441200273830255	14.42841014593743	561566
562296	Theory	faster arithmetic for number-theoretic transforms	2014	-9.452382639535218	13.00136473288853	562323
562647	Crypto	connections among nonlinearity, avalanche and correlation immunity	2003	-11.086875029782183	12.833144297508435	562674
562810	Embedded	an improved algorithm for up+vq on a family of elliptic curves	2005	-9.963823236131368	12.6498552636714	562837
562921	EDA	application of neuron-mos to current-mode multi-valued logic circuits	1998	-7.615610647755313	12.783272842859814	562948
563130	EDA	an adaptive low-power ldpc decoder using snr estimation	2011	-10.572662457897467	14.975028869594126	563157
563506	Theory	carry-save representation is shift-unsafe: the problem and its solution	2006	-8.895895066284114	12.495228019307106	563533
563583	ML	computable compressed matrices	2013	-8.784227369016014	11.519157990345178	563610
563678	Logic	configuration sequencing with self configurable binary multipliers	1999	-8.499128540918111	13.430636773773784	563705
563876	EDA	routing l-shaped channels in nonslicing-structure placement	1987	-7.892275624942237	11.36861138240925	563903
564879	AI	binary stochastic implementation of digital logic	2014	-8.16528301183804	13.01982838651089	564906
564916	EDA	unified convolutional/turbo decoder design using tile-based timing analysis of va/map kernel	2008	-9.965461057796055	14.956390618845827	564943
565001	Arch	towards logic functions as the device	2010	-7.563820197080876	12.774513144808973	565028
565057	EDA	low-power register-exchange survivor memory architectures for viterbi decoders	2009	-9.818074656544297	14.487339267225742	565084
565350	Robotics	vlsi algorithms for compressed pattern search using tree based codes	1995	-8.725135988577343	11.457029767508786	565377
565456	EDA	customized regular channel design in fpgas	2003	-7.337824673806788	11.379477487887455	565483
565694	PL	synthesis of multiplier-less fir filters with minimum number of additions	1995	-8.99486745886315	13.563776804088544	565721
565819	Theory	power-efficient layered turbo decoder processor	2001	-9.988372505928105	14.907751865965194	565846
565826	DB	histogram-aware sorting for enhanced word-aligned compression in bitmap indexes	2008	-8.931895380083366	11.365371152846455	565853
566223	ML	algorithm-based fault detection in prime factor fft networks	1995	-8.605231804490527	13.516403227424718	566250
566333	NLP	parallel processing of digital convolution using finite polynomial rings	1984	-9.141895128306569	13.11687590000423	566360
566342	EDA	the automatic printed wire routing system of backis	1975	-7.237608594316207	11.289003592462347	566369
566489	EDA	escape routing of differential pairs considering length matching	2012	-7.723895408870527	11.317070018342529	566516
566497	EDA	an area-efficient static cmos carry-select adder based on a compact carry look-ahead unit	2004	-7.555473855324527	13.531327405078587	566524
566647	Robotics	a vlsi structure forx(modm) operation	1990	-8.70528911752733	12.944813524802694	566674
566958	DB	area-efficient mixed-radix variable-length fft processor	2017	-9.052877289376674	13.246582497277176	566985
566960	EDA	high-speed and low-power multipliers using the baugh-wooley algorithm and hpm reduction tree	2008	-8.183957628225015	13.548536121770706	566987
567128	Crypto	finite field arithmetic using quasi-normal bases	2007	-10.442320558262463	12.738694869495985	567155
567130	EDA	high performance low power cmos dynamic logic for arithmetic circuits	2007	-7.370667705381168	13.569995537258155	567157
567454	Robotics	word error control algorithm through multi-reading for nand flash memories	2011	-9.648807225275482	14.515184329606367	567481
567527	EDA	lemar: a novel length matching routing algorithm for analog and mixed signal circuits	2012	-7.315356823463977	11.513049711182768	567554
567561	EDA	energy efficient turbo decoder with reduced state metric quantization	2007	-10.194646447992646	14.82788713518258	567588
567576	EDA	detailed-routing-driven analytical standard-cell placement	2015	-7.301002861967965	11.664355067762632	567603
567769	Vision	using row operation unit to realize reconfigurable ternary optical processor	2012	-8.140108549400724	12.66767210957115	567796
568016	Arch	arithmetic design for permutation groups	1999	-8.731850910488976	13.564019072222015	568043
568727	Arch	a low-power cscd asynchronous viterbi decoder for wireless applications	2007	-9.873223041247769	14.791186149343462	568754
568869	EDA	accurate models for estimating area and power of fpga implementations	2008	-7.766689549303188	13.315028557302888	568896
569089	Arch	guiding template-induced design challenges in dsa-mp lithography	2018	-7.301575347552703	11.388501409166565	569116
569142	Theory	computing maximum subsequence in parallel.	2003	-10.407289953940108	11.581370281549876	569169
569246	Crypto	on an improved correlation analysis of stream ciphers using muti-output boolean functions and the related generalized notion of nonlinearity	2007	-11.075224824664648	12.900102837389062	569273
569370	Arch	distributed crc architecture for high-radix parallel turbo decoding in lte-advanced systems	2015	-10.069578906321457	14.767069692556802	569397
569474	AI	palindromic-like representation for gaussian normal basis multiplier over gf(2m) with odd type t	2012	-9.974672593932	12.727064511639144	569501
569672	EDA	a low area fir filter for fpga implementation	2011	-8.941999068719825	13.538785864056633	569699
569943	EDA	parallel implementations of direction finding algorithms on networks of general purpose dsp processors	1993	-9.395079460501305	14.06824294322231	569970
570005	EDA	decimal floating-point square root using newton-raphson iteration	2005	-8.389432972582714	13.721277102309806	570032
570263	EDA	multimode radix-4 siso kernel design for turbo/ldpc decoding	2015	-10.068534537686938	14.842905575033194	570290
570287	EDA	faster and low power twin precision multiplier	2011	-7.959723794985838	13.773149030895393	570314
570659	HPC	a finite field processor employing dual parallel datapath for high-speed/low-power rs-ecc applications	2000	-8.759598857382226	12.543714928460624	570686
571013	EDA	area-efficient fpga implementation of quadruple precision floating point multiplier	2012	-8.573625860719304	13.685014706487456	571040
571029	EDA	a timing-driven placement algorithm with the elmore delay model for row-based vlsis	1997	-7.417403332849852	11.5035570433963	571056
571984	EDA	recursive implementation of exponential linear phase fir filters	2011	-8.946848746197805	13.479916766678764	572011
572563	Theory	time-space tradeoffs on back-to-back fft algorithms	1983	-9.829992595008349	12.169826389929428	572590
572632	EDA	shorter stabilizer circuits via bruhat decomposition and quantum circuit transformations	2018	-10.39358730779853	12.600907386046085	572659
572802	EDA	signed multiplication technique by means of unsigned multiply instruction	2011	-8.706456171340216	13.426244345490716	572829
573205	Theory	on the distribution of some new explicit nonlinear congruential pseudorandom numbers	2004	-11.033356213069704	12.74130842247187	573232
573686	EDA	flexible and high-efficiency turbo product code decoder design	2012	-9.960463247593262	14.807514829952025	573713
573970	Crypto	a parallel hardware architecture for the solution of linear equation systems implemented over gf(2n)	2011	-8.881577866235734	12.834680176819775	573997
574052	Robotics	fpga implementation of the conjugate gradient method	2005	-9.085694736335949	13.373218377889927	574079
574672	HPC	implementation of decoders for ldpc block codes and ldpc convolutional codes based on gpus	2014	-10.277967653241724	14.7008394986648	574699
574733	EDA	exact max-log map soft-output sphere decoding via approximate schnorr–euchner enumeration	2015	-10.538209754018304	15.054221416850222	574760
575057	HPC	highly-parallel decoding architectures for convolutional turbo codes	2006	-10.538453809283148	14.737829218149704	575084
575188	Logic	mapping decidable signal processing graphs into fpga implementations	2013	-8.992296594495556	13.52372841465432	575215
575207	Theory	a very long period (vlp) pseudorandom number generator for the microcomputer environment	1988	-10.82462035410728	12.86181856971216	575234
575438	Logic	exact solution of linear systems over rational numbers by parallel p-adic arithmetic	1994	-9.789605167729453	12.553635378913514	575465
575534	Theory	minimizing communication of a recirculating bitonic sorting network	1996	-9.204472907917971	12.239201012390946	575561
575693	Logic	systolic multiplier for montgomery's algorithm	2002	-8.798753330417155	13.428487179423366	575720
575833	ECom	(short paper) parameter trade-offs for nfs and ecm	2018	-10.0699500343377	11.481251328549837	575860
575906	Mobile	multiple channel error-correction algorithms for lcc decoding of reed-solomon codes and its high-speed architecture design	2017	-10.09361742406126	14.891639800775133	575933
576722	EDA	a new reversible design of bcd adder	2011	-7.669832604087546	12.823512588137591	576749
576940	Theory	some techniques for proving certain simple programs optimal	1969	-9.895652044419414	12.619444896260012	576967
577022	Arch	a multiple-access pipeline architecture for digital signal processing	1988	-8.338934190180941	13.84907011261372	577049
577112	EDA	simple radix-4 division with opterands scaling	1990	-9.03664901122836	13.112541704491491	577139
577274	EDA	low-area/power parallel fir digital filter implementations	1997	-9.021915087211369	13.785615663705563	577301
577364	Crypto	scalable hardware for sparse systems of linear equations, with applications to integer factorization	2005	-8.105978241518697	14.161722592279967	577391
577478	HPC	systolic architectures for multiplication over finite field gf(2m)	1990	-8.913679770996623	12.977254008267794	577505
577597	EDA	a decimal/binary multi-operand adder using a fast binary to decimal converter	2014	-8.092785383528339	13.604276299861601	577624
577625	Arch	layered decoding for non-binary ldpc codes	2010	-10.743938924331164	14.757478901025634	577652
577762	Crypto	cm-curves with good cryptographic properties	1991	-10.279957163754485	12.493574102242336	577789
577850	Theory	minkowski functionals study of random number sequences	2009	-10.801972153820131	13.005841869282488	577877
578052	Arch	implementation and optimization of 3780-point fft on multi-core system	2013	-9.72191258260426	15.077546346529648	578079
578152	EDA	coding for reliable on-chip buses: a class of fundamental bounds and practical codes	2007	-7.568031045719846	14.139396259357767	578179
578376	Theory	design of efficient and easily routable generalized connectors	1992	-7.771331481138332	14.978050708420472	578403
578527	EDA	a 115mw 1gbps qc-ldpc decoder asic for wimax in 65nm cmos	2011	-9.961747217758266	14.842227406860369	578554
578552	EDA	a low power high performance radix-4 approximate squaring circuit	2009	-8.885138165456539	13.532920919953089	578579
578687	HPC	the new class of g-chain periodic sorters	1998	-9.509574423451976	11.726898723566054	578714
578764	Logic	a huffman-type code generator with order-n complexity	1990	-11.091502373803225	13.72746625832994	578791
578781	Theory	two families of radix-2 fft algorithms with ordered input and output data	2009	-9.215351331623838	13.04596032896602	578808
578978	Crypto	some explicit formulae of naf and its left-to-right analogue	2005	-10.35783060898177	12.481357084871533	579005
580068	Theory	lzac lossless data compression	2002	-9.254901224308247	11.714667569316669	580095
580126	Vision	new bit-parallel systolic multipliers for a class of gf(2m)	2001	-9.32270462347221	13.184310278944794	580153
580714	EDA	flexible-length fast fourier transform for cofdm	2008	-8.82481328250758	14.28125917846109	580741
580733	EDA	a fast hybrid carry-lookahead/carry-select adder design	2001	-7.350023099607147	13.23887816465708	580760
580966	Crypto	a note on lópez-dahab coordinates	2004	-9.940379409297037	12.550243344195097	580993
580994	HPC	low-area and high-throughput architecture for an adaptive filter using distributed arithmetic	2013	-8.952444290882394	13.850135974969866	581021
581356	Arch	efficient asic and fpga implementation of cube architecture	2017	-8.515464814076676	13.62717206708368	581383
581652	Vision	modular construction of low complexity parallel multipliers for a class of finite fields gf(2^m)	1992	-9.258750446266548	13.265417471208426	581679
581852	Arch	a new formulation of fast diminished-one multioperand modulo 2/sup n/+1 adder	2005	-8.773562730878675	13.269827128277571	581879
582437	Arch	small-area and low-energy  $k$-best mimo detector using relaxed tree expansion and early forwarding	2010	-9.866744358609203	14.719762453202822	582464
582459	DB	self-repairing homomorphic codes for distributed storage systems	2011	-10.96759179507824	14.649294337941349	582486
582606	Arch	building block layout based on block compaction and two-adjacent-side channel router	1991	-7.2964777233393034	11.577999466845355	582633
582649	EDA	a fast algorithm for context-aware buffer insertion	2002	-7.373932129982894	11.470627636091054	582676
582752	EDA	efficient reconfiguration algorithms for degradable vlsi/wsi arrays	1992	-7.2854499394508	11.549215463407586	582779
583154	EDA	area-time performance of vlsi fir filter architectures based on residue arithmetic	1997	-8.674076872302892	13.635840520938778	583181
583255	EDA	fpga implementation of a ldpc decoder using a reduced complexity message passing algorithm	2011	-10.306159670675578	14.951124845405836	583282
583521	HPC	gpu-based fast error recovery for high speed data communication in media technology	2013	-10.388640716768313	14.817630821061174	583548
583972	EDA	vlsi array processors implementation of block-state iir digital filters	1994	-8.934720681294372	13.311860084520411	583999
584133	Arch	partial sums computation in polar codes decoding	2015	-10.957412432067576	14.354896078985998	584160
585061	EDA	a reduced-area reverse converter for the moduli set {2n, 2n-1, 22n-1-1}	2010	-8.789648673899293	13.47474486282047	585088
585156	Arch	array processor with multiple broadcasting	1987	-10.229126881230961	11.83368083509901	585183
585657	Theory	phase-shift analysis of linear feedback shift register structures generating pseudorandom sequences	1978	-10.950531150096808	12.871488793231752	585684
585739	EDA	area-effective and power-efficient fixed-width booth multipliers using generalized probabilistic estimation bias	2011	-8.692958474159331	13.65638707652452	585766
585830	Logic	kapees: a new tool for standard cell placement	2013	-7.521859447738584	11.356943085518164	585857
585938	HPC	structured algorithm to extend the numeric range of n-bit binary number	2011	-8.729746577774579	12.50234942560092	585965
586095	Embedded	data compression technology dedicated to distribution and embedded systems	2010	-8.737452297859253	11.589470809608128	586122
586111	Crypto	computing the biases of parity-check relations	2009	-11.088563383715027	13.029794395380767	586138
586636	EDA	very large scale integration architecture for integer wavelet transform	2010	-8.935174081616413	13.486411505443929	586663
586725	EDA	efficient multi-layer obstacle-avoiding rectilinear steiner tree construction	2007	-7.774747635752788	11.331870469606333	586752
586880	DB	improved word-aligned binary compression for text indexing	2006	-8.867026045801506	11.296467657147998	586907
586899	Visualization	radix-2 division algorithms with an over-redundant digit set	2015	-8.854567168187113	13.311556412888265	586926
587095	EDA	modular exponentiation on fine-grained fpga	2000	-8.159068942402442	13.718114984263188	587122
587159	EDA	efficient multi-layer obstacle-avoiding preferred direction rectilinear steiner tree construction	2011	-7.697887876204571	11.400174592012158	587186
587343	EDA	an efficient design for general mixed radix fft processors	2016	-8.958320533820213	13.403668137035133	587370
587527	EDA	an improved systolic architecture for 2-d digital filters	1991	-9.183501265714934	13.46907731473134	587554
587710	Embedded	a multi-mode ifft/fft processor for ieee 802.11ac: design and implementation	2016	-9.774483131717759	15.027055379898822	587737
588128	Embedded	self-learning rf receiver systems: process aware real-time adaptation to channel conditions for low power operation	2017	-8.897217062808409	15.096289108353885	588155
588216	Visualization	one- and two-dimensional constant geometry fast cosine transform algorithms and architectures	1999	-9.299377047450736	12.851207842624486	588243
588257	Arch	efficient message passing architecture for high throughput ldpc decoder	2007	-10.365722925566779	14.610340714526489	588284
588359	Arch	pdats ii: improved compression of address traces	1999	-8.664976517639554	11.418785978211947	588386
588543	Robotics	a 2.7 gcps and 7-multiplexing cdma serial communication chip for real-time robot control with multiprocessors	2005	-8.228741768549883	14.804541388038261	588570
588808	Arch	vlsi design of floating-point twiddle factor using adaptive cordic on various iteration limitations	2018	-8.848432754548774	13.82574729080983	588835
588946	EDA	efficient totally-ordered subset generation, with application in partial reconfiguration	2017	-8.319351651864057	12.689131892196126	588973
589135	Theory	centralized multi-node repair in distributed storage	2016	-11.089220151233434	14.731899977463426	589162
589420	Theory	efficient associative algorithm for finding the second simple shortest paths in a digraph	2011	-10.444221884976796	11.747182995562756	589447
589885	ML	generalized approach for the realization of discrete cosine transform using cyclic convolutions	1993	-9.850747431416734	12.860807728363485	589912
589920	Arch	a systolic array based gtd processor with a parallel algorithm	2015	-9.356537422081383	14.164820604715285	589947
590213	Crypto	a new low complexity parallel multiplier for a class of finite fields	2001	-9.70773233977456	12.940270527868831	590240
590269	PL	generating a canonical prefix encoding	1964	-9.262620822694672	11.481140051655785	590296
590387	Crypto	fast multiple point multiplication on elliptic curves over prime and binary fields using the double-base number system	2008	-10.088926789328877	12.759228322441485	590414
590412	HPC	new scalable decoder architectures for reed–solomon codes	2015	-8.881735191105989	13.937634651404718	590439
590481	Mobile	a robust 4-pam signaling scheme for inter-chip links using coding in space	2008	-10.369382090360991	14.865555679107125	590508
590994	EDA	net reordering and multicommodity flow based global routing for fpgas	2014	-7.550293329856621	11.492681889766665	591021
590997	EDA	resource sharing among mutually exclusive sum-of-product blocks for area reduction	2008	-8.174665157124467	13.535658070325267	591024
591405	EDA	vlsi implementation of double-precision floating-point multiplier using karatsuba technique	2013	-8.438766717940531	13.920516140045756	591432
591434	Crypto	cryptographic hardening of d-sequences	2011	-10.90524734164035	13.10072301134203	591461
592029	EDA	the rom design with half grouping compression method for chip area and power consumption reduction	2009	-7.871064283540268	13.90799033922689	592056
592031	Theory	on ziv's rounding test	2013	-9.400450475066258	12.544443673625018	592058
592064	EDA	a mixed behavior/structural model for analog ldpc decoders including mismatch effects and dynamic behavior	2015	-7.881860385230521	14.024674507114234	592091
592281	EDA	a design and implementation of decimal floating-point multiplication unit based on sopc	2012	-8.055428756245767	13.925711471801007	592308
592913	DB	an efficient method for transposing large matrices and its application to separable processing of two-dimensional signals	1993	-9.121410828400775	12.03874515632841	592940
593467	EDA	tsv-aware analytical placement for 3d ic designs	2011	-7.278746990646383	11.866718842008483	593494
593642	EDA	from multi-valued current mode cmos circuits to efficient voltage mode cmos arithmetic operators	1995	-7.584591686751393	12.873005376988823	593669
594014	HPC	parallel algorithms for determining k-width connectivity in binary images	1991	-10.0526646164737	11.952466370932903	594041
594478	Theory	parallel algorithms for line generation	1990	-9.862209497225477	11.655879408843653	594505
594512	Robotics	power-efficient and cost-effective 2-d symmetry filter architectures	2011	-9.373565245746752	13.575034434948561	594539
594586	DB	sorting improves word-aligned bitmap indexes	2010	-8.92798776063247	11.371971133551838	594613
594755	Theory	relaxing the problem-size bound for out-of-core columnsort	2003	-9.578092206511416	11.485505807221749	594782
594762	EDA	a multithreaded initial detailed routing algorithm considering global routing guides	2018	-7.249098280884504	11.65113336842234	594789
594770	Arch	integrated 64-state parallel analog viterbi decoder	2000	-10.024511387035242	14.83587878729968	594797
594947	Crypto	attacking the filter generator over gf (2 m )	2007	-10.760669935152974	13.002723029556108	594974
595091	Arch	fast hard multiple generators for radix-8 booth encoded modulo 2n−1 and modulo 2n+1 multipliers	2010	-8.437489477211907	13.571198919016705	595118
595523	Theory	discrete logarithms in gf(p) using the number field sieve	1993	-10.359179090156807	11.355608244686596	595550
595703	Embedded	the design of shift register generators for finite sequences	1969	-11.022076878882013	12.762909187875682	595730
595721	Theory	construction techniques for systematic sec-ded codes with single byte error detection and partial correction capability for computer memory systems	1995	-10.330934830474352	14.205177827183988	595748
595991	EDA	real time hardware implementation of the 3d chaotic oscillator which having golden-section equilibra	2016	-8.294877125624245	13.940323400985726	596018
595993	EDA	routability-driven white space allocation for fixed-die standard-cell placement	2003	-7.406471859689101	11.633640204940548	596020
596422	EDA	high-performance low-power left-to-right array multiplier design	2005	-8.373820621049576	13.378895816200785	596449
596587	Visualization	tapered floating point: a new floating-point representation	1971	-9.284585102344957	12.660533188987284	596614
596767	EDA	on the fixed-point properties of mixed-scaling-rotation cordic algorithm	2007	-9.151115503972768	13.676935317282753	596794
597210	Theory	a data-parallel algorithm for minimum-width tree layout	1998	-8.50496595607545	11.438907303459775	597237
597381	Vision	radix-4 reciprocal square-root and its combination with division and square root	2003	-9.578727004880863	12.8435210615003	597408
597630	EDA	a low multiplier and multiplication costs 256-point fft implementation with simplified radix-24 sdf architecture	2006	-9.414488684656408	14.593506085793749	597657
597726	SE	addition and subtraction in the residue number system	1967	-9.820542527156018	13.125307064960628	597753
598168	EDA	reducing lookup-table size in direct digital frequency synthesizers using optimized multipartite table method	2008	-9.018185186040084	13.559685372586546	598195
598376	EDA	design and implementation of a high-speed descrambling engine for multi-stream cablecard	2007	-9.509562058143908	15.083512766309823	598403
598493	EDA	designing inexact systems efficiently using elimination heuristics	2015	-8.265218133930198	13.503647238362221	598520
598701	Theory	parallel fixed point digital differential analyzer	1993	-8.95336768026108	12.909140341099587	598728
599559	Arch	"""""""floating point rns"""": a new concept for designing the mac unit of digital signal processor"""	2012	-8.452631844644097	13.812170989204645	599586
599605	Embedded	multidimensional systolic arrays for the implementation of discrete fourier transforms	1999	-9.298629537960004	13.096819249678928	599632
599904	Theory	on coding labeled trees	2007	-10.101602229927588	11.4830672726417	599931
600301	EDA	an optimal systolic array for the algebraic path problem	1991	-9.342343915619407	12.058899140842627	600328
600334	Arch	design and analysis of reversible ripple, prefix and prefix-ripple hybrid adders	2012	-7.5493683363085475	12.742398469313455	600361
600373	Theory	constant time sorting on reconfigurable meshes	1994	-9.183189575106033	12.239874078452981	600400
601495	Visualization	an efficient repetition finder for improving dynamic huffman coding	1997	-9.584719021700908	11.6877768248344	601522
601667	DB	fundamental limits of distributed data shuffling	2018	-10.591493669518727	14.57158372216558	601694
601855	Visualization	delay-optimized implementation of ieee floating-point addition	2004	-8.378841307012815	13.353945786471892	601882
601939	HPC	massively parallel implementation of cyclic ldpc codes on a general purpose graphics processing unit	2009	-10.172024685362931	14.560436801798158	601966
601970	Theory	efficient coding for interactive communication	2014	-10.086620462578603	11.749352697289812	601997
601998	Theory	code constructions for multi-node exact repair in distributed storage	2018	-11.04100430021682	14.88128572653786	602025
602313	Robotics	systolizing the adaptive decision feedback equalizer using a symbolic state space formulation	2000	-8.818625078100188	12.866928290851574	602340
602516	Theory	take a walk, grow a tree (preliminary version)	1988	-10.801414777212255	11.546180867105743	602543
602677	HPC	accurate floating-point argument calculation for sine-fitting algorithms	2017	-8.919168581889114	12.719545037593164	602704
602873	HPC	algorithm and architecture of a low-complexity and high-parallelism preprocessing-based k -best detector for large-scale mimo systems	2018	-9.949553548254006	14.901640468594143	602900
602978	Theory	a systolic processor array for the quadrant interlocking elimination method	2000	-9.126992066546359	12.659115723307366	603005
603111	Crypto	algorithms for solving linear and polynomial systems of equations over finite fields with applications to cryptanalysis	2007	-10.23896300672778	12.399788584330663	603138
603165	Crypto	on the tradeoff between number of clocks and number of latches in shift registers	1997	-7.365966091892588	12.569053189623284	603192
603276	Theory	on the number of irreducible linear transformation shift registers	2017	-10.984328268165736	12.557931148916671	603303
603455	Theory	an adaptation of the fast fourier transform for parallel processing	1968	-9.387571905635593	12.947899933393133	603482
603477	EDA	a network-on-chip-based turbo/ldpc decoder architecture	2012	-9.951027863329864	15.059632423796975	603504
603540	EDA	a detailed router for field-programmable gate arrays	1990	-7.277631238966867	11.861259685187974	603567
603838	Theory	randomized priority queues for fast parallel access	1998	-9.576401741772576	11.286296893378749	603865
603957	EDA	high-throughput digit-level systolic multiplier over gf(2m) based on irreducible trinomials	2015	-8.71280865765764	13.593501152837876	603984
604073	Arch	high performance mac unit for dsp and cryptographic applications	2013	-7.275292800056946	15.02484886813214	604100
604370	Theory	share conversion and private information retrieval	2012	-11.022075970699742	13.4898874388358	604397
604688	Crypto	finding four million large random primes	1990	-10.478396195042931	12.213708892196774	604715
604777	Crypto	fast integer multiplication by block recursive, number theoretical transforms	1988	-9.954061430988194	12.717776525049308	604804
604865	Logic	computations modulo regular chains	2009	-9.482001223179466	12.690027854299226	604892
604999	DB	service-driven approximate lt codes	2010	-10.869851460066158	14.904707105684494	605026
605088	EDA	partition-based algorithm for power grid design using locality	2006	-7.2876911410846335	12.072496322238267	605115
605113	HPC	novel sorting network-based architectures for rank order filters	1994	-8.893607974931216	12.650658385760396	605140
605193	EDA	the circuit design of multiple-valued logic voltage-mode adders	2001	-7.485715001713267	13.06687428952007	605220
605255	Visualization	new radix-(2/spl times/2/spl times/2)/(4/spl times/4/spl times/4) and radix-(2/spl times/2/spl times/2)/(8/spl times/8/spl times/8) dif fft algorithms for 3-d dft	2006	-9.379743650940183	13.136448061978989	605282
605562	EDA	design and implementation of alow complexity nco based cfo compensation unit	2012	-9.610227831079225	14.604003672087154	605589
605720	PL	piecewise arithmetic expressions of numeric functions and their application to design of numeric function generators	2014	-9.436827355747438	12.885508956899034	605747
605936	Embedded	fault tolerant design of signed digit based fir filters	2006	-8.125425283186196	12.88720146504394	605963
606085	EDA	low-power priority encoder and multiple match detection circuit for ternary content addressable memory	2006	-7.3471255469066366	13.929199399939346	606112
606199	EDA	6.4gb/s multi-threaded bch encoder and decoder for multi-channel ssd controllers	2012	-10.263163837257064	14.760616896630134	606226
606463	Theory	riemann's hypothesis and tests for primality	1976	-10.389318928108846	11.603828618653806	606490
606505	EDA	multiple-valued mask-programmable logic array using one-transistor universal-literal circuits	2001	-7.405523813174535	11.810689059155635	606532
606525	Embedded	a sparse rns system	1985	-8.826238201443932	13.206807173412956	606552
606644	Theory	embedding arbitrary trees in the hypercube and the q-dimensional mesh	1996	-10.905718701807182	11.469231068392437	606671
606813	Theory	batch codes through dense graphs without short cycles	2014	-10.19899124246982	11.93320115481663	606840
607374	Theory	distributed algorithms for tree pattern matching	1987	-10.769991164108427	11.568745420897748	607401
607465	Theory	efficient parallel algorithms can be made robust	1989	-10.048409568962525	11.325742469584437	607492
607499	NLP	a vlsi architecture of a k-best lattice decoding algorithm for mimo channels	2002	-10.175015775407102	14.935067885729316	607526
607708	Crypto	faster scalar multiplication on koblitz curves combining point halving with the frobenius endomorphism	2004	-10.18159347311856	12.657918061181178	607735
607877	Arch	a compact and fast division architecture for a finite field	2003	-8.692858588247889	13.476678885475009	607904
608309	HPC	a note on schoenmakers algorithm for multi exponentiation	2015	-9.748386467096797	12.840151096653486	608336
608490	Theory	real-number codes for fault-tolerant matrix inversion on processor arrays	1992	-9.062072937854591	12.600903237201926	608517
609067	EDA	design of a self-timed asynchronous parallel fir filter using cscd	2003	-7.989217196032499	13.269234956611614	609094
609249	Theory	the organization of permutation architectures with bussed interconnections	1987	-8.255155576566446	14.632000480146495	609276
609527	Theory	a practical algorithm for boolean matrix multiplication	1988	-10.033236206680893	12.249741769402052	609554
610080	Embedded	a novel approach for fft data reordering	2010	-9.014508924652707	13.234056267108981	610107
610207	ML	one, two, three and n dimensional string search algorithms	2010	-9.55885216832565	11.741298435690034	610234
610546	NLP	low-power high-efficiency architecture for low-complexity chase soft-decision reed-solomon decoding	2012	-10.182196078183894	14.617845459298525	610573
611045	Arch	a 16-valued logic fpga architecture employing analog memory circuit	2016	-7.514352195607457	13.443034872574255	611072
611189	Graphics	conversion of high-period random numbers to floating point	2007	-8.563267894660928	13.072850548506873	611216
611878	Logic	decomposition of bus-invert coding for low-power i/o	2000	-7.533644239413928	13.52215064046884	611905
611918	Arch	tail-overlapped siso decoding for high-throughput lte-advanced turbo decoders	2014	-10.248148532231973	15.025264952885987	611945
611944	EDA	a preprocessor for improving channel routing hierarchical pin permutation	1995	-7.6298691627471475	11.42596688626611	611971
612330	HPC	a low cost multi-tiered approach to improving the reliability of multi-level cell pram	2014	-8.701356998206593	14.541950391677036	612357
612681	Theory	constructing high order elements through subspace polynomials	2012	-11.039049540796492	12.228235849686234	612708
613248	EDA	implmentation of digital audio effect soc	2009	-9.08195160683959	14.904590773431584	613275
613528	EDA	u. meyer-baese, a. lloris: fast rns fpl-based communications receiver design and implementation	2002	-8.80669671483501	14.03251442928622	613555
613729	Robotics	optimal multiple-bit huffman decoding	2006	-10.517740708863004	13.975903305236628	613756
613858	EDA	performance of cmos current mode full adders	1994	-7.405332918256731	13.451607566399051	613885
614055	Theory	local randomness in polynomial random number and random function generators	1993	-10.882361636485637	12.316547119984687	614082
614871	EDA	a hardware-efficient feedback polynomial topology for dpd linearization of power amplifiers: theory and fpga validation	2018	-9.452539233483398	13.973451191847111	614898
614902	Theory	a model of simd machines and a comparison of various interconnection networks	1979	-9.142506137655497	11.716576357275192	614929
615138	DB	increasing the rate of output of m-sequences	1994	-10.596516948084234	13.00535778699146	615165
615141	EDA	highly energy-efficient and quality-tunable inexact fft accelerators	2014	-8.70483905659606	13.857627942224449	615168
615230	DB	radix-8 division with over-redundant digit set	1994	-9.263523403819788	12.995497734569275	615257
615307	EDA	an efficient routing algorithm for realizing linear permutations on p^t-shuffle-exchange networks	1991	-9.594292999414428	12.701182956132172	615334
615955	DB	fault tolerant newton-raphson dividers using time shared tmr	1996	-8.766667834373386	13.312988159893868	615982
616179	Mobile	area-efficient convolutional deinterleaver for mobile tv receiver	2013	-10.384041892191306	14.961896059680216	616206
616889	EDA	a low-cost architecture for dwt filter banks in rns applications	2014	-9.052652539716163	13.690697923338295	616916
617023	DB	scalable computation of acyclic joins	2006	-10.914680523850004	11.288714535871033	617050
617410	EDA	low-power logarithmic number system addition/subtraction and their impact on digital filters	2008	-8.54927792309139	13.765046674902887	617437
617706	EDA	an energy efficient vlsi architecture of decision feedback equalizer for 5g communication system	2017	-9.955326918957374	14.824042846313679	617733
617861	Vision	an analog architecture for the radix-4 dht	2011	-9.12049207870094	13.323500608708505	617888
617998	HPC	memory reliability improvement based on maximized error-correcting codes	2013	-9.617451580196484	14.395001331661826	618025
618045	EDA	interconnect power and delay optimization by dynamic programming in gridded design rules	2010	-7.2670738228045675	11.748108721957085	618072
618056	Arch	on the complex residue arithmetic system (crns)	1986	-9.488686227877668	12.755124522160266	618083
618131	EDA	energy/power estimation of regular processor arrays	2002	-8.116417641141462	13.596416574605788	618158
618141	HPC	adaptive package coding on unreliable memories for ldpc decoders in radiation environment	2017	-10.566144179114099	14.636212451050731	618168
618173	EDA	algebraic techniques to enhance common sub-expression elimination for polynomial system synthesis	2009	-8.61067136517448	13.125836557644055	618200
618220	EDA	programmable numerical function generators for two-variable functions	2008	-8.770775173048461	13.092959051984721	618247
618277	EDA	a two-step heuristic algorithm for minimum-crosstalk routing resource assignment	2006	-7.649795365415302	11.334842203016242	618304
618442	Arch	software-defined dvt-t2 demodulator using scalable dsp processors	2013	-9.721686684087476	15.001074387210874	618469
618846	Theory	optimal packed string matching	2011	-9.421958516330573	11.329406963349994	618873
618960	Arch	trade-offs between instantaneous and total capacity in multi-cell flash memories	2012	-10.718045573465329	14.393223772743818	618987
619128	EDA	a novel low-cost multi-mode reed solomon decoder design based on peterson-gorenstein-zierler algorithm	2003	-9.552784193129504	14.1748770366974	619155
619459	Arch	a new pipelined architecture of the lms algorithm without degradation of convergence characteristics	1997	-9.27302729214818	13.59969656946117	619486
619677	EDA	residue arithmetic for designing multiply-add units in the presence of non-gaussian variation	2012	-7.339355099906991	12.718182393448233	619704
619977	HPC	a fast and scalable parallel algorithms for euclidean distance transform on larpbs	2004	-9.754399965776747	11.948486625578074	620004
620229	Crypto	hardware co-simulation for a low complexity papr reduction scheme on an fpga	2017	-10.001836528329774	15.098023183920445	620256
620403	Robotics	design and implementation of pipelined tmvp multiplier using block recombination	2011	-9.027126168938588	13.349037915299812	620430
620586	DB	communication cost in parallel query processing	2015	-11.058511952988349	11.47420951122652	620613
620807	Arch	performing floating-point accumulation on a modern fpga in single and double precision	2010	-8.178958076193517	13.937004430557563	620834
620883	Theory	optimal three-dimensional layout of interconnection networks	2001	-8.498840736415977	11.546441708716381	620910
620917	Robotics	a residue logarithmic number system alu using interpolation and cotransformation	2011	-9.029683436502252	13.180024758393552	620944
621602	Networks	system architecture and implementation of mimo sphere decoders on fpga	2008	-9.925329914971046	15.089681063807399	621629
621668	EDA	implementation of an efficient two-step sova turbo decoder for wireless communication systems	2005	-10.205825486650847	14.838064310856733	621695
621736	Arch	fine-grained pipelining for multiple constant multiplications	2015	-8.40720397264889	13.616712702310982	621763
621856	EDA	a family of scalable fft architectures and an implementation of 1024-point radix-2 fft for real-time communications	2008	-8.44435166460302	13.588136650021868	621883
621887	Logic	modeling delta encoding of compressed files	2008	-9.069468231608164	11.45122731901648	621914
623053	Vision	design of the arithmetic units of illiac iii: use of redundancy and higher radix methods	1970	-8.902887457593199	13.029464414732866	623080
623140	EDA	design space exploration of division over gf(2m) on fpga: a digit-serial approach	2006	-7.26007930438408	15.025571064786492	623167
623314	EDA	ripple: a robust and effective routability-driven placer	2013	-7.3366705196007596	11.747090985761075	623341
623330	HPC	latin cubes and parallel array access	1994	-8.858279127561632	12.230674908530538	623357
623635	EDA	quaternary look-up tables using voltage-mode cmos logic design	2007	-7.6147323032277585	13.128445808217116	623662
623750	ML	adaptive context tree weighting	2012	-9.112496581686504	11.293949138551644	623777
623961	Vision	approximating elementary functions with symmetric bipartite tables	1999	-9.662924432500187	12.721830161677394	623988
624230	EDA	modular datapath optimization and verification based on modular-hed	2010	-8.454393013124585	13.233567381965154	624257
624416	Theory	finding strong pseudoprimes to several bases ii	2003	-10.540731157248594	12.334445818803955	624443
624428	DB	a balanced bin sort for hypercube multicomputers	1988	-9.888175518739784	11.431301946778724	624455
624441	Arch	diagnosos of processor arrays	1994	-8.165233042672893	15.117108590659075	624468
624635	HPC	systolic implementation of digital filters	1992	-8.894003388631365	12.753485127482893	624662
624731	Arch	loosely coupled memory-based decoding architecture for low density parity check codes	2005	-10.21458511744792	14.677307587768238	624758
624787	HPC	bit reliability-based decoders for non-binary ldpc codes	2016	-10.663414999746449	14.769203654362485	624814
624818	Embedded	hardware design of a binary integer decimal-based ieee p754 rounding unit	2007	-8.373899578749656	13.776292676167033	624845
625016	DB	construction of high degree resilient s-boxes with improved nonlinearity	2005	-11.062832539809603	12.915495063202592	625043
625166	EDA	a high performance split-radix fft with constant geometry architecture	2012	-8.972118843787294	13.430068533185072	625193
625246	Theory	concurrent error detection in fast unitary transform algorithms	2001	-9.520032615085627	13.191461482711984	625273
625503	HPC	wired/wireless internet communications	2016	-9.588757281760248	15.010492499384648	625530
625609	EDA	fpga implementation of hybrid fixed point - floating point multiplication	2013	-8.491519061234456	13.616227536699588	625636
625630	Arch	design and implementation of a polynomial basis multiplier architecture over gf(2m)	2014	-8.478895408776992	14.039250473298384	625657
625652	Theory	bounds on asymptotic rate of capacitive crosstalk avoidance codes for on-chip buses	2016	-8.12576655437887	11.958291281644321	625679
625786	Robotics	design of a high speed parallel encoder for convolutional codes	2004	-10.045175489674426	14.721164611258015	625813
625851	EDA	new reverse converter design of moduli set {2n, 2n+1-1, 2n-1}	2011	-8.385191101749685	13.46117221819121	625878
625907	Arch	area-efficient and fast sign detection for four-moduli set rns {2n −1,2n, 2n +1,22n +1}	2014	-9.054811065870831	13.382221735583242	625934
626184	EDA	speeding up technology-independent timing optimization by network partitioning	1997	-7.272504694430017	11.594571495863342	626211
626209	EDA	higher radix and redundancy factor for floating point srt division	2008	-8.911951644464914	13.448566358177658	626236
626221	Theory	the multiple prime random number generator	1987	-9.175916186793081	12.756949236572169	626248
626388	Graphics	compiling fixed-point multiplications	1972	-8.938492575067974	12.287011371494513	626415
626502	EDA	a booth multiplier accepting both a redundant or a non-redundant input with no additional delay	2000	-7.7084161740914645	12.600823432530401	626529
626714	Theory	fpga-based structures for on-line fft and dct	1999	-8.69414488653934	13.314736934298635	626741
626829	Robotics	low space complexity multiplier for even-type gaussian normal basis over gf(2m)	2016	-9.030487470974432	13.341131412512045	626856
626862	Theory	deterministic sorting in nearly logarithmic time on the hypercube and related computers	1993	-10.61623493020731	11.579082442181065	626889
627086	HPC	systolic flow	1990	-8.941944020727238	12.097901830848693	627113
627135	Logic	modified fused multiply and add for exact low precision product accumulation	2017	-8.979845946889986	12.543866815827538	627162
627272	Theory	efficient inversion algorithm for optimal normal bases type ii	2003	-9.864004920211046	12.745555902721035	627299
627601	EDA	design and analysis of an approximate 2d convolver	2016	-8.768778125760706	13.554713910759055	627628
627618	EDA	a novel ultra-fast heuristic for vlsi cad steiner trees	2003	-7.507864327973991	11.323165026661336	627645
627655	EDA	efficient implementation of qr decomposition for gigabit mimo-ofdm systems	2011	-9.557677131787587	14.431520414858939	627682
627723	EDA	a heuristic method for constructing hexagonal steiner minimal trees for routing in vlsi	2006	-7.478863071470988	11.508152030418813	627750
627948	Robotics	maximum reconfiguration of 2-d mesh systems with faults	1996	-7.349827034595572	12.085413182498385	627975
628118	EDA	dual channel addition based fft processor architecture for signal and image processing	2009	-8.976014026643412	13.819145096275115	628145
628454	Logic	on an efficient algorithm for big rational number computations by parallel p-adics	1993	-10.341327898148883	11.795423720297544	628481
628516	Robotics	some improvements of the ilp system hyper used in the context of robotic learning	2009	-7.3771575441782025	11.462730611080554	628543
628606	Arch	design of efficient decimation filter structure for wimax applications with memory saving approach	2014	-9.31335137402934	14.20053990540735	628633
628668	Theory	optimal separations between concurrent-write parallel machines	1989	-10.084645963730846	11.375675447959626	628695
628747	HPC	bit matrix multiplication in commodity processors	2008	-7.688300091030704	14.451198446106632	628774
629136	Arch	improving the hardware utilization efficiency of partially parallel ldpc decoder with scheduling and sub-matrix decomposition	2009	-10.447093131896374	14.687527469369462	629163
629245	Arch	hi-fi playback: tolerating position errors in shift operations of racetrack memory	2015	-7.824010379339024	14.534898430257337	629272
629494	Crypto	quasi-random number sequences from a long-period tlp generator with remarks on application to cryptography	1979	-11.05469733666316	12.759895349148257	629521
629555	HPC	multidimensional access shared memory parallel processing systems	1991	-8.881302704463216	12.547314477573831	629582
630033	HPC	efficient parallel multiplication algorithm for large integres	2003	-10.0050226266665	11.768958127481179	630060
630134	Arch	systolic array implementation of block based hopfield neural network for pattern association	2003	-8.592773275521155	12.587094754340555	630161
630197	Robotics	hardware-oriented turbo-product codes decoder architecture	2017	-10.146814353686851	14.845736183166869	630224
630305	Crypto	identification and signatures based on np-hard problems of indefinite quadratic forms	2008	-11.009354094420557	12.194121722062896	630332
630435	PL	a new algorithm for the elimination of common subexpressions in hardware implementation of digital filters by using genetic programming	2000	-8.939894690559502	12.966956431727473	630462
630514	HPC	some operators for on-line radix-2 computations	1994	-9.13438915855443	12.84945729607125	630541
631008	Embedded	fpga based pi/4-dqpsk complex wavelet packet modulation	2014	-9.132915758243142	14.211484656409414	631035
631352	EDA	area-driven white space distribution for detailed floorplan design	2006	-7.35697821558716	11.333205815489276	631379
631492	EDA	a parallel vlsi architecture for layered decoding for array ldpc codes	2007	-9.967969283860864	14.67731268568884	631519
631860	Arch	a low-power vlsi architecture for turbo decoding	2003	-9.630535577791232	14.309438252777436	631887
631904	EDA	density-aware detailed placement with instant legalization	2014	-7.378375331295164	11.490735320499336	631931
633248	AI	a study on constructing the inverse element generator over gf(3m)	2010	-10.596381032419924	12.613474901371324	633275
633265	Theory	associative version of italiano's decremental algorithm for the transitive closure problem	2007	-10.201717510903146	11.502645232711046	633292
634572	Theory	nonlinear pseudorandom sequences based on 90/150 lhgca	2008	-10.87007520361974	13.090255421068107	634599
634948	HPC	novel memory reference reduction methods for fft implementations on dsp processors	2007	-8.686205801070146	13.795023179967707	634975
634970	EDA	a survey of hardware designs for decimal arithmetic	2010	-8.442102339884404	13.495129122395484	634997
635278	EDA	soft error recovery in simplex and triplex memory systems	2009	-9.613846241364923	14.26143017210816	635305
635744	EDA	accuracy sensitive word-length selection for algorithm optimization	1998	-8.575485809849134	13.456088951828553	635771
635976	Theory	fast scalable construction of minimal perfect hash functions	2016	-9.808328090118957	11.810053110164153	636003
636005	HPC	fpga based implementation of decoder for array low-density parity-check codes	2005	-10.42932292923186	14.746802902090066	636032
636128	Embedded	"""comment on """"some new results on average worst case carry"""""""	1974	-9.826499504910757	11.864437256173778	636155
636292	EDA	vlsi architecture for novel hopping discrete fourier transform computation	2018	-9.077331584223824	13.929049776311286	636319
636584	Embedded	a parallel hybrid merge-select sorting scheme for k-best lsd mimo decoder on a dynamically reconfigurable processor	2010	-10.411654720340552	14.878709956935749	636611
636772	Graphics	unified tables for exponential and logarithm families	2010	-9.233039722469254	12.478445921994386	636799
636919	EDA	a gridless multi-layer router for standard cell circuits using ctm cells	1997	-7.72291538780193	11.495698775681529	636946
637082	Graphics	high-precision division and square root	1997	-9.284770751501373	12.863886955107224	637109
637969	HPC	stressing the ber simulation of ldpc codes in the error floor region using gpu clusters	2013	-10.515114575064777	14.870746909138179	637996
637978	Theory	convolutions over residue classes of quadratic integers	1976	-10.293089184943634	12.522941510261488	638005
638289	EDA	proxy bits for low cost floating-point fused multiply-add unit	2016	-8.170318206872562	14.028067104560563	638316
638291	EDA	prime: a timing-driven placement tool using a piecewise linear resistive network approach	1993	-7.250770351172335	11.523128221429186	638318
638722	ML	euclidean algorithm	2011	-10.3689881232985	12.513309574541411	638749
638739	Arch	multiprecision division on an 8-bit processor	1997	-8.687723557568821	13.420289739277122	638766
639019	Theory	new number representation and conversion techniques on reconfigurable mesh	1998	-9.824031396212954	12.354714303746755	639046
639322	AI	memory architecture support for the simd construction of a gaussian pyramid	1992	-8.97894867958794	13.013720493851444	639349
639458	Theory	"""correction to """"logical"""" arithmetric on computers with two's complement binary arithmetic"""	1970	-8.97712382407691	12.572638497462515	639485
639675	Arch	vlsi implementation of an 855 mbps high performance soft-output k-best mimo detector	2012	-10.05475874434164	15.018300331291945	639702
639980	EDA	engineering multirate convolutions for radar imaging	1996	-8.854432356080805	13.317661609988134	640007
640157	ML	vlsi arrays for speech processing with linear predictive coding	1994	-8.947633116773263	13.047155716960669	640184
640965	EDA	low complexity implementation of unified systolic multipliers for nist pentanomials and trinomials over gf(2m)	2018	-9.211028424311056	12.998971975487786	640992
641185	HPC	balanced codes for noise reduction in vlsi systems	1994	-10.59802937713196	14.291693826594164	641212
641334	Crypto	high performance ghash and impacts of a class of unconventional bases	2011	-9.64819817057163	12.886487158347206	641361
641709	Logic	note on probabilistic algorithms in integer and polynomial arithmetic	1981	-10.327112406940989	11.381214952939914	641736
641890	Arch	low-power/cost rns comparison via partitioning the dynamic range	2016	-8.554218774790316	13.559231982175918	641917
642340	Crypto	bi-directional current-mode basic circuits for the multilevel signed-digit arithmetic and their evaluation	1989	-8.05346171408666	13.439125287035456	642367
642348	HPC	low power realization of fir filters implemented using distributed arithmetic	1998	-8.661410142746284	13.69590674695278	642375
642521	Arch	low latency qrd algorithm for future communication	2017	-9.7131678889456	14.669101199368871	642548
643143	Theory	an analysis of lehmer's euclidean gcd algorithm	1995	-10.488989754699796	11.641226831267428	643170
643543	EDA	congestion estimation for 3-d circuit architectures	2004	-7.391197756069831	11.57394080464611	643570
644060	EDA	an energy-efficient random number generator for stochastic circuits	2016	-7.288439475577978	13.548937886563712	644087
644085	Theory	the quick discrete fourier transform	1994	-9.785609271942473	12.778109838427895	644112
644303	EDA	a search algorithm for the design of multinested cellular neural networks	2002	-8.775960433162927	12.414109977318013	644330
644487	Theory	counting points on elliptic curves over finite fields of small characteristic in quasi quadratic time	2003	-10.458389352638287	11.787807280903367	644514
644572	Arch	multi-layer parallel decoding algorithm and vlsi architecture for quasi-cyclic ldpc codes	2011	-10.116551936082674	14.745917002317427	644599
644674	ML	allsat compressed with wildcards: partitionings and face-numbers of simplicial complexes	2018	-9.830046158150017	11.362915665272933	644701
644888	EDA	signal activity and power consumption reduction using the logarithmic number system	2001	-8.528149448614947	12.74111157394952	644915
645188	EDA	software-defined dvb-t2 receiver using coarse-grained reconfigurable array processors	2013	-9.600429832203805	15.07323298653738	645215
645360	Arch	uniform shift networks	1974	-9.274860616086974	13.013034937648266	645387
645440	EDA	global routing congestion reduction with cost allocation look-ahead	2013	-7.357651738728159	11.691514294110846	645467
645441	EDA	memristor based n-bits redundant binary adder	2015	-7.6478771073067975	13.27566365172539	645468
645643	Theory	secret linear congruential generators are not cryptographically secure	1987	-10.720206553313242	12.631268269315965	645670
645870	Logic	a systematic methodology for designing area-time efficient parallel-prefix modulo 2/sup n/ - 1 adders	2003	-8.383305627505871	13.048598901821014	645897
646311	EDA	a radix-16 combined complex division/square root unit with operand prescaling	2012	-8.961431199787578	13.263978095770106	646338
646835	Vision	analytic and simulation results about a compact, reliable, and unbiased 1-bit physically unclonable constant	2016	-10.158309336606584	13.062845258875	646862
646885	EDA	fast buffer planning and congestion optimization in interconnect-driven floorplanning	2003	-7.440484134150782	11.51146046219286	646912
647181	OS	a method for comparing the internal operating speeds of computers	1964	-9.252667028377116	12.360303424381595	647208
647406	HCI	fpga design and implementation of high secure channel coding based aes	2016	-10.188112004870263	14.84175556875842	647433
647411	Crypto	an algorithm to solve the discrete logarithm problem with the number field sieve	2006	-10.290712429093112	12.059593174000154	647438
647541	Arch	high throughput stochastic log-map turbo-decoder based on low bits computation	2013	-10.119500435227987	14.785376429382104	647568
647771	Metrics	the wiring economy principle for designing inference networks	2013	-7.94456497985233	11.320076424366453	647798
647993	EDA	eliminating undetectable shorts between horizontal wires during channel routing	1994	-7.515729706368176	11.57947478980098	648020
648429	Theory	a general method for evaluation of functions and computations in a digital computing	1975	-9.500134950758175	12.52871073015802	648456
648742	Theory	string editing on an simd hypercube multicomputer	1990	-10.195184302595754	11.476909035588589	648769
648871	EDA	asic implementation of one level 2d-dwt using wave-pipelining	2013	-7.930680741292268	13.800617937790127	648898
649128	EDA	design of a tree-based comparator and memory unit based on a novel reversible logic structure	2012	-7.515286317789358	13.146700814481507	649155
649350	EDA	design of dedicated reversible quantum circuitry for square computation	2014	-7.782687636480088	13.12712070441975	649377
649458	Arch	ultrafast single error correction codes for protecting processor registers	2015	-9.3100709201914	14.390658618102655	649485
649953	Theory	matrix parametrized shift registers	2017	-10.939760239249324	12.790405701399894	649980
649963	HPC	error-free transformation in rounding mode toward zero	2008	-9.313710353186051	12.984514250716419	649990
649972	EDA	carry circuitry for lut-based fpga	2004	-7.547043363025822	13.166633032136335	649999
649975	Logic	the generic multiple-precision floating-point addition with exact rounding (as in the mpfr library)	2004	-9.560702725489318	12.319536335939924	650002
650049	EDA	intrinsic shortest path length: a new, accurate a priori wirelength estimator	2005	-7.28158830424142	11.480459497488551	650076
650459	Robotics	correlated movement mobility model and constant acceleration model for ekf-based tracking applications	2012	-9.923297578799657	14.0624266599594	650486
650730	Theory	double pipelines and fast systolic designs on linear arrays	2000	-9.072197919517722	12.936502456484387	650757
650805	EDA	a quantising encoder	1964	-9.093811599506543	13.644567999377275	650832
651693	Arch	novel reconfigurable hardware architecture for polynomial matrix multiplications	2015	-9.3019432674761	13.639823072239336	651720
651703	Robotics	simple element inverse dct/dft hybrid architecture algorithm	2006	-9.340500255681055	12.781356541520257	651730
651813	EDA	adaptive rf front-end design via self-discovery: using real-time data to optimize adaptation control	2013	-8.782916520657508	14.973488497076554	651840
651863	EDA	bit-serial test pattern generation by an accumulator behaving as a non-linear feedback shift register	2002	-7.938894430560254	12.771202041055414	651890
651875	EDA	hardware design of a binary integer decimal-based floating-point adder	2007	-8.38549858210004	13.802734756895886	651902
651909	Logic	fast lagrange-newton transformations	2007	-10.412598636672005	12.366166681198983	651936
651988	EDA	a parallel double-step cordic algorithm for digital down converter	2009	-9.20748029737449	13.333207822618851	652015
652322	Arch	a 50 mbit/s iterative turbo-decoder	2000	-10.032713103310234	14.944585043374113	652349
652557	Arch	fast low-energy vlsi binary addition	1997	-8.21326098879393	13.41341382820999	652584
652959	HPC	quadtree building algorithms on an simd hypercube	1993	-10.281994387473947	11.579936683230565	652986
653528	Visualization	parallel interleavers through optimized memory address remapping	2010	-10.500813305638003	14.659028696031331	653555
653591	EDA	design of a low power digital down converter for 802.16m - 4g wimax on fpga	2014	-9.639840837931864	14.725606524923105	653618
653641	Arch	fast inversions in small finite fields by using binary trees	2016	-8.99620520669469	13.308957566084228	653668
653657	Mobile	a switched-current sensing architecture for a four-state per cell magnetic tunnel junction mram	2004	-7.32520299368875	13.99208389944148	653684
654636	EDA	novel design techniques for rns systolic vlsi arrays	1989	-8.760148630158236	13.671626224544447	654663
655096	Theory	ternary recursive fast transforms properties, mutual relations, and circuit realization	2007	-9.812465290360699	12.33489939765558	655123
655164	Theory	fault tolerant sorting networks	1991	-8.216099668473662	11.56909499677959	655191
655213	Arch	advanced hardware architecture for soft decoding reed-solomon codes	2014	-10.249911922888217	14.827209638555498	655240
655316	EDA	a reconfigurable fir filter design using dynamic partial reconfiguration	2006	-8.785592142606571	13.967209154204955	655343
655331	Theory	error-correcting codes for byte-organized memory systems	1986	-10.650227784016893	14.180054812590868	655358
655836	EDA	composite look-up table gaussian pseudo-random number generator	2009	-9.563919794855623	13.619620234179038	655863
656187	Theory	isomorphism, normalization, and a genetic algorithm for sorting network optimization	2002	-9.924682193389726	11.376330268678382	656214
656524	HPC	the problem of small and large matrices in parallel matrix multiplication	2003	-9.56168694567383	12.124969535336414	656551
657149	EDA	algorithm-based low-power transform coding architectures: the multirate approach	1998	-9.100914262190578	13.994505465254221	657176
657178	Theory	the two-modular fourier transform of binary functions	2016	-10.890201055016501	12.560244739750061	657205
657405	HPC	fpga resource efficient m-psk detector for large mimo and multiuser systems	2015	-10.166678808780263	15.0714318227341	657432
657478	Arch	lns architectures for embedded model predictive control processors	2004	-8.359206640149761	13.726043158076301	657505
657506	HPC	parallelized feedback shift register generators of pseudorandom numbers	1995	-10.884048217546509	12.959610039715596	657533
657580	EDA	aspects regarding the implementation of hsiao code to the cache level of a memory hierarchy with fpga xilinx circuits	2008	-9.316552472523863	14.177533197041855	657607
657604	Visualization	low-complexity bit-parallel square root computation over gf(2^{m}) for all trinomials	2006	-10.061596312700539	12.721011712592194	657631
658176	EDA	a modified discrete fourier-cosine transform algorithm and its vlsi implementation	1994	-8.656938005517658	13.751379027680805	658203
658300	Crypto	a subexponential algorithm for evaluating large degree isogenies	2010	-10.444640588816096	11.800041709784802	658327
658819	Crypto	radix-4 modular multiplication and exponentiation algorithms for the rsa public-key cryptosystem	2000	-8.689054876163782	13.658304254261406	658846
659609	EDA	optimizing vertical common subexpression elimination using coefficient partitioning for designing low complexity software radio channelizers	2005	-9.382434499703123	14.216798757038534	659636
659640	Networks	high throughput memory-efficient vlsi designs for structured ldpc decoding	2011	-10.138312330020733	14.822924641020776	659667
659855	EDA	new performance-driven fpga routing algorithms	1996	-7.636019854569943	11.399801459077448	659882
660098	EDA	ordered escape routing via routability-driven pin assignment	2010	-7.502056220263838	11.524955487893846	660125
660166	EDA	an area efficient low power inner product computation for discrete orthogonal transforms	2005	-8.773355809364018	13.534445208529778	660193
660171	Theory	a linear systolic algorithm for the connected component problem	1989	-10.884350499587617	11.594804181177388	660198
660495	Arch	a parallel accumulator for a general-purpose computer	1967	-8.428075367011976	13.138315050168586	660522
660846	Arch	gate array implementation of on-line algorithms for floating-point operations	1990	-8.767438654026776	13.237182303982427	660873
661266	NLP	fpga implementation of a novel type dds based on cordic algorithm	2011	-8.990319804297636	13.737437875586345	661293
661534	EDA	self-aligned double patterning-aware detailed routing with double via insertion and via manufacturability consideration	2016	-7.5705061434534295	11.578315627787626	661561
661627	EDA	low-power digital filtering using multiple voltage distribution and adaptive voltage scaling (poster session)	2000	-7.359892869221146	14.023652778272881	661654
661983	Embedded	efficient calculation of cyclic convolution by means of fast fourier transform in a finite field	2014	-9.910291626593906	12.748687522846605	662010
661986	Arch	a hierarchical block-floating-point arithmetic	2000	-10.01301423790642	14.134039274616054	662013
662077	Arch	base transformation with injective residue mapping for dynamic range reduction in rns	2015	-9.106663665320767	13.258024120121126	662104
662494	Theory	classical simulations of abelian-group normalizer circuits with intermediate measurements	2014	-10.91506057916224	12.243299938904233	662521
662660	Arch	muller c-element based decoder (mcd): a decoder against transient faults	2013	-9.194030841804002	14.241460058459674	662687
662816	Graphics	space-efficient evaluation of hypergeometric series	2005	-9.93226404056265	12.487190324920867	662843
662969	EDA	rapid and accurate latch characterization via direct newton solution of setup/hold times	2007	-8.65365637121375	13.190950235908597	662996
663175	Visualization	small area parallel chien search architectures for long bch codes	2004	-10.339566574868034	14.126384291557686	663202
663264	EDA	buffered steiner tree construction with wire sizing for interconnect layout optimization	1996	-7.428349612214746	11.677613668375075	663291
663288	EDA	an optimal algorithm for layer assignment of bus escape routing on pcbs	2011	-7.623372836594245	11.359498021529667	663315
663407	Theory	a note on the multiplication of sparse matrices	2014	-10.523885205542099	11.443111960493518	663434
663507	EDA	vlsi design and implementation of reconfigurable 46-mode combined-radix-based fft hardware architecture for 3gpp-lte applications	2018	-9.37119238744077	14.68262952755532	663534
664101	HPC	an optimal multiplication algorithm on reconfigurable mesh	1997	-9.240546062897408	12.88592244763788	664128
664407	Theory	on an improved algorithm for decentralized extrema finding in circular configurations of processors	1982	-10.7250547246265	11.346824043327384	664434
664468	EDA	a novel representation for repeated placement	2011	-8.719379187828794	11.563746620864697	664495
664687	EDA	a novel adaptive filter implementation scheme using distributed arithmetic	2011	-9.100033979999576	13.694759684281289	664714
665314	Robotics	convolution computation on shift switching buses	1994	-8.943120798393771	13.462424754967326	665341
665852	EDA	digital parameterizable vhdl module for multilevel multiphase space vector pwm	2011	-8.433443443421499	13.236662882317784	665879
665960	Vision	parallel bit-level pipelined vlsi processing unit for the histogramming operation	1988	-8.775826920859254	12.707832065460975	665987
666178	Theory	binar shuffle algorithm: shuffling bit by bit	2008	-10.309522111486544	11.895225880036694	666205
666358	EDA	overlapping-aware throughput-driven stencil planning for e-beam lithography	2014	-7.535084639156295	11.456167512842807	666385
666440	EDA	384 tmac/s fir filtering on an artix-7 fpga using prism signal processing	2018	-9.012799173220863	14.053959654032939	666467
666719	Theory	time-work tradeoffs for parallel algorithms	1997	-10.888892061223292	11.55312094506757	666746
667294	Crypto	large modulus ring-lwe >= module-lwe	2017	-10.978930111772002	12.909875083708886	667321
667400	EDA	steganalysis of bch code based stego schemes	2018	-11.016423331722756	15.08734521867862	667427
667801	ML	column polarity matrix algorithm for ternary fixed polarity reed-muller expansions	2006	-9.639544077139773	12.268413450516913	667828
667935	Embedded	memory reliability improvements based on maximized error-correcting codes	2012	-9.582259187448393	14.39563121802608	667962
668147	Embedded	a new technique for fast number comparison in the residue number system	1993	-9.674533529276845	12.88626651500574	668174
668609	Arch	an efficient memory-based fft architecture	2003	-8.708827756242433	13.493089232602053	668636
668679	ML	base conversion mappings	1967	-9.277886309274392	12.323538505420634	668706
668834	Robotics	cordic based pipeline architecture for all-pass filters	1993	-9.221131127294976	13.556766633583072	668861
668922	Theory	practical length-limited coding for large alphabets	1995	-9.033299967893976	11.57914189408246	668949
668980	Theory	the pseudosquares prime sieve	2006	-10.472788100890666	11.470906620758257	669007
669223	Arch	a pipelined architecture for the multidimensional dft	2001	-9.231582667207606	13.258313805236115	669250
669319	Arch	high-radix addition and multiplication in the electron counting paradigm using single electron tunneling technology	2006	-8.165615850844643	13.163870104351348	669346
669750	ML	modified continuous valued number system	2004	-9.347302116402957	12.679944366968062	669777
669803	EDA	digital built-in self-test of cmos analog iterative decoders	2005	-9.895228938048698	14.501985069186725	669830
669975	EDA	cut redistribution and insertion for advanced 1-d layout design via network flow optimization	2018	-7.659127109054481	11.363167388881548	670002
670010	Arch	a vlsi-design for fast vector normalization	1995	-8.62587020557032	13.172859846083504	670037
670057	EDA	fast evaluation of the square root and other nonlinear functions in fpga	2008	-9.215950116913957	13.360341372333979	670084
670297	Arch	design of defect tolerant wallace multiplier	2005	-7.7556324223384205	13.282779293086762	670324
671017	Vision	a binary hough transform and its efficient implementation in a systolic array architecture	1989	-9.252148633149256	13.061063888089334	671044
671080	EDA	simple parallel weighted order statistic filter implementations	2002	-9.008045113418236	13.205746840032532	671107
671453	DB	pattern matching in huffman encoded texts	2005	-9.108157664367663	11.393290290065329	671480
671668	Logic	designing of hierarchical structures for binary comparators on fpga/soc	2015	-8.019584058120111	13.023210943585973	671695
671896	Visualization	an enhanced mixed-scaling-rotation cordic algorithm with weighted amplifying factor	2016	-9.447798939035783	13.372987879311516	671923
671905	Crypto	linear sequential circuit approximation of grain and trivium stream ciphers	2006	-10.793174794741283	13.088899745723245	671932
671943	Theory	constant time sorting on a processor array with a reconfigurable bus system	1990	-8.522418217798872	14.793696328631757	671970
671946	Crypto	efficient computation of multiplicative inverses for cryptographic applications	2001	-8.84659397298216	13.632813048212967	671973
672475	EDA	high-speed systolic architectures for finite field inversion and division	2004	-8.816230477580532	13.480395218692193	672502
672904	EDA	pixar: a performance-driven x-architecture router based on a novel multilevel framework	2009	-7.329155686548834	11.673285080735571	672931
672947	HPC	a graph model for fault-tolerant computing systems	1976	-8.29531744480828	14.905069513261536	672974
673200	EDA	low-power and high-speed approximate multiplier design with a tree compressor	2017	-8.554867928376698	13.67036904902374	673227
673316	EDA	design, simulation, and implementation of a cmos analog decoder for (480,240) low-density parity-check code	2017	-10.00249257842604	14.744252903209915	673343
673436	Theory	randomized parallel selection	1990	-10.827679205847303	11.57774144612558	673463
673477	HPC	a fast combined decimal adder/subtractor	2005	-8.664220326303138	13.331491173692616	673504
673666	EDA	a low-error and rom-free logarithmic arithmetic unit for embedded 3d graphics applications	2013	-8.538796314669082	13.851739067301994	673693
674719	Vision	a systolic algorithm for the k-nearest neighbors problem	1992	-9.212220140892926	12.351356680377533	674746
675123	EDA	an efficient fft architecture for ofdm communication systems	2009	-9.567140598113873	14.60702447515438	675150
676159	HPC	parallelization of the {gaussian} elimination algorithm on systolic arrays	1996	-10.447835370184167	11.795055861665508	676186
676771	EDA	architecture design of a reconfigurable multiplier for flexible coarse-grain implementations	2002	-8.642125251625249	13.775983570078775	676798
677321	EDA	a high-performance and energy-efficient fir adaptive filter using approximate distributed arithmetic circuits	2019	-9.032608633363257	13.735009915723085	677348
677732	Vision	design of a two dimensional prsi image processor	2008	-9.378099903940633	13.14746124424533	677759
677739	Theory	a low-cost neural sorting network with o(1) time complexity	1997	-9.30234216349527	11.837423805095284	677766
677849	HPC	reconfigurable parallel inner product processor architectures	2001	-8.543370165712481	13.751785900354099	677876
678015	OS	high-performance general functional regenerating codes with near-optimal repair bandwidth	2017	-10.944352684234298	14.416129025516273	678042
678369	EDA	a novel approach for cmos parallel counter design	1999	-7.416014597525722	13.609245917012586	678396
678863	HPC	systolic and holographic pyramidical soft-systolic designs for successive matrix powers	1989	-8.901223104751637	12.498875619200875	678890
679066	Theory	partition and sum is fast	2015	-10.025040289681721	11.415007557430336	679093
679187	EDA	a yield-driven gridless router	2007	-7.26329330415331	11.728185057557312	679214
679640	Theory	block sorting of a large file in external storage by a 2-component key	1982	-8.99927149410808	11.347948992930537	679667
679831	Arch	implicit-storing and redundant-encoding-of-attribute information in error-correction-codes	2013	-10.863061376050787	14.366242977939153	679858
679954	Arch	binary multiplication with pn sequences	1988	-9.332732237437597	13.01086295588092	679981
679956	DB	compressed delta encoding for lzss encoded files	2007	-9.054289835358935	11.396739589875741	679983
680000	EDA	a case study of the stochastic modeling approach for range estimation	2010	-8.466011610514249	12.810434690439761	680027
680013	Theory	generalized compact knapsacks, cyclic lattices, and efficient one-way functions from worst-case complexity assumptions	2002	-10.740678001663037	11.424594962614488	680040
680090	Embedded	a discrete stft processor for real-time spectrum analysis	2006	-8.798051442610916	13.70957219714874	680117
680864	EDA	evaluation of cordic algorithms for fpga design	2002	-8.427237806527929	13.593380821732975	680891
681037	Theory	structured permuting in place on parallel disk systems	1996	-9.32281978458714	11.723571819213415	681064
681418	Arch	multi-mode sorted qr decomposition for 4×4 and 8×8 single-user/multi-user mimo precoding	2015	-9.933304868291025	14.707138362419405	681445
681565	EDA	alternative approximation of check node algorithm for dvb-s2 ldpc decoder	2007	-10.713209949081843	14.83735789366586	681592
681607	Arch	a radix-4 single-precision floating point divider based on digit set interleaving	2010	-8.652653683227783	13.575663092176974	681634
681897	HPC	flash coding scheme based on error-correcting codes	2010	-10.382756916550342	14.510114932979144	681924
681997	Theory	constructing h4, a fast depth-size optimal parallel prefix circuit	2003	-8.653969562094751	11.893986338243137	682024
682042	EDA	easy and difficult exact covering problems arising in vlsi power reduction by clock gating	2014	-7.329512873610941	12.12623345891556	682069
682398	EDA	implementation on fpga of a lut-based atan(y/x) operator suitable for synchronization algorithms	2007	-9.172092790495128	14.487714247875283	682425
682692	Arch	a modular architecture for structured long block-length ldpc decoders	2018	-10.042211723815829	14.736962346066791	682719
682736	Networks	toward optimal storage scaling via network coding: from theory to practice	2018	-10.842407524699693	14.832884575668409	682763
682752	EDA	pipelined implementations of the a priori error-feedback lsl algorithm using logarithmic arithmetic	2002	-8.810339884910828	13.348855996702348	682779
683316	Embedded	low energy signal processing techniques for reliability improvement of high-density nand flash memory	2015	-8.101158961406812	14.474113234969499	683343
683679	Arch	error recovery method for multiple-dictionary compression method	2007	-8.984143841651832	11.743553636900351	683706
683909	Theory	vlsi routing on the pipelined hypercube and related networks	1991	-9.905681002243007	11.750952054880614	683936
684636	Theory	distribution-sensitive construction of minimum-redundancy prefix codes	2006	-10.318006047986977	11.452867307183226	684663
684873	EDA	deriving concentrators from binary sorters using half cleaners	2017	-8.247525850476352	14.849064223987167	684900
684941	AI	efficient square-based montgomery multiplier for all type c.1 pentanomials	2017	-9.11780909764184	13.340706127724042	684968
685095	HPC	adapting the knuth-morris-pratt algorithm for pattern matching in huffman encoded texts	2004	-9.25839573365811	11.439771854866414	685122
685160	EDA	mole: a sea-of-gates detailed router	1990	-7.6917726217917775	11.316364366805567	685187
685306	Comp.	a systolic generation of combinations	1989	-9.245542960686883	11.944360560795273	685333
685532	Theory	new approachs to quantum computer simulaton in a classical supercomputer	2003	-9.818336940564961	11.840404892983502	685559
685563	EDA	a novel architecture for the computation of the 2d-dwt	2007	-8.817504737288944	13.645581381737488	685590
685860	Theory	on the design of an integrated systolic array for solving simultaneous linear equations	1990	-8.946753710090029	12.51722793190313	685887
686854	EDA	a fast algorithm for power grid design	2005	-7.285861639683298	12.046545157412824	686881
687086	EDA	dynamic-width reconfigurable parallel prefix circuits	2013	-7.788557782045379	11.941730131285643	687113
687238	Theory	processor-time-optimal systolic arrays	2000	-9.552767557125195	11.958602870407256	687265
687424	Arch	quadruple-precision blas using bailey's arithmetic with fma instruction: its performance and applications	2017	-9.087941517320477	12.926481907650988	687451
687517	Theory	dependability aspects regarding the cache level of a memory hierarchy using hamming codes	2009	-9.526932610030102	14.221340545139412	687544
687591	EDA	fast integer linear programming based models for vlsi global routing	2005	-7.4184134681185565	11.452387395808092	687618
687888	Visualization	implementation of two-dimensional discrete cosine transform and its inverse	2004	-8.68844631805179	13.813934972832367	687915
687913	EDA	a low-power carry skip adder with fast saturation	2004	-7.691253825894934	13.861381625820789	687940
688134	NLP	word-based compression methods for large text documents	1999	-8.943759106841629	11.396825454512804	688161
688291	Visualization	an improved fft digit-reversal algorithm	1989	-9.356722479010845	12.540982150098117	688318
688611	Theory	new algorithms for reconfiguring vlsi/wsi arrays	1991	-7.919830792749326	15.117617978013573	688638
688833	Theory	parallel algorithms for height balancing binary trees	1993	-9.661086383979953	11.782023907696939	688860
688947	HPC	orthogonal fault-tolerant systolic arrays for matrix multiplication	2011	-8.673622522549929	13.307014773613169	688974
689039	EDA	low-latency sc decoder architectures for polar codes	2011	-10.156817863798802	14.531971620826955	689066
689105	EDA	extrinsic information memory reduced architecture for non-binary turbo decoder implementation	2008	-10.587974604328387	14.859128858545985	689132
689273	HPC	evaluation of variable precision computing with variable precision fft implementation on fpga	2016	-8.425459641046398	13.746009202639472	689300
689800	Arch	area-efficient scaling-free dft/fft design using stochastic computing	2016	-8.924649263021323	13.47479916280216	689827
690012	Theory	minimum storage sorting networks	1985	-9.761721923743288	11.50857641688635	690039
690193	EDA	a novel hybrid pass logic with static cmos output drive full-adder cell	2003	-7.4000831752519405	13.384899537102303	690220
690334	Arch	radix-4 max-log-map parallel turbo decoder architecture with a new cache memory data flow for lte	2012	-9.963199895003886	14.965881357936286	690361
690399	Arch	cordic-based vlsi architecture for implementing kaiser-bessel window in real time spectral analysis	2014	-9.029678954248288	14.032138357504554	690426
690436	HPC	on mapping parallel algorithms into parallel architectures	1987	-8.306962875714136	15.089940916459124	690463
690494	Arch	a uniform representation of single-and multistage interconnection networks used in simd machines	1980	-8.907128856341137	12.319683023924513	690521
690552	EDA	guest editorial - system-level interconnect prediction	2002	-7.327005791594707	11.39019715386475	690579
690563	EDA	design of efficient reversible bcd adder-subtractor architecture and its optimization using carry skip logic	2016	-7.6675797497472455	13.650628122070035	690590
690612	Arch	the modular arithmetic of arbitrarily long sequences of digits	1974	-11.046788044898166	12.686553504709401	690639
690721	EDA	a variable long-precision arithmetic unit design for reconfigurable coprocessor architectures	1998	-8.293339119231067	13.560299229056561	690748
690788	EDA	efficient decoder design for nonbinary quasicyclic ldpc codes	2010	-10.151512573492315	14.662707102326966	690815
690794	EDA	design of qca based programmable logic array using decoder	2016	-7.742532227584416	13.067220901485832	690821
691681	Theory	numerical limitations on the design of digit online networks	1983	-8.690843509621509	13.073810742839386	691708
691708	HPC	scaling distributed all-pairs algorithms: manage computation and limit data replication with quorums	2016	-9.691672735549426	11.459589863096971	691735
691716	Theory	on non-representable secret sharing matroids	2009	-11.072017118684741	12.811446014076294	691743
691762	EDA	a rapid lookup table method for trigonometric functions	1982	-9.321355229934426	12.467039773192868	691789
692176	EDA	fast rns implementation of elliptic curve point multiplication in gf(p) with selected base pairs	2017	-8.042948904479049	14.389086770871188	692203
692298	Theory	bounds on the vlsi layout complexity of homogeneous product networks	1994	-8.323701888262656	11.305237342891777	692325
692383	EDA	a distributed heuristic algorithm for the rectilinear steiner minimal tree problem	2008	-10.536922677287103	11.314532991412044	692410
692480	Crypto	an efficient high-throughput generic qam transmitter with scalable spiral fir filter	2019	-9.654822719711028	14.689013209743571	692507
692772	Vision	comparison of single- and dual-pass multiply-add fused floating-point units	1998	-8.337438423024825	13.863742734223187	692799
692775	Vision	a multilevel parallel processing approach to scene labeling problems	1988	-9.846760741432046	11.756456738716526	692802
692910	Theory	parallel dictionaries using avl trees	1998	-9.672516545867431	11.2996587162222	692937
692966	ML	full-hardware architectures for data-dependent superimposed training channel estimation	2013	-9.838090512851576	15.033629500824972	692993
692979	OS	computation of cyclic redundancy checks via table look-up	1988	-10.88627496980295	14.376428673483883	693006
693003	Theory	a note on local randomness in polynomial random number and random function generators	2007	-10.817282697638829	12.251355324353984	693030
693013	EDA	on the design of the fft butterfly units	2017	-9.026841575898334	13.402328902706994	693040
693020	Robotics	a high speed string correction method using a hierarchical file	1987	-9.074069585797682	11.358433240114904	693047
693025	Theory	perfectly load-balanced, stable, synchronization-free parallel merge	2014	-9.801222097434724	11.694268659762733	693052
693089	EDA	3d-via driven partitioning for 3d vlsi integrated circuits	2010	-7.233830347394194	11.640407001256134	693116
693101	Visualization	$\schmi{gf(2^n)}$  shifted polynomial basis multipliers based on subquadratic toeplitz matrix-vector product approach for all irreducible pentanomials	2015	-10.186492691137703	12.691263000551984	693128
693161	Crypto	a fast search algorithm for 〈m, m, m〉 triple product property triples and an application for 5×5 matrix multiplication	2015	-10.461755597750619	12.452553308292782	693188
693203	Arch	on the efficient computation of single-bit input word length pipelined ffts	2011	-8.808299424631448	13.649440847458582	693230
693461	EDA	an efficient reconfigurable multiplier architecture for galois field gf(2m)	2003	-8.497907318772882	13.774426312252377	693488
693730	EDA	implementation of a block based neural branch predictor	2005	-8.048635469659441	13.254619997424454	693757
693957	Vision	fast sign detection algorithm for the rns moduli set  $\{2^{n+1}-1, 2^{n}-1, 2^{n}\}$	2015	-8.841443641250182	13.549171962161527	693984
694164	Theory	a fully-pipelined systolic algorithm for finding bridges on an undirected connected graph	1992	-10.237420958961877	11.961569248740261	694191
694369	EDA	porosity-aware buffered steiner tree construction	2003	-7.398927354119003	11.678795322933993	694396
694441	HPC	a reconfigurable low-power high-performance matrix multiplier architecture with borrow parallel counters	2003	-8.073170461747821	13.724163078899439	694468
694898	EDA	architectural optimizations for a high-throughput sorted qr decomposition circuit in mimo communication systems	2018	-9.790323697108358	14.776619083760718	694925
694959	Theory	processor efficient parallel solution of linear systems over an abstract field	1991	-10.259560609531409	11.7893397608661	694986
695334	Arch	pruned bit-reversal permutations: mathematical characterization, fast algorithms and architectures	2013	-10.229574356657196	13.9559475823333	695361
695656	Embedded	static floating-point unit with implicit exponent tracking for embedded dsp	2004	-8.954758104825286	13.102604418965411	695683
696385	EDA	configurable blocks for multi-precision multiplication	2008	-8.330486115245169	13.636249094479467	696412
696597	EDA	a fast systematic optimized comparison algorithm for cnu design of ldpc decoders	2011	-10.140517282920335	14.612707590371265	696624
696652	Theory	finding the maximum, merging, and sorting in a parallel computation model	1981	-10.573048073072453	11.529503442722635	696679
696827	Arch	algorithm and implementation of signed-binary recoding with asymmetric digit sets for elliptic curve cryptosystems	2006	-8.876914942320823	13.460689398544767	696854
697185	EDA	a configurable length, fused multiply-add floating point unit for a vliw processor	2009	-8.182839970800055	13.898893780137765	697212
697223	EDA	a static low-power, high-performance 32-bit carry skip adder	2004	-7.591945703265884	13.80945890987075	697250
697298	EDA	congestion estimation for 3d routing	2004	-7.4414153518024575	11.556459498732949	697325
697327	Arch	a pipeline architecture for implementing durbin's recursive procedure	1984	-9.382659606653581	12.823948924456635	697354
697352	Networks	memory footprint reduction for power-efficient realization of 2-d finite impulse response filters	2014	-8.777551854565942	13.846574151464909	697379
697382	EDA	simultaneous guiding template optimization and redundant via insertion for directed self-assembly	2015	-7.332466065891415	11.641972189250012	697409
697558	Crypto	gaussian normal basis multiplier over gf(2 m ) using hybrid subquadratic-and-quadratic tmvp approach for elliptic curve cryptography	2017	-9.189435336321658	13.350998585575507	697585
697572	EDA	on routing fixed escaped boundary pins for high speed boards	2011	-7.461072475413713	11.413828808224272	697599
697584	AI	extended results for minimum-adder constant integer multipliers	2002	-8.664769652487356	12.7470817424671	697611
697721	EDA	systematic design exploration of delta-sigma adcs	2004	-7.235014957466968	12.642578571425286	697748
698422	Graphics	multiprecision integer division examples using arbitrary radix	1984	-9.54776846335078	12.349632619021962	698449
698550	Theory	parallel algorithms for fast computation of normalized edit distances	1996	-10.432057750547273	11.385842692040043	698577
699281	Theory	a scalable successive-cancellation decoder for polar codes	2014	-10.520257160858048	14.697551847498893	699308
699298	Theory	a birthday paradox for markov chains, with an optimal bound for collision in the pollard rho algorithm for discrete logarithm	2008	-10.654858948591508	11.392865074392946	699325
699590	Arch	finding a pair on a mesh with multiple broadcasting is hard	1997	-10.001656364406008	11.636172576021249	699617
699672	EDA	apwl-y: an accurate and efficient wirelength estimation technique for hexagon/triangle placement	2007	-7.265414441765267	11.703359353309155	699699
699893	Theory	introduction of the residue number arithmetic logic unit with brief computational complexity analysis	2015	-8.81637788596416	13.195879610370381	699920
699998	EDA	a low-error, cost-efficient design procedure for evaluating logarithms to be used in a logarithmic arithmetic processor	2016	-8.77334614666548	13.59239266958427	700025
700342	NLP	data compression using word encoding with huffman code	1991	-9.036429978922461	11.350319349895024	700369
700595	Theory	impact of shift operations on (-1+j)-base complex binary numbers	2008	-9.113829357405427	13.012816339526912	700622
700681	EDA	fully programmable ldpc decoder hardware architectures	2010	-10.179232491414076	14.879945286399172	700708
700790	Arch	multiple-valued random digit extraction	2018	-8.927576004847063	12.010295281941323	700817
701180	Theory	higher radix on-line division	1978	-8.688859346685907	12.403542677797988	701207
701308	Theory	an optimal parallel algorithm to reconstruct a binary tree from its traversals	1991	-10.560415289321243	11.327586465410393	701335
701480	Arch	using time-aware memory sensing to address resistance drift issue in multi-level phase change memory	2010	-8.936819134215199	14.643373300602198	701507
701520	EDA	octilinear redistributive routing in bump arrays	2009	-7.62157167632291	11.507686819615353	701547
702051	HPC	compressed bit vectors based on variable-to-fixed encodings	2014	-9.19006972026094	11.37209777572556	702078
702315	Theory	a new construction of resilient boolean functions with high nonlinearity	2013	-11.022324583894166	12.942945106122194	702342
702419	Visualization	how to half the latency of ieee compliant floating-point multiplication	1998	-8.846527810823087	13.370190091862936	702446
702499	EDA	dynamic planning of local congestion from varying-size vias for global routing layer assignment	2016	-7.47145542810654	11.718321413030255	702526
702603	EDA	pseudo dynamic logic (sdl): a high-speed and low-power dynamic logic family	2002	-7.239163978541947	13.410272198185721	702630
702810	Visualization	biresidue error-correcting codes for computer arithmetic	1970	-10.01129201243671	13.756442994970312	702837
702816	Crypto	random walks revisited: extensions of pollard's rho algorithm for computing multiple discrete logarithms	2001	-10.531444470867317	11.539154908855364	702843
702835	EDA	on high-performance parallel decimal fixed-point multiplier designs	2014	-8.506872702276679	13.756536093048416	702862
702878	EDA	low-voltage universal cell (lvuc): a compact analog/digital logic block for mixed signal fpgas	2006	-7.646497611657113	13.141603508523733	702905
703686	HPC	improved latency-communication trade-off for map-shuffle-reduce systems with stragglers	2018	-10.979872034115784	14.566921779741746	703713
703866	Arch	a high-speed, low-complexity radix-24 fft processor for mb-ofdm uwb systems	2006	-9.553801447167928	14.702087348712919	703893
704058	Theory	a new architecture for a parallel finite field multiplier with low complexity based on composite fields	1996	-9.120477692090684	13.343411476268685	704085
704431	Arch	a memory mapping approach for parallel interleaver design with multiples read and write accesses	2010	-10.447194898560175	14.792658041587837	704458
704462	EDA	circuit for reversible quantum multiplier based on binary tree optimizing ancilla and garbage bits	2014	-7.871317235070649	12.962435471310947	704489
704968	ML	signature-based criteria for möller's algorithm for computing gröbner bases over principal ideal domains	2018	-10.153777246522457	12.309124486672546	704995
705207	Arch	ternary walsh transform	2005	-9.925107103058052	12.739011499293769	705234
705467	Theory	on low complexity bit parallel polynomial basis multipliers	2003	-9.010809098225014	13.304103899121838	705494
705681	Crypto	hardware-efficient schemes of quaternion multiplying units for 2d discrete quaternion fourier transform processors	2017	-9.255688091238248	13.30859443227761	705708
706102	EDA	a structured approach for vlsi circuit design	1989	-7.53341336751074	13.140882968708027	706129
706436	Theory	parameterized algorithms for finding small independent dominating sets in planar graphs	2006	-9.317825050128556	11.525977122574758	706463
706445	Crypto	a highly nonlinear cellular fsm-combiner for stream ciphers	2007	-10.505462814840268	12.909571534595038	706472
706539	ML	ultrahigh density vlsi inner product computations	1996	-8.075287169776079	13.019786839513381	706566
706600	EDA	an improved montgomery inversion algorithm over gf(2m) targeted for low area scalable inverter on fpga	2008	-7.4823739950727415	14.845010019542586	706627
706651	Arch	convergence guarantee and improvements for a fast hardware exponential and logarithm evaluation scheme	1978	-9.451975952906547	12.652568732705227	706678
706740	Theory	transposition of banded matrices in hypercubes: a nearly isotropic task	1995	-10.981006143584993	11.351110942312927	706767
706966	EDA	high-speed fpga implementation of orthogonal matching pursuit for analog to information converter	2017	-9.222695707038259	13.82351036327393	706993
707001	EDA	a novel reconfigurable architecture of a dsp processor for efficient mapping of dsp functions using field programmable dsp arrays	2013	-8.556737408031108	13.885734074153936	707028
707288	Arch	efficient serial-parallel arrays for multiplication and addition	1985	-8.915172374508838	13.203664743461756	707315
707602	Arch	high-throughput partial-parallel block-layered decoding architecture for nonbinary ldpc codes	2017	-10.077232391185369	14.753699194607966	707629
707973	EDA	low-power log-map decoding based on reduced metric memory access	2006	-10.24690055182455	14.800811658662456	708000
708163	EDA	flexible multi-mode embedded floating-point unit for field programmable gate arrays	2009	-8.10248154581237	13.975109941630835	708190
708259	Visualization	trellis-search based soft-input soft-output mimo detector: algorithm and vlsi architecture	2012	-10.132043172730882	14.946180444743025	708286
708374	Theory	fast evaluation of elementary mathematical functions with correctly rounded last bit	1991	-9.514014914293039	12.468156644004411	708401
708835	Arch	maximum-period prngs derived from a piecewise linear one-dimensional map	2007	-10.742164379477261	13.027493817809546	708862
710204	Visualization	robust and energy efficient multimedia systems via likelihood processing	2013	-8.125186117493143	14.046507273721636	710231
710406	EDA	multi-code-rate correction technique with ir-qc-ldpc: an application to qkd	2018	-10.500857187809354	14.841546434702853	710433
710863	DB	parallel tree contraction and prefix computations on a large family of interconnection topologies	1995	-9.976863575923193	12.2012684839115	710890
710900	Arch	design of low latency successive cancellation decoder for polar codes	2016	-10.475980466758935	14.884482243306474	710927
711146	HPC	a scalable, fixed-shuffling, parallel fft butterfly processing architecture for sdr environment	2014	-8.932539422843094	14.204343834572265	711173
711223	Robotics	a novel fast hybrid gcd computation algorithm	2014	-9.763852534040682	12.270612078688087	711250
711236	Crypto	the tate pairing via elliptic nets	2006	-10.284047553681514	12.595607829062311	711263
711294	HPC	dual-residue montgomery multiplication	2007	-8.973311157657546	13.3243241293202	711321
711724	Arch	strong diagnosability and conditional diagnosability of multiprocessor systems and folded hypercubes	2013	-8.234617534825723	15.078164903814	711751
711809	EDA	multiplexer based reconfiguration for virtex multipliers	2000	-8.505915234060732	13.622905290738384	711836
711832	EDA	scheduling of iterative algorithms with matrix operations for efficient fpga design - implementation of finite interval constant modulus algorithm	2007	-9.297186274651684	13.663791053755588	711859
712191	EDA	timing-aware wire width optimization for sadp process	2017	-7.4866618819423465	11.618648364325285	712218
712313	HPC	efficient pruning algorithms for the dft computation for a subset of output samples	2003	-9.126139519986808	13.279613290905395	712340
712322	EDA	design of ternary cos/mos memory and sequential circuits	1977	-7.578703917543801	12.877215910864148	712349
712571	EDA	an fpga-based embedded wideband audio codec system	2009	-9.177633635899337	14.908375164172485	712598
712748	Theory	on the structure of iir filters using residue arithmetic	1981	-9.075098722729193	13.369045365347734	712775
712866	Embedded	improved reversible integer transform	2006	-10.223706039688617	12.706174332226627	712893
712931	Arch	integer factorization with a neuromorphic sieve	2017	-9.698943856871892	12.2719605123729	712958
713192	ML	applications of yk algorithm to the internet transmission of web-data: implementation issues and modifications	2000	-9.14167576361159	11.638470601618982	713219
713309	EDA	timing-constrained i/o buffer placement for flip-chip designs	2011	-7.304964128724137	11.960205577236021	713336
713373	EDA	an adiabatic 4: 2 compressor design for low power vlsi	1999	-7.241465514181978	13.636753492676759	713400
713614	Theory	restructuring compressed texts without explicit decompression	2011	-9.081862716783212	11.346125786211212	713641
713721	SE	compressing xml with multiplexed hierarchical ppm models	2001	-8.826537268004959	11.470508327442857	713748
713887	Crypto	the jacobi model of an elliptic curve and side-channel analysis	2002	-10.070398796306883	12.739869892353404	713914
714239	Theory	binary conversion, with fixed decimal precision, of a decimal fraction	1959	-9.334024526934066	12.475179106157595	714266
714499	EDA	design of new full adder cell using hybrid-cmos logic style	2011	-7.447085458364477	13.160432415931785	714526
714676	ML	efficient doubling on genus two curves over binary fields	2004	-10.210895781725018	12.59215833250517	714703
715131	EDA	reconfigurable discrete wavelet transform processor for heterogeneous reconfigurable multimedia systems	2005	-8.655437146507003	13.841855103886154	715158
715208	Visualization	a floating-point fused dot-product unit	2008	-8.595268347082786	13.688599815569198	715235
715773	EDA	comparison of arithmetic architectures for reed-solomon decoders in reconfigurable hardware	1997	-8.707984984716926	13.677360165398634	715800
716249	Robotics	vlsi design of multiple specifications viterbi decoder	2006	-10.157819078810546	14.859201777688744	716276
716665	Theory	reversible implementation of a discrete integer linear transformation	2012	-9.521207688838585	12.672623441218036	716692
716768	Theory	efficient bounded distance decoders for barnes-wall lattices	2008	-10.431716881207024	11.423488256285431	716795
716902	Arch	performance of an experimental data flow architecture for signal processing	1982	-8.696389957864357	13.295969233832269	716929
717225	Arch	design and implementation of flexible dual-mode soft-output mimo detector with channel preprocessing	2015	-10.062571954939447	15.041296715766766	717252
717285	Theory	a family of algorithms for powering sparse polynomials	1979	-10.14111240114861	12.40233829309068	717312
717333	PL	sieving using bucket sort	2004	-9.306464916484108	11.307915109701302	717360
717418	Visualization	pre-encoded multipliers based on non-redundant radix-4 signed-digit encoding	2016	-8.742171784475948	13.454638424868307	717445
717468	EDA	aprogrammable ip core for ldpc decoder based onasip	2011	-7.9587088070131236	14.087767546639178	717495
717508	EDA	an accuracy/energy-flexible configurable gabor-filter chip based on stochastic computation with dynamic voltage–frequency–length scaling	2018	-7.923900709760625	13.98627387166086	717535
717535	EDA	synthesis of fault tolerant reversible logic circuits	2009	-7.486966466760625	12.652011979180436	717562
717589	HPC	direct computation for high performance interpolation filter	2016	-8.898177529391006	14.013153023369632	717616
717750	DB	efficient parallel permutation-based range-join algorithms on mesh-connected computers	1995	-10.084649803917387	11.531691088343276	717777
717769	Arch	design of an efficient multiplier-less architecture for multi-dimensional convolution	2005	-8.590597192254169	13.67063465859958	717796
717887	DB	a parallel buffer tree	2012	-9.53605706949622	11.300380824949748	717914
718375	Arch	a shuffle-exchange network with simplified control	1976	-8.999886036165085	12.305904024077885	718402
718421	EDA	fpga implementation of rate-compatible qc-ldpc code decoder	2011	-10.864583754905077	14.883295392002331	718448
718515	Crypto	numerical semigroups and bounds on impossible differential attacks on generalized feistel schemes	2014	-11.046146079593827	12.525841090673172	718542
718615	Theory	an algorithm for the initial state reconstruction of the clock-controlled shift register	1991	-11.026837058292038	12.682485007210305	718642
718661	EDA	fast and memory-efficient routing algorithms for field programmable gate arrays with sparse intracluster routing crossbars	2015	-7.296522854482005	11.51158006888949	718688
719008	Embedded	processors for generalized stack filters	1995	-9.221824226030693	13.104872426931355	719035
719054	Theory	reconfiguration algorithm for fault-tolerant arrays with minimum number of dangerous processors	1991	-7.853582484155776	15.024345486708588	719081
719172	HPC	harnessing parallel disks to solve rubik's cube	2009	-9.939975140618278	12.16964433012582	719199
719713	EDA	on ensuring multilayer wirability by stretching layouts	1998	-8.016675539517738	11.323599784770591	719740
720046	Arch	vlsi architecture for soft-output tuple search sphere decoding	2011	-10.111530812418923	15.007347350187882	720073
720095	Arch	computation-skip error mitigation scheme for power supply voltage scaling in recursive applications	2016	-7.508253914214867	13.946891859402175	720122
720322	Arch	area-efficient parallel decoder architecture for high rate qc-ldpc codes	2006	-10.312159526464075	14.714697391504558	720349
720528	EDA	a new ultra high speed 5-2 compressor with a new structure	2016	-7.481101648408544	13.427200406884609	720555
720532	Theory	on the efficiency of nearest neighbor load balancing for random loads.	1996	-8.377958595720758	15.110488286476672	720559
720559	Theory	bimonotone enumeration	2009	-10.591121778795507	11.38103035377958	720586
720660	Crypto	on the dealer's randomness required in secret sharing schemes	1997	-10.743920459599504	13.45547499608082	720687
720718	Arch	a high-speed low-complexity concatenated bch decoder architecture for 100 gb/s optical communications	2012	-10.111158714499132	14.862885496983912	720745
721333	Visualization	a rearranged dft algorithm requiring n2/6 multiplications	1986	-9.600056204284783	12.870776995390857	721360
721764	EDA	pipelined hogenauer cic filters using field-programmable logic and residue number system	1998	-8.337564107345223	13.592427003512983	721791
721807	Arch	implementation of input data buffering and scheduling methodology for 8 parallel mdc fft	2015	-9.680326010714595	14.866309248065177	721834
722026	EDA	quantum circuit designs of integer division optimizing t-count and t-depth	2017	-8.173716837283626	13.086502569398446	722053
722068	EDA	super-cordic: an approximation based parallel and redundant cordic algorithm	2016	-9.286539397615872	13.383443209278916	722095
722134	EDA	high speed, low power approximate multipliers	2018	-8.419535505696157	13.261818214788567	722161
722196	EDA	a non-redundant and efficient architecture for karatsuba-ofman algorithm	2005	-9.136151498384764	13.182731066254053	722223
722321	Vision	an angle recoding method for cordic algorithm implementation	1993	-9.521580073017722	13.089200723700598	722348
722322	Arch	elementary function implementation with optimized sub range polynomial evaluation	2013	-8.90485573466352	13.212470815697193	722349
722511	Arch	design of an efficient variable-length fft processor	2004	-9.543795067934903	14.686591494279929	722538
723026	EDA	layer assignment for vlsi interconnect delay minimization	1989	-7.539294891780871	11.499372093806436	723053
723161	EDA	design of a compact reversible carry look-ahead adder using dynamic programming	2015	-8.224272687816628	13.301764684922668	723188
723202	EDA	design of a 3-d stacked floating-point adder	2013	-7.844392582894429	13.391016553269253	723229
723724	Vision	accurate ronding scheme for the newton-raphson method using redundant binary representation	1994	-9.310117766736024	12.987897625076773	723751
724509	Arch	nonuniformly quantized min-sum decoder architecture for low-density parity-check codes	2008	-10.524235365934851	14.678383236793804	724536
725930	Embedded	optimization of real-time vlsi architectures for distributed arithmetic-based algorithms: application to hdtv filters	1994	-8.859265215152321	13.503300525731644	725957
726337	Crypto	on the relation generation method of joux for computing discrete logarithms	2013	-10.468327052862627	11.347299327370012	726364
727005	EDA	static-switching pulse domino: a switching-aware design technique for wide fan-in dynamic multiplexers	2012	-7.329311029942565	13.617642830913859	727032
727364	HPC	an optimal parallel algorithm for computing moments on arrays with reconfigurable optical buses	2000	-9.195881671089726	12.847620115640137	727391
727400	Arch	a low-power mmse mimo detector using dynamic voltage wordlength scaling for 4×4 mimo-ofdm systems	2012	-9.894735083543331	14.934179520181342	727427
728069	Arch	a new binary arithmetic for finite-word-length linear controllers: mems applications	2014	-8.943117026002849	13.516076138723076	728096
728177	HPC	code-m: a non-mds erasure code scheme to support fast recovery from up to two-disk failures in storage systems	2010	-11.094936736675972	14.464770196245796	728204
728873	EDA	geometric compaction on channel routing	1992	-7.726287757576588	11.520091492166245	728900
728919	Theory	relation collection for the function field sieve	2013	-10.174605462876093	12.006924616270135	728946
729135	Theory	error characterization, channel modeling and coding for flash memories	2017	-10.22343531250383	14.7936923455961	729162
729368	Visualization	how many logic levels does floating-point addition require?	1998	-8.604831704378363	13.071792132368472	729395
729524	Arch	low-power multiple-valued reconfigurable vlsi using series-gating differential-pair circuits	2007	-7.426976048805808	12.958475790688569	729551
729943	HPC	resource efficient implementation of low power mb-ofdm phy baseband modem with highly parallel architecture	2012	-9.672875976259393	14.761580473519091	729970
729996	Arch	improving reliability for bit parallel finite field multipliers using decimal hamming	2010	-8.318695201562821	13.936704194761978	730023
730355	EDA	design of synchronous section-carry based carry lookahead adders with improved figure of merit	2016	-7.809054530821637	13.660827295248591	730382
730971	EDA	an efficient implementation of numerical integration using logical computation on stochastic bit streams	2012	-8.359281072235351	12.865457319917766	730998
731112	Theory	the flagged prefix adder and its applications in integer arithmetic	2002	-9.219892766720443	13.336521456929518	731139
731522	EDA	effective wire models for x-architecture placement	2008	-7.3823924163829275	11.492627976469336	731549
731635	EDA	derivation of parallel and pipelined orthogonal filter architectures via algorithm transformations	1999	-9.286122870686636	13.543991447527265	731662
731835	Arch	on-line msr-cordic vlsi architecture with applications to cost-efficient rotation-based adaptive filtering systems	2006	-8.988243451089524	13.571199666167686	731862
731931	Theory	a generalized prime factor fft algorithm for any n = 2p 3q 5r	1992	-9.441241050116734	12.816501863564488	731958
732029	Vision	an improved reconfiguration algorithm for vlsi arrays with a-star	2016	-7.302176471595737	11.697799084452456	732056
732129	Arch	a floating point multiplier performing ieee rounding and addition in parallel	1999	-8.56435948869012	13.654567603932474	732156
732455	Arch	a generalized conflict-free address scheme for arbitrary 2k-point memory-based fft processors	2016	-8.597302320328065	13.55350226312398	732482
732695	HPC	a conflict-free memory mapping approach to design parallel hardware interleaver architectures with optimized network and controller	2013	-10.019757541019704	14.981447035698444	732722
733008	EDA	reconfigurable viterbi decoding using a new acs pipelining technique	2003	-10.037827714411376	14.681960111606465	733035
733109	EDA	a high-snr projection-based atom selection omp processor for compressive sensing	2016	-9.093515507405463	13.905758673824305	733136
733754	EDA	design of application-specific instructions and hardware accelerator for reed-solomon codecs	2003	-9.492637419585398	14.424529641941435	733781
733871	Arch	systolic routing hardware: performance evaluation and optimization	1988	-7.269297617278045	11.490183534015634	733898
734295	PL	simplifying quotient determination in high-radix modular multiplication	1995	-9.028809780779099	13.068875980262174	734322
734387	Crypto	efficient dot product over word-size finite fields	2004	-9.966548274597146	12.50047839651052	734414
734429	HPC	a unique-order interpolative code for fast querying and space-efficient indexing in information retrieval systems	2004	-8.8777210787771	11.369329228087436	734456
734481	HPC	hierarchical load balancing for parallel fast legendre transforms	1997	-9.392265655198582	12.848216494363065	734508
734489	Theory	optimal mds codes for cooperative repair	2018	-10.873419321031037	14.959443976768755	734516
734959	HPC	fast parallel algorithms for the maximum sum problem	1995	-10.76866183756096	11.287616746153462	734986
735450	EDA	fastroute: a step to integrate global routing into placement	2006	-7.4535620051873614	11.47543874465524	735477
735559	Crypto	fast elliptic curve cryptography using optimal double-base chains	2011	-10.011389732340382	12.540614623612836	735586
735593	EDA	asynchronous stochastic decoding of ldpc codes: algorithm and simulation model	2014	-10.254050865401986	14.697274724888802	735620
736205	HPC	memory sub-banking scheme for high throughput map-based siso decoders	2005	-10.393099925413368	14.749341810745484	736232
736293	Theory	various views on the trapdoor channel and an upper bound on its capacity	2014	-10.537122051825227	11.419664187480334	736320
736312	HPC	on the communication cost of mds erasure codes in distributed storage systems	2017	-10.888841182383855	14.795686411007754	736339
736751	Visualization	speculative carry generation with prefix adder	2008	-8.707804828508772	11.521468715493047	736778
736895	Theory	an integrated rational arithmetic unit	1981	-9.22405969762594	12.976346720107653	736922
736947	Arch	architectural considerations for rate-flexible trellis processing blocks	2005	-10.651857790937212	14.919896623549425	736974
737467	Theory	canonic composite length real-valued fft	2018	-9.539948953153221	13.181990280235107	737494
737553	Theory	associative parallel algorithms for computing functions defined on paths in trees	2002	-10.621888470437117	11.775146515950302	737580
737604	EDA	research on design of a reconfigurable parallel structure targeted at lfsr	2011	-8.205122702261944	13.97043174769438	737631
737739	Vision	using stochastic computing to implement digital image processing algorithms	2011	-8.27565900540119	13.313163721522718	737766
737909	Mobile	saadi: a scalable accuracy approximate divider for dynamic energy-quality scaling	2019	-8.235723129305105	13.771818809946922	737936
737984	Vision	efficient vlsi architectures for fast computation of the discrete fourier transform and its inverse	2000	-9.387136735891268	14.292926335327575	738011
738517	Arch	k-best mimo detection vlsi architectures achieving up to 424 mbps	2006	-10.221577241936858	15.055102303572301	738544
739177	Theory	multiplier-less vlsi architectures for radix-22 folded pipelined complex fft core	2015	-8.516882336240686	13.799359410319346	739204
739180	EDA	design and analysis of 32-bit cla using energy efficient adiabatic logic for ultra-low-power application	2015	-7.393295703869066	13.69964640731498	739207
739195	Crypto	deterministic computation of pseudorandomness in sequences of cryptographic application	2009	-10.721970499365904	12.747864593079159	739222
739510	EDA	a novel low gate-count pipeline topology with multiplexer-flip-flops for serial link	2012	-7.546566971301786	13.871149564263543	739537
739516	DB	applying tunstall coding in the existing seed format for seismographic data	2007	-8.8609283839407	11.42086429979768	739543
739528	HPC	high-performance scheduling algorithm for partially parallel ldpc decoder	2008	-10.39795244649351	14.6997210594754	739555
739934	HPC	fast parallel multiplication using redundant quarternary number system	1997	-8.964540597540234	13.272503925369296	739961
740412	Theory	design of optimal elliptic curve cryptography by using partial parallel shifting multiplier with parallel complementary	2017	-8.176921977951737	12.955364309138668	740439
740439	Arch	reconfigurable parser architecture design with microprogrammed controller for multiple purposes	2017	-7.424810107361058	13.823695663176052	740466
740442	Crypto	application of a certain class of infinite matrices to the hill cryptographic system	1983	-11.054399086379538	14.261580778445493	740469
740577	Robotics	csd-based cordic algorithm and its vlsi implementation	2016	-9.478391793728884	13.450751300632087	740604
740778	Crypto	algorithms on elliptic curves over fields of characteristic two with non-adjacent forms	2009	-10.236978327820953	12.374958753509901	740805
741399	EDA	a method of implementing bit-serial ldi ladder filters in fpgas using jbits	2002	-8.817251373716998	13.729183344586964	741426
741913	Theory	edit metric decoding: a new hope	2009	-9.490633152845195	11.74781013992949	741940
742450	Crypto	an efficient generation method of elliptic curve for pairing-based cryptosystems	2010	-9.810533195026435	12.951635414632074	742477
742818	ML	reviewing 4-to-2 adders for multi-operand addition	2002	-8.797396837647732	12.221096466001795	742845
742870	OS	realizing unequal error correction for nand flash memory at minimal read latency overhead	2014	-9.07778262099428	14.645350372429919	742897
742898	Arch	an area-efficient symbol deinterleaver architecture for dvb-t	2011	-9.820048483399432	14.591949892186255	742925
743111	NLP	fast insertion and deletion in compressed texts	2012	-9.055182117692599	11.422789570895707	743138
743143	Crypto	the $$\mathbb {q}$$ q -curve construction for endomorphism-accelerated elliptic curves	2015	-10.247862740557094	12.702843938966028	743170
743793	Arch	a family of modular area- and energy-efficient qrd-accelerator architectures	2013	-8.370256566095566	13.93928138173127	743820
743886	EDA	design-for-testability techniques for cordic design	2009	-7.874520289485383	13.254822363028149	743913
744059	EDA	performance assessment and reliability analysis of dependable and distributed computing systems based on bdd and recursive merge	2010	-8.015393980166674	14.907510864984589	744086
744379	Theory	a low complexity probabilistic test for integer multiplication	2010	-10.001593032150764	12.425535648810241	744406
745351	Arch	code rate of constrained code for phase change memories	2014	-10.645019609704232	14.504857809995078	745378
745626	EDA	truncated error correction for flexible approximate multiplication	2012	-8.939476885796957	13.23563121323183	745653
746204	Graphics	coordinate logic order statistics & applications in image processing	2015	-9.19222567080899	13.014541191775624	746231
746403	Vision	quantized message passing for ldpc codes	2015	-10.64492506224032	14.744196259816475	746430
746566	Embedded	fast and compact error correcting scheme for reliable multilevel flash memories	2002	-9.596019582438377	14.244718665835624	746593
746898	Arch	fast bit gather, bit scatter and bit permutation instructions for commodity microprocessors	2008	-8.130836877023283	13.470593612378075	746925
747142	Crypto	constructing elliptic curves with a given number of points over a finite field	2001	-10.269807734207902	12.386631457278463	747169
747245	EDA	novel architecture for qam modulator-demodulator and its generalization to multicarrier modulation	2005	-9.511706656017893	14.3973549383639	747272
747793	Metrics	unequal error protection codes derived from double error correction orthogonal latin square codes	2016	-9.978802432617966	14.433537860155528	747820
748365	Theory	hardwired polynomial evaluation	1988	-9.451451564572617	12.767369927739976	748392
748451	EDA	digimod: a tool to implement fpga-based digital if and baseband modems	2003	-9.497203563827536	15.085299222541357	748478
748883	EDA	accurate synthesis of arithmetic operations with stochastic logic	2016	-7.905179960198683	13.124704813584822	748910
749218	Crypto	differential addition in edwards coordinates revisited and a short note on doubling in twisted edwards form	2016	-10.231246244775717	12.743525464543376	749245
749502	Crypto	an experiment of number field sieve for discrete logarithm problem over gf(p 12)	2013	-10.106231096012404	12.48022042077462	749529
749845	Arch	multiple signal detection digital wideband receiver using hardware accelerators	2013	-9.677733601989024	15.018090966102106	749872
749850	EDA	some new optimal pairings	2010	-10.151346280055106	12.630597001239655	749877
749929	Robotics	solution of path problems using associative parallel processors	1997	-10.279313340527032	11.761502185792912	749956
750079	EDA	an efficient finite field multiplier using redundant representation	2012	-8.502470653466322	13.64720074986763	750106
750415	Visualization	a limited-global-informatin-based multicasting scheme for faulty hypercubes	1995	-9.503775405793325	12.775666612315552	750442
750814	Theory	asymptotic enumeration of correlation-immune boolean functions	2000	-11.07820519658291	12.203553913395641	750841
751134	EDA	drum: a dynamic range unbiased multiplier for approximate applications	2015	-8.229060577975384	13.510868510733301	751161
751248	Theory	improving the statistical quality of random number generators by applying a simple ratio transformation	2019	-10.797814655124569	12.86575187550148	751275
751430	Arch	pipelined execution of windowed image computations	2013	-8.750760921688762	12.572397523544467	751457
751447	EDA	fast and scalable selection algorithms with applications to median filtering	2003	-9.065994339211727	12.404919040956507	751474
751627	EDA	a new improved cost-table-based technique for synthesis of 4-valued unary functions implemented using current-mode cmos circuits	2001	-7.614057633458266	13.103043689701682	751654
751680	Embedded	accumulation of coefficient roundoff error in fast fourier transforms implemented with logarithmic number system	1987	-9.345564348854086	13.335238272486745	751707
751975	Theory	fault tolerance in a multisensor environment	1994	-8.01675950736719	14.937272426079149	752002
752138	Crypto	effective compression maps for torus-based cryptography	2016	-10.3349496324894	12.648848283154301	752165
752299	EDA	global routing with timing constraints	2018	-7.340062860889621	11.531113972568615	752326
752310	Embedded	using well-solvable minimum cost exact covering for vlsi clock energy minimization	2014	-7.2912090982048	12.187510533207226	752337
752459	Robotics	low complexity ofdm receiver using log-fft for coded ofdm system	2002	-9.718188075666678	14.479566385539842	752486
752522	EDA	efficient hardware implementation of a highly-parallel 3gpp lte/lte-advance turbo decoder	2011	-10.144570857768016	14.751293842890579	752549
752585	EDA	redundant algebra and integrated circuit implementation of ternary logic and their applications	1993	-7.502053786376733	13.30713126829246	752612
752744	Theory	a simple reduction of non-uniformity in dynamic load balancing of quantized loads on hypercube multiprocessors and hiding balancing overheads	2003	-10.087639127779122	11.784134227767053	752771
752757	EDA	efficient embedded fpl resource usage for rns-based polyphase dwt filter banks	2005	-9.032303328384916	13.362634888469154	752784
752944	Arch	error-energy analysis of hardware logarithmic approximation methods for low power applications	2015	-8.530064042391697	13.480266994710979	752971
753238	Theory	optimal one-way sorting on a one-dimensional sub-bus array	1995	-9.99016845061422	11.598310986992619	753265
753260	Theory	worst-case optimal adaptive prefix coding	2009	-9.575478993742523	11.801621131428636	753287
753502	EDA	multilayer cellular algorithm for complex number multiplication	1995	-9.243391940775773	12.487583288583508	753529
753876	EDA	a new algorithm for designing square root calculators based on fpga with pipeline technology	2009	-8.688273242278534	13.4385656065563	753903
754293	Theory	recycling random bits in parallel	1995	-10.061817498736486	12.044229608272168	754320
754523	Arch	i/sup 2/cra: contention resolution algorithm for intra- and inter-coefficient common subexpression elimination	2005	-8.996555379271506	12.91642694983341	754550
754976	EDA	low-computation-cycle, power-efficient, and reconfigurable design of recursive dft for portable digital radio mondiale receiver	2010	-9.102987733661637	14.195784946542215	755003
755091	Arch	a scalable and unified multiplier architecture for finite fields gf(p) and gf(2m)	2000	-8.137377784140169	14.153832895485461	755118
755241	EDA	decimal floating-point antilogarithmic converter based on selection by rounding: algorithm and architecture	2012	-7.9846678504748025	13.787511244330787	755268
755474	Logic	eudoxus: a www-based generator of reusable arithmetic cores	2001	-8.39033254926597	13.365954679118275	755501
755601	EDA	minimum-buffered routing of non-critical nets for slew rate and reliability control	2001	-7.291999348610222	12.076236493025089	755628
755639	EDA	an optimized design of reversible sequential digital circuits	2013	-7.412563350208628	12.905695962499864	755666
755864	Crypto	minimality of the hamming weight of the \tau-naf for koblitz curves and improved combination with point halving	2005	-10.119731899673935	12.779195296267119	755891
756177	Vision	real-time vlsi architecture for hyperspectral image classification using the constrained linear discriminant algorithm	2002	-9.064019875901023	13.150538793689073	756204
756391	EDA	unified analytical global placement for large-scale mixed-size circuit designs	2010	-7.2864452449998085	11.586497743164374	756418
756423	EDA	heuristics for iterative detailed standard cell placement	2016	-7.506517079549567	11.411370527811377	756450
756513	Crypto	extended tower number field sieve with application to finite fields of arbitrary composite extension degree	2016	-10.731912296100429	12.400939559525142	756540
756763	Theory	rader–brenner algorithm for computing new mersenne number transform	2011	-9.676234803040881	12.927250639827061	756790
757179	Crypto	on the enumeration of double-base chains with applications to elliptic curve cryptography	2014	-10.136854618141255	12.563533878187142	757206
757191	Theory	optimality of a vlsi decomposition scheme for the debruijn graph	1993	-8.398301512246823	15.014410940605302	757218
757216	AI	design of combiners to prevent divide and conquer attacks	1985	-10.939447513105884	13.026061733580825	757243
757247	EDA	programmable incrementing/decrementing binary accumulator for high-speed calibration loops	2016	-7.861151877298968	13.680299992743686	757274
757291	Embedded	memoryless viterbi decoder	2005	-10.044465338387317	14.552785694186658	757318
757342	EDA	power optimal dual-v/sub dd/ buffered tree considering buffer stations and blockages	2005	-7.315533053424756	11.726434480705716	757369
757454	EDA	virtex implementation of pipelined adaptive lms predictor in electronic support measures receiver	2001	-9.4246338762573	14.466713991796013	757481
757595	EDA	how to speed-up your nlfsr-based stream cipher	2009	-10.473339760898495	13.08708724842641	757622
757826	HPC	some combinatorial aspects of parallel algorithm design for matrix multiplication	1992	-9.357799929406712	12.11643053018397	757853
757980	HPC	new systolic arrays for the longest common subsequence problem	1994	-8.83550454026059	11.979759394802198	758007
758047	Vision	the configurable structure for discrete hilbert transform via systolic array	2013	-9.143951000474836	13.217506086458016	758074
758284	OS	performance of python runtimes on a non-numeric scientific code	2014	-8.993277060731076	12.293381322256273	758311
758342	Theory	fast lattice reduction for f2-linear pseudorandom number generators	2011	-10.894698993024578	12.69152244229234	758369
758427	Theory	on string replacement exponentiation	2001	-10.430051544840325	12.532399020967693	758454
758655	Arch	an asynchronous sova decoder for wireless communication application	2004	-9.964409816949946	14.803670204840126	758682
758695	Crypto	regular ternary algorithm for scalar multiplication on elliptic curves over finite fields of characteristic three	2012	-9.890969732361468	12.876122671853757	758722
758718	EDA	buffer insertion with adaptive blockage avoidance	2003	-7.492102597486878	11.487094591197849	758745
758975	PL	in-and-out conversions	1968	-9.265317560152623	12.390842521182464	759002
759185	EDA	reversible programmable logic array (rpla) using feynman & mux gates for low power industrial applications	2012	-7.432093549187923	12.831022066069858	759212
759295	Vision	double-basis multiplicative inversion over gf(2m)	1998	-9.361332716721366	12.985044278734831	759322
759538	Mobile	dual-mode channel decoding kernel design using fba-based layered ldpc decoding	2018	-10.20944365771643	14.962990101593544	759565
760219	Arch	compatible hardware for division and square root	1981	-8.905206345279737	13.08411053524117	760246
760723	EDA	faster energy efficient column compression multiplication	2011	-8.341765262890375	13.795213026875205	760750
761034	HPC	high-throughput ldpc decoders	2003	-10.037748697043687	14.721879130011466	761061
761112	PL	"""a note on """"realization of first-order two-dimensional all-pass digital filters"""""""	1987	-9.120316027962053	13.064932556996038	761139
761195	Arch	a division algorithm with prediction of quotient digits	1985	-9.597832735708094	12.559710632875428	761222
761227	EDA	a low power and high speed viterbi decoder based on deep pipelined, clock blocking and hazards filtering	2009	-7.490012407732121	13.802802010584982	761254
761556	Vision	a parallel-pipeline architecture of the fast polynomial transform for computing a two-dimensional cyclic convolution	1983	-9.58791470689041	12.337696350406942	761583
761665	ML	efficient 2-d convolution algorithm with the single-data multiple kernel approach	1995	-9.173428797080382	13.126537612584109	761692
762192	Embedded	an efficient memory compression scheme for 8 k fft in a dvb-t receiver and the corresponding error model	2004	-9.797463649989878	13.92657100853717	762219
762442	EDA	a new array multiplier using an optimized carry network and dynamic cmos technology	2016	-7.92577869065611	13.504919731046162	762469
762511	Visualization	efficient parallel turbo-decoding for high-throughput wireless systems	2014	-10.471396590372553	14.938256649505234	762538
762834	EDA	soft digital signal processing	2001	-8.60585326123614	14.364178484629534	762861
763196	EDA	performance characterization of an scma decoder	2016	-10.261555830881518	15.025794522592127	763223
763406	EDA	on global wire ordering for macro-cell routing	1989	-7.491772279992906	11.778336955400267	763433
763431	HPC	bit-level systolic architectures for high performance iir filtering	1989	-8.752470365239246	13.584060444208731	763458
764035	Logic	design and testing of fast and cost effective serial seeding tpgs based on one-dimensional linear hybrid cellular automata	2000	-10.633519786645673	12.745059836380547	764062
764089	Crypto	a new correlation attack on nonlinear combining generators	2011	-11.052340131888121	12.911576575787725	764116
764327	HPC	enumerating joint weight of a binary linear code using parallel architectures: multi-core cpus and gpus	2015	-10.588371008438195	14.514236696134342	764354
764497	Arch	reduced complexity soft-output mimo sphere detectors—part ii: architectural optimizations	2014	-10.165061538980398	14.994053034976892	764524
765023	EDA	a novel speculative pseudo-parallel δσ modulator	2014	-7.767501874695744	13.553613445919973	765050
765039	EDA	efficient decoder design for high-throughput ldpc decoding	2008	-10.50582245611565	14.746271830109453	765066
765235	AI	improved algorithm for the isogeny problem for ordinary elliptic curves	2013	-10.021332281470038	12.574933056330226	765262
765257	HPC	channel capacity and soft-decision decoding of ldpc codes for spin-torque transfer magnetic random access memory (stt-mram)	2013	-9.849212852944149	14.639762179340453	765284
765920	Mobile	sequential coding algorithms: a survey and cost analysis	1984	-9.85932324683017	11.820008660038154	765947
766236	Crypto	supersingular isogeny graphs and endomorphism rings: reductions and solutions	2018	-10.256754515119589	12.690469128694572	766263
766237	NLP	space-filling curve generation: a table-based approach	2005	-8.437710911517705	12.435851732661886	766264
766270	EDA	concurrent error detection in high speed carry-free division using alternative input data	1994	-8.008267431823022	13.358788989218676	766297
766468	EDA	synthesis of approximate coders for on-chip interconnects using reversible logic	2016	-8.49329967927346	13.930270473587642	766495
766574	EDA	a scalable decoder architecture for ieee 802.11n ldpc codes	2007	-9.912735329593897	14.900577460362868	766601
766762	Arch	a rational arithmetic processor	1981	-9.502394575294632	12.833143337888243	766789
767022	Embedded	validated roundings of dot products by sticky accumulation	1997	-8.982540727471799	12.838558837173245	767049
767080	EDA	a highly efficient behavioural model of router for network-on-chip with link aggregation	2013	-7.472543196021461	13.554804791872382	767107
767302	EDA	formal design of multiple-valued arithmetic algorithms over galois fields and its application to cryptographic processor	2012	-8.047820909525166	13.407938474049775	767329
767328	HPC	a fast modular-multiplication algorithm based on a higher radix	1989	-9.018134654643331	13.036136479801273	767355
767641	Theory	discrete logarithms ingf(p)	1986	-10.196823519067946	12.016528928469008	767668
767725	EDA	an indexed-scaling pipelined fft processor for ofdm-based wpan applications	2008	-9.663461500930534	14.753989941416485	767752
768271	HPC	a high parallel macro block level layered ldpc decoding architecture based on dedicated matrix reordering	2011	-10.146332952838565	14.696301678870732	768298
768652	Crypto	on the incomparability of entropy and marginal guesswork in brute-force attacks	2000	-10.823491719258302	13.964169309392982	768679
768845	EDA	partial sums generation architecture for successive cancellation decoding of polar codes	2013	-10.479949206479176	14.624481563495655	768872
768865	EDA	efficient implementation of a planar clock routing with the treatment of obstacles	1998	-7.444424250100343	11.53547410434972	768892
768866	Theory	efficient parallel algorithms for distance maps of 2d binary images using an optical bus	2002	-10.095104138673733	12.309054857397038	768893
769165	Visualization	spreading modulation for multilevel nonvolatile memories	2016	-10.361820364135255	14.655046000646779	769192
769487	Arch	high-throughput layered ldpc decoding architecture	2009	-10.188652049767457	14.643233723098211	769514
770092	HPC	operation reduced low-density parity-check decoding algorithms for low power communication systems	2013	-10.400130636324151	14.742763476478045	770119
770228	EDA	a decimal squarer with efficient partial product generation	2010	-8.616351203660207	13.498895608703805	770255
770250	EDA	a low power fault tolerant reversible decoder using mos transistors	2013	-7.883760520384568	13.292500334865869	770277
770383	EDA	liming-constrained congestion-driven global routing	2004	-7.419142694081758	11.608099951078234	770410
770427	EDA	size optimization of migs with an application to qca and stmg technologies	2018	-7.2342542058038735	12.149739051954553	770454
770778	EDA	error correcting code analysis for cache memory high reliability and performance	2011	-9.10755702872533	14.421225471981842	770805
770865	Crypto	cellular-array modular multiplier for fast rsa public-key cryptosystem based on modified booth's algorithm	2003	-8.673139071884298	13.663652259861596	770892
770960	Theory	running order statistics on a bit-level systolic array	1988	-8.858950858057828	13.252517497658436	770987
770994	Arch	tunable floating-point for energy efficient accelerators	2018	-8.324761958587116	13.643355527997816	771021
771691	Arch	functional-based comparison between two special classes of uni- and bidirectional systolic arrays	2007	-8.868809792104468	12.446640701771214	771718
771802	EDA	single-electron shift-register circuit	2013	-7.264327707145535	13.383711171932644	771829
771948	Theory	a parallel viterbi decoding algorithm	2001	-10.032674980004641	12.703989525133656	771975
772271	Crypto	a recursive construction of nonbinary de bruijn sequences	2011	-11.097061056730382	11.909149433190649	772298
772460	Arch	on the implementation of shifters, multipliers, and dividers in vlsi floating point units	1987	-8.162947950100724	13.427762750877475	772487
772482	ML	string matching with stopper encoding and code splitting	2002	-9.1090405659037	11.424738321809931	772509
773050	Crypto	fast correlation attacks on certain stream ciphers	1989	-11.09551523514137	13.383855596942029	773077
773223	EDA	bit-serial architecture for rank order and stack filters	2003	-8.995011719951952	12.960093760522135	773250
773318	EDA	optimized reversible binary-coded decimal adders	2008	-7.809536277260237	13.37466134576144	773345
773433	EDA	forbidden transition free crosstalk avoidance codec design	2008	-9.751982855701307	14.11694968218349	773460
773575	Robotics	an arithmetic controller design for numerical control	2013	-8.164805409653376	13.561443380662501	773602
773585	EDA	optical rns adder and multiplier	2015	-7.722484416342581	13.070115278184314	773612
773614	EDA	comparing subtraction-free and traditional ami	2006	-8.474037055631946	13.255078097469072	773641
773662	Crypto	efficient hardware implementations of binary-to-bcd conversion schemes for decimal multiplication	2015	-8.390504635058893	13.647390947064427	773689
773670	Theory	probabilistic complexity analysis for a class of approximate dft algorithms	1996	-8.644058531391968	12.567898329590598	773697
773980	Arch	a flexible architecture for block turbo decoders using bch or reed-solomon components codes	2006	-10.62279515765418	14.77825114533948	774007
774174	Arch	a novel low-power and in-place split-radix fft processor	2014	-8.798156462174221	14.00730131579601	774201
774550	EDA	a digit-serial architecture for inversion and multiplication in gf(2m)	2008	-7.528362427993931	14.817918313191845	774577
774580	EDA	a triple-mode ldpc decoder design for ieee 802.11n system	2009	-9.928109397359384	14.676306953574587	774607
775000	Theory	on searching for solutions of the diophantine equation x3 + y3 + z3 = n	1997	-10.342947407915434	12.48262417538686	775027
775062	EDA	a reconfigurable wiring algorithm for three-layer maze routing	1989	-7.4444664103652824	11.379818241687872	775089
775155	EDA	an algorithm for integrated pin assignment and buffer planning	2005	-7.337766930440378	11.490450590777195	775182
775307	Theory	an lll algorithm with quadratic complexity	2009	-10.494069360422962	11.821410776740114	775334
775769	Visualization	improved three-way split formulas for binary polynomial and toeplitz matrix vector products	2013	-10.22412995246167	12.639664839295936	775796
776052	Vision	"""comment on """"serial binary-to-decimal and decimal-to-binary conversion"""""""	1971	-8.172119478919486	12.766298712663053	776079
776133	Metrics	the strong diagnosability of regular networks and product networks under the pmc model	2009	-8.178375510603178	15.11923888367834	776160
776254	Theory	optimal mappings of m dimensional fft communication to k dimensional mesh for arbitrary m and k	1993	-10.54469574376746	11.757407459977289	776281
776280	Theory	mappings for conflict-free access of paths in elementary data structures	2000	-9.719427341338378	11.637313202133427	776307
776380	DB	conditional diagnosability of hypermeshes under the comparison model	2011	-7.912088918404226	14.937839737618694	776407
776449	Theory	steiner tree construction based on congestion for the global routing problem	2003	-7.514524892636692	11.388285523413757	776476
776707	EDA	implementation of split-radix fft pruning for the reduction of computational complexity in ofdm based cognitive radio system	2013	-9.674885927439849	14.042153635938005	776734
776950	Theory	efficient multiplication using type 2 optimal normal bases	2007	-10.166787132155367	12.693878892247753	776977
776967	EDA	low power semi-static tspc d-ffs using split-output latch	2011	-7.2370099854851295	13.74887042033564	776994
776988	EDA	pofgen: a design automation system for vlsi digital filters with invariant transfer function	1993	-8.619768987293707	13.373629268481519	777015
777324	Arch	coding for racetrack memories	2017	-10.77800058018616	14.208719255007994	777351
777407	EDA	uafea: unified analytical framework for ia/aa-based error analysis of fixed-point polynomial specifications	2016	-8.600486873844963	12.780761494012857	777434
777699	EDA	secure lempel-ziv-welch (lzw) algorithm with random dictionary insertion and permutation	2008	-8.470018422563347	12.40973431901091	777726
777811	Mobile	study on high throughput turbo decoder	2011	-10.534230102921716	14.860892284091651	777838
778161	EDA	novel design algorithm for low complexity programmable fir filters based on extended double base number system	2015	-8.918205089287666	13.599308239904847	778188
778284	ML	high capacity pattern recognition associative processors	1992	-9.276954460469213	12.602151568048901	778311
778557	Crypto	new results on the number theoretic hilbert transform	2013	-10.698591540097858	12.729072595928287	778584
778835	EDA	a new 2-d 8/spl times/8 dct/idt core design using group distributed arithmetic	2003	-8.727367661588465	13.621654622814505	778862
779184	EDA	design of low complexity high-speed pulse-shaping iir filters for mobile communication receivers	2005	-9.432899418416405	14.183174241037374	779211
779472	EDA	a new transform algorithm for viterbi decoding	1990	-10.377802149542012	14.644697173364525	779499
779660	EDA	a low power cordic-based hardware implementation of izhikevich neuron model	2018	-9.083274297978113	13.934495150037426	779687
779938	Logic	schur number five	2018	-10.062876121418325	11.976223872505564	779965
780197	Theory	a single board floating point signal processor	1983	-8.734146876966447	13.643079788739307	780224
780288	PL	gaussian elimination on a hypercube automaton	1987	-10.212618907960463	11.556407925802695	780315
780540	EDA	buffer insertion with adaptive blockage avoidance	2002	-7.4690421128425095	11.490112806513775	780567
780633	EDA	reversible logic synthesis of networks of positive/negative control gates	2009	-7.335084729071332	12.833014169951284	780660
780724	Arch	improved memory architecture for multicarrier faster-than-nyquist iterative decoder	2011	-10.038640059145884	14.791277404447925	780751
780727	HPC	theory on switch preservation under 2-stage interconnection	2005	-8.006399424169162	14.923006876118741	780754
781429	Theory	fast deterministic construction of static dictionaries	1999	-9.392563829958082	12.08244876992733	781456
781557	HCI	low-power digital filtering using approximate processing with variable canonic signed digit coefficients	2000	-8.939997524220225	13.648701735218378	781584
781658	Theory	ant colony optimal algorithm: fast ants on the optical pipelined r-mesh	2006	-9.950973559511176	11.65237803493346	781685
782014	Arch	word length optimization of 2-d wave digital filters with weighted quantization error variances	2018	-9.119280356112457	13.11327105584098	782041
782191	ML	partition reduction for lossy data compression problem	2012	-9.779591364825214	11.409201241043807	782218
782251	EDA	dynamic current-mode multi-valued mos memory with error correction	1992	-7.401627307664598	13.358189801424595	782278
782296	EDA	design, simulation and testing of a high speed low power 15-4 compressor for high speed multiplication applications	2008	-8.164158098678232	13.665532893418709	782323
782631	Arch	ultra-low-power analog associative memory core using flash-eeprom-based programmable capacitors	1995	-8.045772193919793	13.34867756752865	782658
782776	Theory	compression of sparse matrices by blocked rice coding	2001	-9.363048180212683	11.769302149934044	782803
783487	Crypto	aes-like ciphers: are special s-boxes better then random ones? (virtual isomorphisms again)	2013	-10.942712963378506	12.752583224836517	783514
783527	PL	optimal parallel prefix on the postal model	2003	-9.791267824421414	12.137851447350789	783554
783554	Arch	hardware implementation of partitioned-parallel algorithms in linear prediction	1991	-9.422092374217804	12.884748223290398	783581
784099	EDA	error correcting arithmetic coding for jpeg 2000: memory and performance analysis	2006	-11.059210457921466	14.40150273623567	784126
784115	Arch	a novel architecture for conversion of binary to single digit double base numbers	2010	-8.590169582768361	13.51372985004236	784142
784673	Theory	the black-box niederreiter algorithm and its implementation over the binary field	2003	-9.239981537239805	13.026291998468867	784700
784906	Arch	multiple-bit parity-based concurrent fault detection architecture for parallel crc computation	2016	-7.977197040741188	13.595065084884244	784933
785431	Embedded	extreme area-time tradeoffs in vlsi	1990	-8.487791901040941	11.376368196394582	785458
785591	Crypto	key length estimation of pairing-based cryptosystems using ηt pairing over gf(3n)	2012	-10.107094427339302	12.807851190322342	785618
785720	EDA	on the development of an integrated circuit for parallel processing of digital filter flow-diagrams	1980	-8.506937517725612	13.295641417343745	785747
786896	Crypto	algorithms for multi-exponentiation	2001	-9.99035226985271	12.663430637968869	786923
787003	EDA	datapath routing based on a decongestion metric	2000	-7.312438566672161	11.538236294811675	787030
787302	Arch	evaluating elementary functions with chebyshev polynomials on pipeline nets	1987	-9.208659623621722	12.881249806010675	787329
787350	Theory	o(log log n) time algorithms for hamiltonian suffix and min-max-pair heap operations on the hypercube	1998	-10.245013919201686	11.680485098257561	787377
787511	Theory	an optimal parallel algorithm for computing a near-optimal order of matrix multiplications	1992	-11.075554393198447	11.328471224008894	787538
787656	Arch	reconfigurable universal sad-multiplier array	2005	-8.45419873987901	13.72179741377943	787683
787921	Embedded	a feasibility analysis of binary fixed-slash and floating-slash number systems	1978	-9.09638326207023	12.439178950803125	787948
788171	HPC	fast parallel radix sort using a reconfigurable mesh	1997	-9.487441267483039	12.139938376119204	788198
788282	ML	efficient time redundancy for error correcting inner-product units and convolvers	1995	-9.48600423949796	14.072594549188722	788309
788291	EDA	a design strategy of error-prediction low-density parity-check (ep-ldpc) error-correcting code (ecc) and error-recovery schemes for scaled nand flash memories	2015	-10.014139194397695	14.362146627644194	788318
788494	Theory	polynomials: a new tool for length reduction in binary discrete convolutions	2014	-10.41669489817574	11.973687574128494	788521
788564	SE	a user-friendly computation system on the web with octuple-precision	2012	-9.03442005743496	12.267427041842675	788591
788615	Arch	power-aware space-time-trellis-coded mimo detector with snr estimation and state-purging	2017	-10.185544572839536	15.066583079544316	788642
788690	Arch	parallel constant-time connectivity algorithms on a reconfigurable network of processors	1995	-9.69473937046428	12.167632640483804	788717
789851	Theory	printing floating-point numbers quickly and accurately with integers	2010	-9.357570352299767	12.667735049638631	789878
790060	Arch	reducing latency overhead caused by using ldpc codes in nand flash memory	2012	-9.100321573733082	14.614264263778965	790087
790130	Arch	low latency digit-recurrence reciprocal and square-root reciprocal algorithm and architecture	2005	-9.031260512621524	13.174977015318484	790157
790222	Visualization	pipelined fft for wireless communications supporting 128–2048 / 1536 -point transforms	2013	-9.846454370734802	14.715007637683675	790249
791351	Web+IR	vsencoding: efficient coding and fast decoding of integer lists via dynamic programming	2010	-8.928857002750163	11.351554591322518	791378
791352	HCI	a comparative study of energy/power consumption in parallel decimal multipliers	2014	-8.216093389120356	13.650548037070733	791379
791480	Theory	modifying boolean functions to ensure maximum algebraic immunity	2012	-11.085240190704463	12.630956982851119	791507
791583	EDA	novel design of a fast reversible wallace sign multiplier circuit in nanotechnology	2011	-7.415381209306287	12.8169181717066	791610
791732	Logic	some remarks on steady-state availability for series systems with exponentially distributed life and repair times	1987	-8.465404018261115	12.333968248731232	791759
791831	Visualization	unified parallel lattice structures for time-recursive discrete cosine/sine/hartley transforms	1993	-9.327386343703461	13.434331536735355	791858
791916	Arch	a fused floating-point three-term adder	2014	-8.534676135141169	13.631629659976733	791943
792045	Logic	on a non-periodic shrinking generator	2011	-11.094349904030313	12.668981510809937	792072
792429	Theory	sorting n2 numbers on n x n meshes	1993	-8.893553109374498	11.92278827141293	792456
792450	Arch	area-efficient reed-solomon decoder design for optical communications	2009	-9.901698409116609	14.671869505521196	792477
792762	HPC	cost models for large file memory drams with ecc and bad block marking	1999	-10.159974632427064	14.07412463252907	792789
792772	Theory	improving quantum algorithms for quantum chemistry	2015	-9.490773205516636	12.669872961537221	792799
792847	Arch	design of generalized pipeline cellular array in quantum-dot cellular automata	2018	-7.38329473569009	13.135876330038492	792874
792991	HPC	design of a high performance fft processor based on fpga	2005	-8.541927248936371	13.790969984663466	793018
793183	EDA	a search-based bump-and-refit approach to incremental routing for eco applications in fpgas	2001	-7.303590417287184	11.47950905247256	793210
793529	EDA	two-dimensional processor array with a reconfigurable bus system is at least as powerful as crcw model	1990	-9.26002270463098	12.218114349371406	793556
793664	Arch	effects of varying message precision in digit-online ldpc decoders	2012	-10.418367473621233	14.81178182056759	793691
793665	Logic	beam search and partial traceback in the frame-synchronous two-level algorithm (tlbs)	1993	-8.98534389949486	11.362770758811363	793692
793774	EDA	a parallel pruned bit-reversal interleaver	2009	-10.316753675331901	14.820353178736895	793801
793860	EDA	a high-efficient floating point coprocessor for sparc leon2 embedded processor	2015	-7.852629520986843	14.33547659648743	793887
793953	EDA	efficient fpga-based realization of complex squarer and complex conjugate using embedded multipliers	2006	-8.384783068753459	13.899412910328294	793980
794046	Arch	high-frequency sequential decimal multipliers	2012	-8.657297064105679	13.409940859186063	794073
794092	Theory	parallel algorithms for dandelion-like codes	2009	-9.9647117533218	11.500045376747794	794119
794287	Arch	resource placement in torus-based networks	1996	-8.118740010850031	15.006234269772715	794314
794530	Crypto	a random number generator for small word-length computers	1973	-10.76936503275986	12.896800955871207	794557
794833	Visualization	a novel implementation method for addition and subtraction in residue number systems	1974	-9.680573607605332	12.712548472952356	794860
794859	EDA	high-precision ldpc codes decoding at the lowest complexity	2006	-10.218205222742332	14.68696358267962	794886
794908	EDA	approximate reverse carry propagate adder for energy-efficient dsp applications	2018	-7.630566656004496	13.652231067642873	794935
794949	HPC	a high-frequency decimal multiplier	2004	-8.433715884893276	13.611052492572815	794976
795148	EDA	quaternary high performance arithmetic logic unit design	2011	-8.718456313382564	13.6247766119985	795175
795222	EDA	design of addition and multiplication units for high performance interval arithmetic processor	2007	-8.715617622778117	13.550296117051337	795249
795687	EDA	a new and efficient congestion evaluation model in floorplanning: wire density control with twin binary trees	2003	-7.5949603666163465	11.446403592034411	795714
795709	Theory	some vlsi decompositions of the de bruijn graph	1992	-8.638499242068562	15.094494827671951	795736
795836	Theory	efficient and explicit coding for interactive communication	2011	-10.05812720155377	11.765879144665632	795863
795899	EDA	low-complexity and reconfigurable discrete hilbert transform architecture design methodology	2018	-8.779281636252433	13.869820680977073	795926
795909	Crypto	integrated encryption in dynamic arithmetic compression	2017	-8.548954772683029	12.322740733375618	795936
795915	EDA	hybrid super/subthreshold design of a low power scalable-throughput fft architecture	2009	-7.341150779979249	13.978157074267713	795942
796277	Arch	energy-efficient inexact speculative adder with high performance and accuracy control	2015	-7.601165747576866	13.241597370871427	796304
796534	Arch	the accelerated integer gcd algorithm	1995	-9.342920627533092	12.884520056788284	796561
796595	Arch	improving multiple precision integer multiplication on gpus	2017	-8.988691662281381	13.038294256157679	796622
796681	Arch	a novel vlsi iterative divider architecture for fast quotient generation	2008	-8.629812315357036	13.637693584158326	796708
797016	ML	efficient berlekamp-massey algorithm and architecture for reed-solomon decoder	2017	-9.666709859633311	14.411252631234234	797043
797469	Vision	recursive double-size modular multiplications from euclidean and montgomery multipliers	2010	-10.075060363376538	12.499002530323233	797496
797675	Arch	on-line arithmetic for detection in digital communication receivers	2001	-9.952928522455954	14.548529662408335	797702
798352	EDA	a systolic array architecture for the discrete sine transform	2002	-9.162108178025814	13.178236934006907	798379
798782	PL	a lazy approach to adaptive exact real arithmetic using floating-point operations	2015	-9.098564791979241	12.456048331426075	798809
798954	Vision	the red-blue algorithm for dynamic programming on linear arrays	1994	-9.055128789586405	11.853736773477245	798981
799044	HPC	efficient realizations of analysis and synthesis filters based on the 2-d discrete wavelet transform	1996	-8.75590363802585	12.810507786781988	799071
799479	EDA	incorporating yield enhancement into the floorplanning process	2000	-7.284997413430277	11.513066444038394	799506
799571	EDA	synthesis of minimum-area folded architectures for rectangular multidimensional multirate dsp systems	2003	-9.151533854608742	13.465893853867044	799598
799766	EDA	a reconfigurable fir filter architecture to trade off filter performance for dynamic power consumption	2011	-8.821293011760337	13.996610909238385	799793
799774	Robotics	new table look-up methods for faster frobenius map based scalar multiplication over gf(pn)	2004	-9.916190299783981	12.722788090047276	799801
799990	Embedded	vlsi algorithms for solving recurrence equations and applications	1987	-9.668402784930024	11.488664460645811	800017
800874	EDA	minimum separation layout for cmos circuits realizing tree-shape monotone decreasing logic circuits	1986	-7.448126394155978	11.415932969162133	800901
801502	Visualization	lctd: a lossless compression tool of fastq file based on transformation of original file distribution	2016	-8.713110478151425	11.374745571887452	801529
802027	EDA	achievable bounds on signal transition activity	1997	-10.493066876425502	14.084731789919374	802054
802057	Arch	conflict-free vector access using a dynamic storage scheme	1991	-8.873045115558547	12.110970267825186	802084
802391	EDA	hierarchical 3-d floorplanning algorithm for wirelength optimization	2006	-7.326996584873799	11.482224264669476	802418
802488	EDA	a radix-16 srt division unit with speculation of the quotient digits	1999	-8.843999357583524	13.023757323092502	802515
802613	HCI	improving text compression ratios with the burrows-wheeler transform	1999	-8.859922584174514	11.416427097384295	802640
802697	EDA	high performance reliable variable latency carry select addition	2012	-7.718799211171337	13.72514864937046	802724
803040	Visualization	cyclic vector multiplication algorithm and existence probability of gauss period normal basis	2011	-10.566047891912095	12.33750262777714	803067
803095	EDA	parameterized logic power consumption models for fpga based systems	2005	-7.400606484708892	12.960757346463245	803122
803132	Visualization	economic pseudodivision processes for obtaining square root, logarithm, and arctan	1971	-9.010014149218065	12.526421384635182	803159
803428	Embedded	decimation-in-frequency split-radix algorithm for computing new mersenne number transform	2010	-9.695121587111515	12.986780237806055	803455
803503	Comp.	digital processing structures for vlsi implementation	1984	-8.903507239136339	13.153977244448578	803530
803793	Theory	using clerk in parallel processing	1982	-9.866301650448149	11.478545557527454	803820
803910	EDA	bit parallel - iterative circuit for robotic application	2012	-7.881762359011518	13.452358855315154	803937
804054	OS	on minimum distance of locally repairable codes	2017	-11.035814663550468	14.685938953467936	804081
804244	Arch	multipage read for nand flash	2017	-7.521104207820269	14.211373994653265	804271
804341	EDA	an optimum channel routing algorithm in the restricted wire overlap model	1990	-8.137890106284619	11.340529649405893	804368
804455	Vision	on the optimal pre-computation of window τnaf for koblitz curves	2014	-9.912797832460454	12.709702856218266	804482
804878	EDA	integrated algorithm for 3-d ic through-silicon via assignment	2014	-7.388285021734393	11.597097461730796	804905
805638	Graphics	automatic synthesis of compression techniques for heterogeneous	1995	-8.637746024006201	11.423269866737623	805665
805772	EDA	a fast spatial variation modeling algorithm for efficient test cost reduction of analog/rf circuits	2015	-7.231209922979495	11.347693473563252	805799
806091	Arch	a low-power bit-serial multiplier for finite fields gf(2m)	2001	-8.398298266248743	13.828195161522595	806118
806144	Theory	crumbling walls: a class of practical and efficient quorum systems (extended abstract)	1995	-8.5995873207498	15.076830983999963	806171
806253	Arch	a new technique for text data compression	2012	-9.346591172713774	11.676296334559392	806280
806852	Theory	complementary two-way algorithms for negative radix conversions	1971	-9.339540316594857	12.709693991692367	806879
806911	EDA	design of a fully-pipelined systolic array for flexible transposition-free vlsi of 2-d dft	2005	-8.939876073574135	13.283355626998985	806938
807209	PL	sparse polynomial division using a heap	2011	-9.573012881156327	12.52883002297739	807236
807459	EDA	a fast, robust network flow-based standard-cell legalization method for minimizing maximum movement	2017	-7.330053613916807	11.646630871903794	807486
807468	EDA	implementation of 4-bit carry select adder using diode free adiabatic logic (dfal)	2015	-7.365786130083972	13.615484045272904	807495
807544	Crypto	improved rijndael-like s-box and its transform domain analysis	2006	-10.993905280789097	12.895118972544012	807571
807675	EDA	an analog 2-d dct processor	2006	-8.857800972032082	13.725221745666314	807702
807747	EDA	hardware implementation of 3d pipelined laplace filter based on rotation structures	2017	-9.222684283600444	13.153897902956688	807774
808088	EDA	study on optimization technology in computing ordinal number	2010	-9.738586696162828	12.082732108274419	808115
808518	EDA	cost efficient design of reversible adder circuits for low power applications	2015	-7.579816881113581	13.16097118107496	808545
808678	Theory	self-checking circuits and decoding algorithms for binary hamming and bch codes and reed-solomon codes over gf(2 m )	2008	-10.328827740275006	13.66555141916831	808705
808782	Arch	reduced latch count shift registers	1997	-7.575662805106658	12.789745239060375	808809
808952	EDA	new bit parallel multiplier with low space complexity for all irreducible trinomials over $gf(2^{n})$	2012	-9.11271292284304	13.325713111984152	808979
808990	EDA	efficient vlsi implementation of a sequential finite field multiplier using reordered normal basis in domino logic	2018	-7.6869124747888025	13.946462149823528	809017
809097	Logic	convolutional error decoding with fpgas	1996	-10.53687416676986	14.669810946879377	809124
809430	Embedded	efficient construction of pipelined multibit-trie router-tables	2007	-7.452776291715495	11.415125812231107	809457
809631	Embedded	cluster error correction for real-time channels by unbound rotation of two-dimensional parity-check codes	2015	-9.80863186434842	14.346880554887955	809658
809966	EDA	an algorithmic error-resilient scheme for robust ldpc decoding	2015	-8.731827556490073	14.406080059593569	809993
810506	Crypto	efficient bit serial multiplication in gf(2m) for a class of finite fields	2003	-7.446156565107289	14.897713595601935	810533
810600	EDA	laying the power and ground wires on a vlsi chip	1983	-7.462454930322803	11.609704216653027	810627
810706	Arch	parallel fft with cordic for ultra wide band	2004	-9.516918480583314	14.601934726096367	810733
810940	Graphics	algorithm: creating a function table without using execute	2001	-9.247873438380822	11.91896565247492	810967
811068	Logic	a radiation hardening algorithm on 2nd order cdr	2016	-7.335041666798665	13.768916418728256	811095
811205	Robotics	high throughput cordic-based systolic array design for the discrete cosine transform	1994	-9.213993654375749	13.312375338760123	811232
811441	Theory	efficient parallel multiplier in shifted polynomial basis	2007	-9.661278125854656	12.977581418488963	811468
811666	Visualization	residue number system truth-table look-up processing&#8212;moduli selection and logical minimization	1984	-8.873206976328152	13.122436251699282	811693
811987	Theory	sorting on a mesh-connected parallel computer	1977	-9.775962951233193	11.737329537356851	812014
812036	HPC	efficient rom size reduction for distributed arithmetic	2000	-8.712483150460455	13.493636340487107	812063
812071	EDA	state metric compression techniques for turbo decoder architectures	2011	-10.863932314214454	14.725827874183034	812098
812153	Arch	a high-throughput fpga architecture for joint source and channel decoding	2017	-10.087139096860321	14.996582929234881	812180
812277	Theory	residue arithmetic multiplier based on the radix-4 signed-digit multiple-valued arithmetic circuits	1999	-8.952600643636814	13.219984235488534	812304
812333	Crypto	gf(2n) subquadratic polynomial basis multipliers for some irreducible trinomials	2011	-9.707605246588514	12.631374533748946	812360
812394	Embedded	a proposal for error-tolerating codes	1993	-10.913719185501716	14.420594243757089	812421
812548	EDA	an effective algorithm for buffer insertion in general circuits based on network flow	2007	-7.280130099307335	11.491473812395876	812575
812692	EDA	gasim: a fast galois field based simulator for functional model	2005	-8.751617213964959	13.084623199810267	812719
812817	Visualization	vectored implementation of hierarchical  $2^{2n}$ qam	2015	-10.006785824230592	14.915454262850213	812844
812831	EDA	multifunction rns modulo (2n±1) multipliers based on modified booth encoding	2012	-8.786947317499086	13.465427866176398	812858
813000	EDA	high speed algorithm and vlsi architecture design for decoding bch product codes	2002	-10.062882188177769	14.667249899267453	813027
813028	EDA	self-checking carry-selectadder with sum-bit duplication	2004	-7.703008828718264	13.124150298620947	813055
813043	Crypto	on boolean ideals and varieties with application to algebraic attacks	2012	-10.842412535216301	12.423491008213775	813070
813119	EDA	trading accuracy for power with an underdesigned multiplier architecture	2011	-8.634363439102085	14.031292328127224	813146
813195	EDA	near-optimal n-layer channel routing	1986	-8.037933360398526	11.462975647941365	813222
813371	EDA	radix-8 full adder in qca with single clock-zone carry propagation delay	2017	-8.414203790773396	13.544811415182755	813398
813798	Arch	ternary logic by 3rd subharmonics and its application to multiway switches	2009	-10.094588514296019	12.990827434845604	813825
813926	EDA	rapid digital architecture design of orthogonal matching pursuit	2016	-8.698368126988251	13.713640197776751	813953
813952	Theory	a regular layout structured multiplier based on weighted carry-save adders	1999	-8.490404577489556	13.52483083094662	813979
814026	Embedded	error correction in redundant residue number systems	1973	-9.636002371163107	13.469001635214648	814053
814248	HPC	pin reduction through variable duplications and substitutions in a data dependence graph	1989	-8.571393412053514	12.796284896886004	814275
814278	EDA	a high speed modulo (2n - 2p + 1) multiplier design	2015	-8.590091422755316	13.285276839100813	814305
814702	HPC	a modified burrows-wheeler transformation for case-insensitive search with application to suffix array compression	1999	-8.99194585441864	11.350613304958415	814729
814707	Vision	a high-speed pipelined degree-computationless modified euclidean algorithm architecture for reed-solomon decoders	2008	-9.654202529605897	14.5028947336334	814734
814747	EDA	placement and routing for a field programmable multi-chip module	1994	-7.286720880654535	11.546602309280267	814774
814799	Arch	faster elliptic curve arithmetic for double-base chain by reordering sequences of field operations	2012	-9.28710511687709	13.182802913571525	814826
814807	EDA	synthesis of saturation arithmetic architectures	2003	-8.534779083935879	13.132490368142374	814834
814864	EDA	ternary schmitt circuit based on neuron-mos transistor	2013	-7.65280930741945	13.280393381873575	814891
814948	Arch	fast decoding ecc for future memories	2016	-10.113032846835212	14.410492562243096	814975
815187	Arch	piperoute: a pipelining-aware router for fpgas	2003	-7.258591935280602	11.720226448271447	815214
815569	Crypto	mapreduce parallel cuckoo hashing and oblivious ram simulations	2010	-9.552909958194377	11.285688637684908	815596
816048	DB	large-capacity high-throughput low-cost pipelined cam using pipelined ctam	2006	-8.818111520849705	11.940722056867731	816075
816123	Arch	a novel and very fast 4-2 compressor for high speed arithmetic operations	2012	-7.885828765647457	13.636187418871096	816150
816433	EDA	a faster approximation scheme for timing driven minimum cost layer assignment	2009	-7.523380863559278	11.595918530334457	816460
816761	HPC	cost and performance evaluation of a noise filter for partitioning in co-design methodologies	2010	-8.74196823677044	14.04716816547636	816788
816859	Theory	"""""""partially rounded"""" small-order approximations for accurate, hardware-oriented, table-based methods"""	2003	-9.594048757600063	12.767042956784762	816886
817209	Theory	multi-dimensional systolic networks for discrete fourier transform	1984	-9.094809355961413	12.609912445294814	817236
817501	EDA	low-density parity-check code constructions for hardware implementation	2004	-10.023959386262284	14.683128482885492	817528
817575	EDA	low-energy asynchronous interleaver for clockless fully parallel ldpc decoding	2011	-10.00923369601441	14.799385046046211	817602
817576	EDA	new reconfigurable architectures for implementing fir filters with low complexity	2010	-9.324904242062336	14.405917732213744	817603
817777	Theory	ternary arithmetic polynomial expansions based on new transforms	2003	-9.688064380494172	12.301334467188006	817804
817814	EDA	mixed signal simd cellular processor array vision chip operating at 30,000 fps	2012	-8.274246994881674	13.472654497862251	817841
817871	Robotics	flow-based cell moving algorithm for desired cell distribution	2003	-7.3237736638476285	11.598389669107881	817898
818219	Arch	multimode flex-interleaver core for baseband processor platform	2010	-9.944407830901056	15.039881781020625	818246
818499	EDA	fpga implementation of a hybrid decoder for stt-mram	2018	-8.285510402115529	14.403939308234367	818526
818648	EDA	stochastic functions using sequential logic	2013	-8.060993629278586	12.548936582764444	818675
818664	Theory	eliminating the normalization problem in digit on-line arithmetic	1987	-9.467426550864936	12.637428196282434	818691
819717	Arch	cmos implementation of a new high speed 5-2 compressor for parallel accumulations	2013	-7.784243932610593	13.602542980229261	819744
819757	EDA	area-efficient lut-like programmable logic using atom switch and its mapping algorithm	2015	-7.386872158496296	13.412085398640356	819784
819801	EDA	wire density driven top-down global placement for cmp variation control	2008	-7.350440230232648	11.68018495726332	819828
820020	Theory	pipelined parallel prefix computations, and sorting on a pipelined hypercube	1993	-9.946293524524156	11.731614380527287	820047
820496	Arch	hardware/software approach to designing low-power rns-enhanced arithmetic units	2017	-8.546247292731652	13.848842939235006	820523
820653	EDA	design and analysis of a spurious switching suppression technique equipped low power multiplier with hybrid encoding scheme	2005	-8.392296837954389	13.822543342056155	820680
821223	EDA	self-characterization of combinatorial circuit delays in fpgas	2007	-7.680478600858879	12.92350105938799	821250
821226	NLP	multiplier with parallel csa using crt's specific moduli (2k-1, 2k , 2k+1)	2004	-9.54702580612818	12.560213324734411	821253
821281	Vision	a scale factor correction scheme for the cordic algorithm	2008	-9.286735539660654	13.178816331550887	821308
821329	Vision	a high performance carry-save to signed-digit recoder for fused addition-multiplication	2000	-8.769241965975398	13.156106073960677	821356
821340	Vision	architectures for exponentiation in gf(2m)	1988	-8.696907686979559	13.575769330361275	821367
821775	EDA	optimal path routing in single- and multiple-clock domain systems	2003	-7.274741755374546	11.501966089780453	821802
821798	Crypto	solving a 6120-bit dlp on a desktop computer	2013	-9.636463571819528	12.386660890009049	821825
821914	EDA	a fast longer path algorithm for routing grid with obstacles using biconnectivity based length upper bound	2009	-7.780374778707054	11.443965765000346	821941
822000	EDA	a hardware-oriented design for weighted median filters	1995	-8.869440291383114	13.282258542347579	822027
822355	Visualization	an efficient twin-precision multiplier	2004	-8.488701877017709	13.574969508167147	822382
822412	EDA	design of an energy-efficient ternary current-mode intra-chip communication link for an asynchronous network-on-chip	2014	-7.306564868474259	13.895024226656327	822439
822473	ML	remark on certification of matrix inversion procedures	1963	-8.759657027764549	12.068396311944266	822500
822669	Arch	design and implementation of high-performance high-valency ling adders	2012	-8.734912177279558	13.541916707003693	822696
822809	EDA	decimal multiplier on fpga using embedded binary multipliers	2008	-8.53210221918622	13.470116684672858	822836
822906	Robotics	joint stochastic decoding of ldpc codes and partial-response channels	2012	-10.621771709573828	14.672907542190163	822933
823107	EDA	a universal architecture for designing efficient modulo 2n+1 multipliers	2005	-8.601131243547371	13.63238428505831	823134
823496	EDA	an area efficient ldpc decoder using a reduced complexity min-sum algorithm	2012	-10.57100508247535	14.762736201429044	823523
824537	EDA	on a parallel lehmer-euclid gcd algorithm	2001	-9.985648436950198	11.827266129198518	824564
824707	ML	a new hardware structure for implementation of soft morphological filters	1997	-8.85193543857993	13.005749117168705	824734
824794	Arch	systolic up/down counters with zero and sign detection	1987	-8.924642248092686	12.493463273327169	824821
825414	EDA	efficient scalar multiplication based on window algorithm with 2's complement applied for elliptic curve cryptosystems	2010	-9.752676022953958	12.912853894299364	825441
825430	EDA	low-power enhanced system-on-chip design for sequential minimal optimisation learning core with tri-layer bus and butterfly-path accelerator	2015	-8.408995318012801	13.840003582992734	825457
825549	Vision	scalable and systolic montgomery multipliers over gf(2m)	2008	-8.87216785254192	13.418425094284492	825576
826108	DB	when is it sensible not to use xml?	2011	-8.728966693983391	11.340147020331269	826135
826389	EDA	a fast method for overflow effect analysis in fixed-point systems	2014	-8.20167816143509	12.959943476261694	826416
826413	ML	construction of markov partitions in pl1d maps	2013	-10.91382649550275	13.058296821502998	826440
826531	Theory	linear equation on polynomial single cycle t-functions	2007	-10.932410377227342	12.759967455548715	826558
827018	Robotics	implementation of convolutional codes on fpga	2012	-10.347098669377845	14.768804477893962	827045
827294	Theory	a large class of nonlinear shift register sequences	1982	-11.011882449894584	12.750788711275716	827321
827318	Arch	predictive successive approximation adc	2018	-8.407557077507722	13.761433833915053	827345
827375	Embedded	error-correcting codes for flash coding	2011	-10.325285436627457	14.540225950456051	827402
827568	EDA	blockage-aware terminal propagation for placement wirelength minimization	2017	-7.442217543350475	11.611929502734942	827595
827597	EDA	clock tree tuning using shortest paths polygon	2004	-7.652382344438638	11.329387525863408	827624
827616	EDA	bds-maj: a bdd-based logic synthesis tool exploiting majority logic decomposition	2013	-7.677481195750028	12.956372162653922	827643
827959	EDA	a mimo decoder accelerator for next generation wireless communications	2010	-9.890367301354484	15.059553110999367	827986
828133	Crypto	full-custom hardware implementation of point multiplication on binary edwards curves for application-specific integrated circuit elliptic curve cryptosystem applications	2017	-8.057764809417776	14.037261419664183	828160
828229	Theory	efficient parallel solutions to some geometric problems	1986	-10.469037822171508	11.366457885715775	828256
828602	Theory	an architecture for bitonic sorting with optimal vlsi performnance	1984	-9.575528094277683	11.941824535851008	828629
828608	Theory	cycle decomposition by disjoint transpositions	1972	-10.751861055037208	11.446139076033594	828635
829028	Arch	a fast dual-field modular arithmetic logic unit and its hardware implementation	2006	-7.250264865926431	15.052107700059526	829055
829564	EDA	a metric for automatic word-length determination of hardware datapaths	2006	-8.233953213561056	12.972031947698447	829591
830086	Arch	design of high-performance quaternary adders based on output-generator sharing	2008	-7.851127477951495	13.444410100355546	830113
830282	Theory	algorithms for finding and updating minimum-depth spanning trees in parallel	1995	-10.977176532103817	11.584343349374375	830309
830502	EDA	high-accuracy fixed-width booth multipliers based on probability and simulation	2015	-8.448615676973109	13.650757933753619	830529
830526	Crypto	efficient regular modular exponentiation using multiplicative half-size splitting	2016	-10.17582193651816	12.467283487904362	830553
830663	Theory	a portable fortran program to find the euclidean norm of a vector	1978	-9.213917396280824	12.09815593391122	830690
830825	EDA	vlsi programmable digital filter for video signal processing	1993	-9.275747839004083	14.406824688160697	830852
831245	Theory	a generalization of shift-register sequence generators	1969	-11.080647980499764	12.872127069454308	831272
831826	Theory	the worst-case chip problem	2004	-8.15208331370799	14.83548159639669	831853
832070	Arch	adaptive threshold read algorithms in multi-level non-volatile memories	2013	-10.449723168198915	13.859293979741967	832097
832180	EDA	the calculation and anticipation unit for floating-point addition	2015	-8.396077250967963	13.71447457477202	832207
832365	Theory	classifying matrices separating rows and columns	2004	-9.785677150871937	12.348425324292554	832392
832468	EDA	universal vlsi based on a redundant multiple-valued sequential logic operation	2007	-7.660934236889031	13.580662218908492	832495
833268	Arch	an error corrector for dynamically accuracy-configurable approximate adder	2018	-8.432831687598453	13.60514947082442	833295
833623	EDA	a vlsi implementation of a cascade viterbi decoder with traceback	1993	-9.97557986070229	14.463173418186233	833650
834107	Visualization	parallel permutations of data: a benes network control algorithm for frequently used permutations	1978	-7.973035753831821	15.104669003379426	834134
834200	Theory	the distance bound for sorting on mesh-connected processor arrays is tight	1986	-9.97736646653855	11.759989402726786	834227
834205	Crypto	generation of full cycles by a composition of nlfsrs	2014	-10.5792674571374	12.997404704204376	834232
834350	EDA	multiplications of floating point expansions	1999	-9.126739423722928	12.8648564938456	834377
834362	HPC	design of an array processor for image processing	1991	-8.848811245688918	12.33286646146092	834389
835265	Theory	uniform random number generators	1965	-10.940038839200644	12.614099581961904	835292
835809	Theory	efficient multiprecision floating point multiplication with optimal directional rounding	1993	-9.395313140547273	12.85986418410354	835836
835933	Visualization	efficient double bases for scalar multiplication	2015	-9.97551855452169	12.591105866027693	835960
836378	Theory	on approximating the maximum simple sharing problem	2006	-8.296757788604252	11.413618461518485	836405
836385	Theory	a systolic array implementation of common factor algorithm to compute dft	1994	-9.384827106527874	13.031749229287648	836412
836502	Arch	new approach to lut implementation and accumulation for memory-based multiplication	2009	-8.502402895246624	13.591445811683778	836529
836552	Arch	parallel multiplication using fast sorting networks	1999	-9.16572354637909	12.89210411969058	836579
836627	Arch	power analysis of a general convolution algorithm mapped on a linear processor array	2004	-7.295138183211943	13.92002255044916	836654
837819	EDA	semi-custom design of adiabatic adder circuits	2006	-7.380930556036367	13.746075510513199	837846
837931	EDA	on the design of configurable modulo 2n±1 residue generators	2012	-8.639913150771793	13.385794809645901	837958
838069	Logic	recursive algorithms in memristive logic arrays	2015	-7.620408901601712	12.360571050532556	838096
838392	Embedded	manipulating general vectors on synchronous binary n-cube	1993	-9.609175989854679	12.01395747849108	838419
838775	ML	universal multiple processing unit using graph	2012	-9.129314742969552	12.432244410246431	838802
839234	Arch	evenodd: an efficient scheme for tolerating double disk failures in raid architectures	1995	-10.998892281159646	14.33600690066149	839261
839390	EDA	routing with graphene nanoribbons	2011	-7.602759611845343	11.551421722022306	839417
839456	EDA	high-speed hardware implementations of point multiplication for binary edwards and generalized hessian curves	2017	-8.435680974359949	14.023145206597713	839483
839927	Logic	easy numbers for the elliptic curve primality proving algorithm	1992	-10.20881795991027	12.140107734470591	839954
840259	EDA	direct digital frequency synthesizer using nonuniform piecewise-linear approximation	2011	-8.977501838479062	13.40657179610453	840286
840320	Robotics	coupled distributed arithmetic coding	2011	-11.021526239353724	14.49671344439141	840347
841461	EDA	self-timed 1-d ict processor	1997	-8.530787769384327	13.734856489510054	841488
841767	EDA	a novel state metric normalization technique for high-throughput maximum-a-posteriori-probability decoder	2013	-10.165483277536284	14.805063690679965	841794
841884	EDA	replacing linear hamming codes by robust nonlinear codes results in a reliability improvement of memories	2009	-10.566584217623667	14.142435695234836	841911
842042	PL	phrase-based pattern matching in compressed text	2006	-9.249155702577722	11.3182376383726	842069
842259	Theory	practical perfect hashing in nearly optimal space	2013	-9.690217682405377	11.940438804454073	842286
842835	Theory	number base conversion in a significant digit arithmetic	1965	-9.359180366404127	12.663176412030976	842862
843416	EDA	veda: variation-aware energy-efficient discrete wavelet transform architecture	2010	-7.638348942355226	14.045386847207524	843443
843666	EDA	fully-parallel lut-based (2048,1723) ldpc code decoder for fpga	2012	-10.316850858783226	14.673607510171914	843693
843686	Mobile	efficient vlsi architecture for implementation of 1-d discrete wavelet transform based on distributed arithmetic	2010	-8.659160822985534	13.89036953602147	843713
843808	EDA	cost-effective triple-mode reconfigurable pipeline fft/ifft/2-d dct processor	2008	-8.889771987242197	13.849383148642234	843835
843984	EDA	optimization of area and delay for implementation of the composite field advanced encryption standard s-box	2016	-8.626714993086988	13.333158529624107	844011
844313	Theory	accelerating certain outputs of merging and sorting networks	2009	-9.478982731863518	11.698138297763574	844340
844352	AI	a fast dynamic compression scheme for natural language texts	2010	-8.900983024423338	11.433319359744177	844379
845422	EDA	ber for cmos analog decoder with different working points	2004	-9.742609599385633	14.421428944662646	845449
845438	Arch	fast and scalable priority encoding using static cmos	2010	-7.512421168315593	13.85325637580415	845465
846004	EDA	method of downsizing the 4k uncompressed video signal generator	2017	-9.333612238271053	14.687142250073665	846031
846175	EDA	fast radix-4 retimed division with selection by comparisons	2002	-8.85557370165635	13.328081456542487	846202
846354	EDA	timing-oriented routers for pcb layout design of high-performance computers	1991	-7.739344304595868	11.372350385987186	846381
846365	ML	lookahead architectures for hamming distance and fixed-threshold hamming weight comparators	2015	-8.322661192066027	13.484597983981212	846392
846477	AI	explicit formulae of polynomial basis squarer for pentanomials using weakly dual basis	2012	-10.048068716871326	12.761637463384886	846504
846693	Theory	canonic real-valued fft structures	2014	-9.582710659219023	13.025808752204727	846720
846983	HPC	c3les: codes for coded computation that leverage stragglers	2018	-10.753887400748987	14.266229221305494	847010
847260	EDA	fpga implementation of adaptive filters based on gsfap using log arithmetic	2006	-9.214453711736194	14.017796406490413	847287
847761	HPC	reliability improvement of information systems by residue number system code	2018	-10.761099490724853	14.399587128280674	847788
847854	Arch	scheduling algorithm for partially parallel architecture of ldpc decoder by matrix permutation	2005	-10.247701537085891	14.680327958236324	847881
847855	Vision	hybrid cordic algorithms	1997	-9.248880925475019	13.271596146549205	847882
848082	Arch	introduction to the role of redundancy in computer arithmetic	1975	-9.385345449450703	12.807124432575574	848109
848466	HPC	generating parallel quasirandom sequences via randomization	2007	-10.089326025094303	12.43772369094816	848493
848763	NLP	optimized structures of hybrid ripple carry and hierarchical carry lookahead adders	2015	-7.958127176826677	13.552729333583054	848790
849272	Arch	on a wideband fast fourier transform for a radio telescope	2012	-9.089298643054132	14.064996173541115	849299
849426	EDA	parallel prefix adder design with matrix representation	2005	-7.6895244950907085	12.936768229508031	849453
850151	Robotics	fpga implementation of an mlse equalizer in 10gb/s optical links	2015	-10.046949357236883	15.017027426407758	850178
850340	ML	a fast updatable implementation of index generation functions using multiple igus	2017	-8.981672016266543	11.568833806311916	850367
850448	Arch	a quality-configurable approximate serial bus for energy-efficient sensory data transfer	2018	-7.232538591872662	14.446845899657752	850475
850731	EDA	low-cost fully reconfigurable data-path for fpga-based multimedia processor	2005	-8.252339495100424	13.867209006997607	850758
850811	EDA	a novel fast layout encoding method for exact multilayer pattern matching with prüfer encoding	2015	-7.454876532591079	11.53067320410139	850838
851117	EDA	reconfiguration algorithm for degradable processor arrays based on row and column rerouting	2004	-7.293304514573308	11.683151906619965	851144
851417	EDA	efficient cntfet-based design of quaternary logic gates and arithmetic circuits	2016	-7.235578863298385	13.540336766679154	851444
852218	EDA	ntuplace4dr: a detailed-routing-driven placer for mixed-size circuit designs with technology and region constraints	2018	-7.405811724363352	11.406328399287649	852245
852296	Visualization	more efficient radix-2 algorithms for some elementary functions	1975	-9.067802979357607	13.255241822630316	852323
852792	Graphics	a boundless compression algorithm in apl2	2004	-8.859668501615602	11.498976731357653	852819
852987	EDA	dynamic partial reconfigurable fft for ofdm based communication systems	2012	-9.337790334402914	14.604775531125936	853014
853180	Logic	public-domain matlab program to generate highly optimized vhdl for fpga implementation	2001	-8.514748195823165	13.606845522775734	853207
853186	Theory	computational properties of ldi/ldd lattice filters	2001	-8.95030646066042	13.45088488269419	853213
853449	EDA	implementation of a fir filter on a partial reconfigurable platform	2006	-8.75328634426543	13.970916727274995	853476
853557	EDA	design and analysis of inexact floating-point adders	2016	-8.072900405635812	13.556591496585915	853584
854148	Robotics	multiple error detection and correction based on modular arithmetic correcting codes	2015	-11.059223051182348	14.52102038600831	854175
855090	Embedded	an algorithm for the computation of binary logarithms	1991	-9.491962292695288	12.781348391036436	855117
855109	EDA	a logarithmic boolean time algorithm for parallel polynomial division	1987	-10.3267944957034	11.721833912662113	855136
855181	EDA	logic synthesis for pla with 2-input logic elements	2002	-7.352105468628192	12.723531729844975	855208
855301	Theory	in-place differential file compression	2003	-9.419256902898931	11.418038712088896	855328
855337	EDA	amon: a parallel slice algorithm for wire routing	1995	-7.7223566445245675	11.298344456396899	855364
855416	Graphics	realization of rank order filters based on majority gate	1997	-9.14111993289533	13.207511231719256	855443
855455	Vision	improved miller’s algorithm for computing pairings on edwards curves	2014	-10.129631998832467	12.663953033899656	855482
855782	Theory	construction of transition matrices for ternary ring feedback with carry shift registers	2015	-10.877101300931539	12.823967705317134	855809
855829	Graphics	logarithmic conversion by four partitioned hybrid-roms	1996	-9.163104398183846	12.98566992709769	855856
856181	EDA	on the optimal four-way switch box routing structures of fpga greedy routing architectures	1998	-7.7698194165761505	11.473149770429911	856208
856363	EDA	asynchronous design of modular multiplication using adaptive radix computation	2006	-8.517113442688789	13.511544058309186	856390
856410	EDA	an approach to gate assignment and module placement for printed wiring boards	1978	-7.278684534921844	11.500803454612816	856437
856677	Logic	some experiments using interval arithmetic	1978	-9.301884551994172	12.265581978866924	856704
856845	HPC	efficient adaptive list successive cancellation decoder for polar codes	2014	-10.799111621743851	14.801798566425907	856872
857093	EDA	high efficiency generalized parallel counters for xilinx fpgas	2015	-8.064002233599131	13.504727340482596	857120
857276	EDA	a low-power multiplier with the spurious power suppression technique	2007	-8.269995514951457	13.871085881175802	857303
857370	EDA	a 26.9 k 314.5 mb/s soft (32400,32208) bch decoder chip for dvb-s2 system	2010	-10.122857061240369	14.770816746032205	857397
857434	EDA	design and analysis of an adjacent multi-bit error correcting code for nanoscale srams	2014	-8.458212877635669	14.372092821978292	857461
857597	Arch	more accurate complex multiplication for embedded processors	2017	-8.594358927639707	13.516504909315465	857624
857615	EDA	time and power optimizations in fpga-based architectures for polyphase channelizers	2011	-9.090656945314253	14.175433324056327	857642
857686	Arch	realtime spectrum analysis using a microprocessor peripheral	1981	-8.749881960284817	13.711954161375374	857713
857695	EDA	a new da-based array for one dimensional discrete hartley transform	2001	-9.315627604733649	13.055228487565527	857722
857799	EDA	on the use of diminished-1 adders for weighted modulo 2n + 1 arithmetic components	2008	-8.771554925802867	13.32746245824444	857826
857869	EDA	pipelined array-based fir filter folding	2005	-8.799188379310777	13.748843961843779	857896
858047	EDA	encryption using reconfigurable reversible logic gate and its simulation in fpgas	2016	-7.445257529235767	13.181384810788789	858074
858150	Theory	the chip complexity of binary arithmetic	1980	-8.560104327177367	12.521083611772768	858177
858483	Vision	counting points on an abelian variety over a finite field	2003	-10.454016922072496	12.322630375329563	858510
858555	Vision	implementation of a new orthogonal shuffled block transform for image coding applications	2000	-8.418876197778586	13.340266024129916	858582
858621	Visualization	a novel 64-point ff/ifft processor for ieee 802.11(a) standard	2003	-8.980520199072327	14.463180209683676	858648
858902	EDA	efficient approximation algorithms for chemical mechanical polishing dummy fill	2011	-7.407270309547956	11.577991216701088	858929
859139	HPC	multiprocessor implementation of digital filtering algorithms using a parallel block processing method	1992	-8.934989358427071	13.314909572678108	859166
859237	EDA	hybrid routing	1990	-7.548658218717196	11.354826613868113	859264
859578	OS	vsync: a novel video file synchronization protocol	2008	-10.64119549130662	14.017019162502198	859605
859875	EDA	architectural exploration of function computation based on cubic polynomial interpolation with application in deep neural networks	2018	-8.495801844688593	13.629327814069295	859902
859969	Embedded	a novel approach for improving error detection and correction in wsn	2014	-8.449444082458903	13.654902590259242	859996
860587	EDA	high-throughput pipelined realization of adaptive fir filter based on distributed arithmetic	2011	-8.906855020114339	13.669193874900598	860614
860842	Vision	calf: a cordic adaptive lattice filter	1992	-9.369625915250603	13.270694331360108	860869
861080	DB	peak performance model for a custom precision floating-point dot product on fpgas	2010	-8.542727676342876	13.684609695309305	861107
861339	HCI	architectural design and realization of a single-chip viterbi decoder	1989	-10.016978267301015	14.536304825308044	861366
861783	Networks	constant coefficient multiplication using look-up tables	2004	-8.608750528059634	13.684794661225565	861810
861802	EDA	toward efficient static analysis of finite-precision effects in dsp applications via affine arithmetic modeling	2003	-8.208054664230081	12.79103530838104	861829
862268	Theory	all-match lz77 bit recycling	2008	-9.216636868228766	11.839553236548099	862295
862611	EDA	four layer wiring using adjacent-layer vias	1991	-7.44297860916502	11.507671891787233	862638
862654	Theory	automatic generation of fast algorithms for matrix-vector multiplication	2018	-8.987868789681782	12.739958861749622	862681
862801	Arch	a high-speed fft processor for ofdm systems	2002	-9.09393687683255	14.087899684078712	862828
862910	Arch	multiple-valued duplex asynchronous data transfer scheme for interleaving in ldpc decoders	2005	-9.35127336910791	14.358469718013506	862937
863224	EDA	low complexity underdetermined blind source separation system architecture for emerging remote healthcare applications	2014	-8.916050204011912	14.710780687886848	863251
863261	Robotics	a hardware architecture for color image enhancement using a machine learning approach with adaptive parameterization	2006	-8.988205186537131	13.490879328922036	863288
863873	EDA	algorithms for matrix transposition on boolean n-cube configured ensemble architectures	1987	-9.357202350697543	12.23216065309382	863900
863883	EDA	2009 acm todaes best paper award: optimization of polynomial datapaths using finite ring algebra	2009	-8.727960417935497	12.953367990958462	863910
864210	EDA	low-power filtering via adaptive error-cancellation	2003	-9.545817483133712	14.759641666577096	864237
864217	Arch	long number bit-serial squarers	2005	-8.839374249181121	13.505894534222884	864244
864421	Robotics	vhdl implementation of different turbo encoder using log-map decoder	2010	-10.415983754799774	14.781357797451895	864448
864939	EDA	signed-digit division using combinational arithmetic nets	1970	-8.455034288225553	13.1980275756356	864966
865509	EDA	efficient crt-based residue-to-binary converter for the arbitrary moduli set	2010	-8.8384267918666	13.45299208267527	865536
865512	Crypto	sparse polynomial multiplication for lattice-based cryptography with small complexity	2015	-9.858729931415603	12.768274729833982	865539
865570	Arch	pipelined function evaluation on fpgas	2001	-8.945403495825252	13.336962016553734	865597
865784	DB	a flexible ldpc decoder architecture supporting tpmp and tdmp decoding algorithms	2012	-9.83674569360132	14.84744635074827	865811
865868	Logic	design of high-speed residue-to-binary number system converter based on chinese remainder theorem	1994	-8.70012389101775	13.547594534641654	865895
865879	Crypto	a note on scalar multiplication using division polynomials	2015	-9.992233431042877	12.722029951313012	865906
866085	Graphics	an efficient method for generating discrete random variables with general distributions	1977	-9.141429609600037	12.697625338521945	866112
866193	Theory	an equalizing and channel coding processor for gsm terminals	1995	-9.587251563440649	14.96143013192194	866220
866277	HPC	a data processing architecture for realtime decoding of extremely long ldpc codes	2016	-10.736077706966434	14.931273460677431	866304
866978	EDA	design and implementation of a sequential polynomial basis multiplier over gf(2m)	2017	-9.141306249772514	12.750155168238097	867005
867001	DB	an algorithm for secure deletion in flash memories	2009	-10.019926364599916	14.430513667847965	867028
867054	EDA	response compaction for test time and test pins reduction based on advanced convolutional codes	2004	-10.43678218291783	13.773861977241404	867081
867109	ML	a general-purpose compression scheme for databases	1999	-8.898825548869189	11.384649864693834	867136
867291	EDA	a 2.1ghz 6.5mw 64-bit unified popcount/bitscan datapath unit for 65nm high-performance microprocessor execution cores	2008	-8.044245253649727	13.79384277540947	867318
867375	Arch	an efficient prime factor memory-based fft processor for lte systems	2016	-9.047768941707616	14.106009460351812	867402
867805	Web+IR	adding compression to block addressing inverted indexes	2000	-8.918623995133121	11.31279996933085	867832
867875	Theory	vectorial boolean functions and induced algebraic equations	2004	-11.082387281970815	12.751453726937035	867902
868006	EDA	an efficient decoder architecture for nonbinary ldpc codes with extended min-sum algorithm	2016	-10.225242852661793	14.689696536541364	868033
868042	EDA	design and analysis of a novel low pdp full adder cell	2011	-7.3391316212538005	13.68731030238152	868069
868109	EDA	(4+2 log n)δg parallel prefix modulo-(2n-3) adder via double representation of residues in [0, 2]	2015	-8.576448016369286	13.515864580840855	868136
868319	EDA	minimal multiplexed threshold gate realizations	1968	-10.297301808394199	13.641105201484402	868346
868323	Visualization	reliable low-power digital signal processing via reduced precision redundancy	2004	-9.584906700893184	14.542574763438092	868350
868326	EDA	basic algorithms for the asynchronous reconfigurable mesh	2002	-8.928702018814883	12.097017509965001	868353
868328	Embedded	digital oscillators over finite fields	2000	-9.129814613261527	13.341096651682305	868355
868613	EDA	probabilistic congestion model considering shielding for crosstalk reduction	2005	-7.479903129423199	11.672887204123652	868640
868630	Theory	on schönhage's algorithm and subquadratic integer gcd computation	2008	-10.348497116078669	11.365212492212482	868657
868667	EDA	two-stage channel routing for cmos gate arrays	1988	-7.509057666799384	11.593832515922735	868694
869598	Embedded	incremental calculation of minimum-redundancy length-restricted codes	2007	-9.820841247628863	11.312993843036717	869625
869820	HPC	constant delay parallel counters	1991	-9.753303822323815	11.545630390488288	869847
869871	Theory	parallel prefix computation and sorting on a recursive dual-net	2011	-10.18831796373865	11.636544420383172	869898
870168	EDA	stability analysis and hardware resource optimization in channel emulator design	2016	-9.840854536190868	14.528934242926814	870195
870810	Logic	optimized approach for reversible code converters using quantum dot cellular automata	2015	-7.53298396702067	13.010778859145141	870837
870938	HPC	parallel block-layered nonbinary qc-ldpc decoding on gpu	2015	-10.384486892764947	14.793219996631642	870965
870944	Vision	building systolic messy arrays for infinite iterative algorithms	2007	-9.159738123720755	12.353056836464074	870971
871019	Embedded	a new architecture for radix-2 new mersenne number transform	2006	-9.556575008284637	12.964427192967394	871046
871021	EDA	low-complexity rotators for the fft using base-3 signed stages	2012	-9.40535132345841	13.263107400466346	871048
871049	EDA	comparative analysis: area-efficient carry select adders 180 nm technology	2013	-7.646510270769056	13.5945729695453	871076
871129	DB	data preprocessing by sequential pattern mining for lzw	2005	-8.825778460292648	11.402266685206358	871156
871130	Theory	lower bounds in the asymmetric external memory model	2017	-9.70646048783461	11.402102162343965	871157
871255	Theory	parallel decoding of ldpc convolutional codes using openmp and gpu	2012	-10.413517275516666	14.866905230797553	871282
871353	EDA	a time-efficient cmos-memristive programmable circuit realizing logic functions in generalized and–xor structures	2018	-7.810803123656624	13.084801744193086	871380
871362	SE	cadac: a controlled-precision decimal arithmetic unit	1983	-8.845612051652889	12.40274528102818	871389
871465	Arch	bitstream x-coder	2008	-8.417652108479741	11.963467025686679	871492
871528	EDA	a high-speed radix-4 multiplexer-based array multiplier	2008	-8.502482860938379	13.651890110782904	871555
871566	Arch	statistical methodology for modeling non-iid memory fails events	2014	-10.154553420621564	14.357593842862475	871593
871931	Arch	a novel covalent redundant binary booth encoder	2005	-9.101404682135424	13.676314600095193	871958
871955	Vision	a comparison of vlsi architecture of finite field multipliers using dual, normal, or standard bases	1988	-8.95863736171186	13.1245670082636	871982
872217	EDA	full-chip routing optimization with rlc crosstalk budgeting	2004	-7.311041121726451	11.752479375359233	872244
872362	EDA	fpga implementation for real-time empirical mode decomposition	2012	-8.913438739439131	13.436278894988186	872389
872446	EDA	number-theoretic test generation for directed rounding	2000	-9.227186501405813	12.72171508557338	872473
872951	Robotics	design of low hardware complexity filter banks for communications systems employing folding number system	2009	-9.063687408642242	13.66392825139066	872978
873009	EDA	post-route refinement for high-frequency pcbs considering meander segment alleviation	2013	-7.455871178069368	11.602579380469885	873036
873016	Arch	simd processor-based turbo decoder supporting multiple third-generation wireless standards	2007	-9.943564808376737	14.992944935540125	873043
873321	ML	dependability improvement for ppm compressed data by using compression pattern matching	2008	-8.99184646497218	11.938721471018644	873348
873815	EDA	hardware design of fft polynomial multipliers	2014	-8.434254513336908	13.641965570163032	873842
873879	Theory	synthesizing linear systolic arrays for dynamic programming problems	1992	-9.154397932060636	12.05701612992334	873906
874095	Theory	efficient vlsi implementation of memory-based fft processors for dvb-t applications	2007	-9.40545576900067	14.476756427354145	874122
874258	EDA	architectural synthesis of performance--driven multipliers with accumulator interleaving	1993	-8.558552933912521	13.875765429775331	874285
874323	Arch	a new hardware-efficient algorithm and architecture for computation of 2-d dcts on a linear array	2001	-9.599733826099394	13.046472716033499	874350
874782	EDA	area-efficient fpga logic elements: architecture and synthesis	2011	-7.893397500773736	13.204887212399006	874809
875089	Robotics	a general computational framework for distributed sensing and fault-tolerant sensor integration	1995	-8.050355571140294	14.926253778512955	875116
875501	EDA	area-efficient error-resilient discrete fourier transformation design using stochastic computing	2016	-8.285375943019693	13.69845030527528	875528
875675	Robotics	bit-serial multipliers for exponentiation and division in gf(2m) using irreducible aop	2004	-8.953237060019118	13.580429842883687	875702
875955	EDA	streaming reduction circuit	2009	-8.786095576391066	12.800977769397855	875982
875975	Theory	new coding techniques for improved bandwidth utilization	1996	-9.276711011517145	11.763050158460805	876002
876157	EDA	radix-2 α /4 β building blocks for efficient vlsi's higher radices butterflies implementation	2014	-8.726159433952683	13.328895864542115	876184
876588	EDA	generating high tail accuracy gaussian random numbers in hardware using central limit theorem	2011	-9.076239704181484	13.879908921843633	876615
876706	Embedded	modulation codes for flash memory based on load-balancing theory	2009	-10.992129692102745	14.983741359741158	876733
876783	Arch	case studies of logical computation on stochastic bit streams	2012	-7.968507861451827	12.736476718787625	876810
877161	HPC	message-combining algorithms for isomorphic, sparse collective communication	2016	-9.859847861615199	12.119463531815471	877188
878082	Crypto	multiplication by rational constants	2012	-9.790419219800668	12.467772395805456	878109
878188	EDA	redusa: module generation by automatic elimination of superfluous blocks in regular structures	1989	-8.59923501939082	12.826125539587851	878215
878280	EDA	design of a baseband processor for software radio using fpgas	2008	-9.581657704501497	14.696202004130065	878307
878364	EDA	high speed fir filter implementation using add and shift method	2006	-8.779638811299588	13.82525453061724	878391
878367	EDA	software/hardware framework for generating parallel gaussian random numbers based on the monty python method	2012	-9.231333586372132	13.570049341175626	878394
878444	EDA	cascaded implementation of an iterative inverse-square-root algorithm, with overflow lookahead	1995	-9.264790038238427	13.009671976885796	878471
878499	Theory	coarse grained parallel next element search	1997	-10.743538434505462	11.435310019341946	878526
878501	EDA	efficient algorithms for two and three-layer over-the-cell channel routing	1994	-7.831903331950115	11.459161755761453	878528
878508	EDA	direct sigma-delta modulated signal processing in fpga	2008	-8.83239305257059	13.840458539672053	878535
878704	DB	compressing relations and indexes	1998	-8.764655791362685	11.414962561560564	878731
878734	ML	pipelined area-efficient digit serial divider	2003	-8.465627355711375	13.598687808458893	878761
879079	Embedded	a low-cost vlsi architecture for fault-tolerant fusion center in wireless sensor networks	2010	-8.114532093040442	13.942721290843568	879106
879170	Theory	a simple program for computing characteristic polynomials with mathematica	1999	-9.323574759345512	12.273867115440895	879197
879445	HPC	acquisition of modern gnss signals using a modified parallel code-phase search architecture	2014	-9.879382180215408	13.440294570070286	879472
880111	EDA	a low latency generic accuracy configurable adder	2015	-8.066668309818478	13.547334018211535	880138
880121	Arch	fast sorting algorithms on a linear array with a reconfigurable pipelined bus system	2002	-9.519032292104892	12.064423269967275	880148
880188	EDA	an lsi chip set for dsp hardware implementation	1981	-8.100798216826849	13.592025392098988	880215
880454	Web+IR	compressing xml documents using recursive finite state automata	2005	-8.91306711672587	11.442788457460196	880481
880866		faster double-size modular multiplication from euclidean multipliers	2003	-9.582765685483832	13.017207023106927	880893
881016	Crypto	additional knowledge of bus invert coding schemes	2005	-7.556416209109094	12.092708882111767	881043
881406	HPC	efficient implementation methodology of fast fir filtering algorithms on dsp	1997	-9.013392575535848	13.081684835238855	881433
881512	Embedded	an efficient hardware design of the flexible 2-d system for space/spatial-frequency signal analysis	2007	-9.187597561757476	13.901132129764935	881539
881590	Arch	optimal algorithms for the channel-assignment problem on a reconfigurable array of processors with wider bus networks	2002	-9.739691700402831	12.06455517126633	881617
882226	Theory	on diagnosability of large multiprocessor networks	2008	-8.256620714914218	15.111062996190046	882253
882330	Theory	on the number of multiplications required for matrix multiplication	1976	-10.270774805412463	11.888529054354516	882357
882602	Theory	efficient decoding of prefix codes	1990	-9.035488068002273	11.901762775333927	882629
882612	HCI	three-dimensional routing for multilayer ceramic printed circuit boards	1990	-7.532634595471031	11.415185036511533	882639
882635	EDA	design of a reconfigurable vlsi processor for robot control based on bit-serial architecture	1999	-8.233899079150774	13.147626519149425	882662
882775	EDA	reliability analysis of mimo channel preprocessing by fault injection	2014	-9.963142936068344	14.861036189650026	882802
883035	Theory	very fast parallel polynomial arithmetic	1989	-10.245070274329427	11.307518254561892	883062
883147	Theory	a new addition scheme and fast scaling factor compensation methods for cordic algorithms	1991	-9.083730320022203	13.66969667796169	883174
883231	EDA	provably good moat routing	1999	-7.9021319668570635	11.29673927437177	883258
883405	Theory	optimal parallel hardware k-sorter and top k-sorter, with fpga implementations	2015	-9.353720733398346	12.014523257130561	883432
883467	Robotics	digital if decimation filters for 3g systems using pipeline/interleaving architecture	2003	-9.830874894060331	14.950067265131716	883494
883819	Arch	capacity of the mlc nand flash channel	2016	-10.48119008410244	14.52048858038388	883846
883842	Theory	an adaptable fast matrix multiplication algorithm, going beyond the myth of decimal war	2013	-9.65430123729965	12.289073007147426	883869
884001	Vision	a fast implementation of arithmetic coding	2010	-9.518311533517366	11.898421004793404	884028
884147	Robotics	openmp and gpu based software dvb-t receiver design	2014	-9.750524145073092	15.051835885115125	884174
884429	EDA	novel high speed and low power single and double edge-triggered flip-flops	2006	-7.278081373941267	13.616025127382633	884456
884460	Embedded	a fast reed-solomon product-code decoder without redundant computations	2004	-10.002742555316264	14.511043742650275	884487
884968	Logic	dynamical analysis of the parametrized lehmer-euclid algorithm	2004	-9.961518997738985	12.211588502165608	884995
885091	Theory	maximally equidistributed combined tausworthe generators	1996	-11.078248565722461	12.64116769237417	885118
885608	EDA	belief propagation decoding of polar codes using stochastic computing	2016	-10.699092862830858	14.785814954407535	885635
885628	Theory	bit serial multiplication in finite fields	1990	-9.16262626184912	13.31382896650262	885655
885727	NLP	on the performance of code block segmentation for lte-advanced	2013	-10.678667096888098	14.936706745776391	885754
885783	HPC	an efficient scheduling architecture for qr decomposition using fixed-point arithmetic for detection of stbc-vblast codes	2011	-10.042354948858618	15.036476995586426	885810
885879	HPC	efficient parallel solutions of linear algebraic circuits	2004	-9.760867994054637	11.793394517591839	885906
885946	Arch	a high-speech 32 bit ieee floating-point chip set for digital signal processing	1984	-8.449188591482526	13.836176260057798	885973
886204	EDA	the ibm enterprise system/9000 type 9121 air-cooled processor	1991	-8.012480111080484	12.938887382145886	886231
886351	Arch	area-efficient architecture for dual-mode double precision floating point division	2017	-8.448934358388147	13.830721352583089	886378
886352	Theory	tradeoffs between communication and space	1989	-10.196148806252786	11.526760596249312	886379
886758	Robotics	automatic cost minimization for multiplierless implementations of discrete signal transforms	2004	-9.009189595720294	13.376933032856533	886785
886838	Embedded	a multiprocessor digital signal processing system for real-time audio applications	1986	-8.814343569441869	14.028089881250374	886865
887031	EDA	an area-reduced scheme for modulo 2/sup n/-1 addition/subtraction	2005	-8.640629847233138	13.531526170574892	887058
887198	EDA	single-layer global routing	1994	-7.71299469876269	11.387883153230648	887225
887499	Visualization	high-speed binary-to-decimal conversion	1968	-8.656932212974251	12.817268241417821	887526
887762	EDA	application-specific cad of vlsi second-order sections	1988	-8.72828640878371	13.622986748735011	887789
888286	EDA	high-level optimization of integer multipliers over a finite bit-width with verification capabilities	2009	-8.493084747092631	13.403061833848653	888313
889300	Mobile	improving the tolerance of stochastic ldpc decoders to overclocking-induced timing errors: a tutorial and a design example	2016	-9.624685706039307	14.656072407255087	889327
889572	EDA	a low-power fir filter using combined residue and radix-2 signed-digit representation	2005	-8.550228260481845	13.717090281135954	889599
889847	Arch	energy-efficient approximate multiplication for digital signal processing and classification applications	2015	-8.432871625006463	13.614344263551176	889874
889881	EDA	memory-efficient accelerating schedule for ldpc decoder	2006	-10.143871809811452	14.614592299442847	889908
889984	Vision	srt radix-2 dividers with (5,4) redundant representation of partial remainder	2013	-8.661884744218321	13.341533037040055	890011
890282	EDA	parameterizable floating-point library for arithmetic operations in fpgas	2009	-8.590538027410803	13.667338668140511	890309
890420	ML	weighted two-valued digit-set encodings: unifying efficient hardware representation schemes for redundant number systems	2005	-8.883433069221848	12.761103738193945	890447
890436	Security	the residue logarithmic number system: theory and implementation	2005	-9.010082685132355	13.311385834431839	890463
890458	Vision	fine-tuning accuracy using conditional probability of the bottom sign-bit in fixed-width modified booth multiplier	2018	-8.866592448955693	13.680653627620295	890485
891184	Embedded	memory system optimization for fpga-based implementation of quasi-cyclic ldpc codes decoders	2011	-10.047609418956744	14.681616690885908	891211
891262	Embedded	cordic-based vlsi architecture for real time implementation of flat top window	2014	-9.193760173773557	13.588203051929517	891289
891298	OS	a piggybacking design framework for read-and download-efficient distributed storage codes	2013	-11.0352762112214	14.633900842324488	891325
891418	Visualization	block recombination approach for subquadratic space complexity binary field multiplication based on toeplitz matrix-vector product	2012	-9.441249323795622	13.05254080630925	891445
891713	Theory	unifying mesh- and tree-based programmable interconnect	2004	-8.00932034038331	14.933603273085302	891740
891726	HPC	area-efficient parallel fir digital filter implementations	1996	-8.834630662588625	13.420785220042585	891753
891869	Networks	on embedding of a hypercube in a completely overlapping network	2007	-9.036526240534956	11.334299745438507	891896
891982	Arch	cost-efficient frequency-domain mimo–ofdm modem with an simd alu-based architecture	2015	-9.657569298918906	14.791618183146404	892009
892238	ML	middle and ripple, fast simple o(lg n) algorithms for lucas numbers	2010	-10.02753023485506	11.41611812291892	892265
892369	Visualization	a novel ieee rounding algorithm for high-speed floating-point multipliers	2007	-8.665840350226087	13.490085013543856	892396
892543	EDA	power-efficient ldpc decoder architecture based on accelerated message-passing schedule	2006	-10.123644666406896	14.614799231525753	892570
893085	EDA	pipeline array implementation of fir filters	2004	-8.946279164507974	13.715802248882573	893112
893350	EDA	novel techniques for bus power consumption reduction in realizations of sum-of-product computation	1999	-7.925381824907219	13.03950624474	893377
893471	EDA	high-speed divider using multiplication	1981	-8.900650738252333	13.240855389621288	893498
893598	EDA	a novel carry-look ahead approach to a unified bcd and binary adder/subtractor	2008	-8.447475795702662	13.401055842350864	893625
893611	ML	logical design of analog-to-digital converters	1965	-8.110014376191447	11.769859806528784	893638
893661	EDA	lut optimization in implementation of combinational karatsuba ofman on virtex-6 fpga	2016	-8.329142364277757	13.946047067629108	893688
893678	EDA	a cell-driven multiplier generator with delay optimization of partial products compression and an efficient partition technique for the final addition	2005	-8.429985025094952	13.601535001517126	893705
893904	EDA	a 0.4 v 75 kbit sram macro in 28 nm cmos featuring a 3-adjacent mbu correcting ecc	2014	-7.571193145374024	14.286953070500969	893931
894097	EDA	an efficient hardware-based higher radix floating point mac design	2014	-8.510722647293678	13.770447359899727	894124
894106	HCI	a gray code counter	1957	-9.498795570411934	11.915460426839493	894133
894180	EDA	novel designs of full adder in quantum-dot cellular automata technology	2018	-7.400962485224137	13.560153762665866	894207
894734	EDA	iterative floating point computation using fpga dsp blocks	2013	-8.514101594479222	13.688209306229082	894761
894797	EDA	mixed-cell-height placement considering drain-to-drain abutment	2018	-7.443471578971597	11.493634097766993	894824
894925	Arch	a new five-moduli set for efficient hardware implementation of the reverse converter	2009	-8.869040808803954	13.485249545503216	894952
895341	Vision	in-place butterfly-style fft of 2-d real sequences	1988	-9.293121902538552	13.020123346700304	895368
895416	HPC	exploiting nonlinear dynamics to store and process information	2008	-8.75184232996034	11.4040233719618	895443
895779	Visualization	redundant floating-point decimal cordic algorithm	2012	-9.025599172021094	13.132656765714446	895806
896278	Theory	the area-time complexity of binary multiplication	1981	-8.842839826965589	12.123311284976184	896305
896523	HPC	integer division in residue number systems	1995	-9.65435590889165	12.761355783334006	896550
896651	Embedded	a fast head-tail expression generator for tcam -- application to packet classification	2012	-8.647725072532394	12.733769547307789	896678
896923	Arch	architectural enhancements for fast subword permutations with repetitions in cryptographic applications	2001	-8.365755028808392	13.99260232020668	896950
897021	Vision	new architectures for fast convolutional encoders and threshold decoders	1988	-10.06213756192615	14.74689769984564	897048
897314	Theory	explicit formulae for mastrovito matrix and its corresponding toeplitz matrix for all irreducible pentanomials using shifted polynomial basis	2016	-10.168010585083175	12.710628460277016	897341
897497	Arch	parallel polynomial root extraction on a ring of processors	2005	-9.481489575716767	12.779809024878436	897524
897852	Arch	parallel saturating multioperand adders	2000	-9.147550858002644	13.859008184509321	897879
897900	Crypto		2016	-10.519272550683402	11.886500588867388	897927
898101	EDA	a new triple-layer otc channel router	1996	-7.519890819688432	11.468857979038422	898128
898118	EDA	floating-point behavioral synthesis	2001	-8.478117294052769	13.411404892750516	898145
898424	Theory	serial binary addition with polynominally bounded weights	1996	-8.975482257915953	12.181746866696392	898451
898722	EDA	a new feed-through assignment algorithm based on a flow model	1993	-7.538880252539596	11.407451191341837	898749
898728	Networks	realization of multiple-output functions by reconfigurable cascades	2001	-8.671915746707347	13.493021139766347	898755
898904	Arch	vlsi implementation of a signal interpolator chip for high-speed all-digital data modems	1994	-8.990983260238242	13.974308784980476	898931
899000	Arch	reducing bus transition activity by limited weight coding with codeword slimming	2000	-7.778233140835763	13.681311622882788	899027
899756	PL	table-lookup algorithms for elementary functions and their error analysis	1991	-9.443977430122505	12.766010532340305	899783
899766	EDA	hardware implementation trade-offs of polynomial approximations and interpolations	2008	-8.665315578544602	13.548878823543518	899793
900472	EDA	via design rule consideration in multilayer maze routing algorithms	2000	-7.692412244509598	11.36396196231109	900499
900483	HPC	combining ldpc, turbo and viterbi decoders: benefits and costs	2011	-10.473068727529217	15.012343183144484	900510
900564	Theory	nearly logarithmic time parallel algorithms for the class of \pm2^b ascend computations on a simd hypercube	1992	-10.143336434285805	11.486014753693643	900591
900906	EDA	bit-serial and digit-serial gf(2m)montgomery multipliers using linear feedback shift registers	2011	-8.381185570514122	13.954962441425364	900933
901671	EDA	fused modulo 2n − 1 add-multiply unit	2014	-8.748523522550368	13.421714926694314	901698
901798	EDA	(quasi-) linear path delay fault tests for adders	1997	-8.041978005117201	12.457252120873818	901825
901945	Robotics	the predictive-substitutional compression scheme and its effective implementation	2004	-9.055714329013226	11.604425380893266	901972
902070	EDA	hardware design of anembedded real-time acoustic source location detector	2014	-9.097785977817573	14.635384924737064	902097
902181	Theory	a 638 mbps low-complexity rate 1/2 polar decoder on fpgas	2015	-10.178928830609717	14.761606494727433	902208
902232	EDA	design of high-speed, low-power, and area-efficient fir filters	2018	-8.654155782701103	13.516931674497705	902259
902573	EDA	design of rns frequency sampling filter banks	1997	-9.069205370434727	13.681114925055194	902600
902957	Theory	hardware starting approximation for the square root operation	1993	-9.015549993604507	13.331204354864488	902984
902984	Arch	quaternary addition circuits based on susloc voltage-mode cells and modeling with systemverilog©	2009	-7.389711277009552	12.760932781774766	903011
903205	EDA	a hardware algorithm for modular multiplication/division based on the extended euclidean algorithm	2005	-8.884454038451508	13.342557507456831	903232
903380	Crypto	point multiplication on supersingular elliptic curves defined over fields of characteristic 2 and 3	2008	-10.029494995936457	12.718184820734914	903407
903649	EDA	design of reversible multiplexer/de-multiplexer	2014	-7.458267674578877	13.330303584721644	903676
903939	Logic	verifying relative error bounds using symbolic simulation	2014	-9.028148921229064	12.407645955121088	903966
903967	ML	polynomial codes: an optimal design for high-dimensional coded matrix multiplication	2017	-10.685613393766493	14.176475811776461	903994
904031	Theory	skew-frobenius map on twisted edwards curve	2010	-10.205382061583563	12.716922537102336	904058
904564	Arch	a new technique for wfta input/output reordering	1981	-8.95295962122878	13.303851860316193	904591
904760	Theory	virtual shared memory: algorithms and complexity	1994	-10.936202367392587	11.531432153223758	904787
905066	EDA	pipeline design of bit-parallel gaussian normal basis multiplier over gf(2m)	2013	-7.284362127221224	15.06866533263946	905093
905071	DB	adaptive algorithms for diagnosing large-scale failures in computer networks	2012	-7.8590251145682535	15.012053888114483	905098
905151	Theory	application of quadratic-like complex residue number system arithmetic to ultrasonics	1984	-10.301749324381106	12.667793755813552	905178
905297	EDA	simultaneous block and i/o buffer floorplanning for flip-chip design	2006	-7.463883883802247	11.522043393002475	905324
905561	EDA	multiplication acceleration through twin precision	2009	-8.190979931202277	13.865522400372663	905588
905599	Theory	tight bounds on the complexity of parallel sorting	1984	-10.137296519969917	11.349593558012	905626
905858	EDA	lossless non-arbitrated address-event coding	2003	-11.073479604710943	14.338516627352314	905885
905944	Arch	parallel algorithms and vlsi architectures for stack filtering using fibonacci p-codes	1995	-9.120340933754807	13.019912560675671	905971
905999	EDA	area efficient methods to increase the reliability of circuits	1992	-8.299552139234425	11.586701125898704	906026
906095	EDA	extended sequential logic for synchronous circuit optimization and its applications	2009	-8.60286611561607	13.261975924855129	906122
906107	EDA	partial product reduction by using look-up tables for m×n multiplier	2008	-8.528671553852641	13.092142304949679	906134
906589	EDA	decomposition design theory and methodology for arbitrary-shaped switch boxes	2006	-7.899301010419133	11.363459367661171	906616
906762	Metrics	error-correcting codes for ternary content addressable memories	2009	-9.205853736812946	14.423602946261662	906789
906870	EDA	hardware architecture and vlsi implementation of a low-power high-performance polyphase channelizer with applications to subband adaptive filtering	2004	-9.18037580790524	14.217789733034305	906897
907035	Arch	efficient analog architectures for dct processing	2010	-8.610632445979414	13.722602168432156	907062
907083	EDA	high-performance routing trees with identified critical sinks	1993	-7.625863876959679	11.420469129763124	907110
907320	EDA	a 794mbps 135mw iterative detection and decoding receiver for 4×4 ldpc-coded mimo systems in 40nm	2015	-10.113865424341736	15.01583539998523	907347
907400	Theory	processor architecture for extended lapped transform	1996	-9.304715400936537	13.193325001873882	907427
907420	HPC	an efficient architecture for iterative soft reliability-based majority-logic non-binary ldpc decoding	2011	-10.387697017974489	14.639161804476245	907447
907477	Embedded	fpga-based implementation of a robust ieee-754 exponential unit	2004	-8.16052890587884	13.832050285417054	907504
907611	EDA	a multilevel congestion-based global router	2009	-7.300713303613587	11.578391923158955	907638
908552	HPC	carel: computer aided reliability evaluator for distributed computing networks	1991	-8.234539979813261	15.102361904681025	908579
908567	EDA	optimal finite field multipliers for fpgas	1999	-9.04731996887811	13.869777632887347	908594
908570	EDA	optimal routing algorithms for rectilinear pin clusters in high-density multichip modules	2008	-7.595731246169523	11.527443863590648	908597
908576	Visualization	multiway merging in parallel	1996	-10.079767965275078	11.444024907497043	908603
908636	Crypto	dc-balanced block inversion coding for high-speed links	2006	-9.65292709346673	14.174658096094015	908663
908809	Vision	data transmission over a bus with peak-limited transition activity	2000	-7.2921859107376354	13.522851401830206	908836
909269	EDA	high speed merged array multiplication	1995	-8.973799745594684	13.31232490248668	909296
909945	EDA	low complexity bit-parallel multiplier for gf(2/sup m/) defined by all-one polynomials using redundant representation	2005	-9.039629147171267	13.36416191515602	909972
909968	Embedded	an xor based reed-solomon algorithm for advanced raid systems	2004	-10.638431793176256	14.359373896710016	909995
910221	Arch	a mesochronous pipelining scheme for high-performance digital systems	2006	-7.7244673022624974	13.903066072282796	910248
910292	EDA	a methodology for architecture synthesis of cascaded iir filters on tlu fpgas	1994	-8.84357381969465	13.524161516391375	910319
910298	ML	modular inversion hidden number problem revisited	2014	-10.58517179072656	11.960575853503627	910325
910539	EDA	number-splitting with shift-and-add decomposition for power and hardware optimization in linear dsp synthesis	2000	-8.635616180479381	13.509103684625337	910566
910744	Crypto	statistical properties of the square map modulo a power of two	2014	-10.972815591499195	12.786030364850571	910771
910987	EDA	constant delay logic style	2013	-7.305627999092064	13.559984217939697	911014
910989	Robotics	memory arrangements in turbo decoders using sliding-window bcjr algorithm	2002	-10.608701533033788	14.856534871513205	911016
911165	Theory	new identical radix-2^k fast fourier transform algorithms	2016	-9.221367440841203	13.213052237267306	911192
911271	EDA	a 2.4-gs/s fft processor for ofdm-based wpan applications	2010	-9.517388659072651	14.687867582870247	911298
911298	ML	compression scheme for faster and secure data transmission over networks	2005	-8.664780963047503	11.729168445229552	911325
911361	EDA	a hybrid algorithm for the optimization of area and delay in linear dsp transforms	2011	-8.72149828411519	12.450059631804779	911388
911677	HPC	novel structure for high-speed multihighway serial-to-parallel converter	1988	-8.138002080177783	14.052559484059074	911704
911924	Logic	arithmetic with binary-encoded balanced ternary numbers	2013	-9.18840702464434	12.572610410675384	911951
912185	EDA	design of dual-edge triggered flip-flops based on quantum-dot cellular automata	2012	-7.389896365658712	13.667776771708054	912212
912775	Crypto	double-base scalar multiplication revisited	2017	-10.058597499937632	12.827815546126786	912802
913160	Crypto	an improved ellipticnet algorithm for tate pairing on weierstrass' curves, faster point arithmetic and pairing on selmer curves and a note on double scalar multiplication	2016	-9.895814174386317	12.600770748397313	913187
913273	DB	reversible logic gate cascade network based on series connection	2009	-9.462052821499062	12.590051225175516	913300
913483	Theory	strassen's matrix multiplication algorithm for matrices of arbitrary order	2010	-10.414307112626902	11.661788055262258	913510
913853	EDA	efficient $m$ -ary exponentiation over $gf(2^{m})$  using subquadratic ka-based three-operand montgomery multiplier	2014	-9.163818079745568	13.3970201378086	913880
913912	Robotics	text compression using hybrids of bwt and gbam	2003	-8.944509547449268	11.452552067172716	913939
914255	EDA	an rns based reconfigurable fir filter design using shift and add approach	2014	-8.73621121635883	13.850519574934445	914282
914534	Networks	optimal in/out tcam encodings of ranges	2016	-9.54502042231982	11.691040878562065	914561
914544	Arch	design of a novel error correction coding with crosstalk avoidance for reliable on-chip interconnection link	2014	-7.584281845063912	14.347425315508893	914571
914886	Arch	improving the throughput of on-line addition for data streams	2007	-8.96079332261981	12.943225852495274	914913
915426	Arch	an efficient algorithm to find lattice chains	1996	-10.18103859232033	12.741412642153936	915453
915563	EDA	a flexible fixed-outline floorplanning methodology for mixed-size modules	2013	-7.451996551991328	11.387353631693053	915590
915701	Theory	multiple constant multiplication algorithm for high-speed and low-power design	2016	-8.792951193334456	12.528330601165385	915728
916185	EDA	novel design and fpga implementation of da-rns fir filters	2004	-8.843225279508118	13.892198651540589	916212
916255	HPC	an implementation of gsg with parallel outputs targeting mimo detector	2008	-10.199557863913515	14.761692625366214	916282
916424	EDA	optimal multiple-bit huffman decoding	2006	-10.577793174040233	13.87064695707899	916451
916490	EDA	implementation of multiple-valued multiplier on gf(3m) using current mode cmos	2000	-8.361982569622022	13.325221364223035	916517
916503	Arch	hybrid floating-point modules with low area overhead on a fine-grained processing core	2014	-8.067509265812761	13.969768525493008	916530
916605	EDA	a survey of fpga-based ldpc decoders	2016	-9.88858597849863	15.115072343741875	916632
916726	Crypto	fast distributed almost stable marriages	2014	-8.65115118764893	14.898695562192692	916753
916882	PL	rational arithmetic for minicomputers	1978	-9.081461838950982	12.562448312788387	916909
917142	HPC	hardware/software codesign of finite field datapath for low-energy reed-solomon codecs	2000	-9.381116578345807	14.632601061163873	917169
917210	EDA	a custom instruction approach for hardware and software implementations of finite field arithmetic over f/sub 2163/ using gaussian normal bases	2005	-8.111343963079179	14.133146392406855	917237
917341	Crypto	generating highly nonlinear resilient boolean functions resistance against algebraic and fast algebraic attacks	2015	-10.958377209293443	12.897662307788913	917368
917673	Theory	optimal wiring between rectangles	1981	-7.818283494442375	11.292188063094914	917700
917827	Arch	software viterbi decoder with sse4 parallel processing instructions for software dvb-t receiver	2009	-9.78399815497468	15.0392838664865	917854
918220	Theory	a circular binary search	1992	-9.843633221552073	11.419490435091651	918247
919136	Crypto	the multiple number field sieve with conjugation and generalized joux-lercier methods	2015	-10.351576066422393	12.642212534543965	919163
919209	Vision	fast image labeling using local operators on mesh-connected computers	1989	-9.974138361470326	11.903106399339212	919236
919568	Theory	normal basis of the finite field f2(p-1)pm over f2	1997	-10.398500720856916	12.901376952444437	919595
919613	Theory	priority queues on parallel machines	1999	-10.124891347669221	11.55954538265238	919640
919871	Embedded	error elimination ecc by horizontal error detection and vertical-ldpc ecc to increase data-retention time by 230% and acceptable bit-error rate by 90% for 3d-nand flash ssds	2018	-9.080129879352077	14.512947529989884	919898
920013	Arch	an 8 × 8 20 gbps reconfigurable load balanced tdm switch ic for high-speed networking	2012	-8.812771559946789	14.817929328160545	920040
920145	Arch	variations on truncated multiplication	2003	-8.662121727467785	13.594236599104926	920172
920230	Vision	diagnosabilities of regular networks under three-valued comparison models	2017	-8.142831638790058	14.925852931076724	920257
920342	Arch	scans as primitive parallel operations	1987	-9.367454049460529	11.42596936901386	920369
920416	EDA	routing congestion estimation with real design constraints	2013	-7.332596473696923	11.71733005146024	920443
920470	Arch	analysis and coding schemes for the flash normal-laplace mixture channel	2015	-10.272615271215486	14.495564619408992	920497
920503	HPC	a block-parallel architecture for initial and fine synchronization in ofdm systems	2013	-9.670726697435132	13.684174579837814	920530
920523	Arch	an energy-efficient multiple-input multiple-output (mimo) detector architecture	2011	-10.124253796652104	15.07190357500582	920550
920597	Web+IR	a locally adaptive data compression scheme	1986	-9.236173866453877	11.68855731180813	920624
920851	Theory	two vlsi structures for the discrete fourier transform	1983	-9.186591027542322	12.772137926654613	920878
921032	EDA	single-layer obstacle-aware routing for substrate interconnections	2015	-7.763266389902699	11.4469889036846	921059
921226	Robotics	a study of vlsi symmetric fir filter structures	1992	-8.918207450475588	13.439250031517775	921253
921296	Embedded	a correctly rounded mixed-radix fused-multiply-add	2018	-8.928831489343889	12.605625524660265	921323
921304	EDA	baud-rate channel equalization in nanometer technologies	2004	-8.286770771133101	14.019156121248574	921331
921311	Logic	a new euclidean division algorithm for residue number systems	1996	-9.06069765544176	12.82791743829808	921338
921735	EDA	detecting errors in a polynomial basis multiplier using multiple parity bits for both inputs	2007	-8.658104184390028	13.641645785593456	921762
921806	Arch	an efficient memory system for the simd construction of a gaussian pyramid	1996	-8.973732416584372	13.07634289112087	921833
921857	Crypto	a generalisation of the conjugation method for polynomial selection for the extended tower number field sieve algorithm	2016	-10.747878835075436	12.653185510727026	921884
921956	Visualization	a low-complexity viterbi decoder for space-time trellis codes	2010	-10.174834199841506	14.9700654487683	921983
922044	EDA	improving power-awareness of pipelined array multipliers using two-dimensional pipeline gating and its application on fir design	2006	-8.00410751638814	13.50484832542776	922071
922471	EDA	design and implementation of scalable low-power montgomery multiplier	2004	-8.014717524926594	13.718247503549993	922498
922899	EDA	high-speed and energy-efficient carry skip adder operating under a wide range of supply voltage levels	2016	-7.567045473625819	13.694569169418676	922926
922942	EDA	architecture design of the re-configurable 2-d von neumann cellular automata for image encryption application	2005	-8.107254954216845	14.027579692505586	922969
923019	EDA	an efficient approach to verifying galois-field arithmetic circuits of higher degrees and its application to ecc decoders	2014	-8.323086399402321	12.790892038069805	923046
923600	Arch	high-performance and area-efficient reduction circuits on fpgas	2005	-8.288512317321693	13.659390821265086	923627
924073	Theory	on a new class of inversive pseudorandom numbers for parallelized simulation methods	2001	-10.936489843283784	12.731438374595893	924100
924453	HCI	experiences on developing digital down conversion algorithms using xilinx system generator	2013	-9.421278953388887	14.878604091827285	924480
924531	ML	concurrent error detection architectures for field multiplication using gaussian normal basis	2010	-8.175444017133067	13.538711336338904	924558
924550	Theory	solving some combinatorial problems on arrays with one-way dataflow	1990	-11.019844936817618	11.558976195906322	924577
924764	EDA	low-latency voltage-racing winner-take-all (vr-wta) circuit for acceleration of learning engine	2017	-7.759376044902856	13.47166593583141	924791
924872	EDA	on the lower bound to the vlsi complexity of number conversion from weighted to residue representation	1993	-8.889480158853251	12.930097302437634	924899
925146	Theory	a potential-driven approach to constructing rectilinear steiner trees	1993	-9.302034066118226	11.504439714026944	925173
925207	EDA	a 61 μa/mhz reconfigurable application-specific processor and system-on-chip for internet-of-things	2015	-7.520895327042603	14.414432727782565	925234
925442	EDA	parallelized radix-2 scalable montgomery multiplier	2007	-8.380464236859364	13.925700196260614	925469
925909	Visualization	serial adders with overflow correction	1971	-8.834905477686425	13.024012454015605	925936
925934	EDA	optimal parallel clustering algorithms on a reconfigurable array of processors with wider bus networks	1999	-9.651241117067356	11.96393539534458	925961
925994	Theory	systolic polynomial evaluation and matrix multiplication with multiple precision	1985	-8.815857457400677	13.390199470379246	926021
926031	ML	on the optimal recovery threshold of coded matrix multiplication	2017	-10.599975304474713	13.79633835675412	926058
926167	EDA	a novel minloop sb design to improve fpga routability	2009	-7.415871783425566	11.452460282846978	926194
926329	EDA	fault secure encoder and decoder for nanomemory applications	2009	-9.081602674216176	14.412181359038632	926356
926461	EDA	memristor-based circuits for performing basic arithmetic operations	2011	-7.964532144936569	13.215364913878426	926488
926911	Metrics	efficient coding scheme for ddr4 memory subsystems	2018	-8.91446504632141	14.560613780208602	926938
927008	Arch	partial product reduction for parallel cubing	2007	-8.563774977063503	13.160178091674652	927035
927045	Theory	hash, displace, and compress	2009	-9.462578483515255	11.371007591729526	927072
927261	Arch	digit-serial systolic architectures for inversions over gf(2m)	2006	-8.776755678680143	13.531397885970636	927288
927399	EDA	area-delay efficient fft architecture using parallel processing and new memory sharing technique	2012	-8.642978994903919	13.786382983838894	927426
927494	Arch	high-throughput vlsi architecture for fft computation	2007	-9.056989953431485	13.955879222221961	927521
927655	HPC	a new algorithm for computing the smith normal form and its implementation on parallel machines	2004	-10.470624307552768	11.782337675757073	927682
927718	EDA	a configurable fractionally-spaced blind adaptive equalizer for qam demodulators	2007	-9.776776351686042	14.687682012408084	927745
927874	Theory	laying out graphs using queues	1992	-11.096439131215117	11.681580663905326	927901
927948	EDA	efficient algorithms for layer assignment problem	1987	-7.683034393931878	11.295872139499574	927975
928172	EDA	steiner tree based rotary clock routing with bounded skew and capacitive load balancing	2011	-7.2815892055967995	12.0442942084032	928199
928255	HPC	transpose coding on the systolic array	1992	-9.025805697407547	12.446625604794605	928282
928325	EDA	matching-based methods for high-performance clock routing	1993	-7.519200261021505	11.597853858292954	928352
928359	EDA	an efficient design technique for high performance dynamic feedthrough logic with enhanced noise tolerance	2011	-7.3407386584777266	13.644676217314355	928386
929070	HPC	modified sliding-block distributed arithmetic with offset binary coding for adaptive filters	2011	-8.912246403263822	13.564079877945698	929097
929555	EDA	cop: a crosstalk optimizer for gridded channel routing	1996	-7.448926695490524	11.536825891894114	929582
929668	Theory	reducing i/o complexity by simulating coarse grained parallel algorithms	1999	-10.495470315499151	11.635797140851006	929695
929695	Crypto	on the linear complexity of the power generator	2001	-10.619850015831076	11.429151642823227	929722
929703	SE	fast parallel montgomery binary exponentiation algorithm using canonical- signed-digit recoding technique	2009	-7.413042101123217	14.986964404460519	929730
930261	Visualization	an improved sliding window algorithm for max-log-map turbo decoder and its programmable lsi implementation	2005	-10.161782915931724	14.764118519351552	930288
930317	EDA	high-speed crc computations using improved state-space transformations	2009	-8.904072763279993	13.049539845701835	930344
930404	Theory	systolic algorithms for some scheduling and graph problems	1990	-8.846340548675688	12.507621373649721	930431
931483	Theory	large sorting and routing problems on the hypercube and related networks	1991	-10.114951818498634	11.748115057484037	931510
931777	ML	a neural network architecture for the decoding of long constraint length convolutional codes	1990	-10.347455171109514	14.435244696918046	931804
931793	Arch	customizing wide-simd architectures for h.264	2009	-9.721440653502405	14.637888426341114	931820
932078	EDA	hardware implementation of math module based on cordic algorithm using fpga	2013	-8.723770551914885	13.690250284502454	932105
932450	EDA	cordic rotator for frequency translation	2016	-9.181723786408721	14.014187440456695	932477
932831	Crypto	factoring integers using simd sieves	1993	-9.673083998723145	12.384450473689899	932858
932983	Mobile	implementation of an uwb impulse-radio acquisition and despreading algorithm on a low power asip	2008	-9.565182821712558	14.846893312618892	933010
933198	Robotics	high-speed lms equalizer for spread spectrum system based on fpga	2011	-9.619033835924366	14.450851574739444	933225
933477	Visualization	a general hardware-oriented method for evaluation of functions and computations in a digital computer	1977	-9.176458042992556	12.859527154095273	933504
933527	Theory	a parametric error analysis of goldschmidt's division algorithm	2005	-8.998114347948224	13.08887501419964	933554
933530	Theory	hardware implementation of an additive bit-serial algorithm for the discrete logarithm modulo 2/sup k/	2005	-8.919629529075168	13.400184317239056	933557
933611	Crypto	faster cofactorization with ecm using mixed representations	2018	-10.044517867833335	12.579278390176068	933638
933817	EDA	efficient breakout routing in printed circuit boards	1997	-7.742254827945569	11.372449006051125	933844
933882	Arch	a pipelined vlsi architecture for a list sphere decoder	2006	-10.259356438597516	14.797772631577153	933909
933896	Theory	minimizing sums of addition chains	1991	-10.530853517094481	11.913636534364095	933923
933948	Vision	a low-cost high-speed self-checking carry select adder with multiple-fault detection	2018	-7.733103362118522	13.240718451940776	933975
934687	Theory	degrees of freedom and modular structure in matrix multiplication	1971	-10.025222298780447	12.589663662246686	934714
934784	Theory	huffman tree decomposition and its coding applications	2003	-9.747649213794023	11.812334818248596	934811
934961	Theory	an optimal sorting algorithm for mesh connected computers	1986	-10.26706916600522	11.52594146084	934988
934979	EDA	implementation of efficient parallel discrete cosine transform using stochastic logic	2016	-8.787115271867831	13.80680717801848	935006
935401	Theory	optimal resilient sorting and searching in the presence of memory faults	2006	-8.57927163045217	14.804311110244946	935428
935479	EDA	fpga design of high throughput ldpc decoder based on imprecise offset min-sum decoding	2015	-10.122017252471572	14.71635930956934	935506
935860	EDA	vlsi design of a digital rfi cancellation scheme for vdsl transceivers	2004	-9.731557483521062	15.062394310644612	935887
935879	EDA	hierarchical compression of color look up tables	2007	-8.583836968284812	11.506856732181506	935906
935952	EDA	a novel, high-speed, reconfigurable demapper-symbol deinterleaver architecture for dvb-t	1999	-9.945591992561027	15.05516424419115	935979
935954	EDA	high speed recursion-free cordic architecture	2010	-8.854376016920797	13.547231047895444	935981
935961	Theory	a double-digit lehmer-euclid algorithm for finding the gcd of long integers	1995	-9.556499891036301	12.852873746803894	935988
936701	Arch	a note on possible applications of fourier representations in circuit design over reprogrammable technological platforms	2007	-8.545708056025036	13.080059171445734	936728
937004	Embedded	a new systolic realization for the discrete fourier transform	1993	-9.122813612769686	13.367740491469672	937031
937091	Visualization	a fast and low-complexity operator for the computation of the arctangent of a complex number	2017	-9.124677442793873	13.069043672189133	937118
937108	EDA	look-up tables (luts) for multiple-valued, combinational logic	1998	-7.8364170819607395	13.382326439789429	937135
937457	Visualization	hardware-oriented algorithm for quaternion-valued matrix decomposition	2011	-9.396124658254498	13.312769118023073	937484
937672	Arch	fpga implementation of fir filter using m-bit parallel distributed arithmetic	2006	-8.602812847618665	13.714717022664098	937699
938177	EDA	fir filter synthesis considering multiple adder graphs for a coefficient	2008	-9.110708992669467	13.173577098593947	938204
938186	Theory	parallel exponentiation using common-multiplicand-multiplication and signed-digit-folding techniques	2004	-9.689385701530153	13.06488937055818	938213
938607	HPC	successive matrix squaring algorithm for parallel computing the weighted generalized inverse amn+	2000	-9.874545613119839	12.113456001458873	938634
938696	Theory	entrophy and data compression performances	1998	-9.368060845191089	11.617199775363028	938723
938935	Logic	fpga implementation of easi algorithm	2007	-9.328521361271207	13.281799515702724	938962
938939	Crypto		2015	-11.059613330066549	12.825260890747677	938966
939583	Arch	parallel processing for computationally intensive speech analysis operations	1983	-8.963124942355204	13.112606006703718	939610
940010	Theory	an efficient vlsi dictionary machine	1984	-9.01782941497972	11.770478811624894	940037
940395	EDA	on the vlsi design of a pipeline reed-solomon decoder using systolic arrays	1988	-9.908620831619919	14.437352900387001	940422
940524	EDA	parallel viterbi algorithm implementation: breaking the acs-bottleneck	1989	-9.973411925047834	14.346820870306773	940551
940831	Crypto	computing special powers in finite fields	2004	-10.518576125163174	11.60709308611808	940858
941002	Crypto	on random walks for pollard's rho method	2001	-10.627749006540816	11.307712941595687	941029
941581	HPC	efficiency of matrix multiplication on the cross-wired mesh array	2014	-9.383281534063011	12.332176602565427	941608
942038	Arch	vlsi implementation of a quasi-ml, energy efficient fixed complexity sphere decoder for mimo communication system	2010	-10.036487569205574	14.957907593341535	942065
942055	Visualization	clarifications and optimizations on rounding for ieee-compliant floating-point multiplication	2018	-8.617076069966489	13.502667693301358	942082
942066	EDA	parallel counter design using four-valued threshold logic	1978	-7.511541603151159	13.1601211694482	942093
942693	EDA	a piecewise cubic polynomial interpolation algorithm for approximating elementary function	2015	-9.311658211511935	12.989448860411375	942720
942836	ML	minimum distance automata in parallel networks for optimum classification	1989	-9.999098540692033	12.140719898423484	942863
942914	EDA	a new approach to simultaneous buffer insertion and wire sizing	1997	-7.47996757596722	11.394881265506857	942941
943350	HPC	algorithmic fault tolerance for matrix operations on triangular arrays	1989	-9.109930133389916	12.733578842360096	943377
943505	EDA	low-power approximate multipliers using encoded partial products and approximate compressors	2018	-9.233209746840792	13.954044674779372	943532
943781	Robotics	a fast pipelined fft unit	1994	-8.877325039612401	13.197606494101667	943808
944599	EDA	finite precision bit-width allocation using sat-modulo theory	2009	-8.752976877310816	12.751430799819767	944626
944638	EDA	design, analysis, and evaluation of concurrent checking sorting networks	1997	-7.849491610342863	13.03273607507375	944665
945035	EDA	power-efficient decoder implementation based on state transparent convolutional codes	2012	-9.946382402847957	14.567639059346789	945062
945141	EDA	high-throughput non-binary ldpc decoder based on aggressive overlap scheduling	2017	-10.135218796620316	14.715664229051376	945168
945576	EDA	two approaches for a single-chip fpga implementation of an encryptor/decryptor aes core	2003	-7.8800487155610215	14.433637304385178	945603
945686	Vision	generation of all reed-muller expansions of a switching function	1994	-9.31354631975993	12.851861863538453	945713
945941	EDA	a low-cost continuous flow parallel memory-based fft processor for ultra-wideband (uwb) applications	2008	-9.48250458230295	14.578490979318454	945968
946135	Theory	a faster algorithm for the all-pairs shortest path problem and its application	2004	-10.4634524104049	11.57695980057908	946162
946342	HPC	memory conflict analysis and implementation of a re-configurable interleaver architecture supporting unified parallel turbo decoding	2010	-9.982763959872207	15.020959893027086	946369
946541	Theory	a larger class of cryptographic boolean functions via a study of the maiorana-mcfarland construction	2002	-11.03419051730284	12.872582113965326	946568
946898	HPC	a parallel recursive shortest spanning tree algorithm for image segmentation in distributed computing environment	1999	-10.833972960095362	11.613202053263313	946925
947070	Web+IR	xml tree structure compression	2008	-8.909829834187605	11.34989437838868	947097
947489	Theory	optimal two-level unequal error control codes for computer systems	1996	-10.94795131771379	14.178636514555096	947516
948014	Theory	parallelizing explicit formula for arithmetic in the jacobian of hyperelliptic curves	2003	-10.128707596775246	12.630139745166565	948041
948161	DB	towards optimal use of multi-precision arithmetic: a remark	2006	-9.357428010094882	12.836856199955635	948188
948258	Crypto	a four-megacycle, 24-bit checked binary adder	1960	-7.496394217063285	12.918843744651976	948285
948631	Robotics	towards a triple mode common operator fft for software radio systems	2012	-9.037328153982052	13.468926123266803	948658
948693	Visualization	optimized low-power synchronizer design for the ieee 802.11a standard	2003	-9.928365071562892	15.041733696828475	948720
949014	Networks	system design and fault tolerance analysis of the distributed storage system with solid state recorder on spacecraft	2014	-9.70159535716714	14.552259985499015	949041
949057	EDA	algorithmes compensés en arithmétique flottante : précision, validation, performances. (compensated algorithms in floating point arithmetic : accuracy, validation, performances)	2007	-9.0485172094225	12.78025282119917	949084
949072	EDA	low-latency list decoding of polar codes with double thresholding	2015	-10.178970862009377	14.704044862066475	949099
949273	Theory	highly resilient correctors for polynomials	1992	-11.000470903780782	12.354929594791908	949300
949400	Arch	static differential ncl gates: toward low power	2015	-7.2392239698498235	13.694507353401615	949427
949470	EDA	digit-serial gnb multiplier based on tmvp approach over gf(2m)	2013	-9.151857661413072	13.377127738464987	949497
949507	EDA	recycled error bits: energy-efficient architectural support for higher precision floating point	2013	-7.998318703384397	14.096337563655672	949534
949646	EDA	design and implementation of a soft-decision decoder for cortex codes	2010	-10.569754089431818	14.692647072538664	949673
950084	EDA	self-scaling evolution of analog computation circuits with digital accuracy refinement	2015	-7.898911448270716	13.160647781803995	950111
950715	ML	speeding up distributed gradient descent by utilizing non-persistent stragglers	2018	-10.803493515062897	14.464756787038276	950742
951166	NLP	a note on radix conversion for integers	1971	-9.49842225860678	12.474305653201645	951193
951454	EDA	a digital circuit design of state-space recurrent neural networks	2008	-8.576977529814275	13.215032863585105	951481
951783	EDA	parr: pin access planning and regular routing for self-aligned double patterning	2015	-7.542056139332005	11.63611486290285	951810
952130	Crypto	a generalized correlation attack with a probabilistic constrained edit distance	1992	-10.959980571168	12.960740312109827	952157
952550	Theory	parallel regognition and parsing on the hypercube	1991	-8.916682371428037	12.69834896986752	952577
952811	Graphics	approximating sine functions using variable-precision taylor polynomials	2009	-9.335211645585648	13.064262272598286	952838
952992	EDA	a 16-bit barrel-shifter implemented in data-driven dynamic logic ($d ^3 l$)	2006	-7.513486891858432	13.510387401371498	953019
953055	Arch	fpap: a folded architecture for energy-quality scalable convolutional neural networks	2019	-8.741464375876074	13.759172389291889	953082
953578	Theory	about the efficiency of real time sequences fft computing	2007	-9.275865907597678	12.715453286107605	953605
953865	Arch	full-custom cmos realization of a high-performance binary sorting engine with linear area-time complexity	2003	-8.368563831151835	13.228113723636374	953892
954193	EDA	hcdn: hybrid-mode clock distribution networks	2019	-7.348319112457743	13.74667651345555	954220
954230	EDA	hardness of crosstalk minimization in two-layer channel routing	2017	-7.631656203865014	11.596563114102574	954257
954258	Vision	error-correcting codes with byte error-detection capability	1983	-10.987517778379534	14.259803460810986	954285
954723	Robotics	a dedicated hardware system for a class of nonlinear order statistics rational hybrid filters with applications to image processing	1999	-9.183524484742698	13.068857341841738	954750
954827	ML	highly efficient universal coding with classifying to subdictionaries for text compression	1994	-8.930302601660511	11.500556578760413	954854
954969	Arch	vlsi implementation of a shift-enabled reconfigurable array	2008	-8.782200759311888	13.07508483700584	954996
955011	HPC	a space-efficient parallel sequence comparison algorithm for a message-passing multiprocessor	1989	-10.097517831009053	11.447710482129796	955038
955110	Theory	quantum fourier transform over symmetric groups: improved result	2014	-10.81901722272327	11.334144554689946	955137
955334	Arch	regular, area-time efficient carry-lookahead adders	1985	-8.636260846731531	12.574123670346287	955361
955466	Arch	an efficient mmse equalizer implementation for 4×4 mimo-ofdm systems in frequency selective fast varying channels	2007	-10.02285963748041	14.959537518654106	955493
955522	EDA	low power digital signal processing scheme via stochastic logic protection	2012	-8.625945759667307	14.400377507192564	955549
955679	EDA	a novel configurable flip flop design using inherent capabilities of quantum-dot cellular automata	2018	-7.269302308778817	13.260363503342898	955706
955936	Crypto	correlation immune functions with respect to the q-transform	2017	-10.982872003873329	12.791843272353132	955963
955980	EDA	built-in test with modified-booth high-speed pipelined multipliers and dividers	2003	-8.62040670671948	13.584176497284465	956007
956508	DB	space saving key-lock access control system (abstract only)	1987	-11.040454454544694	14.11497813928186	956535
956637	Theory	a parallel median algorithm	1985	-10.678599401351613	11.392218043871505	956664
956971	EDA	construction of the cyclic block-type ldpc codes for low complexity hardware implementation	2008	-10.436674991702311	14.617322856885533	956998
957661	EDA	hardware realization of residue number system algorithms by boolean functions minimization	2018	-8.891920972192278	13.261003052388315	957688
957749	Arch	a 400 mhz wave-pipelined 8/spl times/8-bit multiplier in cmos technology	1993	-7.927844127627697	13.35574986069816	957776
957813	EDA	hardware-efficient matrix inversion algorithm for complex adaptive systems	2012	-9.098947300250574	13.354133699958346	957840
957887	EDA	bundled data asynchronous multipliers with data dependent computation times	1997	-8.430948015635153	13.617075035524875	957914
958142	Vision	parallel memory systems for image processing	1989	-8.795945059769473	12.268725350788598	958169
958154	Crypto	application of continued fractions for fast evaluation of certain functions on a digital computer	1972	-9.688136858280537	12.716041639273676	958181
958271	EDA	equidistance routing in high-speed vlsi layout design	2005	-8.135836333694401	11.388143640665998	958298
958285	HPC	structural outlooks for the otis-arrangement network	2011	-9.55166156217082	12.359100813219808	958312
958586	EDA	efficient design of binary to rns converters	1999	-8.951274344917117	13.388554861250984	958613
958738	EDA	improved synthesis of compressor trees in high-level synthesis for modern fpgas	2018	-8.034576218102664	13.297874621184633	958765
958767	Arch	enhancing the reliability of mlc nand flash memory systems by read channel optimization	2015	-7.867784406843432	14.550088371004195	958794
958819	EDA	optimizing imprecise fixed-point arithmetic circuits specified by taylor series through arithmetic transform	2008	-8.76075569034072	12.372705349251882	958846
959501	EDA	wordlength optimization for linear digital signal processing	2003	-8.400706348546295	12.736233876783773	959528
959646	EDA	a performance and routability driven router for fpgas considering path delays	1995	-7.248168294870997	11.683529020846008	959673
959820	HPC	a look-up scheme for scaling in the rns	1999	-9.365498750860256	12.991331067384765	959847
960222	Theory	a note on shor's quantum algorithm for prime factorization	2005	-10.353312447045605	11.84929463798592	960249
960587	Embedded	low-power implementation of polyphase filters in quadratic residue number system	2004	-8.882027157907311	13.699198318404884	960614
961121	Embedded	fault tolerance in multisensor networks	1996	-8.020620760010614	14.936762066029155	961148
961410	Theory	a comparison of the correlational behavior of random number generators for the ibm 360	1968	-10.977505662029872	12.774293236124251	961437
961633	PL	small-data computing: correct calculator arithmetic	2017	-8.653951494113496	11.739664479476756	961660
961650	Crypto	a new bit-serial architecture for field multiplication using polynomial bases	2008	-7.533390372789143	14.785591433463733	961677
961845	EDA	architecture and simulation of a hybrid memristive multiplier network using redundant number representation	2015	-7.9009507316050875	13.12951913850832	961872
962117	Arch	e-tcam: an efficient sram-based architecture for tcam	2014	-7.434168041028126	14.04144408878078	962144
962205	Theory	baby-step giant-step algorithms for non-uniform distributions	2000	-10.748807715251713	11.43582416300769	962232
962324	HPC	a study of data interlock in computational networks for sparse matrix multiplication	1987	-8.934468010465736	12.410149843966146	962351
962634	HPC	a tutorial on crc computations	1988	-10.221715711729523	14.026639926001254	962661
962658	HPC	low-latency approximate matrix inversion for high-throughput linear pre-coders in massive mimo	2016	-10.047423061835289	15.003975610489787	962685
962879	Theory	a comparison between the polyphase and oscillating sort techniques	1963	-9.38404279657018	11.382403372751611	962906
962950	HPC	embedding the optimal all-to-all personalized exchange on multistage interconnection networks+	2016	-8.512411791499852	13.452779790879855	962977
962980	HPC	algorithms and hardware for data compression in point rendering applications	2004	-8.7258086494859	11.363662501471298	963007
963362	DB	well-balanced successive simple-9 for inverted lists compression	2017	-8.815801745146016	11.422204381934257	963389
963794	Visualization	word-based text compression	2008	-8.897131996108056	11.458012429777186	963821
963898	HPC	time-size tradeoffs for reconfigurable meshes	1996	-9.444318180581186	12.350549632081682	963925
963976	Arch	two storage code constructions allowing partially collaborative repairs	2014	-10.890261809755945	14.85660543170324	964003
964278	Visualization	family of fast linearly independent ternary arithmetic transforms	2004	-9.927397333532037	12.54760453976455	964305
964309	Theory	optimal book embeddings of the fft, benes, and barrel shifter networks	1986	-8.855660203081738	11.952776319697106	964336
964470	EDA	over-the-cell channel routing for high performance circuits	1992	-7.612385657872398	11.511668031306865	964497
964643	EDA	design of novel carry save adder using quantum dot-cellular automata	2017	-7.362200481898012	13.504469862427902	964670
964672	EDA	performance evolution of 4-b bit mac unit using hybrid gdi and transmission gate based adder and multiplier circuits in 180 and 90 nm technology	2018	-7.3758620184407295	13.72903528239537	964699
964783	Arch	an area efficient 1024-point low power radix-22 fft processor with feed-forward multiple delay commutators	2018	-8.461650700805839	14.148167533221793	964810
964801	Theory	high performance signal-modeling by pencil-of-functions method: band-pass case	1986	-9.48090150449034	12.842178377576168	964828
964871	EDA	correctly rounded floating-point division for dsp-enabled fpgas	2012	-8.413402302479808	13.475719150650265	964898
964935	EDA	lvdcsl: a high fan-in, high-performance, low-voltage differential current switch logic family	1998	-7.361871271110713	13.761571535247741	964962
964949	Theory	efficient algorithm for the partitioning of trees	1974	-10.750548888223172	11.91125459514982	964976
965162	Embedded	an fft circuit using nested rns in a digital spectrometer for a radio telescope	2016	-9.059802515844293	13.999742946559836	965189
965198	Theory	arithmetic complexity of unordered sparse polynomials	1976	-9.439565441699727	11.692394019548793	965225
965674	EDA	session 3 (special session): arithmetic for image and signal processing	2014	-8.508368722393651	12.62684931686332	965701
965720	Arch	toggle-registers generating in parallel k kth decimations of m-sequences xp+ xk+ 1 design tables	1979	-9.228825969620383	13.21002559808591	965747
965842	Arch	on the topographic equivalence between voltage mode and current mode ranked order filters for array processors	2006	-8.046483590518733	12.703624093309168	965869
965958	EDA	novel power-delay-area-efficient approach to generic modular addition	2007	-8.452925848078609	13.525297863973035	965985
966071	HPC	data manipulation on the distributed memory bus computer	1995	-8.822948971590547	11.922447789834976	966098
966276	EDA	an mpcn-based bch codec architecture with arbitrary error correcting capability	2015	-9.812341391308765	14.397708172120154	966303
966408	EDA	usage of application-specific switching activity for energy minimization of arithmetic units	2004	-7.2493533290657775	13.592242483258715	966435
966900	Crypto	concurrent interleaving architectures for high-throughput channel coding	2003	-10.229894849811078	15.07446024777644	966927
966956	HPC	high performance fft on multicore processors	2010	-9.571815679659744	14.611693427395124	966983
967218	Theory	an mpi-based system for testing multiprocessor and cluster communications	2008	-9.226153193400037	11.348628539139705	967245
967319	EDA	unifying cordic and box-muller algorithms: an accurate and efficient gaussian random number generator	2013	-8.324736660007307	13.412169127043445	967346
967350	EDA	fpga implementation of the multiplication operation in multiple-precision arithmetic	2017	-7.33263822444538	14.91319792103264	967377
967648	HPC	a novel address mapping scheduling strategy for continuous flow parallel fft implementation	2006	-8.724863524484709	13.72147706728399	967675
967812	EDA	a novel coefficient ordering based low power pipelined radix-4 fft processor for wireless lan applications	2003	-9.388921312029128	14.429000371718244	967839
967813	NLP	exponetiation in finite fields using dual basis multiplier	1990	-9.16850938139288	13.41809996567998	967840
968360	EDA	a fpga ieee-754-2008 decimal64 floating-point multiplier	2009	-8.479343980749675	13.750937826748393	968387
968538	Arch	configurable architecture for double/two-parallel single precision floating point division	2014	-8.364543717764482	13.97007965043257	968565
968602	EDA	ilp-based alleviation of dense meander segments with prioritized shifting and progressive fixing in pcb routing	2015	-7.519630254995068	11.705515461367213	968629
968713	Arch	macwilliams type identities for some new $m$-spotty weight enumerators	2012	-11.08518870727392	13.97014730666726	968740
968802	DB	an adaptive method for unknown distributions in distributive partitioned sorting	1985	-9.449730198802504	11.341821906618	968829
968994	EDA	area x delay (a t) efficient multiplier based on an intermediate hybrid signed-digit (hsd-1) representation	1999	-8.758665172975912	13.114954510496647	969021
969074	EDA	an efficient surface-based low-power buffer insertion algorithm	2005	-7.230403936660702	11.537861952364665	969101
969137	EDA	parallel positive justification in sdh c_4 mapping	1997	-8.394082767731947	13.510404479994671	969164
969148	Arch	probabilistic counter updates for predictor hysteresis and bias	2006	-7.542670563831514	13.771218720724738	969175
969718	Arch	intra-chip address-presetting data-transfer scheme using four-valued encoding	2004	-7.450555397010008	13.859313151530626	969745
969915	Theory	tables of maximally equidistributed combined lfsr generators	1999	-10.961269004378307	12.8657790071734	969942
970430	Arch	digital hardware for sine-cosine function	1977	-9.128760270315684	12.868596019329877	970457
970499	Arch	cordic-augmented sandbridge processor for channel equalization	2005	-9.777523881548099	15.067824946524048	970526
970605	ML	efficiently computable distortion maps for supersingular curves	2008	-10.773582414559783	12.401908516954613	970632
970851	EDA	planning buffer locations by network flows	2000	-7.478365780336538	11.464833726660714	970878
971132	EDA	fast nearest neighbor algorithms on a linear array with a reconfigurable pipelined bus system	1997	-9.667389232164693	11.982081374127945	971159
971504	EDA	efficient architecture for reed-solomon decoder	2012	-9.989796427164698	14.612649184947328	971531
971553	EDA	recursive bisection based mixed block placement	2004	-7.344522376919607	11.366569806148329	971580
971560	EDA	crop: fast and effective congestion refinement of placement	2009	-7.3848782585991275	11.486747079092202	971587
971673	HPC	implementation of sparse matrix arithmetic on a dsp processor	2003	-8.871938655840312	13.264185503086937	971700
971679	Robotics	high-speed ldpc encoder architecture for digital video broadcasting systems	2012	-10.024838232987207	14.919236420587005	971706
971739	EDA	symbolic noise analysis approach to computational hardware optimization	2008	-8.313570871468446	12.789967397278359	971766
971797	EDA	arithmetic logic circuits using self-timed bit level dataflow and early evaluation	2001	-7.333402582774638	13.351568915979545	971824
971818	EDA	high performance fpga-based decimal-to-binary conversion schemes for decimal arithmetic	2013	-8.437315797822443	13.474567627060583	971845
971868	Theory	improved generic algorithms for 3-collisions	2009	-9.533144396838301	11.417092983429225	971895
972018	HPC	online compression of ascii files	2004	-8.843683263575464	11.470140522434447	972045
972188	Mobile	fractional bits-per-cell for nand flash with low read latency	2017	-11.086072959909522	14.608710730114355	972215
972212	Robotics	a fast simulation approach to assess the influence of bluetooth communication on distance control between vehicles	2010	-9.880950259651033	14.118036662787835	972239
972250	ML	efficient multi-bit shifting algorithm in multiplicative inversion problems	2005	-9.29476229958006	13.184131394864838	972277
972450	Vision	implementation of a single chip, pipelined, complex, one-dimensional fast fouriertransform in 0.25 mu m bulkcmos	2002	-8.21458207136007	13.85911561348294	972477
972880	Vision	hard-wired multipliers with encoded partial products	1991	-8.928943319511287	13.094286792447916	972907
972947	Arch	energy-efficient hardware architecture and vlsi implementation of a polyphase channelizer with applications to subband adaptive filtering	2010	-9.164523042785838	14.199559210665257	972974
973238	EDA	geometry independent wirelength estimation method in vlsi routing	2013	-7.4782036216981576	11.425297386244399	973265
973288	EDA	retiming for dsm with area-delay trade-offs and delay constraints	1999	-7.322556450462318	11.376552334101019	973315
973363	HPC	a new measure in system-level diagnose of hypercubes	1993	-8.17306395909796	15.085209754261172	973390
973427	PL	how to read floating point numbers accurately (with retrospective)	1990	-9.628218851921439	12.458137819910505	973454
973699	EDA	a novel, high performance and power efficient implementation of 8×8 multiplier unit using mt-cmos technique	2013	-8.030742202330543	13.647264796243716	973726
974095	Theory	an extension of the shannon theory approach to cryptography	1977	-10.988786601634368	14.34433380065484	974122
974439	Crypto	efficient and generalized pairing computation on abelian varieties	2008	-10.0158261335584	12.755255295630107	974466
974533	Embedded	a novel method for error correction using redundant residue number system in digital communication systems	2015	-10.712322851081153	14.526452026367304	974560
974684	Theory	on efficient parallel algorithms for solving set recurrence equations	1993	-10.443156984077524	11.395275343713514	974711
974995	Crypto	complexity analysis of finite field digit serial multipliers on fpgas	2012	-8.883855412776168	13.426972257027936	975022
975005	EDA	practical considerations in the synthesis of high performance digital filters for implementation on fpgas	2002	-8.691057200905597	13.422679225864078	975032
975084	EDA	multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination	1996	-8.91712152451089	12.93804965075974	975111
975408	EDA	area-efficient check node unit architecture for single block-row quasi-cyclic ldpc codes	2014	-10.391321912718961	14.682170278937647	975435
975468	EDA	circuit realization of spectral transforms in fibonacci interconnection topologies	2001	-9.727023374959062	12.115784318503403	975495
975548	Theory	the imaginary sliding window as a new data structure for adaptive algorithms	2008	-8.983653327163475	11.353826749869366	975575
975662	Robotics	a modified gradient descent bit flipping decoding scheme for ldpc codes	2017	-10.182356481043794	14.733491298674373	975689
975666	Theory	an accelerated algorithm for solving svp based on statistical analysis	2015	-10.622199203399667	11.623933645941019	975693
975787	EDA	vlsi architecture of digital matched filter and prime interleaver for w-cdma	2002	-10.171964173093249	15.11161147133007	975814
975877	PL	waterrpg: a graph-based dynamic watermarking model for software protection	2014	-11.019981975118576	13.473930493026467	975904
976541	Theory	fully asynchronous, robust, high-throughput arithmetic structures	1995	-8.300478813728233	13.394105559736044	976568
976755	Visualization	a note on fast base extension for residue number systems with three moduli	1975	-9.585245479752556	12.790163809259285	976782
976938	Mobile	low-power pre-decoding based viterbi decoder for tail-biting convolutional codes	2009	-9.99116700558914	14.877733475463184	976965
977281	Arch	low-power ldpc decoder design exploiting memory error statistics	2015	-9.572642170799448	14.619979489099679	977308
977424	Embedded	topology calibration in data centers	2017	-10.892879899114421	14.726913629121633	977451
977535	EDA	synthesis of folded, pipelined architectures for multi-dimensional multirate systems	1998	-9.0122283207539	13.451979401564968	977562
978269	EDA	a best-first soft/hard decision tree searching mimo decoder for a 4 $\times$  4 64-qam system	2012	-10.103352380840374	14.94344177644427	978296
978341	EDA	a data merging technique for high-speed low-power multiply accumulate units	2004	-8.33422715304986	13.629087907776125	978368
978362	HPC	parallel matrix multiplication on an array-logical processor	1989	-9.493605666838482	12.703988795131743	978389
978407	EDA	vlsi design of fuzzy-decision bit-flipping qc-ldpc decoder	2013	-10.390889403093745	14.71804016689556	978434
978491	AI	pruning fast fourier transform algorithm design using group-based method	2007	-9.194468962665931	13.369051550795287	978518
978635	EDA	efficiency limits for value-deviation-bounded approximate communication	2015	-7.803678682173687	13.521029913200595	978662
978822	Theory	vector radix-4×4 for fast calculation of the 2-d new mersenne number transform	2004	-9.302322487216422	13.133519636130895	978849
978829	Embedded	analysis and design of data transmission protocol for 1024-channel retinal prosthesis	2011	-7.456874274432808	14.646980611263649	978856
978917	Crypto	fast, uniform, and compact scalar multiplication for elliptic curves and genus 2 jacobians with applications to signature schemes	2015	-10.234349328082137	12.748490762624627	978944
979065	EDA	efficient synthesis of compressor trees on fpgas	2008	-8.282421496723758	13.512459589413426	979092
979355	Visualization	variable latency goldschmidt algorithm based on a new rounding method and a remainder estimate	2011	-9.242891802827632	13.073345581282313	979382
979445	Arch	stride permutation networks for array processors	2007	-8.771954689937113	13.041289667131947	979472
979514	Graphics	high-speed transistorized adder for a digital computer	1960	-7.490151003534411	13.435322210109133	979541
979866	EDA	spike-based compact digital neuromorphic architecture for efficient implementation of high order fir filters	2017	-9.041483145379337	13.511984599302268	979893
980079	Arch	computation error analysis in digital signal processing systems with overscaled supply voltage	2010	-8.251332591522548	13.81212206520449	980106
980423	HPC	a systolic design for generating permutations in lexicographic order	1994	-8.966169927767398	12.140471711773355	980450
980473	EDA	comparative study of 16-order fir filter design using different multiplication techniques	2017	-8.848476020173562	13.687919639373007	980500
980646	EDA	memory-efficient design strategy for a parallel embedded integral image computation engine	2011	-8.652508435807238	13.516348700798776	980673
980700	EDA	high-performance vlsi architectures for m-psk modems	2017	-9.892171184976403	15.059077119084165	980727
981310	EDA	low energy pipelined dual base (decimal/binary) multiplier, dbm, design	2017	-7.9253333195030615	13.841921867215776	981337
981338	EDA	low power montgomery modular multiplication on reconfigurable systems	2016	-7.3748949930573655	14.819190204862142	981365
981439	Arch	cth08-3: reconfigurable analog decoder for a serially concatenated convolutional code	2006	-10.510192281555142	14.802427340668125	981466
981750	EDA	the efficiency of computational procedures for recursive digital filters	1993	-9.045747189526336	12.569586618308994	981777
982188	EDA	a mux-based high-performance single-cycle cmos comparator	2007	-7.51185347332282	13.730798020668766	982215
982438	Theory	minimizing the update complexity of facebook hdfs-raid locally repairable code	2017	-11.017450594270034	14.581818005650925	982465
982683	Graphics	error rate-based wear-leveling for nand flash memory at highly scaled technology nodes	2013	-8.951671341582259	14.65848865756877	982710
983030	HPC	a first step toward on-chip memory mapping for parallel turbo and ldpc decoders: a polynomial time mapping algorithm	2013	-10.313348318699012	14.795472259801938	983057
983135	EDA	x-routing using two manhattan route instances	2005	-7.528281318244711	11.512571843194516	983162
983353	EDA	low power field programmable gate array implementation of fast digital signal processing algorithms: characterisation and manipulation of data locality	2011	-8.8199336132379	13.74575255346027	983380
983710	Theory	work-optimal asynchronous algorithms for shared memory parallel computers	1992	-9.93188450060309	11.436665458068378	983737
984041	Crypto	improved weil and tate pairings for elliptic and hyperelliptic curves	2003	-10.119909250014484	12.703310629932409	984068
984439	Theory	rounding and truncation in radix (&#8722;2) systems	1976	-9.956250175970672	12.538520223258947	984466
984628	Robotics	a low-complexity soft vlc decoder using performance modeling	2004	-11.01879014176344	14.949012238212712	984655
985337	HPC	multicore implementation of ldpc decoders based on admm algorithm	2016	-10.294418733164132	14.84109959002464	985364
985468	Arch	a fast circuit topology for finding the maximum of n k-bit numbers	2013	-8.221078697382042	13.062580997576251	985495
985609	EDA	vlsi implementation and optimization design of reed-solomon decoder in qam demodulation chip	2008	-9.633105041087353	14.502545901196005	985636
986460	HPC	deterministic simulation of idealized parallel computers on more realistic ones	1986	-10.1193416648203	11.905436085376902	986487
986859	Arch	modular matrix multiplication on a linear array	1984	-8.946963434695938	12.770055033375368	986886
987227	EDA	fpga impementation of erasure-only reed solomon decoders for hybrid-arq systems	2016	-10.041120399463457	14.561832441335525	987254
987254	Visualization	a fast fourier transform for high-speed signal processing	1971	-9.239327951495786	13.07289684095668	987281
987492	Arch	high-speed and low-power design of parallel turbo decoder	2005	-10.16531863248238	14.662124799135675	987519
987713	Visualization	general division in the symmetric residue number system	1973	-9.31350600041684	12.927813322374687	987740
987821	DB	application-specific array processors for the longest common subsequence problem of three sequences	1998	-9.533929895338645	11.345272789616494	987848
987944	EDA	the logarithmic checking method for on-line testing of computing circuits for processing of the approximated data	2004	-8.7697322551771	12.779690378391345	987971
987984	EDA	native-conflict-avoiding track routing for double patterning technology	2012	-7.306863339059932	11.606160032161913	988011
987990	SE	a low energy dual-mode adder	2014	-8.37914787463107	13.566341668013072	988017
988020	EDA	delay efficient 32-bit carry-skip adder	2006	-7.828581361451068	13.599303988504102	988047
988123	Robotics	low-area dual basis divider over gf(2m)	1997	-8.905794665033255	13.220420886161252	988150
988546	Theory	floating-point on-line arithmetic: algorithms	1981	-9.167558121164973	12.855404033201928	988573
988778	EDA	rapid design of discrete orthonormal wavelet transforms using silicon ip components	1999	-8.709609770525352	13.866050365659426	988805
988867	OS	cdf-ldpc: a new error correction method for ssd to improve the read performance	2017	-9.329987582110641	14.64459288497784	988894
989251	EDA	asic implementation of 4 bit multipliers	2008	-8.2209182547712	13.626081627245519	989278
989366	Robotics	using dynamic programming strategy to find an optimal solution to exploiting modification direction embedding method	2007	-10.139407262512917	12.469432210414409	989393
989436	Theory	the mesh with binary tree networks: an enhanced mesh with low bus-loading	2004	-7.892553273421103	14.455554237398564	989463
989490	Logic	on some properties of prngs based on block ciphers in counter mode	2017	-10.645297923207076	12.793414770217408	989517
989709	EDA	simple hybrid scaling-free cordic solution for fpgas	2014	-8.775993635465957	13.531855986608033	989736
989726	Crypto	conversion of mersenne twister to double-precision floating-point numbers	2017	-10.68035045711058	13.077762147308741	989753
989773	Theory	some observations to speed the polynomial selection in the number field sieve	2012	-10.232344450516699	12.563709199047967	989800
989878	Theory	optimal algorithms for parallel givens factorization on a coarse-grained pram	1994	-10.059929598391905	11.652403416038485	989905
989926	EDA	3 megapixel camera signal processor for mobile camera applications	2006	-7.411403881406735	14.503800781651902	989953
990020	Theory	on a class of multi-source distributed storage with exact repair	2018	-11.089302214120856	14.816230576316745	990047
990304	Arch	vector instruction set support for conditional operations	2000	-8.847466923223305	12.770473906688151	990331
990369	Arch	implementation of high speed processor for computing convolution sum for dsp applications	2015	-8.689948723361264	13.79517062372256	990396
990726	HPC	signed-digit numbe representations for fast parallel arithmetic	1961	-9.281460315788037	12.83403774451798	990753
990822	Theory	an algorithm for a special graph	1997	-10.594100658866065	11.960209205536088	990849
990915	EDA	hardware implementation of two key equation solvers for reed-solomon decoding	2014	-10.155925378149536	14.709537720264404	990942
991024	Theory	area-time complexity for vlsi	1979	-9.019501447843624	12.46651652665713	991051
991158	Visualization	a new aspect of dual basis for efficient field arithmetic	1999	-9.453475597769863	13.057627368398828	991185
991280	Arch	hardware implementation of cellular automata on systolic array	2011	-8.828970046208145	13.070360778904682	991307
991579	EDA	efficient implementation of bit-parallel fault tolerant polynomial basis multiplication and squaring over gf(2 m )	2016	-8.643305698599487	13.71640919454128	991606
991996	Arch	a bit-serial unified multiplier architecture for finite fields gf(p) and gf(2m)	2001	-8.813167430295968	13.590300686672487	992023
993027	HPC	parallelizing ldpc decoding using openmp on multicore digital signal processors	2016	-9.982333542491107	14.843920965952153	993054
993188	EDA	topology optimization of structured power/ground networks	2004	-7.415217220014057	11.597708486846411	993215
993542	HPC	design of a low-power, high performance, 8×8 bit multiplier using a shannon-based adder cell	2008	-7.3227514915147305	13.78134737493783	993569
993574	EDA	probabilistic error analysis of approximate recursive multipliers	2017	-8.22095651490543	12.935665617327306	993601
993628	EDA	cut mask optimization with wire planning in self-aligned multiple patterning full-chip routing	2015	-7.417836271400549	11.702108490863464	993655
993805	Arch	a two-port sram for real-time video processor saving 53% of bitline power with majority logic and data-bit reordering	2006	-7.353272156283035	13.984707000137426	993832
994065	HCI	an improved direct digital synthesizer using hybrid wave pipelining and cordic algorithm for software defined radio	2013	-8.82804736923334	14.073890732781045	994092
994128	EDA	high-radix redundant circuits for rns modulo rn-1, rn, or rn+1	2003	-8.763674780625577	13.294146201361347	994155
994231	Arch	an efficient hardware implementation of high quality awgn generator using box-muller method	2011	-9.153600730429345	13.85936691145583	994258
994412	EDA	fixed-point configurable hardware components for adaptive filters	2006	-8.618114983630049	13.524502042497478	994439
994419	Arch	an automatic hardware generator for special arithmetic functions using various rom-based approximation approaches	2008	-8.341584077341203	12.684241180711055	994446
994473	Arch	an 847–955 mb/s 342–397 mw dual-path fully-overlapped qc-ldpc decoder for wimax system in 0.13  $\mu$m cmos	2011	-9.759665273821566	14.502632042106807	994500
994743	Vision	a multiple-precision modular multiplication algorithm with triangle additions	1995	-9.228587056035067	12.517631685907526	994770
995147	HPC	high-speed conflict-free layered ldpc decoder for the dvb-s2, -t2 and -c2 standards	2013	-10.096627878483122	14.78440212012065	995174
995169	Arch	decoders for low-density parity-check convolutional codes with large memory	2006	-10.419302566146023	14.785664510728356	995196
995177	ML	a nonlinear analytical model for the quantized lms algorithm-the power-of-two step size case	1996	-8.99510129776247	12.792203294485828	995204
995258	EDA	digital multiplication using continuous valued digits	2007	-8.027187597231144	13.248970071272295	995285
995306	EDA	a new fast and area-efficient adder-based sign detector for rns { $2^{n}-1, 2^{n}, 2^{n}+1$ }	2016	-8.717870165359468	13.478518052492502	995333
995468	Visualization	a full layer parallel qc-ldpc decoder for wimax and wi-fi	2015	-9.997503235132086	14.85010978018022	995495
995794	Visualization	flexible parallel architecture for dvb-s2 ldpc decoders	2007	-10.22591569215697	14.736106571771664	995821
995913	Crypto	arithmetic and logic operations with dna	1997	-8.616352839754256	11.870926079245795	995940
996165	Theory	a cryptographic and coding-theoretic perspective on the global rules of cellular automata	2017	-10.941075894389098	12.921665480685471	996192
996332	EDA	low-area and low-power reconfigurable architecture for convolution-based 1-d dwt using 9/7 and 5/3 filters	2015	-8.79050766151674	13.740982428800292	996359
996808	Visualization	computing floating-point square roots via bivariate polynomial evaluation	2011	-8.939836586644276	13.08136168279014	996835
996911	EDA	rdsp: a risc dsp based on residue number system	2003	-8.610875810026414	13.777405657277946	996938
996919	Theory	systolic algorithms for matrix functions via the commutant equation	1993	-9.235878885673932	12.228141412220907	996946
997251	Theory	improving random number generators on micro-computers	1990	-10.043982756170367	12.830493916426294	997278
997488	Arch	multiple-precision fixed-point vector multiply-accumulator using shared segmentation	2003	-8.753140021090815	13.486223501188102	997515
997520	Crypto	construction of resilient s-boxes with higher-dimensional vectorial outputs and strictly almost optimal non-linearity	2017	-11.0786065639384	12.902974188638506	997547
998013	EDA	low power low latency floorplan‐aware path synthesis in application-specific network-on-chip design	2017	-7.242328386340977	11.843551800188534	998040
998340	Vision	an effective precision analysis method for word length optimization	2014	-8.692124041965206	13.204065201696501	998367
998415	EDA	an architecture of parallel tiled qrd algorithm for mimo-ofdm systems	2016	-9.872788614830887	14.95104592695738	998442
998468	Robotics	fpga implementation of a faithful polynomial approximation for powering function computation	2001	-8.859229377497604	13.499452687228795	998495
998514	Vision	implementation of real-valued discrete transforms via encoding algebraic integers	2000	-9.653050212629706	13.060617449550914	998541
998615	HPC	higher radix floating point representations	1989	-9.428664438873804	13.04738252641164	998642
998945	Theory	analog parallel algorithms for computational geometry	1995	-8.570263309423808	12.215130760146293	998972
999067	Robotics	design considerations for the aldc cores	1998	-8.847074123242034	11.503796713525515	999094
999407	Logic	performance of buchberger's improved algorithm using prime based ordering	2009	-9.917666203726352	12.39475884759893	999434
999732	HPC	bit-level extrinsic information exchange method for double-binary turbo codes	2009	-10.794333095230703	14.913131671491625	999759
999924	Vision	parallel algorithms for median filtering on arrays with reconfigurable optical buses	2002	-9.100368567415288	12.460939098000006	999951
1000177	EDA	a reconfigurable logic circuit based on threshold elements with a controlled floating gate	2002	-7.359119419572066	13.002606268348847	1000204
1000207	EDA	a length-matching routing algorithm for high-performance printed circuit boards	2006	-7.603668405454045	11.380271922671778	1000234
1000593	Visualization	design of a multimode qc-ldpc decoder based on shift-routing network	2009	-9.995793201276603	14.819827106701783	1000620
1000701	EDA	design of residue generators and multioperand modular adders using carry-save adders	1991	-8.656496201635818	13.627665180046241	1000728
1000729	EDA	power-efficient turbo-decoder design based on algorithm-specific power domain partitioning	2014	-7.43492776037546	13.963083787476807	1000756
1000771	EDA	incremental buffer insertion and module resizing algorithm using geometric programming	2009	-7.341100655735366	11.44301588780315	1000798
1001176	EDA	via configurable three-input lookup-tables for structured asics	2010	-7.471318214398444	13.211331012965644	1001203
1001404	EDA	self-timed logic using current-sensing completion detection (cscd)	1994	-7.276166858944737	13.310527272787626	1001431
1001499	EDA	a constant time algorithm for finding maxima on reconfigurable bus systems using fewer processors	1993	-9.359141689661485	11.95806789506536	1001526
1001606	Theory	arithmetic co-transformations in the real and complex logarithmic number systems	1997	-9.800735459975488	12.791444934830695	1001633
1001668	HPC	improved design of high-performance parallel decimal multipliers	2010	-8.415055320711959	13.591420038992002	1001695
1002319	EDA	low complexity full parallel multi-split ldpc decoder reusing sign wire of row processor	2012	-10.156837105702746	14.604700317131169	1002346
1002507	Embedded	a high-throughput low-complexity radix-24-22-23 fft/ifft processor with parallel and normal input/output order for ieee 802.11ad systems	2015	-9.58354363735127	14.742289251621873	1002534
1002607	EDA	field-order based hardware cost analysis of non-binary ldpc decoders	2014	-10.719502805491368	14.760792578408148	1002634
1003167	EDA	glitch reduction in digit-serial recursive filters using retiming	2005	-7.822351483550214	13.422461848172144	1003194
1003491	Crypto	new balanced boolean functions satisfying all the main cryptographic criteria	2008	-11.062545265420614	12.751655169369332	1003518
1003984	Theory	the complexity of computational circuits versus radix	1980	-8.115653020642544	12.377805688083448	1004011
1004019	EDA	efficient asic and fpga implementation of binary-coded decimal digit multipliers	2014	-8.419302974797956	13.710197764382595	1004046
1004175	Crypto	faster halvings in genus 2	2008	-10.241165191557117	12.63566951941594	1004202
1004423	EDA	design of 64-bit squarer based on vedic mathematics	2014	-8.053013383482956	13.671176242041733	1004450
1004569	Embedded	a high-throughput trellis-based layered decoding architecture for non-binary ldpc codes using max-log-qspa	2013	-10.280409925231913	14.729861576255932	1004596
1004737	EDA	congestion- and timing-driven droplet routing for pin-constrained paper-based microfluidic biochips	2016	-7.253257185045383	11.73316725607672	1004764
1004843	EDA	high performance, high throughput turbo/sova decoder design	2003	-10.552407040080931	14.783578335989572	1004870
1004845	Logic	prime number generation based on pocklington's theorem	2002	-10.133673487010274	12.316447467115164	1004872
1004897	AI	fast modular multi-exponentiation using modified complex arithmetic	2007	-8.872431109693963	13.60080807205734	1004924
1005503	Arch	low-power high-speed hybrid wave-pipeline architectures for binary morphological dilation	2012	-8.117557088863759	13.740927463709225	1005530
1005523	EDA	pipelining of double precision floating point division and square root operations	2006	-8.404537821395365	13.885497634379261	1005550
1005748	Theory	a triangular class of skew maximum-period polynomials	2016	-10.285689428025405	12.459716256107852	1005775
1005823	Theory	classification of new linearly independent transforms over gf(3)	2005	-10.04129549528687	12.4353489593287	1005850
1005826	Crypto	fast arithmetic for public-key algorithms in galois fields with composite exponents	1999	-8.935278731130609	13.632992219902755	1005853
1006114	EDA	adaptive cut line selection in min-cut placement for large scale sea-of-gates arrays	1994	-7.491903412511784	11.539579255708613	1006141
1006557	EDA	effective linear programming based placement methods	2006	-7.346271532996128	11.508169887895017	1006584
1006650	EDA	computing hyperbolic tangent and sigmoid functions using stochastic logic	2016	-8.75166954149781	13.007104860506	1006677
1006684	Arch	a low power and high throughput self synchronous fpga using 65 nm cmos with throughput optimization by pipeline alignment	2010	-7.409108936595559	13.912219106108196	1006711
1006966	Arch	binary-coded decimal digit multipliers	2007	-8.547803741907728	13.468490689212274	1006993
1007029	Arch	toom-cook 8-way for long integers multiplication	2009	-9.755254054126418	12.875122141972756	1007056
1007434	EDA	efficient vlsi architectures for recursive vandermonde qr decomposition in broadband ofdm pre-distortion	2005	-9.615692629061623	14.732069746824527	1007461
1007443	Arch	a 1.58 gbps/w 0.40 gbps/mm2 asic implementation of mmse detection for $128\times 8~64$ -qam massive mimo in 65 nm cmos	2018	-9.943620370342027	14.941389060686298	1007470
1007601	Embedded	single residue error correction in residue number systems	1983	-9.64935451965466	12.948595836282074	1007628
1007611	Theory	a radix-4 on-line division algorithm	1987	-9.292668463988413	12.662120736635297	1007638
1007866	HPC	design, implementation, and evaluation of a low-complexity vector-core for executing scalar/vector instructions	2013	-8.540289754636696	13.828315373268412	1007893
1007875	EDA	fpga implementation of awgn noise generator using box-muller method	2016	-9.693010939075293	14.802117277561338	1007902
1008215	Theory	embedding de bruijn and shuffle-exchange graphs in five pages (preliminary version)	1991	-8.989767352859605	11.879013532999306	1008242
1008266	Theory	instruction sequences expressing multiplication algorithms	2018	-9.300040674847702	12.0601225423752	1008293
1008279	Theory	recycling random bits in parallel	1996	-10.086678297021546	11.984308540375045	1008306
1008607	Theory	the b-adic diaphony as a tool to study pseudo-randomness of nets	2010	-11.075758484331763	12.754846303406946	1008634
1009413	Logic	a relaxed bit-write-reducing and error-correcting code for non-volatile memories	2018	-11.020021750280161	14.307953707342186	1009440
1009417	NLP	cascading lzw algorithm with huffman coding: a variable to variable length compression algorithm	1989	-9.225881003366895	11.694201447789785	1009444
1009500	Vision	high speed dft's using residue numbers	1980	-8.728893924076509	13.259525261328205	1009527
1009551	EDA	design of an on-line multiply-add module for recursive digital filters	1989	-8.819243530537571	13.68644496686385	1009578
1010404	Crypto	a portable random number generator well suited for the rejection method	1993	-9.303712675951363	13.111020753365198	1010431
1010440	EDA	neural global router	2000	-7.452949622952418	11.411139009878399	1010467
1011052	EDA	low-complexity multiplier for  $gf(2^{m})$ based on all-one polynomials	2013	-8.622149434865356	13.524866289362741	1011079
1011208	EDA	optimization algorithms for the multiplierless realization of linear transforms	2012	-8.536565700831146	12.217495389927835	1011235
1011618	EDA	design of power efficient spi interface	2014	-7.3861680157288285	13.412746304797707	1011645
1011646	HPC	exact minimum-repair-bandwidth cooperative regenerating codes for distributed storage systems	2011	-10.951054920536821	14.857547816343525	1011673
1012302	HPC	a novel vlsi architecture of fixed-complexity sphere decoder	2010	-9.890550988294724	14.80739545570195	1012329
1012866	Robotics	fast min-sum algorithms for decoding of ldpc over gf(q)	2006	-9.255662075057485	12.3186043000212	1012893
1013453	Embedded	finding matching initial states for equivalent nlfsrs in the fibonacci and the galois configurations	2010	-10.744455774035897	12.940586079861074	1013480
1014172	EDA	troy: track router with yield-driven wire planning	2007	-7.568976984924233	11.548473508875215	1014199
1014257	Arch	a low-power vlsi architecture for a shared-memory fft processor with a mixed-radix algorithm and a simple memory control scheme	2006	-8.809218746633427	14.02436282485952	1014284
1014949	EDA	logic and fault simulation by cellular automata	1994	-7.416985178825737	12.693075797970396	1014976
1015543	Graphics	efficient scaling for complex division	2004	-9.307886298071843	12.494786598607226	1015570
1015645	Logic	cost-efficient symbol detection scheme for sdm-ofdm systems	2007	-10.29217439921447	14.929916133534155	1015672
1015683	EDA	revisiting the cascade circuit in logic cells of lookup table based fpgas	1995	-8.128708472618984	12.9734874110241	1015710
1015824	EDA	combination of constant matrix multiplication and gate-level approaches for area and power efficient hybrid radix-2 dit fft realization	2011	-8.530039292610349	13.75127428183336	1015851
1015954	EDA	reconfigurable crc ip core design on xilinx spartan 3an fpga	2017	-9.853187734027912	14.998235139715572	1015981
1015960	Theory	some linear-time algorithms for systolic arrays	1983	-9.490875257126811	12.844990326616651	1015987
1015977	EDA	exploiting reversible logic design for implementing adiabatic circuits	2017	-7.3337870391055135	13.00240705650535	1016004
1016140	HPC	a fast hardware data compression algorithm and some algorithmic extensions	1998	-8.698164466167496	11.473728408963758	1016167
1016208	EDA	efficient two-level mesh based simulation of prams	1996	-10.070164667275733	12.104681394138892	1016235
1016677	Robotics	an efficient high speed implementation of flexible characteristic-2 multipliers on fpgas	2012	-8.626692022585884	13.671208113148431	1016704
1016843	EDA	integer squarers with overflow detection	2008	-8.801084065807029	13.269536897529555	1016870
1017010	Theory	uniform random number generation	1994	-10.979247056645775	12.707523640815976	1017037
1017390	Vision	testing schemes for fir filter structures	2001	-8.85612662093872	13.363541781518695	1017417
1017668	ML	a universal online bit-serial cell for parallel expression evaluation	1990	-8.888657412303978	12.757908270219069	1017695
1017700	Arch	the use of data dependence graphs in the design of bit-level systolic arrays	1990	-8.521632726263599	13.230050107749634	1017727
1018003	EDA	block floating-point implementation of digital filters using the dsp56000	1988	-8.896434051321927	13.509979777706251	1018030
1018035	Robotics	fixed-point square roots	2012	-9.329177428038435	13.191503601360711	1018062
1018037	EDA	pipelined architectures for real-valued fft and hermitian-symmetric ifft with real datapaths	2013	-9.000065583546734	13.481913176123788	1018064
1018059	EDA	legitimate skew clock routing with buffer insertion	2006	-7.32194513120071	11.870454486500256	1018086
1018194	HPC	a modified booth algorithm for high radix fixed-point multiplication	1994	-9.163002473561148	12.916035841822335	1018221
1018352	Embedded	hardware implementation of a single-cycle one-dimensional median filter	2015	-9.017610280864778	13.437051558351353	1018379
1018453	Arch	implementation of a reconfigurable asip for high throughput low power dft/dct/fir engine	2012	-9.131025973705869	14.570287571655939	1018480
1018565	EDA	high-efficiency logarithmic number unit design based on an improved cotransformation scheme	2016	-8.643968940496269	13.8264320304505	1018592
1018695	Arch	rns-to-binary converter for a new three-moduli set $\{2^{{n}+1}-1,2^{n},2^{n}-1\}$	2007	-8.931839579400172	13.360091674077694	1018722
1018914	EDA	new high-speed multioutput carry look-ahead adders	2013	-7.722507798654322	13.550875992425446	1018941
1019382	Arch	a bit-node centric architecture for low-density parity-check decoders	2007	-10.377488126650837	14.794630573264255	1019409
1019526	OS	edelta: a word-enlarging based fast delta compression approach	2015	-8.660776582937533	11.40943111007939	1019553
1019752	AI	width-3 joint sparse form	2010	-10.117235865860255	12.586823835244088	1019779
1019884	EDA	low fpga area multiplier blocks for full parallel fir filters	2004	-8.871151551903186	13.588537654671937	1019911
1019907	EDA	a hierarchical methodology to improve channel routing by pin permutation	1991	-7.84058184275779	11.355636380642883	1019934
1020840	HPC	an energy efficient layered decoding architecture for ldpc decoder	2010	-9.85207546476478	14.69187222309501	1020867
1020886	EDA	optimal metastability-containing sorting networks	2018	-7.838721553604501	11.797758681965512	1020913
1020977	EDA	design of an rns reverse converter for a new five-moduli special set	2012	-8.65477202391662	13.361706313923138	1021004
1021266	Theory	multiway splitting method for toeplitz matrix vector product	2013	-10.180317249829876	12.361414756930426	1021293
1021315	HPC	a floating-gate-mos-based multiple-valued associative memory	1991	-7.919056616713189	12.806482201620495	1021342
1021590	EDA	an efficient reduction strategy for signature-based algorithms to compute groebner basis	2018	-10.13462768790792	12.223539595318352	1021617
1022729	OS	modified shuffled based architecture for high-throughput decoding of ldpc codes	2012	-10.139421729779848	14.712916631156409	1022756
1022781	EDA	optimizing power-accuracy trade-off in approximate adders	2018	-8.121125296893783	13.602772503079207	1022808
1022882	EDA	boxrouter 2.0: a hybrid and robust global router with layer assignment for routability	2009	-7.482014211783631	11.578907650189741	1022909
1023050	Theory	time- and vlsi-optimal sorting on enhanced meshes	1998	-9.76656849825302	12.00707279484523	1023077
1023132	EDA	a low power 8 x 8 direct 2-d dct chip design	2000	-8.620563105581116	13.953492570578295	1023159
1023320	Visualization	serial binary-to-decimal and decimal-to-binary conversion	1970	-8.480133921769392	13.031342198983298	1023347
1023457	EDA	a 0.92mm2 23.4mw fully-compliant ctc decoder for wimax 802.16e application	2009	-10.06351665873628	14.79783336546835	1023484
1023464	EDA	natural logarithm and division floating-point high throughput co-processor implemented in fpga	2016	-8.229003371074876	14.063411357748326	1023491
1023638	Crypto	efficient fpga implementations of high-dimensional cube testers on the stream cipher grain-128	2009	-8.294659925759312	13.803336632410755	1023665
1023896	EDA	area efficient fft/ifft processor design for mimo ofdm system in wireless communication	2015	-9.832184683741223	14.874388620532454	1023923
1024456	EDA	a formal approach to designing cryptographic processors based on $gf(2^m)$  arithmetic circuits	2012	-8.018356883607385	13.287157747866091	1024483
1024608	Crypto	speeding up the scalar multiplication in the jacobians of hyperelliptic curves using frobenius map	2002	-9.991156720395878	12.759934137682276	1024635
1024749	ML	design and analysis of multiple parameters optimized n-bit reversible magnitude comparators	2016	-7.567248457312576	13.341046844927616	1024776
1024822	Robotics	a multiplier-free fixed-task digital cnn array for video segmentation system	2000	-8.704563700283032	12.715943342518091	1024849
1025144	Theory	fast unimodular reduction: planar integer lattices (extended abstract)	1992	-10.425431994550737	11.51117856009145	1025171
1025670	HPC	parallel vlsi architecture for map turbo decoder	2002	-10.274919109136198	14.814628907488869	1025697
1025855	ML	optrs: an optimized algorithm based on crs codes in big data storage systems	2015	-10.594630843670929	14.453728319245608	1025882
1025886	Visualization	network-on-chip for turbo decoders	2016	-9.92019812601186	15.103626929346438	1025913
1026108	ML	low-complexity constant multiplication based on trigonometric identities with applications to ffts	2011	-9.181996907874499	13.380821345091233	1026135
1026119	Theory	optimal wiring of movable terminals	1983	-7.830617644382189	11.33235763663734	1026146
1026509	EDA	rom reduction for ofdm system using time-stealing strategy	2006	-9.568567526685433	14.50873621937848	1026536
1026804	HPC	fast parallel algorithm for ternary multiplication using multivalued i²l technology	1994	-8.917560350215943	12.800302450756895	1026831
1027008	EDA	an improved micro-architecture for function approximation using piecewise quadratic interpolation	2008	-8.907389948937126	13.42787427883868	1027035
1027316	Logic	an efficient parity detection technique using the two-moduli set {2h - 1, 2h + 1}	2006	-10.331919905615656	12.4671530619155	1027343
1027442	HPC	ldpc decoding on the intel scc	2012	-10.268515976650663	14.901736067917845	1027469
1027518	Embedded	new method to design multiplier-less pulse shaping filters with minimal number of operations	2015	-9.749345562992179	14.5632907193943	1027545
1028505	Theory	a complete divisor class halving algorithm for hyperelliptic curve cryptosystems of genus two	2004	-10.22384773184864	12.656647409445608	1028532
1028628	HPC	an encoder/decoder with throughput over gigabits/sec for rate-compatible ldpc codes with wide code rates	2014	-10.326336067463394	14.745574337226774	1028655
1028836	ML	a new lossless compression algorithm for vector maps	2008	-8.915541459328805	11.401526933271	1028863
1029198	Crypto	a multiloop vigenère cipher with exceptionally long component series	1994	-10.123775250768254	12.95538718333606	1029225
1029331	Theory	multiplication is the easiest nontrivial arithmetic function	1983	-10.232789041124745	11.432448147782914	1029358
1029774	Theory	finding lowest common ancestors in parallel	1986	-10.75322015331966	11.53790328755131	1029801
1030074	Theory	recursive 3d mesh indexing with improved locality	1997	-10.769065061001545	11.427334656934145	1030101
1030161	EDA	cyclotomic ffts with reduced additive complexities based on a novel common subexpression elimination algorithm	2009	-9.48894279927422	13.081737790936034	1030188
1030252	AI	a generalized criterion for the early termination of r-cyclic reduction and divide and conquer for recurrences	1995	-10.038057807963801	11.975851004339207	1030279
1030511	EDA	double patterning lithography aware gridless detailed routing with innovative conflict graph	2010	-7.501538639056108	11.576685532062188	1030538
1031170	Logic	mapping decidable signal processing graphs into fpga implementations	2010	-8.988921524095314	13.512183700541337	1031197
1031805	Theory	principles and construction of msd adder in ternary optical computer	2010	-8.78038712466512	13.174021108484462	1031832
1031892	SE	graph-structured watermarking using bitonic sequences of self-inverting permutations	2016	-11.042106619564334	13.39957225105166	1031919
1032019	NLP	"""efficient modular reduction algorithm in ifq[x] and its application to """"left to right"""" modular multiplication in if2[x]"""	2003	-8.277122126946981	12.662043396492138	1032046
1032270	EDA	fp2 arithmetic acceleration based on modified barrett modular multiplication algorithm	2017	-8.163139816577962	14.239603087743356	1032297
1032423	Arch	an area-efficient architecture for reed-solomon decoder using the inversionless decomposed euclidean algorithm	2001	-9.915841337237827	14.146762299228454	1032450
1032484	Theory	a chinese remainder theorem approach to bit-parallel $gf(2^{n})$  polynomial basis multipliers for irreducible trinomials	2014	-9.354604734656931	13.22766675426922	1032511
1032569	Arch	a unifying look at semigroup computations on meshes with multiple broadcasting	1993	-11.006245667639346	11.297254484581096	1032596
1032581	EDA	hardware implementation of gf(2m) ldpc decoders	2009	-10.418146938608556	14.687261369827715	1032608
1032643	EDA	multi-level low swing voltage values for low power design applications	2001	-7.306712944142588	13.680879552199947	1032670
1032665	HPC	storage management operations in linked uniform shift register loops	1976	-8.528080041896631	11.846521762209244	1032692
1032852	Theory	efficient address generation in a parallel processor	1990	-8.88139692932277	11.704065120986538	1032879
1032966	EDA	low-complexity twiddle factor generator for fft processors	2017	-8.849645157846478	13.636068941792765	1032993
1033182	EDA	pipelining of arithmetic functions	1972	-8.188914883618468	13.26663889221688	1033209
1033187	NLP	parallel ldpc decoding on the cell/b.e. processor	2009	-10.250254827048588	14.860286842151694	1033214
1033200	Embedded	soft error detection and correction for fft based convolution using different block lengths	2009	-8.976278806454681	13.456523441777904	1033227
1033523	Visualization	matrix formulation: fast filter bank	2004	-8.84806791251618	13.25508662668254	1033550
1033578	EDA	a lower bound on channel density after global routing	1989	-7.422443785301907	11.621833044395988	1033605
1033913	Arch	a study of floating-point architectures for pipelined risc processors	2006	-8.18427029427834	13.930000118440912	1033940
1034168	Theory	an optimal parallel algorithm for merging using multiselection	1994	-10.129171127406085	11.333856685219299	1034195
1034229	Theory	multi-mesh of trees with its parallel algorithms	2004	-10.889248351201827	12.241023386115403	1034256
1034607	EDA	efficient fpga implementation of montgomery multiplier using dsp blocks	2012	-8.295092740895212	14.098854231105658	1034634
1034612	EDA	implementations of square-root and exponential functions for large fpgas	2006	-8.906274158837023	13.191421381259	1034639
1035174	EDA	the new bcd subtractor and its reversible logic implementation	2006	-7.688256706281403	13.031274404121618	1035201
1035221	EDA	a new balanced 4-moduli set {2k, 2n - 1, 2n + 1, 2n+1-1} and its reverse converter design for efficient fir filter implementation	2011	-8.818343033136623	13.512736757940369	1035248
1035458	Arch	a new multiplicative inverse architecture in normal basis using novel concurrent serial squaring and multiplication	2017	-8.722078813914749	13.643174222069232	1035485
1035468	Arch	on the implementation of bus-based architectures for ldpc decoding	2008	-10.286692938129237	14.637098527353627	1035495
1035704	EDA	self-timed section-carry based carry lookahead adders and the concept of alias logic	2013	-7.440048493538286	13.599991861931214	1035731
1035715	Arch	twiddle factor memory switching activity analysis of radix-22 and equivalent fft algorithms	2010	-8.624910806173977	13.614351100777357	1035742
1035779	Theory	rotations and translations of number field sieve polynomials	2003	-10.216042129338424	12.38430613829359	1035806
1036074	EDA	gate matrix partitioning	1988	-7.7264003123144676	11.505161625901694	1036101
1036156	EDA	a parallel algorithm for bayesian network inference using arithmetic circuits	2018	-10.87882768208766	11.610518570393506	1036183
1036844	Arch	cordic-based window implementation to minimise area and pipeline depth	2013	-9.126992485815592	13.437054411102984	1036871
1037004	Arch	decimal floating-point multiplication via carry-save addition	2007	-8.512168815951373	13.592371623072774	1037031
1037105	Theory	new permutation codes using hadamard unscrambling	1987	-10.903308878904461	13.000353789788655	1037132
1037618	HPC	module to perform multiplication, division, and square root in systolic arrays for matrix computations	1991	-8.772217421915665	13.453954742091973	1037645
1037688	HPC	recycled error bits: energy-efficient architectural support for floating point accuracy	2014	-7.913829330875754	14.166327625015116	1037715
1037697	Theory	how to sort n items using a sorting network of fixed i/o size	1999	-9.639475951076369	11.355747465194733	1037724
1037739	EDA	hybrid multiple constant multiplication for fpgas	2012	-8.706290019056478	13.605401257425218	1037766
1037841	Crypto	rounding lll: finding faster small roots of univariate polynomial congruences	2013	-10.36642056614169	11.603004379637813	1037868
1037869	Crypto	inferring sequences produced by a linear congruential generator on elliptic curves missing high-order bits	2007	-11.016049729890582	12.42952280794107	1037896
1038411	EDA	simultaneous gate sizing and placement	2000	-7.266708234904345	11.669240992610055	1038438
1038509	EDA	systolic galois field exponentiation in a multiple-valued logic technique	2006	-8.666543085877096	13.387612866974766	1038536
1038754	EDA	sketching computation with stochastic processing engines	2017	-7.823971499017628	13.212627769934475	1038781
1038779	Theory	constant time fault tolerant algorithms for a linear array with a reconfigurable pipelined bus system	2005	-9.28164176022274	12.198409653310387	1038806
1038916	PL	a significance rule for multiple-precision arithmetic	1984	-9.304708138926166	12.847628911970295	1038943
1038954	HPC	an fpga based parameterisable system for discrete hartley transforms implementation	2003	-9.067188411687168	13.509699794137097	1038981
1038985	EDA	combined system-level redundancy and modular arithmetic for fault tolerant digital signal processing	1993	-8.856931679710431	13.537121172603458	1039012
1039054	EDA	carry save & pipelining techniques for wave digital filters	1994	-8.814949916677579	13.611842180713685	1039081
1039227	EDA	two-layer bus routing for high-speed printed circuit boards	2006	-7.516399594254549	11.404839081819317	1039254
1039707	EDA	novel algorithms for word-length optimization	2011	-8.732730176148351	12.883015427195964	1039734
1039814	HPC	an on-line error-detectable high-speed array divider	1991	-8.554633605583104	13.107358759983734	1039841
1039945	EDA	a novel modulo $2^{n}-2^{k}-1$ adder for residue number system	2013	-8.812189854839724	13.539610775254795	1039972
1040148	EDA	droplet routing and wash droplet scheduling algorithm to remove cross-contamination in digital microfluidic biochip	2012	-7.712078348305964	11.409775110560027	1040175
1040183	EDA	memoryless rns-to-binary converters for the {2n+1 - 1, 2n, 2n - 1} moduli set	2010	-8.812700743822862	13.500845456505447	1040210
1040448	EDA	seerad: a high speed yet energy-efficient rounding-based approximate divider	2016	-8.5549570447735	13.589658942094285	1040475
1040550	Crypto	on the use of linear cellular automata for the synthesis of cryptographic sequences	2008	-10.674422627794034	12.9426344616132	1040577
1040703	EDA	performance analysis of radix-4 adders	2012	-7.7826967048809195	13.749995421742515	1040730
1040860	Theory	new minimal weight representations for left-to-right window methods	2005	-10.057181004315538	12.551287812914033	1040887
1041017	Arch	hybrid hardware/software floating-point implementations for optimized area and throughput tradeoffs	2017	-8.155949376132059	14.036165145819858	1041044
1041545	EDA	correlation and convolution of image data using fermat number transform based on two's complement	2012	-9.133349817989878	13.370388278098938	1041572
1041562	Arch	a reconfigurable systolic array architecture for multicarrier wireless and multirate applications	2009	-8.863716903058146	13.949666607762834	1041589
1041603	Visualization	naf conversion: an efficient solution for the range matching problem in packet filters	2011	-9.007480425143749	12.702222735011555	1041630
1041624	EDA	e-beam lithography stencil planning and optimization with overlapped characters	2012	-7.541799385463309	11.466077815446804	1041651
1041630	AI	performance evaluation of a multivalued rsa encryption vlsi	1991	-8.291691694766604	13.115090733724287	1041657
1042164	EDA	on mixed ptl/static logic for low-power and high-speed circuits	2001	-7.285528452262803	13.562117239985144	1042191
1042215	OS	scan: an efficient decoding algorithm for raid-6 codes	2011	-10.956562463702172	14.412968557845554	1042242
1042294	EDA	the interval logarithmic number system	2003	-9.578890784471065	12.830231557387295	1042321
1042506	Theory	delta-stepping: a parallel single source shortest path algorithm	1998	-10.907731545145928	11.500320647629447	1042533
1042710	HPC	computation reuse in domain-specific optimization of signal recognition	2009	-8.855235894575873	13.391228770176994	1042737
1043067	Logic	high-speed double precision computation of nonlinear functions	1995	-9.020183780127173	13.300268366221196	1043094
1043509	Theory	exposed layouts of the butterfly network	2001	-8.452825619822782	11.313809534382136	1043536
1043638	ML	high-speed cordic based on an overlapped architecture and a novel sigma-prediction method	2000	-9.219150763619364	13.429391196908886	1043665
1043834	Theory	batch and pir codes and their connections to locally-repairable codes	2016	-10.99565787617232	13.872890127300849	1043861
1044366	EDA	double patterning lithography friendly detailed routing with redundant via consideration	2009	-7.477566928811325	11.55533969178727	1044393
1044390	EDA	accuracy, cost, and performance tradeoffs for floating-point accumulation	2013	-8.74673760671212	13.269972485019338	1044417
1044931	EDA	efficient multilayer routing based on obstacle-avoiding preferred direction steiner tree	2008	-7.736009225716315	11.317469587078648	1044958
1045270	DB	a novel approach of pseudorandomly sorted list-based steganography	2017	-9.380976621770644	11.794021836358759	1045297
1045448	Arch	reconfigurable decoder architectures for raptor codes	2011	-10.524600286164082	14.789216638017855	1045475
1045540	EDA	an overlap removal algorithm for macrocell placement in vlsi layouts	2007	-7.588890476051789	11.347640998353482	1045567
1045567	ML	asymptotically tight bounds for performing bmmc permutations on parallel disk systems	1993	-10.212066869100404	11.358628670945688	1045594
1045590	EDA	a 576-mbit/s 64-qam 4 × 4 mimo precoding processor with lattice reduction	2014	-10.000722731546734	14.972716318434989	1045617
1045637	EDA	scheduling tests for vlsi systems under power constraints	1997	-7.331200521991684	11.4903799422003	1045664
1045731	Theory	a surface-based dna algorithm for the expansion of symbolic determinants	2000	-10.463412777852604	12.252171971056994	1045758
1046353	EDA	burst error detection hybrid arq with crosstalk-delay reduction for reliable on-chip interconnects	2009	-8.047578091474598	14.465038188128128	1046380
1046710	Arch	a reconfigurable tdmp decoder for raptor codes	2012	-10.459388162431518	14.792410543900068	1046737
1046851	EDA	improved heuristics for finite word-length polynomial datapath optimization	2009	-8.591498604285524	13.438659123525575	1046878
1047011	Comp.	a new euclidean division algorithm for residue number systems	1998	-9.121942411635253	12.888230916224856	1047038
1047398	DB	a real-time algorithm for fixed-length short data compression	2013	-8.814829627683562	11.538054426941445	1047425
1047486	EDA	nonbinary ldpc decoder based on simplified enhanced generalized bit-flipping algorithm	2014	-10.30745662213494	14.71888601100911	1047513
1047652	Robotics	hardware design and implementation of intelligent teaching aid based on fdd theory	2008	-8.995490831105752	13.707531722093346	1047679
1047802	EDA	advances in bit width selection methodology	2002	-8.942515405001034	12.958180929529732	1047829
1047954	EDA	low-complexity architecture for chase soft-decision reed-solomon decoding	2014	-10.57325527826252	14.778293494442105	1047981
1048238	Theory	optimal tradeoffs between size and slowdown for universal parallel networks	1997	-10.12454462376252	11.337581274411313	1048265
1048451	Crypto	a gmm type construction for resilient s-boxes with higher-dimensional vectorial outputs and strictly almost optimal nonlinearity	2016	-11.082348212285423	12.899981623276599	1048478
1048853	Arch	redundant logarithmic number systems	1989	-9.025637329626477	13.224163134649364	1048880
1048918	EDA	placement and routing for cross-referencing digital microfluidic biochips	2011	-7.492595870330177	11.34359149368686	1048945
1049093	EDA	calculation methodology for flexible arithmetic processing	2003	-8.338336028503505	13.151686826596586	1049120
1049115	EDA	gen03-5: construction of memory circuits using unreliable components based on low-density parity-check codes	2006	-11.011219226444117	14.107419536049738	1049142
1049209	EDA	pipeline interleaving and parallelism in recursive digital filters. i. pipelining using scattered look-ahead and decomposition	1989	-9.303356962662422	13.336308731703715	1049236
1049244	PL	algorithm 650: efficient square root implementation on the 68000	1987	-9.131240277219458	12.616254986930011	1049271
1049592	Crypto	correlation via linear sequential circuit approximation of combiners with memory	1992	-10.863492788099053	13.104610334427512	1049619
1049702	EDA	near-optimal critical sink routing tree constructions	1995	-7.693774180052895	11.39822077036782	1049729
1049712	Theory	the use of finite fields to compute convolutions	1975	-10.017269446265823	12.804630053173131	1049739
1051034	NLP	a new text compression technique based on language structure	1995	-8.996621616891648	11.344192517216012	1051061
1051064	Theory	optimal parallel algorithms for multiselection on mesh-connected computers	2003	-10.375081700836834	11.655269088704369	1051091
1051172	Arch	a high performance flash adc with programmable word-length	2006	-8.724454901740149	13.678739078220769	1051199
1051597	EDA	multi-layer global routing considering via and wire capacities	2008	-7.533890594363665	11.599666173971153	1051624
1051797	Logic	novel pipelined interpolator for reed-solomon decoder based on low-complexity chase decoding	2013	-10.611771322956313	14.643587585931327	1051824
1051833	EDA	post-routing redundant via insertion with wire spreading capability	2009	-7.26133269061568	11.644329277547973	1051860
1052145	Arch	a highly parallel turbo product code decoder without interleaving resource	2008	-10.019319562161826	14.863814581981295	1052172
1052266	NLP	optimal parallel algorithms for expression tree evaluation and list ranking	1988	-10.52845272920282	11.302185259144695	1052293
1052394	OS	using adaptive read voltage thresholds to enhance the reliability of mlc nand flash memory systems	2014	-7.8101093833049475	14.566685198894534	1052421
1052401	ML	a novel vlsi architecture for lempel-ziv based data compression	2000	-9.611722833780789	14.252094528729847	1052428
1052597	Theory	a framework for deterministic primality proving using elliptic curves with complex multiplication	2016	-10.345748823276725	11.45773185497941	1052624
1053233	EDA	memory access reduction method for efficient implementation of fast cosine transform pruning on dsp	2010	-8.933859554220414	13.572581549970222	1053260
1053419	AI	an algorithm for identifying symmetric variables in the canonical or-coincidence algebra system	2014	-9.874035265268038	12.280203643170195	1053446
1053490	HPC	the prism machine: an alternative to the pyramid	1985	-10.144815377122796	11.977765247501102	1053517
1053834	EDA	escape routing of mixed-pattern signals based on staggered-pin-array pcbs	2013	-7.365617481709378	11.729904728611539	1053861
1054108	EDA	design of digital down converter using computation sharing multiplier architecture	2015	-9.053084674142903	14.007799785542007	1054135
1054204	EDA	reconfigurable multiplier for virtex fpga family	1999	-8.452600650769602	13.621460297938798	1054231
1054223	Arch	evaluation of analog and digital signal processing on psoc architecture with dct as use case: comparison of an analog and software based implementation of the digital cosine transform on a programmable system on chip	2015	-8.739517549260206	13.792786749860115	1054250
1054264	Arch	minimum mean running time function generation using read-only memory	1983	-9.122648663005293	12.937196159279376	1054291
1054461	EDA	cycle-efficient lfsr implementation on word-based microarchitecture	2013	-7.995020354473509	13.583701871428984	1054488
1054651	HPC	symmetric allocations for distributed storage	2010	-10.851403237726391	14.988864607442475	1054678
1054723	Arch	new degree computationless modified euclid algorithm and architecture for reed-solomon decoder	2006	-9.362908093896936	14.250628632340353	1054750
1055148	Theory	fast multiplication for skew polynomials	2017	-9.951842344196788	12.478293260319033	1055175
1055172	Arch	reconfigurable two-dimensional pipeline fft processor in ofdm cognitive radio systems	2008	-9.322971818872915	14.553898391602994	1055199
1055318	EDA	exploiting data-dependencies in ultra low-power dsp arithmetic	2001	-8.10776396151483	13.683726887927515	1055345
1055320	Mobile	cordic-based architecture with channel state information for ofdm baseband receiver	2005	-10.032288640019713	15.031874209984048	1055347
1055633	Theory	modular representations of polynomials: hyperdense coding and fast matrix multiplication	2008	-10.508947858265577	11.606684035789774	1055660
1055787	Theory	an efficient permutation-based parallel algorithm for range-join in hypercubes	1995	-10.27796841832644	11.407807776282787	1055814
1055824	Networks	high speed mimo lte application based on matrix inversion algorithms using floating point dsp	2011	-9.908119112088642	14.92586568023085	1055851
1055994	Networks	impact of dfe error propagation on fec-based high-speed i/o links	2009	-10.53960668639973	14.94292371018004	1056021
1056255	EDA	block floating point fft implementation for dmt xdsl systems	2004	-9.179295779236636	14.281911500935399	1056282
1056698	Web+IR	direct pattern matching on compressed text	1998	-9.077863639052634	11.334570972551095	1056725
1056720	EDA	secure embedded error detection arithmetic coding	2005	-10.960329582774355	14.370045223902517	1056747
1056725	EDA	low latency angle recoding methods for the higher bit-width parallel cordic rotator implementations	2008	-8.618806635002063	13.877851990027555	1056752
1056977	ECom	a multiplexing scheme for multirate digital filtering with half-band filters	1978	-9.266196727241663	13.815039030333221	1057004
1057361	DB	on the capacity and programming of flash memories	2012	-10.557899901678839	13.815641402570481	1057388
1057364	Theory	parallel algorithms for connected components in a graph	1985	-9.716252774630725	11.586455086451291	1057391
1057396	EDA	hyper-threaded multiplier for hecc	2017	-7.406587434715352	14.811866250536635	1057423
1057409	EDA	detailed-routing algorithms for dense pin clusters in integrated circuits	2009	-7.596246770659902	11.432268633385279	1057436
1057563	Arch	floating-point butterfly architecture based on binary signed-digit representation	2016	-8.727945769140776	13.717941892617063	1057590
1057670	EDA	switching characteristics of generalized array multiplier architectures and their applications to low power design	1999	-8.437235369098946	13.410316719298606	1057697
1057970	EDA	detailed routing algorithms for advanced technology nodes	2015	-7.448663036304532	11.42332681594524	1057997
1058062	EDA	design of digital filters for low power applications using integer quadratic programming	2005	-8.844394792912508	13.531033137408421	1058089
1058273	EDA	a high-speed and low-energy-consumption processor for svd-mimo-ofdm systems	2013	-9.824832278351282	14.977541256315213	1058300
1058459	ML	lossless compression for satellite packet networks using the yk algorithm	2001	-9.027640563979917	11.555581449016945	1058486
1058584	EDA	a cmos hard-decision analog convolutional decoder employing the mfda for low-power applications	2008	-9.983540545827863	14.75978270610922	1058611
1058621	HPC	deterministic simulation of idealized parallel computers on more realistic ones	1987	-10.103638744615557	11.903046836831287	1058648
1058682	EDA	design of a high-throughput low-power is95 viterbi decoder	2002	-9.05841382475095	14.451491110250421	1058709
1058757	Theory	irregular primes and cyclotomic invariants to 12 million	2001	-10.336891138032335	12.027829603800962	1058784
1059440	EDA	a fec architecture for uwb system	2006	-10.007205614868576	14.737973044516115	1059467
1059576	EDA	a 2.69 mbps/mw 1.09 mbps/kge conjugate gradient-based mmse detector for 64-qam 128×8 massive mimo systems	2018	-9.929508168972413	14.96850844543396	1059603
1059589	EDA	low-latency high-throughput systolic multipliers over $gf(2^{m})$  for nist recommended pentanomials	2015	-7.936659420975644	14.523477616087112	1059616
1059756	Arch	vlsi decoding architecture with improved convergence speed and reduced decoding latency for irregular ldpc codes in wimax	2008	-10.41191769837707	14.73515362028695	1059783
1059774	PL	machine learning and algorithmic techniques for error correction	2018	-8.979954033789221	11.309865138646787	1059801
1059861	Theory	high-radix transforms for reed-solomon codes over fermat primes (corresp.)	1977	-10.622662258531546	13.641289088514858	1059888
1059903	Crypto	a redundant representation of gf(q^n) for designing arithmetic circuits	2003	-9.648275719052824	12.687402174864257	1059930
1060061	Arch	the exact dot product as basic tool for long interval arithmetic	2010	-9.18386020777064	12.874309130962784	1060088
1060538	EDA	design and implementation of a high-performance, modular, sorting engine	1994	-7.438468482737474	14.284549175126855	1060565
1060682	Arch	clockless stochastic decoding of low-density parity-check codes: architecture and simulation model	2014	-10.125555667971508	14.784228213024225	1060709
1061398	Arch	an efficient hardware architecture for the implementation of multi-step look-ahead sigma-delta modulators	2018	-9.052447435911748	13.776848491791878	1061425
1061780	EDA	optimized digital signal processing for flexible receivers	2002	-9.547135296345068	14.599827247025562	1061807
1062037	Arch	low complexity system-on-chip architectures of parallel-residue-compensation in cdma systems	2004	-9.64475181428625	14.699828349521859	1062064
1062207	Networks	coding of real-number sequences for error correction: a digital signal processing problem	1984	-9.889779822399897	13.33900785389926	1062234
1062722	ML	compressing inverted files using modified lzw	2016	-8.902958224796663	11.376924487678338	1062749
1062883	EDA	implementation of digital electronic arithmetic and its application	2009	-8.551944365621562	13.469964470810831	1062910
1062994	EDA	power efficient column operation-based message-passing schedule for regular ldpc decoder	2010	-10.313713832817461	14.670762624423046	1063021
1063636	Networks	vlsi implementation of a complete pipeline mmse detector for a 4 x 4 mimo-ofdm receiver	2008	-9.947116411741607	14.96009448482661	1063663
1063637	Embedded	a low-power sync processor with a floating-point timer and universal edge tracer for 3dtv active shutter glasses	2011	-7.571832769433413	14.54468443553653	1063664
1063803	Networks	binary partition algorithms and vlsi architectures for median and rank order filtering	1993	-9.141183270441983	12.403306110478434	1063830
1063839	Mobile	power optimised channel coding in wireless sensor networks using low-density parity-check codes	2007	-10.966707432196694	15.033559165723267	1063866
1064041	Arch	a digit-serial vlsi architecture for delayed lms adaptive fir filtering	1995	-9.1875092861465	13.62072726260684	1064068
1064182	Crypto	estimates for discrete logarithm computations in finite fields of small characteristic	2003	-10.367511155775192	11.798322596565395	1064209
1064289	Vision	low-complexity systolic multiplier over gf(2/sup m/) using weakly dual basis	2002	-8.93843014160067	13.27785269756082	1064316
1064689	Theory	special purpose hardware for discrete fourier transform implementation	1994	-8.785721276647571	13.228295828486829	1064716
1065174	Theory	efficient realisation of arithmetic algorithms with weighted collection of posibits and negabits	2012	-8.551835078483265	13.161253144448136	1065201
1065277	Logic	a parallel algorithm for lagrange interpolation on k-ary n-cubes	1999	-9.380105862956572	12.694380007274216	1065304
1065494	EDA	module implementation selection and its application to transistor placement	1997	-7.24870148459703	11.554566560911873	1065521
1066022	Arch	high speed serial interface for mobile lcd driver ic	2008	-7.715677598250946	14.616499469817484	1066049
1066269	Arch	a vlsi systolic array architecture for computation of third-order cumulants for two-dimensional signals	2000	-9.260419999077293	13.412387833879306	1066296
1066752	Theory	run-time error detection in polynomial basis multiplication using linear codes	2007	-9.745671528528637	13.919033458318358	1066779
1066822	Theory	a super-logarithmic lower bound for hypercubic sorting networks	1994	-10.64354862964274	11.369102949572847	1066849
1066850	PL	fixed-point c compiler for tms320c50 digital signal processor	1997	-8.595792635195151	13.36353874878778	1066877
1067285	EDA	design of a fully-static differential low-power cmos flip-flop	1999	-7.3377451467083	13.628230146717325	1067312
1067325	Arch	mu-decoders: a class of fast and efficient configurable decoders	2010	-8.458902412227745	12.89279414568828	1067352
1067994	EDA	a shape-driven spreading algorithm using linear programming for global placement	2019	-7.464039215681441	11.343662325390678	1068021
1068808	EDA	ds-cdma descrambling and despreading with the cell broadband engine	2009	-9.862755093525317	15.050093312742947	1068835
1068919	EDA	radix 4 srt division with quotient prediction and operand scaling	2007	-9.022893154992689	13.078128117508154	1068946
1068927	Embedded	polar code-based error correction code scheme for nand flash memory applications	2016	-9.999991927953703	14.587837990335858	1068954
1068979	Arch	an improved gef fast addition algorithm	2004	-9.198219325788944	12.789394002140368	1069006
1069283	Arch	high-speed pipelined egg processor on fpga	2006	-8.357096587422781	13.997417982096376	1069310
1069291	EDA	synthesis of balanced ternary reversible logic circuit	2013	-7.604819678217398	12.818382224159427	1069318
1069454	EDA	on lut cascade realizations of fir filters	2005	-8.848161966869949	13.46132373779778	1069481
1069598	Arch	data retention in mlc nand flash memory: characterization, optimization, and recovery	2015	-7.619497077172874	14.576201489954073	1069625
1069778	Theory	a parallel algorithm for single row routing problems	1992	-8.247693442460532	15.059977847590362	1069805
1069810	Graphics	new structures for complex digital filters	1991	-8.972032382222574	12.900139361646474	1069837
1070568	EDA	efficient fpga-based multipliers for f397 and f36.97	2007	-7.904912300321742	14.444445109108644	1070595
1070678	HPC	the solution of linear systems by the qif algorithm on a wavefront array processor	1988	-9.086832013919672	12.645027324862076	1070705
1070795	AI	reed-muller realization of x (mod p)	2015	-9.530357602179787	12.946812791029007	1070822
1070990	Vision	generic mixed-radix fft pruning	2012	-9.160483092977355	13.290486128802517	1071017
1071221	Arch	a new architecture for the viterbi decoder for code rate k/n	1996	-10.10990538833036	14.318331761022453	1071248
1071247	Theory	constructing permutation representations for large matrix groups	1994	-9.986283745454882	12.340034661572911	1071274
1071772	EDA	an efficient smart system for improved space/spatial-frequency representation of nonstationary 2-d signals	2010	-9.183537830468763	13.765956652710033	1071799
1071799	Robotics	a hdmi-to-mhl video format conversion system-on-chip (soc) for mobile handset in a 130-nm cmos technology	2016	-7.554480359261896	14.49820658303612	1071826
1071950	DB	mod m arithmetic in binary systems	1991	-9.37706904634844	13.030732326871693	1071977
1072026	Logic	dual bases and bit-serial multiplication in fqn	1999	-9.387122468691814	12.607664303674822	1072053
1072033	Crypto	reducing the number of counters needed for integer multiplication	1995	-9.627608214735973	12.64600567828249	1072060
1072569	EDA	sign detection and number comparison on rns 3-moduli sets \(\{2^n-1, 2^{n+x}, 2^n+1\}\)	2017	-8.371210680293236	13.981027889543366	1072596
1072618	AI	a new algorithm for encoding and decoding the hilbert order	2007	-9.803695861667132	11.547838444654804	1072645
1072641	EDA	"""comments on """"a two's complement parallel array multiplication algorithm"""""""	1974	-9.016391011099962	12.766772503156945	1072668
1072706	EDA	memory requirement reduction method for successive cancellation decoding of polar codes	2017	-8.68674849383144	13.92663949232444	1072733
1072963	EDA	pipelined fpga adders	2010	-7.708299339704545	14.39730902964847	1072990
1073497	EDA	an implementation of a saturated zone multi-layer printed circuit board router	1980	-7.539460744889697	11.516025084524426	1073524
1073619	EDA	a progressive two-stage global routing for macro-cell based designs	2006	-7.3387570668486335	11.604143447042553	1073646
1073681	Theory	implementing probabilistic algorithms on vlsi architectures	1988	-9.725795068660224	12.122478409788227	1073708
1073765	Theory	analysis of euclidean algorithms for polynomials over finite fields	1990	-10.144070586792024	12.523315490172992	1073792
1073864	Arch	a discrete logarithm number system for integer arithmetic modulo 2^{k}: algorithms and lookup structures	2009	-8.938845628515873	13.469067954588859	1073891
1074342	Embedded	improving nand flash read performance through learning	2015	-7.7094010570834675	14.581529637711618	1074369
1074447	Arch	fused multiply-add microarchitecture comprising separate early-normalizing multiply and add pipelines	2011	-8.630995281823619	13.710111341314947	1074474
1074478	Theory	better upper bounds on the qobdd size of integer multiplication	2007	-10.538640341473313	11.841179646441946	1074505
1074577	Theory	the distributed selection problem and the aks sorting network	2015	-10.521662121949367	11.678913586329855	1074604
1075359	EDA	design of a reversible binary coded decimal adder by using reversible 4-bit parallel adder	2005	-7.8235362358594145	12.874193333215434	1075386
1075732	EDA	on the compact designs of low power reversible decoders and sequential circuits	2012	-7.524928871167142	12.82450038399216	1075759
1076312	HPC	optimal adaptive parallel diagnosis for arrays	2003	-8.022969918371215	15.090873481639907	1076339
1076564	HPC	robustness file copy up into cloud storage service	2012	-10.676895245997198	14.2264762550257	1076591
1077024	EDA	polarization encoded optical shadow casting logic units: design of trinary half subtractor using various input coding scheme	2013	-8.702988244339911	13.18608777897789	1077051
1077220	EDA	automated physical design of microchip-based capillary electrophoresis systems	2011	-7.406140610121416	11.514044386996273	1077247
1077506	Theory	ideal forms of coppersmith's theorem and guruswami-sudan list decoding	2011	-10.487465425014106	11.475609932445616	1077533
1077817	ECom	reconfigurable and parallelized network coding decoder for vanets	2012	-9.895397799450011	14.820503632743659	1077844
1078054	AI	a quasi-differential quantizer based on smobile	2007	-9.541801211698589	13.508863273228231	1078081
1078095	EDA	word-length selection for power minimization via nonlinear optimization	2009	-8.296444767167683	12.681645816911173	1078122
1078174	HPC	parallel approaches for efficient scalar multiplication over elliptic curve	2015	-9.842901846218377	12.909146339076418	1078201
1078657	Graphics	table-driven implementation of the expm1 function in ieee floating-point arithmetic	1992	-8.871359214315506	13.042544312079725	1078684
1078962	Theory	the accelerated euclidean algorithm	2004	-10.1322637634255	12.305398125455351	1078989
1079038	EDA	quality-aware techniques for reducing power of jpeg codecs	2012	-8.201594670039123	14.120468556071913	1079065
1079267	Arch	multivariate gaussian random number generation targeting reconfigurable hardware	2008	-9.084697139909924	13.66768499631859	1079294
1079289	EDA	an efficient algorithm for rlc buffer insertion	2007	-7.500550560612202	11.371295002936902	1079316
1079343	EDA	high performance quadrature digital mixers for fpgas	2002	-8.642169779110096	13.72585646719143	1079370
1079498	EDA	error-resilient low-power viterbi decoders via state clustering	2008	-7.605659767073353	14.043265460671062	1079525
1079720	Arch	pipeline interleaving and parallelism in recursive digital filters	1987	-9.332313696660814	13.316273006667936	1079747
1079967	Embedded	reduced precision checking for a floating point adder	2009	-7.774388585337747	12.790072206277385	1079994
1080114	EDA	design space exploration of hard-decision viterbi decoding: algorithm and vlsi implementation	2010	-10.300952477566359	14.632522126185956	1080141
1080485	HPC	a high throughput list decoder architecture for polar codes	2016	-10.613342568696424	14.677145206919693	1080512
1080630	Arch	time-efficient computation of digit serial montgomery multiplication	2014	-8.922609728118054	13.333347552045225	1080657
1080763	Web+IR	streamlining context models for data compression	1991	-8.678008894256703	11.426269830893455	1080790
1081091	Crypto	an algorithm for vlsi implementation of highly efficient cubic-polynomial evaluation	2000	-8.929277809875312	12.950361518290475	1081118
1081650	Arch	a programmable accelerator for next generation wireless communications	2009	-9.845440299625832	15.063069465438248	1081677
1081871	Robotics	lossy raid storage architecture for jpeg 2000 images	2011	-10.967461870938187	14.375409521093653	1081898
1082384	Arch	fast low-power shared division and square-root architecture	1998	-8.385308093889037	13.480454484102044	1082411
1082501	Theory	constructing zero-deficiency parallel prefix adder of minimum depth	2005	-8.606911876660389	11.947795147802275	1082528
1082536	EDA	synthesis of current-mode pass transistor networks	1991	-7.258041812180549	12.210793430889426	1082563
1082639	EDA	karatsuba with rectangular multipliers for fpgas	2018	-8.674187666470456	13.651082412636562	1082666
1082670	EDA	an efficient parallel resampling structure based on iterated short convolution algorithm	2017	-9.296352889551953	14.286851288737084	1082697
1083524	EDA	low-latency and memory-efficient sdf ifft processor design for 3gpp lte	2017	-9.677074394714577	14.774259405751073	1083551
1083673	EDA	bit-width-aware constant-delay run-time accuracy programmable adder for error-resilient applications	2016	-8.183746938790165	13.692999901464336	1083700
1083697	Arch	a survey of analog memory devices	1963	-8.852256564469744	11.870000592857822	1083724
1083901	Theory	locatability of faults in combinational networks	1971	-8.304264791564943	15.077428700836725	1083928
1083995	Crypto	computing discrete logarithms with the parallelized kangaroo method,	2003	-9.96549700498722	12.218893488041381	1084022
1084046	Theory	the physical mapping problem for parallel architectures	1988	-10.714777892044506	11.775104953359973	1084073
1084100	EDA	a real-time image feature vector generator employing functional cache memory for edge flags	2009	-7.9062475269528445	13.56941416311809	1084127
1084124	EDA	low-complexity digit-serial and scalable spb/gpb multipliers over large binary extension fields using (b,2)-way karatsuba decomposition	2014	-8.92314160228231	13.526298281418375	1084151
1084156	HPC	reduction of complexity for nonbinary ldpc decoders with compressed messages	2015	-10.131666917381283	14.672833342459171	1084183
1084529	HPC	lightweight (k, n)-file sharing scheme for distributed storages with diverse communication capacities	2014	-11.009617734813457	14.647711893142427	1084556
1084628	EDA	multi-gb/s multi-mode ldpc decoder architecture for ieee 802.11ad standard	2014	-9.965325665908523	14.899225030569664	1084655
1084727	EDA	fast algorithms for lowest common ancestors on a processor array with reconfigurable buses	1991	-9.720216343711408	11.760648775971957	1084754
1084786	EDA	advanced receiver algorithms for mimo wireless communications	2006	-10.310019272422212	15.096429983285171	1084813
1084790	Crypto	the beauty and the beasts - the hard cases in lll reduction	2017	-10.809970222420752	12.378816397150748	1084817
1085071	EDA	optimal bus sizing in migration of processor design	2006	-7.2730710484673455	11.753643680485235	1085098
1085196	Arch	novel vlsi implementation of peano-hilbert curve address generator	2008	-8.725523753189401	13.025730984075967	1085223
1085793	Arch	a novel low-complexity algorithm for linear mmse mimo receivers	2008	-10.014509539604877	14.960505605556008	1085820
1085810	Arch	architecture and performance characterization of hardware and software implementations of the crozier frequency estimation algorithm	2002	-9.444004396859269	14.32435485369784	1085837
1085824	Crypto	efficient linear array for multiplication in gf(2m) using a normal basis for elliptic curve cryptography	2004	-8.503026582323702	13.92277758660138	1085851
1086510	Crypto	empirical optimization of divisor arithmetic on hyperelliptic curves over f2m	2013	-10.248287368689137	12.564805614273592	1086537
1086633	Embedded	functional-repair-by-transfer regenerating codes	2012	-10.948048346481908	14.733737799927555	1086660
1086676	EDA	lagrangian relaxation based pin assignment and through-silicon via planning for 3-d socs	2013	-7.419938284249879	11.71497299077162	1086703
1086695	Theory	quasi-random sequences and their discrepancies	1994	-11.059167044796496	12.366264798344682	1086722
1086892	EDA	high-throughput efficient non-binary ldpc decoder based on the simplified min-sum algorithm	2012	-10.642168065447429	14.827471654714275	1086919
1088039	EDA	congestion driven buffer planning for x-architecture	2007	-7.365121826852052	11.645210261006511	1088066
1088054	EDA	dsar: dsa aware routing with simultaneous dsa guiding pattern and double patterning assignment	2017	-7.514185912027551	11.575280571778658	1088081
1088118	Crypto	an improvement to the number field sieve	2011	-10.406548706756542	11.418009519479911	1088145
1088434	EDA	error correcting strategy for high speed and high density reliable flash memories	2003	-9.600166002133106	14.318172840553403	1088461
1088812	EDA	an fft approach for efficient ofdm communication systems	2010	-9.744653194500929	14.683441289645298	1088839
1089093	EDA	printed circuit board routing and package layout codesign	2002	-7.409878656488877	11.44812004017304	1089120
1089391	NLP	{2n+1, sn+k, sn-1}: a new rns moduli set extension	2004	-9.159376056903227	13.266145249351394	1089418
1089447	Logic	a generation of canonical forms for design of iir digital filters	2011	-8.53940061925426	12.750780681191227	1089474
1089634	Arch	a cost-effective and high-precision architecture for cordic-based adaptive lattice filters	2002	-8.990543575852662	13.543989250435748	1089661
1089650	EDA	an mcml four-bit ripple-carry adder design in 1 ghz range	2005	-7.310804355107032	12.999270527433062	1089677
1090680	EDA	doc: fast and accurate congestion analysis for global routing	2012	-7.439843622013114	11.587247160012105	1090707
1091010	Metrics	rakeness-based design of low-complexity compressed sensing	2017	-8.700599703583118	13.677475382086675	1091037
1091324	EDA	vectorization of reed solomon decoding and mapping on the evp	2008	-10.104025840139712	14.700027364660047	1091351
1091325	HPC	efficient algorithms for a class of partitioning problems	1995	-9.284484974158836	11.550114372155106	1091352
1091479	Theory	orbits and lattices for linear random number generators with composite moduli	1996	-11.091022751735402	12.790563154893814	1091506
1091680	EDA	fpga implementation of genetic algorithm for dynamic filter-bank-based multicarrier systems	2013	-9.594580167526225	14.319274661127892	1091707
1091720	Theory	a note on multiple precision arithmetic	1961	-9.54272290239054	12.218861761605934	1091747
1092033	Robotics	modified givens rotations and their application to matrix inversion	2008	-9.5528717505129	13.58039928899446	1092060
1092119	HPC	an optimal systolic algorithm for generating permutations in lexicographic order	1994	-9.68313911977896	11.485847618029716	1092146
1092434	EDA	design and implementation of 32-bit high valency jackson adders	2017	-8.628045545568105	13.425827269767414	1092461
1092532	EDA	low-power radix-4 quotient generator	2014	-7.865273814024519	13.664620791406731	1092559
1092858	Arch	pipelined parallel architecture for high throughput map detectors	2004	-10.506501516648717	14.817636711920418	1092885
1092898	EDA	fence-aware detailed-routability driven placement	2017	-7.4631278019868015	11.367096515366313	1092925
1093008	EDA	a reconfigurable multiplier array for video image processing tasks, suitable for embedding in an fpga structure	1998	-8.5763756883953	13.474121529028812	1093035
1093195	Theory	optimal sparse matrix dense vector multiplication in the i/o-model	2007	-10.574932084221668	11.548314683683033	1093222
1093687	Theory	a sub-cubic time algorithm for the k -maximum subarray problem	2007	-10.478019799921043	11.444390704224913	1093714
1094007	Crypto	kangaroos, monopoly and discrete logarithms	2000	-10.270391540622512	12.149755905759553	1094034
1094073	Visualization	conditional-sum early completion adder logic	1980	-8.648215790466736	12.622959895022126	1094100
1094283	Robotics	a floating point vectoring algorithm based on fast rotations	2000	-9.226380396726958	13.355728313436375	1094310
1094318	PL	a dispersion pass algorithm for the polyphase merge	1962	-10.204988104195502	11.68131995213298	1094345
1094690	HPC	a novel concurrent error detection scheme for fft networks	1993	-8.592849013910943	13.514998287574734	1094717
1094757	EDA	optimal jumper insertion for antenna avoidance considering antenna charge sharing	2007	-7.5517239261429365	11.613414075570764	1094784
1094801	Arch	a semi-systolic decoder for the pdsc-73 error-correcting code	1991	-9.92578239884802	14.15713266732162	1094828
1094860	EDA	buffered routing tree construction under buffer placement blockages	2002	-7.387971744981954	11.558726204225344	1094887
1094924	EDA	efficient design of bindct in quantum-dot cellular automata (qca) technology	2018	-7.613637657784992	13.742171716596491	1094951
1095733	EDA	structure-aware placement techniques for designs with datapaths	2013	-7.276310534538509	11.613202876612608	1095760
1095750	EDA	joint (3,k)-regular ldpc code and decoder/encoder design	2004	-10.811334858172508	14.807373179596805	1095777
1095777	Theory	new bounds for parallel prefix circuits	1983	-8.726078731114411	11.487683920605777	1095804
1095786	EDA	dual fixed-point cordic processor: architecture and fpga implementation	2016	-8.847373832667477	13.460413012557554	1095813
1095866	EDA	direct digital frequency synthesizers with polynomial hyperfolding technique	2004	-9.253323875319444	13.556532915474955	1095893
1095978	Theory	conflict-free access of arrays in a parallel processor	1989	-8.887021208059446	12.33519296661651	1096005
1096046	EDA	an early global routing framework for uniform wire distribution in socs	2016	-7.350503780120504	11.802534771026108	1096073
1096532	Visualization	design of a multiple-valued systolic system for the computation of the chrestenson spectrum	1986	-8.898709356074068	12.04101191222109	1096559
1097152	Embedded	design of gpu-based platform for ldpc decoder	2011	-10.154053519096486	15.033017010379254	1097179
1097525	Vision	bit-parallel polynomial basis multiplier for new classes of finite fields	2008	-9.594059665294221	12.968112742550149	1097552
1098177	EDA	dvfs based power management for ldpc decoders with early termination	2017	-9.99257173769249	14.759213295849865	1098204
1098440	EDA	fpga-implementation of atan(y/x) based on logarithmic transformation and lut-based techniques	2010	-8.967020156238524	13.562623483588952	1098467
1098853	EDA	verification of composite galois field multipliers over gf ((2m)n) using computer algebra techniques	2011	-8.043458707063724	12.870425702959402	1098880
1099089	Visualization	an overflow-free residue multiplier	1983	-8.684810339534383	13.473734708533867	1099116
1099160	EDA	a delay metric for rc circuits based on the weibull distribution	2002	-7.650847688708688	11.951602721823454	1099187
1099329	Theory	on searching for solutions of the diophantine equation x3 + y3 +2z3 = n	2000	-10.287358928402565	12.509877961165285	1099356
1099482	Crypto	tight bounds on the information rate of secret sharing schemes	1997	-10.874200001767562	13.416250585638778	1099509
1099622	Arch	high speed bit-serial parallel processing on array architecture	1997	-8.379371876693506	13.345429011847045	1099649
1099727	Logic	modular composition via factorization	2018	-10.57955652470637	11.575419791628963	1099754
1100201	EDA	design tradeoffs in cmos fir filters	1996	-8.616508284666129	13.900802819600965	1100228
1100505	Arch	multi-rate high-throughput ldpc decoder: tradeoff analysis between decoding throughput and area	2006	-10.40755220775825	14.901793002392974	1100532
1100547	Theory	division and overflow detection in residue number systems	1962	-9.245146893105897	12.728044440678243	1100574
1100584	Networks	over-the-cell routers for new cell model	1992	-7.452384992802352	11.521058683407311	1100611
1100590	Crypto	algebraic attacks on summation generators	2003	-10.98659350882698	12.95813577438086	1100617
1100591	Embedded	relaxed tree search mimo signal detection algorithm design and vlsi implementation	2006	-10.137989285786643	14.988170346230776	1100618
1100744	EDA	fpga realization of caputo and grünwald-letnikov operators	2017	-8.873259867055168	13.58636411308975	1100771
1100836	Crypto	comparison of bit and word level algorithms for evaluating unstructured functions over finite rings	2005	-10.330485275591377	12.728378875507353	1100863
1100873	Crypto	parallel decoding architectures for low density parity check codes	2001	-10.217263202791454	14.80352685441252	1100900
1100945	ML	sorting-based selection algorithms for hypercube networks	1993	-11.032700340474307	11.421875359868931	1100972
1101151	Vision	diagnosis of parallel computers with arbitrary connectivity	1999	-8.235122689138544	15.065276723620903	1101178
1101196	Arch	design of low-power, 1gs/s throughput fft processor for mimo-ofdm uwb communication system	2007	-9.833712171448818	14.77550434479085	1101223
1101340	Crypto	efficient reverse converters for 4-moduli sets {22n-1-1, 2n, 2n+1, 2n-1} and {22n-1, 22n-1-1, 2n+1, 2n-1} based on crts algorithm	2014	-8.818505798832142	13.432049781980707	1101367
1101506	Logic	application of graph theory to topology generation for logic gates	1988	-7.351474315874951	11.589871721371127	1101533
1101509	Theory	recursive n-gram hashing is pairwise independent, at best	2010	-10.342156238680065	11.839359523910884	1101536
1101896	Visualization	multipartite table methods	2005	-8.413601979668528	13.349567629264731	1101923
1102030	HPC	systematic approaches to parallel architectures for dsp algorithms	1997	-9.237633812822944	13.116933038462811	1102057
1102246	Arch	the matrix transform processor	1976	-8.725846601474036	12.990231927174527	1102273
1102273	EDA	coding algorithms for network on a chip	2013	-10.024845376455273	14.800621405879388	1102300
1102318	EDA	hardware architecture for an anti-traffic noise system	2015	-8.425206844463514	14.017234216143313	1102345
1102475	EDA	on the communication capability of the self-reconfigurable gate array architecture	2002	-8.100558471144453	14.812557245442205	1102502
1102521	EDA	flexible packed stencil design with multiple shaping apertures and overlapping shots for e-beam lithography	2015	-7.620097493030728	11.436690493727765	1102548
1102789	Crypto	a note on fast algebraic attacks and higher order nonlinearities	2010	-11.056090091024787	12.846775551140398	1102816
1102872	Theory	time optimal mixed radix conversion for residue number applications	1994	-8.691282594017485	13.330977560787261	1102899
1102979	Graphics	decimal-binary conversions in cordic	1959	-9.112092794753497	12.983902111987664	1103006
1102985	HPC	a shuffled-based iterative demodulation and decoding scheme for ldpc coded flash memory	2018	-10.56104269068136	14.89711241961848	1103012
1103213	EDA	minimum crosstalk vertical layer assignment for three-layer vhv channel routing	1998	-7.7274281985157405	11.578570099460606	1103240
1103418	Graphics	divisionless method of integer conversion	1961	-9.158112833940741	12.308752532814585	1103445
1103788	EDA	a min-cost flow based detailed router for fpgas	2003	-7.447783745964787	11.4549684976739	1103815
1104147	Robotics	high-throughput implementation of tree-search algorithms for vector precoding	2011	-10.25126027613383	15.054109561288644	1104174
1104439	Arch	on the lifetime of multilevel memories	2009	-10.766054225564883	14.54399944769284	1104466
1104620	EDA	clustering based fast clock scheduling for light clock-tree	2001	-7.259271099459796	11.945494739374135	1104647
1104737	EDA	parallel cla algorithm for fast addition	2000	-8.424081782327606	13.08454410269406	1104764
1104753	Arch	sector-disk codes with three global parities	2017	-11.044777116748886	14.397536015368473	1104780
1104791	Theory	on the limits of cache-oblivious rational permutations	2008	-9.795644744069824	11.485845257936392	1104818
1104884	EDA	embedded complex floating point hardware accelerator	2014	-8.279039643501347	13.887297779568335	1104911
1105389	HPC	ldpc decoder with an adaptive wordwidth datapath for energy and ber co-optimization	2013	-10.000887723337897	14.789032273382958	1105416
1105488	HPC	on the efficient summation of n numbers on an n-processor reconfigurable mesh	1993	-9.456427902065329	12.195991167471831	1105515
1105689	Arch	an interleaved rational/radix arithmetic system for high-precision computations	1978	-8.920144926466358	13.04669587867312	1105716
1105905	EDA	perfect 3-limited-weight code for low power i/o	2004	-10.42959668905882	14.573883467480714	1105932
1106254	Arch	design of a coarse-grained processing element for matrix multiplication on fpga	2014	-8.658450507208109	13.58144112025741	1106281
1106453	DB	an extension of tyt inversion algorithm in polynomial basis	2010	-9.910329596719533	12.800470824735855	1106480
1106555	PL	low-delay parallel chien search architecture for rs decoder	2016	-9.513673726360157	14.069398428548643	1106582
1106716	ML	a novel symbol estimation algorithm for lte standard	2012	-10.037939080388954	14.978066316823652	1106743
1106892	Embedded	automating custom-precision function evaluation for embedded processors	2005	-8.497070546544407	13.479345835054698	1106919
1107192	Robotics	(m, p, k)-friendly points: a table-based method for trigonometric function evaluation	2012	-9.185112346346562	13.041539140757427	1107219
1107352	EDA	design of a high-speed square generator	1998	-8.462577940408941	13.553132484164081	1107379
1107442	EDA	design of a parameterizable silicon intellectual property core for qr-based rls filtering	2003	-8.646293303342956	13.552172110565332	1107469
1107492	Arch	generating burst-error correcting codes from orthogonal latin square codes -- a graph theoretic approach	2011	-8.205021069444706	12.918636056757393	1107519
1107641	EDA	complexity analysis and efficient implementations of bit parallel finite field multipliers based on karatsuba-ofman algorithm on fpgas	2010	-8.61506269007298	13.527885796309796	1107668
1107656	OS	soft-decision error correction of nand flash memory with a turbo product code	2013	-9.812606769882127	14.637944072937296	1107683
1107675	EDA	area reduction by deadspace utilization on interconnect optimized floorplan	2007	-7.234218088167353	11.933995418962846	1107702
1107778	HPC	the hypercube as a dynamically reconfigurable processor mesh	1998	-9.242900659395119	11.859921379645279	1107805
1107978	Logic	a statistical study of the accuracy of floating point number systems	1973	-9.847039177251558	12.6835748509515	1108005
1108323	HPC	a systolic design for generating combinations in lexicographic order	1990	-8.974260422840986	12.130756610546666	1108350
1108542	EDA	razor based programmable truncated multiply and accumulate, energy-reduction for efficient digital signal processing	2015	-8.185659734710981	14.145613845848628	1108569
1108694	Crypto	efficient tate pairing computation using double-base chains	2006	-9.854684553002256	12.785874390168274	1108721
1109168	ML	study of the influence of the number normalization scheme used in two chaotic pseudo random number generators used as the source of randomness in differential evolution	2014	-11.068104748068519	12.922395419598805	1109195
1109458	Arch	a flexible parallel architecture for relaxation labeling algorithms	1992	-8.65616606872361	12.419993453419096	1109485
1109501	Arch	efficient radix conversions for classes of radices	2015	-9.195267873653114	12.906917800322745	1109528
1109682	EDA	performance enhancement of nand flash using unequal error protection	2017	-9.709010139677542	14.59709769467018	1109709
1109806	HPC	square rooting algorithms for integer and floatingg-point numbers	1990	-9.63636041913626	12.75572123733269	1109833
1110064	EDA	local unidirectional bias for smooth cutsize-delay tradeoff in performance-driven bipartitioning	2003	-7.409308770182264	11.532792319524876	1110091
1110109	EDA	whitespace-aware tsv arrangement in 3d clock tree synthesis	2013	-7.237610899978424	12.13559669686784	1110136
1110339	Arch	dual-rail decoding of low-density parity-check codes	2010	-10.41328899728316	14.714740780628533	1110366
1110814	Robotics	vector-radix-22×22 fast fourier transform algorithm	2010	-9.559090703287207	12.9360860245254	1110841
1110910	EDA	hardware/software co-design applied to reed-solomon decoding for the dmb standard	2006	-9.967464660787128	14.841059945770644	1110937
1110974	Arch	decoder architecture for generalised concatenated codes	2015	-10.248611917986722	14.619945442140011	1111001
1111192	Crypto	integer and rational arithmetic on maspar	1996	-9.210813754716783	13.019827058257173	1111219
1111324	Theory	provably good max–min- $m$ -neighbor-tsp-based subfield scheduling for electron-beam photomask fabrication	2018	-7.670164249762934	11.355512907321387	1111351
1111327	EDA	modified sdf architecture for mixed dif/dit fft	2006	-9.046248791365269	14.139969327769695	1111354
1111466	ML	a parallel algorithm for gaussian elimination over finite fields	2018	-9.40910811201798	12.52870473099109	1111493
1111672	EDA	quadratic placement for 3d circuits using z-cell shifting, 3d iterative refinement and simulated annealing	2006	-7.381677367948055	11.445448385013867	1111699
1111880	EDA	an implementation of an asychronous fpga based on ledr/four-phase-dual-rail hybrid architecture	2011	-7.4054733616343835	14.002908671190633	1111907
1111959	EDA	new bit-parallel systolic multiplier over gf(2m) using the modified booth's algorithm	2006	-8.563654124471338	13.447106302952704	1111986
1111979	Theory	exact regenerating codes for distributed storage	2009	-11.046682680171127	14.779766225817713	1112006
1112112	EDA	fpga implementation of layered low density parity check error correction codes	2017	-10.115223315209331	14.690862018098846	1112139
1112435	Arch	an area and power efficient pipeline fft processor for 8×8 mimo-ofdm systems	2011	-9.58580473831391	14.655927975929005	1112462
1112471	EDA	asynchronous multi-channel adc and dsp processor interface	2010	-7.95406386719488	14.434739962079645	1112498
1112551	EDA	a layout modification approach to via minimization	1991	-7.425490575144389	11.412814145038807	1112578
1112552	EDA	a hierarchical methodology for word-length optimization of signal processing systems	2010	-8.306439114209732	12.596551791220305	1112579
1112659	EDA	architectures for recursive digital filters using stochastic computing	2016	-8.737967127426009	13.07013499949054	1112686
1112913	Arch	residue-based code for reliable hybrid memories	2009	-9.338131214045221	14.367996935303047	1112940
1112925	Theory	algorithm 545: an optimized mass storage fft [c6]	1979	-9.191178307863128	12.179904693955299	1112952
1113066	EDA	loop-reduction lll algorithm and architecture for lattice-reduction-aided mimo detection	2012	-10.4797089258402	14.684991029002838	1113093
1113128	HPC	schemes for fault-tolerant computing: a comparison of modularly redundant and t-diagnosable systems	1981	-8.14208756419692	15.071564723350177	1113155
1113625	Embedded	parallel decoder for cellular automata based byte error correcting code	1997	-10.948511580103377	13.855536460971587	1113652
1113724	EDA	a novel performance-driven topology design algorithm	2007	-7.347049694208473	11.547477899460993	1113751
1114359	Visualization	interconnection networks from three state cells	1977	-7.810451925732898	15.113292470240385	1114386
1115238	HPC	a 122mb/s turbo decoder using a mid-range gpu	2013	-10.32484813393684	14.840870313419563	1115265
1115319	EDA	fixed-width multipliers and multipliers-accumulators with min-max approximation error	2013	-8.690060951683625	13.588718862348234	1115346
1116019	Crypto	inverting hfe systems is quasi-polynomial for all fields	2011	-10.768514112230092	12.261176536477974	1116046
1116229	EDA	configurable decoders with application in fast partial reconfiguration of fpgas	2008	-8.510538656602764	12.930688187028556	1116256
1116394	Theory	efficient fpga-based karatsuba multipliers for polynomials over f2	2005	-8.587117767498192	13.203148332271331	1116421
1116563	EDA	scalable and systolic montgomery multiplier over gf(2m) generated by trinomials	2007	-8.911547269223608	13.580237816100905	1116590
1116766	EDA	hardware designs for exactly rounded elemantary functions	1994	-9.333398770967072	13.01353040361167	1116793
1116831	Metrics	structured bit-interleaved ldpc codes for mlc flash memory	2014	-11.04564868592306	14.477095148033287	1116858
1116848	EDA	hierarchical loose routing for gate arrays	1987	-7.387885738042233	11.461009908976553	1116875
1116851	Arch	a fully parallel approximate cordic design	2016	-8.745976006221294	13.471955039664149	1116878
1117057	Logic	sign detection and comparison networks with a small number of transitions	1995	-9.580522663376618	12.486482028552091	1117084
1117089	EDA	reconfigurable very high throughput low latency vlsi (fpga) design architecture of crc 32	2017	-9.227750352939683	14.085343408049221	1117116
1117287	EDA	two-dimensional compaction by 'zone refining'	1986	-7.755096804334299	11.319104261407285	1117314
1117402	Embedded	throughput/area efficient fpga implementation of qr decomposition for mimo systems	2016	-9.75514559597698	14.627283938572626	1117429
1117651	Theory	bidirectional exact integer division	1996	-9.848703527805519	12.429614841853352	1117678
1117686	PL	a quadruple precision and dual double precision floating-point multiplier	2003	-8.480145631381145	13.4855078099167	1117713
1117801	NLP	application of a finite-state model to text compression	1993	-9.103350746672652	11.532312004765314	1117828
1118006	Theory	a logarithmic-depth quantum carry-lookahead adder	2006	-8.560283536976439	12.778602764199785	1118033
1118563	EDA	split-row: a reduced complexity, high throughput ldpc decoder architecture	2006	-10.081879270867804	14.716915111774275	1118590
1119054	Robotics	division unit for binary integer decimals	2009	-8.566441353117858	13.486546590019785	1119081
1119108	Arch	a 40 nm 535 mbps multiple code-rate turbo decoder chip using reciprocal dual trellis	2013	-10.0652324796261	14.782532786791887	1119135
1119190	ML	data compression based on a dictionary method using recursive construction of t-codes	2010	-9.571586611379457	11.534030221668491	1119217
1119428	Visualization	a systolic realization for 2-d digital filters	1989	-9.012204597934838	13.189186616262072	1119455
1119478	Visualization	a division algorithm for signed-digit arithmetic	1968	-9.542974758331543	12.616101118073535	1119505
1119682	Theory	fast polynomial factorization and modular composition	2008	-10.540590336479786	11.808364332357074	1119709
1119691	Embedded	an area-efficient vlsi implementation for programmable fir filters based on a parameterized divide and conquer approach	2008	-7.966839133980818	13.424703519259012	1119718
1119720	EDA	an accurate exploration of timing and area trade-offs in arithmetic optimization using carry-save-adders	2000	-8.153402857010509	12.969297739288573	1119747
1119732	Theory	fast truncated multiplication for cryptographic applications	2005	-9.84638829492823	12.744246567910164	1119759
1119760	Theory	fault tolerant sorting network	1990	-8.159535888534538	11.51357409149382	1119787
1120361	EDA	implementation of ldpc encoding to dtmb standard based on fpga	2011	-10.190955798089949	14.873574066045927	1120388
1120749	EDA	"""comments on """"filling algorithms and analyses for layout density control"""""""	2002	-7.518311614354994	11.351260154317293	1120776
1120970	Vision	discrete fourier transform processors using cordic	1991	-9.057556204953773	13.505010796785102	1120997
1121039	HPC	highly reliable coding methods for emerging applications: archive and enterprise solid-state drives (ssds)	2015	-9.727051748064943	14.573026401300137	1121066
1121046	EDA	hierarchical decoding of double error correcting codes for high speed reliable memories	2013	-10.449093403221395	14.319831538418619	1121073
1121233	Arch	a flexible umts-wimax turbo decoder architecture	2008	-9.975058672728258	15.079310593179624	1121260
1121762	DB	the design of an asynchronous carry-lookahead adder based on data characteristics	2005	-7.724789542269431	13.071725144542244	1121789
1122170	EDA	high performance fpga-based implementation of a parallel multiplier-accumulator	2013	-8.751928912579691	13.704049360049586	1122197
1122286	HPC	group-alignment based accurate floating-point summation on fpgas	2006	-8.499200154959212	13.517630247489073	1122313
1122515	Arch	a novel counter-based low complexity inner-product architecture for high speed inputs	2010	-8.583869485706076	13.594842936197686	1122542
1122639	EDA	high speed area reduced 64-bit static hybrid carry-lookahead/carry-select adder	2011	-7.65636210155573	13.6981884823504	1122666
1122910	AI	on the hardness of finding optimal multiple preset dictionaries	2001	-9.439423267307431	11.340105880360234	1122937
1122924	HPC	c-testable systolic arrays	1993	-8.810170080124747	12.834483823048158	1122951
1123464	EDA	area-efficient signed fixed-width multipliers with low-error compensation circuit	2007	-8.778002472607755	13.660004118093186	1123491
1123683	Arch	a 13 bits 4.096 ghz 45 nm cmos digital decimation filter chain using carry-save format numbers	2013	-9.524011795018449	14.521541272679665	1123710
1124221	Arch	models for vlsi implementation of residue number system arithmetic modules	1983	-8.137118049945547	13.170523286428828	1124248
1124300	Theory	improved nguyen-vidick heuristic sieve algorithm for shortest vector problem	2010	-10.226035109289011	11.436549760690884	1124327
1124301	Theory	engineering burstsort: towards fast in-place string sorting	2008	-8.952673861336994	11.339912043749525	1124328
1124528	EDA	new placement prediction and mitigation techniques for local routing congestion	2010	-7.284300566548574	11.738870583195615	1124555
1124542	Arch	bit-level systolic arrays for finite-field multiplications	1995	-8.856202929453902	13.513930301159153	1124569
1124630	EDA	fast performance evaluation of fixed-point systems with un-smooth operators	2010	-9.889077612598589	15.000383908318264	1124657
1124811	EDA	self-calibrated energy-efficient and reliable channels for on-chip interconnection networks	2012	-7.3835809687418115	14.161417730266955	1124838
1124815	Embedded	a system-on-programmable chip approach for mimo sphere decoder	2005	-9.947347583363344	15.089500119919464	1124842
1125065	Robotics	optimal left-to-right binary signed-digit recoding	2000	-9.305566225572216	12.580409247004928	1125092
1125969	Theory	all-pairs shortest paths computation in the bsp model	2001	-11.037238615429336	11.450667515948654	1125996
1126353	Crypto	elliptic curves with the montgomery-form and their cryptographic applications	2000	-10.049934637380924	12.178595353069275	1126380
1126410	Robotics	memory-efficient fft architecture using r-lfsr based cordic common operator	2010	-9.040651504247712	13.978370406970132	1126437
1126960	Theory	multiplicative pseudo-random number generators with prime modulus	1971	-10.751794624662613	12.822500176991095	1126987
1127142	HCI	the cordic trigonometric computing technique	1959	-9.292406266601391	13.186990289099858	1127169
1127346	EDA	concurrent error detection in multipliers by using reduced wordlength multiplication and logarithms	2013	-8.884470981200721	13.232436983447109	1127373
1127482	Arch	a cordic-based reconfigrable systolic array processor for mimo-ofdm wireless communications	2007	-9.781176066651453	15.037413335451063	1127509
1127545	Arch	combinatorial model of the class of rearrangeable nonsymmetric interconnection networks	2000	-7.962425535555044	15.001216295981367	1127572
1127584	Crypto	a note on the ate pairing	2007	-10.141617462155018	12.670971765652444	1127611
1127600	Theory	mapping dynamic programming onto modular linear systolic arrays	1993	-9.897446473760187	11.737504923437385	1127627
1127649	Embedded	spocs: application specific signal processor for ofdm communication systems	2008	-9.863550016515186	14.88946383595387	1127676
1127863	EDA	regularity-aware routability-driven macro placement methodology for mixed-size circuits with obstacles	2019	-7.330630374058278	11.578422839325421	1127890
1127877	EDA	refined single trunk tree: a rectilinear steiner tree generator for interconnect prediction	2002	-7.664094067501869	11.346416823367324	1127904
1128039	Arch	a-delta: a 64-bit high speed, compact, hybrid dynamic-cmos/threshold-logic adder	2003	-7.5390739831825115	13.494003446883585	1128066
1128344	Visualization	a construction method of high-speed decoders using roms's for bose-chaudhuri-hocquenghem and reed-solomon codes	1987	-9.56521647790047	14.209394088270438	1128371
1128440	EDA	efficient shuffle network architecture and application for wimax ldpc decoders	2009	-9.87153965042703	14.76086931438771	1128467
1128455	Arch	design of an arithmetic element for serial processing in an iterative structure	1975	-8.349010097872714	12.604867981120876	1128482
1128471	EDA	optimization of reversible sequential circuits	2010	-7.434334830982919	12.846917774185927	1128498
1128779	ML	a simpler sieving device: combining ecm and twirl	2006	-8.99722734861697	13.13967304541031	1128806
1129039	EDA	layer assignment for yield enhancement	1995	-7.260985950881317	11.41926690214764	1129066
1129310	Arch	implementation of a floating-point matrix-vector multiplication on a reconfigurable architecture	2008	-9.063746858347159	13.383773014310856	1129337
1129327	DB	coding for racetrack memories	2018	-10.868368844732581	14.23660149518394	1129354
1129821	EDA	squaring in reversible logic using iterative structure	2014	-8.67395158052148	13.405961075005152	1129848
1130033	Theory	distributed storage allocations	2012	-10.934045005915015	14.82862227816975	1130060
1130841	Crypto	montgomery multplication in gf(2k)	1998	-9.068460747005313	13.322022508213834	1130868
1131179	EDA	an efficient architecture for entropy-based best-basis algorithm	2006	-8.96879348965459	12.962370141067044	1131206
1131183	EDA	optimized adder cells for ternary ripple-carry addition	2014	-7.520491649878704	13.219759702717544	1131210
1131307	DB	an introduction of multiple p-adic data type and its parallel implementation	2014	-9.538667033742632	12.766039646616814	1131334
1131323	Arch	digital controlled analog architecture for dct and dst using capacitor switching	2004	-9.035796350339886	13.711392859777256	1131350
1131604	Theory	a nearly tight memory-redundancy trade-off for one-pass compression	2007	-10.07391228672878	11.417031732170493	1131631
1132186	OS	enabling accurate and practical online flash channel modeling for modern mlc nand flash memory	2016	-7.261314160391918	14.038560216442017	1132213
1132188	Arch	fixed sign walsh transform and its iterative hardware architecture	2005	-9.475040123284264	12.99761306168153	1132215
1132835	Theory	a 4d channel router for a two layer diagonal model	1988	-8.260052497341393	11.366850011003521	1132862
1133119	EDA	an efficient multiple precision floating-point multiplier	2011	-8.320523508737951	13.99760674901643	1133146
1133185	EDA	a high-speed architecture for cma blind equalizer	2002	-9.407808611784716	14.044037718027495	1133212
1133226	Arch	effective two-dimensional pattern generation for self-aligned double patterning	2015	-7.274567809115597	11.659467878040688	1133253
1133432	Logic	fortran extended-precision library	1971	-9.025281687618653	12.335197324646485	1133459
1133601	EDA	a logarithmic time method for two's complementation	2005	-8.341512984006505	12.962571604833185	1133628
1133730	DB	a parallel algorithm for join operation on cube connected computer	1995	-10.20226891498486	11.586358154800374	1133757
1134018	EDA	efficient sum of absolute difference computation on fpgas	2016	-8.352394502848682	13.692903605319755	1134045
1134170	Mobile	a rate selection algorithm for quantized undithered dynamic supply voltage scaling (poster session)	2000	-7.584215697658318	14.088300792278108	1134197
1134309	Theory	fast integer multiplication using modular arithmetic	2013	-10.121810198736222	11.843895869351845	1134336
1134327	EDA	an efficient fpga design and performance testing of the ace algorithm for papr reduction in dvb-t2 systems	2017	-9.820637834416043	14.971864063633364	1134354
1134405	DB	on generation of permutations of m out of n items	2017	-10.711227533924408	11.798687972167782	1134432
1134434	Theory	do there exist non-linear maximal length cellular automata? a study	2018	-10.826695476300259	12.850765585027077	1134461
1134569	DB	error-free algorithm and architecture of radix-10 logarithmic converter	2010	-8.834074372487029	13.494827969709101	1134596
1135583	HCI	improvements on the design and implementation of dvb-s2 ldpc decoders	2011	-10.054411614985948	14.662401171010456	1135610
1135700	Theory	shortest common superstrings for strings of random letters	1994	-9.80977247338419	11.336574394625735	1135727
1136035	EDA	a high-speed 32-bit signed/unsigned pipelined multiplier	2010	-7.802009252486414	13.792589429430675	1136062
1136036	EDA	reduced overhead error compensation for energy efficient machine learning kernels	2015	-8.111342304013027	13.866452877540748	1136063
1136168	AI	diagnosing permanent faults in distributed and parallel computing systems using artificial neural networks	2010	-8.029918206688054	15.052690369688847	1136195
1136313	Arch	a low power and small area fft processor for ofdm demodulator	2007	-9.564436098037119	14.771440630162887	1136340
1136555	EDA	probabilistic congestion prediction in hierarchical quad-grid model	2005	-7.509325010927897	11.360498028514085	1136582
1136677	Theory	design of high-speed wide-word hybrid parallel-prefix/carry-select and skip adders	2018	-7.671706973538929	13.599931609369975	1136704
1136844	Visualization	fast parallel gf(2^m) polynomial multiplication for all degrees	2013	-9.799313579361737	12.774832286835014	1136871
1136846	EDA	high-radix design of a scalable modular multiplier	2001	-8.633045677579894	13.517132037481787	1136873
1137183	Theory	parallel tree contraction, part 2: further applications	1991	-10.981826777763716	11.38969937047272	1137210
1137300	EDA	a lofar and beamforming implementation in a fpga for a digital passive sonar	2016	-9.34065606890883	14.212193332690255	1137327
1137692	Theory	an efficient hierarchical timing-driven steiner tree algorithm for global routing	2003	-7.498299851388812	11.405094983767135	1137719
1138285	AI	reducing coding redundancy in lzw	2006	-9.2978440248006	11.646466911585096	1138312
1138391	EDA	linear qr architecture for a single chip adaptive beamformer	2000	-8.545792610997665	13.622720297696358	1138418
1138483	Theory	synthesis of binary machines	2011	-10.696921840786038	12.895540699664625	1138510
1138866	EDA	division-less high-radix interleaved modular multiplication using a scaled modulus	2011	-8.851225960846778	13.392336442621207	1138893
1138956	EDA	on the layering problem of multilayer pwb wiring	1983	-7.959448742492242	11.287103499173126	1138983
1139040	Robotics	a multi-signal bus architecture for fir filters with single bit coefficients	1984	-9.05352128783044	13.260448422463	1139067
1139490	Theory	the role of super-fast transforms in speeding up quantum computations	2002	-9.796402565561989	12.643475576480627	1139517
1139502	Theory	algorithm and architecture for a galois field multiplicative arithmetic processor	2003	-8.95981272993301	13.596306570614212	1139529
1139747	EDA	a cps framework based perturbation constrained buffer planning approach in vlsi design	2017	-7.304836655041911	11.744212499061804	1139774
1140087	Arch	neuromatrix® nm6403 dsp with vector/matrix engine	2000	-8.107386742171375	13.840906630324445	1140114
1140101	Arch	an area-efficient on-chip memory system for massive mimo using channel data compression	2019	-9.885752708497657	14.975045851041978	1140128
1140104	HPC	communication centric architectures for turbo-decoding on embedded multiprocessors	2003	-9.949555041746367	14.993813777916298	1140131
1140208	Theory	experimental evaluation and cross-benchmarking of univariate real solvers	2009	-10.287053617699893	12.090053303898578	1140235
1140377	Vision	vlsi architectures for weighted order statistic (wos) filters	2000	-9.15236642995513	12.617849364530196	1140404
1140618	EDA	crossing-aware channel routing for integrated optics	2014	-7.494237882236314	11.854853738940005	1140645
1140628	EDA	a fast variable-length decoder using plane separation	2000	-9.136292658505221	13.143016442552453	1140655
1140934	EDA	vlsi architecture for parallel radix-4 cordic	2013	-8.723471234493983	13.674326812961393	1140961
1142123	Theory	a fast and space-economical algorithm for calculating minimum redundancy prefix codes	1999	-10.283173542159231	11.919372134053752	1142150
1142253	HPC	bibliographic pattern matching using the icl distributed array processor	1988	-9.304194522358417	12.352404713465614	1142280
1142407	Crypto	the 10-point and 12-point number theoretic hilbert transform	2013	-10.726784897203046	12.763103550342677	1142434
1142418	Crypto	a class of close-to-optimum adder trees allowing regular and compact layout	1990	-8.033939726155111	12.01975575455138	1142445
1142481	Arch	variable-latency floating-point multipliers for low-power applications	2010	-8.05215971068567	13.552945212578194	1142508
1142485	EDA	minimal complexity low-latency architectures for viterbi decoders	2008	-10.562001669383235	14.659161792204314	1142512
1142602	Theory	the results on optimal values of some combinatorial batch codes	2018	-10.92135851876606	12.763686661468165	1142629
1142795	Crypto	fast point multiplication on elliptic curves without precomputation	2008	-9.602408980002473	12.772131522851375	1142822
1143005	Theory	the analysis of one-dimensional linear cellular automata and their aliasing properties	1990	-10.688984038655713	12.170423731631043	1143032
1143012	Vision	weighted-to-residue and residue-to-weighted converters with three-moduli (2n-1, 2n, 2n+1) signed-digit architectures	2006	-8.794441063712773	13.401300482713307	1143039
1143371	HPC	data compression with restricted parsings	2006	-8.70905614935762	11.566425686014242	1143398
1143451	Theory	log depth circuits for division and related problems	1986	-9.92320686798736	11.392913801142411	1143478
1143483	EDA	an asynchronous early output full adder and a relative-timed ripple carry adder	2016	-7.3485944868588895	13.650174921959922	1143510
1143794	EDA	efficient escape routing for hexagonal array of high density i/os	2006	-7.438329520281882	11.579787043900359	1143821
1143901	HPC	high-performance polynomial gcd computations on graphics processors	2011	-8.760220198281804	13.33619870444134	1143928
1144632	Robotics	implementation of special function unit for vertex shader processor using hybrid number system	2014	-8.667916538678321	13.58036461717911	1144659
1144759	Arch	low-power dual-rail multiple-valued current-mode logic circuit using multiple input-signal levels	2000	-7.598188689782951	13.625007774362395	1144786
1144760	Crypto	revisiting sum of residues modular multiplication	2010	-9.436311739552352	12.926364126976852	1144787
1144823	EDA	output decisions for stochastic ldpc decoders	2014	-10.54738679404544	14.688784145556829	1144850
1144866	Theory	an area- and energy-efficient multimode fft processor for wpan/wlan/wman systems	2012	-9.482413894386507	14.711027255932493	1144893
1145003	Arch	radix-64 floating-point divider	2018	-8.329995793436055	13.743051971617716	1145030
1145212	DB	database filters	1982	-8.885249682388913	11.717864632245822	1145239
1145360	ML	new svoboda-tung division	1998	-9.41620628621695	12.845182123583728	1145387
1145369	Arch	parade: a versatile parallel architecture for accelerating pulse train clustering	2009	-9.485139971421058	14.062202643127026	1145396
1145386	EDA	comparison look-ahead and design of fast fuzzy operation units	1990	-8.285825264796946	12.81817228085409	1145413
1145395	Arch	fast crcs	2009	-9.460422422299818	13.349204192202176	1145422
1145501	EDA	superscalar architecture design for high performance dsp operations	2009	-9.328324080805947	14.977503467982626	1145528
1145529	EDA	partition methodology for the final adder in a tree-structure parallel multiplier generator	2002	-8.410642456032459	12.771445526415295	1145556
1145574	EDA	very short critical path implementation of aes with direct logic gates	2012	-8.682197072945126	13.506264264257526	1145601
1146017	Crypto	on the factorization of rsa-120	1993	-10.201767444244641	12.447552509176182	1146044
1146284	Web+IR	binary interpolative coding for effective index compression	2000	-8.837271065795605	11.420482782556398	1146311
1146583	Crypto	modeling finite fields with mathematica - applications to the computation of exponential sums and to the solution of equations over finite fields	1993	-9.419895294285638	12.897655521612167	1146610
1146757	NLP	constant coefficient convolution implemented in fpgas	2002	-8.646906179093031	13.502329540871475	1146784
1146904	HPC	ladder scheme for perfect reconstruction modulated filter banks	1998	-9.166555652753775	13.699603343064403	1146931
1147324	Arch	low power, high speed error tolerant multiplier using approximate adders	2015	-7.827811804475428	13.410468929255268	1147351
1147576	EDA	rent's rule based switching requirements	2001	-7.478865641454755	11.665448047180286	1147603
1147616	Theory	residue arithmetic circuits using a signed-digit number representation	2000	-8.824478260872162	13.28455065735284	1147643
1147684	EDA	detailed routing for spacer-is-metal type self-aligned double/quadruple patterning lithography	2015	-7.428670697753786	11.52268578681108	1147711
1147971	Crypto	constructing correlation immune symmetric boolean functions	2011	-11.045527949882608	12.886849650911355	1147998
1148750	Arch	realization of arithmetic operators based on stochastic number frequency signal representation	2018	-8.845106112804705	13.235378412879422	1148777
1148863	Arch	algorithms for generation of quaternary fixed polarity arithmetic spectra	2006	-9.683592169285834	12.227389657009635	1148890
1148995	Theory	run distribution innonlinear binary generators	2004	-10.959221200298927	12.82468062986266	1149022
1149075	EDA	integer word-length optimization for fixed-point systems	2014	-8.504161783299638	13.634916573652356	1149102
1149336	HPC	conflict-free parallel access scheme for mixed-radix fft supporting i/o permutations	2011	-8.7520649411208	13.284615095701001	1149363
1149589	DB	should one always use repeated squaring for modular exponentiation?	2008	-10.008778518514973	12.361718396651694	1149616
1149609	Embedded	sample rate conversion with parallel processing for high speed multiband ofdm systems	2013	-9.854034319740366	14.778785254978482	1149636
1149865	Theory		2015	-11.086766331531782	12.844554464755426	1149892
1150125	EDA	a polynomial time-optimal diode insertion/routing algorithm for fixing antenna problem [ic layout]	1994	-7.550566239331772	11.6353210415467	1150152
1150707	HCI	approach to design a compact reversible low power binary comparator	2014	-7.577291033408407	13.451243284454607	1150734
1150969	EDA	untangling twisted nets for bus routing	2007	-7.7960745313755675	11.345849466372561	1150996
1151448	EDA	address generation techniques for conflict free parallel memory accessing in fft architectures	2006	-8.804332907048865	13.574919946521964	1151475
1151708	EDA	word-length optimization beyond straight line code	2013	-8.485341257737424	13.387524912868766	1151735
1151785	EDA	all optical design of cost efficient multiplier circuit using terahertz optical asymmetric demultiplexer	2017	-7.508408763011687	13.116182450726418	1151812
1152077	EDA	a high-performance, resource-efficient, reconfigurable parallel-pipelined fft processor for fpga platforms	2018	-8.730741943989914	13.992807949527721	1152104
1152158	Theory	a randomized algorithm for the voronoi diagram of line segments on coarse-grained multiprocessors	1999	-10.841222593387865	11.305091929457513	1152185
1152239	Arch	optical processing of banded matrix algorithms using outer product concepts	1988	-9.011144495961489	12.658568546719895	1152266
1152360	Visualization	the counting recursive digital filter	1973	-9.161057484584026	13.27603499658526	1152387
1152549	Vision	architecture for a low complexity rate-adaptive reed-solomon encoder	1995	-10.58881462294759	14.442298637214813	1152576
1153240	Arch	trading accuracy for power in a multiplier architecture	2011	-8.593988828940379	14.013060844636223	1153267
1153249	Theory	bounds for batch codes with restricted query size	2016	-10.380712251152367	12.434005608245187	1153276
1153255	Vision	systolic evaluation of polynomial expressions	1990	-8.727764582506675	12.638364295982626	1153282
1153607	EDA	efficient implementation of karatsuba algorithm based three-operand multiplication over binary extension field	2018	-9.198125847261393	13.338091804118257	1153634
1154125	Vision	selecting a well distributed hard case test suite for ieee standard floating point division	2001	-10.339736398645595	12.422760943493275	1154152
1154229	Theory	a cooperative approach to switchbox routing	2004	-7.592927124352074	11.422943618353605	1154256
1154237	HPC	odd-even reduction for banded linear equations	1979	-9.129090221496053	12.85633838399189	1154264
1154275	Visualization	image processing on zmob	1982	-8.891390253983095	12.857317309198587	1154302
1154612	EDA	circuit-level timing-error acceptance for design of energy-efficient dct/idct-based systems	2013	-7.750798315048031	14.125227851653914	1154639
1154645	Theory	fast algebraic convolution for prime power lengths	1998	-10.065732801262312	12.549558560381104	1154672
1154739	Theory	computational science and its applications — iccsa 2003	2003	-10.842156746992076	12.758716611543415	1154766
1154938	DB	interval sine and cosine functions computation based on variable-precision cordic algorithm	1999	-9.283032167687963	13.067300335638695	1154965
1155047	Crypto	compact bit encoding schemes for simply-typed lambda-terms	2016	-9.284532668126717	11.668652913868936	1155074
1155708	DB	efficiency of prefix and non-prefix codes in string matching over compressed databases on handheld devices	2005	-8.806003335813783	11.428524398212955	1155735
1155776	EDA	computational geometry based placement migration	2005	-7.457497844879832	11.448441334622126	1155803
1155839	EDA	a real time programmable encoder for low density parity check code targeting a reconfigurable instruction cell architecture	2006	-9.959793751887656	14.828488713110506	1155866
1155914	EDA	c-testable modified-booth multipliers	1996	-7.810453706090847	13.1235169911091	1155941
1155975	Robotics	towards a minimal architecture for a printable, modular, and robust sensing skin	2012	-7.629146797749011	11.51750754873727	1156002
1156028	EDA	an efficient processor-based online generation of time-optimal trajectories	2006	-8.757411401575409	13.423045549085224	1156055
1156301	EDA	block placement to ensure channel routability	2007	-7.432632047906567	11.607744538709532	1156328
1157046	EDA	a power efficient reconfigurable system-in-stack: 3d integration of accelerators, fpgas, and dram	2014	-8.287184931546253	13.875941098778998	1157073
1157108	DB	on generalized fibonacci cubes and unitary transforms	1997	-9.35589119683296	12.742165170061721	1157135
1157147	Embedded	bitwise parallel bulk computation on the gpu, with application to the cky parsing for context-free grammars	2016	-8.96485586061276	11.598048942331273	1157174
1157316	Vision	the complexity of a periodic sequence over gf(p)	1988	-11.047538470719664	12.759213180928727	1157343
1157460	Theory	differentially uniform mappings for cryptography	1993	-11.0261915301086	12.616611811038613	1157487
1157474	Logic	performance analysis of two-level structures on finite-precision machines	1986	-8.698948555916205	12.760644925103984	1157501
1157496	EDA	realization of a hardware generator for the sum of absolute difference component	2017	-8.119186439037497	13.407909351272107	1157523
1157502	Crypto	short and simple labels for small distances and other functions	2001	-10.819485052369975	11.387866605019862	1157529
1157762	EDA	floating-point fused multiply-add with reduced latency	2002	-8.913854039738167	13.0549346768259	1157789
1157885	EDA	optimal final carry propagate adder design for parallel multipliers	2011	-7.5613229568820755	13.485575799154375	1157912
1157992	HPC	new linear systolic arrays for the string comparison algorithm	1993	-8.750994501066996	12.191453549912223	1158019
1158667	EDA	global routing by iterative improvements for two-layer ball grid array packages	2006	-7.590057828050384	11.491000878210178	1158694
1158678	ML	hardware implementation of the preprocessing qr-decomposition for the soft-output mimo detection with multiple tree traversals	2018	-9.574812669490315	14.1596009535076	1158705
1159586	Theory	processor efficient parallel solution of linear systems of equations	2000	-10.154747892345046	11.654972396539955	1159613
1159868	EDA	a three-layer over-the-cell multi-channel routing method for a new cell model	1995	-7.701200759362463	11.549857182810724	1159895
1160049	Arch	fast bit compression and expansion with parallel extract and parallel deposit instructions	2006	-8.159027414940226	13.415868832536066	1160076
1160264	Arch	an area-efficient bit-serial integer multiplier	2003	-8.71775058554901	13.548290848437851	1160291
1160468	Theory	a recursive construction of highly nonlinear resilient vectorial functions	2014	-11.083565340590477	12.884065686146768	1160495
1160829	Crypto	efficient fixed-size systolic arrays for the modular multiplication	1999	-8.881153141660809	13.229655715100167	1160856
1160885	EDA	diagnosis of multiprocessor systems under failure of more than half processors	2017	-8.101293993861631	15.009800348245633	1160912
1161238	Robotics	a generalized matrix-decomposition processor for joint mimo transceiver design	2017	-9.478052230963012	14.177167955085311	1161265
1161272	Comp.	multiprecision floating point addition	2000	-9.829714637412755	12.223993086468948	1161299
1161634	EDA	generalized matrix method for efficient residue to decimal conversion	2008	-9.14502701588611	13.330545688152172	1161661
1161806	Crypto	a variant of coppersmith's algorithm with improved complexity and efficient exhaustive search	2013	-10.336102913233436	11.423611237702714	1161833
1161825	Crypto	improved algorithms for elliptic curve arithmetic in gf(2n)	1998	-9.947543284107079	12.748830099317106	1161852
1161920	EDA	dummy fill aware buffer insertion during routing	2007	-7.298643739011504	11.918732942471594	1161947
1161987	EDA	transmission channel noise aware energy effective ldpc decoding	2014	-9.260800491216589	15.09133261471226	1162014
1162395	EDA	mr: a new framework for multilevel full-chip routing	2004	-7.361930328253778	11.553819595442851	1162422
1162641	HPC	fft algorithms for vector computers	1984	-9.575181284053713	12.822448344990695	1162668
1162645	NLP	compression of a dictionary	2006	-8.890679960891967	11.387606636040735	1162672
1163071	NLP	experimental study of a binary block sorting compression scheme	2003	-9.060390599212255	11.50547165298331	1163098
1163077	Logic	167 mhz radix-4 floating point multiplier	1995	-8.365075855963765	13.750128008906175	1163104
1163205	EDA	energy-efficient digital design through inexact and approximate arithmetic circuits	2015	-7.5136509466462424	13.163103533061895	1163232
1163219	EDA	a generalized recursive algorithm for binary multiplication based on vedic mathematics	2009	-9.5679713594469	12.625986853699356	1163246
1163448	Crypto	fast digital convolutions using bit-shifts	2010	-10.612789777455992	12.855546594136104	1163475
1163667	EDA	a router for multilayer printed wiring backplanes	1973	-7.3921765589821025	11.463890595638116	1163694
1163834	EDA	low power fir filter realization using minimal difference coefficients: part ii - algorithm	2006	-8.902271505234824	13.591921142309886	1163861
1164553	Crypto	further hidden markov model cryptanalysis	2005	-10.876124705170104	13.038804871792538	1164580
1164621	DB	fault-tolerant sorting in simd hypercubes	1995	-9.99630076618686	11.897075661128984	1164648
1164639	Arch	a dual voltage-frequency vlsi chip for image watermarking in dct domain	2006	-8.284805772227315	13.943767586715806	1164666
1165197	DB	maximum performance pipelines with switchable reservation tables	1995	-7.573532634952646	11.507237847936745	1165224
1165319	ML	performance effects of using analog memory in baseband signal processing systems design	2001	-9.424832025804232	14.87168124373911	1165346
1165566	Robotics	area/delay efficient recoding methods for parallel cordic rotations	2006	-9.267185801150099	13.329372663998804	1165593
1165648	HPC	on fault tolerance of the gallager b decoder under data-dependent gate failures	2015	-10.748493794846025	14.631087886066954	1165675
1166135	DB	generation of long sorted runs on a unidirectional array	1993	-9.37009639173289	11.49032084828812	1166162
1166169	Theory	scaling rules for the energy of decoder circuits	2015	-8.642875851903625	12.477303268201707	1166196
1166182	Visualization	fp-anr: a representation format to handle floating-point cancellation at run-time	2018	-9.178228831439402	13.062074789166534	1166209
1166208	EDA	a novel high-speed configurable viterbi decoder for broadband access	2003	-9.93055572921364	14.80745894504796	1166235
1166256	Arch	designing efficient parallel algorithms on mech-connected computers with multiple broadcasting	1990	-9.834665064980769	11.96854179750774	1166283
1166331	Embedded	modified register-exchange viterbi decoder for low-power wireless communications	2004	-10.038765051160619	14.559592833687711	1166358
1166748	Theory	on the area of binary tree layouts	1980	-10.418833318683962	12.070936511701325	1166775
1166828	Embedded	software implementation of the ieee 754r decimal floating-point arithmetic	2006	-8.563599348550207	13.359973891119006	1166855
1167081	EDA	a grouped fast fourier transform algorithm design for selective transformed outputs	2006	-9.184756942050745	13.243564004727507	1167108
1167148	EDA	measuring energy consumption in vlsi circuits: a foundation	1982	-7.4822530934214475	12.058124877906227	1167175
1167203	Theory	on the lexicographical generation of compressed codes	2007	-9.707289308044189	11.318684005830645	1167230
1167286	HPC	the de bruijn multiprocessor network: a versatile parallel processing and sorting network for vlsi	1989	-9.754554871653557	11.981040097062854	1167313
1167493	EDA	energy efficient adiabatic multiplier-accumulator design	2003	-7.246129838631066	13.352067550266874	1167520
1167573	EDA	mickey: a macro cell global router	1991	-7.4190530073543695	11.371531815485115	1167600
1167750	EDA	retiming and dual-supply voltage based energy optimization for dsp applications	2016	-7.700827098501493	13.52263875430201	1167777
1167784	Crypto	a single-cycle (32×32+32+64)-bit multiply/accumulate unit for digital signal processing and public-key cryptography	2003	-8.278726176939335	13.985792595897633	1167811
1167906	EDA	efficient single-layer routing along a line of points	1983	-7.801123359716484	11.376208756184633	1167933
1168000	EDA	a design flow for linear-phase fixed-point fir filters: from the nprm specifications to a vhdl code	2003	-8.921336076494878	13.586288155196199	1168027
1168049	EDA	low-power mpeg-4 motion estimator design for deep sub-micron multimedia soc	2004	-7.234543566926735	13.781546696320241	1168076
1168110	Theory	a practical algorithm for integer sorting on a mesh-connected computer (preliminary version)	1994	-10.087345024605927	11.585910253375909	1168137
1168167	Crypto	revisiting lfsrs for cryptographic applications	2011	-11.072628932982953	13.013093658397727	1168194
1168254	DB	cache-oblivious hashing	2010	-9.346179935568976	11.33561405400569	1168281
1168299	Crypto	algebraic properties of generalized rijndael-like ciphers	2014	-10.944094170603176	12.394517847251887	1168326
1168451	EDA	redundant arithmetic, algorithms and implementations	2000	-8.212740662032969	13.088186858431074	1168478
1168770	Arch	complexity reduction in an nrerl microprocessor	2005	-7.496902682232029	13.426549378122287	1168797
1169078	AI	an efficient algorithm for multiprocessor fault diagnosis using the comparison approach	1987	-8.160400086959452	15.053622199948418	1169105
1169455	EDA	simultaneous routing and buffer insertion with restrictions on buffer locations	2000	-7.685909319242621	11.449197540646784	1169482
1169476	EDA	a new contention resolution algorithm for the design of minimal logic depth multiplierless filters	2004	-8.732850215417907	13.06148313787766	1169503
1169494	Theory	convolutional number-theoretic method to optimise integer matrix multiplication	2018	-10.006873707066042	12.530237207774785	1169521
1169730	Crypto	pairing computation on elliptic curves of jacobi quartic form	2010	-10.302978024434283	12.635263721580325	1169757
1169754	EDA	a 6.72-gb/s, 8pj/bit/iteration wpan ldpc decoder in 65nm cmos	2013	-9.96963996721774	14.86343814683084	1169781
1169912	EDA	reconfigurable block floating point processing elements in virtex platforms	2011	-8.317941666558484	13.857841161461685	1169939
1170262	EDA	routability-driven analytical placement for mixed-size circuit designs	2011	-7.392006231745063	11.646224718912725	1170289
1170441	Theory	a lattice rational approximation algorithm for afsrs over quadratic integer rings	2014	-10.922108175167745	12.668237451487244	1170468
1170558	Theory	enumeration of even-variable boolean functions with maximum algebraic immunity	2012	-11.024237882547308	12.360700824569852	1170585
1170637	EDA	owaru: free space-aware timing-driven incremental placement	2016	-7.296273296818071	11.522168234083436	1170664
1171372	Visualization	a compact cordic algorithm for synchronization of carrier frequency offset in ofdm modems	2006	-9.960697093585301	14.917875923371696	1171399
1171506	EDA	dynamically programmable reed solomon processor with embedded galois field multiplier	2008	-9.842294821640083	14.693775327516146	1171533
1171550	EDA	rap-cla: a reconfigurable approximate carry look-ahead adder	2018	-7.840911690368509	13.6279310585635	1171577
1171779	EDA	a simple and effective greedy multilayer router for mcms	1997	-7.554720582605148	11.480262715372712	1171806
1171918	EDA	performance optimization by wire and buffer sizing under the transmission line model	2001	-7.2665494903175745	11.771667941966255	1171945
1171955	EDA	low complexity encoder for crosstalk reduction in rlc modeled interconnects	2012	-7.269181345729566	13.624814204448993	1171982
1172048	EDA	pipelined bus-invert coding for fpgas driving high-speed ddr-channels	2008	-8.236338237032902	13.16563816839659	1172075
1172156	Robotics	non-adjacent form recursive algorithm on elliptic curves cryptograph	2010	-9.493880251914145	13.017982795236804	1172183
1172197	Crypto	efficiently computable endomorphism for genus 3 hyperelliptic curve cryptosystems	2013	-10.221062057121992	12.733168429964836	1172224
1172712	Crypto	upper bounds on the complexity of algebraic cryptanalysis of ciphers with a low multiplicative complexity	2017	-9.731694483882103	13.155278169767367	1172739
1172822	EDA	a memory size reduction method of pipelined ifft processor for ofdm systems	2011	-9.740333354306976	14.677640694966787	1172849
1172908	Theory	a new algorithm for residue multiplication modulo 2521-1	2016	-9.595439162444613	13.025777867283635	1172935
1173025	DB	using hilbert curve in image storing and retrieving	2000	-8.832735516326874	11.313756473472875	1173052
1173029	Vision	p-cordic: a precomputation based rotation cordic algorithm	2002	-9.292394944713743	13.171999799579835	1173056
1173084	DB	fast integer compression using simd instructions	2010	-9.446173054951881	11.884759461014134	1173111
1173161	EDA	3-d vlsi technology in japan and an example: a syndrome decoder for double error correction	1988	-8.563352790611711	13.06449521281722	1173188
1173167	EDA	design of a low power, sub-threshold, asynchronous arithmetic logic unit using a bidirectional adder	2011	-7.285318719541018	13.761475736247863	1173194
1173254	EDA	wave digital filter based analog circuit emulation on fpga	2016	-7.749785180413532	12.750333294107568	1173281
1173331	EDA	high-throughput trellis processor for multistandard fec decoding	2015	-10.009150218005114	14.865963755463602	1173358
1173429	Crypto	fast multi-scalar multiplication methods on elliptic curves with precomputation strategy using montgomery trick	2002	-9.465051639242953	13.013216137658725	1173456
1173746	Arch	fast addition using balanced ternary counters designed with cmos semi-floating gate devices	2007	-7.606377255658488	13.603541189444186	1173773
1173771	EDA	grip: global routing via integer programming	2011	-7.686868643743327	11.31412998901654	1173798
1173945	ECom	"""computer arithmetic and hardware: """"off the shelf"""" microprocessors versus """"custom hardware"""""""	2002	-8.424929095484757	13.331033745827296	1173972
1174182	HPC	fast algorithms for the computation of the minimum distance of a random linear code	2016	-10.941239227427628	13.728483246073186	1174209
1174209	Theory	implementation options for block floating point digital filters	1997	-9.100929716874337	12.828578034295207	1174236
1174426	Arch	truncated mcm using pattern modification for fir filter implementation	2010	-8.830291745238444	13.603508278816836	1174453
1174523	Theory	computing hilbert class polynomials with the chinese remainder theorem	2009	-10.30898396065191	12.20090184655812	1174550
1174608	HPC	high-performance architecture of elliptic curve scalar multiplication	2008	-8.641897438959981	13.467885626017294	1174635
1174934	ML	probability estimation for the q-coder	1988	-10.44330434643153	12.628806457153814	1174961
1175072	Arch	plx: a fully subword-parallel instruction set architecture for fast scalable multimedia processing	2002	-7.985182124207246	13.434676931902857	1175099
1175143	Embedded	design and implementaion of a 2d-dct architecture using coefficient distributed arithmetic [implementaion read implementation]	2005	-8.604343162992997	13.87765135300848	1175170
1175444	Theory	long multiplication by instruction sequences with backward jump instructions	2013	-9.187847224287397	12.001137949047568	1175471
1175659	Metrics	increasing flash memory lifetime by dynamic voltage allocation for constant mutual information	2014	-9.851735234831047	14.543941366662352	1175686
1175672	EDA	design of eight bit novel reversible arithmetic and logic unit	2011	-7.565801741971293	13.005202227132974	1175699
1175694	EDA	assignment of inter-die signals in a simplified wiring model for die-stacking sip designs	2015	-7.68563367283015	11.544185267580902	1175721
1175700	EDA	low area and high speed sha-1 implementation	2011	-7.80986997698604	13.96950599927632	1175727
1175867	AI	greedy givens algorithms for computing the rank-k updating of the qr decomposition	2002	-10.450641101366896	11.406924203916402	1175894
1176085	PL	automatic generation of prime length fft programs	1996	-9.853822067579957	12.631071669253775	1176112
1176815	HPC	fast soft-output viterbi decoding for duo-binary turbo codes	2002	-10.014994031980477	14.980764820579688	1176842
1177112	HPC	sum-of-products evaluation schemes with fixed-point arithmetic, and their application to iir filter implementation	2012	-9.04730071634593	12.952960495958752	1177139
1177218	Embedded	update efficient codes for distributed storage	2011	-11.066724729626827	14.776628276154485	1177245
1177398	HPC	parallel computing of fragment vector in steiner triple systems	1996	-9.659610519565913	11.757774643116296	1177425
1177413	EDA	a spurious-power suppression technique for multimedia/dsp applications	2009	-8.541342117765508	13.723871876992641	1177440
1177463	HPC	fully-parallel stochastic decoder for rate compatible modulation	2018	-10.078251782053627	14.900013491776962	1177490
1177831	EDA	automatic random tree generator on fpga	2015	-7.988162977601467	13.025912636518461	1177858
1177969	Vision	comments on 'highly modular systolic structures for denominator-separable 2-d recursive filters' [and reply]	1993	-9.055683900053383	12.641695334389171	1177996
1178015	Arch	evaluation of multiple-valued packet multiplexing scheme for network-on-chip architecture	2006	-7.516107911620011	13.828565792276326	1178042
1178095	EDA	congestion minimization during placement without estimation	2002	-7.431657098219232	11.492435350485936	1178122
1178242	Graphics	a q-coder algorithm with carry free addition	1997	-8.924319715900523	12.912230810897766	1178269
1178245	EDA	floorplanning with pin assignment	1990	-7.639672416711678	11.382453130496232	1178272
1178376	EDA	design and application of faithfully rounded and truncated multipliers with combined deletion, reduction, truncation, and rounding	2011	-8.437327561359655	12.612489396051346	1178403
1178400	EDA	fpga implementation of high speed baugh-wooley multiplier using decomposition logic	2015	-8.795863484533808	13.670518351414662	1178427
1178562	Crypto	ensure security of compressed data transmission	2013	-8.610260035748293	12.22945757728635	1178589
1178603	HPC	algorithmic mapping of feedforward neural networks onto multiple bus systems	1997	-8.909854741963114	12.324104915024886	1178630
1178633	Crypto	single-level schematic realization of basic operations of modular arithmetic in unitary codes	2011	-8.95055277679891	12.914831719743011	1178660
1178993	EDA	a low-power accuracy-configurable floating point multiplier	2014	-7.976735198900293	14.042455947228966	1179020
1179218	EDA	a 145 mhz user-programmable gate array	1995	-7.257796130848439	13.189462462361707	1179245
1179245	Embedded	fpga-based channel coding architectures for 5g wireless using high-level synthesis	2017	-10.139412456210898	15.023710155538321	1179272
1179296	Theory	efficient pram simulation on a distributed memory machine	1992	-9.811014964873197	11.771756872250323	1179323
1179344	Crypto	attacking the chor-rivest cryptosystem by improved lattice reduction	1995	-10.534128564289462	12.10693230569732	1179371
1179776	HPC	synchronization and deduplication in coded distributed storage networks	2016	-11.014223810713036	14.70930201283016	1179803
1179785	EDA	a radix-10 digit-recurrence division unit: algorithm and architecture	2007	-8.902545961385187	13.341838905616894	1179812
1179885	Robotics	a generalized bitonic sorting network	1993	-9.640721877396961	12.164580139466493	1179912
1180450	EDA	implementation of coordinate rotation algorithm for digital phase locked loop system in in-phase and quadrature channel signal processing	2010	-9.329190697388675	14.423157224461324	1180477
1180618	EDA	logical effort for cmos-based dual mode logic gates	2014	-7.264810350686305	13.15203446370184	1180645
1180747	EDA	a power and area efficient maximum likelihood detector implementation for high throughput mimo systems	2007	-10.192702965597633	15.079477592411314	1180774
1180849	Arch	an analog/digital mode-switching ldpc codec	2005	-9.9729911470294	14.71913609992686	1180876
1181295	Theory	arithmetic in finite fields supporting type-2 or type-3 optimal normal bases	2016	-10.225087315899767	12.732570548287926	1181322
1181364	Graphics	real-time image processing by distributed arithmetic implementation of two-dimensional digital filters	1985	-8.91098365045907	13.552585238588836	1181391
1182106	Arch	redundant residue number system code for fault-tolerant hybrid memories	2011	-9.031094592204138	14.443032396237964	1182133
1182116	EDA	agglomerative-based flip-flop merging and relocation for signal wirelength and clock tree optimization	2013	-7.291332527082656	11.75778899496984	1182143
1182401	Arch	partitioned systolic multiplier for gf(2m)	1999	-9.128802526527409	13.187453407010992	1182428
1182402	Crypto	a parametric error analysis of goldschmidt?s division algorithm	2003	-8.994213995022399	13.057354204816662	1182429
1182681	Theory	computing list ranking on a rap with wider bus networks	1994	-9.65803203840725	12.074291499883769	1182708
1182936	Arch	vlsi design of an fft processor network	1989	-8.707393672653135	13.351007522955053	1182963
1183106	DB	harnessing correlations in distributed erasure coded key-value stores	2018	-10.990359203047174	14.845448627911766	1183133
1183178	Crypto	faster practical block compression for rank/select dictionaries	2017	-9.032283807451943	11.368127073217867	1183205
1183193	EDA	"""<formula formulatype=""""inline""""><tex notation=""""tex"""">$o(mn)$</tex></formula> time algorithm for optimal buffer insertion of nets with <formula formulatype=""""inline""""><tex notation=""""tex"""">$m$</tex></formula> sinks"""	2006	-8.06438179755994	11.345388744230773	1183220
1183526	Arch	a family of accelerators for matrix-vector arithmetics based on high-radix multiplier structures	2004	-8.552081829898293	13.726225699193368	1183553
1184248	EDA	design and implementation of a 16 by 16 low-power two's complement multiplier	2000	-7.907384757466866	13.724967682425673	1184275
1184852	Theory	allocations for heterogenous distributed storage	2012	-10.879629800120721	14.886168332122285	1184879
1185432	Theory	finding strong pseudoprimes to several bases	2001	-10.461654151510924	12.362946110709592	1185459
1185644	EDA	boxrouter: a new global router based on box expansion and progressive ilp	2006	-7.457107465393188	11.584517018724206	1185671
1186157	Theory	multipacket selection on mesh-connected processor arrays	1992	-9.497569029502367	11.889313364592786	1186184
1186199	Theory	optimal parallel algorithms for string matching	1984	-9.903897201753036	11.42090856654408	1186226
1186225	PL	a simple desk-calculator method for checking binary results of digital-computer arithmetic operations	1955	-9.066086492661617	12.282302560234028	1186252
1186318	Theory	constructions of batch codes with near-optimal redundancy	2016	-10.913763207672249	12.955936532677832	1186345
1186409	HPC	semi-parallel reconfigurable architectures for real-time ldpc decoding	2004	-10.126213903835284	14.761531779871886	1186436
1186647	EDA	the synthesis of complex arithmetic computation on stochastic bit streams using sequential logic	2012	-8.03520289704436	12.828664126047627	1186674
1187066	EDA	non-uniform dft implementation for channel simulations in gpu	2015	-8.868709850328306	13.472135309017936	1187093
1187078	Theory	using symmetry to schedule classical matrix multiplication	2015	-9.184193905180775	12.320851240635871	1187105
1187237	Theory	energy-time trade-offs in vlsi computation	1989	-8.604340253933628	11.807576538728206	1187264
1187455	Arch	vlsi systolic array architecture for the lattice structure of the discrete wavelet transform	2000	-9.247241222063922	12.945995799776652	1187482
1187531	Arch	cost/performance tradeoff of n-select square root implementations	2000	-8.68189114213542	13.644339452630536	1187558
1187548	EDA	block copolymer directed self-assembly (dsa) aware contact layer optimization for 10 nm 1d standard cell library	2013	-7.5171607570538805	11.414787122963846	1187575
1187629	EDA	energy efficient svm classifier using approximate computing	2017	-8.147949121456044	13.780347289389827	1187656
1188179	Theory	a 48-bit pseudo-random generator	1961	-10.97073672335253	12.827228878213203	1188206
1188326	HPC	a programmable max-log-map turbo decoder implementation	2008	-9.931513817612027	14.965739168791842	1188353
1188801	EDA	efficient reconfigurable techniques for vlsi arrays with 6-port switches	2005	-7.2654730206874145	11.697432529665162	1188828
1188812	HPC	area efficient parallel decoder architecture for long bch codes	2004	-10.525346809290014	14.272040770009834	1188839
1188874	EDA	design guidelines for reconfigurable multiplier blocks	2003	-8.804377500460578	13.71029198947336	1188901
1188906	Arch	low-power instruction address bus coding with xor-bits architecture	2009	-7.303885277342943	13.944493299178966	1188933
1188938	Arch	a high-performance architecture for irregular ldpc decoding algorithm using input-multiplexing method	2007	-10.422670152764418	14.692729559915293	1188965
1189158	EDA	identification of nand flash ecc algorithms in mobile devices	2012	-9.421230575033864	14.368891032880542	1189185
1189437	Arch	high-speed re-encoder design for algebraic soft-decision reed-solomon decoding	2010	-10.960470202618348	14.449848443014119	1189464
1189516	Theory	hierarchical memory with block transfer	1987	-10.051010639820554	11.602176367221801	1189543
1189529	HPC	conflict-free parallel memory access scheme for fft processors	2003	-8.966487485174481	13.138198712291937	1189556
1189677	Theory	analysis of linear combination algorithms in cryptography	2005	-10.333268103700288	12.529268200216858	1189704
1189922	Embedded	a novel error detection and correction technique for rns based fir filters	2008	-8.968870422408044	13.273057348038506	1189949
1190272	HPC	i/o overhead and parallel vlsi architectures for lattice computations	1991	-9.30498286779775	12.510869105226245	1190299
1190329	EDA	a simple yet effective technique for partitioning	1993	-7.3450449442515655	11.299437008839568	1190356
1190952	HPC	parallel low-density parity check decoding on a network-on-chip-based multiprocessor platform	2012	-10.149803115772334	14.922641347761704	1190979
1191010	EDA	carry estimation for two's complement fixed-width multipliers	2006	-9.044874677661486	13.313512161245571	1191037
1191036	HPC	a software ldpc decoder implemented on a many-core array of programmable processors	2015	-9.985485240673091	14.788960427316654	1191063
1191538	EDA	high-speed crc computation using state-space transformations	2001	-10.325132740698447	14.126555863230374	1191565
1191540	Robotics	hypercube algorithms for operations on quadtrees	1992	-9.52336456780516	11.961015121015198	1191567
1191546	EDA	toward a solution of the reverse engineering problem using fpgas	2006	-9.251376974462561	13.209406902767125	1191573
1191771	EDA	asynchronous ripple carry adder based on area optimized early output dual-bit full adder	2018	-7.414698026880994	13.630906977753932	1191798
1191798	Theory	parallel algorithms for data compression	1985	-8.785756643353768	11.440885102063088	1191825
1192206	EDA	memory efficient ldpc code design for high throughput software defined radio (sdr) systems	2007	-10.3991453798356	14.952927300223518	1192233
1192283	HPC	high-performance carry chains for fpgas	1998	-7.653320449472232	13.424121568573707	1192310
1192416	DB	cost effective 2×2 inner product processors	1998	-8.828184829846414	13.555597752141411	1192443
1193134	EDA	low-complexity parallel systolic montgomery multipliers over gf(2m) using toeplitz matrix-vector representation	2008	-8.897010909768168	13.568025044448426	1193161
1193174	EDA	river routing and density minimization for channels with interchangeable terminals	1993	-7.748850284971491	11.394490031946685	1193201
1193339	Theory	evaluating uniform expressions within two steps of minimum parallel time	1997	-9.721894785858874	11.905588165543973	1193366
1193861	Arch	single byte error control codes with double bit within a block error correcting capability for semiconductor memory systems	2000	-10.03316522096272	14.247113960527836	1193888
1194042	Arch	distributed memory parallel architecture based on modular linear arrays for 2-d separable transforms computation	2001	-8.954400751329404	13.108732257228699	1194069
1194383	EDA	a vlsi model for residue number system architectures	1984	-8.423711867625341	13.243935328016702	1194410
1194518	Arch	a radix 2 shared division/square root algorithm and its vlsi architecture	1999	-8.643881228101987	13.428919376536994	1194545
1194845	EDA	high-performance viterbi decoder with circularly connected 2-d cnn unilateral cell array	2005	-10.094862436763757	13.87671964852559	1194872
1194899	HPC	high throughput and low power fir filtering ip cores	2004	-8.556008467859943	13.867945025899527	1194926
1195904	AI	low-power approach for decoding convolutional codes with adaptive viterbi algorithm approximations	2002	-10.491758873748914	14.755494854052285	1195931
1195911	Vision	constructing euclidean minimum spanning trees and all nearest neighbors on reconfigurable meshes	1996	-9.75390822232638	11.962074080124708	1195938
1196229	ML	a fast phase-based enumeration algorithm for svp challenge through y-sparse representations of short lattice vectors	2014	-10.114690276921916	12.197158244170703	1196256
1196273	Theory	linear approximations of addition modulo 2n-1	2010	-10.719046859346015	12.283305976634198	1196300
1196298	EDA	reusable silicon ip cores for discrete wavelet transform applications	2004	-8.683096482222673	13.870366992601344	1196325
1196643	Crypto	a binary redundant scalar point multiplication in secure elliptic curve cryptosystems	2006	-8.748425335905397	13.615911012678115	1196670
1196969	HPC	systolic array implementation o euclid's algorithm for inversion and division in gf(2m)	1998	-8.987344493980066	13.762510521726119	1196996
1197072	Arch	regular form of durbin's recursion for programmable signal processors	1987	-8.995540516154671	13.159429248099086	1197099
1197157	Theory	locally computable coding for unary operations	1989	-9.225376314323562	11.968076718979221	1197184
1197255	HPC	switching activity minimization in iterative ldpc decoders	2012	-9.926848672395206	14.692730969093935	1197282
1197703	Logic	computing transitive closure problem on linear systolic array	2004	-9.537623366073852	11.424118459776142	1197730
1197926	Graphics	a novel high-speed, low-power cntfet-based inexact full adder cell for image processing application of motion detector	2017	-8.257941512238764	13.498667716045814	1197953
1197963	HPC	finding high performance solution in reconfigurable mesh-connected vlsi arrays	2004	-7.279792229855323	11.602111514186433	1197990
1198332	Arch	2n rrr: improved stochastic number duplicator based on bit re-arrangement	2018	-7.904163632074655	13.065550403444666	1198359
1198417	Theory	a new efficient algorithm for embedding an arbitrary binary tree into its optimal hypercube	1996	-10.402915731428855	11.685127990586182	1198444
1198771	Arch	fpga oriented design of parity sharing rs codecs	2005	-10.301690881134911	14.350279948214384	1198798
1198803	Theory	an optimal hardware-algorithm for sorting using a fixed-size parallel sorting device	2000	-9.40931814442752	11.709799276403961	1198830
1198817	EDA	an exact jumper insertion algorithm for antenna effect avoidance/fixing	2005	-7.3893593183456305	11.627101460026758	1198844
1198818	Embedded	a design of real-time non-regular sequence generation algorithms and their implementations on cellular automata with 1-bit inter-cell communications	2002	-10.515384236093123	12.718966335962474	1198845
1198895	EDA	low complexity bit parallel multiplier for gf(2m) generated by equally-spaced trinomials	2008	-9.582089644962345	12.997116913083277	1198922
1199455	EDA	redundant via insertion in sadp process with cut merging and optimization	2017	-7.591196620871943	11.471625327398653	1199482
1199565	Arch	low-latency area-delay-efficient systolic multiplier over gf(2m) for a wider class of trinomials using parallel register sharing	2012	-8.834601450299937	13.596547383673267	1199592
1199603	Arch	a variant of a radix-10 combinational multiplier	2008	-8.657094355376257	13.346147764366169	1199630
1199686	EDA	fpga based architecture of extensive cancellation algorithm (eca) for passive bistatic radar (pbr)	2016	-9.217077643307409	14.812235317832913	1199713
1199697	Security	the base16, base32, and base64 data encodings	2003	-8.965513193270334	11.560692223901713	1199724
1199880	Arch	remap-γ: a scalable simd vlsi architecture with hierarchical control	1997	-8.409287590283942	13.51574957545332	1199907
1199986	Arch	discrete cosine and sine transforms - regular algorithms and pipeline architectures	2006	-9.239692099553523	13.2968508579913	1200013
1200434	NLP	high-efficiency realization of srt division on ternary optical computers	2015	-8.715234278876244	13.198923297516155	1200461
1200508	EDA	programmable architectures and design methods for two-variable numeric function generators	2010	-8.768003346218451	13.121407590776125	1200535
1200565	Arch	short division of long integers	2011	-9.572901443318804	12.474265845940428	1200592
1200810	Embedded	coding scheme for 3d vertical flash memory	2015	-11.080898657969527	14.727389285475649	1200837
1201205	EDA	activity measures for fast relative power estimation in numerical transformation for low power dsp synthesis	1998	-8.486001904470879	13.312406477885888	1201232
1201287	HCI	periods on two kinds of nonlinear feedback shift registers with time varying feedback functions	2011	-11.033208489912038	12.895677202607994	1201314
1201537	Visualization	a low-complexity multiple error correcting architecture using novel cross parity codes over gf $(2^{m})$	2015	-9.188345310444092	14.048317055529914	1201564
1201567	Theory	systolic algorithms for long integer gcd computation	1994	-9.103343974409436	13.146432497887274	1201594
1201816	EDA	efficient carry select adder using 0.12µm technology for low power applications	2013	-7.802710152346179	13.809802261032775	1201843
1202024	Theory	communication-efficient parallel multiway and approximate minimum cut computation	1998	-11.06629062823759	11.535612545944906	1202051
1202274	HPC	on finding lowest common ancestors: simplification and parallelization	1988	-11.014099811748054	11.394624006808215	1202301
1202678	Arch	minimizing cell-to-cell interference by exploiting differential bit impact characteristics of scaled mlc nand flash memories	2016	-10.164962655367598	14.622375942025226	1202705
1202867	EDA	hybrid lithography optimization with e-beam and immersion processes for 16nm 1d gridded design	2012	-7.268031258576245	11.683299324130298	1202894
1202933	NLP	efficient interleaver memory architectures for serial turbo decoding	2003	-10.196589451748812	14.704757921243234	1202960
1203069	Crypto	experiments on the linear algebra step in the number field sieve	2007	-9.54791812372768	12.797590713198614	1203096
1203165	Theory	efficient parallel algorithms forr-dominating set andp-center problems on trees	1990	-10.508746239482909	11.29958270387509	1203192
1203261	Theory	on the toggle register polynomial	1978	-10.544017327075348	12.620064841905501	1203288
1203390	EDA	novel conservative reversible error control circuits based on molecular qca	2017	-7.234414446072434	13.126178359373212	1203417
1203450	ML	new algorithms for improved transcendental functions on ia-64	1999	-8.973595133013182	13.056199245438087	1203477
1203757	Arch	error-correcting codes for semiconductor memories	1984	-9.171299171035496	14.323940094500365	1203784
1204078	Visualization	suggestion for a fast binary sine/cosine generator	1976	-9.096524075854685	12.937408277587492	1204105
1204161	Crypto	lattice basis reduction: improved practical algorithms and solving subset sum problems	1994	-10.053615590605897	12.00334367498109	1204188
1204544	NLP	pattern matching in huffman encoded texts	2001	-9.09121301906142	11.379470698678233	1204571
1205198	Arch	sec-bed-ded codes for error control in byte-organized memory systems	1985	-11.080152430452573	14.373880130926835	1205225
1205207	EDA	channel routing with non-terminal doglegs	1990	-7.888778858806001	11.337233430322266	1205234
1205397	Robotics	triangulation on a reconfigurable mesh with buses	1994	-9.368547644928123	11.667322054734516	1205424
1205581	EDA	min-sum-based decoders running on noisy hardware	2013	-11.040480892506624	14.759464220864864	1205608
1205670	EDA	a synthesis tool for the multiplierless realization of fir-based multirate dsp systems	2000	-8.42910720764209	13.647786282321384	1205697
1205703	Visualization	a way to build efficient carry-skip adders	1987	-8.375567338160224	12.805214358943427	1205730
1205815	EDA	true random number generation in block memories of reconfigurable devices	2010	-9.06949571267172	13.684151256305995	1205842
1206281	Logic	modular exponentiation using recursive sums of residues	1989	-8.93092307479944	13.440308515689106	1206308
1206336	ML	time optimal n-size matching parentheses and binary tree decoding algorithms on a p-processor bsr	2002	-9.864714442504981	11.339496553725036	1206363
1206434	Logic	garbageless reversible implementation of integer linear transformations	2012	-8.660688382310061	12.427231540881202	1206461
1206570	Robotics	energy-efficient turbo decoder	2002	-10.327827727207561	14.897632548308113	1206597
1206626	Arch	two-level pipelined systolic array for multidimensional convolution	1983	-9.009314324880638	12.645744578059752	1206653
1206877	Theory	searching, merging, and sorting in parallel computation	1983	-9.84601965941819	11.439486695679454	1206904
1206985	Theory	on the maintenance of distributed storage systems with backup node for repair	2016	-10.810249606334702	14.806728737243281	1207012
1207074	Theory	numerical and non-asymptotic analysis of elias's and peres's extractors with finite input sequences	2018	-10.985540372232828	13.835478094037708	1207101
1207175	Theory	new lower bound techniques for vlsi	1981	-8.41203054040495	11.382150259940618	1207202
1207228	Arch	strength reduction of multiplications by integer constants	1995	-8.545315984308484	13.333851739384048	1207255
1207329	HPC	a systolic array for inversion of a finite radon transform	1992	-9.235433208666418	12.743287720222002	1207356
1207517	Theory	the möbus cubes: improved cubelike networks for parallel computation	1992	-10.173291687129264	12.659006887590973	1207544
1207725	Crypto	the number field sieve in the medium prime case	2006	-10.581990083814565	11.545385605371386	1207752
1208076	EDA	constant-time algorithms for the channel assignment problem on processor arrays with reconfigurable	1994	-10.117762826048725	11.887943558054788	1208103
1208128	EDA	a new approach to over-the-cell channel routing with three layers	1994	-7.716745907906398	11.457293830396509	1208155
1208437	Arch	an orthogonal time-frequency extraction approach to 2d systolic architecture for 1d dft computation	1999	-9.221997847584008	13.109774794559073	1208464
1208783	Arch	implementation of a viterbi processor for a digital communications system with a time-dispersive channel	1986	-9.989175394314396	14.78993251967252	1208810
1208799	EDA	implementation of a reconfigurable fast fourier transform application to digital terrestrial television broadcasting	2009	-9.262983623940142	14.104272767778141	1208826
1208895	NLP	heuristic compression of an english word list	2005	-8.95344078560538	11.372040831551896	1208922
1209416	EDA	nctu-gr: efficient simulated evolution-based rerouting and congestion-relaxed layer assignment on 3-d global routing	2012	-7.528177398270193	11.51335749091879	1209443
1209915	Theory	optimised squaring of long integers using precomputed partial products	2001	-9.077721482179065	13.267928471523463	1209942
1209924	Arch	a method to design single error correction codes with fast decoding for a subset of critical bits	2016	-11.059514769579618	14.406087325741515	1209951
1210032	EDA	systolic array architectures for sunar–koç optimal normal basis type ii multiplier	2015	-8.560229443353549	13.693210587709045	1210059
1210615	EDA	floorplan-aware low-complexity digital filter synthesis for low-power & high-speed	2004	-8.764228530406534	13.777272695589955	1210642
1210801	HPC	vhdl implementation of a turbo decoder with log-map-based iterative decoding	2004	-10.180991365980832	15.032167649326926	1210828
1210891	SE	graph traversal techniques and the maximum flow problem in distributed computation	1983	-10.742246712529454	11.855637036345547	1210918
1211039	Theory	a simple and fast probabilistic algorithm for computing square roots modulo a prime number	1986	-10.474650071299413	11.568452737062724	1211066
1211066	EDA	memristor-based hardware accelerator for image compression	2018	-8.366438768353781	13.715645381916273	1211093
1211130	EDA	pacor: practical control-layer routing flow with length-matching constraint for flow-based microfluidic biochips	2015	-7.634995209428368	11.421096639701164	1211157
1211166	Theory	synthesis of an optimal family of matrix multiplication algorithms on linear arrays	1985	-8.847649770591879	12.615795214735167	1211193
1211265	HPC	a contention-free parallel access by butterfly networks for turbo interleavers	2014	-10.519845233967805	14.764258792686329	1211292
1211489	Theory	on rsa moduli with prescribed bit patterns	2006	-10.767178636834329	12.379304622445972	1211516
1211684	Crypto	efficient quintuple formulas for elliptic curves and efficient scalar multiplication using multibase number representation	2007	-9.811160161763203	12.946948101557947	1211711
1211685	Arch	tertiary-tree 12-ghz 32-bit adder in 65nm technology	2007	-7.360767722620872	13.773660632689106	1211712
1211710	EDA	synthesizing interconnect-efficient low density parity check codes	2004	-10.119968262162823	14.639001308890435	1211737
1211716	EDA	reducing power consumption of turbo code decoder using adaptive iteration with variable supply voltage	1999	-10.155069780351656	14.792623233170724	1211743
1212063	Embedded	fpga implementation of a multi-channel continuous-throughput fft processor	2018	-9.48583360941744	15.033343840789346	1212090
1212170	Theory	random digit representation of integers	2015	-10.668216924972915	12.545060090825784	1212197
1212250	Crypto	isomorphic mapping for ate-based pairing over kss curve of embedding degree 18	2016	-10.119001186378522	12.798976850398065	1212277
1212269	ML	enhancements to ziv-lempel data compression	1989	-8.946653745360505	11.53388732534174	1212296
1212338	Vision	efficient modulo 2n+1 adder architectures	2009	-8.978944740431547	12.911347584487944	1212365
1212364	EDA	parallel bus systems using code-division multiple access technique	2003	-8.729047729746634	14.742172035719815	1212391
1212403	EDA	a new hardware efficient, low power fir digital filter implementation approach	2003	-8.650421142930744	13.68911632798189	1212430
1213101	EDA	redundant local-loop insertion for unidirectional routing	2017	-7.257769998412709	11.5921534655209	1213128
1213114	HPC	streamlined real-factor ffts	2010	-9.338709334537867	12.961828489731998	1213141
1213319	Theory	fault-tolerant quantum computation with constant error rate	2008	-10.793506535258453	12.330504332701421	1213346
1213708	ML	ziv-lempel encoding with multi-bit flags	1993	-9.03397430949077	11.660303626121364	1213735
1213891	NLP	fault-tolerant associate memories	1995	-8.773412949439113	14.286006326455144	1213918
1214027	HPC	fast parallel simulated annealing for traveling salesman problem on simd machines with linear interconnections	1991	-9.060658000385075	12.14259316645724	1214054
1214055	DB	an efficient implemention of priority queues using fixed-sized systolic coprocessors	1993	-9.409717577225184	11.739949322707494	1214082
1214492	EDA	power- and area-efficient approximate wallace tree multiplier for error-resilient systems	2014	-8.338488984569379	13.614853193604343	1214519
1214505	EDA	a novel structure for rayleigh channel generation with consideration of the implementation in fpga	2016	-9.832638121022248	14.283147178588619	1214532
1214875	OS	conditional fault diagnosis of bubble sort graphs under the pmc model	2012	-8.122138841422041	15.115242897737167	1214902
1215065	Arch	an efficient unified framework for implementation of a prime-length dct/idct with high throughput	2007	-9.083383836461364	13.4682113059329	1215092
1215340	ML	area efficient vlsi architectures for huffman coding	1993	-9.890775737420153	14.137125658835213	1215367
1215452	Arch	an extended shared logarithmic unit for nonlinear function kernel acceleration in a 65-nm cmos multicore cluster	2017	-8.455277382907523	13.702127092528114	1215479
1215539	EDA	complex-argument universal nonlinear cell for rapid prototyping	1997	-9.150063470208297	13.06398574842773	1215566
1215714	Theory	designing systolic algorithms using sequential machines	1984	-8.844395857432966	12.502240052156914	1215741
1215728	EDA	a carry-select-adder optimization technique for high-performance booth-encoded wallace-tree multipliers	2002	-8.04037616625878	13.18598741345818	1215755
1215924	Visualization	efficient bit and digital reversal algorithm using vector calculation	2007	-9.148994301464377	13.091112503410493	1215951
1216032	Visualization	a synthesis method of general floating-point arithmetic units by aligned partition (ipsj transactions on system lsi design methodology vol.1)	2008	-8.72556074096819	13.475909771736331	1216059
1216088	Theory	analysis of 90/150 two predecessor nongroup cellular automata	2008	-10.07182427539325	12.347388285365643	1216115
1216276	Vision	new point addition formulae for ecc applications	2007	-10.139212802752391	12.613588905874426	1216303
1216387	Mobile	an information theory perspective for the binary stt-mram cell operation channel	2016	-9.793219466131713	14.560492194040576	1216414
1216468	EDA	size adaptive region based huffman compression technique	2012	-8.974257493991864	11.465750152699675	1216495
1216539	Crypto	the round functions of cryptosystem pgm generate the symmetric group	2006	-10.637522369693194	11.847520416812088	1216566
1216553	Theory	a processor-time-minimal schedule for 3d rectilinear mesh algorithms	1995	-10.07014150615602	11.871756747338846	1216580
1217273	Arch	error-tolerant fir filters based on low-cost residue codes	2005	-8.803783459482462	13.661607362941721	1217300
1217380	Arch	limited magnitude error correction using ols codes for memories with multilevel cells	2017	-9.647173849684966	14.427100834516196	1217407
1217557	Theory	coded computation for multicore setups	2017	-10.672892300367328	14.379839477619505	1217584
1217597	Arch	a high throughput configurable parallel encoder architecture for quasi-cyclic low-density parity-check codes	2013	-10.059195549905944	14.93551584950987	1217624
1218015	EDA	stitch aware detailed placement for multiple e-beam lithography	2016	-7.384064623331191	11.715602298422935	1218042
1218224	HPC	high-efficiency processing schedule for parallel turbo decoders using qpp interleaver	2011	-10.183147386874104	14.632272622644727	1218251
1218531	Visualization	parallel computations on reconfigurable meshes	1993	-8.671114827842905	12.449418554486527	1218558
1218566	EDA	vertex splitting in dags and applications to partial scan designs and lossy circuits	1998	-7.516160980583512	11.329741810164215	1218593
1218807	EDA	vlsi implementation of an improved multiplier for fft computation in biomedical applications	2015	-9.190121831385074	13.124319623302073	1218834
1219498	ML	one-pass text compression with a subword dictionary	1988	-9.076240645008367	11.295801584485703	1219525
1219660	Theory	on generalized separating hash families	2008	-10.517960065334776	11.405411355139972	1219687
1219692	EDA	efficient algorithms for routing interchangeable terminals	1985	-8.306244198387965	11.36353906946498	1219719
1219711	Theory	the input/output complexity of sparse matrix multiplication	2014	-10.576016619716894	11.516581555812145	1219738
1219719	EDA	a vlsi high-performance encoder with priority lookahead	1998	-7.861279863855745	14.029019160887337	1219746
1219733	NLP	new efficient residue-to-binary converters for 4-moduli set {2/sup n/ - 1, 2/sup n/, 2/sup n/ + 1, 2/sup n+1/ - 1}	2003	-8.83984789842379	13.41680388731629	1219760
1219746	EDA	a unified and reconfigurable montgomery multiplier architecture without four-to-two csa	2007	-8.26249174699162	13.910462437468775	1219773
1219903	Crypto	gf(2n) bit-parallel squarer using generalized polynomial basis for a new class of irreducible pentanomials	2014	-9.624868920295444	13.064070517055411	1219930
1219938	Visualization	a cellular array for binary to bcd conversion	1973	-8.715950122884259	13.0268550143455	1219965
1219952	Theory	analysis of fast versions of the euclid algorithm	2007	-10.043532193709312	11.441596817637196	1219979
1220299	Theory	a family of cryptographically significant boolean functions based on the hidden weighted bit function	2013	-11.066200686462905	12.845000113053274	1220326
1220375	EDA	resistance extraction using a routing algorithm	1993	-7.541954351862445	11.296229823675098	1220402
1220486	EDA	a flexible low power dsp with a programmable truncated multiplier	2012	-8.433190591197947	13.909848924977947	1220513
1220802	HPC	floating point multiplication rounding schemes for interval arithmetic	2008	-9.317377588015194	12.815814254192192	1220829
1220847	Arch	a novel memory-based fft architecture for real-valued signals based on a radix-2 decimation-in-frequency algorithm	2015	-8.689070595516332	13.742330357399796	1220874
1221133	EDA	two extended programmable bch soft decoders using least reliable bits reprocessing	2014	-10.267495123059911	14.698472935209555	1221160
1221387	Embedded	algebraic survivor memory management design for viterbi detectors	1995	-10.094667700868776	14.632639275943847	1221414
1221388	HPC	vlsi parallel architecture for kalman filteran algorithm specific approach	1992	-9.028523029070724	13.312154607972651	1221415
1221405	HPC	a close look at vector performance of register-to-register vector computers and a new model	1987	-8.716788420585525	12.950572872475592	1221432
1221957	EDA	obstacle-aware longest path using rectangular pattern detouring in routing grids	2010	-7.535107495181012	11.6359418361284	1221984
1222477	Robotics	vlsi implementation of cordic angle units	1994	-9.034004887555428	12.858961393464115	1222504
1222885	Theory	algorithm 524: mp, a fortran multiple-precision arithmetic package [a1]	1978	-8.953172575999089	12.324305719263144	1222912
1223185	AI	alphabet permutation for differentially encoding text	2004	-9.147063750053926	11.454205125868276	1223212
1223210	EDA	a 135mbps dvb-s2 compliant codec based on 64800-bit ldpc and bch codes (isscc paper 24.3)	2005	-9.966233039659528	14.894828750483446	1223237
1223581	EDA	probability-driven routing in a datapath environment	2002	-7.382057689179049	11.512980902364351	1223608
1224103	EDA	carbon nanotube fet-based low-delay and low-power multi-digit adder designs	2017	-7.5298289112835795	13.33955150694533	1224130
1224118	Robotics	modified vector rotational cordic (mvr-cordic) algorithm and its application to fft	2000	-9.422305297011894	13.422035672502382	1224145
1224169	Arch	pipelined parallel architectures for high throughput turbo decoding	2006	-10.213448634635533	14.559060884398404	1224196
1224235	Theory	formal systems of numerals	1975	-9.28246667726851	12.35846724913565	1224262
1224372	EDA	para-cordic: parallel cordic rotation algorithm	2004	-9.263583566099891	13.284597400670506	1224399
1224472	EDA	efficient simulated evolution based rerouting and congestion-relaxed layer assignment on 3-d global routing	2009	-7.501982105896853	11.498026006912047	1224499
1224500	Graphics	algorithm design for real-time audio signal processing	1984	-9.023889234378863	12.994763268435744	1224527
1224545	Theory	on the assignment complexity of uniform trees	1993	-10.222817089044202	11.394730904528089	1224572
1224707	Arch	a systolic architecture for fast stack sequential decoders	1994	-10.344242063855061	14.626252899046634	1224734
1225395	Theory	a fast algorithm for adaptive prefix coding	2006	-9.684315409036836	11.514168507423479	1225422
1225414	Arch	a low-power yet high-speed configurable adder for approximate computing	2018	-7.545393279187587	13.855368272833136	1225441
1225455	Theory	counting points on genus-3 hyperelliptic curves with explicit real multiplication	2018	-10.54668884555706	11.996288152353904	1225482
1225626	Crypto	fast evaluation of logarithms in fields of characteristic two	1984	-10.374159339604663	11.975992542859847	1225653
1225830	EDA	gpu based software dvb-t receiver design	2013	-9.675884874039802	14.989273826634342	1225857
1225904	EDA	performance evaluation of 3-d stacked 32-bit parallel multipliers	2013	-7.716349361643123	13.012504165265444	1225931
1226221	Arch	low-complexity turbo product code for high-speed fiber-optic systems based on expurgated bch codes	2016	-10.240642455656506	14.983719026718967	1226248
1226430	Arch	low power reconfigurable fp-fft core with an array of folded da butterflies	2014	-8.619996916546404	13.992699089689513	1226457
1226517	HPC	on storage schemes for parallel array access	1992	-8.775823160117653	12.341962441496914	1226544
1226573	DB	performance/power space exploration for binary64 division units	2016	-8.180812032765433	13.728415239093465	1226600
1226605	EDA	exponential split accumulator for high-speed reduced area low-power direct digital frequency synthesizers	2003	-8.280355053463119	13.492913525400073	1226632
1226761	Vision	a jointed mode detection and symbol detection scheme for dvb-t	2008	-10.20994112063011	14.838041663765507	1226788
1226847	Theory	protecting convolution-type aritmetic array calculations with generalized cyclic codes	1987	-10.883894347154243	14.02637151714616	1226874
1227505	Theory	a fast algorithm for finding dominators in a flowgraph	1979	-10.381260783314843	11.491064255757394	1227532
1227682	NLP	evaluation of sticky-bit generation methods for floating-point multipliers	2009	-8.483065682948576	13.47039636322948	1227709
1228009	EDA	information flow in stochastic computers	2016	-7.815016217144301	12.357403668498325	1228036
1228194	EDA	variable block carry skip logic using reversible gates	2010	-7.813741598077322	12.815903021145663	1228221
1228289	Arch	a novel coefficient address generation algorithm for split-radix fft (abstract only)	2015	-8.754285402488515	13.66405199934299	1228316
1228554	Theory	long integers and polynomial evaluation with estrin's scheme	2011	-9.714390832287917	12.290485155189685	1228581
1229118	EDA	an exact gate assignment algorithm for tree circuits under rise and fall delays	2000	-7.335762468362615	11.475161884314945	1229145
1229192	Theory	implementation of efficient fft algorithms on fused multiply- add architectures	1993	-9.177531850940587	13.057918936908402	1229219
1229281	NLP	a new efficient algorithm for generating the scrambled sobol' sequence	2002	-9.763065180599693	12.763462078848784	1229308
1229407	EDA	routing method for vlsi design using irregular cells	1983	-7.269538456800773	11.31266206674851	1229434
1229508	EDA	congestion reduction during placement based on integer programming	2001	-7.438427317541647	11.467521234105888	1229535
1229915	EDA	a buffer planning algorithm for chip-level floorplanning	2004	-7.324775340599826	11.812396189749382	1229942
1230383	Arch	extended coset decoding scheme for multi-bit asymmetric errors in non-volatile memories	2017	-9.460893344062324	14.44618546032079	1230410
1230720	Arch	a gaussian noise generator for hardware-based simulations	2004	-9.62115155574021	14.366038298133242	1230747
1230874	Arch	low-power radix-4 combined division and square root	1999	-8.109312156696168	13.735205460803654	1230901
1231053	EDA	area efficient controller design of barrel shifters for reconfigurable ldpc decoders	2008	-9.910635614189623	14.490128722357113	1231080
1231618	EDA	grema: graph reduction based efficient mask assignment for double patterning technology	2009	-7.505405833047111	11.443482362618044	1231645
1231659	Theory	some a priori torah decryption principles	2000	-9.355089933554424	11.449010523010203	1231686
1231856	Theory	design of bit parallel multiplier with lower time complexity	2003	-9.02718672036398	13.434645010298441	1231883
1232035	Crypto	achieving a log(n) speed up for boolean matrix operations and calculating the complexity of the dense linear algebra step of algebraic stream cipher attacks and of integer factorization methods	2006	-9.932747798688617	12.331334433344017	1232062
1232283	EDA	glue-logic partitioning for floorplans with a rectilinear datapath	1991	-7.332700077263437	11.352799174545641	1232310
1232285	Arch	hpaz: a high-throughput pipeline architecture of zuc in hardware	2013	-8.374498384756567	14.756541667842946	1232312
1232321	EDA	parallel matrix multiplication on a linear array with a reconfigurable pipelined bus system	2001	-9.338196936270831	12.303423606603547	1232348
1232355	EDA	computing polynomials using unipolar stochastic logic	2017	-8.518213923344463	13.047861775581882	1232382
1232371	Arch	optimized math functions for a fixed-point dsp architecture	2007	-9.211117326279533	12.910334629441106	1232398
1232521	AI	sat as a programming environment for linear algebra and cryptanalysis	2008	-10.196871994504727	11.988954129136586	1232548
1232559	EDA	a linear convergent functional iterative divisionwithout a look-up table	2006	-9.042488358848155	13.212252990524034	1232586
1232806	Robotics	theory and application of image neighborhood parallel processing	2009	-8.665795049081542	11.702783221191547	1232833
1232893	Crypto	efficient algorithms for generating elliptic curves over finite fields suitable for use in cryptography	2002	-10.255983562621426	12.237972296743296	1232920
1232944	Robotics	an embedded core for the 2d wavelet transform	2001	-8.854063470419172	13.588420770138487	1232971
1233377	Embedded	an improved majority-logic decoder offering massively parallel decoding for real-time control in embedded systems	2013	-10.286620794323252	14.696208345096021	1233404
1234571	EDA	lee router modified for global routing	1990	-7.502212951404103	11.399343332761285	1234598
1234652	Crypto	accelerating twisted ate pairing with frobenius map, small scalar multiplication, and multi-pairing	2009	-10.13780978083359	12.658407934516106	1234679
1235080	HPC	optimal matrix transposition and bit reversal on hypercubes: all-to-all personalized communication	1991	-9.360583408420537	12.021553625680733	1235107
1235514	EDA	a method of improving the terminal assignment in the channel routing for gate arrays	1985	-7.938662198753575	11.311165705524044	1235541
1235706	Crypto	achieving differential privacy with bias-control limited source	2015	-10.232158619773928	12.224004629516998	1235733
1235808	Metrics	on nonuniform noisy decoding for ldpc codes with application to radiation-induced errors	2017	-10.844308446857937	14.479926498317996	1235835
1236316	EDA	"""a dogleg """"optimal"""" channel router with completion enhancements"""	1981	-7.549980695074731	11.411885189401273	1236343
1236349	Crypto	number theoretic transform based on ternary arithmetic	1983	-9.199782207183569	13.182721863362351	1236376
1236481	Arch	minimal-distance routing for kyklos ii.	1987	-10.94556637327107	11.524118847006273	1236508
1236482	HPC	an efficient parallel algorithm for all pairs examination	1991	-10.052197680414006	11.649559546747275	1236509
1237020	Theory	fault diagnosis in a small constant number of parallel testing rounds	1993	-7.935583633096363	14.967591893709438	1237047
1237112	EDA	topology-driven cell layout migration with collinear constraints	2009	-7.608843431503618	11.35129078565858	1237139
1237175	Crypto	on the algebraic normal form and walsh spectrum of symmetric functions over finite rings	2012	-11.059118686165734	12.888007523694904	1237202
1237288	Vision	improving the efficiency of error identification via signature analysis	1995	-10.196112167570096	12.887177830086207	1237315
1237456	EDA	obstacle-aware multiple-source rectilinear steiner tree with electromigration and ir-drop avoidance	2011	-7.426735915398363	11.747711111911947	1237483
1237563	EDA	fine grain word length optimization for dynamic precision scaling in dsp systems	2013	-9.867286749117683	15.071455038054344	1237590
1238130	Embedded	write amplification reduction in nand flash through multi-write coding	2010	-10.789688465409814	14.4482291722149	1238157
1238858	Web+IR	compressing inverted index using optimal fastpfor	2015	-8.798719324918041	11.329583928149962	1238885
1238989	Arch	low-latency, low-area, and scalable systolic-like modular multipliers for $gf(2^{m})$ based on irreducible all-one polynomials	2017	-8.668184397167334	13.797688092237596	1239016
1239583	Arch	area-time efficient arithmetic elements for vlsi systems	1987	-8.695526207338645	13.510898398908925	1239610
1239946	Visualization	a modified chaos-based joint compression and encryption scheme	2011	-8.474898462413112	12.48961628409294	1239973
1240509	EDA	a network-flow-based rdl routing algorithmz for flip-chip design	2007	-7.434453382697947	11.800543566984393	1240536
1240626	Arch	a novel high-speed approach for 16 × 16 vedic multiplication with compressor adders	2016	-8.375080280459374	13.69882783524726	1240653
1240644	EDA	a signed array multiplier with bypassing logic	2012	-7.6260854145236125	13.769047161242465	1240671
1240899	EDA	radix-2 decimation in time (dit) fft implementation based on a matrix-multiple constant multiplication approach	2010	-8.6464750021621	13.772691052522552	1240926
1241359	Theory	linear transformations for randomness extraction	2011	-10.806220041188187	13.113953172789117	1241386
1241473	DB	the communication efficiency fo meshes, boolean cubes and cube connected cycles for wafer scale integraton	1987	-7.8918338915469635	15.06370375604772	1241500
1241591	Theory	efficient vlsi layout of edge product networks	2008	-7.869213805769892	11.464851789124895	1241618
1242239	Arch	two-dimensional digital filtering using constant-i/o systolic arrays	1993	-8.926050281344127	13.368527805984227	1242266
1242372	Arch	scrambled storage for parallel memory systems	1988	-8.937429725914011	12.252762501087535	1242399
1243065	EDA	field programmable compressor trees: acceleration of multi-input addition on fpgas	2009	-8.547471363830338	13.687493761198606	1243092
1243094	HPC	low-power adaptive filter architectures via strength reduction	1996	-8.609903158358719	13.85579520650716	1243121
1244089	Theory	an algorithm for the computation of linear forms	1974	-10.23235014562198	12.044359789057864	1244116
1244379	Embedded	a 0.077 to 0.168 nj/bit/iteration scalable 3gpp lte turbo decoder with an adaptive sub-block parallel scheme and an embedded dvfs engine	2010	-9.955085110721463	14.862131685121085	1244406
1244655	EDA	simple exact algorithm for transistor sizing of low-power high-speed arithmetic circuits	2010	-7.237788335628773	13.404499247936014	1244682
1244663	EDA	post-floorplanning power/ground ring synthesis for multiple-supply-voltage designs	2009	-7.31835773561901	11.908858269555788	1244690
1245068	EDA	alternate data retry for masking double stuck-at bus faults	1997	-10.641250797978387	13.847665553769822	1245095
1245234	EDA	a new cdma encoding/decoding method for on-chip communication network	2016	-10.106190065152225	14.78445155226574	1245261
1245619	DB	low-complexity implementation of raid based on reed-solomon codes	2015	-10.838080837460485	14.276090107315	1245646
1245904	Arch	ensuring e-security using a private-key cryptographic system following recursive positional modulo-2 substitutions	2004	-10.69711352860785	12.822704660050082	1245931
1246341	EDA	digital computer arithmetic datapath design using verilog hdl, james e. stine, kluwer academic publishers, boston, 2004, isbn 1-4020-7710-6. hardcover, pp 180, plus xi	2005	-7.822444261791864	13.502063488110194	1246368
1246389	Theory	factoring n=p^rq^s for large r and s	2016	-10.530869865140259	11.831867625651247	1246416
1246480	EDA	global routing and track assignment for flip-chip designs	2010	-7.496827364224472	11.5049774488762	1246507
1246999	EDA	enhanced precision analysis for accuracy-aware bit-width optimization using affine arithmetic	2013	-8.510016245848513	13.143491018784628	1247026
1247206	HPC	high-speed vlsi architecture for parallel reed-solomon decoder	2003	-9.94942334716118	14.709989167267006	1247233
1247332	Crypto	fast transforms for multiple-valued input binary output pli logic	2000	-9.565011535473607	12.465167785395534	1247359
1247509	EDA	evaluating elementary functions in a numerical coprocessor based on rational approximations	1990	-8.90954057277027	13.083710144504122	1247536
1247544	Visualization	the two's complement quasi-serial multiplier	1975	-9.2655862503106	12.787407345286438	1247571
1247818	EDA	interconnect-driven layout-aware multiple scan tree synthesis for test time, data compression and routing optimization	2008	-7.302212345637625	11.306934192644205	1247845
1248315	EDA	performance comparison of vlsi adders using logical effort	2002	-7.351204846983259	13.379789082023072	1248342
1248519	PL	multiplierless implementation of recursive digital filters using a class of low sensitivity structures	2001	-9.094398044009765	13.267974256265573	1248546
1249528	HPC	on parallel generation of combinations in associative processor architectures	1997	-9.226152318816245	11.545335466973395	1249555
1249592	EDA	digital inverse timing generator with wide dynamic range	2007	-8.572845706104102	13.614261659627545	1249619
1249722	Mobile	a parallel timing adjustment algorithm for high speed wireless burst communication	2011	-9.342132841896401	13.27052945579557	1249749
1249852	Embedded	a 2.0 gb/s throughput decoder for qc-ldpc convolutional codes	2013	-10.046602921614653	14.811829834411748	1249879
1249888	Logic	an automatic tool for deployment of bpel processes in ode apache	2009	-9.170003023115449	13.164371034894303	1249915
1249948	EDA	comparison of two architectures for implementation of the discrete cosine transform	1996	-8.753303475748602	13.711262238136964	1249975
1250337	HCI	a simplified high speed parallel input convolver	1993	-8.669198847405672	13.561012208838196	1250364
1250551	Theory	the parallel complexity of exponentiating polynomials over finite fields	1988	-10.514321853296929	11.511867089205026	1250578
1250765	HPC	automating structured matrix-matrix multiplication for stream processing	2016	-9.168279217066534	13.137713052081835	1250792
1251802	DB	processor-efficient exponentiation in finite fields	1992	-9.811083433991852	12.407947702792214	1251829
1252509	Embedded	an application of coding algebra to the design of a digital multiplexing system using linear sequential circuits	1966	-9.086585179706775	13.409796611321664	1252536
1252730	HPC	implementation of median-lms adaptive filters using power-of-two multiplication in the adaptation arithmetic	2002	-9.224571938172497	13.668857177505428	1252757
1252744	Networks	selective spanning with fast enumeration detector implementation reaching lte requirements	2010	-10.128914499724393	15.062043623803895	1252771
1252813	EDA	rectilinear steiner clock tree routing technique with buffer insertion in presence of obstacles	2015	-7.39936184805718	11.475599252988589	1252840
1252952	Theory	two fast gcd algorithms	1994	-10.356807162055944	11.552038701389135	1252979
1253226	EDA	"""comments on """"matrix processors using p-adic arithmetic for exact linear computations"""""""	1986	-9.89541325999527	12.413554355032325	1253253
1254278	EDA	decimal full adders specially designed for quantum-dot cellular automata	2018	-7.531790564161475	12.890902275811415	1254305
1254526	Arch	a low-power variable length decoder based on successive decoding of shoft codewords	2001	-10.145200873985312	14.561755795175474	1254553
1254590	Vision	how to store a triangular matrix	1992	-9.687101525791746	11.98369912602838	1254617
1255008	Robotics	implementing a reconfigurable map decoder on a soft core processor system	2002	-10.34083522246592	14.84054497478385	1255035
1255291	ML	multicore and manycore implementations of admm-based decoders for ldpc decoding	2018	-10.515375030464734	14.878151545289226	1255318
1255627	EDA	automatic generation of parallelized fft logic for implementation in fpga chips	2014	-8.491013325778523	13.739612035539482	1255654
1255685	Theory	a vlsi design for computing exponentiations in gf(2^m) and its application to generate pseudorandom number sequences	1990	-9.205079846561992	13.548032126287318	1255712
1255934	Arch	a new memoryless and low-latency fft rotator architecture	2014	-8.852850835184206	13.75235874158385	1255961
1255935	SE	rapid calculations of subscripted array addresses	1974	-8.798741848297395	12.141144883584015	1255962
1255967	HPC	quantum switching and quantum merge sorting	2006	-9.010975803741804	12.489023783523367	1255994
1256008	EDA	a high-throughput maximum a posteriori probability detector	2007	-10.193732884983431	14.852462469478919	1256035
1256011	Arch	a low power, high performance threshold logic-based standard cell multiplier in 65 nm cmos	2010	-7.248420659626312	13.772174815540845	1256038
1256236	EDA	mos vlsi circuit simulation by hardware accelerator using semi-natural models	1994	-7.837773143668767	12.588467890895036	1256263
1256256	EDA	two-level early stopping algorithm for lte turbo decoding	2008	-10.521406290906844	14.776075190203764	1256283
1256261	Theory	a framework for simple sorting algorithms on parallel disk systems (extended abstract)	1998	-9.441102460740376	11.370664607818744	1256288
1256456	Crypto	double-and-add with relative jacobian coordinates	2014	-10.061490528576488	12.767658190227776	1256483
1256482	AI	diagnosability of star graphs under the comparison diagnosis model	2003	-8.413622063607628	15.079692232514311	1256509
1257284	EDA	on the simplification of a placement problem	1988	-7.452948424558289	11.322953541822073	1257311
1257466	EDA	parallel interleaver design for a high throughput hspa+/lte multi-standard turbo decoder	2014	-9.980321694350256	14.95406734310015	1257493
1257654	Robotics	erasure and error decoding for semiconductor memories	1978	-10.574218735235231	14.156594811006489	1257681
1257724	Arch	high throughput ldpc code and decoder design for hinoc 2.0 systems	2015	-10.120369832279954	14.730187755890364	1257751
1257779	Arch	quadrature direct digital frequency synthesis using fine-grain angle rotation	2004	-9.045457303824092	13.877557987947291	1257806
1259032	Arch	a low-complexity and high-speed booth-algorithm fir architecture	2001	-8.772382222570037	13.810638036812895	1259059
1259198	Theory	vector convolution in o(n) steps and matrix multiplication in o(n^2) steps : -)	2014	-10.378679520235666	11.617906621525783	1259225
1259285	Arch	synthesis and optimization of a bit-serial pipeline kernel processor	1997	-7.81544229400304	13.433708001373036	1259312
1259315	EDA	an analytical approach to placement legalization	2008	-7.454292818854053	11.479930990625796	1259342
1259506	Theory	notes on channel routing with knock-knees	2006	-8.295247934156293	11.464599508004474	1259533
1259750	Theory	uniform memory hierarchies	1990	-9.153311209631006	11.780807711801836	1259777
1259806	Crypto	toward a rigorous variation of coppersmith's algorithm on three variables	2007	-10.372188855757004	12.268996883899806	1259833
1260722	EDA	routability-driven rdl routing with pin reassignment	2010	-7.523793068910298	11.551895027552645	1260749
1260980	EDA	mgr: multi-level global router	2011	-7.543513931578063	11.634982388388176	1261007
1261487	DB	msl: an efficient adaptive in-place radix sort algorithm	2004	-9.3870414205769	12.782982397894859	1261514
1261632	Theory	how much randomness can be extracted from memoryless shannon entropy sources?	2015	-10.934830686321632	13.173494597829487	1261659
1261698	Arch	novel radix finite field multiplier for gf(2m)	1997	-8.591821690581858	13.677931696310955	1261725
1262046	EDA	hybrid multiplierless fir filter architecture based on neda	2007	-8.87136314236627	13.543333517574231	1262073
1262105	EDA	reconfigurable architecture for elementary functions evaluation	2009	-8.786132679519136	13.36855820068644	1262132
1262399	Theory	theoretical aspects of vlsi pin limitations	1993	-9.896430169757435	11.83921998393892	1262426
1262451	Arch	"""comments on """"the prime memory systems for array access"""""""	1983	-9.049954200386935	12.519352576121307	1262478
1262459	Arch	sampled analog architecture for dct and dst	2004	-8.993702541034935	13.619469385481613	1262486
1262473	EDA	hypergraph based minimum arborescence algorithm for the optimization and reoptimization of multiple constant multiplications	2016	-8.019724540429198	11.83220632535216	1262500
1262628	Arch	redundancy in instruction sequences of computer programs	2006	-10.74409943427401	14.199327155569716	1262655
1262857	Theory	on improving the performance of tree machines	1995	-9.95533097362091	11.966752435235698	1262884
1262878	EDA	automatic generation of high-performance multipliers for fpgas with asymmetric multiplier blocks	2010	-8.311765192961344	13.505025238158252	1262905
1263229	EDA	low-power multiplierless fir filter synthesizer based on csd code	2001	-8.790605724660963	13.759321266497677	1263256
1263313	Crypto	computing endomorphism rings of elliptic curves under the grh	2011	-10.51936938221338	11.486614920090105	1263340
1263373	EDA	a new performance driven macro-cell placement algorithm	1993	-7.3221713455153425	11.328390098638822	1263400
1263602	Theory	parallel algorithms for hierarchical clustering	1995	-10.869421680393106	11.397242666549198	1263629
1263635	Arch	malleable coding with fixed segment reuse	2011	-11.083540259935793	14.581477529254515	1263662
1264069	HPC	a 9.52 db ncg fec scheme and 162 b/cycle low-complexity product decoder architecture	2018	-10.099766353835973	14.786737567768085	1264096
1264083	Theory	on-line multiplication and division in real and complex bases	2016	-10.082892451344273	11.591668683083766	1264110
1264332	EDA	fpga based implementation of decoding architectures	2011	-9.925823503341695	14.590587356293614	1264359
1264524	Theory	communication-efficient parallel algorithms for distributed random-access machines	1988	-10.968462453065028	11.6378104478056	1264551
1264576	EDA	algorithms for simultaneous escape routing and layer assignment of dense pcbs	2006	-7.6814648966910895	11.402585337956875	1264603
1264916	EDA	double patterning layout decomposition for simultaneous conflict and stitch minimization	2009	-7.7214170503133	11.38677065089255	1264943
1266158	EDA	on the number of 3-d ic floorplan configurations and a solution perturbation method with good convergence	2006	-7.400870600664182	11.458061281610995	1266185
1266352	EDA	optimal low power x or gate decomposition	2000	-7.365199284812612	12.916355910861895	1266379
1266469	Mobile	enhanced precision through multiple reads for ldpc decoding in flash memories	2014	-10.407773442125183	14.750138225731266	1266496
1266660	EDA	design of digital filters with low power consumption	2000	-8.873226045330844	13.709520278363435	1266687
1266915	EDA	optimal routing algorithms for pin clusters in high-density multichip modules	2005	-7.6105905871791695	11.530717023401554	1266942
1266952	NLP	pattern matching with wildcards using words of shorter length	2010	-9.879078375584307	11.317381221951814	1266979
1267036	Theory	efficient architectures for hidden surface removal	1994	-9.677143857213428	11.832398544444487	1267063
1267066	EDA	concurrent generation of pseudo random numbers with lfsr of fibonacci and galois type	2015	-7.620595299280676	13.685886587086403	1267093
1267387	Theory	improved dna-sticker arithmetic: tube-encoded-carry, logarithmic number system and monte-carlo methods	2012	-7.879553587978793	12.232903323185178	1267414
1267457	Logic	an algorithm for identifying symmetric variables in the canonical reed-muller algebra system	2016	-9.882355112200916	12.283344557921824	1267484
1267998	Theory	parallel binary adders with a minimum number of connections	1983	-8.499415700155987	12.130214003829131	1268025
1268162	Crypto	endomorphisms for faster elliptic curve cryptography on a large class of curves	2008	-10.42422188767085	12.5809845898052	1268189
1268277	Theory	a low-complexity lut-based squaring algorithm	2009	-8.86554838671072	13.47721264010162	1268304
1268535	Theory	a processor-time-minimal systolic array for cubical mesh algorithms	1992	-9.988312214373849	11.964629874143649	1268562
1268923	Arch	locally connected processor arrays for matrix multiplication and linear transforms	2011	-9.125261936394446	12.412833579981827	1268950
1269083	HPC	integrated implementation of fixed-point turbo decoders for lte system	2013	-10.754998096862247	14.83358655095425	1269110
1269088	Theory	an efficient algorithm for the generation of debruijn cycles	1991	-11.08543913344594	12.65603452937891	1269115
1269172	Arch	a low power layered decoding architecture for ldpc decoder implementation for ieee 802.11n ldpc codes	2008	-9.97803488244194	14.639499418093724	1269199
1269268	AI	state cycles, initialization and the trivium stream cipher	2012	-10.887137002590649	13.034470718553347	1269295
1269506	EDA	design of digit-serial fir filters: algorithms, architectures, and a cad tool	2013	-8.633971405184282	13.495888851043045	1269533
1269818	EDA	an approximate hardware check node for λ-min-based ldpc decoders	2017	-11.0091233710028	14.773860288799591	1269845
1269859	EDA	net-aware critical area extraction for opens in vlsi circuits via higher-order voronoi diagrams	2011	-7.251824302165472	11.347929203448185	1269886
1269923	EDA	on refining standard cell placement for self-aligned double patterning	2017	-7.4354207729739334	11.458495056169696	1269950
1270266	Crypto	multiplication in a galois ring	2015	-10.454240275469775	12.325227053921711	1270293
1270476	HPC	an ldu decomposition algorithm for a block toeplitz matrix having a parallel and pipelined computing structure	1986	-9.08383665715508	12.684602034372787	1270503
1270491	EDA	an integrated cad tool for asic implementation of multiplierless fir filters with common sub-expression elimination optimization	2005	-8.777649709296574	13.73666181207041	1270518
1270565	Theory	an improved algorithm for constructing binary trees using the traversal sequences	2016	-10.396146970543123	11.911897075668685	1270592
1271063	Arch	an efficient vlsi architecture design for logarithmic multiplication by using the improved operand decomposition	2017	-8.659748688593455	13.828924873661785	1271090
1271181	EDA	a low-cost, low-complexity, and memory-free architecture of novel recursive dft and idft algorithms for dtmf application	2010	-9.090446765522461	13.743357672474996	1271208
1271418	Theory	a novel approach for image segmentation based on histograms computed from hue-data	2017	-9.821820432827591	12.311671182922778	1271445
1271507	EDA	a low-power sub-nanosecond standard-cells based adder	2003	-7.570052195791752	13.71654020589451	1271534
1271823	EDA	an expandable single-ic digital filter/correlator	1982	-8.682003460002543	13.511965551917504	1271850
1271948	EDA	bisection based placement for the x architecture	2007	-7.577005935280907	11.471132950035615	1271975
1271983	Robotics	a low complexity architecture for complex discrete wavelet transform	2003	-8.892121604229626	13.626475022399696	1272010
1272177	Theory	fast (multi-)evaluation of linearly recurrent sequences: improvements and applications	2005	-10.767686523259876	11.443602177377846	1272204
1272225	HCI	low error fixed-width two's complement squarer design using booth-folding technique	2007	-9.063141676487694	13.528129302612465	1272252
1272303	Security	an extension of the tadeusiewicz method for finding bounds on all solutions of piecewise-linear equations	1995	-9.972631239474188	14.029991867813454	1272330
1272501	EDA	recursive fir filter structures on fpga	2009	-9.248370562462158	13.996993733170061	1272528
1273134	EDA	dual-mode quadruple precision floating-point adder	2006	-8.522582594134214	13.719088811194274	1273161
1273182	Metrics	hardware-oriented construction of a family of rate-compatible raptor codes	2014	-10.882127060951095	14.8518157103423	1273209
1273257	Theory	a high-speed sorting procedure	1959	-9.218926974407458	12.109043906392328	1273284
1273577	EDA	finite field multiplication using reordered normal basis multiplier	2011	-8.746963500694207	13.710012206369418	1273604
1273844	EDA	an area efficient and high throughput multi-rate quasi-cyclic ldpc decoder for ieee 802.11n applications	2014	-9.985115649734492	14.775294997378776	1273871
1273955	EDA	fpl based logic synthesis of squarers using vhdl	1992	-8.908025954505034	13.63420660950534	1273982
1273981	EDA	design of low power mac operator with dual precision mode	2007	-9.053155435883417	13.271719666544108	1274008
1274313	Arch	design and implementation of a pipelined decoder for generalized concatenated codes format	2014	-10.167932615890642	14.647907492484336	1274340
1274683	EDA	a hierarchical technique for minimum-width layout of two-dimensional cmos cells	1997	-7.2872297158119546	11.419276985786295	1274710
1274729	Logic	error analysis of large word-length lns addition/subtraction computation	2006	-8.985347321052242	12.550912588833079	1274756
1275650	Theory	optimal vlsi architectures for multidimensional dft (preliminary version)	1991	-9.687643964008346	12.598257555068637	1275677
1275906	Theory	on efficient simulations of systolic arrays of random-access machines	1987	-9.632585230888733	11.636898516336277	1275933
1276076	Crypto	efficient p th root computations in finite fields of characteristic p	2009	-10.398289131482883	12.452479537003729	1276103
1276089	EDA	reliable radix-4 complex division for fault-sensitive applications	2015	-8.161413736844201	13.560994789129627	1276116
1276232	Networks	reduction of latency and resource usage in bit-level pipelined data paths for fpgas	1999	-8.738818381072313	13.828180480415854	1276259
1276278	EDA	interconnection wire-length estimation in vlsi standard cell placement via neural network	1998	-7.2480870309075405	11.52248196173116	1276305
1276417	Theory	hash table methods for case statements	1982	-9.175492139376107	11.40428666137073	1276444
1276493	Crypto	quantum binary field inversion: improved circuit depth via choice of basis representation	2013	-10.079933614950324	12.004557881197464	1276520
1276527	EDA	direct residue-to-analog conversion scheme based on chinese remainder theorem	2010	-9.014774572592462	13.397973962513944	1276554
1276627	EDA	evaluation on power reduction applying gated clock approaches	2002	-7.551274642519188	13.595642289387765	1276654
1276651	EDA	polynomial datapath synthesis and optimization based on vanishing polynomial over z2m and algebraic techniques	2012	-8.733936300671079	13.350281194808602	1276678
1276830	EDA	performance analysis of dynamic threshold mos (dtmos) based 4-input multiplexer switch for low power and high speed fpga design	2010	-7.343652665209253	13.810498060333384	1276857
1276961	Crypto	new construction of boolean functions with maximun algebraic immunity	2008	-10.995456846259888	12.771172465805547	1276988
1277033	Robotics	common subexpression elimination for digital filters using genetic algorithm	2007	-9.448716097358579	12.910013907877842	1277060
1277188	Theory	a strategy for recovering roots of bivariate polynomials modulo a prime	2009	-11.019131303824043	12.651892144143511	1277215
1277443	Arch	a study on an asic design technique for digital protective relays	2005	-8.431987119593245	13.767833468310366	1277470
1277754	EDA	one way of estimating frequencies of jumps in a program	1968	-9.273623890880355	12.148749911448393	1277781
1278204	Networks	high throughput vlsi architecture for soft-output mimo detection based on a greedy graph algorithm	2009	-10.220710728247273	14.9803411224885	1278231
1278214	Arch	a lower bound on the linear span of an fcsr	2000	-11.053031882563495	12.962286464725265	1278241
1278271	EDA	fpga implementation of a novel area efficient fft scheme using mixed radix fft	2017	-9.009459404493649	13.823400549025838	1278298
1278414	PL	cox-rower architecture for fast parallel montgomery multiplication	2000	-8.673573556599719	13.759755863808731	1278441
1278476	EDA	timing-driven steiner tree construction on uniform λ-geometry	2014	-7.849378706696318	11.34815926301585	1278503
1278529	Arch	an optimal algorithm for permutation admissibility to multistage interconnection networks	1995	-10.128995894442172	11.67735099822282	1278556
1278598	DB	optimal secure partial-repair in distributed storage systems	2017	-11.02653448187751	14.976449976574695	1278625
1278789	EDA	moduli selection in rns for efficient vlsi implementation	2003	-9.085276250183579	13.401132551381028	1278816
1278939	HPC	a fast repair code based on regular graphs for distributed storage systems	2012	-11.021378655311585	14.611560806555856	1278966
1278999	Arch	systolic architectures for finite field inversion and division	2002	-8.738777558813961	13.601188973753422	1279026
1279029	Arch	a difference based adder graph heuristic for multiple constant multiplication problems	2007	-8.70380139233549	12.806925462093899	1279056
1279422	EDA	a method for flexible reduction over binary fields using a field multiplier	2011	-8.562598042023815	13.683858006745705	1279449
1279474	EDA	pipelined range reduction for floating point numbers	2006	-8.997979668564453	13.524370774142675	1279501
1279575	Crypto	implicit factorization of rsa moduli revisited (short paper)	2015	-10.409764320122576	12.09333846714734	1279602
1279975	EDA	equivalence among stochastic logic circuits and its application	2015	-7.964796158698253	12.293763377372715	1280002
1280029	Arch	a systolic signal processor for signal-processing applications	1987	-9.1859844591408	13.307111550173756	1280056
1280320	EDA	efficient addition circuits for modular design of processors-in-memory	2005	-7.756264843926097	13.783043638332865	1280347
1281276	EDA	decision diagram based computation of linearly independent ternary arithmetic transform spectra	2009	-9.867254493452265	12.447987318541665	1281303
1281491	AI	on the design of modulo 2n + 1 dot product and generalized multiply-add units	2013	-8.967407180131794	13.343128713621676	1281518
1281554	Theory	processor networks and interconnection networks without long wires (extended abstract)	1991	-9.142349462750406	12.153807266873713	1281581
1282091	EDA	design of cost-efficient memory-based fft processors using single-port memories	2007	-8.680944634563941	13.706178740780194	1282118
1282236	Theory	segment lll reduction of lattice bases using modular arithmetic	2010	-10.557141507691725	11.73489850293252	1282263
1282669	HPC	a 100-gb-ethernet subsystem for next-generation metro-area network	2005	-9.306888566420817	15.002569633877206	1282696
1282947	EDA	systematic design of full adder-based architectures for convolution	1993	-9.164842588584419	13.233336665064547	1282974
1282977	Web+IR	multi-series dicom: an extension of dicom that stores a whole study in a single object	2013	-8.70033990129591	11.368070639094537	1283004
1283744	Visualization	computational and memory complexities of greengard-rokhlin's fast multipole algorithm	2005	-9.901679317342822	12.247009853967553	1283771
1283760	EDA	architecture for variable-length combined fft, dct, and mwt transform hardware for a multi-modewireless system	2007	-9.644094889411694	14.703389017312539	1283787
1283961	Vision	high-speed systolic architectures for finite field inversion	2005	-8.870377114699101	13.390193511863938	1283988
1284251	EDA	an o(n log m) algorithm for vlsi design rule checking	1992	-8.738454051835914	11.585447269325378	1284278
1284295	Arch	optimized configurable architectures for scalable soft-input soft-output mimo detectors with 256-qam	2015	-10.077439367473453	15.001324024758375	1284322
1284378	EDA	an enhanced decoder for multiple-bit error correcting bch codes	2015	-9.337510189840216	14.452541715229447	1284405
1284524	Vision	input and/or output pruning of composite length ffts using a dif-dit transform decomposition	2009	-9.663430150326477	12.96542071934785	1284551
1284673	EDA	gridless wire ordering, sizing and spacing with critical area minimization	2011	-7.447804302962848	11.781526320573988	1284700
1284999	Theory	a tight layout of the butterfly network	1998	-8.516218257880812	11.587296639208748	1285026
1285164	EDA	multiplier-less realization of a poly-phase filter using lut-based fpgas	2002	-9.237671335443032	14.589428140590096	1285191
1285253	HPC	clock scheduling and clocktree construction for high performance asics	2003	-7.907823767985027	13.525156375311715	1285280
1285361	EDA	software defined radio implementation of k-best list sphere detector algorithm	2008	-10.069132867657082	15.054094796225465	1285388
1285913	Arch	design of an svd engine for 8×8 mimo precoding systems	2017	-9.62788422168514	14.338132240294618	1285940
1286226	EDA	concurrent error detection in nonlinear digital filters using checksum linearization and residue prediction	2015	-8.621384357597599	14.076984377282354	1286253
1286341	EDA	low latency ifft design for ofdm systems supporting full-duplex fdd	2017	-9.722978528700915	14.779745892585053	1286368
1287041	Arch	parallel merged multiplier-accumulator coprocessor optimized for digital filters	2010	-8.339067157797183	13.86147420572269	1287068
1287185	HPC	computation of elementary functions on the ibm risc system/6000 processors	1990	-9.024944522238739	12.83770051918479	1287212
1287243	Crypto	pairing-friendly elliptic curves of prime order	2005	-10.089597279821797	12.7196154595309	1287270
1287490	Crypto	floating-point lll revisited	2005	-10.474456234644343	11.788098463924902	1287517
1287785	Theory	periodic, random-fault-tolerant correction networks	2001	-9.768003252991909	11.425475679989825	1287812
1288031	EDA	efficient systolic designs for 1- and 2-dimensional dft of general transform-lengths for high-speed wireless communication applications	2010	-9.903103022416794	14.132564849697438	1288058
1288611	Crypto	a p-adic point counting algorithm for elliptic curves on legendre form	2005	-10.321019878259538	12.564681546644998	1288638
1288692	Mobile	an efficient ldpc code structure combined with the concept of difference family	2006	-10.314028587602547	14.705188273391288	1288719
1288782	Arch	efficient error detection architectures for cordic through recomputing with encoded operands	2016	-8.877088523311954	13.608769773285733	1288809
1288792	NLP	printing floating-point numbers quickly and accurately	1996	-9.329723195580085	12.259701852816253	1288819
1288879	ML	unrestricted faithful rounding is good enough for some lns applications	2001	-8.543206359354219	13.272643422739074	1288906
1289222	Arch	energy-efficient double-binary tail-biting turbo decoder based on border metric encoding	2007	-10.062635150588138	14.789951192195316	1289249
1289512	EDA	asynchronous early output dual-bit full adders based on homogeneous and heterogeneous delay-insensitive data encoding	2017	-7.486171433543184	13.618169890226708	1289539
1289639	EDA	quaternary arithmetic logic unit on a programmable logic device	2003	-8.620711145307101	13.476894038245087	1289666
1289922	Arch	computation of decimal transcendental functions using the cordic algorithm	2009	-8.971039756729112	13.132317965397325	1289949
1289976	EDA	autogenerating software polar decoders	2014	-10.135540289516346	14.739050500183149	1290003
1290051	HPC	top-down designs of instruction systolic arrays for polynomial interpolation and evaluation	1989	-9.016672068108631	12.804957769489489	1290078
1290069	HPC	improved generalized atkin algorithm for computing square roots in finite fields	2006	-10.449777445398	12.195651974867715	1290096
1290072	Embedded	the conservative code for bit synchronization	1990	-9.832556933967986	14.302601281673047	1290099
1290081	Theory	layout decomposition for triple patterning	2016	-7.860642068820372	11.357510971640684	1290108
1290353	Arch	high-speed nb-ldpc decoder for wireless applications	2013	-10.077225387529726	14.801806310254744	1290380
1290592	EDA	realization of low power high-speed channel filters with stringent adjacent channel attenuation specifications for wireless communication receivers	2008	-9.509430334540973	14.299289090819522	1290619
1290837	Theory	optimization of special permutation networks using simple algebraic relations	1987	-9.276046137379113	11.93093807573597	1290864
1291027	HPC	uniform random number generators for parallel computers	1990	-9.238828534591141	12.378209112894757	1291054
1291235	NLP	multi-bend bus-driven floorplanning considering fixed-outline constraints	2013	-7.358922292626161	11.548915990037088	1291262
1291649	EDA	ecp- and cmp-aware detailed routing algorithm for dfm	2010	-7.488553079273386	11.74462690986874	1291676
1291756	EDA	7.7gbps encoder design for ieee 802.11n/ac qc-ldpc codes	2012	-10.022759890424856	14.725814996489573	1291783
1291830	Arch	high-throughput low-complexity four-parallel reed-solomon decoder architecture for high-rate wpan systems	2011	-9.999018355052057	14.941212426552115	1291857
1293071	Robotics	a new gmsk modulation based on lut	2011	-9.339431922138637	13.363119561911562	1293098
1293083	Embedded	an improved reconfiguration method for degradable processor arrays using genetic algorithm	2006	-7.481224440044417	11.562515901292127	1293110
1293120	Theory	computing transitive closure on systolic arrays of fixed size	1991	-9.958926555385279	11.844972858318007	1293147
1293180	Theory	on the complexity of single row routing problems	1989	-8.013494806231641	11.31467744433776	1293207
1293679	Crypto	highly nonlinear balanced boolean functions with a good correlation-immunity	1998	-11.029340228792165	12.803590846379704	1293706
1293970	EDA	reed-solomon decoder hardware implementation for dvb-s receiver	2013	-8.958166530273337	13.636913494984245	1293997
1294118	Arch	a decimal floating-point adder with decoded operands and a decimal leading-zero anticipator	2009	-8.433487762798894	13.640545848110447	1294145
1294140	Robotics	efficient parallel algorithms and vlsi architectures for manipulator jacobian computation	1989	-9.205650038928418	12.69884520069829	1294167
1294671	EDA	a common subexpression elimination tree algorithm	2013	-8.903960990422831	12.58566400833956	1294698
1295141	Theory	new classes of unidirectional error-detecting codes	1991	-10.776771886498372	13.817147703085467	1295168
1295576	EDA	region-based and panel-based algorithms for unroutable placement recognition	2015	-7.4996332212157775	11.343700938735704	1295603
1296238	Theory	safe and effective determinant evaluation	1992	-10.354466176578734	11.965790547651462	1296265
1296278	Crypto	the generalized weil pairing and the discrete logarithm problem on elliptic curves	2004	-10.68827407730364	12.492595239058593	1296305
1296698	Arch	multi-gb/s ldpc code design and implementation	2009	-10.24051537740038	14.789227259698649	1296725
1296704	EDA	a residue-to-binary converter for the extended four-moduli set $\{2^{n}-1, 2^{n}+1, 2^{2n}+1, 2^{2n+p}\} $	2017	-8.472192499506185	13.724920804799595	1296731
1296943	Arch	vlsi design of low-cost and high-precision fixed-point reconfigurable fft processors	2018	-8.968855911144717	14.003509215577214	1296970
1297046	Theory	space-efficient representations of shared data for parallel computers	1990	-9.38801583369605	11.437922793665027	1297073
1297158	DB	the balanced binary tree technique on mesh-connected computers	1991	-9.123157232418189	12.14199268237929	1297185
1297206	EDA	triple patterning aware routing and its comparison with double patterning aware routing in 14nm technology	2012	-7.529152195744975	11.532243165799642	1297233
1297370	NLP	parallel ldpc decoding on a heterogeneous platform using opencl	2016	-10.115304202734562	14.861731946345452	1297397
1297454	Arch	an efficient architecture for adaptive progressive thresholding	2002	-8.628716130550671	13.594020896819721	1297481
1297596	EDA	design of high-throughput fully parallel ldpc decoders based on wire partitioning	2010	-10.017661518723068	14.720538290059912	1297623
1297701	Theory	restructuring of arithmetic expressions for parallel evaluation	1976	-10.088781744995003	12.005295703277133	1297728
1297907	EDA	a unified reconfigurable floating-point arithmetic architecture based on cordic algorithm	2017	-8.763013855805678	13.66376883055674	1297934
1297916	Vision	algebraic integer architecture with minimum adder count for the 2-d daubechies 4-tap filters banks	2014	-9.014079954474916	13.699459113699115	1297943
1298395	EDA	local clock skew minimization using blockage-aware mixed tree-mesh clock network	2010	-7.366577273495334	11.815495695167662	1298422
1298452	Theory	cyclic convolution algorithm formulations using polynomial transform theory	2007	-9.704877168616864	12.858104801533933	1298479
1298657	Embedded	fast division using accurate quotient approximations to reduce the number of iterations	1992	-9.3626283551542	12.96795294338225	1298684
1298974	Arch	an efficient csa architecture for montgomery modular multiplication	2007	-8.18779207826312	13.935709113595495	1299001
1299392	EDA	area and power efficient vlsi architecture of distributed arithmetic based lms adaptive filter	2018	-9.028587968434627	13.779605304138475	1299419
1299414	NLP	configurable quasi cyclic ldpc decoder for multiple code lengths of wimax	2017	-10.075606296066304	15.04220107617742	1299441
1299743	EDA	low power and area efficient error tolerant design for parallel filters	2018	-9.295772327522263	13.974487412405525	1299770
1300082	EDA	a coding method for 123 decision diagram pass transistor logic circuit synthesis	2003	-7.3382793838277065	12.607229698173061	1300109
1300087	EDA	optimization of standard cell based detailed placement for 16 nm finfet process	2014	-7.415971886214843	11.909688480844732	1300114
1300119	HPC	a multi-gbps unrolled hardware list decoder for a systematic polar code	2016	-10.153876354742732	14.80675272385675	1300146
1300164	Theory	random problems with r	2018	-10.187960745062183	12.706209932883256	1300191
1300322	Networks	a multi-contouring algorithm	1977	-7.637340677306073	11.3680170831446	1300349
1300564	Crypto	bdd-based cryptanalysis of stream cipher: a practical approach	2017	-9.33768305382267	12.310887054042235	1300591
1300810	EDA	on the reconfiguration of degradable vlsi/wsi arrays	1993	-7.315285651544018	11.466583743450402	1300837
1300848	Theory	a parallel version of the itoh-tsujii multiplicative inversion algorithm	2007	-9.24537288496974	12.963839444973967	1300875
1301023	EDA	double patterning-aware detailed routing with mask usage balancing	2014	-7.479225516281817	11.511744908697779	1301050
1301119	Robotics	reconfigurable processor lsi based on alu array with limitations of connections of alus for software radio	2009	-8.947768817314964	14.729105999253722	1301146
1301197	EDA	configurable hardware solutions for computing autocorrelation coefficients: a case study (abstract only)	2005	-7.797543605056269	12.988644309593672	1301224
1301277	Logic	interval arithmetic using sse-2	2006	-8.992673790409132	12.516218734937874	1301304
1301344	EDA	large multipliers with fewer dsp blocks	2009	-8.405395045759255	13.618622660804524	1301371
1301726	Visualization	systolic architectures for vector quantization	1988	-8.70974556605097	13.11222660561712	1301753
1301826	EDA	mac unit for reconfigurable systems using multi-operand adders with double carry-save encoding	2016	-8.474643604899875	13.736527412252169	1301853
1301993	PL	a survey of feedback with carry shift registers	2004	-10.52909697262606	12.883788411977596	1302020
1302379	Visualization	a new algorithm for inner product	1968	-10.195738900438565	12.121855298014967	1302406
1302420	Arch	parallel convexity algorithms for digitized images on a linear array of processors	1990	-10.45095540363236	11.623023736743699	1302447
1302448	Theory	a parallel implementation for polynomial multiplication modulo a prime	2015	-9.4025725882767	12.820650117408285	1302475
1302530	EDA	area and power efficient signal reordering unit for ofdm systems	2008	-9.173893277332901	13.196781633650634	1302557
1302980	EDA	imprecise arithmetic for low power image processing	2012	-8.496373116565353	13.22442227152057	1303007
1303090	EDA	a routing paradigm with novel resources estimation and routability models for x-architecture based physical design	2005	-7.409350217894257	11.4959270517314	1303117
1303147	Visualization	a digital processor to generate spectra in real time	1968	-9.047614369767217	13.398368477874744	1303174
1303241	EDA	fast legalization for standard cell placement with simultaneous wirelength and displacement minimization	2010	-7.434254485372525	11.47955942183169	1303268
1303274	Visualization	worst cases for the exponential function in the ieee 754r decimal64 format	2006	-9.31343548768362	12.557655923706953	1303301
1303827	Visualization	improving the coding speed of erasure codes with polynomial ring transforms	2017	-10.705740087504482	14.047211707500965	1303854
1303835	EDA	design of approximate high-radix dividers by inexact binary signed-digit addition	2017	-8.08245198271946	13.446301387609932	1303862
1303855	EDA	fully programmable layered ldpc decoder architecture	2009	-10.07778005461998	14.60695302569338	1303882
1303964	Arch	a low complexity real-valued kernel dht-based ofdm modulator/demodulator design	2009	-9.612086627226867	14.614318086192801	1303991
1304174	EDA	adaptive filter design using stochastic circuits	2016	-8.878469673068016	13.740055051263807	1304201
1304210	Theory	ieee754 precision-k base-β arithmetic inherited by precision-m base-β arithmetic for k < m	2016	-9.828598364918165	12.386752584913467	1304237
1304306	Arch	a 3d stacked high performance scalable architecture for 3d fourier transform	2012	-8.86969831263152	13.218835465670338	1304333
1304367	Theory	robust bell inequalities from communication complexity	2016	-10.392301748805544	11.761671400128574	1304394
1304459	Robotics	low-power channel coding via dynamic reconfiguration	1999	-9.560602374140796	14.639641347040167	1304486
1304509	EDA	coupling-driven signal encoding scheme for low-power interface design	2000	-7.266736373034111	13.57787394820174	1304536
1304629	EDA	an area-effective cell-based channel decoder lsi for a digital satellite tv broadcasting	1998	-9.993528603783924	14.896693623628463	1304656
1304651	Embedded	a memory-efficient representation of explicit mpc solutions	2011	-9.429884713868525	11.666674814075243	1304678
1304748	EDA	admm hardware decoder for regular ldpc codes using a nisc-based architecture	2018	-10.876890253197157	14.7918983678116	1304775
1304882	Arch	unified systolic array architecture for finite field multiplication and inversion	2017	-7.952128414273991	14.514753886761383	1304909
1305063	Arch	precise scientific computation with a microprocessor	1984	-8.743613035516256	12.279352445497693	1305090
1305217	NLP	sse lossless compression method for the text of the insignificance of the lines order	2017	-8.912737044238128	11.363654709770826	1305244
1305636	DB	faster join-projects and sparse matrix multiplications	2009	-9.719780388487418	11.420001586234624	1305663
1305897	EDA	design and implementation of a digital down converter chip	1996	-9.54268174185297	14.707284459441507	1305924
1306052	Mobile	an alternative to metric rescaling in viterbi decoders	1989	-9.68343181512318	13.389693355406287	1306079
1306110	Arch	live demonstration: packet-based aer with 3gevent/s cumulative throughput	2011	-7.386569052857808	14.569841600119624	1306137
1306301	Vision	quadratic residues: application to chirp filters and discrete fourier transforms	1976	-9.792299682280637	12.87965397788213	1306328
1306901	Theory	using number fields to compute logarithms in finite fields	2000	-10.563318141114406	11.474269754073743	1306928
1307441	Arch	generating n-ary reflected gray codes on a linear array of processors	1996	-9.573413593631422	11.707022271057047	1307468
1307624	Vision	a comparison-based approach to multicomputer system diagnosis in hybrid fault situations	1991	-7.9985806969359645	15.083423620007538	1307651
1308267	EDA	a modified partial product generator for redundant binary multipliers	2016	-8.527522494005026	13.645223795740414	1308294
1308333	EDA	on the use of signed digit arithmetic for the new 6-inputs lut based fpgas	2008	-8.744360076795957	13.545438067455015	1308360
1308562	DB	permutation-based range-join algorithms on n-dimensional meshes	2002	-9.971596389717662	11.708200767457214	1308589
1308704	Arch	on bit sequential multipliers	1983	-8.603812645203702	13.01083301482706	1308731
1308961	Logic	on checking an adder	1958	-8.666325103206674	12.500577790374336	1308988
1309073	EDA	mach-zehnder interferometer based all optical reversible nor gates	2012	-7.2731925250608	13.109351761233626	1309100
1309113	EDA	application specific integrated circuit solution for multi‐input multi‐output piecewise‐affine functions	2016	-8.339978904198741	13.329486278836276	1309140
1309184	EDA	automatic cell placement for quantum-dot cellular automata	2004	-7.300475131499533	11.716252001534633	1309211
1309348	Mobile	design and implementation of operation-reduced ldpc decoder based on a check node stopping scheme	2017	-10.185914683518217	14.69054129202102	1309375
1309425	EDA	optimizing elliptic curve scalar multiplication with near-factorization	2014	-9.467274524990684	13.137488383857956	1309452
1309467	Arch	a new architecture for signed radix-2m pure array multipliers	2002	-8.628587932961759	13.394084848860198	1309494
1309549	EDA	"""a low-power """"near-threshold"""" epileptic seizure detection processor with multiple algorithm programmability"""	2012	-7.995158783377588	13.806316323681207	1309576
1309568	Embedded	design and implementation of can data compression algorithm	2014	-10.554247684105688	15.017465849991313	1309595
1309575	Networks	area-efficient two-dimensional architectures for finite field inversion and division	2005	-8.905776303836413	13.499461179148842	1309602
1309909	EDA	dynamic and leakage power reduction of asics using configurable threshold logic gates	2015	-7.826299568827047	13.755426170052136	1309936
1310242	Logic	on the optimality of ternary arithmetic for compactness and hardware design	2016	-9.125686250888178	12.126905555941025	1310269
1310600	EDA	dena: a configurable microarchitecture and design flow for biomedical dna-based logic design	2017	-7.479597712433588	12.847255734793404	1310627
1310660	Crypto	faster point multiplication on elliptic curves with efficient endomorphisms	2001	-10.015964968317926	12.672241039821527	1310687
1310776	EDA	layout decomposition co-optimization for hybrid e-beam and multiple patterning lithography	2015	-7.611188008039363	11.376118886487406	1310803
1310852	DB	a new approach for document indexing usingwavelet trees	2007	-8.885377619284117	11.33184111444577	1310879
1310962	EDA	an efficient and effective detailed placement algorithm	2005	-7.355659907509284	11.570393325742314	1310989
1311072	Theory	a fast algorithm for constructing nearly optimal prefix codes	2016	-9.360057129124586	11.528078383612206	1311099
1311173	EDA	wire planning for electromigration and interference avoidance in analog circuits	2011	-7.489461642331974	11.622410915177765	1311200
1311697	EDA	a new design technique for column compression multipliers	1995	-8.571756417579293	13.232177487445615	1311724
1311779	Theory	deterministic load balancing for parallel joins	2016	-10.693639412122087	11.312229345348273	1311806
1312045	EDA	wiring in uniform grids and two-colorable maps	1991	-7.373843196762987	11.38065999511214	1312072
1312225	Theory	mixed-radix naccache–stern encryption	2018	-10.331114893347516	11.348712537983275	1312252
1312497	EDA	high-order taylor series approximation for efficient computation of elementary functions	2015	-9.149880404855539	13.267092126189885	1312524
1312707	Arch	a dynamic frequency linear array processor for image processing	1996	-8.093933364557277	13.725738037087742	1312734
1313098	Theory	detection of storage errors in mass memories using low-cost arithmetic error codes	1978	-10.312572767745236	13.983771471639898	1313125
1313320	EDA	inexact decision circuits: an application to hamming weight threshold voting	2010	-8.282347976771895	13.313315926181051	1313347
1313347	EDA	folding of logic functions and its application to look up table compaction	2002	-7.9781731389856025	13.360724755919902	1313374
1313467	EDA	constant-factor optimization of quantum adders on 2d quantum architectures	2013	-9.63342870659501	12.39357600881839	1313494
1313586	ML	comparison of three parallel point-multiplication algorithms on conic curves	2011	-9.677649758037491	12.601699083441856	1313613
1314056	Theory	towards an optimal bit-reversal permutation program	1998	-8.974017942277452	11.680322120995926	1314083
1314169	HPC	design of a pipelined radix 4 cordic processor	1993	-9.233087064171551	13.247045936045726	1314196
1314301	Vision	arithmetic operations in finite fields of medium prime characteristic using the lagrange representation	2006	-10.150889255137283	12.657389670415453	1314328
1314353	Crypto	square roots modulo p	2002	-10.388904872402565	12.261033424190257	1314380
1314405	Theory	area-efficient graph layouts	1980	-8.345606544079818	11.286271075149074	1314432
1314572	Theory	a randomized algorithm for voronoi diagram of line segments on coarse-grained multiprocessors	1996	-10.804419375771863	11.362807457355904	1314599
1315061	Robotics	fpga architecture of generalized laguerre-volterra mimo model for neural population activities	2011	-8.941616200960134	13.630975752908025	1315088
1315688	EDA	a congestion-driven placement framework with local congestion prediction	2005	-7.347957568900949	11.552212793900267	1315715
1315972	Arch	area-efficient reed–solomon decoder using recursive berlekamp–massey architecture for optical communication systems	2017	-9.927552056140843	14.746799045725664	1315999
1316316	Arch	arctangent processor design for the frequency offset estimation of ieee 802.16d wirelessman-ofdm system	2007	-9.38264394210602	13.910879564318028	1316343
1316591	Theory	combinatorial routing analysis and design of universal switch blocks	2001	-7.839403050742086	11.449814320014946	1316618
1316792	HPC	ldpc codes for low-complexity analog decoders	2015	-10.539234228683467	14.915789148741164	1316819
1317015	Arch	a systolic multiplier unit and its vlsi design	1985	-8.716049223114544	13.009324749537976	1317042
1317017	EDA	an improved rns generator 2n ± k based on threshold logic	2010	-8.862744936132751	12.860484676064699	1317044
1317057	Logic	fast scalar multiplication for ecc over gf(p) using division chains	2010	-9.916416024293977	12.828240607435214	1317084
1317251	Arch	a scalable counterflow-pipelined asynchronous radix-4 booth multiplier	2005	-7.448669861007036	13.72149367578913	1317278
1317906	EDA	new iterative algorithms for modular multiplication	2004	-9.043107527439094	13.19402435303823	1317933
1317914	Arch	an optimized cyclic weight algorithm of (47, 24, 11) qr code and hardware implementation	2018	-10.219509153444005	14.706415430745494	1317941
1318442	EDA	high performance haar wavelet transform architecture	2011	-8.73508015646778	13.599201794938741	1318469
1318792	EDA	fast constant division routines	1985	-9.205608588098434	12.366222101264851	1318819
1319085	Theory	optimizing quantum circuits for arithmetic	2018	-8.426242731360897	12.367904960174382	1319112
1319086	Arch	a new vlsi algorithm and architecture for the hardware implementation of type iv discrete cosine transform using a pseudo-band correlation structure	2011	-9.302535184246423	13.231456359055034	1319113
1319241	HPC	efficient adaptive in-place radix sorting	2004	-9.460157067679297	12.682674781599687	1319268
1319324	HPC	straggler-proofing massive-scale distributed matrix multiplication with d-dimensional product codes	2018	-10.797107245033184	14.393568703693076	1319351
1319551	NLP	fault-free maximal submeshes in faulty torus-connected multicomputers	2004	-7.898074968617789	15.101728556192304	1319578
1319569	Crypto	parallelized scalar multiplication on elliptic curves defined over optimal extension field	2007	-9.564059546879193	13.026422991543956	1319596
1319636	EDA	design of an area-efficient hardware filter for embedded system	2016	-8.663607487098883	13.642517247298189	1319663
1319685	EDA	acma: accuracy-configurable multiplier architecture for error-resilient system-on-chip	2013	-7.331099522283112	13.451691414621624	1319712
1319738	EDA	synthesis of multiple-valued decision diagrams using current-mode cmos circuits	1999	-7.37623471863558	12.277945771552876	1319765
1319895	HPC	a cost-optimal parallel tridiagonal system solver	1990	-9.925029856305523	11.34841324604019	1319922
1319932	Theory	more on combinatorial batch codes	2008	-11.03926566164794	12.855997516310206	1319959
1319991	Crypto	an analysis of efficient formulas for elliptic curve point addition over binary extension fields	2011	-10.312424574586533	12.671837843336627	1320018
1320269	Robotics	computer engineering and technology	2010	-9.368096417254572	13.983534298562816	1320296
1320374	HPC	parallelizing a coarse grain graph search problem based upon ldpc codes on a supercomputer	2011	-10.848435349758669	14.581162070437525	1320401
1320534	Crypto	bit-level systolic implementation of discrete orthogonal transforms	2001	-9.106291726257293	13.178857594884136	1320561
1320540	Visualization	a pipeline fast fourier transform	1970	-9.2926392791186	13.137987084081347	1320567
1320950	Theory	on batcher's merge sorts as parallel sorting algorithms	1998	-10.109938305685104	11.467051215657847	1320977
1321498	Arch	a study of digital decoders in flash analog-to-digital converters	2004	-9.061660220407267	14.246699323960122	1321525
1321673	Embedded	on residue number system decoding	1986	-9.419812679575662	12.754263127864132	1321700
1321879	EDA	expansion of sliding window method for finding shorter addition/subtraction-chains	2006	-9.651979675888152	12.785924203911419	1321906
1321937	DB	large processors are good in vlsi chips	1984	-8.92843954785825	12.155862541029926	1321964
1322090	HPC	acoco: adaptive coding for approximate computing on faulty memories	2015	-10.533359680278194	14.664555559952445	1322117
1322114	Arch	comparison of parallelized radix-2 and radix-4 scalable montgomery multipliers	2013	-8.178197237568993	14.087478429100571	1322141
1322130	EDA	multi-bit carry chains for high-performance reconfigurable fabrics	2006	-8.403324941702135	13.688056144993215	1322157
1322334	Arch	design of new dsp instructions and their hardware architecture for high-speed fft	2003	-8.113404744478611	13.933417574904794	1322361
1322886	EDA	n-port arithmetic unit for dsp	1982	-8.62340579349867	13.385307654703679	1322913
1322981	EDA	orca a sea-of-gates place and route system	1989	-7.262209684863413	11.715430406337555	1323008
1323021	Vision	modular architectures for adaptive multichannel lattice algorithms	1983	-8.980903505541958	13.049466696512056	1323048
1323429	Arch	compiler auto-vectorization of matrix multiplication modulo small primes	2017	-7.681622417070142	14.627004541807061	1323456
1323640	EDA	a 480 mbps mb-ofdm-based uwb baseband inner transceiver	2008	-9.95804820484878	15.060996467438109	1323667
1323982	Robotics	adaptive dictionary sharing method for re-pair algorithm	2014	-8.891280155212993	11.352245325949493	1324009
1324190	Arch	a novel fpga implementation of mirror-paradigm rs-based qc-ldpc decoder for nvm channels	2012	-10.854659377216334	14.403885729695736	1324217
1324786	Crypto	some remarks on primality proving and elliptic curves	2014	-10.342386826126061	11.537460264577913	1324813
1325302	EDA	transistor representation of a low-power reversible 32-bit comparator	2013	-7.564807066984695	12.980695612206215	1325329
1325425	Logic	an analysis of floating-point addition	1965	-8.913255564154918	12.724066466595195	1325452
1326003	DB	fundamental limits of database alignment	2018	-10.046875899925313	11.597444970992449	1326030
1326329	Arch	bidec - a binary-to-decimal or decimal-to-binary converter	1958	-9.0293040346394	12.422584651799845	1326356
1326490	Vision	constant geometry fast fourier transforms on array processors	1993	-9.383886111675439	12.446279187997	1326517
1326667	EDA	low-energy digital filter design based on controlled timing error acceptance	2013	-8.468439490649589	14.151511674433884	1326694
1326814	EDA	self-timed carry-lookahead adders	2000	-8.114283734365783	13.642263420138304	1326841
1326940	EDA	on two-step routing for fpgas	1997	-7.3063649828824815	11.44583942250152	1326967
1327043	Arch	power efficient approximate booth multiplier	2018	-8.400307261458755	13.652059226186841	1327070
1327787	OS	low bandwidth repair of the rs(10,4) reed-solomon code	2017	-10.894669217142537	14.431085277378536	1327814
1328237	EDA	feasibility of fixed-point transversal adaptive filters in fpga devices with embedded dsp blocks	2003	-9.029356976039198	13.759884986976562	1328264
1329237	Vision	survivor memory reduction in the viterbi algorithm	2005	-10.467528634146428	14.360523776439464	1329264
1329480	EDA	area&#8212;time optimal vlsi circuits for convolution	1983	-8.651137440297864	13.00615285866946	1329507
1329579	EDA	single step current driven routing of multiterminal signal nets for analog applications	2000	-7.726414364444735	11.381412034444564	1329606
1329940	EDA	t-count and qubit optimized quantum circuit design of the non-restoring square root algorithm	2018	-8.10475830753462	13.05142082312867	1329967
1330011	Arch	a sub-word-parallel galois field multiply-accumulate unit for digital signal processors	2005	-9.098695375924702	14.248935637508106	1330038
1330146	Crypto	a new reconfigurable-oriented method for canonical basis multiplication over a class of finite fields gf(2m)	2003	-9.360681106245494	12.937676858756369	1330173
1330673	Vision	a horadam-based pseudo-random number generator	2014	-10.901113301838718	12.742145364718885	1330700
1330845	EDA	design of power and area efficient approximate multipliers	2017	-8.124287431572187	13.69519344601953	1330872
1330900	Metrics	exact worst case tcam rule expansion	2013	-9.292845874270046	11.561343079581905	1330927
1331313	Theory	on the inclusion of prime factors to calculate the theoretical lower bounds in multiplierless single constant multiplications	2014	-9.117856616958965	12.826610999757335	1331340
1331369	Robotics	hardware design of japanese hand sign recognition system	2008	-8.956514106992074	12.934672244380733	1331396
1331423	Theory	a parallel algorithm for finding crossing numbers of channel routing (abstract and references only)	1991	-8.01794596930154	11.466730464752505	1331450
1331589	Vision	joint sparse form of window three for koblitz curve	2006	-10.421283913199279	12.78143520216788	1331616
1331701	Crypto	constructing normal bases in finite fields	1990	-10.560492981355656	12.5450628320211	1331728
1331769	Logic	design of residue generators with cla/compressor trees and multi-bit eac	2017	-8.689436490088951	13.272738348856715	1331796
1332006	Theory	numerical analysis of elias's and peres's deterministic extractors	2017	-10.97574085298343	13.111845338164382	1332033
1332104	DB	a space efficient direct access data structure	2016	-9.000493491013122	11.416719949692071	1332131
1332161	Theory	a simple implementation of dijkstra's shortest path algorithm on associative parallel processors	2000	-10.13104439223477	11.799811656545794	1332188
1332205	Visualization	a fully parallel mixed-radix conversion algorithm for residue number applications	1983	-8.824521197290219	13.687309581879187	1332232
1332657	Metrics	algorithms and data structures for fast and good vlsi routing	2012	-7.581426079436835	11.398134365245891	1332684
1332713	EDA	"""comments on """"fast architecture for decimal digit multiplication"""""""	2016	-8.880172263405148	12.677099290387261	1332740
1332756	DB	optimal routing by the intermediate model — joining the pipe and hose models —	2009	-8.185154000857016	14.858773860167975	1332783
1332838	ECom	fpga accelerated multipliers over binary composite fields constructed via low hamming weight irreducible polynomials	2008	-8.981784885293912	13.527771056729142	1332865
1333148	EDA	gusto: an automatic generation and optimization tool for matrix inversion architectures	2010	-9.32990463997978	14.953769929449575	1333175
1333150	EDA	design and implementation of a low-latency, high-throughput sorted qr decomposition circuit for mimo communications	2016	-9.44677958806408	14.646996212927165	1333177
1333592	Robotics	a low power vlsi architecture of sova-based turbo-code decoder using scarce state transition scheme	2000	-10.2022097128374	14.75935142849992	1333619
1333744	NLP	an asynchronous viterbi decoder for low-power applications	2003	-7.420162450346166	13.718795546686005	1333771
1333827	Crypto	a one way function based on ideal arithmetic in number fields	1997	-10.296158884174245	11.415088160520662	1333854
1333881	EDA	one-sided net untangling with internal detours for bus routing	2017	-7.966455489853712	11.323635684050915	1333908
1333935	EDA	a novel reversible tsg gate and its application for designing reversible carry look-ahead and other adder architectures	2005	-7.513524897185747	12.556584734763756	1333962
1334165	Arch	a multi-path high speed viterbi decoder	2003	-10.317077066943526	14.64301354165307	1334192
1334202	Theory	floating point fast fourier transform computation using double precision floating point accumulators	1977	-9.115302238765995	13.06225507031472	1334229
1334245	Theory	square-root algorithms for high-speed digital circuits	1983	-9.188187155185926	12.981625536875448	1334272
1334457	EDA	hardware efficient and low-latency ca-scl decoder based on distributed sorting	2016	-10.150732795528619	14.737121789373903	1334484
1335002	HPC	an efficient partial sums generator for constituent code based successive cancellation decoding of polar codes.	2016	-10.568350919077236	14.708597970240035	1335029
1335475	Theory	framework and algorithms for collaborative compression	2008	-9.206526295739067	11.582738070393455	1335502
1335560	NLP	parallel saturating fractional arithmetic units	1999	-8.734903586506933	13.223070762016887	1335587
1335759	Theory	fast parallel gcd algorithm of many integers	2013	-10.196235130720801	11.498088718863807	1335786
1335766	Arch	incomplete block design codes for ultra high speed computer applications	1972	-11.049058015666688	14.095549446849413	1335793
1335913	Vision	efficient montgomery-based semi-systolic multiplier for even-type gnb of gf(2^m)	2012	-8.798226354127124	13.698936848259445	1335940
1335922	Arch	encoder architecture with throughput over 10 gbit/sec for quasi-cyclic ldpc codes	2006	-10.152799279642466	14.661782776719365	1335949
1336169	HPC	parallel ldpc decoding on a gpu using opencl and global memory for accelerators	2015	-10.057198270228556	14.891108608879568	1336196
1336293	Robotics	a bch decoding architecture with mixed parallelization degrees for flash controller applications	2013	-9.959259616944724	14.567596996707318	1336320
1336332	Vision	efficient standard basis reed-solomon encoder	1996	-10.492973239522511	14.308464193748806	1336359
1336380	Crypto	convolutional block codes with cryptographic properties over the semi-direct product ℤ/nℤ ⋊ ℤ/mℤ	2016	-11.011314428250893	13.045051761712168	1336407
1336426	EDA	an efficient tile-based eco router using routing graph reduction and enhanced global routing flow	2007	-7.4910420630574155	11.627111039284394	1336453
1337175	Arch	a novel fir filter architecture for efficient signal boundary handling on xilinx virtex fpgas	2003	-8.820359691081437	13.569661842546227	1337202
1337292	EDA	approximate quaternary addition with the fast carry chains of fpgas	2018	-8.520821376963196	13.251090184009405	1337319
1337358	Embedded	coding approaches to fault tolerance in dynamic systems	1999	-7.786369165066702	14.750257677522953	1337385
1337397	Theory	a polynomial time algorithm for reconfiguring multiple-track models	1993	-10.689577826963294	11.449160342479464	1337424
1337708	NLP	morphological compression of arabic text	1990	-8.966499336867342	11.397826005963426	1337735
1338369	Visualization	on the generalized binary system	1982	-9.367857618869262	12.533261757252701	1338396
1338534	EDA	on the addition of an input buffer to an iterative decoder for ldpc codes	2007	-10.194070261509497	15.026523428344088	1338561
1339116	Arch	a flexible dsp architecture for mimo sphere decoding	2009	-10.024148124510257	15.037749206756608	1339143
1339135	EDA	generating multiple correlated probabilities for mux-based stochastic computing architecture	2014	-7.813076561374012	12.888062915920287	1339162
1339164	Crypto	an improved method of multiplication on certain elliptic curves	2002	-10.124156327537502	12.64514862067802	1339191
1339202	Arch	the y-architecture: yet another on-chip interconnect solution	2003	-7.798839885631443	11.675371345686214	1339229
1339234	OS	the implementation of information and communication technologies with the use of modular codes	2017	-9.525265398322745	13.154455801523321	1339261
1339403	EDA	novel programmable fir filter based on higher radix recoding for low-power and high-performance applications	2007	-8.743663506500999	13.847284583051483	1339430
1339455	Arch	a triple port ram based low power commutator architecture for a pipelined fft processor	2003	-8.043674141649957	13.876531846855444	1339482
1339523	Theory	generation and properties of new fastest linearly independent transforms over gf(2) with reordering	2005	-10.011840703713103	12.5933521131399	1339550
1340074	DB	measuring the accuracy of rom reciprocal tables	1994	-9.461707625057896	12.359303632246279	1340101
1340106	Metrics	a parallel irrwbf ldpc decoder based on stream-based processor	2012	-10.246586283455397	14.635549439831285	1340133
1340246	EDA	fast mask assignment using positive semidefinite relaxation in lelecut triple patterning lithography	2015	-7.601613742857205	11.345230272050904	1340273
1340336	Arch	parity-based fault detection architecture of s-box for advanced encryption standard	2006	-7.714171509200839	13.646173927731967	1340363
1340681	Vision	new digit-serial systolic arrays for power-sum and division operation in gf(2 m ).	2004	-8.786870652596303	13.347960081174556	1340708
1340962	Arch	a new design for array multiplier with trade off in power and area.	2011	-7.878452966581733	13.672883825334717	1340989
1341401	HPC	further exploring the strength of prediction in the factorization of soft-decision reed–solomon decoding	2007	-10.513003158224722	14.483115875215526	1341428
1341414	Theory	the calcualtion of multiplicative inverses over gf(p) efficiently where p is a mersenne prime	1986	-9.999621271858864	12.547216283506437	1341441
1341473	Arch	hardware architecture of complex k-best mimo decoder	2016	-10.017652155330076	14.875514170532576	1341500
1341676	EDA	design of real-number checksum codes using shared partial computation for ced in linear dsp systems	2002	-8.030893425721883	13.474917945141964	1341703
1341692	EDA	reversible implementation of densely-packed-decimal converter to and from binary-coded-decimal format using in ieee-754r	2006	-7.816341550458492	13.09967432118552	1341719
1342071	Visualization	concurrent error detection in bit-serial normal basis multiplication over ${\rm gf}(2^{m})$ using multiple parity prediction schemes	2010	-8.502088292790777	13.579704773931038	1342098
1342078	Theory	analysis of errors in mixed fast fourier transform algorithms with decimation in frequency for fixed point arithmetic	1982	-9.33779259127053	13.046348519424491	1342105
1342161	Mobile	an fpga based co-design architecture for mimo lattice decoders.	2006	-9.915920486255608	15.004336157501873	1342188
1342381	EDA	implementation and analysis of optimized architectures for rank order filter	2007	-8.533445754760201	13.356555961604927	1342408
1342418	Robotics	asic implementation of area-efficient, high-throughput 2-d iir filter using distributed arithmetic	2018	-8.77204799047811	13.614100036847956	1342445
1342692	EDA	a class of low power error compensation iterative decoders	2011	-9.884551361258808	14.701505087574324	1342719
1342866	Arch	the bel array: asynchronous fine-grained reconfigurable co-processing	2017	-7.788037075700392	14.035970998947885	1342893
1343549	Crypto	on counting and generating curves over small finite fields	2004	-10.890074071792364	12.158364710859054	1343576
1344328	Visualization	remarks on translation by sign modulation	1991	-9.291731746494778	12.982499776304747	1344355
1344530	Theory	optimal diagnosis of heterogeneous systems with random faults	1998	-8.117280610637241	15.087436459675722	1344557
1344648	HPC	an interconnect optimized floorplanning of a scalar product macrocell	2002	-7.798025086553947	13.740217274489744	1344675
1344659	EDA	a highly-scaleable fir using the radix-4 booth algorithm	1998	-8.824230552136353	13.80799794304817	1344686
1345024	NLP	text compression using variable-to fixed-length encodings	1982	-8.968817094765893	11.568413257603547	1345051
1345041	EDA	multiple clock cycle real-time implementation of a system for time-frequency analysis	2004	-9.087222291162892	13.670692763901494	1345068
1345560	Web+IR	dynamic lightweight text compression	2010	-8.915764935847466	11.527287190606673	1345587
1345782	HPC	general self-repairing codes for distributed storage systems	2013	-11.041547425450863	14.604044114077682	1345809
1345815	Theory	elementary number theory and rader's fft	2017	-10.463436768109158	13.064836526025244	1345842
1345899	Mobile	"""comments on """"evaluation of a + b + k conditions without carry propagation"""""""	1994	-8.826067239515924	12.794507190874233	1345926
1345912	Crypto	integer factoring utilizing pc cluster	2006	-9.769509292682944	12.101287668180223	1345939
1345962	EDA	computation sharing multiplier using redundant binary arithmetic	2010	-8.9868246753954	13.447716750365196	1345989
1345968	Arch	quad precision floating point on the ibm z13	2016	-8.538104327481204	13.583315166585814	1345995
1346129	Theory	numerical computation of characteristic polynomials of boolean functions and its applications	1998	-10.399511673418008	11.841363648957756	1346156
1346870	EDA	an efficient montgomery exponentiation algorithm for public-key cryptosystems	2008	-9.365885147598274	13.265760133992226	1346897
1346973	Crypto	high-speed software multiplication in f2m	2000	-8.954757591954706	13.3030180708931	1347000
1347052	Theory	implementing shared memory on mesh-connected computers and on the fat-tree	2001	-10.258016063127467	11.334806731705706	1347079
1347096	Arch	arithmetic for high speed fft implementation	1985	-8.819860024494442	13.82798179022234	1347123
1347206	HPC	computation of numerical algorithms with parametric floating point operators	1997	-9.10448334886383	12.74767742281724	1347233
1347526	Arch	reconfigurations for processor arrays with faulty switches and links	2015	-7.262300761447	11.8484867684044	1347553
1348083	EDA	net-based force-directed macrocell placement for wirelength optimization	2002	-7.328292787379615	11.649382778758321	1348110
1348141	Arch	a 128/256-point pipeline fft/ifft processor for mimo ofdm system ieee 802.16e	2010	-9.759066225759646	14.826888953028002	1348168
1348153	EDA	a new full adder cell for low-power applications	1998	-7.2463676467551625	13.704984573652444	1348180
1348602	DB	osnet: a neural network implementation of order statistic filters	1993	-9.111401779646886	12.416164733083189	1348629
1348606	Theory	processor-time tradeoffs in pram simulations	1992	-10.2508586261004	11.362256128606381	1348633
1348707	Theory	hardware implementation of successive-cancellation decoders for polar codes	2012	-10.797140900987179	14.676923931398868	1348734
1348831	EDA	multiple-valued current-mode mos integrated circuits based on dual-rail source-coupled logic	1994	-7.439148741111424	13.555236572160704	1348858
1348838	Theory	generating a power of an operand by a table look-up and a multiplication	1997	-9.356787551825976	12.946764975491824	1348865
1349736	Arch	efficient implementations of 4-bit burst error correction for memories	2018	-9.553761724150117	14.431986169434516	1349763
1349847	Vision	new and improved methods to analyze and compute double-scalar multiplications	2014	-9.822533613002495	12.817249010334745	1349874
1349889	Theory	integer summing algorithms on reconfigurable meshes	1998	-9.446858964811103	12.165377012814634	1349916
1349992	HPC	high-throughput multi-codeword decoder for non-binary ldpc codes on gpu	2018	-10.300133136880232	14.753646015046268	1350019
1350117	ML	multilevel reverse-carry addition: single and dual adders	2002	-8.653967485917367	13.364745245344233	1350144
1350217	Crypto	fast modular reduction for large wordlengths via one linear and one cyclic convolution	2005	-9.439280745905373	13.188004763401144	1350244
1350508	ML	on a constant-time, low-complexity winner-take-all neural network	1995	-9.371127330074891	11.718028605062358	1350535
1350584	EDA	buffer planning as an integral part of floorplanning with consideration of routing congestion	2005	-7.438680265399849	11.557920979811852	1350611
1350592	Embedded	the techniques of the generalized fast fourier transform algorithm	1991	-9.81078857852915	12.866628532670028	1350619
1350647	EDA	fast and energy-efficient digital filters for signal conditioning in low-power microcontrollers	2017	-8.83526274379232	13.84824281420766	1350674
1350657	Theory	squaring algorithms with delayed carry method and efficient parallelization	2014	-9.750422332636573	12.894599232809973	1350684
1351112	Theory	on polynomial approximation of the discrete logarithm and the diffie—hellman mapping	2000	-10.498048816456222	12.019724845270119	1351139
1351996	EDA	new reconfiguration algorithm for degradable vlsi arrays	2006	-7.376883620052749	11.394066993889075	1352023
1352188	EDA	timing-driven x-architecture router among rectangular obstacles	2008	-7.7389257268199305	11.403179465474489	1352215
1352389	Robotics	a novel method for storage architecture of pipeline fft processor	2011	-8.860956638865508	13.071190320744462	1352416
1352551	Web+IR	an enhanced short text compression scheme for smart devices	2010	-8.805297862581329	11.542183814247775	1352578
1352570	Arch	in-memory hamming similarity computation in resistive arrays	2015	-10.726833425081976	13.796876779181133	1352597
1352656	PL	fpga realization of rns to binary signed conversion architecture	2001	-8.700235639410565	13.464803766719205	1352683
1353239	Arch	hardware architecture for list successive cancellation polar decoder	2014	-10.852450941574789	14.812946519542027	1353266
1353378	Theory	further constructions of resilient boolean functions with very high nonlinearity	2002	-11.059756243141578	12.894182073059161	1353405
1354020	Vision	a hardware-oriented algorithm for floating-point function generation	1991	-8.74763263797555	12.840782864757722	1354047
1354183	EDA	on the use of lee-codes for constructing multiple-valued error-correcting decision diagrams	2012	-10.17999369270672	13.48259023221794	1354210
1354341	Arch	a low latency bi-directional serial-parallel multiplier architecture	2000	-8.724488015740759	13.54393259941535	1354368
1354676	Mobile	hardware implementation of novel symbol detection algorithm for 4g lte downlink receiver	2017	-9.881338084946984	14.830098659746001	1354703
1354687	EDA	toeplitz matrix approach for binary field multiplication using quadrinomials	2012	-9.09688684957706	13.436380401541605	1354714
1354921	Logic	double precision floating-point arithmetic on fpgas	2003	-8.476198675308181	13.160358658651084	1354948
1354939	Arch	high-throughput flexible constraint length viterbi decoders on de bruijn, shuffle-exchange and butterfly connected architectures	2009	-9.862404608003652	14.665936190503814	1354966
1355296	EDA	enhanced low complex double error correction coding with crosstalk avoidance for reliable on-chip interconnection link	2014	-7.5595575881090475	14.309957530890738	1355323
1355430	EDA	electromigration-aware rectilinear steiner tree construction for analog circuits	2008	-7.509363915005766	11.447273171015391	1355457
1355727	Crypto	worst cases for correct rounding of the elementary functions in double precision	2001	-9.464527673114043	12.39094928059645	1355754
1355817	EDA	design and modeling of power efficient, high performance 32-bit alu through advanced hdl synthesis	2010	-7.246694637024794	13.63381559300912	1355844
1355924	Crypto	design of a new parity preserving reversible full adder	2015	-7.4753073819497455	12.820254182519108	1355951
1356245	DB	delaying mismatched field multiplications in pairing computations	2010	-9.543441150411526	12.891344652102905	1356272
1356252	DB	improvements on the accelerated integer gcd algorithm	1997	-10.207369840907996	11.300678813486586	1356279
1356261	Arch	on chip interconnects for multiprocessor turbo decoding architectures	2011	-10.139556837914409	14.880697154010154	1356288
1356312	EDA	time-area efficient multiplier-free recursive filter architectures for fpga implementation	1996	-8.969018967268363	13.630589793464944	1356339
1356342	HPC	random access in nondelimited variable-length record collections for parallel reading with hadoop	2017	-8.701234467795357	11.324387810176745	1356369
1356409	EDA	design of low power, high performance fir filter using modified differential evolution algorithm	2011	-8.904256849873278	13.801061857222832	1356436
1356495	Graphics	improved double angle complex rotation qrd-rls	2011	-9.21002229856925	13.460045149433894	1356522
1356628	HPC	efficient vlsi implementation of soft-input soft-output fixed-complexity sphere decoder	2012	-10.051022324175786	15.066398813113446	1356655
1356698	EDA	designing null convention combinational circuits to fully utilize gate-level pipelining for maximum throughput	2004	-7.249204790470146	13.141089689001445	1356725
1356709	Theory	solving tree problems on a mesh-connected processor array	1985	-10.952294388603034	11.363256073921196	1356736
1356811	Crypto	fastest multi-scalar multiplication based on optimal double-base chains	2012	-9.538674151858238	12.459518122683859	1356838
1356820	EDA	utilization of pipeline technique in aop based multipliers with parallel inputs	2013	-7.425342846260227	12.040678898637864	1356847
1356965	HPC	a memory efficient parallel layered qc-ldpc decoder for cmmb systems	2013	-9.995077531060916	14.661142041012287	1356992
1357592	Arch	dynamic write-level and read-level signal design for mlc nand flash memory	2014	-10.478462310724684	14.694476893285975	1357619
1357633	EDA	circuit area-latency optimization technique for high-precision elementary functions	2006	-8.6183268935677	13.614742627477682	1357660
1357881	ML	idbe - an intelligent dictionary based encoding algorithm for text data compression for high speed data transmission over internet	2006	-8.923095649562342	11.584866551341586	1357908
1358453	EDA	design of approximate fft with bit-width selection algorithms	2018	-8.630439496513992	13.755471398239909	1358480
1358673	Arch	properties of self-timed ring architectures for deadlock-free and consistent configuration reaching maximum throughput	2016	-7.372550342983737	12.014034204682618	1358700
1358753	Arch	synthesizing power and area efficient image processing pipelines on fpgas using customized bit-widths	2018	-8.316342863495334	13.266038825119086	1358780
1358960	Robotics	design of a reusable distributed arithmetic filter and its application to the affine projection algorithm	2009	-9.179771285195088	13.907987422034239	1358987
1359082	HPC	pre-calculated equation-based decoding in failure-tolerant distributed storage	2009	-11.090088027709863	14.550428880254984	1359109
1359487	Theory	fast reduction of ternary quadratic forms	2001	-10.549820191536336	11.52948874506558	1359514
1359565	EDA	minimal delay interconnect design using alphabetic trees	1994	-7.466661451314619	11.359162212521627	1359592
1359689	Crypto	note on the greedy parsing optimality for dictionary-based text compression	2014	-9.588161311911287	11.433739294916471	1359716
1360458	EDA	arctangent architecture for high speed and high precision data	2011	-8.745985015742699	13.318431258145573	1360485
1360645	Embedded	a fast serial-parallel binary multiplier	1985	-8.461039520635756	13.404536305251165	1360672
1360759	Theory	some long-period random number generators using shifts and xors	2006	-10.680759014933301	12.757435219368821	1360786
1360835	EDA	performance-driven analog placement considering boundary constraint	2010	-7.294910634090326	11.707178653813784	1360862
1360948	Arch	low read latency rewriting codes for multi-level 3-d nand flash	2017	-8.397836252723174	14.49670578500535	1360975
1361034	Robotics	design and implementation of phase correlation based motion estimator	2005	-9.200851066671063	13.491943274788813	1361061
1361165	EDA	delay-insensitive multi-ring structures	1993	-7.8565674520688225	12.988555728818293	1361192
1361378	Vision	new vlsi architectures for fast soft-decision threshold decoders	1991	-10.265867947516789	14.803633682358186	1361405
1361383	Theory	optimal parallel algorithms for direct dominance problems	1996	-10.945254111115243	11.366169492563591	1361410
1361386	Crypto	cryptanalysis of clock controlled shift registers	1993	-10.543410099283609	13.068118006395093	1361413
1361448	ML	algorithm 152: nexcom	1963	-8.733497554992455	12.020931995458179	1361475
1361533	Crypto	an efficient procedure to double and add points on an elliptic curve	2002	-10.018703079540726	12.776834374872784	1361560
1361574	Logic	very high radix division with selection by rounding and prescaling	1993	-9.188438299922181	13.094438288519886	1361601
1361641	Theory	novel way to research nonlinear feedback shift register	2013	-11.047788558948259	12.787425493987381	1361668
1361796	EDA	low power satd architecture employing multiple sizes hadamard transforms and adder compressors	2017	-8.283749080156994	13.574625864470429	1361823
1362353	EDA	verilog hdl model based thermometer-to-binary encoder with bubble error correction	2016	-7.805809383532915	13.362895999856319	1362380
1362399	Theory	fast computer algebra	1982	-9.97531083832931	12.050396294424562	1362426
1362444	HPC	high performance parallel turbo decoder with configurable interleaving network for lte application	2016	-10.03068417248651	14.845666509387	1362471
1362636	Arch	on multiple operand addition of signed binary numbers	1978	-9.364528484603381	12.603778350863859	1362663
1362761	Arch	new sec-ded-daec codes for multiple bit upsets mitigation in memory	2011	-9.409072648773677	14.403929266700025	1362788
1363305	EDA	formal design of galois-field arithmetic circuits based on polynomial ring representation	2015	-8.407066918689361	12.855412853500097	1363332
1363515	EDA	on minimizing the number of l-shaped channels in building-block layout [vlsi]	1993	-8.101990934567732	11.343020931711536	1363542
1363654	DB	communication steps for parallel query processing	2017	-11.052060177573523	11.463573443964641	1363681
1363818	Arch	a low complexity algorithm and architecture for systematic encoding of hermitian codes	2007	-10.917925746206008	14.3273535459918	1363845
1363887	EDA	high-throughput low-complexity unified multipliers over $gf(2^{m})$ in dual and triangular bases	2016	-9.093610946740405	13.483692930298224	1363914
1363963	EDA	fishbone: a block-level placement and routing scheme	2003	-7.3569368996347695	11.61573845994117	1363990
1364185	Theory	a fast parallel algorithm for determining all roots of a polynomial with real roots	1986	-10.52157957054388	11.589948260400686	1364212
1364345	DB	derivation of a rotator circuit with homogeneous interconnect	2001	-8.838461989349028	12.513236534353151	1364372
1364460	EDA	rc-aware global routing	2016	-7.408110355030303	11.47728699636112	1364487
1364544	EDA	novel real-time system design for floating-point sub-nyquist multi-coset signal blind reconstruction	2015	-9.501553903038113	13.941178915522757	1364571
1364677	Crypto	synthesis of cryptographic interleaved sequences by means of linear cellular automata	2009	-10.771185208610556	12.881020078143553	1364704
1364892	HPC	gpu accelerated scalable parallel decoding of ldpc codes	2011	-10.161456734625359	14.838855621605447	1364919
1365036	Logic	pseudo-parallel execution of modular computation	1996	-9.214902607594519	12.603876640728332	1365063
1365464	Mobile	an integrated multi-scheme cell search platform for w-cdma applications	2003	-9.930563279426805	15.034693160897802	1365491
1365551	Arch	design of a high-speed reed-solomon decoder	2002	-9.694963565173422	14.50376628293975	1365578
1365659	Logic	ternary fixed polarity linear kronecker transforms and their comparison with ternary reed-muller transform	2005	-10.17583736733317	12.569262959871972	1365686
1365707	Crypto	clock control sequence reconstruction in the ciphertext only attack scenario	2004	-11.042492494732876	13.27058531779984	1365734
1365850	EDA	a study of adaptable co-processors for cyclic redundancy check on an fpga	2012	-9.068046048503009	14.823215969501447	1365877
1366141	EDA	simultaneous assignment of power pads and wires for reliability-driven hierarchical power quad-grids	2008	-7.3495893393770935	11.775052416354857	1366168
1366422	Arch	an efficient radix-2 fast fourier transform processor with ganged butterfly engines on field programmable gate arrays	2011	-8.779058547258899	13.997704737805602	1366449
1366485	ML	a new pipelined adaptive dfe architecture with improved convergence rate	2002	-9.733846246923152	14.05278037917016	1366512
1366731	EDA	transformations of signed-binary number representations for efficient vlsi arithmetic	2003	-9.461425865989609	14.214093187218726	1366758
1367340	Arch	properties and relations of quaternary linearly independent helix transformations	2005	-10.215498563769897	12.509392555347619	1367367
1367357	EDA	design of generic floating point multiplier and adder/subtractor units	2010	-8.590721014103135	13.645188941842669	1367384
1367561	OS	microscopic bit-level wear-leveling for nand flash memory	2013	-10.256796340013345	14.50020908314682	1367588
1367751	Arch	ultra-fine-grain field-programmable vlsi using multiple-valued source-coupled logic	2004	-7.567306546374887	13.654340069484732	1367778
1367910	ML	block-oriented information compression	1975	-9.0711324419249	11.605643406406314	1367937
1368268	EDA	a bicmos dynamic divider circuit using a nonrestoring iterative architecture with carry look ahead for cpu vlsi	1993	-7.384948542913293	13.70376304597723	1368295
1368370	HPC	vlsi array design under constraint of limited i/o bandwidth	1983	-9.009180891515204	13.270656468340185	1368397
1368430	EDA	parr: pin access planning and regular routing for self-aligned double patterning	2015	-7.538105423352258	11.646494654364764	1368457
1368536	Security	on scrambling the burrows-wheeler transform to provide privacy in lossless compression	2012	-8.84922135444267	11.816152010646189	1368563
1368654	EDA	a new performance driven placement method with the elmore delay model for row based vlsis	1995	-7.392783472311767	11.542324174895167	1368681
1368867	EDA	performance-driven interconnect design based on distributed rc delay model	1993	-7.56279121012497	11.406203886682073	1368894
1369065	Web+IR	quantum-inspired huffman coding	2007	-9.145271473120417	11.510662313622227	1369092
1369380	Arch	analysis of the tradeoffs for the implementation of a high-radix logarithm	2002	-8.786181864955704	13.23294421244783	1369407
1369783	Theory	generating permutations on a vlsi suitable linear network	1989	-8.958940749272289	12.164806790011193	1369810
1370024	Theory	an associative version of the prim-dijkstra algorithm and its application to some graph problems	1996	-10.527255740177155	11.837521946964733	1370051
1370219	Embedded	implementing fir filters with distributed arithmetic	1985	-8.88687282166943	13.51074441495742	1370246
1370524	Logic	improvement of barreto-voloch algorithm for computing $r$th roots over finite fields	2011	-10.727868958592744	11.725756701295627	1370551
1370539	Vision	on the inherent space complexity of fast parallel multipliers for gf(2/supm/)	2002	-8.914479893708076	11.44462836287055	1370566
1370618	EDA	design of a low-power quaternary flip-flop based on dynamic differential logic	2006	-7.393860819770982	13.744293487404187	1370645
1370867	Robotics	a maximum pipelined cordic architecture for inverse kinematic position computation	1987	-9.023499059259798	12.637881198633533	1370894
1370924	Vision	elliptic curve gf (p) point multiplier by dual arithmetic cores	2015	-7.4334533339553825	14.88268326128788	1370951
1371022	Theory	algorithms for the problem of k maximum sums and a vlsi algorithm for the k maximum subarrays problem	2004	-9.574371906555925	11.9251952401827	1371049
1371030	Arch	the design of a reconfigurable continuous-flow mixed-radix fft processor	2009	-8.650420465593067	13.812254893571735	1371057
1371042	HPC	partitioning and mapping algorithms into fixed size systolic arrays	1986	-8.75477380123993	12.346761702845287	1371069
1371667	EDA	low power cordic implementation using redundant number representation	1997	-8.444325056068237	13.532548506051072	1371694
1371983	Embedded	a real-time vlsi median filter employing two-dimensional bit-propagating architecture	2004	-8.672714619521027	13.481845100040463	1372010
1372010	EDA	a flexible-weighted nonbinary searching technique for high-speed sar-adcs	2016	-9.811810153080813	14.491086224420895	1372037
1372279	Theory	efficient systolic algorithm for finding bridges in a connected graph	1988	-10.040631628886764	11.903350730951038	1372306
1372313	Vision	backward interpolation architecture for algebraic soft-decision reed–solomon decoding	2009	-10.533712074240947	14.506958606826439	1372340
1372333	HPC	efficient implementations of a class of ± 2b parallel computations on a simd hypercube	1991	-9.821227508790788	11.805339415921686	1372360
1372384	ECom	discovery of multiple-valued bent functions in galois field and reed-muller-fourier domains	2017	-10.490074549496155	12.55244875830534	1372411
1372868	Crypto	high performance ghash function for long messages	2010	-9.811893729393608	12.758462050144074	1372895
1373056	Theory	generalized new mersenne number transforms	2012	-9.454856500841043	12.985828388157447	1373083
1373596	Theory	novel interpolation architecture for low-complexity chase soft-decision decoding of reed-solomon codes	2008	-10.572510147165989	14.451099737944435	1373623
1373778	EDA	efficient mapping of mathematical expressions into dsp blocks	2014	-8.42435316230291	13.555350475894894	1373805
1373798	Vision	2n rns scalers for extended 4-moduli sets	2015	-8.561100247109675	13.814080193853258	1373825
1374101	EDA	high-speed decoder of reed-solomon codes	1993	-10.031774627296134	14.64271273492176	1374128
1374201	Theory	near-optimal multi-version codes	2015	-10.993014919446225	14.811017184879198	1374228
1374218	Arch	a sum error detection scheme for decimal arithmetic	2017	-7.859969707840794	13.285440559672615	1374245
1374393	EDA	spanning graph-based nonrectilinear steiner tree algorithms	2005	-7.773345798320343	11.388998905360522	1374420
1374427	PL	systolic modular multiplication	1990	-9.066628062019431	12.709849051033945	1374454
1374783	EDA	a dual low power and crosstalk immune encoding scheme for system-on-chip buses	2004	-7.308153374571625	13.548964208395104	1374810
1374803	EDA	flip-chip routing with io planning considering practical pad assignment constraints	2018	-7.378630149087563	11.849040495298006	1374830
1374999	EDA	high speed srt divider for intelligent embedded system	2017	-8.265941326575575	13.821699027142218	1375026
1375191	HPC	on design of rotary array communication and wavefront-driven algorithms for solving large-scale band-limited matrix equations	1986	-9.35968222031198	12.809675694934564	1375218
1375309	Theory	an algorithm for constructing a smallest register with non-linear update generating a given binary sequence	2013	-10.712127918604953	13.06905294171429	1375336
1375394	EDA	vlsi design of diminished-one modulo  $2^{n}+1$ adder using circular carry selection	2008	-8.466723551675964	13.834410611385954	1375421
1375712	Theory	perfect algebraic immune functions	2012	-11.089157534111175	12.825388593969677	1375739
1375773	EDA	mapping loop structures onto parametrized hardware pipelines	2014	-8.304693809990063	13.629659795266766	1375800
1375905	ML	less redundant codes for variable size dictionaries	2002	-8.950636328269566	11.459568066136127	1375932
1376105	EDA	fast and accurate computation using stochastic circuits	2014	-7.490713394760911	13.018506040592015	1376132
1376153	Theory	finding maximum matching for bipartite graphs in parallel	1994	-9.585690103992572	11.349571699331815	1376180
1376299	EDA	power efficient inter-module communication for digit-serial dsp architectures in deep-submicron technology	2001	-7.343509276344623	13.607027346157839	1376326
1376382	EDA	a dual-mode hybrid arq scheme for energy efficient on-chip interconnects	2008	-8.70973787752726	14.475230159321015	1376409
1376404	EDA	a novel architecture for elementary-check-node processing in nonbinary ldpc decoders	2017	-9.979849934021825	14.636069063065175	1376431
1376565	Arch	parallel processing via carbon field emission-based controlled switching of regular bijective nano systolic networks, part 1: basics	2016	-7.563874894450421	13.131062157107694	1376592
1376607	Arch	versatile hardware architectures for gf(pm) arithmetic in public key cryptography	2007	-8.46209703892678	14.048381738069024	1376634
1376654	HPC	when less is more — using restricted repetition search in fast compressors	2016	-8.834246810805817	11.32840581275846	1376681
1377188	Theory	"""correction to """"new double-byte error-correcting codes for memory systems"""""""	1999	-10.438836382034324	14.182994478792315	1377215
1377284	EDA	memory size reduction for ldpc layered decoders	2010	-9.868969012351057	14.649813500489365	1377311
1377337	Mobile	energy-efficient ldpc decoders based on error-resiliency	2012	-9.860221176703053	14.773471536092712	1377364
1377356	Crypto	authentication codes that are r -fold secure against spoofing	1994	-10.997361768801888	15.012464097799098	1377383
1377465	EDA	a new approach for high performance and efficient design of cordic processor	2012	-8.529563133351202	13.748710060181885	1377492
1377609	Arch	highly reliable power aware memory design	2007	-8.589533730594894	14.456038796684586	1377636
1377787	Theory	binary paradigm and systolic array implementation for residue arithmetic	1985	-9.179272872348275	13.127903088483107	1377814
1377854	Theory	on the expansion length of triple-base number systems	2013	-10.51335812078668	11.628656604291134	1377881
1378093	EDA	bit-width selection for data-path implementations	1999	-8.306955535229111	12.536393472967115	1378120
1378108	EDA	poster: fpga based implementation of overlapped qc-ldpc decoder with limited resources	2014	-10.302725277994476	14.660444846827913	1378135
1378523	EDA	an interconnect topology optimization by a tree transformation	2000	-7.476771731605651	11.428421487224414	1378550
1378743	Crypto	on decomposition of an nfsr into a cascade connection of two smaller	2014	-10.810144622831805	12.977652620478285	1378770
1378765	Arch	classes of fastest quaternary linearly independent transformations	2005	-10.071148873830943	12.497831939922063	1378792
1378880	EDA	a partial carry-save on-the-fly correction multispeculative multiplier	2016	-8.51783819925293	13.626487386260447	1378907
1379068	Logic	partitioned systolic architecture for modular multiplication in gf(2m)	2000	-9.157952996492149	13.152691321797226	1379095
1379090	Crypto	suitable curves for genus-4 hcc over prime fields: point counting formulae for hyperelliptic curves of type y2=x2k+1+ax	2004	-10.315470224345502	12.614320411752171	1379117
1379343	Theory	improved simulation of stabilizer circuits	2004	-10.782585903748982	12.518115770363949	1379370
1379480	Arch	a throughput-agnostic 11.9–13.6gops/mw multi-signal classification soc for cognitive radios in 40nm cmos	2015	-9.744922337508617	15.079557269098075	1379507
1379707	EDA	nutcracker: an efficient and intelligent channel spacer	1987	-7.654058019624699	11.313197139925098	1379734
1380040	EDA	an algorithm for computing 4^m-point dft based on 4-point dft block	2008	-9.272964780499306	13.08863186184101	1380067
1380869	Embedded	a fast modular inversion fpga implementation over gf(2m) using modified x2n unit	2018	-7.628438536452191	14.716842368931053	1380896
1381030	Logic	a new algorithm for rns magnitude comparison based on new chinese remainder theorem ii	1999	-9.485539771559612	12.927186849206429	1381057
1381214	HPC	fast decoding for ldpc based distributed video coding	2010	-10.547734450748367	14.719375888374064	1381241
1381329	Crypto	choosing and generating parameters for low level pairing implementation on bn curves	2015	-10.113347089432327	12.65388299232982	1381356
1381560	Theory	fast convolutions meet montgomery	2008	-10.043596713542863	12.714947246223188	1381587
1381945	Theory	efficient dynamic embeddings of binary trees into hypercubes	2002	-10.293509266668613	11.732976553631921	1381972
1382167	Arch	a low-power parallel design of discrete wavelet transform using subthreshold voltage technology	2008	-7.9233576445084815	13.970939945774846	1382194
1382273	DB	a multiplier-less fpga core for image algebra neighbourhood operations	2002	-8.613280581841687	13.640922869661901	1382300
1382440	Theory	network complexity of sorting and graph problems and simulating crcw prams by interconnection networks	1988	-10.215578985018263	11.647765552335937	1382467
1382449	EDA	c-testable bit parallel multipliers over gf (2 m )	2008	-7.29340725698291	13.130128056342436	1382476
1382888	HPC	scalable parallel implementation of exact inference in bayesian networks	2006	-10.768566238071491	11.682857605658604	1382915
1383327	Theory	a very low complexity block turbo decoder composed of extended hamming codes	2001	-10.454737977808586	14.858041937753027	1383354
1383468	Arch	a high-speed four-parallel radix-24 fft/ifft processor for uwb applications	2008	-9.568940249198556	14.64628687042623	1383495
1383530	Robotics	the concatenate encoding method for the communication of high-accuracy data acquisition	2012	-11.054903340671194	14.970785367985716	1383557
1383564	Crypto	efficient multiplier architectures for galois fields gf(2 4n)	1998	-8.971206891966432	13.469300090758626	1383591
1383565	EDA	non-concatenated fec codes for ultra-high speed optical transport networks	2011	-10.238382820282485	14.821487923599653	1383592
1383630	EDA	improved decimal floating-point logarithmic converter based on selection by rounding	2012	-8.122232551734903	13.749271479876409	1383657
1383765	EDA	digital frequency synthesizer based on two coprime moduli dds	2006	-8.95653173683926	13.630702295246804	1383792
1383972	Robotics	adaptive beamforming using rns arithmetic	1993	-9.420824098721297	13.38151926745878	1383999
1383978	Robotics	high-accuracy and area-efficient stochastic fir digital filters based on hybrid computation	2017	-8.942129518704663	13.516641006211062	1384005
1384443	Arch	a bi-directional address-event transceiver block for low-latency inter-chip communication in neuromorphic systems	2018	-7.445134748432758	14.382457459561026	1384470
1384621	EDA	a combined circuit for multiplication and inversion in gf(2m)	2008	-8.682418162627686	13.547409795801986	1384648
1384855	Embedded	a scaled dct architecture with the cordic algorithm	2002	-9.343296084309939	13.357061236584412	1384882
1384922	Embedded	a high-speed low-latency digit-serial hybrid adder	2004	-8.377362021888482	13.808265584311155	1384949
1385676	EDA	a low-power systolic array-based adaptive viterbi decoder and its fpga implementation	2003	-9.839996712704018	14.591376226994011	1385703
1385715	Visualization	a split vector-radix algorithm for the 3-d discrete hartley transform	2006	-9.408617593277365	12.962976763234535	1385742
1385973	EDA	switch bound allocation for maximizing routability in timing-driven routing of fpgas	1994	-7.408644022457688	11.577437408326144	1386000
1386102	Arch	hmc-mac: processing-in memory architecture for multiply-accumulate operations with hybrid memory cube	2018	-8.481636328025365	13.84034998817498	1386129
1386270	EDA	wit: optimal wiring topology for electromigration avoidance	2012	-7.322738616464767	11.824819614034148	1386297
1386512	Theory	exploiting storage redundancy to speed up randomized shared memory simulations	1995	-9.467082589835169	11.94867689932334	1386539
1386767	EDA	an area-efficient design of reconfigurable s-box for parallel implementation of block ciphers	2016	-7.426907791148693	14.799246706371887	1386794
1386833	Theory	interesting inner-product scans	2003	-9.316692167801198	12.36938769761034	1386860
1386930	EDA	the design of a high speed asic unit for the hash function sha-256 (384, 512)	2004	-7.364679612035101	14.778912059035141	1386957
1387328	Visualization	on negabinary-binary arithmetic relationships and their hardware reciprocity	1980	-9.187904891384699	12.259290536157721	1387355
1387501	EDA	a fast bit-interleaving rsa cryptosystem based on radix-4 cellular-array modular multiplier	2006	-8.089251047598108	14.320910173415266	1387528
1387669	Crypto	compressed pairings	2004	-10.12673988728999	12.753754013205766	1387696
1387710	Theory	a note on the nature diagnosability of alternating group graphs under the pmc model and mm* model	2018	-8.281811260095452	15.01724151572416	1387737
1387734	EDA	one dimensional cyclic convolution algorithms with minimal multiplicative complexity	2006	-9.822405189278797	12.720646532444329	1387761
1387820	HPC	a parallel adaptive algorithm for moving target detection and its vlsi array realization	1992	-9.203838592345145	13.175441137492864	1387847
1388101	EDA	fpga implementation of linear congruential generator based on block reduction technique	2018	-8.44454418537796	13.293269699301186	1388128
1388140	Robotics	cordic-based mmse-dfe coefficient computation	1999	-10.00065275359009	14.763095767479827	1388167
1388161	HPC	radix-r fft and ifft factorizations for parallel implementation	2008	-9.666577714878928	12.690926740619249	1388188
1388421	Arch	architectures for asic implementations of low-density parity-check convolutional encoders and decoders	2005	-10.113296887957443	14.765537401033232	1388448
1388677	EDA	a digital hardware fast algorithm and fpga-based prototype for a novel 16-point approximate dct for image compression applications	2017	-9.111305853894864	13.645269034779208	1388704
1388743	EDA	architecture for vlsi design of ca based byte error correcting code decoders	1994	-8.933049131914904	14.057150151973145	1388770
1388946	EDA	a digital multistandard reconfigurable fir filter for wireless applications	2007	-9.590467002768726	14.654716058026144	1388973
1389386	Arch	new designs of redundant-binary full adders and its applications	2008	-7.286101711622634	13.171633091613094	1389413
1389436	EDA	an efficient technique for device and interconnect optimization in deep submicron designs	1998	-7.245168793424878	11.36135199215394	1389463
1389893	EDA	bridging the gap between global routing and detailed routing: a practical congestion model	2013	-7.448769354226688	11.531179716278146	1389920
1390001	Arch	vlsi design of systematic odd-weight-column byte error detecting sec-ded codes	1995	-9.77614744161798	13.960176005906739	1390028
1390083	Theory	parallel algorithms for algebraic problems	1984	-10.372024815972248	11.719391045285949	1390110
1390102	Visualization	fast elliptic curve cryptography on fpga	2008	-7.40168183420263	14.878788131525555	1390129
1390855	Arch	an analog (7,5) convolutional decoder in 65 nm cmos for low power wireless applications	2011	-10.011045348132383	14.77711651364038	1390882
1391397	Theory	optimal rotation problems in channel routing	1986	-8.16180227067962	11.322373455113995	1391424
1391432	Crypto	integer decomposition for fast scalar multiplication on elliptic curves	2002	-10.159380877380656	12.599378026496	1391459
1392010	Arch	memory conflict analysis for a multi-standard, reconfigurable turbo decoder	2011	-9.98488903604086	15.001999550147831	1392037
1392017	Metrics	memory optimization of map turbo decoder algorithms	2001	-10.5372235823725	14.814018262200515	1392044
1392226	EDA	synthesis of multi-variable mvl funtions using hybrid mode cmos logic	1994	-7.46759596946341	13.160458891773008	1392253
1392465	Robotics	a theoretical analysis of square versus rectangular component multipliers in recursive multiplication	2016	-8.926750245087186	13.16406146448324	1392492
1392469	EDA	microprocessor-based pcm decommutator	1984	-9.153715965898984	14.64084533107146	1392496
1392670	EDA	fpga implementation and power modelling of the fast walsh transform	2006	-8.859087474263172	13.57578515647343	1392697
1392770	Arch	a new semi-flat architecture for high speed and reduced area cordic chip	2006	-8.304621211131979	13.132380660983415	1392797
1392900	Crypto	a fast software implementation for arithmetic operations in gf(2n)	1996	-9.223441956125797	13.21335131650954	1392927
1393055	EDA	architecture design of a high-performance 32-bit fixed-point dsp	2004	-8.465998698775646	13.948321696281008	1393082
1393076	Graphics	computing floating-point gröbner bases accurately	2010	-9.355884947941604	12.623242608760323	1393103
1393509	Theory	hardware support for interval arithmetic	2006	-9.143293289324694	12.892982285418615	1393536
1394104	Logic	parallel dna arithmetic operation based on n-moduli set	2009	-9.728943985940775	12.777059462209932	1394131
1394228	Crypto	fast, uniform scalar multiplication for genus 2 jacobians with fast kummers	2016	-10.336771939480203	12.643425913082956	1394255
1394239	EDA	fpga implementation of parallel unitary-rotation jacobi evd method based on network-on-chip	2013	-9.168505391743867	13.717356430632131	1394266
1394249	EDA	implementing high-order fir filters in fpgas	2016	-8.876183882207197	13.826388380581957	1394276
1394766	EDA	a structured approach for routing of mcms	1997	-7.232083077486468	11.494164660681534	1394793
1395361	Robotics	3d cordic algorithm based cartesian to spherical coordinate converter	2013	-9.11933783558745	13.457433520848772	1395388
1395415	HPC	tight bounds on the simulation of meshes with dynamically reconfigurable row/column buses by meshes with statically partitioned buses	2006	-9.13998027814132	12.413130163120536	1395442
1395669	EDA	a 3.8gb/s large-scale mimo detector for 3gpp lte-advanced	2014	-10.028232242420119	15.064888097913432	1395696
1395699	Visualization	design criteria for a generator of repeatable non-poisson sequences of pseudorandom pulses	1970	-10.701037656546678	13.175932915427222	1395726
1395732	DB	reduction of look up tables for computation of reciprocal of square roots	2017	-9.31259138103311	13.099797795339258	1395759
1395762	EDA	high-throughput programmable systolic array fft architecture and fpga implementations	2014	-9.533264830225297	14.658080992383061	1395789
1395876	EDA	split radix algorithm for length  $6^{m}$ dft	2013	-9.261707892634057	12.97627493509701	1395903
1395895	EDA	three-operand floating-point adder	2012	-8.377087043836475	13.195903661517171	1395922
1396148	Theory	binary gray codes with long bit runs	2003	-10.76645929726259	11.402416406427738	1396175
1396302	EDA	new optimal layer assignment for bus-oriented escape routing	2011	-7.813346661283008	11.317298691621131	1396329
1396391	NLP	decimal addition and subtraction units using the p-valued decimal signed-digit number representation	1993	-9.1669686813501	12.580685805687914	1396418
1396655	ML	superior guarantees for sequential prediction and lossless compression via alphabet decomposition	2006	-9.553417226999832	11.700869891858009	1396682
1397014	EDA	area optimization of arithmetic units by component sharing for fpgas (abstract only)	2015	-8.508750164608424	13.578131065316411	1397041
1397201	Theory	the random adversary: a lower-bound technique for randomized parallel algorithms	1997	-10.301637763791382	11.74058278987591	1397228
1397266	Mobile	a scalable, multimode svd precoding asic based on the cyclic jacobi method	2016	-9.810133607314423	15.000673376002345	1397293
1397502	Arch	analog sampled data architecture for discrete hartley transform for prime n	2003	-8.886824311544741	13.659171213142464	1397529
1397866	Logic	a generalization of the binary gcd algorithm	1993	-9.368099881592938	12.78624628615751	1397893
1398585	Arch	pipelined architecture for additive range reduction	2008	-9.152828711831477	13.254106760354944	1398612
1399026	EDA	a bdd-based method for lfsr parallelization with application to fast crc encoding	2013	-9.92765940373148	14.030382428164186	1399053
1399078	Arch	high speed and area-efficient multiply accumulate (mac) unit for digital signal prossing applications	2007	-8.140599050705461	13.798066018244779	1399105
1399497	Crypto	permutation and complementary algorithm to generate random sequences for binary logic	2011	-10.803337893283881	12.685452860107665	1399524
1399505	HPC	increasing the speed and saving mulitpliers in block parallel digital filters by a linear transformation	1994	-9.315116473838145	13.129957108374343	1399532
1399683	Theory	parallel algorithms for computing linked list prefix	1989	-10.12154512900432	11.662522587664421	1399710
1399744	Web+IR	indexes for highly repetitive document collections	2011	-8.827909793455731	11.286536701266913	1399771
1399953	EDA	design of parallel ldpc interleaver architecture: a bipartite edge coloring approach	2010	-10.363790696068412	14.669797453987167	1399980
1400043	HPC	high-speed double-precision computation of reciprocal, division, square root and inverse square root	2002	-9.245972641351765	13.134716823102567	1400070
1400179	Robotics	an algorithm for dividing two complex numbers	2016	-9.368467247267123	12.895115768818721	1400206
1400200	EDA	hardware architecture of map algorithm for turbo codes implemented in a fpga	2005	-10.334519443951606	14.8956393085219	1400227
1400440	EDA	hardware efficient fir filter structures from linear program design constraints	1996	-9.309105983925882	14.144035978810775	1400467
1400696	EDA	design of a compact reversible binary coded decimal adder circuit	2006	-7.672818464281223	12.679034716465695	1400723
1401474	EDA	multilevel full-chip routing for the x-based architecture	2005	-7.360736732722428	11.693636121944154	1401501
1401891	Arch	a high performance floating-point special function unit using constrained piecewise quadratic approximation	2008	-8.816991369874312	13.653958400338352	1401918
1401923	HPC	low-complexity digit-serial multiplier over $gf(2^{m})$ based on efficient toeplitz block toeplitz matrix–vector product decomposition	2017	-9.26749380237625	13.0016943304302	1401950
1402182	Mobile	a hardware-efficient algorithm for real-time computation of zadoff-chu sequences	2013	-9.971892869701874	14.580104344944433	1402209
1402206	Robotics	a lossless ecg data compression technique using ascii character encoding	2011	-9.079232161687028	11.578534117282484	1402233
1402289	Crypto	solving the fcsr synthesis problem for multi-sequences by lattice basis reduction	2018	-10.930783113124523	12.568026292610805	1402316
1402427	HPC	fast multiplier schemes using large parallel counters and shift switches	1997	-8.23107811973345	13.08110332105785	1402454
1402431	Theory	improved fault-tolerant sorting algorithm in hypercubes	2001	-10.912120532501929	12.200637983914735	1402458
1402679	EDA	partitioning-based approach to fast on-chip decoupling capacitor budgeting and minimization	2006	-7.2951290455843045	11.80594653206163	1402706
1402872	Arch	a technique for modular design of self-checking carry-select adder	2005	-7.274512856701152	13.147691390198135	1402899
1403142	Vision	reduced complexity implementation of passband adaptive equalizers	1984	-9.751830001350811	14.686491718585774	1403169
1403399	HPC	real-time generation of bit-wise parallel representations of over-sampled prn codes	2006	-10.584900039625325	14.478738490095123	1403426
1403517	Vision	a novel construction method for n-dimensional hilbert space-filling curves	2010	-9.92967751855575	12.378904258072955	1403544
1403566	Arch	two-level pipelined systolic arrays for matrix-vector multiplication	1998	-8.906950036809098	13.271947708993833	1403593
1403654	HPC	high-performance floating point divide	2001	-8.990364627883416	13.437578480969307	1403681
1403794	EDA	a low power programmable fir filter using sharing multiplication technique	2012	-8.035191019422172	13.92936455852246	1403821
1403965	ML	distributed perfect hashing for very large key sets	2008	-8.740227299439333	11.40228003975134	1403992
1404090	DB	implementing efficient updates in compressed big text databases	2013	-8.937230915242226	11.36459064672147	1404117
1404234	NLP	unit route upper bound for string-matching on hypercube	1994	-9.924047688331127	11.690725006098196	1404261
1404388	Arch	low power and compact mixed-mode signal processing hardware using spin-neurons	2013	-8.483095002245019	14.205444457446164	1404415
1404570	Theory	a parallel algorithm for tree pattern matching	1993	-10.895915142792692	11.337971080620667	1404597
1404651	EDA	multi-valued flip-flop with neuron-cmos nmin circuits	2002	-7.456650266226139	13.128382669416848	1404678
1404796	Theory	the fast m-transform: a fast computation of cross-correlations with binary m-sequences	1991	-10.589712565901628	12.691401909699524	1404823
1404797	Theory	an o(n^1+epsilon log b) algorithm for the complex roots problem	1994	-10.392643193043488	11.782974970558211	1404824
1405273	EDA	fast dual-vdd buffering based on interconnect prediction and sampling	2007	-7.281096550092387	11.560951189774931	1405300
1405514	EDA	a systolic array based architecture for implementing multivariate polynomial interpolation tasks	2009	-9.196492403856055	12.985167254147902	1405541
1405596	HPC	power and area-efficient unified computation of vector and elementary functions for handheld 3d graphics systems	2008	-8.599786436236409	13.852883254214206	1405623
1405646	EDA	reduced complexity analogue-to-residue conversion employing folding number system	2010	-8.905096304467394	13.429668213391983	1405673
1405657	EDA	single bit full adder design using 8 transistors with novel 3 transistors xnor gate	2012	-7.478787070759866	13.593305876907086	1405684
1406040	EDA	improving ldpc performance via asymmetric sensing level placement on flash memory	2017	-9.067028685670172	14.652039011875265	1406067
1406244	Crypto	summation polynomials and the discrete logarithm problem on elliptic curves	2004	-10.399349859288373	11.406214227683973	1406271
1406517	HCI	further ideal multipartite access structures from integer polymatroids	2015	-10.777110956472633	13.927274281781713	1406544
1406643	Theory	tagged up/down sorter - a hardware priority queue	1995	-8.633632896225144	11.929736608999699	1406670
1407041	EDA	fault tolerant design for low power hierarchical search motion estimation algorithms	2011	-7.363026683466093	13.714738833715849	1407068
1407625	PL	the effect of flexible parsing for dynamic dictionary-based data compression	2001	-8.966691823299426	11.384369339116708	1407652
1407644	EDA	forward and reverse converters and moduli set selection in signed-digit residue number systems	2009	-8.314728148445404	13.909919643188198	1407671
1407810	Theory	on the problem of computational time and complexity of arithmetic functions	1969	-8.739077076538784	12.685735541655092	1407837
1407988	Theory	optimal trade-offs between size and slowdown for universal parallel networks	1995	-10.129622705803143	11.339867784680074	1408015
1408089	EDA	interconnect layout optimization under higher order rlc model formcm designs	2001	-7.481203269630711	11.626712782117725	1408116
1408121	EDA	a low power jpeg2000 encoder with iterative and fault tolerant error concealment	2009	-9.270096150190412	14.437386380488224	1408148
1408523	Theory	bsp/cgm algorithms for maximum subsequence and maximum subarray	2004	-10.363926781524937	11.572526787947414	1408550
1408769	Theory	parallel load balancing for problems with good bisectors	2000	-11.084726290994556	11.674890124184687	1408796
1408858	Theory	area-time lower-bound techniques with applications to sorting	1986	-8.439987077092086	11.550073933775414	1408885
1408890	Arch	digit-serial ab2 systolic array for division in gf(2m)	2004	-8.560612061824857	13.816814411357765	1408917
1409079	EDA	the serial commutator fft	2016	-8.986993760814773	13.42245665904459	1409106
1409231	EDA	data extraction using preprocessing compression based on lzw to improve db performance	2011	-8.781234820275133	11.563100622931216	1409258
1409263	EDA	scheme for reducing the storage requirements of fft twiddle factors on fpgas	2007	-8.706109274998951	13.740218263562827	1409290
1409500	EDA	post routing performance optimization via tapered link insertion and wiresizing	1995	-7.330815384423988	11.672821242266409	1409527
1409711	Logic	a characteristic set method for solving boolean equations and applications in cryptanalysis of stream ciphers	2008	-10.617328294967855	12.540169749777556	1409738
1409796	Theory	linear binary shift register circuits utilizing a minimum number of mod-2 adders	1965	-10.455142864786168	12.82978603389426	1409823
1409909	Theory	realizations of parallel and multibit-parallel shift register generators	1997	-10.325604142454953	13.054716387942443	1409936
1410193	Crypto	hiji-bij-bij: a new stream cipher with a self-synchronizing mode of operation	2003	-10.700529937182127	13.039982679739234	1410220
1410350	Vision	statistical distinguishers for irregularly decimated linear recurring sequences	2006	-10.888208490149061	13.187732979845268	1410377
1411108	Robotics	high speed modular divider based on gcd algorithm	2007	-8.716529361652283	13.664369445605304	1411135
1411196	EDA	embedded multicore architectures for ldpc decoding	2010	-10.014553300220339	14.873526795299954	1411223
1412119	EDA	a low power zero-overhead self-timed division and square root unit combining a single-rail static circuit with a dual-rail dynamic circuit	1997	-7.712559101613115	13.659840763287892	1412146
1412440	Security	on-line fault monitoring	1998	-10.033553730534699	14.09621068236772	1412467
1412658	NLP	improved pollard rho method for computing discrete logarithms over finite extension fields	2012	-10.171980893368753	12.590530605504403	1412685
1413020	Arch	a complex-number multiplier using radix-4 digits	1995	-8.925755801590253	13.329408077312673	1413047
1413126	Arch	efficient bit-channel reliability computation for multi-mode polar code encoders and decoders	2017	-10.50144125225726	14.774794038241074	1413153
1413354	ML	on-line error detection in a carry-free adder	2002	-8.798125919514982	12.863533599212573	1413381
1413435	EDA	decimal adders/subtractors in fpga: efficient 6-input lut implementations	2009	-8.376867607461126	13.464019426002586	1413462
1413481	Theory	constructing arbitrary steane code single logical qubit fault-tolerant gates	2011	-11.022290195797266	13.948033732672634	1413508
1413565	EDA	efficient gröbner basis reductions for formal verification of galois field arithmetic circuits	2013	-7.986397634772817	13.038477667773966	1413592
1413567	Crypto	low complexity multiplication in a finite field using ring representation	2003	-9.13138372927872	13.419658479211812	1413594
1413740	Crypto	efficient hardware algorithms for n choose k counters	2006	-8.383190657451461	13.412938800665765	1413767
1413755	EDA	fast parallel-prefix architectures for modulo 2n-1 addition with a single representation of zero	2007	-8.703753703233755	13.355150158013876	1413782
1414043	PL	optimal parallel generation of a computation tree form	1985	-9.431366029387334	11.42504529850888	1414070
1414188	Arch	high-speed interfaces for analog, iterative vlsi decoders	1999	-9.720323795405806	14.636734882022063	1414215
1414289	Arch	towards the post-ultimate libm	2005	-9.437456980456867	12.299731871778365	1414316
1414638	EDA	a novel optimal single constant multiplication algorithm	2010	-8.701803648625873	13.047970976227793	1414665
1414713	Theory	faster deterministic integer factorization	2014	-10.404008409234946	11.350183638679708	1414740
1414779	Crypto	compositions of linear functions and applications to hashing	2015	-10.966190847721442	12.676470311409847	1414806
1414812	HPC	improving compression via substring enumeration by explicit phase awareness	2014	-9.170342161997686	11.43533021039875	1414839
1414927	Theory	a heuristic for constructing a rectilinear steiner tree by reusing routing resources over obstacles	2016	-7.5620570742494895	11.564570553876516	1414954
1415485	Theory	a new approach to constructing optimal prefix circuits with small depth	2002	-8.651698455310381	12.079687068000307	1415512
1415538	EDA	improved vlsi design for decoding concatenated codes comprising an irreducible cyclic code and a reed-solomon code	1995	-10.221743473448008	14.43122485538944	1415565
1415845	Arch	efficient architecture for exponentiation and division in gf(2m) using irreducible aop	2003	-8.70655422040404	13.769314311118656	1415872
1416039	Arch	implementation of a highly-parallel soft-output mimo detector with fast node enumeration	2013	-10.030055376918787	15.02302735663862	1416066
1416150	Arch	multiplierless reconfigurable processing element for mixed radix-2/3/4/5 ffts	2017	-8.925406672157136	13.547461313225385	1416177
1416637	Theory	fast radix-2 algorithm for the discrete hartley transform of type ii	2011	-9.6232322585027	12.96747689065104	1416664
1417515	Embedded	a high-speed reed-solomon decoder for correction of both errors and erasures	2006	-9.643306445546235	14.2752774938173	1417542
1417699	HPC	parallel generation of permutations on systolic arrays	1990	-9.237165318566918	11.920062289283084	1417726
1417742	HPC	multiple parallel branch with folding architecture for multichannel filtered-x least mean square algorithm	2017	-9.437357729606775	14.176824002177195	1417769
1417867	EDA	lego-based vlsi design and implementation of polar codes encoder architecture with radix-2 processing engines	2016	-9.947434176904073	14.950706062884038	1417894
1417904	Arch	sequential & parallel algorithms for big-integer numbers subtraction	2010	-8.795232384529038	13.015256836438015	1417931
1418443	HPC	a parallel three phase sorting procedure for a k-dimensional hypercube and a transputer implementation	1992	-9.401583263265136	11.908528428598744	1418470
1418545	EDA	asymmetric large size multiplication using embedded blocks with efficient compression technique in fpgas	2011	-8.262894282392235	13.995819509636727	1418572
1418964	Logic	worst cases of a periodic function for large arguments	2007	-9.76723311465477	12.449177142963068	1418991
1419001	EDA	two-parallel reed-solomon based fec architecture for optical communications	2008	-9.901244040564674	14.96467698308306	1419028
1419003	Arch	a low-complexity composite qr decomposition architecture for mimo detector	2014	-9.778677739224774	14.725974070321048	1419030
1419163	Theory	tighter fourier transform lower bounds	2015	-10.172626794820511	11.965089690047765	1419190
1419262	Arch	vedic divider: novel architecture (asic) for high speed vlsi applications	2011	-8.098611998089735	13.661920515774788	1419289
1419378	EDA	architectures for fast modular multiplication	2011	-9.166549358269194	13.257618705212135	1419405
1420210	Theory	efficient arithmetic error rate calculus for visibility reduced approximate adders	2018	-8.96735781371124	12.5821977962645	1420237
1420356	Crypto	hardware complexities of low-complexity chase reed solomon decoders and comparisons	2012	-10.863029816141982	14.712286071949295	1420383
1420499	Arch	a new approach to pipeline fft processor	1996	-9.138864134038759	13.270355609050455	1420526
1421339	NLP	an impulse c application in the ldpc decoding algorithm	2010	-10.245755534810053	14.734419271786466	1421366
1421637	Theory	optimal and load balanced mapping of parallel priority queues in hypercubes	1996	-9.917528519140069	11.638609263244842	1421664
1422224	HPC	adaptive complexity mimo turbo receiver applying turbo demodulation	2012	-10.493893399708224	15.09464971540484	1422251
1422592	DB	scalable interconnection networks for partial column array processor architectures	2000	-9.211715834677598	12.91608288955385	1422619
1422858	Vision	synthesis of fast multiplication algorithms for arbitrary tensors	2016	-9.140816463694245	12.79076924222433	1422885
1423024	HPC	an efficient mean field annealing formulation for mapping unstructured domains to hypercubes	1995	-10.548958311859348	11.777830474125766	1423051
1423087	Visualization	comparison between binary and decimal floating-point numbers	2016	-9.376695874168618	12.646564560359005	1423114
1423225	Robotics	a fixed-point natural logarithm approximation hardware design using taylor series	2018	-9.045550437030082	13.164554915628846	1423252
1423394	EDA	tap delay-and-accumulate cost aware coefficient synthesis algorithm for the design of area-power efficient fir filters	2018	-8.568858991526737	13.480224465881234	1423421
1423567	EDA	a new floorplan simultaneously placing blocks over two logic layers for sea-of-gate gate arrays	1993	-7.472295073465607	11.441000645230341	1423594
1423846	DB	optimizing equijoin queries in distributed databases where relations are hash partitioned	1991	-9.571133139492757	11.306599466996296	1423873
1424122	EDA	2pcdal: two-phase clocking dual-rail adiabatic logic	2012	-7.374400788581737	13.679891118162887	1424149
1424187	Logic	an improved approach for the synthesis of boolean functions using memristor based imply and inverse-imply gates	2016	-7.236864136720781	13.03398912085487	1424214
1424189	Arch	low delay-power product current-mode multiple valued logic for delay-insensitive data transfer mechanism	2005	-7.5133024979539025	13.92332157300675	1424216
1424435	EDA	efficient fpga implementation of equalizer for finite interval constant modulus algorithm	2006	-9.27721792700332	13.64890851002919	1424462
1424621	EDA	a re-router for optimizing wire length in two-and four-layer no-dogleg channel routing	2014	-7.639565752590437	11.63821243869642	1424648
1424925	EDA	a linear time optimal via assignment algorithm for three-dimensional channel routing	1991	-8.1014446838826	11.33274611293689	1424952
1425111	Theory	an order preserving finite binary encoding of the rationals	1983	-10.196948995383927	12.644155934858803	1425138
1425402	EDA	high-radix logarithm with selection by rounding: algorithm and implementation	2005	-8.726354544699696	13.515799533967568	1425429
1425540	Theory	fast addition of large integers	1992	-10.296613593716787	11.31588706116041	1425567
1426328	Vision	vlsi architecture for bit parallel systolic multipliers for special class of gf(2 m )using dual bases	2012	-8.672339194513212	13.652632986662207	1426355
1426404	EDA	embedding polynomial time memory mapping and routing algorithms on-chip to design configurable decoder architectures	2014	-10.023659040303949	14.513001349366126	1426431
1427086	OS	parallelized radix-4 scalable montgomery multipliers	2007	-7.248035042487984	15.088991385308413	1427113
1427272	Crypto	constructing low-weight $d$ th-order correlation-immune boolean functions through the fourier-hadamard transform	2018	-11.06098765751064	12.861486868916705	1427299
1427548	EDA	a methodology for rapid prototyping peak-constrained least-squares bit-serial finite impulse response filters in fpgas	2003	-8.922955347274128	13.800878058316426	1427575
1427607	HPC	design and fpga implementation of a reconfigurable 1024-channel channelization architecture for sdr application	2016	-8.98398040170479	13.969294352183224	1427634
1427693	Robotics	a complex arithmetic digital signal processor using cordic rotators	1995	-8.792970813911495	13.629856263101797	1427720
1427750	Theory	fast lll-type lattice reduction	2006	-10.586072172689732	11.625041661374887	1427777
1427837	EDA	spatially-aware adaptive error correcting codes for flash memory	2011	-10.362045079784707	14.326947050194054	1427864
1427839	Crypto	finite fields and applications	2004	-11.080916501721434	12.860017991711985	1427866
1427962	EDA	mp-trees: a packing-based macro placement algorithm for modern mixed-size designs	2008	-7.2938636799153675	11.693083122525639	1427989
1428262	EDA	dynamic partial reconfigurable fir filter design	2006	-8.798148373957911	13.965158102144391	1428289
1428813	Robotics	a systolic architecture for high speed hypergraph partitioning using a genetic algorithm	1993	-8.791917722866511	12.106644207672774	1428840
1429020	Embedded	analysis of fast radix-10 digit recurrence algorithms for fixed-point and floating-point dividers on fpgas	2013	-8.841165489835365	13.45335480078902	1429047
1429022	Theory	efficient and portable 32-bit random variate generators	1986	-9.675107459428867	12.67038411691517	1429049
1429028	EDA	design and implementation of flexible and reconfigurable sdf-based fft chip architecture with changeable-radix processing elements	2018	-9.153572211904656	14.463455769648665	1429055
1429058	Logic	a systematic approach to the design of structures for arithmetic	1981	-8.175529866434013	12.603048018481429	1429085
1429148	EDA	orebody model compression research based on decimal morton code	2012	-8.800218608108057	11.484639768994644	1429175
1429271	Mobile	nonbinary ldpc decoder design and implementation on fpga platform	2013	-9.991419005303607	14.965807539735707	1429298
1429497	EDA	a systolic array for the assignment problem	1988	-9.44712310831934	12.013452724353854	1429524
1429726	Crypto	a rom-less reverse rns converter for moduli set {2q±1, 2q±3}	2014	-8.728351232087388	13.390900142803282	1429753
1429806	Theory	on euclidean methods for cubic and quartic jacobi symbols	2018	-10.442767435171287	12.394285118887188	1429833
1429924	EDA	a hardware efficient ldpc encoding scheme for exploiting decoder structure and resources	2007	-10.657315844981893	14.781111808582445	1429951
1430112	EDA	jointly designed nonbinary ldpc convolutional codes and memory-based decoder architecture	2015	-10.382678267587462	14.970247212423017	1430139
1430441	EDA	planar topological routing of pad nets	1991	-7.855936842573308	11.325966709164948	1430468
1430474	EDA	efficient low-power register array with transposed access mode	2014	-8.598830647956591	13.71700430753554	1430501
1430558	HPC	on fixed-point implementation of symmetric matrix inversion	2015	-10.245253420284262	12.678528894361387	1430585
1430623	Arch	4.7-gb/s ldpc decoder on gpu	2018	-10.271164653809882	14.779327973071515	1430650
1430637	EDA	data-recovery algorithm and circuit for cyclic convolution based on fnt	2009	-8.766606653311335	13.537558152060724	1430664
1430742	ML	grammatical ziv-lempel compression: achieving ppm-class text compression ratios with lz-class decompression speed	2016	-8.985665580888204	11.476487473617055	1430769
1430776	Theory	scanning multiple sequences via cache memory	2002	-9.572197043257956	11.381071807418266	1430803
1430781	EDA	field programmable gate arrays implementations of low complexity soft-input soft-output low-density parity-check decoders	2012	-10.739770479146244	14.799925280400641	1430808
1431043	HPC	high performance elliptic curve point operations with pipelined gf(2m) field multiplier	2008	-7.326082674218004	14.99490676113986	1431070
1431346	Arch	efficient compression of prolog programs	2006	-8.812081082989938	11.348067419540005	1431373
1431590	Embedded	an efficient rounding boundary test for {\rm pow}(x, y) in double precision	2009	-9.461188558187516	12.50068805264194	1431617
1431657	EDA	a vlsi architecture for a run-time multi-precision reconfigurable booth multiplier	2007	-8.567279098584322	13.738426655517127	1431684
1431689	Arch	area-efficient reed-solomon decoder design for 10-100 gb/s applications	2009	-10.089770470891759	14.915230368843273	1431716
1431813	Arch	low latency turbo decoder implementation for future broadcasting systems	2017	-10.126851120973818	14.974343657360645	1431840
1432047	EDA	a graph-based 3d ic partitioning technique	2014	-7.24939938688016	11.587664728104851	1432074
1432084	Arch	fpga implementation of highly parallelized decoder logic for network coding (abstract only)	2010	-9.50586275822009	14.567769045034034	1432111
1432499	EDA	flexible self-aligned double patterning aware detailed routing with prescribed layout planning	2012	-7.458487770155507	11.532898203805681	1432526
1432790	EDA	automatic sizing of power/ground (p/g) networks in vlsi	1989	-7.385911527822162	11.643721520066366	1432817
1432794	Logic	automatic verification of estimate functions with polynomials of bounded functions	2010	-9.22068191936491	12.370167096510398	1432821
1432979	EDA	low-power multiplier design using a bypassing technique	2009	-7.373351225276253	13.753910333240249	1433006
1433096	DB	a repair-efficient coding for distributed storage systems under piggybacking framework	2018	-11.016917513248913	14.772138105786036	1433123
1433290	Arch	elements of the theory and technique of multiplication-division operations in pseudoneural systems	2008	-8.336412995196	12.515035376513838	1433317
1433492	Crypto	recent progress and prospects for integer factorisation algorithms	2000	-9.769657142590995	12.594562955127444	1433519
1433645	EDA	via minimization by layout modification	1989	-7.414111958566219	11.349531099868715	1433672
1433713	Crypto	d-mul: optimizing and implementing a multidimensional scalar multiplication algorithm over elliptic curves	2018	-8.942176308916974	12.430607294428825	1433740
1433716	Crypto	a new class of nonlinear functions for running-key generators (extended abstract)	1988	-10.932528192763519	12.79566795296834	1433743
1433739	Robotics	dc-mesh: a contracted high-dimensional mesh for dynamic clustering	2004	-9.094248939845393	12.153970189259706	1433766
1434040	HPC	flexible parameterization of xor based codes for distributed storage	2008	-10.83822061673192	14.567958606988215	1434067
1434075	Theory	multi-version coding in distributed storage	2014	-11.009313236360773	14.875904497320287	1434102
1434161	Robotics	a cordic with unified rotation strategy	2016	-9.461158588330727	13.34370016728742	1434188
1434424	EDA	memory-efficient polar decoders	2017	-10.376381412063417	14.782840488116408	1434451
1434518	Crypto	attacks against filter generators exploiting monomial mappings	2016	-11.036857566178737	12.866128179487289	1434545
1434695	EDA	perturbation analysis for word-length optimization	2003	-8.904275639251138	13.310898907832346	1434722
1434707	Vision	folded vlsi architectures for discrete wavelet transforms	1993	-8.81770578313561	13.734629731316936	1434734
1434775	Visualization	a new split-radix fht algorithm for length-q*2/sup m/dhts	2004	-9.351508024942706	13.156609334216625	1434802
1434803	EDA	low complexity cross parity codes for multiple and random bit error correction	2012	-8.633604765908	14.219339267616265	1434830
1434840	HCI	a comprehensive analysis of energy savings in dynamic supply voltage scaling systems using data dependent voltage level selection	2000	-7.607846337689942	14.052007540798874	1434867
1434869	EDA	lower bounds on energy dissipation and noise-tolerance for deep submicron vlsi	1999	-7.63994402974248	13.939414298706485	1434896
1434942	EDA	a scalable sorting architecture based on maskable wta/max circuit	2002	-7.840724981458446	13.412348168579724	1434969
1434990	EDA	maximum crossing number algorithm on linear array with a reconfigurable pipelined bus system	1997	-8.133950994782747	14.923052084175596	1435017
1435160	EDA	a new architecture for the fast viterbi algorithm	2003	-10.363382544009607	14.673064486805773	1435187
1435174	EDA	optimal vlsi architectures for multidimensional dft	1989	-9.630299315221453	12.635427770912669	1435201
1435295	Arch	analysis of reciprocal and square root reciprocal instructions in the amd k6-2 implementation of 3dnow!	1999	-9.128052160223152	12.632241478799306	1435322
1435328	Crypto	differential privacy with bias-control limited sources	2018	-10.228230130552245	12.237455717996953	1435355
1435687	EDA	routability crossing distribution and floating terminal assignment of t-type junction region	1994	-7.964496296197808	11.365030572845757	1435714
1435696	Arch	an optimized reconfigurable architecture for hardware implementation of decimal arithmetic	2017	-8.255308534875981	13.830940113482475	1435723
1435915	EDA	optimization method for broadband modem fir filter design using common subexpression elimination	1997	-9.36238091997721	13.974160182771987	1435942
1437406	Theory	which irreducible polynomials divide trinomials over gf(2)?	2004	-10.851387030704801	12.893363072595758	1437433
1437540	Vision	a graph-theoretic approach for studying the convergence of fractal encoding algorithm	2000	-9.919119139232187	11.512391322340283	1437567
1437590	EDA	on the design of fast large fan-in cmos multiplexers	2000	-7.872578154974687	13.002150166256195	1437617
1438056	NLP	adding compression to next-generation text retrieval systems	2003	-8.809725892582264	11.289335148031974	1438083
1438065	Arch	nonspeculative decimal signed digit adder	2011	-8.567952798266571	13.521999970420772	1438092
1438096	EDA	a high-speed qr decomposition processor for carrier-aggregated lte-a downlink systems	2013	-9.8608983453244	15.009463506109226	1438123
1438156	Theory	minimizing wirelength in zero and bounded skew clock trees	2004	-7.897037570630037	11.395228263211921	1438183
1438570	EDA	enhancing fpga device capabilities by the automatic logic mapping to additive carry chains	2010	-7.578538775675683	13.025930274124287	1438597
1438750	EDA	a new breed of power-aware hybrid shifters	2005	-7.564483807845273	13.458655689691039	1438777
1438844	DB	an on-line variable-length binary encoding of text	1996	-9.176727165800962	11.536039106889517	1438871
1439060	Logic	on the number of linear finite transducers	2015	-11.003485973549312	12.529784189764731	1439087
1439162	Vision	digital equalization for cancellation of noise-like interferences in adaptive spatial filtering	2017	-9.7140524661463	14.563878485863373	1439189
1439439	EDA	a methodology for implementing fir filters and cad tool development for designing rns-based systems	2003	-8.623891436714704	13.62730707374836	1439466
1440218	EDA	low power techniques and design tradeoffs in adaptive fir filtering for prml read channels	2000	-9.012122915751377	14.106154741606794	1440245
1440232	EDA	an area-efficient multi-mode llr computing engine for mmse-based mimo detectors	2017	-10.185675283193776	15.076315995300705	1440259
1440287	EDA	high-performance bivariate numeric function approximation for hardware-efficient qr-decomposition	2016	-9.640358120227967	14.647708680760546	1440314
1440446	Embedded	research on the quantifications of chaotic random number generators	2013	-10.900398650035974	12.960270115770586	1440473
1440557	EDA	implementation of given's rotation processors for dsp real-time applications	1993	-9.045667055427275	13.583764263545506	1440584
1440617	EDA	rrns quasi-chaotic coding and its fpga implementation	2005	-9.802884548872058	14.351116860176111	1440644
1440721	EDA	computing signal delay in general rc networks by tree/link partitioning	1989	-7.506665362195831	11.541485019721993	1440748
1440765	EDA	architecture for reconfigurable mimo detector and its fpga implementation	2008	-9.92907967344381	15.112255008026386	1440792
1441395	Arch	an efficient prime-factor algorithm for the discrete cosine transform and its hardware implementations	1994	-9.425080986123943	13.16508015956939	1441422
1441462	EDA	an efficient net ordering algorithm for buffer insertion	2007	-7.338747881508665	11.395436382801654	1441489
1441658	EDA	performability measurement of coding algorithms for network on chip	2013	-9.620594134651519	14.607022081890266	1441685
1441714	Robotics	high performance reconfigurable fir filter architecture using optimized multiplier	2013	-9.441003504233196	14.41525385010935	1441741
1441880	Arch	fast estimation of area-delay trade-offs in circuit sizing	2005	-7.944133204922463	13.232559649870677	1441907
1441971	Vision	fast low energy rns comparators for 4-moduli sets {2n±1, 2n, m} with m∈{2n+1±1, 2n-1-1}	2016	-8.90864972166994	13.387022103478627	1441998
1442056	Theory	exploiting redundancy in bit-pipelined rational arithmetic	1989	-9.084981540823657	12.7803261350673	1442083
1442165	Arch	divide-and-concatenate: an architecture-level optimization technique for universal hash functions	2004	-7.51147071937741	14.730624938336424	1442192
1442296	Arch	a new architecture for high throughput, low latency nb-ldpc check node processing	2015	-10.399787594234855	14.865410204996891	1442323
1442436	Arch	fixed point decimal multiplication using rps algorithm	2008	-8.940650417346687	13.304179996717368	1442463
1442604	Mobile	a low-cost vlsi architecture for robust distributed estimation in wireless sensor networks	2011	-8.132495069372224	13.934066871949149	1442631
1442789	Vision	three dimensional montgomery ladder, differential point tripling on montgomery curves and point quintupling on weierstrass' and edwards curves	2016	-10.20368626451922	12.770403858253536	1442816
1443624	Arch	a 0.8v cmos analog decoder for an (8,4,4) extended hamming code	2004	-9.846139026112718	14.583387952723909	1443651
1443771	Robotics	self-testing of multiprocessor systems with regular diagnostic connections	2017	-8.012431247762049	14.95567556463596	1443798
1443838	Vision	high-speed/low-power 1-d dwt architectures with high efficiency	2000	-8.621765644835698	13.688865764760447	1443865
1443897	HPC	generic and universal parallel matrix summation with a flexible compression goal for xilinx fpgas	2017	-8.497113878980251	13.615131177841992	1443924
1444376	EDA	test data compression by spilt-vihc (svihc)	2007	-8.004316802746997	11.372249112658448	1444403
1444460	Theory	a new polynomial factorization algorithm and its implementation	1995	-9.956792203365607	12.270179353091311	1444487
1444532	EDA	redistribution layer routing for integrated fan-out wafer-level chip-scale packages	2016	-7.458346459913926	11.613946785896905	1444559
1444582	Arch	matrix multiplication by an inexact systolic array	2015	-8.429576336252468	13.624103790763495	1444609
1444806	HPC	a new zigzag mds code with optimal encoding and efficient decoding	2014	-11.007877158260193	14.51702429623658	1444833
1444894	EDA	a novel and efficient method for power pad placement optimization	2013	-7.237146378371094	11.932067672757196	1444921
1445002	Arch	arithmetic for vector processors	1987	-8.802072555476329	13.103219986899063	1445029
1445042	AI	blind separation of mixed kurtosis signed signals using partial observations and low complexity activation functions	2004	-9.175507882199788	13.023707371570193	1445069
1445096	Arch	a hardware-efficient fir architecture with input-data and tap folding	2005	-8.715563781194039	13.847286780813908	1445123
1445386	EDA	an algorithm for converting floating-point computations to fixed-point in matlab based fpga design	2004	-8.72595678384077	13.560108678041153	1445413
1445660	Arch	simplified hardware bit correlator	2007	-9.78324345695534	14.939611577974999	1445687
1445702	Arch	design of low-power memory-efficient viterbi decoder	2007	-10.076398329622114	14.626849884070538	1445729
1445833	Embedded	a class of sliding fermat number transforms that admit a tradeoff between complexity and input-output delay	1997	-10.8932440468031	12.987706114195573	1445860
1445902	Robotics	high performance timing-driven rank filter	2006	-8.340610758934439	13.071511271188793	1445929
1446058	Crypto	modifying shor's algorithm to compute short discrete logarithms	2016	-10.578313090006949	11.437766304605596	1446085
1446112	Arch	high speed 1-bit bypass adder design for low precision additions	2007	-8.234532458851797	13.964627858015596	1446139
1446248	EDA	asic design of a low-complexity k-best viterbi decoder for iot applications	2016	-10.035047006283584	15.113209262491324	1446275
1446355	Vision	improving the floating point addition and subtraction constraints	2010	-9.007765031395607	12.383603300668275	1446382
1446487	Theory	parallel gaussian elimination for gröbner bases computations in finite fields	2010	-9.403694553350029	12.964863741849484	1446514
1446727	Theory	fast modular composition in any characteristic	2008	-10.551254317910331	11.77219136960741	1446754
1446742	Theory	data compression with factor automata	1992	-9.147119971660825	11.364919873039556	1446769
1446754	EDA	minimizing esop expressions for fully homomorphic encryption	2018	-10.777077596673116	12.269369983445857	1446781
1446843	HPC	soft decision decoding of raid stripe for higher endurance of flash memory based solid state drives	2015	-10.03609204401165	14.611852137751788	1446870
1446929	Arch	towards efficient modular adders based on reversible circuits	2018	-7.7214265389273615	13.172041736391703	1446956
1447275	Theory	a new representation of the rational numbers for fast easy arithmetic	1979	-9.51022475699547	12.488884527866075	1447302
1447402	HCI	conditional-sum addition logic	1960	-9.197482507599004	12.538063581833436	1447429
1447490	Arch	pipelined alu for signal processing to implement interval arithmetic	2006	-8.750197952751497	13.496679073377653	1447517
1447944	EDA	a fast hierarchical adaptive analog routing algorithm based on integer linear programming	2017	-7.342219439037831	11.70677386410684	1447971
1447971	Visualization	an iterative detection and decoding receiver for ldpc-coded mimo systems	2015	-10.059107139316916	14.999416938750308	1447998
1448045	Theory	the arithmetic cube	1987	-9.172001787395883	12.678615093535221	1448072
1448744	Arch	tier-code: an xor-based raid-6 code with improved write and degraded-mode read performance	2018	-9.911116769202597	14.4606201390151	1448771
1448848	Theory	low complexity cubing and cube root computation over $\f_{3^m}$ in polynomial basis	2009	-9.60897328367216	13.10091545131657	1448875
1448974	PL	algorithms for automatic alignment of arrays	1996	-11.092519779271289	11.848586832975395	1449001
1449072	Theory	bit recycling for scaling random number generators	2010	-9.900704969474804	12.820780727852659	1449099
1449099	Mobile	a low-complexity turbo decoder architecture for energy-efficient wireless sensor networks	2013	-10.159450432711877	14.88859934006809	1449126
1449107	Vision	radix-4 square root without initial pla	1990	-8.69146597077644	13.037366134388671	1449134
1449412	EDA	fpga implementations of radix-10 digit recurrence fixed-point and floating-point dividers	2011	-8.865718654469305	13.479984025196178	1449439
1449636	Crypto	systolic designs for evaluation linear combinations of chebyshev polynomials	1994	-9.194844003759231	12.375045072244994	1449663
1449799	Arch	an energy-efficient 8×8 2-d dct vlsi architecture for battery-powered portable devices	2011	-8.426847490135238	14.024015521231707	1449826
1449844	EDA	high performance single clock cycle cmos comparator	2006	-7.432853075451069	13.428852663641438	1449871
1449892	Arch	a customized lattice reduction multiprocessor for mimo detection	2015	-9.87681608933874	14.948116806936376	1449919
1450524	EDA	large dynamic range rns systems and their residue to binary converters	2007	-9.021646974787565	13.429524191153051	1450551
1450555	Robotics	a split sorting-algorithm for generalized order statistic filters	1993	-9.305215201159069	12.042234299281834	1450582
1450571	Vision	multistep gradual rounding	1989	-9.440370168113553	12.706624185632664	1450598
1450626	EDA	implementation of (255, 251) reed solomon minimal instruction set computing using handel-c	2010	-9.85006476270691	14.53187048770734	1450653
1450798	Arch	reconfiguration algorithms for power efficient vlsi subarrays with four-port switches	2006	-7.252459262194048	11.797776194923305	1450825
1450952	EDA	power efficient design of parallel/serial fir filters in rns	2012	-8.930525487958333	13.859538559825776	1450979
1451023	Theory	computation of convolutions and discrete fourier transforms by polynomial transforms	1978	-9.82757430236695	12.67728263074651	1451050
1451129	Visualization	binary integer decimal-based floating-point multiplication	2013	-8.613166152537406	13.482550238147885	1451156
1451243	EDA	energy-efficient turbo decoder for 3g wireless terminals	2005	-10.006442180611886	15.050071444959311	1451270
1451276	Arch	a simple radix-4 booth encoded modulo 2n+1 multiplier	2011	-8.574004277307697	13.650055675590432	1451303
1451278	EDA	algorithms for simultaneous satisfaction of multiple constraints and objective optimization in a placement flow with application to congestion control	2002	-7.357219000060677	11.638070637904846	1451305
1451611	HPC	high-performance fpga implementations of volterra dfes for optical fiber systems	2014	-10.136509456302234	14.689970201709466	1451638
1451622	Theory	performing arithmetic operations on round-to-nearest representations	2011	-9.647973769592447	12.77708698768156	1451649
1451835	Embedded	a joint-ldpc decoding scheme based on retention error characteristics for mlc nand flash memory	2018	-9.429415760334056	14.640994081569787	1451862
1451983	EDA	reduced offsets for minimization of binary-valued functions	1991	-8.47732630471593	12.828724861312224	1452010
1452147	Crypto	block korkin-zolotarev algorithm generalization and their practical implementation. (russian)	2012	-10.036938875937027	12.41193611168732	1452174
1452283	Robotics	scalable fpga implementation for mixed-norm lms-lmf adaptive filters	2009	-9.21969586249394	13.981493384097533	1452310
1452650	Robotics	a high-efficiency ldpc encoder with optimized backtracking algorithm	2011	-10.78575770853055	14.711641769562025	1452677
1452735	Crypto	on the security of binary arithmetic coding based on interval shrinking	2015	-8.482102287128066	12.590880835936284	1452762
1452890	Arch	high sample rate array architectures for median filters	1994	-9.139413791246314	13.350790044011578	1452917
1453002	Arch	architectural synthesis of computational engines for subband adaptive filtering	1999	-9.144283743221255	13.813781429593314	1453029
1453064	Arch	interleaved domain interference canceller for low latency idma system and its vlsi implementation	2017	-10.292546294771146	15.099484817294691	1453091
1453213	EDA	drive strength aware cell movement techniques for timing driven placement	2016	-7.231642834083934	11.868869234448846	1453240
1453345	EDA	quicksort on a linear array with a reconfigurable pipelined bus system	1996	-9.114129995350464	12.160425482274976	1453372
1453385	EDA	an optimized design for serial-parallel finite field multiplication over gf(2m) based on all-one polynomials	2009	-8.68002866458678	13.364762438867354	1453412
1453688	EDA	area-efficient subquadratic space-complexity digit-serial multiplier for type-ii optimal normal basis of $gf(2^{m})$  using symmetric tmvp and block recombination techniques	2015	-9.36216817010322	13.193587832145331	1453715
1453776	EDA	minimizing power consumption and complexity in a programmable transmit filter bank for ofdm	2004	-9.772788165393901	14.982423591197822	1453803
1453931	Crypto	xor-based visual cryptography schemes	2005	-10.932814434988202	13.642913650335329	1453958
1454170	EDA	layout-driven architecture synthesis for high-speed digital filters	2006	-8.789868873285949	13.73260503843398	1454197
1454352	EDA	high-speed redundant modulo 2n-1 adder	2006	-8.75198830411229	13.38853171121946	1454379
1454391	Theory	using a microprocessor in a walsh-fourier spectral analyzer	1976	-9.076769593066397	13.301981469335947	1454418
1454494	EDA	efficient shift-add implementation of fir filters using variable partition hybrid form structures	2018	-8.943264201979328	13.799494690259845	1454521
1454897	HPC	an algorithm for multiplication of concatenated matrices	1990	-9.306058346095652	12.60957965198541	1454924
1454979	EDA	partial bus-invert bus encoding schemes for low-power dsp systems considering inter-wire capacitance	2006	-7.710689150457593	13.49687678364615	1455006
1455085	EDA	an fpga implementation of a montgomery multiplier over gf(2^m)	2004	-7.345256040630526	14.95883217386365	1455112
1455175	Theory	rearrangeability of (2n-1)-stage shuffle-exchange networks	2003	-9.573726026153917	11.983661712963798	1455202
1455572	EDA	efficient timing-driven incremental routing for vlsi circuits using dfs and localized slack-satisfaction computations	2006	-7.350943384752893	11.737954159184909	1455599
1455604		compression scheme for faster and secure data transmission over internet	2004	-8.920722868140851	11.594375655961661	1455631
1455652	Theory	adapting parallel algorithms to the w-stream model, with applications to graph problems	2010	-10.07305574451913	11.465299966671735	1455679
1456100	Arch	fast low-complexity decoders for low-rate polar codes	2018	-10.122843717361366	14.779535254057144	1456127
1456123	Theory	parallel algorithms for tree accumulations	2005	-10.626207770104038	11.799678241280365	1456150
1456286	Arch	ibm 4341 hardware/microcode trade-off decisions	1980	-8.364118843507827	13.49173718355402	1456313
1456355	EDA	a low-power design for reed-solomon decoders	2003	-8.690449168123518	14.021952839741445	1456382
1456551	EDA	low-cost soft-error compensation for transposed fir digital filters	2018	-7.769126069018602	13.620161263529965	1456578
1456569	Arch	fast base extension and precise scaling in rns for look-up table implementations	1995	-9.0296102505299	13.303073112638815	1456596
1456669	Logic	performance comparison of some synchronous adders	2018	-7.625630508677321	13.597472762618008	1456696
1457054	EDA	fault-tolerant newton-raphson and goldschmidt dividers using time shared tmr	2000	-8.60514551225941	13.436385483269408	1457081
1457418	Embedded	an fpga emulation platform for polar codes	2016	-10.178901212364877	15.016316582633607	1457445
1457495	Visualization	fast fourier transform algorithm for low-power and area-efficient implementation	2006	-9.264821440395894	14.191319863543015	1457522
1457552	Arch	a high speed word level finite field multiplier using reordered normal basis	2008	-8.688418043144361	13.508044327617366	1457579
1458103	HPC	performance analysis of a fpga based novel binary and dbns multiplier	2013	-8.846310926474699	14.093756692831962	1458130
1458502	EDA	improving synthesis of compressor trees on fpgas via integer linear programming	2008	-8.245648714758705	13.23714757830076	1458529
1458629	EDA	heterogeneous sram cell sizing for low-power h.264 applications	2012	-7.598551969673728	14.112677110855904	1458656
1458716	AI	an algorithm for computing the diagnoses with minimal cardinality in a distributed system	2008	-7.835690252467019	14.854979757600994	1458743
1458965	EDA	improving timing-driven fpga packing with physical information	2007	-7.281159117204129	11.47985801490431	1458992
1459181	Theory	an area-efficient radix 28 fft algorithm for dvb-t2 receivers	2014	-9.651392653210888	14.590393875902304	1459208
1459355	EDA	achieving progressive precision in stochastic computing	2017	-8.136100449068563	12.926821680671617	1459382
1459546	EDA	logic and memory design based on unequal error protection for voltage-scalable, robust and adaptive dsp systems	2012	-7.747909615902095	14.218905912769234	1459573
1459549	Embedded	efficient implementation of elementary functions in the medium-precision range	2015	-9.212943935850818	13.007698068626606	1459576
1459833	Arch	high performance, low latency double digit decimal multiplier on asic and fpga	2009	-8.404373210022612	13.702757595192294	1459860
1460141	HPC	node level primitives for parallel exact inference	2007	-10.610352446066152	11.547443042914155	1460168
1460178	EDA	algorithmic and architectural transformations for low power realization of fir filters	1998	-8.62983007077977	13.844767741036119	1460205
1460211	ML	digit serial methods with applications to division and square root	2018	-9.58815169811751	12.291209625433	1460238
1460736	NLP	a regular parallel multiplier which utilizes multiple carry-propagate adders	2001	-8.377369477549676	13.020093738995895	1460763
1460912	EDA	a new approximate adder with low relative error and correct sign calculation	2015	-8.301986494475198	13.565992416604125	1460939
1461040	EDA	eco timing optimization using spare cells and technology remapping	2010	-7.261162828199552	11.66071071242409	1461067
1461086	Arch	an efficient softcore multiplier architecture for xilinx fpgas	2015	-8.751522156458533	13.780839488916714	1461113
1461097	Theory	incremental reconfiguration of multi-fpga systems	2002	-7.570288034790164	11.330738008799365	1461124
1461345	Theory	cellular arrays for the solution of graph problems	1972	-8.16574979870121	14.912985719162268	1461372
1461493	Metrics	experimental characterization, optimization, and recovery of data retention errors in mlc nand flash memory	2018	-7.5099315328307314	14.582791273444414	1461520
1461550	EDA	efficient arithmetic sum-of-product (sop) based multiple constant multiplication (mcm) for fft	2010	-8.809812220002245	13.610989414919526	1461577
1461895	Arch	series approximation methods for divide and square root in the power3(tm) processor	1999	-8.902269206687441	13.205343760715818	1461922
1461948	HPC	an optimizing strategy research of ldpc decoding based on gpgpu	2013	-10.476896220907305	14.84534256414459	1461975
1462198	Theory	evolving balanced boolean functions with optimal resistance to algebraic and fast algebraic attacks, maximal algebraic degree, and very high nonlinearity	2013	-11.089473908396066	12.78868362570119	1462225
1462199	EDA	power reductions in unrolled cordic architectures	2011	-8.598251810620441	13.569910831061854	1462226
1462364	Theory	a constant time sorting algorithm for a three dimensional reconfigurable mesh and reconfigurable network	1995	-9.43278140177415	12.145341008131526	1462391
1462373	Theory	a network reliability approach to the analysis of combinatorial repairable threshold schemes	2018	-10.4670426227272	13.880255242722518	1462400
1462375	Embedded	squarers for binary numbers in serial form	1985	-9.023148292059998	12.990036110787914	1462402
1462464	EDA	a new asynchronous multiplier using enable/disable cmos differential logic	1994	-7.590542603546899	13.69471382536761	1462491
1462603	HPC	efficient parallel computing with memory faults	1997	-9.816763595528329	11.8385190426147	1462630
1462912	NLP	a random number generator for 16-bit microcomputers	1996	-9.963275424587298	13.018948029805513	1462939
1463366	Arch	a scalable pipelined complex valued matrix inversion architecture	2005	-9.323016996612107	13.817868541010863	1463393
1463415	Logic	an accurate lns arithmetic unit using interleaved memory function interpolator	1993	-9.020602959526055	13.295567550013653	1463442
1463440	PL	simple lossless preprocessing algorithms for text compression	2009	-8.950231746113499	11.481251844145305	1463467
1463657	Arch	triangular systolic array with reduced latency for qr-decomposition of complex matrices	2006	-9.173938408355047	13.222017878590119	1463684
1463889	Embedded	a variable reed-solomon decoder using separate clocks in its pipelined steps	2004	-10.107454308934766	14.530567367734392	1463916
1464003	EDA	physical co-design of flow and control layers for flow-based microfluidic biochips	2018	-7.32632953556856	11.715692533878777	1464030
1464261	EDA	efficient hardware implementation of encoder and decoder for golay code	2015	-10.052273359047145	14.774549373770714	1464288
1464439	HPC	architecture-aware low-density parity-check codes	2003	-9.999286574765456	14.7428810170929	1464466
1464537	Visualization	fast n-d fourier-heisenberg transforms1	2000	-10.30407123575436	12.525696791435626	1464564
1464548	Crypto	solving discrete logarithm problem in an interval using periodic iterates	2017	-10.042769573826913	12.521384235065836	1464575
1464752	EDA	a novel flexible foldable systolic architecture fir filters generator	2012	-8.552722632212129	13.556490925499586	1464779
1465079	Embedded	systolic arrays for viterbi processing in communication systems with a time-dispersive channel	1988	-10.271136839168145	14.854862390870805	1465106
1465349	HPC	an algorithm for solving linear recurrence systems on parallel and pipelined machines	1981	-8.935027662322383	13.01016377300766	1465376
1465620	EDA	implementation approaches trade-offs for wimax ofdm functions on reconfigurable platforms	2010	-8.956404601119486	14.667479469150148	1465647
1465674	EDA	a study of optimal cost-skew tradeoff and remaining suboptimality in interconnect tree constructions	2018	-7.493342300717588	11.538686577107775	1465701
1465800	Crypto	polynomial approximation of bilinear diffie-hellman maps	2008	-10.418102329358863	12.320091809163518	1465827
1465803	Robotics	design and implementation of a high speed map decoder architecture for turbo decoding	2013	-10.123357212327068	14.980616659341226	1465830
1465833	EDA	high-speed cmos logic circuits in capacitor coupling technique	2001	-7.3922135962488	13.688842024686213	1465860
1465939	EDA	pipelining computations on processor arrays with reconfigurable bus systems	1993	-9.63273400397216	11.92490860650367	1465966
1466105	EDA	optimal datapath widths within turbo and viterbi decoders for high area- and energy-efficiency	2017	-10.037307646339789	15.017776230204001	1466132
1466329	EDA	delay-driven layer assignment in global routing under multi-tier interconnect structure	2013	-7.420219374621856	11.909836852362798	1466356
1466381	Arch	a high-speed two-parallel radix-24 fft/ifft processor for mb-ofdm uwb systems	2008	-9.699886880359232	14.802849978925662	1466408
1466442	Theory	high-speed polynomial basis multipliers over $gf(2^{m})$  for special pentanomials	2016	-9.3759313697563	13.278330113555269	1466469
1466487	EDA	a congestion driven placement algorithm for fpga synthesis	2006	-7.31701576605903	11.791868564511859	1466514
1466499	Theory	enhanced variable-length codes: improved compression with efficient random access	2014	-9.392452949236766	11.865035357311234	1466526
1467096	Theory	parallel longest increasing subsequences in scalable time and memory	2009	-9.659176997394386	11.365310056698313	1467123
1467130	EDA	minimizing coefficients wordlength for piecewise-polynomial hardware function evaluation with exact or faithful rounding	2017	-8.834398668263542	13.290718640330336	1467157
1467592	HPC	embedding trees in massively parallel computers	1996	-8.222711029656281	15.002107985885196	1467619
1467719	EDA	early routability assessment in vlsi floorplans: a generalized routing model	2018	-7.418578279419893	11.747986776007465	1467746
1468058	HPC	universal multistage networks via linear permutations	1991	-10.887172004821027	11.582721363563907	1468085
1468294	Robotics	a fpga implementation of a parallel viterbi decoder for block cyclic and convolution codes	2004	-9.51885412946875	13.484547720169337	1468321
1468357	Embedded	an efficient code update solution for wireless sensor network reprogramming	2013	-9.190282903202649	11.293071395167546	1468384
1468629	EDA	synthesis of a unified unit for evaluating an application-specific set of elementary functions	2010	-8.34967461244258	13.694352891037374	1468656
1468632	Embedded	design and implementation of an fpga-based 16-channel data/timing formatter	2018	-8.695801840514157	14.098461233184178	1468659
1469469	EDA	a floating point division unit based on taylor-series expansion algorithm and iterative logarithmic multiplier	2016	-8.965835527577124	13.459419570545863	1469496
1469520	Arch	improving the speed of parallel decimal multiplication	2009	-8.465536453849499	13.643287002539859	1469547
1470480	HPC	non-adaptive and adaptive filter implementation based on sharing multiplication	2000	-9.115727418057249	13.744249218280109	1470507
1470833	HPC	a new memory reference reduction method for fft implementation on dsp	2003	-8.706988319908552	13.744895523636293	1470860
1471056	EDA	a power-efficient floating-point co-processor design	2008	-8.13754734401827	13.916495680451758	1471083
1471201	Robotics	fault-tolerant computing for robot kinematics using linear arithmetic codes	1990	-9.38727993562554	13.50265226957525	1471228
1471639	EDA	reducing hardware complexity of linear dsp systems by iteratively eliminating two-term common subexpressions	2005	-9.090929006774497	13.368534647486804	1471666
1471683	HPC	a fast architecture for finding maximum (or minimum) values in a set	2014	-8.613980857248691	13.060998957840884	1471710
1471860	DB	constructing multidimensional differential addition chains and their applications	2017	-9.36242663908156	12.969662993047722	1471887
1471913	EDA	crosstalk-constrained maze routing based on lagrangian relaxation	1997	-7.5264045264451775	11.468822369799854	1471940
1472020	Robotics	parallel self-diagnosis of large multiprocessor systems under the generalized comparison model	2005	-7.979092209374815	15.017549260866687	1472047
1472096	Theory	on-line algorithms for multiplication and division in real and complex numeration systems	2016	-9.844133968447595	11.61606840235224	1472123
1472168	NLP	on designs of radix converters using arithmetic decompositions--binary to decimal converters--	2007	-8.889491400254489	13.416558754926063	1472195
1472289	Arch	flexible vlsi architectures for galois field multipliers	2017	-8.248582432112293	14.24718822372634	1472316
1472552	Arch	sram bit-line swings optimization using generalized waterfilling	2018	-7.639156146399572	14.100016728053859	1472579
1472676	EDA	triple patterning aware detailed placement toward zero cross-row middle-of-line conflict	2015	-7.456378817581693	11.565931137410074	1472703
1473006	Embedded	fast dht algorithms for length n=q*2m	1999	-9.464842033041402	13.011297573834444	1473033
1473968	EDA	a cost-efficient and fully-pipelinable architecture for dct/idct	1999	-8.827388068143705	13.505284275119958	1473995
1474508	EDA	bit-serial multipliers and squarers	1994	-8.681441833704282	13.234294264435999	1474535
1474605	EDA	improved flop tray-based design implementation for power reduction	2016	-7.2407095324276565	12.101773805150762	1474632
1474710	Vision	memory-i/o tradeoff and vlsi implementation of lapped transforms for image processing	1993	-8.474326929659227	13.282400226804867	1474737
1474973	EDA	linear and quadratic interpolators using truncated-matrix multipliers and squarers	2015	-8.965529390519507	13.61021563507768	1475000
1475038	EDA	non-uniform multilevel analog routing with matching constraints	2012	-7.404546361851236	11.62201414379233	1475065
1475058	Embedded	transition inversion coding with parity check for off-chip serial transmission	2014	-9.44732338211042	14.052974042021338	1475085
1475242	OS	improving multi-level nand flash memory storage reliability using concatenated tcm-bch coding	2009	-9.812343385588582	14.611669087496624	1475269
1475560	EDA	data mapping for unreliable memories	2012	-9.463978516484373	14.623393653813743	1475587
1475600	EDA	hybrid architecture design for calculating variable-length fourier transform	2016	-9.301594574296642	14.373672929503142	1475627
1475614	EDA	efficient reversible logic design of bcd subtractors	2009	-7.628956697602696	13.027220096407278	1475641
1475880	Arch	an improved systolic architecture for lu decomposition	2006	-9.757187025974053	12.234453127290328	1475907
1476054	Theory	a note on division algorithms based on multiplication	1972	-9.428424646202645	12.922024801996924	1476081
1476116	EDA	efficient reconfiguration algorithm for three-dimensional vlsi arrays	2012	-7.311357654032442	11.54624019760439	1476143
1476298	ML	improving ppm algorithm using dictionaries	2011	-8.959947512030112	11.46029940497423	1476325
1476333	EDA	negacyclic convolution using polynomial transforms on hypercubes	1992	-9.529213809375324	12.155171059605768	1476360
1476633	Theory	a distributed algorithm for the facility location problem	2006	-10.117047205295512	14.213293742273596	1476660
1476657	SE	implementing a pseudorandom number generator on a minicomputer	1977	-9.870376703585103	12.892068707448725	1476684
1476792	Robotics	theory and applications for a double-base number system	1997	-9.711978826965003	12.82441180283583	1476819
1477058	Theory	parallelism in generation of sequences for monte carlo simulation	1992	-10.107909691487484	12.585027235446045	1477085
1477316	EDA	track assignment considering crosstalk-induced performance degradation	2012	-7.371769662891143	11.585308249868591	1477343
1477392	Vision	a classification of cube-connected networks with a simple control scheme	1983	-8.304061204032859	15.084081272681697	1477419
1477418	EDA	high-performance fpga-based implementation of kalman filter	1997	-8.940472699450543	13.484361645118408	1477445
1477437	HPC	a fully pipelined minimum-spanning-tree constructor	1990	-10.1651520421092	11.634670405247777	1477464
1477487	NLP	lpvip: a low-power rom-less alu for low-precision lns	2004	-8.43870295017056	13.662456219756214	1477514
1477562	EDA	a reduced complexity wallace multiplier reduction	2010	-8.392806236971497	13.41566833718276	1477589
1477605	Theory	fast interval matrix multiplication	2011	-9.079067348421658	12.714387117086261	1477632
1477806	Arch	the ieee standards committee p1788 for interval arithmetic requires an exact dot product	2010	-9.25182019119375	12.799829151885119	1477833
1477934	Arch	fixation ratio of error location-aware strategy for increased reliable retention time of flash memory	2016	-9.06892542641723	14.629526471019915	1477961
1477998	DB	optimal all-to-some personalized communication on hypercubes	1998	-9.462023259273275	12.07307414863682	1478025
1478003	Arch	a low-power 1.85 ghz 32-bit carry lookahead adder using dual path all-n-logic	2004	-7.489320407785964	13.799563075806212	1478030
1478106	Visualization	vlsi architectures for multidimensional transforms	1991	-9.332172134735453	12.786947634217277	1478133
1478493	EDA	a block interconnection algorithm for hierarchical layout system	1987	-7.338281314251887	11.610588724401524	1478520
1478765	AI	fault-tolerant algorithm for fast fourier transform on hypercubes	2001	-9.033416681416158	12.681703734813714	1478792
1478845	OS	on the effectiveness of polynomial realization of reed-solomon codes for storage systems	2013	-11.085656585225234	13.92243043357826	1478872
1478881	Theory	time bounds on the parallel evaluation of arithmetic expressions	1975	-9.94600490506724	11.849131766809387	1478908
1479602	EDA	a novel ratioed logic style for faster subthreshold digital circuits based on 90 nm cmos and below	2014	-7.235446185627159	13.582321170237744	1479629
1479693	EDA	design of low-power quaternary cmos logic circuits	1986	-7.4128036563749715	12.888896075915778	1479720
1479717	DB	spirit-iii: an advanced relational database machine introducing a novel data-staging architecture with tuple stream filters to preprocess relational algebra	1982	-8.854076639029984	11.833904385728374	1479744
1480273	DB	parallel construction of (a, b) -trees	1994	-10.252330795574052	11.328618387459327	1480300
1480293	EDA	combining flexibility with low power: dataflow and wide-pipeline ldpc decoding engines in the gbit/s era	2014	-9.947260717422033	15.0626882091466	1480320
1481802	EDA	architectures and arithmetic for low static power consumption in nanoscale cmos	2009	-7.872671661891746	13.833148744323866	1481829
1481853	EDA	fpga design trade-offs for solving the key equation in reed-solomon decoding	1999	-9.912895678961787	14.201130123273922	1481880
1482056	EDA	evaluation analytique de la précision des systèmes en virgule fixe pour des applications de communication numérique. (analytical accuracy evaluation of fixed-point systems for digital communication applications)	2014	-8.970140583631562	13.369040296633653	1482083
1482390	Arch	two dimensional codes for low power	1996	-7.8722170023472335	13.734760795026016	1482417
1482752	EDA	a novel detailed routing algorithm with exact matching constraint for analog and mixed signal circuits	2011	-7.269604966642516	11.63815270261096	1482779
1483041	EDA	modified csd group multiplier design for predetermined coefficient groups	2008	-8.891903713811622	13.669088837349895	1483068
1483191	Mobile	deterministic compressed sensing matrices: construction via euler squares and applications	2016	-10.56002200078825	12.651468847999494	1483218
1483783	EDA	improved algorithms and implementations for integer to $\tau $ naf conversion for koblitz curves	2018	-8.060841750527041	14.39834668730598	1483810
1483885	Arch	a self-checking alu design with efficient codes	1996	-8.102412875439372	12.964628117752635	1483912
1483910	EDA	parallel prefix adder design using quantum-dot cellular automata	2013	-7.445782499631719	13.099079891471655	1483937
1484168	Crypto	vlsi designs for multiplication over finite fields gf (2m)	1988	-8.824502787645788	13.759419878292501	1484195
1484277	Theory	decimation-in-time-frequency fft algorithm	1994	-9.446359945203731	12.61269734052189	1484304
1484531	EDA	high-speed 32*32 bit multiplier in 0.18um cmos process	2018	-8.167132727823834	13.643867265870226	1484558
1484889	Crypto	general modular multiplication by block multiplication and table lookup	1994	-8.849978368992124	13.2975578224226	1484916
1485631	Crypto	on hardware implementation of tang-maitra boolean functions	2018	-8.730458012149503	13.633661988290653	1485658
1485731	Theory	resilient vectorial functions and cyclic codes arising from cellular automata	2016	-11.026411594689277	12.967847265680211	1485758
1486077	EDA	3d-vias aware quadratic placement for 3d vlsi circuits	2007	-7.39367772777276	11.436844733002813	1486104
1486096	Theory	on equivalent systolic designs of lu decomposition and its algebraic representation (short note)	1992	-8.904566427016858	12.752769195629286	1486123
1486108	EDA	a bus router for ic layout	1982	-7.312790958483398	11.495805023244356	1486135
1486524	Comp.	a cellular structure for a versatile reed-solomon decoder	1997	-10.19317608403898	14.527325130657733	1486551
1486525	Logic	a fast near optimum vlsi implementation of fft using residue number systems	1984	-8.978622220142865	13.316727565548186	1486552
1486617	Crypto	solving linear difference equations by means of cellular automata	2008	-10.634089280124536	12.859953992842414	1486644
1487865	Arch	2-d dct using on-line arithmetic	1995	-8.802375483729463	13.759218895512035	1487892
1488032	Crypto	dyadic matrices and their potential significance in cryptography	1990	-11.091399448929042	12.969722609248064	1488059
1488196	Embedded	a new error-correcting transmission method for dual ring fieldbus in cnc system	2012	-10.987844746239393	15.066240967860413	1488223
1488403	EDA	stochastic pulse coded arithmetic	2000	-8.891287712957217	13.111821528992753	1488430
1488648	Arch	low power reduced-complexity error-resilient mimo detector	2014	-9.972907649552766	14.749710848824966	1488675
1488692	Mobile	design and evaluation of a scalable and reconfigurable multi-platform system for acoustic imaging	2016	-9.184494845038897	14.357374707563551	1488719
1488775	Arch	novel area-efficient fpga architectures for fir filtering with symmetric signal extension	2009	-8.942006874302049	13.820630426872427	1488802
1488837	Arch	an ieee compliant floating-point adder that conforms with the pipelined packet-forwarding paradigm	2000	-8.612038854907764	13.492122281671055	1488864
1489117	Arch	joint code-encoder-decoder design for ldpc coding system vlsi implementation	2004	-10.567066240009677	14.75167672812693	1489144
1489355	EDA	design of a gf(64)-ldpc decoder based on the ems algorithm	2013	-10.070396122099876	14.620333849528508	1489382
1489474	EDA	a novel high speed chinese abacus multiplier	2007	-7.73819325976854	13.67975948480094	1489501
1489639	EDA	optimizing and comparing cmos implementations of the c-element in 65nm technology: self-timed ring case	2010	-7.231119467143262	13.680152438130882	1489666
1489838	EDA	min-cut placement with global objective functions for large scale sea-of-gates arrays	1995	-7.404255425461045	11.448523427033852	1489865
1490036	Arch	vlsi implementation of a sequential monte carlo receiver	2006	-9.996283479115819	14.808871568433595	1490063
1490137	Arch	an energy-efficient network-on-chip-based reconfigurable viterbi decoder architecture	2018	-9.857217720175552	14.830247436373256	1490164
1490240	Theory	graph algorithms on a tree-structured parallel computer	1984	-11.07676004138258	11.6194934320935	1490267
1490346	EDA	general purpose router	1987	-7.297214914523455	11.400138614242534	1490373
1490348	HPC	fpga realization of fir filters for high-speed and medium-speed by using modified distributed arithmetic architectures	2010	-8.626481694991543	13.666690281994086	1490375
1490489	Networks	low-latency median filter core for hardware implementation of 5 × 5 median filtering	2017	-8.730064027269737	13.658837744435072	1490516
1490502	Logic	a method for efficient parallel computation of tate pairing	2012	-9.720431473338664	12.8702329275515	1490529
1490807	HPC	network coding over the 232−5 prime field	2013	-10.951346054596462	14.327158133484428	1490834
1490842	Crypto	modular integer arithmetic	2008	-9.613711477339935	12.860994775018174	1490869
1490954	EDA	automatic bus planner for dense pcbs	2009	-7.4894073156977985	11.484817020048432	1490981
1491031	Theory	putting fürer algorithm into practice with the bpas library	2018	-10.168553786482658	12.135697566424891	1491058
1491200	ML	one-step short-length dct algorithms with data representation in the direct sum of the associative algebras	1997	-9.994878644240552	12.503696291781043	1491227
1491701	EDA	controlled timing-error acceptance for low energy idct design	2011	-7.704699429130941	14.112555549032994	1491728
1491965	Embedded	compatible number representations	1975	-9.130189464424694	12.590497742001785	1491992
1492027	NLP	an efficient residue to weighted converter for a new residue number system	1998	-8.91354139437781	13.559541245096796	1492054
1492165	Theory	a systolic vlsi matrix for a family of fundamental searching problems	1983	-8.791193614359493	11.959982368449252	1492192
1492180	Theory	generalized maiorana–mcfarland construction of resilient boolean functions with high nonlinearity and good algebraic properties	2014	-11.039075422725306	12.878100917962971	1492207
1492542	Arch	computation of boolean matrix chain products in 3d reram	2017	-8.564032402366077	12.047221089344044	1492569
1492666	EDA	multiplier-free band-selectable digital filters	2004	-8.424730236531763	13.810194415570292	1492693
1492699	EDA	fastroute 2.0: a high-quality and efficient global router	2007	-7.4470481267657505	11.47757258526602	1492726
1492747	EDA	optimal combined word-length allocation and architectural synthesis of digital signal processing circuits	2006	-8.18870623867205	13.319973455516367	1492774
1492816	Vision	matrix-based ramanujan-sums transforms	2013	-10.556491302004831	12.616604145206766	1492843
1493007	ML	a novel algorithm for all pairs shortest path problem based on matrix multiplication and pulse coupled neural network	2011	-9.86115833211506	11.91801722025138	1493034
1493018	EDA	7.7 enterprise-grade 6x fast read and 5x highly reliable ssd with tlc nand-flash memory for big-data storage	2015	-8.491622942230299	14.519806548908686	1493045
1493077	Crypto	on multiple output bent functions	2012	-11.095762411840848	12.724317527155707	1493104
1493116	Embedded	error-checking logic for arithmetic-type operations of a processor	1968	-9.997094069821069	13.569150853135731	1493143
1493347	Arch	reciprocal and reciprocal square root units with operand modification and multiplication	2006	-8.946460584931081	13.358001532645247	1493374
1493650	EDA	bijective digital error-control coding, part ii: quantum viterbi circuit synthesis	2008	-10.35476792012058	14.066400093147376	1493677
1494035	Vision	a fully-pipelined solutions constructor for dynamic programming problems	1991	-9.187914209245724	12.135494513368853	1494062
1494668	HPC	a new matrix vector product systolic array	1994	-8.887820458497838	12.771733102698102	1494695
1494723	HPC	domain-specific optimization of signal recognition targeting fpgas	2011	-8.873040450557136	13.27696895541238	1494750
1494923	Arch	beyond bits: a quaternary fpga architecture using multi-vt multi-vdd fdsoi devices	2018	-7.423714076791778	13.29424972504695	1494950
1494996	Arch	multi-version coding with side information	2018	-10.876689941745678	14.973064840233553	1495023
1494999	Theory	node-disjoint paths algorithm in a transposition graph	2006	-10.710781229790244	11.89701630079545	1495026
1495416	EDA	advanced ternary cam circuits on 0.13 μm logic process technology	2004	-7.483851207679613	13.859448990045935	1495443
1495576	ML	efficient two-write wom-codes for non-volatile memories	2015	-10.500174675565654	14.531033963399965	1495603
1495740	DB	a mixed-precision fused multiply and add	2011	-9.034114323888435	12.90487587193526	1495767
1496057	Logic	optimal parallel encoding and decoding algorithms for trees	1992	-10.127584811322492	11.460671199496689	1496084
1496403	HPC	improved weighted bit flip voting decoding algorithm for generalized ldpc	2012	-10.70462126568118	14.797793402880494	1496430
1496432	EDA	self-aligned double patterning decomposition for overlay minimization and hot spot detection	2011	-7.523459412904981	11.348454470822071	1496459
1496468	Theory	a new algorithm for multiplication in finite fields	1989	-10.023573325583	12.610898140287613	1496495
1497379	Theory	pseudorandom vector generation by the inverse method	1994	-10.975503499278052	12.795695292602735	1497406
1497480	Theory	analysing the cache behaviour of non-uniform distribution sorting algorithms	2000	-9.066816254750282	12.010322615479419	1497507
1497549	Arch	efficient encoding for generalized reed solomon codes	2011	-10.729151592607646	14.084881815940742	1497576
1497765	HPC	a high speed encoder for recursive systematic convolutive codes	2002	-10.187909715949633	14.865841237048281	1497792
1497998	EDA	layout algorithms for vlsi deisgn.	1996	-7.762400760194978	11.343981689111422	1498025
1499173	EDA	information and communications security	2003	-9.623757987562193	13.016154402710338	1499200
1499267	Arch	construction of efficient or-based deletion - tolerant coding schemes	2006	-10.212138362711503	13.931626425415768	1499294
1499286	Theory	influences of gate operation errors in the quantum counting algorithm	2006	-10.950007260638293	12.607288035011045	1499313
1499319	HPC	vlsi design of a parallel mcmc-based mimo detector with multiplier-free gibbs samplers	2014	-10.330532404100754	15.077651037815928	1499346
1499422	EDA	a novel power efficient 0.64-gflops fused 32-bit reversible floating point arithmetic unit architecture for digital signal processing applications	2017	-8.238299873814222	13.693906580556044	1499449
1499515	EDA	simultaneous template optimization and mask assignment for dsa with multiple patterning	2016	-7.44157065135482	11.399768433456854	1499542
1499545	EDA	design of a multiple-valued rule-programmable matching vlsi chip for real-time rule-based systems	1992	-7.594659427065716	12.793896048127008	1499572
1499689	Robotics	a cordic based array architecture for complex discrete wavelet transform	2001	-9.069646640296114	13.533828347267285	1499716
1499727	Theory	two-segmented channel routing is strong np-complete	1997	-8.253041567713872	11.338327518034886	1499754
1500345	Theory	formal analysis of a systolic system for finite element stiffness matrices	1985	-8.982437709131194	12.452698090025814	1500372
1500810	EDA	analysis of stochastic logic circuits in unipolar, bipolar and hybrid formats	2017	-7.594933225788809	12.504433379212365	1500837
1501163	AI	five-step fft algorithm with reduced computational complexity	2007	-9.344681705030444	13.031374334280901	1501190
1501572	Arch	hardware architectures for successive cancellation decoding of polar codes	2011	-10.751930470927755	14.687129932282904	1501599
1501799	Vision	an architecture for addition and subtraction of long word length numbers in the logarithmic number system	1990	-9.165367235822913	13.147963823260193	1501826
1501844	Arch	latency in local, two-dimensional, fault-tolerant quantum computing	2009	-10.524425445826456	13.935869046311232	1501871
1502337	EDA	a flexible fpga-based quasi-cyclic ldpc decoder	2017	-9.859962801382252	15.057787282903902	1502364
1502352	EDA	an efficient segmental bus-invert coding method for instruction memory data bus switching reduction	2009	-7.2892863102284915	13.374506818439274	1502379
1502426	DB	errata: a new additive pseudorandom number generator for extremely short word-lengths	1972	-10.707256826493717	13.02365737553412	1502453
1502695	HPC	highly efficient fast architectures for discrete wavelet transforms based on their flowgraph representation	2000	-9.085102336804908	13.24111332508208	1502722
1502718	Graphics	software for doubled-precision floating-point computations	1981	-9.339922045190363	12.220517027849805	1502745
1502953	HPC	transitive closure and graph component labeling on realistic processor arrays based on reconfigurable mesh network	1991	-9.307223693683405	12.040516833783641	1502980
1503304	Theory	on-line adaptive canonical prefix coding with bounded compression loss	2001	-9.686617217672762	11.982693004938358	1503331
1503312	Logic	treewidth computation and kernelization in the parallel external memory model	2014	-10.122455976969274	11.410557840673082	1503339
1503328	Crypto	advances in cryptology — asiacrypt 2002	2002	-9.99720576594974	12.172781816382338	1503355
1503380	Theory	reversible arithmetic logic unit	2011	-7.842818280701613	12.166560131404973	1503407
1503591	Networks	relaxed $k$ -best mimo signal detector design and vlsi implementation	2007	-10.138341171708136	15.068466341565106	1503618
1503741	EDA	flip-chip routing with unified area-i/o pad assignments for package-board co-design	2009	-7.578393026400678	11.47462956518815	1503768
1504067	Embedded	fast bit-parallel binary multipliers based on type-i pentanomials	2018	-9.379053863727933	13.163808795675724	1504094
1504215	EDA	on the design of approximate restoring dividers for error-tolerant applications	2016	-8.320755976263122	13.443838856362145	1504242
1504257	EDA	rns reverse converters for moduli sets with dynamic ranges of 9n-bit	2016	-8.825184473288322	13.46638561268736	1504284
1504403	EDA	analytical redundancy based approach for concurrent fault detection in linear digital systems	2000	-8.649165343455195	13.035103269101867	1504430
1504873	Arch	exploitation of stragglers in coded computation	2018	-10.804115901427922	14.355703626267955	1504900
1505215	Crypto	what is the inverse of repeated square and multiply algorithm?	2006	-10.28603024390817	12.31520930719832	1505242
1505334	EDA	design of viterbi decoder with minimum transition hybrid register exchange processing	2010	-9.880435918048914	14.49650549521118	1505361
1505524	EDA	dragon2006: blockage-aware congestion-controlling mixed-size placer	2006	-7.502804442411801	11.481621626494533	1505551
1505548	Vision	equally spaced polynomials, dual bases, and multiplication in f2n	2002	-10.153999543906664	12.719553380460136	1505575
1506442	Crypto	algebraic feedback shift registers based on function fields	2004	-10.987014389899683	12.85393529019498	1506469
1506448	EDA	fpga implementation of sdr based cfo estimation and compensation circuit for ofdm system	2012	-9.802965063574328	14.84668381144382	1506475
1506526	EDA	a new algorithm for routing tree construction with buffer insertion and wire sizing under obstacle constraints	2001	-7.631314418212486	11.407860163977046	1506553
1506685	EDA	a chip design of radix-4/2 64b/32b signed and unsigned integer divider using compass cell library	1999	-8.363485407906769	13.825846052641994	1506712
1506716	HPC	a new approach for the design of linear systolic arrays for computing third-order cumulants	1997	-9.117268928933631	12.829291892304433	1506743
1506997	Vision	radix-16 signed-digit division	1990	-9.483360637371543	12.65897743021837	1507024
1507004	EDA	an inversion-based synthesis approach for area and power efficient arithmetic sum-of-products	2008	-7.821754339809535	13.439035487378565	1507031
1507129	Visualization	implementation of multiplication, modulo a prime number, with applications to number theoretic transforms	1980	-9.0993323040382	13.032747587103705	1507156
1507194	Embedded	signed modified reflected binary code	1976	-9.983008404441854	12.309099991421116	1507221
1507213	Theory	deterministic versus probabilistic factorization of integral polynomials	1982	-10.355887583632118	11.509584018536525	1507240
1507222	DB	analysis of quorum-based protocols for distributed (k+1)-exclusion	1995	-8.758627577213673	15.057414519258671	1507249
1507313	ML	tracking forecast memories for stochastic decoding	2011	-11.044340164749274	14.665021029524365	1507340
1507546	Theory	a synchronous algorithm for shortest paths on a tree machine	1992	-10.314333316309401	11.742232872155176	1507573
1507855	Robotics	design of a d-phy chip for mobile display interface supporting mipi standard	2012	-7.4843081714087	14.489952208032296	1507882
1508017	OS	storing a collection of differentially compressed files recursively	2014	-8.963599589901298	11.514548712086125	1508044
1508150	EDA	faster and energy-efficient signed multipliers	2013	-8.238436971098599	12.867765381467626	1508177
1508279	EDA	the synthesis of robust polynomial arithmetic with stochastic logic	2008	-7.938301937211933	12.713439427908842	1508306
1508454	Robotics	a new multi-path tree-search fsvq architecture for image/video sequence coding	1995	-10.69711891099322	14.815415761815615	1508481
1508841	Vision	statistical carry lookahead adders	1996	-8.23272259561491	13.236784538381727	1508868
1509059	EDA	an efficient implementation of online arithmetic	2016	-8.678507501069934	13.548907758245365	1509086
1509224	EDA	ultra low-power, high-speed digital comparator	2018	-7.2441418046146	13.84499697666575	1509251
1509391	Robotics	low cost logarithmic techniques for high-precision computations	2003	-8.826025917534713	13.037547304900489	1509418
1509603	Crypto	factorization of a 512-bit rsa modulus	2000	-9.945662248792948	12.474707025105412	1509630
1509838	EDA	o(n) layout-coloring for multiple-patterning lithography and conflict-removal using compaction	2012	-7.31491862187105	11.682949919957213	1509865
1510095	Theory	explicit codes minimizing repair bandwidth for distributed storage	2010	-10.989517079613988	14.702760988643472	1510122
1510314	HPC	efficient incremental optimal chain partition of distributed program traces	2006	-10.464164905739553	11.373100002468295	1510341
1510454	ML	performance of a very large-scale neighborhood for minimizing makespan on parallel machines	2006	-9.059670487506855	11.857219045861767	1510481
1510942	Crypto	nonlinear generators of binary sequences with controllable complexity and double key	1990	-10.56980195128935	12.995854442796025	1510969
1511142	Robotics	parallel structure of gf (214) and gf (216) multipliers based on composite finite fields	2011	-9.931294878863099	14.609244410044036	1511169
1511294	Logic	the chinese remainder theorem and the prime memory system	1993	-9.091636759803698	12.505403803064942	1511321
1511309	Vision	offset dmr: a low overhead soft error detection and correction technique for transform-based convolution	2011	-8.91798958694818	13.452890751395659	1511336
1511473	HPC	a systolic array structure for matrix multiplication in the residue number system	1987	-8.896270772140461	13.427306740028735	1511500
1511651	EDA	efficient vlsi design of a reverse rns converter for new flexible 4-moduli set (2p+k, 2p+1, 2p−1, 22p+1)	2009	-8.501314269617113	13.654933469118884	1511678
