/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* PWM */
.set PWM__0__DR, CYREG_GPIO_PRT7_DR
.set PWM__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set PWM__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set PWM__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set PWM__0__HSIOM, CYREG_HSIOM_PORT_SEL7
.set PWM__0__HSIOM_MASK, 0x0000000F
.set PWM__0__HSIOM_SHIFT, 0
.set PWM__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set PWM__0__INTR, CYREG_GPIO_PRT7_INTR
.set PWM__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set PWM__0__INTSTAT, CYREG_GPIO_PRT7_INTR
.set PWM__0__MASK, 0x01
.set PWM__0__PC, CYREG_GPIO_PRT7_PC
.set PWM__0__PC2, CYREG_GPIO_PRT7_PC2
.set PWM__0__PORT, 7
.set PWM__0__PS, CYREG_GPIO_PRT7_PS
.set PWM__0__SHIFT, 0
.set PWM__DR, CYREG_GPIO_PRT7_DR
.set PWM__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set PWM__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set PWM__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set PWM__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set PWM__INTR, CYREG_GPIO_PRT7_INTR
.set PWM__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set PWM__INTSTAT, CYREG_GPIO_PRT7_INTR
.set PWM__MASK, 0x01
.set PWM__PC, CYREG_GPIO_PRT7_PC
.set PWM__PC2, CYREG_GPIO_PRT7_PC2
.set PWM__PORT, 7
.set PWM__PS, CYREG_GPIO_PRT7_PS
.set PWM__SHIFT, 0
.set PWM_Motor_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set PWM_Motor_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set PWM_Motor_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set PWM_Motor_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set PWM_Motor_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set PWM_Motor_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set PWM_Motor_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set PWM_Motor_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set PWM_Motor_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set PWM_Motor_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set PWM_Motor_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set PWM_Motor_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set PWM_Motor_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set PWM_Motor_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* Pin_1 */
.set Pin_1__0__DR, CYREG_GPIO_PRT4_DR
.set Pin_1__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set Pin_1__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set Pin_1__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set Pin_1__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set Pin_1__0__HSIOM_MASK, 0x0000000F
.set Pin_1__0__HSIOM_SHIFT, 0
.set Pin_1__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_1__0__INTR, CYREG_GPIO_PRT4_INTR
.set Pin_1__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_1__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set Pin_1__0__MASK, 0x01
.set Pin_1__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set Pin_1__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set Pin_1__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set Pin_1__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set Pin_1__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set Pin_1__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set Pin_1__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set Pin_1__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set Pin_1__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set Pin_1__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set Pin_1__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set Pin_1__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set Pin_1__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set Pin_1__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set Pin_1__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set Pin_1__0__PC, CYREG_GPIO_PRT4_PC
.set Pin_1__0__PC2, CYREG_GPIO_PRT4_PC2
.set Pin_1__0__PORT, 4
.set Pin_1__0__PS, CYREG_GPIO_PRT4_PS
.set Pin_1__0__SHIFT, 0
.set Pin_1__DR, CYREG_GPIO_PRT4_DR
.set Pin_1__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set Pin_1__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set Pin_1__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set Pin_1__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_1__INTR, CYREG_GPIO_PRT4_INTR
.set Pin_1__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_1__INTSTAT, CYREG_GPIO_PRT4_INTR
.set Pin_1__MASK, 0x01
.set Pin_1__PA__CFG0, CYREG_UDB_PA5_CFG0
.set Pin_1__PA__CFG1, CYREG_UDB_PA5_CFG1
.set Pin_1__PA__CFG10, CYREG_UDB_PA5_CFG10
.set Pin_1__PA__CFG11, CYREG_UDB_PA5_CFG11
.set Pin_1__PA__CFG12, CYREG_UDB_PA5_CFG12
.set Pin_1__PA__CFG13, CYREG_UDB_PA5_CFG13
.set Pin_1__PA__CFG14, CYREG_UDB_PA5_CFG14
.set Pin_1__PA__CFG2, CYREG_UDB_PA5_CFG2
.set Pin_1__PA__CFG3, CYREG_UDB_PA5_CFG3
.set Pin_1__PA__CFG4, CYREG_UDB_PA5_CFG4
.set Pin_1__PA__CFG5, CYREG_UDB_PA5_CFG5
.set Pin_1__PA__CFG6, CYREG_UDB_PA5_CFG6
.set Pin_1__PA__CFG7, CYREG_UDB_PA5_CFG7
.set Pin_1__PA__CFG8, CYREG_UDB_PA5_CFG8
.set Pin_1__PA__CFG9, CYREG_UDB_PA5_CFG9
.set Pin_1__PC, CYREG_GPIO_PRT4_PC
.set Pin_1__PC2, CYREG_GPIO_PRT4_PC2
.set Pin_1__PORT, 4
.set Pin_1__PS, CYREG_GPIO_PRT4_PS
.set Pin_1__SHIFT, 0

/* Pin_2 */
.set Pin_2__0__DR, CYREG_GPIO_PRT4_DR
.set Pin_2__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set Pin_2__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set Pin_2__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set Pin_2__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set Pin_2__0__HSIOM_MASK, 0x000000F0
.set Pin_2__0__HSIOM_SHIFT, 4
.set Pin_2__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_2__0__INTR, CYREG_GPIO_PRT4_INTR
.set Pin_2__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_2__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set Pin_2__0__MASK, 0x02
.set Pin_2__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set Pin_2__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set Pin_2__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set Pin_2__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set Pin_2__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set Pin_2__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set Pin_2__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set Pin_2__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set Pin_2__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set Pin_2__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set Pin_2__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set Pin_2__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set Pin_2__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set Pin_2__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set Pin_2__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set Pin_2__0__PC, CYREG_GPIO_PRT4_PC
.set Pin_2__0__PC2, CYREG_GPIO_PRT4_PC2
.set Pin_2__0__PORT, 4
.set Pin_2__0__PS, CYREG_GPIO_PRT4_PS
.set Pin_2__0__SHIFT, 1
.set Pin_2__DR, CYREG_GPIO_PRT4_DR
.set Pin_2__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set Pin_2__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set Pin_2__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set Pin_2__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_2__INTR, CYREG_GPIO_PRT4_INTR
.set Pin_2__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_2__INTSTAT, CYREG_GPIO_PRT4_INTR
.set Pin_2__MASK, 0x02
.set Pin_2__PA__CFG0, CYREG_UDB_PA5_CFG0
.set Pin_2__PA__CFG1, CYREG_UDB_PA5_CFG1
.set Pin_2__PA__CFG10, CYREG_UDB_PA5_CFG10
.set Pin_2__PA__CFG11, CYREG_UDB_PA5_CFG11
.set Pin_2__PA__CFG12, CYREG_UDB_PA5_CFG12
.set Pin_2__PA__CFG13, CYREG_UDB_PA5_CFG13
.set Pin_2__PA__CFG14, CYREG_UDB_PA5_CFG14
.set Pin_2__PA__CFG2, CYREG_UDB_PA5_CFG2
.set Pin_2__PA__CFG3, CYREG_UDB_PA5_CFG3
.set Pin_2__PA__CFG4, CYREG_UDB_PA5_CFG4
.set Pin_2__PA__CFG5, CYREG_UDB_PA5_CFG5
.set Pin_2__PA__CFG6, CYREG_UDB_PA5_CFG6
.set Pin_2__PA__CFG7, CYREG_UDB_PA5_CFG7
.set Pin_2__PA__CFG8, CYREG_UDB_PA5_CFG8
.set Pin_2__PA__CFG9, CYREG_UDB_PA5_CFG9
.set Pin_2__PC, CYREG_GPIO_PRT4_PC
.set Pin_2__PC2, CYREG_GPIO_PRT4_PC2
.set Pin_2__PORT, 4
.set Pin_2__PS, CYREG_GPIO_PRT4_PS
.set Pin_2__SHIFT, 1

/* Pin_3 */
.set Pin_3__0__DR, CYREG_GPIO_PRT4_DR
.set Pin_3__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set Pin_3__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set Pin_3__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set Pin_3__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set Pin_3__0__HSIOM_MASK, 0x00000F00
.set Pin_3__0__HSIOM_SHIFT, 8
.set Pin_3__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_3__0__INTR, CYREG_GPIO_PRT4_INTR
.set Pin_3__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_3__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set Pin_3__0__MASK, 0x04
.set Pin_3__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set Pin_3__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set Pin_3__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set Pin_3__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set Pin_3__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set Pin_3__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set Pin_3__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set Pin_3__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set Pin_3__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set Pin_3__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set Pin_3__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set Pin_3__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set Pin_3__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set Pin_3__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set Pin_3__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set Pin_3__0__PC, CYREG_GPIO_PRT4_PC
.set Pin_3__0__PC2, CYREG_GPIO_PRT4_PC2
.set Pin_3__0__PORT, 4
.set Pin_3__0__PS, CYREG_GPIO_PRT4_PS
.set Pin_3__0__SHIFT, 2
.set Pin_3__DR, CYREG_GPIO_PRT4_DR
.set Pin_3__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set Pin_3__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set Pin_3__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set Pin_3__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_3__INTR, CYREG_GPIO_PRT4_INTR
.set Pin_3__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_3__INTSTAT, CYREG_GPIO_PRT4_INTR
.set Pin_3__MASK, 0x04
.set Pin_3__PA__CFG0, CYREG_UDB_PA5_CFG0
.set Pin_3__PA__CFG1, CYREG_UDB_PA5_CFG1
.set Pin_3__PA__CFG10, CYREG_UDB_PA5_CFG10
.set Pin_3__PA__CFG11, CYREG_UDB_PA5_CFG11
.set Pin_3__PA__CFG12, CYREG_UDB_PA5_CFG12
.set Pin_3__PA__CFG13, CYREG_UDB_PA5_CFG13
.set Pin_3__PA__CFG14, CYREG_UDB_PA5_CFG14
.set Pin_3__PA__CFG2, CYREG_UDB_PA5_CFG2
.set Pin_3__PA__CFG3, CYREG_UDB_PA5_CFG3
.set Pin_3__PA__CFG4, CYREG_UDB_PA5_CFG4
.set Pin_3__PA__CFG5, CYREG_UDB_PA5_CFG5
.set Pin_3__PA__CFG6, CYREG_UDB_PA5_CFG6
.set Pin_3__PA__CFG7, CYREG_UDB_PA5_CFG7
.set Pin_3__PA__CFG8, CYREG_UDB_PA5_CFG8
.set Pin_3__PA__CFG9, CYREG_UDB_PA5_CFG9
.set Pin_3__PC, CYREG_GPIO_PRT4_PC
.set Pin_3__PC2, CYREG_GPIO_PRT4_PC2
.set Pin_3__PORT, 4
.set Pin_3__PS, CYREG_GPIO_PRT4_PS
.set Pin_3__SHIFT, 2

/* Pin_4 */
.set Pin_4__0__DR, CYREG_GPIO_PRT4_DR
.set Pin_4__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set Pin_4__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set Pin_4__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set Pin_4__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set Pin_4__0__HSIOM_MASK, 0x0000F000
.set Pin_4__0__HSIOM_SHIFT, 12
.set Pin_4__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_4__0__INTR, CYREG_GPIO_PRT4_INTR
.set Pin_4__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_4__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set Pin_4__0__MASK, 0x08
.set Pin_4__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set Pin_4__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set Pin_4__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set Pin_4__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set Pin_4__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set Pin_4__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set Pin_4__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set Pin_4__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set Pin_4__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set Pin_4__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set Pin_4__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set Pin_4__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set Pin_4__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set Pin_4__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set Pin_4__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set Pin_4__0__PC, CYREG_GPIO_PRT4_PC
.set Pin_4__0__PC2, CYREG_GPIO_PRT4_PC2
.set Pin_4__0__PORT, 4
.set Pin_4__0__PS, CYREG_GPIO_PRT4_PS
.set Pin_4__0__SHIFT, 3
.set Pin_4__DR, CYREG_GPIO_PRT4_DR
.set Pin_4__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set Pin_4__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set Pin_4__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set Pin_4__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_4__INTR, CYREG_GPIO_PRT4_INTR
.set Pin_4__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_4__INTSTAT, CYREG_GPIO_PRT4_INTR
.set Pin_4__MASK, 0x08
.set Pin_4__PA__CFG0, CYREG_UDB_PA5_CFG0
.set Pin_4__PA__CFG1, CYREG_UDB_PA5_CFG1
.set Pin_4__PA__CFG10, CYREG_UDB_PA5_CFG10
.set Pin_4__PA__CFG11, CYREG_UDB_PA5_CFG11
.set Pin_4__PA__CFG12, CYREG_UDB_PA5_CFG12
.set Pin_4__PA__CFG13, CYREG_UDB_PA5_CFG13
.set Pin_4__PA__CFG14, CYREG_UDB_PA5_CFG14
.set Pin_4__PA__CFG2, CYREG_UDB_PA5_CFG2
.set Pin_4__PA__CFG3, CYREG_UDB_PA5_CFG3
.set Pin_4__PA__CFG4, CYREG_UDB_PA5_CFG4
.set Pin_4__PA__CFG5, CYREG_UDB_PA5_CFG5
.set Pin_4__PA__CFG6, CYREG_UDB_PA5_CFG6
.set Pin_4__PA__CFG7, CYREG_UDB_PA5_CFG7
.set Pin_4__PA__CFG8, CYREG_UDB_PA5_CFG8
.set Pin_4__PA__CFG9, CYREG_UDB_PA5_CFG9
.set Pin_4__PC, CYREG_GPIO_PRT4_PC
.set Pin_4__PC2, CYREG_GPIO_PRT4_PC2
.set Pin_4__PORT, 4
.set Pin_4__PS, CYREG_GPIO_PRT4_PS
.set Pin_4__SHIFT, 3

/* CAN_LED */
.set CAN_LED__0__DR, CYREG_GPIO_PRT2_DR
.set CAN_LED__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CAN_LED__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CAN_LED__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CAN_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set CAN_LED__0__HSIOM_MASK, 0x000F0000
.set CAN_LED__0__HSIOM_SHIFT, 16
.set CAN_LED__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CAN_LED__0__INTR, CYREG_GPIO_PRT2_INTR
.set CAN_LED__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CAN_LED__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CAN_LED__0__MASK, 0x10
.set CAN_LED__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CAN_LED__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CAN_LED__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CAN_LED__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CAN_LED__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CAN_LED__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CAN_LED__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CAN_LED__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CAN_LED__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CAN_LED__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CAN_LED__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CAN_LED__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CAN_LED__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CAN_LED__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CAN_LED__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CAN_LED__0__PC, CYREG_GPIO_PRT2_PC
.set CAN_LED__0__PC2, CYREG_GPIO_PRT2_PC2
.set CAN_LED__0__PORT, 2
.set CAN_LED__0__PS, CYREG_GPIO_PRT2_PS
.set CAN_LED__0__SHIFT, 4
.set CAN_LED__DR, CYREG_GPIO_PRT2_DR
.set CAN_LED__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CAN_LED__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CAN_LED__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CAN_LED__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CAN_LED__INTR, CYREG_GPIO_PRT2_INTR
.set CAN_LED__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CAN_LED__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CAN_LED__MASK, 0x10
.set CAN_LED__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CAN_LED__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CAN_LED__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CAN_LED__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CAN_LED__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CAN_LED__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CAN_LED__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CAN_LED__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CAN_LED__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CAN_LED__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CAN_LED__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CAN_LED__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CAN_LED__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CAN_LED__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CAN_LED__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CAN_LED__PC, CYREG_GPIO_PRT2_PC
.set CAN_LED__PC2, CYREG_GPIO_PRT2_PC2
.set CAN_LED__PORT, 2
.set CAN_LED__PS, CYREG_GPIO_PRT2_PS
.set CAN_LED__SHIFT, 4

/* Clock_3 */
.set Clock_3__CTRL_REGISTER, CYREG_PERI_PCLK_CTL11
.set Clock_3__DIV_ID, 0x00000040
.set Clock_3__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set Clock_3__PA_DIV_ID, 0x000000FF

/* Debug_1 */
.set Debug_1__0__DR, CYREG_GPIO_PRT2_DR
.set Debug_1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Debug_1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Debug_1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Debug_1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Debug_1__0__HSIOM_MASK, 0x0000F000
.set Debug_1__0__HSIOM_SHIFT, 12
.set Debug_1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Debug_1__0__INTR, CYREG_GPIO_PRT2_INTR
.set Debug_1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Debug_1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Debug_1__0__MASK, 0x08
.set Debug_1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Debug_1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Debug_1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Debug_1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Debug_1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Debug_1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Debug_1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Debug_1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Debug_1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Debug_1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Debug_1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Debug_1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Debug_1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Debug_1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Debug_1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Debug_1__0__PC, CYREG_GPIO_PRT2_PC
.set Debug_1__0__PC2, CYREG_GPIO_PRT2_PC2
.set Debug_1__0__PORT, 2
.set Debug_1__0__PS, CYREG_GPIO_PRT2_PS
.set Debug_1__0__SHIFT, 3
.set Debug_1__DR, CYREG_GPIO_PRT2_DR
.set Debug_1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Debug_1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Debug_1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Debug_1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Debug_1__INTR, CYREG_GPIO_PRT2_INTR
.set Debug_1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Debug_1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Debug_1__MASK, 0x08
.set Debug_1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Debug_1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Debug_1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Debug_1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Debug_1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Debug_1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Debug_1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Debug_1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Debug_1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Debug_1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Debug_1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Debug_1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Debug_1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Debug_1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Debug_1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Debug_1__PC, CYREG_GPIO_PRT2_PC
.set Debug_1__PC2, CYREG_GPIO_PRT2_PC2
.set Debug_1__PORT, 2
.set Debug_1__PS, CYREG_GPIO_PRT2_PS
.set Debug_1__SHIFT, 3

/* Debug_2 */
.set Debug_2__0__DR, CYREG_GPIO_PRT2_DR
.set Debug_2__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Debug_2__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Debug_2__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Debug_2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Debug_2__0__HSIOM_MASK, 0x00000F00
.set Debug_2__0__HSIOM_SHIFT, 8
.set Debug_2__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Debug_2__0__INTR, CYREG_GPIO_PRT2_INTR
.set Debug_2__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Debug_2__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Debug_2__0__MASK, 0x04
.set Debug_2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Debug_2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Debug_2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Debug_2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Debug_2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Debug_2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Debug_2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Debug_2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Debug_2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Debug_2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Debug_2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Debug_2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Debug_2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Debug_2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Debug_2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Debug_2__0__PC, CYREG_GPIO_PRT2_PC
.set Debug_2__0__PC2, CYREG_GPIO_PRT2_PC2
.set Debug_2__0__PORT, 2
.set Debug_2__0__PS, CYREG_GPIO_PRT2_PS
.set Debug_2__0__SHIFT, 2
.set Debug_2__DR, CYREG_GPIO_PRT2_DR
.set Debug_2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Debug_2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Debug_2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Debug_2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Debug_2__INTR, CYREG_GPIO_PRT2_INTR
.set Debug_2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Debug_2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Debug_2__MASK, 0x04
.set Debug_2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Debug_2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Debug_2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Debug_2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Debug_2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Debug_2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Debug_2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Debug_2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Debug_2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Debug_2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Debug_2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Debug_2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Debug_2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Debug_2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Debug_2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Debug_2__PC, CYREG_GPIO_PRT2_PC
.set Debug_2__PC2, CYREG_GPIO_PRT2_PC2
.set Debug_2__PORT, 2
.set Debug_2__PS, CYREG_GPIO_PRT2_PS
.set Debug_2__SHIFT, 2

/* Timer_1 */
.set Timer_1_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_1_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST2
.set Timer_1_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_1_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_1_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_1_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_1_TimerUDB_rstSts_stsreg__32BIT_MASK_REG, CYREG_UDB_W32_MSK2
.set Timer_1_TimerUDB_rstSts_stsreg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL2
.set Timer_1_TimerUDB_rstSts_stsreg__32BIT_STATUS_REG, CYREG_UDB_W32_ST2
.set Timer_1_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_1_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_UDB_W8_MSK2
.set Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST2
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST2
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_UDB_W8_ST2
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL2
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL2
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL2
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL2
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK2
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK2
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK2
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK2
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL2
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL2
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL2
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK2
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL2
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL2
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK2
.set Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A02
.set Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A12
.set Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D02
.set Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D12
.set Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F02
.set Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F12
.set Timer_1_TimerUDB_sT8_timerdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A02
.set Timer_1_TimerUDB_sT8_timerdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A12
.set Timer_1_TimerUDB_sT8_timerdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D02
.set Timer_1_TimerUDB_sT8_timerdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D12
.set Timer_1_TimerUDB_sT8_timerdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL2
.set Timer_1_TimerUDB_sT8_timerdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F02
.set Timer_1_TimerUDB_sT8_timerdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F12
.set Timer_1_TimerUDB_sT8_timerdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A2
.set Timer_1_TimerUDB_sT8_timerdp_u0__A0_REG, CYREG_UDB_W8_A02
.set Timer_1_TimerUDB_sT8_timerdp_u0__A1_REG, CYREG_UDB_W8_A12
.set Timer_1_TimerUDB_sT8_timerdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D2
.set Timer_1_TimerUDB_sT8_timerdp_u0__D0_REG, CYREG_UDB_W8_D02
.set Timer_1_TimerUDB_sT8_timerdp_u0__D1_REG, CYREG_UDB_W8_D12
.set Timer_1_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set Timer_1_TimerUDB_sT8_timerdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F2
.set Timer_1_TimerUDB_sT8_timerdp_u0__F0_REG, CYREG_UDB_W8_F02
.set Timer_1_TimerUDB_sT8_timerdp_u0__F1_REG, CYREG_UDB_W8_F12
.set Timer_1_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set Timer_1_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2

/* Array_LED */
.set Array_LED__0__DR, CYREG_GPIO_PRT1_DR
.set Array_LED__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Array_LED__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Array_LED__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Array_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Array_LED__0__HSIOM_MASK, 0x0F000000
.set Array_LED__0__HSIOM_SHIFT, 24
.set Array_LED__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Array_LED__0__INTR, CYREG_GPIO_PRT1_INTR
.set Array_LED__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Array_LED__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Array_LED__0__MASK, 0x40
.set Array_LED__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Array_LED__0__OUT_SEL_SHIFT, 12
.set Array_LED__0__OUT_SEL_VAL, 3
.set Array_LED__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Array_LED__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Array_LED__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Array_LED__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Array_LED__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Array_LED__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Array_LED__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Array_LED__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Array_LED__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Array_LED__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Array_LED__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Array_LED__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Array_LED__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Array_LED__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Array_LED__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Array_LED__0__PC, CYREG_GPIO_PRT1_PC
.set Array_LED__0__PC2, CYREG_GPIO_PRT1_PC2
.set Array_LED__0__PORT, 1
.set Array_LED__0__PS, CYREG_GPIO_PRT1_PS
.set Array_LED__0__SHIFT, 6
.set Array_LED__DR, CYREG_GPIO_PRT1_DR
.set Array_LED__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Array_LED__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Array_LED__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Array_LED__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Array_LED__INTR, CYREG_GPIO_PRT1_INTR
.set Array_LED__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Array_LED__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Array_LED__MASK, 0x40
.set Array_LED__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Array_LED__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Array_LED__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Array_LED__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Array_LED__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Array_LED__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Array_LED__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Array_LED__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Array_LED__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Array_LED__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Array_LED__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Array_LED__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Array_LED__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Array_LED__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Array_LED__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Array_LED__PC, CYREG_GPIO_PRT1_PC
.set Array_LED__PC2, CYREG_GPIO_PRT1_PC2
.set Array_LED__PORT, 1
.set Array_LED__PS, CYREG_GPIO_PRT1_PS
.set Array_LED__SHIFT, 6

/* ERROR_LED */
.set ERROR_LED__0__DR, CYREG_GPIO_PRT2_DR
.set ERROR_LED__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set ERROR_LED__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set ERROR_LED__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set ERROR_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set ERROR_LED__0__HSIOM_MASK, 0x000000F0
.set ERROR_LED__0__HSIOM_SHIFT, 4
.set ERROR_LED__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set ERROR_LED__0__INTR, CYREG_GPIO_PRT2_INTR
.set ERROR_LED__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set ERROR_LED__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set ERROR_LED__0__MASK, 0x02
.set ERROR_LED__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set ERROR_LED__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set ERROR_LED__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set ERROR_LED__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set ERROR_LED__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set ERROR_LED__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set ERROR_LED__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set ERROR_LED__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set ERROR_LED__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set ERROR_LED__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set ERROR_LED__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set ERROR_LED__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set ERROR_LED__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set ERROR_LED__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set ERROR_LED__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set ERROR_LED__0__PC, CYREG_GPIO_PRT2_PC
.set ERROR_LED__0__PC2, CYREG_GPIO_PRT2_PC2
.set ERROR_LED__0__PORT, 2
.set ERROR_LED__0__PS, CYREG_GPIO_PRT2_PS
.set ERROR_LED__0__SHIFT, 1
.set ERROR_LED__DR, CYREG_GPIO_PRT2_DR
.set ERROR_LED__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set ERROR_LED__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set ERROR_LED__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set ERROR_LED__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set ERROR_LED__INTR, CYREG_GPIO_PRT2_INTR
.set ERROR_LED__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set ERROR_LED__INTSTAT, CYREG_GPIO_PRT2_INTR
.set ERROR_LED__MASK, 0x02
.set ERROR_LED__PA__CFG0, CYREG_UDB_PA2_CFG0
.set ERROR_LED__PA__CFG1, CYREG_UDB_PA2_CFG1
.set ERROR_LED__PA__CFG10, CYREG_UDB_PA2_CFG10
.set ERROR_LED__PA__CFG11, CYREG_UDB_PA2_CFG11
.set ERROR_LED__PA__CFG12, CYREG_UDB_PA2_CFG12
.set ERROR_LED__PA__CFG13, CYREG_UDB_PA2_CFG13
.set ERROR_LED__PA__CFG14, CYREG_UDB_PA2_CFG14
.set ERROR_LED__PA__CFG2, CYREG_UDB_PA2_CFG2
.set ERROR_LED__PA__CFG3, CYREG_UDB_PA2_CFG3
.set ERROR_LED__PA__CFG4, CYREG_UDB_PA2_CFG4
.set ERROR_LED__PA__CFG5, CYREG_UDB_PA2_CFG5
.set ERROR_LED__PA__CFG6, CYREG_UDB_PA2_CFG6
.set ERROR_LED__PA__CFG7, CYREG_UDB_PA2_CFG7
.set ERROR_LED__PA__CFG8, CYREG_UDB_PA2_CFG8
.set ERROR_LED__PA__CFG9, CYREG_UDB_PA2_CFG9
.set ERROR_LED__PC, CYREG_GPIO_PRT2_PC
.set ERROR_LED__PC2, CYREG_GPIO_PRT2_PC2
.set ERROR_LED__PORT, 2
.set ERROR_LED__PS, CYREG_GPIO_PRT2_PS
.set ERROR_LED__SHIFT, 1

/* led_timer */
.set led_timer__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set led_timer__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set led_timer__INTC_MASK, 0x04
.set led_timer__INTC_NUMBER, 2
.set led_timer__INTC_PRIOR_MASK, 0xC00000
.set led_timer__INTC_PRIOR_NUM, 3
.set led_timer__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set led_timer__INTC_SET_EN_REG, CYREG_CM0_ISER
.set led_timer__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* StripLights */
.set StripLights_B_WS2811_ctrl__0__MASK, 0x01
.set StripLights_B_WS2811_ctrl__0__POS, 0
.set StripLights_B_WS2811_ctrl__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL5
.set StripLights_B_WS2811_ctrl__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL5
.set StripLights_B_WS2811_ctrl__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL5
.set StripLights_B_WS2811_ctrl__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL5
.set StripLights_B_WS2811_ctrl__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL5
.set StripLights_B_WS2811_ctrl__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK5
.set StripLights_B_WS2811_ctrl__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK5
.set StripLights_B_WS2811_ctrl__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK5
.set StripLights_B_WS2811_ctrl__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK5
.set StripLights_B_WS2811_ctrl__3__MASK, 0x08
.set StripLights_B_WS2811_ctrl__3__POS, 3
.set StripLights_B_WS2811_ctrl__4__MASK, 0x10
.set StripLights_B_WS2811_ctrl__4__POS, 4
.set StripLights_B_WS2811_ctrl__5__MASK, 0x20
.set StripLights_B_WS2811_ctrl__5__POS, 5
.set StripLights_B_WS2811_ctrl__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL5
.set StripLights_B_WS2811_ctrl__CONTROL_REG, CYREG_UDB_W8_CTL5
.set StripLights_B_WS2811_ctrl__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST5
.set StripLights_B_WS2811_ctrl__COUNT_REG, CYREG_UDB_W8_CTL5
.set StripLights_B_WS2811_ctrl__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST5
.set StripLights_B_WS2811_ctrl__MASK, 0x39
.set StripLights_B_WS2811_ctrl__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK5
.set StripLights_B_WS2811_ctrl__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK5
.set StripLights_B_WS2811_ctrl__PERIOD_REG, CYREG_UDB_W8_MSK5
.set StripLights_B_WS2811_dshifter_u0__16BIT_A0_REG, CYREG_UDB_W16_A05
.set StripLights_B_WS2811_dshifter_u0__16BIT_A1_REG, CYREG_UDB_W16_A15
.set StripLights_B_WS2811_dshifter_u0__16BIT_D0_REG, CYREG_UDB_W16_D05
.set StripLights_B_WS2811_dshifter_u0__16BIT_D1_REG, CYREG_UDB_W16_D15
.set StripLights_B_WS2811_dshifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL5
.set StripLights_B_WS2811_dshifter_u0__16BIT_F0_REG, CYREG_UDB_W16_F05
.set StripLights_B_WS2811_dshifter_u0__16BIT_F1_REG, CYREG_UDB_W16_F15
.set StripLights_B_WS2811_dshifter_u0__A0_A1_REG, CYREG_UDB_CAT16_A5
.set StripLights_B_WS2811_dshifter_u0__A0_REG, CYREG_UDB_W8_A05
.set StripLights_B_WS2811_dshifter_u0__A1_REG, CYREG_UDB_W8_A15
.set StripLights_B_WS2811_dshifter_u0__D0_D1_REG, CYREG_UDB_CAT16_D5
.set StripLights_B_WS2811_dshifter_u0__D0_REG, CYREG_UDB_W8_D05
.set StripLights_B_WS2811_dshifter_u0__D1_REG, CYREG_UDB_W8_D15
.set StripLights_B_WS2811_dshifter_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL5
.set StripLights_B_WS2811_dshifter_u0__F0_F1_REG, CYREG_UDB_CAT16_F5
.set StripLights_B_WS2811_dshifter_u0__F0_REG, CYREG_UDB_W8_F05
.set StripLights_B_WS2811_dshifter_u0__F1_REG, CYREG_UDB_W8_F15
.set StripLights_B_WS2811_dshifter_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK5
.set StripLights_B_WS2811_dshifter_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK5
.set StripLights_B_WS2811_pwm8_u0__16BIT_A0_REG, CYREG_UDB_W16_A03
.set StripLights_B_WS2811_pwm8_u0__16BIT_A1_REG, CYREG_UDB_W16_A13
.set StripLights_B_WS2811_pwm8_u0__16BIT_D0_REG, CYREG_UDB_W16_D03
.set StripLights_B_WS2811_pwm8_u0__16BIT_D1_REG, CYREG_UDB_W16_D13
.set StripLights_B_WS2811_pwm8_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL3
.set StripLights_B_WS2811_pwm8_u0__16BIT_F0_REG, CYREG_UDB_W16_F03
.set StripLights_B_WS2811_pwm8_u0__16BIT_F1_REG, CYREG_UDB_W16_F13
.set StripLights_B_WS2811_pwm8_u0__32BIT_A0_REG, CYREG_UDB_W32_A03
.set StripLights_B_WS2811_pwm8_u0__32BIT_A1_REG, CYREG_UDB_W32_A13
.set StripLights_B_WS2811_pwm8_u0__32BIT_D0_REG, CYREG_UDB_W32_D03
.set StripLights_B_WS2811_pwm8_u0__32BIT_D1_REG, CYREG_UDB_W32_D13
.set StripLights_B_WS2811_pwm8_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL3
.set StripLights_B_WS2811_pwm8_u0__32BIT_F0_REG, CYREG_UDB_W32_F03
.set StripLights_B_WS2811_pwm8_u0__32BIT_F1_REG, CYREG_UDB_W32_F13
.set StripLights_B_WS2811_pwm8_u0__A0_A1_REG, CYREG_UDB_CAT16_A3
.set StripLights_B_WS2811_pwm8_u0__A0_REG, CYREG_UDB_W8_A03
.set StripLights_B_WS2811_pwm8_u0__A1_REG, CYREG_UDB_W8_A13
.set StripLights_B_WS2811_pwm8_u0__D0_D1_REG, CYREG_UDB_CAT16_D3
.set StripLights_B_WS2811_pwm8_u0__D0_REG, CYREG_UDB_W8_D03
.set StripLights_B_WS2811_pwm8_u0__D1_REG, CYREG_UDB_W8_D13
.set StripLights_B_WS2811_pwm8_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set StripLights_B_WS2811_pwm8_u0__F0_F1_REG, CYREG_UDB_CAT16_F3
.set StripLights_B_WS2811_pwm8_u0__F0_REG, CYREG_UDB_W8_F03
.set StripLights_B_WS2811_pwm8_u0__F1_REG, CYREG_UDB_W8_F13
.set StripLights_B_WS2811_pwm8_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set StripLights_B_WS2811_pwm8_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set StripLights_B_WS2811_StatusReg__0__MASK, 0x01
.set StripLights_B_WS2811_StatusReg__0__POS, 0
.set StripLights_B_WS2811_StatusReg__1__MASK, 0x02
.set StripLights_B_WS2811_StatusReg__1__POS, 1
.set StripLights_B_WS2811_StatusReg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL5
.set StripLights_B_WS2811_StatusReg__16BIT_STATUS_REG, CYREG_UDB_W16_ST5
.set StripLights_B_WS2811_StatusReg__6__MASK, 0x40
.set StripLights_B_WS2811_StatusReg__6__POS, 6
.set StripLights_B_WS2811_StatusReg__7__MASK, 0x80
.set StripLights_B_WS2811_StatusReg__7__POS, 7
.set StripLights_B_WS2811_StatusReg__MASK, 0xC3
.set StripLights_B_WS2811_StatusReg__MASK_REG, CYREG_UDB_W8_MSK5
.set StripLights_B_WS2811_StatusReg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK5
.set StripLights_B_WS2811_StatusReg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK5
.set StripLights_B_WS2811_StatusReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL5
.set StripLights_B_WS2811_StatusReg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST5
.set StripLights_B_WS2811_StatusReg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST5
.set StripLights_B_WS2811_StatusReg__STATUS_REG, CYREG_UDB_W8_ST5
.set StripLights_cisr__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set StripLights_cisr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set StripLights_cisr__INTC_MASK, 0x01
.set StripLights_cisr__INTC_NUMBER, 0
.set StripLights_cisr__INTC_PRIOR_MASK, 0xC0
.set StripLights_cisr__INTC_PRIOR_NUM, 3
.set StripLights_cisr__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set StripLights_cisr__INTC_SET_EN_REG, CYREG_CM0_ISER
.set StripLights_cisr__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set StripLights_fisr__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set StripLights_fisr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set StripLights_fisr__INTC_MASK, 0x02
.set StripLights_fisr__INTC_NUMBER, 1
.set StripLights_fisr__INTC_PRIOR_MASK, 0xC000
.set StripLights_fisr__INTC_PRIOR_NUM, 3
.set StripLights_fisr__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set StripLights_fisr__INTC_SET_EN_REG, CYREG_CM0_ISER
.set StripLights_fisr__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set StripLights_StringSel_Sync_ctrl_reg__0__MASK, 0x01
.set StripLights_StringSel_Sync_ctrl_reg__0__POS, 0
.set StripLights_StringSel_Sync_ctrl_reg__1__MASK, 0x02
.set StripLights_StringSel_Sync_ctrl_reg__1__POS, 1
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL3
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL3
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL3
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL3
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL3
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK3
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK3
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK3
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK3
.set StripLights_StringSel_Sync_ctrl_reg__2__MASK, 0x04
.set StripLights_StringSel_Sync_ctrl_reg__2__POS, 2
.set StripLights_StringSel_Sync_ctrl_reg__3__MASK, 0x08
.set StripLights_StringSel_Sync_ctrl_reg__3__POS, 3
.set StripLights_StringSel_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL3
.set StripLights_StringSel_Sync_ctrl_reg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL3
.set StripLights_StringSel_Sync_ctrl_reg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL3
.set StripLights_StringSel_Sync_ctrl_reg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK3
.set StripLights_StringSel_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set StripLights_StringSel_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL3
.set StripLights_StringSel_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set StripLights_StringSel_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL3
.set StripLights_StringSel_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set StripLights_StringSel_Sync_ctrl_reg__MASK, 0x0F
.set StripLights_StringSel_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set StripLights_StringSel_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set StripLights_StringSel_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK3

/* Status_Reg_1 */
.set Status_Reg_1_sts_sts_reg__0__MASK, 0x01
.set Status_Reg_1_sts_sts_reg__0__POS, 0
.set Status_Reg_1_sts_sts_reg__1__MASK, 0x02
.set Status_Reg_1_sts_sts_reg__1__POS, 1
.set Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL3
.set Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG, CYREG_UDB_W16_ST3
.set Status_Reg_1_sts_sts_reg__2__MASK, 0x04
.set Status_Reg_1_sts_sts_reg__2__POS, 2
.set Status_Reg_1_sts_sts_reg__3__MASK, 0x08
.set Status_Reg_1_sts_sts_reg__3__POS, 3
.set Status_Reg_1_sts_sts_reg__32BIT_MASK_REG, CYREG_UDB_W32_MSK3
.set Status_Reg_1_sts_sts_reg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL3
.set Status_Reg_1_sts_sts_reg__32BIT_STATUS_REG, CYREG_UDB_W32_ST3
.set Status_Reg_1_sts_sts_reg__MASK, 0x0F
.set Status_Reg_1_sts_sts_reg__MASK_REG, CYREG_UDB_W8_MSK3
.set Status_Reg_1_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set Status_Reg_1_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set Status_Reg_1_sts_sts_reg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST3
.set Status_Reg_1_sts_sts_reg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST3
.set Status_Reg_1_sts_sts_reg__STATUS_REG, CYREG_UDB_W8_ST3

/* Pin_Direction */
.set Pin_Direction__0__DR, CYREG_GPIO_PRT7_DR
.set Pin_Direction__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set Pin_Direction__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set Pin_Direction__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set Pin_Direction__0__HSIOM, CYREG_HSIOM_PORT_SEL7
.set Pin_Direction__0__HSIOM_MASK, 0x000000F0
.set Pin_Direction__0__HSIOM_SHIFT, 4
.set Pin_Direction__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set Pin_Direction__0__INTR, CYREG_GPIO_PRT7_INTR
.set Pin_Direction__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set Pin_Direction__0__INTSTAT, CYREG_GPIO_PRT7_INTR
.set Pin_Direction__0__MASK, 0x02
.set Pin_Direction__0__PC, CYREG_GPIO_PRT7_PC
.set Pin_Direction__0__PC2, CYREG_GPIO_PRT7_PC2
.set Pin_Direction__0__PORT, 7
.set Pin_Direction__0__PS, CYREG_GPIO_PRT7_PS
.set Pin_Direction__0__SHIFT, 1
.set Pin_Direction__DR, CYREG_GPIO_PRT7_DR
.set Pin_Direction__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set Pin_Direction__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set Pin_Direction__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set Pin_Direction__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set Pin_Direction__INTR, CYREG_GPIO_PRT7_INTR
.set Pin_Direction__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set Pin_Direction__INTSTAT, CYREG_GPIO_PRT7_INTR
.set Pin_Direction__MASK, 0x02
.set Pin_Direction__PC, CYREG_GPIO_PRT7_PC
.set Pin_Direction__PC2, CYREG_GPIO_PRT7_PC2
.set Pin_Direction__PORT, 7
.set Pin_Direction__PS, CYREG_GPIO_PRT7_PS
.set Pin_Direction__SHIFT, 1

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x101111A0
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4L
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4L_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 8
.set CYDEV_DFT_SELECT_CLK1, 9
.set CYDEV_DMA_CHANNELS_AVAILABLE, 32
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 14
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VBUS_MV, 5000
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 2
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udb_VERSION, 1
.set CYIPBLOCK_m0s8usbdss_VERSION, 2
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
