
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_tt_025C_1v80 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _102_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 v input external delay
     2    0.003781    0.010892    0.006131    2.006131 v rst (in)
                                                         rst (net)
                      0.010894    0.000000    2.006131 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.007009    0.048861    0.092537    2.098668 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.048867    0.000578    2.099246 v fanout20/A (sky130_fd_sc_hd__clkbuf_8)
    21    0.111406    0.123858    0.213327    2.312573 v fanout20/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net20 (net)
                      0.131066    0.023372    2.335945 v fanout18/A (sky130_fd_sc_hd__buf_4)
    10    0.053949    0.078807    0.226657    2.562602 v fanout18/X (sky130_fd_sc_hd__buf_4)
                                                         net18 (net)
                      0.078928    0.002752    2.565354 v _078_/A (sky130_fd_sc_hd__inv_2)
     1    0.007019    0.044066    0.067657    2.633011 ^ _078_/Y (sky130_fd_sc_hd__inv_2)
                                                         _031_ (net)
                      0.044074    0.000587    2.633598 ^ _102_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              2.633598   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
     2    0.073451    0.333308    0.243463   10.243464 ^ clk (in)
                                                         clk (net)
                      0.336955    0.000000   10.243464 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.076197    0.097512    0.249771   10.493234 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.097585    0.002168   10.495402 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    31    0.120769    0.134046    0.211013   10.706415 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134605    0.007038   10.713452 ^ _102_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000   10.463452   clock uncertainty
                                  0.000000   10.463452   clock reconvergence pessimism
                                  0.258040   10.721493   library recovery time
                                             10.721493   data required time
---------------------------------------------------------------------------------------------
                                             10.721493   data required time
                                             -2.633598   data arrival time
---------------------------------------------------------------------------------------------
                                              8.087895   slack (MET)


Startpoint: _087_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.073451    0.333308    0.243463    0.243463 ^ clk (in)
                                                         clk (net)
                      0.336955    0.000000    0.243463 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.076197    0.097512    0.249771    0.493234 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.103032    0.017999    0.511233 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.101186    0.118540    0.202308    0.713541 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122114    0.016272    0.729813 ^ _087_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.005150    0.049748    0.394869    1.124682 v _087_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net7 (net)
                      0.049748    0.000377    1.125058 v output7/A (sky130_fd_sc_hd__buf_2)
     1    0.034454    0.090270    0.181742    1.306800 v output7/X (sky130_fd_sc_hd__buf_2)
                                                         sine_out[14] (net)
                      0.090303    0.001611    1.308411 v sine_out[14] (out)
                                              1.308411   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -1.308411   data arrival time
---------------------------------------------------------------------------------------------
                                              6.441589   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_1_0__f_clk/X                      10     31    -21 (VIOLATED)
clkbuf_1_1__f_clk/X                      10     25    -15 (VIOLATED)
fanout20/X                               10     21    -11 (VIOLATED)
_043_/X                                  10     15     -5 (VIOLATED)
_089_/Q                                  10     11        (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 clkload0/Y
 mem_i_21/HI
Found 32 partially unannotated drivers.
 addr0[0]
  mem_i/addr0[7]
 addr0[1]
  mem_i/addr0[6]
 addr0[2]
  mem_i/addr0[5]
 addr0[3]
  mem_i/addr0[4]
 addr0[4]
  mem_i/addr0[3]
 addr0[5]
  mem_i/addr0[2]
 addr0[6]
  mem_i/addr0[1]
 addr0[7]
  mem_i/addr0[0]
 din0[0]
  mem_i/din0[15]
 din0[10]
  mem_i/din0[5]
 din0[11]
  mem_i/din0[4]
 din0[12]
  mem_i/din0[3]
 din0[13]
  mem_i/din0[2]
 din0[14]
  mem_i/din0[1]
 din0[15]
  mem_i/din0[0]
 din0[1]
  mem_i/din0[14]
 din0[2]
  mem_i/din0[13]
 din0[3]
  mem_i/din0[12]
 din0[4]
  mem_i/din0[11]
 din0[5]
  mem_i/din0[10]
 din0[6]
  mem_i/din0[9]
 din0[7]
  mem_i/din0[8]
 din0[8]
  mem_i/din0[7]
 din0[9]
  mem_i/din0[6]
 _089_/Q
  mem_i/addr1[7]
 _090_/Q
  mem_i/addr1[6]
 _091_/Q
  mem_i/addr1[5]
 _092_/Q
  mem_i/addr1[4]
 _093_/Q
  mem_i/addr1[3]
 _094_/Q
  mem_i/addr1[2]
 _095_/Q
  mem_i/addr1[1]
 _096_/Q
  mem_i/addr1[0]

===========================================================================
max slew violation count 0
max fanout violation count 5
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 16 unconstrained endpoints.
  _079_/D
  _080_/D
  _081_/D
  _082_/D
  _083_/D
  _084_/D
  _085_/D
  _086_/D
  _087_/D
  _088_/D
  _097_/D
  _098_/D
  _099_/D
  _100_/D
  _101_/D
  _102_/D
