; NOTE: Assertions have been autogenerated by tool/update_llpc_test_checks.py UTC_ARGS: --tool lgc
; RUN: lgc -mcpu=gfx1010 - < %s | FileCheck --check-prefixes=WAVE64 %s
; RUN: lgc -mcpu=gfx1010 - < %s | FileCheck --check-prefixes=WAVE32 %s

define dllexport spir_func void @lgc.shader.CS.main() local_unnamed_addr #0 !lgc.shaderstage !0 {
.entry:
  %0 = call ptr addrspace(7) @lgc.load.buffer.desc(i64 0, i32 0, i32 0, i32 2)
  %1 = call i32 (...) @lgc.create.read.builtin.input.i32(i32 38, i32 0, i32 poison, i32 poison)
  %2 = bitcast i8 addrspace(7)* %0 to i32 addrspace(7)*
  store i32 %1, i32 addrspace(7)* %2, align 4
  ret void
}

declare i32 @lgc.create.read.builtin.input.i32(...) local_unnamed_addr #0
declare ptr addrspace(7) @lgc.load.buffer.desc(i64, i32, i32, i32) local_unnamed_addr #0

attributes #0 = { nounwind }

!lgc.user.data.nodes = !{!1, !2}
!llpc.compute.mode = !{!3}

; ShaderStage::Compute
!0 = !{i32 7}
; type, offset, size, count
!1 = !{!"DescriptorTableVaPtr", i32 0, i32 0, i32 2, i32 1, i32 1}
; type, offset, size, set, binding, stride
!2 = !{!"DescriptorBuffer", i32 6, i32 0, i32 0, i32 4, i32 0, i32 0, i32 4}
; Compute mode, containing workgroup size
!3 = !{i32 5, i32 6, i32 7}

; WAVE64-LABEL: amdgpu_cs_main:
; WAVE64:         s_getpc_b64 s[2:3]
; WAVE64-NEXT:    s_mov_b32 s0, s1
; WAVE64-NEXT:    s_mov_b32 s1, s3
; WAVE64-NEXT:    v_mov_b32_e32 v0, 7
; WAVE64-NEXT:    s_load_dwordx4 s[0:3], s[0:1], 0x0
; WAVE64-NEXT:    s_waitcnt lgkmcnt(0)
; WAVE64-NEXT:    buffer_store_dword v0, off, s[0:3], 0
; WAVE64-NEXT:    s_endpgm
;
; WAVE32-LABEL: amdgpu_cs_main:
; WAVE32:         s_getpc_b64 s[2:3]
; WAVE32-NEXT:    s_mov_b32 s0, s1
; WAVE32-NEXT:    s_mov_b32 s1, s3
; WAVE32-NEXT:    v_mov_b32_e32 v0, 7
; WAVE32-NEXT:    s_load_dwordx4 s[0:3], s[0:1], 0x0
; WAVE32-NEXT:    s_waitcnt lgkmcnt(0)
; WAVE32-NEXT:    buffer_store_dword v0, off, s[0:3], 0
; WAVE32-NEXT:    s_endpgm
