// ttl_74x429 - FIFO RAM controller (same as 74x411).
module ttl_74x429 (
    input  logic       clk,
    input  logic       clr_n,
    input  logic       inc_wr,
    input  logic       inc_rd,
    output logic [3:0] wr_ptr,
    output logic [3:0] rd_ptr,
    output logic       empty,
    output logic       full
);
    always_ff @(posedge clk or negedge clr_n) begin
        if (!clr_n) begin wr_ptr <= 0; rd_ptr <= 0; end
        else begin
            if (inc_wr) wr_ptr <= wr_ptr + 1;
            if (inc_rd) rd_ptr <= rd_ptr + 1;
        end
    end
    assign empty = (wr_ptr == rd_ptr);
    assign full  = (wr_ptr + 1 == rd_ptr);
endmodule
