$comment
	File created using the following command:
		vcd file processador.msim.vcd -direction
$end
$date
	Thu Dec 05 21:22:37 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module BancoRegistrador_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 4 " rp_addr [3:0] $end
$var reg 1 # rp_rd $end
$var reg 4 $ rq_addr [3:0] $end
$var reg 1 % rq_rd $end
$var reg 4 & w_addr [3:0] $end
$var reg 16 ' w_data [15:0] $end
$var reg 1 ( w_wr $end
$var wire 1 ) rp_data [15] $end
$var wire 1 * rp_data [14] $end
$var wire 1 + rp_data [13] $end
$var wire 1 , rp_data [12] $end
$var wire 1 - rp_data [11] $end
$var wire 1 . rp_data [10] $end
$var wire 1 / rp_data [9] $end
$var wire 1 0 rp_data [8] $end
$var wire 1 1 rp_data [7] $end
$var wire 1 2 rp_data [6] $end
$var wire 1 3 rp_data [5] $end
$var wire 1 4 rp_data [4] $end
$var wire 1 5 rp_data [3] $end
$var wire 1 6 rp_data [2] $end
$var wire 1 7 rp_data [1] $end
$var wire 1 8 rp_data [0] $end
$var wire 1 9 rq_data [15] $end
$var wire 1 : rq_data [14] $end
$var wire 1 ; rq_data [13] $end
$var wire 1 < rq_data [12] $end
$var wire 1 = rq_data [11] $end
$var wire 1 > rq_data [10] $end
$var wire 1 ? rq_data [9] $end
$var wire 1 @ rq_data [8] $end
$var wire 1 A rq_data [7] $end
$var wire 1 B rq_data [6] $end
$var wire 1 C rq_data [5] $end
$var wire 1 D rq_data [4] $end
$var wire 1 E rq_data [3] $end
$var wire 1 F rq_data [2] $end
$var wire 1 G rq_data [1] $end
$var wire 1 H rq_data [0] $end
$var wire 1 I sampler $end
$scope module i1 $end
$var wire 1 J gnd $end
$var wire 1 K vcc $end
$var wire 1 L unknown $end
$var tri1 1 M devclrn $end
$var tri1 1 N devpor $end
$var tri1 1 O devoe $end
$var wire 1 P w_wr~combout $end
$var wire 1 Q clk~combout $end
$var wire 1 R rp_rd~combout $end
$var wire 1 S registrador_rtl_1|auto_generated|ram_block1a0~portbdataout $end
$var wire 1 T registrador_rtl_1|auto_generated|ram_block1a1~portbdataout $end
$var wire 1 U registrador_rtl_1|auto_generated|ram_block1a2~portbdataout $end
$var wire 1 V registrador_rtl_1|auto_generated|ram_block1a3~portbdataout $end
$var wire 1 W registrador_rtl_1|auto_generated|ram_block1a4~portbdataout $end
$var wire 1 X registrador_rtl_1|auto_generated|ram_block1a5~portbdataout $end
$var wire 1 Y registrador_rtl_1|auto_generated|ram_block1a6~portbdataout $end
$var wire 1 Z registrador_rtl_1|auto_generated|ram_block1a7~portbdataout $end
$var wire 1 [ registrador_rtl_1|auto_generated|ram_block1a8~portbdataout $end
$var wire 1 \ registrador_rtl_1|auto_generated|ram_block1a9~portbdataout $end
$var wire 1 ] registrador_rtl_1|auto_generated|ram_block1a10~portbdataout $end
$var wire 1 ^ registrador_rtl_1|auto_generated|ram_block1a11~portbdataout $end
$var wire 1 _ registrador_rtl_1|auto_generated|ram_block1a12~portbdataout $end
$var wire 1 ` registrador_rtl_1|auto_generated|ram_block1a13~portbdataout $end
$var wire 1 a registrador_rtl_1|auto_generated|ram_block1a14~portbdataout $end
$var wire 1 b registrador_rtl_1|auto_generated|ram_block1a15~portbdataout $end
$var wire 1 c rq_rd~combout $end
$var wire 1 d registrador_rtl_0|auto_generated|ram_block1a0~portbdataout $end
$var wire 1 e registrador_rtl_0|auto_generated|ram_block1a1~portbdataout $end
$var wire 1 f registrador_rtl_0|auto_generated|ram_block1a2~portbdataout $end
$var wire 1 g registrador_rtl_0|auto_generated|ram_block1a3~portbdataout $end
$var wire 1 h registrador_rtl_0|auto_generated|ram_block1a4~portbdataout $end
$var wire 1 i registrador_rtl_0|auto_generated|ram_block1a5~portbdataout $end
$var wire 1 j registrador_rtl_0|auto_generated|ram_block1a6~portbdataout $end
$var wire 1 k registrador_rtl_0|auto_generated|ram_block1a7~portbdataout $end
$var wire 1 l registrador_rtl_0|auto_generated|ram_block1a8~portbdataout $end
$var wire 1 m registrador_rtl_0|auto_generated|ram_block1a9~portbdataout $end
$var wire 1 n registrador_rtl_0|auto_generated|ram_block1a10~portbdataout $end
$var wire 1 o registrador_rtl_0|auto_generated|ram_block1a11~portbdataout $end
$var wire 1 p registrador_rtl_0|auto_generated|ram_block1a12~portbdataout $end
$var wire 1 q registrador_rtl_0|auto_generated|ram_block1a13~portbdataout $end
$var wire 1 r registrador_rtl_0|auto_generated|ram_block1a14~portbdataout $end
$var wire 1 s registrador_rtl_0|auto_generated|ram_block1a15~portbdataout $end
$var wire 1 t w_addr~combout [3] $end
$var wire 1 u w_addr~combout [2] $end
$var wire 1 v w_addr~combout [1] $end
$var wire 1 w w_addr~combout [0] $end
$var wire 1 x rq_addr~combout [3] $end
$var wire 1 y rq_addr~combout [2] $end
$var wire 1 z rq_addr~combout [1] $end
$var wire 1 { rq_addr~combout [0] $end
$var wire 1 | rp_addr~combout [3] $end
$var wire 1 } rp_addr~combout [2] $end
$var wire 1 ~ rp_addr~combout [1] $end
$var wire 1 !! rp_addr~combout [0] $end
$var wire 1 "! w_data~combout [15] $end
$var wire 1 #! w_data~combout [14] $end
$var wire 1 $! w_data~combout [13] $end
$var wire 1 %! w_data~combout [12] $end
$var wire 1 &! w_data~combout [11] $end
$var wire 1 '! w_data~combout [10] $end
$var wire 1 (! w_data~combout [9] $end
$var wire 1 )! w_data~combout [8] $end
$var wire 1 *! w_data~combout [7] $end
$var wire 1 +! w_data~combout [6] $end
$var wire 1 ,! w_data~combout [5] $end
$var wire 1 -! w_data~combout [4] $end
$var wire 1 .! w_data~combout [3] $end
$var wire 1 /! w_data~combout [2] $end
$var wire 1 0! w_data~combout [1] $end
$var wire 1 1! w_data~combout [0] $end
$var wire 1 2! registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0] $end
$var wire 1 3! registrador_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0] $end
$var wire 1 4! registrador_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0] $end
$var wire 1 5! registrador_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0] $end
$var wire 1 6! registrador_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0] $end
$var wire 1 7! registrador_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0] $end
$var wire 1 8! registrador_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0] $end
$var wire 1 9! registrador_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0] $end
$var wire 1 :! registrador_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0] $end
$var wire 1 ;! registrador_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0] $end
$var wire 1 <! registrador_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0] $end
$var wire 1 =! registrador_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0] $end
$var wire 1 >! registrador_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0] $end
$var wire 1 ?! registrador_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0] $end
$var wire 1 @! registrador_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0] $end
$var wire 1 A! registrador_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0] $end
$var wire 1 B! registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0] $end
$var wire 1 C! registrador_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0] $end
$var wire 1 D! registrador_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0] $end
$var wire 1 E! registrador_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0] $end
$var wire 1 F! registrador_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0] $end
$var wire 1 G! registrador_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0] $end
$var wire 1 H! registrador_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0] $end
$var wire 1 I! registrador_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0] $end
$var wire 1 J! registrador_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0] $end
$var wire 1 K! registrador_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0] $end
$var wire 1 L! registrador_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0] $end
$var wire 1 M! registrador_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0] $end
$var wire 1 N! registrador_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0] $end
$var wire 1 O! registrador_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0] $end
$var wire 1 P! registrador_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0] $end
$var wire 1 Q! registrador_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
0#
b0 $
0%
b1010 &
b1111100000000000 '
1(
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
xI
0J
1K
xL
1M
1N
1O
1P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0w
1v
0u
1t
0{
0z
0y
0x
0!!
0~
0}
0|
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
1&!
1%!
1$!
1#!
1"!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
$end
#5000
1!
1Q
0I
#10000
0!
0Q
1I
#15000
1!
1Q
0I
#20000
0!
0Q
1I
#25000
1!
1Q
0I
#30000
0!
0Q
1I
#35000
1!
1Q
0I
#40000
0(
0!
0P
0Q
1I
#45000
1!
1Q
0I
#50000
0!
0Q
1I
#55000
1!
1Q
0I
#60000
b10 &
b110 &
b111 &
b111100000000000 '
b11100000000000 '
b1100000000000 '
b1110000000000 '
b1110000010000 '
b1110000011000 '
b1110000011100 '
b1110000011110 '
b1110000011111 '
1(
0!
11!
10!
1/!
1.!
1-!
1'!
0$!
0#!
0"!
1w
1u
0t
1P
0Q
1I
#65000
1!
1Q
0I
#70000
0!
0Q
1I
#75000
1!
1Q
0I
#80000
0!
0Q
1I
#85000
1!
1Q
0I
#90000
0!
0Q
1I
#95000
1!
1Q
0I
#100000
0(
0!
0P
0Q
1I
#105000
1!
1Q
0I
#110000
0!
0Q
1I
#115000
1!
1Q
0I
#120000
b101 &
b1 &
b0 &
0!
0w
0v
0u
0Q
1I
#125000
1!
1Q
0I
#130000
b110000011111 '
b10000011111 '
b11111 '
b1111 '
b111 '
b11 '
b1 '
b0 '
0!
01!
00!
0/!
0.!
0-!
0'!
0&!
0%!
0Q
1I
#135000
1!
1Q
0I
#140000
0!
0Q
1I
#145000
1!
1Q
0I
#150000
0!
0Q
1I
#155000
1!
1Q
0I
#160000
0!
0Q
1I
#165000
1!
1Q
0I
#170000
0!
0Q
1I
#175000
1!
1Q
0I
#180000
0!
0Q
1I
#185000
1!
1Q
0I
#190000
0!
0Q
1I
#195000
1!
1Q
0I
#200000
0!
0Q
1I
#205000
1!
1Q
0I
#210000
0!
0Q
1I
#215000
1!
1Q
0I
#220000
b1000 "
b1010 "
1#
b100 $
b110 $
b111 $
1%
0!
1R
1{
1z
1y
1~
1|
1c
0Q
1I
#225000
1!
1Q
0I
#225001
1N!
1M!
1L!
1F!
1E!
1D!
1C!
1B!
1A!
1@!
1?!
1>!
1=!
1p
1o
1n
1h
1g
1f
1e
1d
1b
1a
1`
1_
1^
1<
1=
1>
1D
1E
1F
1G
1H
1)
1*
1+
1,
1-
#230000
0!
0Q
1I
#235000
1!
1Q
0I
#240000
0!
0Q
1I
#245000
1!
1Q
0I
#250000
0!
0Q
1I
#255000
1!
1Q
0I
#260000
0!
0Q
1I
#265000
1!
1Q
0I
#270000
b10 "
b0 "
0#
b11 $
b1 $
b0 $
0%
0!
0R
0{
0z
0y
0~
0|
0c
0Q
1I
#275000
1!
1Q
0I
#280000
0!
0Q
1I
#285000
1!
1Q
0I
#290000
0!
0Q
1I
#295000
1!
1Q
0I
#300000
0!
0Q
1I
#305000
1!
1Q
0I
#310000
0!
0Q
1I
#315000
1!
1Q
0I
#320000
0!
0Q
1I
#325000
1!
1Q
0I
#330000
0!
0Q
1I
#335000
1!
1Q
0I
#340000
0!
0Q
1I
#345000
1!
1Q
0I
#350000
0!
0Q
1I
#355000
1!
1Q
0I
#360000
0!
0Q
1I
#365000
1!
1Q
0I
#370000
0!
0Q
1I
#375000
1!
1Q
0I
#380000
0!
0Q
1I
#385000
1!
1Q
0I
#390000
0!
0Q
1I
#395000
1!
1Q
0I
#400000
0!
0Q
1I
#405000
1!
1Q
0I
#410000
0!
0Q
1I
#415000
1!
1Q
0I
#420000
0!
0Q
1I
#425000
1!
1Q
0I
#430000
0!
0Q
1I
#435000
1!
1Q
0I
#440000
0!
0Q
1I
#445000
1!
1Q
0I
#450000
0!
0Q
1I
#455000
1!
1Q
0I
#460000
0!
0Q
1I
#465000
1!
1Q
0I
#470000
0!
0Q
1I
#475000
1!
1Q
0I
#480000
0!
0Q
1I
#485000
1!
1Q
0I
#490000
0!
0Q
1I
#495000
1!
1Q
0I
#500000
0!
0Q
1I
#505000
1!
1Q
0I
#510000
0!
0Q
1I
#515000
1!
1Q
0I
#520000
0!
0Q
1I
#525000
1!
1Q
0I
#530000
0!
0Q
1I
#535000
1!
1Q
0I
#540000
0!
0Q
1I
#545000
1!
1Q
0I
#550000
0!
0Q
1I
#555000
1!
1Q
0I
#560000
0!
0Q
1I
#565000
1!
1Q
0I
#570000
0!
0Q
1I
#575000
1!
1Q
0I
#580000
0!
0Q
1I
#585000
1!
1Q
0I
#590000
0!
0Q
1I
#595000
1!
1Q
0I
#600000
0!
0Q
1I
#605000
1!
1Q
0I
#610000
0!
0Q
1I
#615000
1!
1Q
0I
#620000
0!
0Q
1I
#625000
1!
1Q
0I
#630000
0!
0Q
1I
#635000
1!
1Q
0I
#640000
0!
0Q
1I
#645000
1!
1Q
0I
#650000
0!
0Q
1I
#655000
1!
1Q
0I
#660000
0!
0Q
1I
#665000
1!
1Q
0I
#670000
0!
0Q
1I
#675000
1!
1Q
0I
#680000
0!
0Q
1I
#685000
1!
1Q
0I
#690000
0!
0Q
1I
#695000
1!
1Q
0I
#700000
0!
0Q
1I
#705000
1!
1Q
0I
#710000
0!
0Q
1I
#715000
1!
1Q
0I
#720000
0!
0Q
1I
#725000
1!
1Q
0I
#730000
0!
0Q
1I
#735000
1!
1Q
0I
#740000
0!
0Q
1I
#745000
1!
1Q
0I
#750000
0!
0Q
1I
#755000
1!
1Q
0I
#760000
0!
0Q
1I
#765000
1!
1Q
0I
#770000
0!
0Q
1I
#775000
1!
1Q
0I
#780000
0!
0Q
1I
#785000
1!
1Q
0I
#790000
0!
0Q
1I
#795000
1!
1Q
0I
#800000
0!
0Q
1I
#805000
1!
1Q
0I
#810000
0!
0Q
1I
#815000
1!
1Q
0I
#820000
0!
0Q
1I
#825000
1!
1Q
0I
#830000
0!
0Q
1I
#835000
1!
1Q
0I
#840000
0!
0Q
1I
#845000
1!
1Q
0I
#850000
0!
0Q
1I
#855000
1!
1Q
0I
#860000
0!
0Q
1I
#865000
1!
1Q
0I
#870000
0!
0Q
1I
#875000
1!
1Q
0I
#880000
0!
0Q
1I
#885000
1!
1Q
0I
#890000
0!
0Q
1I
#895000
1!
1Q
0I
#900000
0!
0Q
1I
#905000
1!
1Q
0I
#910000
0!
0Q
1I
#915000
1!
1Q
0I
#920000
0!
0Q
1I
#925000
1!
1Q
0I
#930000
0!
0Q
1I
#935000
1!
1Q
0I
#940000
0!
0Q
1I
#945000
1!
1Q
0I
#950000
0!
0Q
1I
#955000
1!
1Q
0I
#960000
0!
0Q
1I
#965000
1!
1Q
0I
#970000
0!
0Q
1I
#975000
1!
1Q
0I
#980000
0!
0Q
1I
#985000
1!
1Q
0I
#990000
0!
0Q
1I
#995000
1!
1Q
0I
#1000000
