# ðŸ§  Custom ALU for DSP Applications

A Verilog-based hardware implementation of a 3-tap digital signal processing (DSP) filter, designed with a custom Arithmetic Logic Unit (ALU) that replaces traditional multipliers with power-efficient barrel shifters and optimized adders.

---

## ðŸš€ Project Overview

This design computes the following DSP equation using purely hardware logic:**Y[n] = AÂ·X[n] + BÂ·X[nâˆ’1] + CÂ·X[nâˆ’2]**
Where `A`, `B`, and `C` are power-of-two constants. The implementation avoids using multipliers and instead uses barrel shifters to perform fast, low-power coefficient multiplication. Accumulation is done through a pipelined adder structure using both Ripple Carry Adder (RCA) and Carry Look-Ahead Adder (CLA).

---

## ðŸ”§ Features

- âœ… **Barrel Shifter-Based Multiplication** â€” Efficient shift operations for power-of-2 coefficients.
- âœ… **Modular Design** â€” Parameterized and easily extensible architecture.
- âœ… **Dual Adder Pipeline** â€” Uses both RCA and CLA for reduced latency.
- âœ… **Overflow & Zero Detection** â€” Generates `en_ov` and `en_zero` flags.
- âœ… **Fully Testbenched** â€” Verified in simulation with timing and functional correctness.

---

## ðŸ“‚ File Structure

â”œâ”€â”€ Top.v[Main_Block].docx # Top-level DSP pipeline
â”œâ”€â”€ variables.v[Main_Block].docx # 3-tap delay input register
â”œâ”€â”€ shifting.v[Main_Block].docx # Coefficient log2 detector
â”œâ”€â”€ multi.v[Main_Block].docx # Shift-based multiplier controller
â”œâ”€â”€ barrelshifter.v[Main_Block].docx # Performs left shift operations
â”œâ”€â”€ setting.v[Main_Block].docx # Arithmetic operation selector
â”œâ”€â”€ repple_carry_adder.v[Main_Block].docx # 8-bit ripple carry adder
â”œâ”€â”€ carry_look_ahead.v[Main_Block].docx # 8-bit carry look-ahead adder
â”œâ”€â”€ regi.v[Main_Block].docx # Output selector and register
â”œâ”€â”€ alu.v[Main_Block].docx # ALU control unit
â”œâ”€â”€ cond.v[Main_Block].docx # Overflow and zero flag generator
â”œâ”€â”€ tb_top.v[Main_Block].docx # Testbench with input sequence
â”œâ”€â”€ FULL WORKING.docx # Complete design document
â””â”€â”€ README.md # Project overview

---

## ðŸ“Š Functional Workflow

1. **Input Capture:**
   - Samples are delayed using a 3-tap register to get `X[n]`, `X[nâˆ’1]`, `X[nâˆ’2]`.

2. **Shift-Based Multiplication:**
   - Barrel shifters multiply each input by coefficient using left-shift (since A, B, C are powers of 2).

3. **Pipelined Addition:**
   - Intermediate values are summed using `setting.v` via RCA and CLA units.

4. **Result & Flags:**
   - Final result `Y[n]` is output along with status flags:
     - `en_ov`: Overflow flag
     - `en_zero`: Zero-result flag

---

## ðŸ§ª Testbench Summary

- **Input Sequence:** `X[n]=5`, `X[n-1]=2`, `X[n-2]=1`
- **Coefficients:** `A=4`, `B=8`, `C=16`
- **Computation:**
`-->AÂ·X[n] = 5 << 2 = 20`
`-->BÂ·X[n-1] = 2 << 3 = 16`
`-->CÂ·X[n-2] = 1 << 4 = 16`
`-->Y[n] = 20 + 16 + 64 = 100`
- **Expected Output:**
`Y[n] = 100`
`en_ov = 0`, `en_zero = 0`

---
