Starting Monte Carlo Sampling...

Current time: Wed Apr 19 13:25:29 2023 

Variation: All
Sampling Method: Low-Discrepancy Sequence
Seed: 

MonteCarlo.0
Number of points completed: 50
Number of simulation errors: 3
MonteCarlo.0 completed. 
Current time: Wed Apr 19 13:28:16 2023 
Monte Carlo Sampling yield summary:
Number of spec values are in this yield data: 15
vlsi_project:try_cir_10:1	Nominal - 
	Vth_left_pass_tr:	Yield	100%
		Min 0.293694	Max 0.356638	Mean 0.329685	Number of errors 0
vlsi_project:try_cir_10:1	C0_0 - 
	Vth_left_pass_tr:	Yield	100%
		Min 0.293581	Max 0.356178	Mean 0.329458	Number of errors 0
vlsi_project:try_cir_10:1	C0_1 - 
	Vth_left_pass_tr:	Yield	100%
		Min 0.305131	Max 0.368215	Mean 0.340801	Number of errors 0
vlsi_project:try_cir_10:1	Nominal - 
	Vth_pullup_left:	Yield	100%
		Min -0.638656	Max -0.525122	Mean -0.581865	Number of errors 0
vlsi_project:try_cir_10:1	C0_0 - 
	Vth_pullup_left:	Yield	100%
		Min -0.652527	Max -0.53951	Mean -0.596019	Number of errors 0
vlsi_project:try_cir_10:1	C0_1 - 
	Vth_pullup_left:	Yield	100%
		Min -0.619766	Max -0.505514	Mean -0.562573	Number of errors 0
vlsi_project:try_cir_10:1	Nominal - 
	Vth_pullup_right:	Yield	100%
		Min -0.651344	Max -0.531998	Mean -0.584913	Number of errors 0
vlsi_project:try_cir_10:1	C0_0 - 
	Vth_pullup_right:	Yield	100%
		Min -0.664713	Max -0.546065	Mean -0.598686	Number of errors 0
vlsi_project:try_cir_10:1	C0_1 - 
	Vth_pullup_right:	Yield	100%
		Min -0.632773	Max -0.51247	Mean -0.56579	Number of errors 0
vlsi_project:try_cir_10:1	Nominal - 
	Vth_right_pass_tr:	Yield	100%
		Min 0.413462	Max 0.480442	Mean 0.443371	Number of errors 0
vlsi_project:try_cir_10:1	C0_0 - 
	Vth_right_pass_tr:	Yield	100%
		Min 0.409746	Max 0.476584	Mean 0.439578	Number of errors 0
vlsi_project:try_cir_10:1	C0_1 - 
	Vth_right_pass_tr:	Yield	100%
		Min 0.412155	Max 0.479953	Mean 0.442444	Number of errors 0
vlsi_project:try_cir_10:1	Nominal - 
	delay_wl_ql:	Yield	100%
		Min 2.75617e-11	Max 3.40656e-11	Mean 3.13825e-11	Number of errors 0
vlsi_project:try_cir_10:1	C0_0 - 
	delay_wl_ql:	Yield	94%
		Min 2.68735e-11	Max 3.3888e-11	Mean 3.07838e-11	Number of errors 3
vlsi_project:try_cir_10:1	C0_1 - 
	delay_wl_ql:	Yield	100%
		Min 2.66016e-11	Max 3.30994e-11	Mean 3.03204e-11	Number of errors 0

vlsi_project:try_cir_10:1
	Overall Yield	100%	Number of points passed	50	Total number of points	50

Estimated yield = 100% (50/50), 3 errors
Estimated yield (No opregions) = 100% (50/50)
