// Seed: 445689959
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  wire id_3, id_4, id_5, id_6;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input wor id_2,
    input wand id_3,
    output tri0 id_4,
    input tri0 id_5,
    output tri0 id_6,
    input wor id_7,
    input uwire id_8,
    output wand id_9,
    input tri1 id_10,
    input wire id_11,
    output supply0 id_12,
    input tri0 id_13,
    input supply1 id_14,
    output uwire id_15,
    input tri1 id_16,
    output supply1 id_17
);
  initial assume (id_2) $display(id_8);
  assign id_9 = id_8;
  wire id_19;
  module_0(
      id_19, id_19
  );
endmodule
