module register16(clk,load,data_in,data_out);

input clk,load;
input [15:0] data_in;
output [15:0] data_out;
reg [15:0] data_out=16'd99;
always@(posedgeclk) if(load) data_out<=data_in;
endmodule