[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2872786 heartbeat IPC: 3.481 cumulative IPC: 3.481 (Simulation time: 00 hr 06 min 23 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5661246 heartbeat IPC: 3.586 cumulative IPC: 3.533 (Simulation time: 00 hr 11 min 52 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 8358917 heartbeat IPC: 3.707 cumulative IPC: 3.589 (Simulation time: 00 hr 16 min 41 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 11032312 heartbeat IPC: 3.741 cumulative IPC: 3.626 (Simulation time: 00 hr 21 min 53 sec)
Warmup finished CPU 0 instructions: 50000002 cycles: 13712160 cumulative IPC: 3.646 (Simulation time: 00 hr 26 min 17 sec)
Warmup complete CPU 0 instructions: 50000002 cycles: 13712160 cumulative IPC: 3.646 (Simulation time: 00 hr 26 min 17 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 13712161 heartbeat IPC: 3.732 cumulative IPC: 5 (Simulation time: 00 hr 26 min 17 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 21862297 heartbeat IPC: 1.227 cumulative IPC: 1.227 (Simulation time: 00 hr 33 min 44 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 30344805 heartbeat IPC: 1.179 cumulative IPC: 1.202 (Simulation time: 00 hr 42 min 53 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 38786752 heartbeat IPC: 1.185 cumulative IPC: 1.196 (Simulation time: 00 hr 52 min 11 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 47109995 heartbeat IPC: 1.201 cumulative IPC: 1.198 (Simulation time: 01 hr 01 min 29 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 55410036 heartbeat IPC: 1.205 cumulative IPC: 1.199 (Simulation time: 01 hr 10 min 55 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 63569313 heartbeat IPC: 1.226 cumulative IPC: 1.203 (Simulation time: 01 hr 17 min 18 sec)
Heartbeat CPU 0 instructions: 120000016 cycles: 71932802 heartbeat IPC: 1.196 cumulative IPC: 1.202 (Simulation time: 01 hr 22 min 55 sec)
Heartbeat CPU 0 instructions: 130000016 cycles: 80380588 heartbeat IPC: 1.184 cumulative IPC: 1.2 (Simulation time: 01 hr 28 min 34 sec)
Heartbeat CPU 0 instructions: 140000016 cycles: 89029762 heartbeat IPC: 1.156 cumulative IPC: 1.195 (Simulation time: 01 hr 34 min 16 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 83754216 cumulative IPC: 1.194 (Simulation time: 01 hr 39 min 38 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 83754216 cumulative IPC: 1.194 (Simulation time: 01 hr 39 min 38 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/445.gobmk-2B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.194 instructions: 100000000 cycles: 83754216
CPU 0 Branch Prediction Accuracy: 88.56% MPKI: 22.1 Average ROB Occupancy at Mispredict: 19.45
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.05336
BRANCH_INDIRECT: 0.00018
BRANCH_CONDITIONAL: 21.99
BRANCH_DIRECT_CALL: 0.00291
BRANCH_INDIRECT_CALL: 0.04253
BRANCH_RETURN: 0.00447

cpu0->cpu0_STLB TOTAL        ACCESS:     108877 HIT:     103454 MISS:       5423 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     108877 HIT:     103454 MISS:       5423 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 330.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1605431 HIT:    1251483 MISS:     353948 MSHR_MERGE:      52369
cpu0->cpu0_L2C LOAD         ACCESS:     661155 HIT:     551348 MISS:     109807 MSHR_MERGE:       3479
cpu0->cpu0_L2C RFO          ACCESS:     158188 HIT:     126385 MISS:      31803 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     550521 HIT:     386670 MISS:     163851 MSHR_MERGE:      48890
cpu0->cpu0_L2C WRITE        ACCESS:     225081 HIT:     187063 MISS:      38018 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10486 HIT:         17 MISS:      10469 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     551729 ISSUED:     550521 USEFUL:      11464 USELESS:        138
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.63 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8699829 HIT:    8224175 MISS:     475654 MSHR_MERGE:     127779
cpu0->cpu0_L1I LOAD         ACCESS:    8699829 HIT:    8224175 MISS:     475654 MSHR_MERGE:     127779
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.577 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30270824 HIT:   29192546 MISS:    1078278 MSHR_MERGE:     596320
cpu0->cpu0_L1D LOAD         ACCESS:   18705735 HIT:   18347662 MISS:     358073 MSHR_MERGE:      44792
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   11554243 HIT:   10844526 MISS:     709717 MSHR_MERGE:     551526
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10846 HIT:        358 MISS:      10488 MSHR_MERGE:          2
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.97 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7401580 HIT:    7400165 MISS:       1415 MSHR_MERGE:        928
cpu0->cpu0_ITLB LOAD         ACCESS:    7401580 HIT:    7400165 MISS:       1415 MSHR_MERGE:        928
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 37.94 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29077770 HIT:   28921672 MISS:     156098 MSHR_MERGE:      47708
cpu0->cpu0_DTLB LOAD         ACCESS:   29077770 HIT:   28921672 MISS:     156098 MSHR_MERGE:      47708
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 21.43 cycles
cpu0->LLC TOTAL        ACCESS:     332080 HIT:     283988 MISS:      48092 MSHR_MERGE:        786
cpu0->LLC LOAD         ACCESS:     106328 HIT:      88161 MISS:      18167 MSHR_MERGE:        670
cpu0->LLC RFO          ACCESS:      31803 HIT:      28726 MISS:       3077 MSHR_MERGE:          6
cpu0->LLC PREFETCH     ACCESS:     114953 HIT:      96243 MISS:      18710 MSHR_MERGE:        110
cpu0->LLC WRITE        ACCESS:      68527 HIT:      67829 MISS:        698 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      10469 HIT:       3029 MISS:       7440 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 163.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        488
  ROW_BUFFER_MISS:      46109
  AVG DBUS CONGESTED CYCLE: 16.34
Channel 0 WQ ROW_BUFFER_HIT:       3934
  ROW_BUFFER_MISS:      16773
  FULL:          0
Channel 0 REFRESHES ISSUED:       6980
