# FPGA-GSTL
These are codes that I've written in my first internship (ITU GSTL) in VHDL. I've shared the source files, couldn't share it with tcl files to initialize project properly due to my lack of knowledge in tcl script.

Project 1 ==> Half Adder, Full Adder, N-BIT RC Adder


Project 2 ==> N-BIT Subtractor Using RC Adder, Logical Shifter, Arithmetic Logic Unit

![image](https://user-images.githubusercontent.com/81713653/153498133-18b7c2c2-b430-46e4-aa7b-84bf4666429e.png)


Project 3 ==> 0-255 Up-Down-Counter Design Using RC Adder - State Machines

Project 4 ==> Design of the Picture Below, Pattern Recognition (1101011) and Serial to Parallel Design.

![image](https://user-images.githubusercontent.com/81713653/153498987-c2ebc851-5387-4f52-825e-ed35c9d7b4ec.png)

