
---------- Begin Simulation Statistics ----------
final_tick                                38746350000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 160427                       # Simulator instruction rate (inst/s)
host_mem_usage                                 842792                       # Number of bytes of host memory used
host_op_rate                                   269353                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   361.73                       # Real time elapsed on the host
host_tick_rate                              107113990                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58031203                       # Number of instructions simulated
sim_ops                                      97433054                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.038746                       # Number of seconds simulated
sim_ticks                                 38746350000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              7224698                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 40                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            404289                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           7409932                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            4409688                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         7224698                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2815010                       # Number of indirect misses.
system.cpu.branchPred.lookups                 8359092                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  469720                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       260871                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  36420579                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 27702102                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            404339                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    6128620                       # Number of branches committed
system.cpu.commit.bw_lim_events               7027022                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        11985814                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             58031203                       # Number of instructions committed
system.cpu.commit.committedOps               97433054                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     36892117                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.641026                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.068086                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     14499442     39.30%     39.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      4468448     12.11%     51.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4418523     11.98%     63.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2808308      7.61%     71.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1187417      3.22%     74.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       577394      1.57%     75.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1489119      4.04%     79.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       416444      1.13%     80.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      7027022     19.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     36892117                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   15257866                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               331381                       # Number of function calls committed.
system.cpu.commit.int_insts                  88475678                       # Number of committed integer instructions.
system.cpu.commit.loads                      29041349                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       396158      0.41%      0.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         49791704     51.10%     51.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           41115      0.04%     51.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           555804      0.57%     52.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4888605      5.02%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           55888      0.06%     57.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     57.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           74006      0.08%     57.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         211704      0.22%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      1642100      1.69%     59.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     59.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     59.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        23310      0.02%     59.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv        19110      0.02%     59.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     59.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      1646080      1.69%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        24082189     24.72%     85.63% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        7400535      7.60%     93.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4959160      5.09%     98.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      1645346      1.69%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          97433054                       # Class of committed instruction
system.cpu.commit.refs                       38087230                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    58031203                       # Number of Instructions Simulated
system.cpu.committedOps                      97433054                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.667681                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.667681                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              13239708                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              114746762                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  8812136                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  12418509                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 408872                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               3766486                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    29777851                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         14953                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     9279530                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          3245                       # TLB misses on write requests
system.cpu.fetch.Branches                     8359092                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   7612630                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      27097574                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                139474                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       68006227                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   89                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          399                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           553                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  817744                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.215739                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           11138224                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            4879408                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.755165                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           38645711                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.040314                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.569129                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 19155479     49.57%     49.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1909967      4.94%     54.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2266986      5.87%     60.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   797311      2.06%     62.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   520099      1.35%     63.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1203687      3.11%     66.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   453217      1.17%     68.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   870644      2.25%     70.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 11468321     29.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             38645711                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  12476458                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 13569499                       # number of floating regfile writes
system.cpu.idleCycles                          100640                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               504763                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  6665139                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.682372                       # Inst execution rate
system.cpu.iew.exec_refs                     39047735                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    9279046                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1384144                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              30337519                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              22803                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             24998                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              9746157                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           109418648                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              29768689                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            927058                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             103932127                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2115                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 31160                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 408872                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 34147                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2346                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads         12487133                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        11071                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         5819                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          735                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1296170                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       700276                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           5819                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       417463                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          87300                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 105531348                       # num instructions consuming a value
system.cpu.iew.wb_count                     103636167                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.726495                       # average fanout of values written-back
system.cpu.iew.wb_producers                  76668015                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.674734                       # insts written-back per cycle
system.cpu.iew.wb_sent                      103750038                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                157655713                       # number of integer regfile reads
system.cpu.int_regfile_writes                75089451                       # number of integer regfile writes
system.cpu.ipc                               1.497720                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.497720                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            573074      0.55%      0.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              55734947     53.15%     53.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                41491      0.04%     53.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                590565      0.56%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4914238      4.69%     58.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                2580      0.00%     58.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     58.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                59016      0.06%     59.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                79230      0.08%     59.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              216783      0.21%     59.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     59.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     59.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1642345      1.57%     60.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           23419      0.02%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           19227      0.02%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1646206      1.57%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             24963917     23.81%     86.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7718772      7.36%     93.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4986266      4.76%     98.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1647109      1.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              104859185                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                15332367                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            30663012                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     15305291                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           15530890                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1913435                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018248                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  851585     44.51%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    27      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     28      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      2      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    36      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     44.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1045203     54.62%     99.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 14504      0.76%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              1121      0.06%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              929      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               90867179                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          219738099                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     88330876                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         105878882                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  109351277                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 104859185                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               67371                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        11985593                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            123595                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          67029                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     19832978                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      38645711                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.713346                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.282438                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             9524608     24.65%     24.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4845135     12.54%     37.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             5321797     13.77%     50.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4613244     11.94%     62.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4721566     12.22%     75.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             4308210     11.15%     86.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2908243      7.53%     93.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1569312      4.06%     97.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              833596      2.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        38645711                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.706298                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     7612725                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           253                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads          11525684                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5386571                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             30337519                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9746157                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                52368954                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    143                       # number of misc regfile writes
system.cpu.numCycles                         38746351                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1455707                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             109139378                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 336996                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 10390441                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                9231281                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5500                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             287212903                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              112964368                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           127709224                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  14539191                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1376247                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 408872                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              11840859                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 18569846                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          12610440                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        174759880                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          10641                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                787                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  18243413                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            854                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    139283963                       # The number of ROB reads
system.cpu.rob.rob_writes                   220615954                       # The number of ROB writes
system.cpu.timesIdled                           32675                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   203                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         16966                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           93                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       421377                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       844746                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  38746350000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6071                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10895                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10895                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6071                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        33932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        33932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  33932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1085824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1085824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1085824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             16966                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16966    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16966                       # Request fanout histogram
system.membus.reqLayer2.occupancy            16966000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           89451750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  38746350000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            392990                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       251455                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       156434                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13486                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30380                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30380                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        157406                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       235585                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       471245                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       796871                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1268116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     20085696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     33114880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               53200576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           423371                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000224                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014978                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 423276     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     95      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             423371                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1660524000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         797896998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         472224990                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  38746350000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               155687                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               250716                       # number of demand (read+write) hits
system.l2.demand_hits::total                   406403                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              155687                       # number of overall hits
system.l2.overall_hits::.cpu.data              250716                       # number of overall hits
system.l2.overall_hits::total                  406403                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1719                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              15249                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16968                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1719                       # number of overall misses
system.l2.overall_misses::.cpu.data             15249                       # number of overall misses
system.l2.overall_misses::total                 16968                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    169578000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1464299000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1633877000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    169578000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1464299000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1633877000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           157406                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           265965                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               423371                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          157406                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          265965                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              423371                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.010921                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.057335                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.040078                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.010921                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.057335                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.040078                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98649.214660                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96025.903338                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96291.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98649.214660                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96025.903338                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96291.666667                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1719                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         15248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16967                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1719                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        15248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16967                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    135218000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1159267000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1294485000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    135218000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1159267000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1294485000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.010921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.057331                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.040076                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.010921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.057331                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.040076                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78660.849331                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76027.479014                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76294.277126                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78660.849331                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76027.479014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76294.277126                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       251455                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           251455                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       251455                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       251455                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       156434                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           156434                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       156434                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       156434                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             19485                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19485                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10895                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10895                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1032897000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1032897000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         30380                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30380                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.358624                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.358624                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94804.681046                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94804.681046                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10895                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10895                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    814997000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    814997000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.358624                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.358624                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74804.681046                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74804.681046                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         155687                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             155687                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1719                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1719                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    169578000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    169578000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       157406                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         157406                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.010921                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010921                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98649.214660                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98649.214660                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1719                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1719                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    135218000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    135218000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.010921                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010921                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78660.849331                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78660.849331                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        231231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            231231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4354                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4354                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    431402000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    431402000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       235585                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        235585                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.018482                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.018482                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99081.763895                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99081.763895                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4353                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4353                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    344270000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    344270000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.018477                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.018477                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79087.985297                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79087.985297                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  38746350000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 10431.829285                       # Cycle average of tags in use
system.l2.tags.total_refs                      844651                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     16966                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     49.784923                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1439.067679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8992.761606                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.043917                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.274437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.318354                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16966                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          393                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3937                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12553                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.517761                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6774190                       # Number of tag accesses
system.l2.tags.data_accesses                  6774190                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  38746350000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         109952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         975872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1085824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       109952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        109952                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1718                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           15248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               16966                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2837738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          25186166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              28023904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2837738                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2837738                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2837738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         25186166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             28023904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     15248.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               43847                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       16966                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     16966                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    106178000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   84830000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               424290500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6258.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25008.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14830                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 16966                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   14631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    508.637899                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   295.820384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   416.155602                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          626     29.36%     29.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          267     12.52%     41.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          152      7.13%     49.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           94      4.41%     53.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          108      5.07%     58.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           74      3.47%     61.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           62      2.91%     64.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           45      2.11%     66.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          704     33.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2132                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1085824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1085824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        28.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     28.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   38746229000                       # Total gap between requests
system.mem_ctrls.avgGap                    2283757.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       109952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       975872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2837738.264378451277                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 25186165.922725625336                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1718                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        15248                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     47040750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    377249750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27381.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24740.93                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    87.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7225680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3836745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            58926420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3058448640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1388795310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13709086560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18226319355                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        470.400937                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  35624536750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1293760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1828053250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              8025360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4254195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            62210820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3058448640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1464901710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      13644996960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        18242837685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        470.827257                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  35456982500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1293760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1995607500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     38746350000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  38746350000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7431276                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7431276                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7431276                       # number of overall hits
system.cpu.icache.overall_hits::total         7431276                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       181354                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         181354                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       181354                       # number of overall misses
system.cpu.icache.overall_misses::total        181354                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4605293000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4605293000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4605293000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4605293000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7612630                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7612630                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7612630                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7612630                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.023823                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023823                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.023823                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023823                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25393.942235                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25393.942235                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25393.942235                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25393.942235                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          158                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       156434                       # number of writebacks
system.cpu.icache.writebacks::total            156434                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        23948                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        23948                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        23948                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        23948                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       157406                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       157406                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       157406                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       157406                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3923206000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3923206000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3923206000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3923206000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.020677                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.020677                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.020677                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.020677                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24924.119792                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24924.119792                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24924.119792                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24924.119792                       # average overall mshr miss latency
system.cpu.icache.replacements                 156434                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7431276                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7431276                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       181354                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        181354                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4605293000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4605293000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7612630                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7612630                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.023823                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023823                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25393.942235                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25393.942235                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        23948                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        23948                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       157406                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       157406                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3923206000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3923206000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.020677                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.020677                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24924.119792                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24924.119792                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  38746350000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           916.239119                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7588681                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            157405                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             48.211181                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   916.239119                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.894765                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.894765                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          971                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          817                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.948242                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15382665                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15382665                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  38746350000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  38746350000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  38746350000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  38746350000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  38746350000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  38746350000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  38746350000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     25619284                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         25619284                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     25619311                       # number of overall hits
system.cpu.dcache.overall_hits::total        25619311                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       700989                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         700989                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       704462                       # number of overall misses
system.cpu.dcache.overall_misses::total        704462                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  15540270985                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15540270985                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  15540270985                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15540270985                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     26320273                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26320273                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     26323773                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26323773                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.026633                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026633                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.026761                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026761                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 22169.065399                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22169.065399                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22059.771833                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22059.771833                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        52568                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          221                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2637                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              15                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.934774                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    14.733333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       251455                       # number of writebacks
system.cpu.dcache.writebacks::total            251455                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       438497                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       438497                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       438497                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       438497                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       262492                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       262492                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       265965                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       265965                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7325192985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7325192985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7545717985                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7545717985                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009973                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009973                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010104                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010104                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27906.347565                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27906.347565                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28371.093885                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28371.093885                       # average overall mshr miss latency
system.cpu.dcache.replacements                 264941                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     16603798                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        16603798                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       670491                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        670491                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13941096000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13941096000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     17274289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17274289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038814                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038814                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20792.368578                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20792.368578                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       438379                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       438379                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       232112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       232112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5788822000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5788822000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013437                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013437                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24939.779072                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24939.779072                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9015486                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9015486                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        30498                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30498                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1599174985                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1599174985                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      9045984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      9045984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003371                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003371                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52435.405109                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52435.405109                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        30380                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        30380                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1536370985                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1536370985                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003358                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003358                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50571.790158                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50571.790158                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3473                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3473                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3500                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3500                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.992286                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.992286                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3473                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3473                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    220525000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    220525000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.992286                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.992286                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 63496.976677                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 63496.976677                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  38746350000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.833821                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            25885276                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            265965                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             97.325874                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.833821                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997885                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997885                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          606                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52913511                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52913511                       # Number of data accesses

---------- End Simulation Statistics   ----------
