
stm32wle5ccu6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000090bc  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000540  08009200  08009200  0000a200  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009740  08009740  0000b1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08009740  08009740  0000a740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009748  08009748  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009748  08009748  0000a748  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800974c  0800974c  0000a74c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08009750  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000250  200001d4  08009924  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000424  08009924  0000b424  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012be4  00000000  00000000  0000b1fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027ca  00000000  00000000  0001dde2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014e8  00000000  00000000  000205b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001023  00000000  00000000  00021a98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b361  00000000  00000000  00022abb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000144f3  00000000  00000000  0003de1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000aa842  00000000  00000000  0005230f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fcb51  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e38  00000000  00000000  000fcb94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  001039cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001d4 	.word	0x200001d4
 800015c:	00000000 	.word	0x00000000
 8000160:	080091e4 	.word	0x080091e4

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001d8 	.word	0x200001d8
 800017c:	080091e4 	.word	0x080091e4

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_d2uiz>:
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	d211      	bcs.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d211      	bcs.n	8000b86 <__aeabi_d2uiz+0x2e>
 8000b62:	d50d      	bpl.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d40e      	bmi.n	8000b8c <__aeabi_d2uiz+0x34>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_d2uiz+0x3a>
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_frsub>:
 8000c38:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c3c:	e002      	b.n	8000c44 <__addsf3>
 8000c3e:	bf00      	nop

08000c40 <__aeabi_fsub>:
 8000c40:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c44 <__addsf3>:
 8000c44:	0042      	lsls	r2, r0, #1
 8000c46:	bf1f      	itttt	ne
 8000c48:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c4c:	ea92 0f03 	teqne	r2, r3
 8000c50:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c54:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c58:	d06a      	beq.n	8000d30 <__addsf3+0xec>
 8000c5a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c5e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c62:	bfc1      	itttt	gt
 8000c64:	18d2      	addgt	r2, r2, r3
 8000c66:	4041      	eorgt	r1, r0
 8000c68:	4048      	eorgt	r0, r1
 8000c6a:	4041      	eorgt	r1, r0
 8000c6c:	bfb8      	it	lt
 8000c6e:	425b      	neglt	r3, r3
 8000c70:	2b19      	cmp	r3, #25
 8000c72:	bf88      	it	hi
 8000c74:	4770      	bxhi	lr
 8000c76:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c7a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c7e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c82:	bf18      	it	ne
 8000c84:	4240      	negne	r0, r0
 8000c86:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c8a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c8e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c92:	bf18      	it	ne
 8000c94:	4249      	negne	r1, r1
 8000c96:	ea92 0f03 	teq	r2, r3
 8000c9a:	d03f      	beq.n	8000d1c <__addsf3+0xd8>
 8000c9c:	f1a2 0201 	sub.w	r2, r2, #1
 8000ca0:	fa41 fc03 	asr.w	ip, r1, r3
 8000ca4:	eb10 000c 	adds.w	r0, r0, ip
 8000ca8:	f1c3 0320 	rsb	r3, r3, #32
 8000cac:	fa01 f103 	lsl.w	r1, r1, r3
 8000cb0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cb4:	d502      	bpl.n	8000cbc <__addsf3+0x78>
 8000cb6:	4249      	negs	r1, r1
 8000cb8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cbc:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000cc0:	d313      	bcc.n	8000cea <__addsf3+0xa6>
 8000cc2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000cc6:	d306      	bcc.n	8000cd6 <__addsf3+0x92>
 8000cc8:	0840      	lsrs	r0, r0, #1
 8000cca:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cce:	f102 0201 	add.w	r2, r2, #1
 8000cd2:	2afe      	cmp	r2, #254	@ 0xfe
 8000cd4:	d251      	bcs.n	8000d7a <__addsf3+0x136>
 8000cd6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000cda:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cde:	bf08      	it	eq
 8000ce0:	f020 0001 	biceq.w	r0, r0, #1
 8000ce4:	ea40 0003 	orr.w	r0, r0, r3
 8000ce8:	4770      	bx	lr
 8000cea:	0049      	lsls	r1, r1, #1
 8000cec:	eb40 0000 	adc.w	r0, r0, r0
 8000cf0:	3a01      	subs	r2, #1
 8000cf2:	bf28      	it	cs
 8000cf4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000cf8:	d2ed      	bcs.n	8000cd6 <__addsf3+0x92>
 8000cfa:	fab0 fc80 	clz	ip, r0
 8000cfe:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d02:	ebb2 020c 	subs.w	r2, r2, ip
 8000d06:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d0a:	bfaa      	itet	ge
 8000d0c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d10:	4252      	neglt	r2, r2
 8000d12:	4318      	orrge	r0, r3
 8000d14:	bfbc      	itt	lt
 8000d16:	40d0      	lsrlt	r0, r2
 8000d18:	4318      	orrlt	r0, r3
 8000d1a:	4770      	bx	lr
 8000d1c:	f092 0f00 	teq	r2, #0
 8000d20:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d24:	bf06      	itte	eq
 8000d26:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d2a:	3201      	addeq	r2, #1
 8000d2c:	3b01      	subne	r3, #1
 8000d2e:	e7b5      	b.n	8000c9c <__addsf3+0x58>
 8000d30:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d34:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d38:	bf18      	it	ne
 8000d3a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d3e:	d021      	beq.n	8000d84 <__addsf3+0x140>
 8000d40:	ea92 0f03 	teq	r2, r3
 8000d44:	d004      	beq.n	8000d50 <__addsf3+0x10c>
 8000d46:	f092 0f00 	teq	r2, #0
 8000d4a:	bf08      	it	eq
 8000d4c:	4608      	moveq	r0, r1
 8000d4e:	4770      	bx	lr
 8000d50:	ea90 0f01 	teq	r0, r1
 8000d54:	bf1c      	itt	ne
 8000d56:	2000      	movne	r0, #0
 8000d58:	4770      	bxne	lr
 8000d5a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d5e:	d104      	bne.n	8000d6a <__addsf3+0x126>
 8000d60:	0040      	lsls	r0, r0, #1
 8000d62:	bf28      	it	cs
 8000d64:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d68:	4770      	bx	lr
 8000d6a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d6e:	bf3c      	itt	cc
 8000d70:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d74:	4770      	bxcc	lr
 8000d76:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d7a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d7e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d82:	4770      	bx	lr
 8000d84:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d88:	bf16      	itet	ne
 8000d8a:	4608      	movne	r0, r1
 8000d8c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d90:	4601      	movne	r1, r0
 8000d92:	0242      	lsls	r2, r0, #9
 8000d94:	bf06      	itte	eq
 8000d96:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d9a:	ea90 0f01 	teqeq	r0, r1
 8000d9e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000da2:	4770      	bx	lr

08000da4 <__aeabi_ui2f>:
 8000da4:	f04f 0300 	mov.w	r3, #0
 8000da8:	e004      	b.n	8000db4 <__aeabi_i2f+0x8>
 8000daa:	bf00      	nop

08000dac <__aeabi_i2f>:
 8000dac:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000db0:	bf48      	it	mi
 8000db2:	4240      	negmi	r0, r0
 8000db4:	ea5f 0c00 	movs.w	ip, r0
 8000db8:	bf08      	it	eq
 8000dba:	4770      	bxeq	lr
 8000dbc:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000dc0:	4601      	mov	r1, r0
 8000dc2:	f04f 0000 	mov.w	r0, #0
 8000dc6:	e01c      	b.n	8000e02 <__aeabi_l2f+0x2a>

08000dc8 <__aeabi_ul2f>:
 8000dc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000dcc:	bf08      	it	eq
 8000dce:	4770      	bxeq	lr
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	e00a      	b.n	8000dec <__aeabi_l2f+0x14>
 8000dd6:	bf00      	nop

08000dd8 <__aeabi_l2f>:
 8000dd8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ddc:	bf08      	it	eq
 8000dde:	4770      	bxeq	lr
 8000de0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000de4:	d502      	bpl.n	8000dec <__aeabi_l2f+0x14>
 8000de6:	4240      	negs	r0, r0
 8000de8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dec:	ea5f 0c01 	movs.w	ip, r1
 8000df0:	bf02      	ittt	eq
 8000df2:	4684      	moveq	ip, r0
 8000df4:	4601      	moveq	r1, r0
 8000df6:	2000      	moveq	r0, #0
 8000df8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000dfc:	bf08      	it	eq
 8000dfe:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e02:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e06:	fabc f28c 	clz	r2, ip
 8000e0a:	3a08      	subs	r2, #8
 8000e0c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e10:	db10      	blt.n	8000e34 <__aeabi_l2f+0x5c>
 8000e12:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e16:	4463      	add	r3, ip
 8000e18:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e1c:	f1c2 0220 	rsb	r2, r2, #32
 8000e20:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e24:	fa20 f202 	lsr.w	r2, r0, r2
 8000e28:	eb43 0002 	adc.w	r0, r3, r2
 8000e2c:	bf08      	it	eq
 8000e2e:	f020 0001 	biceq.w	r0, r0, #1
 8000e32:	4770      	bx	lr
 8000e34:	f102 0220 	add.w	r2, r2, #32
 8000e38:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e3c:	f1c2 0220 	rsb	r2, r2, #32
 8000e40:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e44:	fa21 f202 	lsr.w	r2, r1, r2
 8000e48:	eb43 0002 	adc.w	r0, r3, r2
 8000e4c:	bf08      	it	eq
 8000e4e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e52:	4770      	bx	lr

08000e54 <__aeabi_fmul>:
 8000e54:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e58:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e5c:	bf1e      	ittt	ne
 8000e5e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e62:	ea92 0f0c 	teqne	r2, ip
 8000e66:	ea93 0f0c 	teqne	r3, ip
 8000e6a:	d06f      	beq.n	8000f4c <__aeabi_fmul+0xf8>
 8000e6c:	441a      	add	r2, r3
 8000e6e:	ea80 0c01 	eor.w	ip, r0, r1
 8000e72:	0240      	lsls	r0, r0, #9
 8000e74:	bf18      	it	ne
 8000e76:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e7a:	d01e      	beq.n	8000eba <__aeabi_fmul+0x66>
 8000e7c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000e80:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e84:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e88:	fba0 3101 	umull	r3, r1, r0, r1
 8000e8c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e90:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000e94:	bf3e      	ittt	cc
 8000e96:	0049      	lslcc	r1, r1, #1
 8000e98:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e9c:	005b      	lslcc	r3, r3, #1
 8000e9e:	ea40 0001 	orr.w	r0, r0, r1
 8000ea2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000ea6:	2afd      	cmp	r2, #253	@ 0xfd
 8000ea8:	d81d      	bhi.n	8000ee6 <__aeabi_fmul+0x92>
 8000eaa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000eae:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eb2:	bf08      	it	eq
 8000eb4:	f020 0001 	biceq.w	r0, r0, #1
 8000eb8:	4770      	bx	lr
 8000eba:	f090 0f00 	teq	r0, #0
 8000ebe:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ec2:	bf08      	it	eq
 8000ec4:	0249      	lsleq	r1, r1, #9
 8000ec6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eca:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ece:	3a7f      	subs	r2, #127	@ 0x7f
 8000ed0:	bfc2      	ittt	gt
 8000ed2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ed6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eda:	4770      	bxgt	lr
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	f04f 0300 	mov.w	r3, #0
 8000ee4:	3a01      	subs	r2, #1
 8000ee6:	dc5d      	bgt.n	8000fa4 <__aeabi_fmul+0x150>
 8000ee8:	f112 0f19 	cmn.w	r2, #25
 8000eec:	bfdc      	itt	le
 8000eee:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000ef2:	4770      	bxle	lr
 8000ef4:	f1c2 0200 	rsb	r2, r2, #0
 8000ef8:	0041      	lsls	r1, r0, #1
 8000efa:	fa21 f102 	lsr.w	r1, r1, r2
 8000efe:	f1c2 0220 	rsb	r2, r2, #32
 8000f02:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f06:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f0a:	f140 0000 	adc.w	r0, r0, #0
 8000f0e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f12:	bf08      	it	eq
 8000f14:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f18:	4770      	bx	lr
 8000f1a:	f092 0f00 	teq	r2, #0
 8000f1e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f22:	bf02      	ittt	eq
 8000f24:	0040      	lsleq	r0, r0, #1
 8000f26:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f2a:	3a01      	subeq	r2, #1
 8000f2c:	d0f9      	beq.n	8000f22 <__aeabi_fmul+0xce>
 8000f2e:	ea40 000c 	orr.w	r0, r0, ip
 8000f32:	f093 0f00 	teq	r3, #0
 8000f36:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f3a:	bf02      	ittt	eq
 8000f3c:	0049      	lsleq	r1, r1, #1
 8000f3e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f42:	3b01      	subeq	r3, #1
 8000f44:	d0f9      	beq.n	8000f3a <__aeabi_fmul+0xe6>
 8000f46:	ea41 010c 	orr.w	r1, r1, ip
 8000f4a:	e78f      	b.n	8000e6c <__aeabi_fmul+0x18>
 8000f4c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f50:	ea92 0f0c 	teq	r2, ip
 8000f54:	bf18      	it	ne
 8000f56:	ea93 0f0c 	teqne	r3, ip
 8000f5a:	d00a      	beq.n	8000f72 <__aeabi_fmul+0x11e>
 8000f5c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f60:	bf18      	it	ne
 8000f62:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f66:	d1d8      	bne.n	8000f1a <__aeabi_fmul+0xc6>
 8000f68:	ea80 0001 	eor.w	r0, r0, r1
 8000f6c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f70:	4770      	bx	lr
 8000f72:	f090 0f00 	teq	r0, #0
 8000f76:	bf17      	itett	ne
 8000f78:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000f7c:	4608      	moveq	r0, r1
 8000f7e:	f091 0f00 	teqne	r1, #0
 8000f82:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000f86:	d014      	beq.n	8000fb2 <__aeabi_fmul+0x15e>
 8000f88:	ea92 0f0c 	teq	r2, ip
 8000f8c:	d101      	bne.n	8000f92 <__aeabi_fmul+0x13e>
 8000f8e:	0242      	lsls	r2, r0, #9
 8000f90:	d10f      	bne.n	8000fb2 <__aeabi_fmul+0x15e>
 8000f92:	ea93 0f0c 	teq	r3, ip
 8000f96:	d103      	bne.n	8000fa0 <__aeabi_fmul+0x14c>
 8000f98:	024b      	lsls	r3, r1, #9
 8000f9a:	bf18      	it	ne
 8000f9c:	4608      	movne	r0, r1
 8000f9e:	d108      	bne.n	8000fb2 <__aeabi_fmul+0x15e>
 8000fa0:	ea80 0001 	eor.w	r0, r0, r1
 8000fa4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000fa8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fac:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fb0:	4770      	bx	lr
 8000fb2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fb6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000fba:	4770      	bx	lr

08000fbc <__aeabi_fdiv>:
 8000fbc:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000fc0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fc4:	bf1e      	ittt	ne
 8000fc6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fca:	ea92 0f0c 	teqne	r2, ip
 8000fce:	ea93 0f0c 	teqne	r3, ip
 8000fd2:	d069      	beq.n	80010a8 <__aeabi_fdiv+0xec>
 8000fd4:	eba2 0203 	sub.w	r2, r2, r3
 8000fd8:	ea80 0c01 	eor.w	ip, r0, r1
 8000fdc:	0249      	lsls	r1, r1, #9
 8000fde:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000fe2:	d037      	beq.n	8001054 <__aeabi_fdiv+0x98>
 8000fe4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000fe8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000fec:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ff0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ff4:	428b      	cmp	r3, r1
 8000ff6:	bf38      	it	cc
 8000ff8:	005b      	lslcc	r3, r3, #1
 8000ffa:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000ffe:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8001002:	428b      	cmp	r3, r1
 8001004:	bf24      	itt	cs
 8001006:	1a5b      	subcs	r3, r3, r1
 8001008:	ea40 000c 	orrcs.w	r0, r0, ip
 800100c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001010:	bf24      	itt	cs
 8001012:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8001016:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800101a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800101e:	bf24      	itt	cs
 8001020:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8001024:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001028:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 800102c:	bf24      	itt	cs
 800102e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8001032:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8001036:	011b      	lsls	r3, r3, #4
 8001038:	bf18      	it	ne
 800103a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800103e:	d1e0      	bne.n	8001002 <__aeabi_fdiv+0x46>
 8001040:	2afd      	cmp	r2, #253	@ 0xfd
 8001042:	f63f af50 	bhi.w	8000ee6 <__aeabi_fmul+0x92>
 8001046:	428b      	cmp	r3, r1
 8001048:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800104c:	bf08      	it	eq
 800104e:	f020 0001 	biceq.w	r0, r0, #1
 8001052:	4770      	bx	lr
 8001054:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8001058:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800105c:	327f      	adds	r2, #127	@ 0x7f
 800105e:	bfc2      	ittt	gt
 8001060:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8001064:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001068:	4770      	bxgt	lr
 800106a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800106e:	f04f 0300 	mov.w	r3, #0
 8001072:	3a01      	subs	r2, #1
 8001074:	e737      	b.n	8000ee6 <__aeabi_fmul+0x92>
 8001076:	f092 0f00 	teq	r2, #0
 800107a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800107e:	bf02      	ittt	eq
 8001080:	0040      	lsleq	r0, r0, #1
 8001082:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8001086:	3a01      	subeq	r2, #1
 8001088:	d0f9      	beq.n	800107e <__aeabi_fdiv+0xc2>
 800108a:	ea40 000c 	orr.w	r0, r0, ip
 800108e:	f093 0f00 	teq	r3, #0
 8001092:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8001096:	bf02      	ittt	eq
 8001098:	0049      	lsleq	r1, r1, #1
 800109a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800109e:	3b01      	subeq	r3, #1
 80010a0:	d0f9      	beq.n	8001096 <__aeabi_fdiv+0xda>
 80010a2:	ea41 010c 	orr.w	r1, r1, ip
 80010a6:	e795      	b.n	8000fd4 <__aeabi_fdiv+0x18>
 80010a8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010ac:	ea92 0f0c 	teq	r2, ip
 80010b0:	d108      	bne.n	80010c4 <__aeabi_fdiv+0x108>
 80010b2:	0242      	lsls	r2, r0, #9
 80010b4:	f47f af7d 	bne.w	8000fb2 <__aeabi_fmul+0x15e>
 80010b8:	ea93 0f0c 	teq	r3, ip
 80010bc:	f47f af70 	bne.w	8000fa0 <__aeabi_fmul+0x14c>
 80010c0:	4608      	mov	r0, r1
 80010c2:	e776      	b.n	8000fb2 <__aeabi_fmul+0x15e>
 80010c4:	ea93 0f0c 	teq	r3, ip
 80010c8:	d104      	bne.n	80010d4 <__aeabi_fdiv+0x118>
 80010ca:	024b      	lsls	r3, r1, #9
 80010cc:	f43f af4c 	beq.w	8000f68 <__aeabi_fmul+0x114>
 80010d0:	4608      	mov	r0, r1
 80010d2:	e76e      	b.n	8000fb2 <__aeabi_fmul+0x15e>
 80010d4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80010d8:	bf18      	it	ne
 80010da:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80010de:	d1ca      	bne.n	8001076 <__aeabi_fdiv+0xba>
 80010e0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80010e4:	f47f af5c 	bne.w	8000fa0 <__aeabi_fmul+0x14c>
 80010e8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 80010ec:	f47f af3c 	bne.w	8000f68 <__aeabi_fmul+0x114>
 80010f0:	e75f      	b.n	8000fb2 <__aeabi_fmul+0x15e>
 80010f2:	bf00      	nop

080010f4 <__aeabi_uldivmod>:
 80010f4:	b953      	cbnz	r3, 800110c <__aeabi_uldivmod+0x18>
 80010f6:	b94a      	cbnz	r2, 800110c <__aeabi_uldivmod+0x18>
 80010f8:	2900      	cmp	r1, #0
 80010fa:	bf08      	it	eq
 80010fc:	2800      	cmpeq	r0, #0
 80010fe:	bf1c      	itt	ne
 8001100:	f04f 31ff 	movne.w	r1, #4294967295
 8001104:	f04f 30ff 	movne.w	r0, #4294967295
 8001108:	f000 b9a0 	b.w	800144c <__aeabi_idiv0>
 800110c:	f1ad 0c08 	sub.w	ip, sp, #8
 8001110:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001114:	f000 f83c 	bl	8001190 <__udivmoddi4>
 8001118:	f8dd e004 	ldr.w	lr, [sp, #4]
 800111c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001120:	b004      	add	sp, #16
 8001122:	4770      	bx	lr

08001124 <__aeabi_d2lz>:
 8001124:	b538      	push	{r3, r4, r5, lr}
 8001126:	2200      	movs	r2, #0
 8001128:	2300      	movs	r3, #0
 800112a:	4604      	mov	r4, r0
 800112c:	460d      	mov	r5, r1
 800112e:	f7ff fcad 	bl	8000a8c <__aeabi_dcmplt>
 8001132:	b928      	cbnz	r0, 8001140 <__aeabi_d2lz+0x1c>
 8001134:	4620      	mov	r0, r4
 8001136:	4629      	mov	r1, r5
 8001138:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800113c:	f000 b80a 	b.w	8001154 <__aeabi_d2ulz>
 8001140:	4620      	mov	r0, r4
 8001142:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001146:	f000 f805 	bl	8001154 <__aeabi_d2ulz>
 800114a:	4240      	negs	r0, r0
 800114c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001150:	bd38      	pop	{r3, r4, r5, pc}
 8001152:	bf00      	nop

08001154 <__aeabi_d2ulz>:
 8001154:	b5d0      	push	{r4, r6, r7, lr}
 8001156:	4b0c      	ldr	r3, [pc, #48]	@ (8001188 <__aeabi_d2ulz+0x34>)
 8001158:	2200      	movs	r2, #0
 800115a:	4606      	mov	r6, r0
 800115c:	460f      	mov	r7, r1
 800115e:	f7ff fa23 	bl	80005a8 <__aeabi_dmul>
 8001162:	f7ff fcf9 	bl	8000b58 <__aeabi_d2uiz>
 8001166:	4604      	mov	r4, r0
 8001168:	f7ff f9a4 	bl	80004b4 <__aeabi_ui2d>
 800116c:	4b07      	ldr	r3, [pc, #28]	@ (800118c <__aeabi_d2ulz+0x38>)
 800116e:	2200      	movs	r2, #0
 8001170:	f7ff fa1a 	bl	80005a8 <__aeabi_dmul>
 8001174:	4602      	mov	r2, r0
 8001176:	460b      	mov	r3, r1
 8001178:	4630      	mov	r0, r6
 800117a:	4639      	mov	r1, r7
 800117c:	f7ff f85c 	bl	8000238 <__aeabi_dsub>
 8001180:	f7ff fcea 	bl	8000b58 <__aeabi_d2uiz>
 8001184:	4621      	mov	r1, r4
 8001186:	bdd0      	pop	{r4, r6, r7, pc}
 8001188:	3df00000 	.word	0x3df00000
 800118c:	41f00000 	.word	0x41f00000

08001190 <__udivmoddi4>:
 8001190:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001194:	9d08      	ldr	r5, [sp, #32]
 8001196:	460c      	mov	r4, r1
 8001198:	2b00      	cmp	r3, #0
 800119a:	d14e      	bne.n	800123a <__udivmoddi4+0xaa>
 800119c:	4694      	mov	ip, r2
 800119e:	458c      	cmp	ip, r1
 80011a0:	4686      	mov	lr, r0
 80011a2:	fab2 f282 	clz	r2, r2
 80011a6:	d962      	bls.n	800126e <__udivmoddi4+0xde>
 80011a8:	b14a      	cbz	r2, 80011be <__udivmoddi4+0x2e>
 80011aa:	f1c2 0320 	rsb	r3, r2, #32
 80011ae:	4091      	lsls	r1, r2
 80011b0:	fa20 f303 	lsr.w	r3, r0, r3
 80011b4:	fa0c fc02 	lsl.w	ip, ip, r2
 80011b8:	4319      	orrs	r1, r3
 80011ba:	fa00 fe02 	lsl.w	lr, r0, r2
 80011be:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80011c2:	fa1f f68c 	uxth.w	r6, ip
 80011c6:	fbb1 f4f7 	udiv	r4, r1, r7
 80011ca:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80011ce:	fb07 1114 	mls	r1, r7, r4, r1
 80011d2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80011d6:	fb04 f106 	mul.w	r1, r4, r6
 80011da:	4299      	cmp	r1, r3
 80011dc:	d90a      	bls.n	80011f4 <__udivmoddi4+0x64>
 80011de:	eb1c 0303 	adds.w	r3, ip, r3
 80011e2:	f104 30ff 	add.w	r0, r4, #4294967295
 80011e6:	f080 8112 	bcs.w	800140e <__udivmoddi4+0x27e>
 80011ea:	4299      	cmp	r1, r3
 80011ec:	f240 810f 	bls.w	800140e <__udivmoddi4+0x27e>
 80011f0:	3c02      	subs	r4, #2
 80011f2:	4463      	add	r3, ip
 80011f4:	1a59      	subs	r1, r3, r1
 80011f6:	fa1f f38e 	uxth.w	r3, lr
 80011fa:	fbb1 f0f7 	udiv	r0, r1, r7
 80011fe:	fb07 1110 	mls	r1, r7, r0, r1
 8001202:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001206:	fb00 f606 	mul.w	r6, r0, r6
 800120a:	429e      	cmp	r6, r3
 800120c:	d90a      	bls.n	8001224 <__udivmoddi4+0x94>
 800120e:	eb1c 0303 	adds.w	r3, ip, r3
 8001212:	f100 31ff 	add.w	r1, r0, #4294967295
 8001216:	f080 80fc 	bcs.w	8001412 <__udivmoddi4+0x282>
 800121a:	429e      	cmp	r6, r3
 800121c:	f240 80f9 	bls.w	8001412 <__udivmoddi4+0x282>
 8001220:	4463      	add	r3, ip
 8001222:	3802      	subs	r0, #2
 8001224:	1b9b      	subs	r3, r3, r6
 8001226:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800122a:	2100      	movs	r1, #0
 800122c:	b11d      	cbz	r5, 8001236 <__udivmoddi4+0xa6>
 800122e:	40d3      	lsrs	r3, r2
 8001230:	2200      	movs	r2, #0
 8001232:	e9c5 3200 	strd	r3, r2, [r5]
 8001236:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800123a:	428b      	cmp	r3, r1
 800123c:	d905      	bls.n	800124a <__udivmoddi4+0xba>
 800123e:	b10d      	cbz	r5, 8001244 <__udivmoddi4+0xb4>
 8001240:	e9c5 0100 	strd	r0, r1, [r5]
 8001244:	2100      	movs	r1, #0
 8001246:	4608      	mov	r0, r1
 8001248:	e7f5      	b.n	8001236 <__udivmoddi4+0xa6>
 800124a:	fab3 f183 	clz	r1, r3
 800124e:	2900      	cmp	r1, #0
 8001250:	d146      	bne.n	80012e0 <__udivmoddi4+0x150>
 8001252:	42a3      	cmp	r3, r4
 8001254:	d302      	bcc.n	800125c <__udivmoddi4+0xcc>
 8001256:	4290      	cmp	r0, r2
 8001258:	f0c0 80f0 	bcc.w	800143c <__udivmoddi4+0x2ac>
 800125c:	1a86      	subs	r6, r0, r2
 800125e:	eb64 0303 	sbc.w	r3, r4, r3
 8001262:	2001      	movs	r0, #1
 8001264:	2d00      	cmp	r5, #0
 8001266:	d0e6      	beq.n	8001236 <__udivmoddi4+0xa6>
 8001268:	e9c5 6300 	strd	r6, r3, [r5]
 800126c:	e7e3      	b.n	8001236 <__udivmoddi4+0xa6>
 800126e:	2a00      	cmp	r2, #0
 8001270:	f040 8090 	bne.w	8001394 <__udivmoddi4+0x204>
 8001274:	eba1 040c 	sub.w	r4, r1, ip
 8001278:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800127c:	fa1f f78c 	uxth.w	r7, ip
 8001280:	2101      	movs	r1, #1
 8001282:	fbb4 f6f8 	udiv	r6, r4, r8
 8001286:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800128a:	fb08 4416 	mls	r4, r8, r6, r4
 800128e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8001292:	fb07 f006 	mul.w	r0, r7, r6
 8001296:	4298      	cmp	r0, r3
 8001298:	d908      	bls.n	80012ac <__udivmoddi4+0x11c>
 800129a:	eb1c 0303 	adds.w	r3, ip, r3
 800129e:	f106 34ff 	add.w	r4, r6, #4294967295
 80012a2:	d202      	bcs.n	80012aa <__udivmoddi4+0x11a>
 80012a4:	4298      	cmp	r0, r3
 80012a6:	f200 80cd 	bhi.w	8001444 <__udivmoddi4+0x2b4>
 80012aa:	4626      	mov	r6, r4
 80012ac:	1a1c      	subs	r4, r3, r0
 80012ae:	fa1f f38e 	uxth.w	r3, lr
 80012b2:	fbb4 f0f8 	udiv	r0, r4, r8
 80012b6:	fb08 4410 	mls	r4, r8, r0, r4
 80012ba:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80012be:	fb00 f707 	mul.w	r7, r0, r7
 80012c2:	429f      	cmp	r7, r3
 80012c4:	d908      	bls.n	80012d8 <__udivmoddi4+0x148>
 80012c6:	eb1c 0303 	adds.w	r3, ip, r3
 80012ca:	f100 34ff 	add.w	r4, r0, #4294967295
 80012ce:	d202      	bcs.n	80012d6 <__udivmoddi4+0x146>
 80012d0:	429f      	cmp	r7, r3
 80012d2:	f200 80b0 	bhi.w	8001436 <__udivmoddi4+0x2a6>
 80012d6:	4620      	mov	r0, r4
 80012d8:	1bdb      	subs	r3, r3, r7
 80012da:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80012de:	e7a5      	b.n	800122c <__udivmoddi4+0x9c>
 80012e0:	f1c1 0620 	rsb	r6, r1, #32
 80012e4:	408b      	lsls	r3, r1
 80012e6:	fa22 f706 	lsr.w	r7, r2, r6
 80012ea:	431f      	orrs	r7, r3
 80012ec:	fa20 fc06 	lsr.w	ip, r0, r6
 80012f0:	fa04 f301 	lsl.w	r3, r4, r1
 80012f4:	ea43 030c 	orr.w	r3, r3, ip
 80012f8:	40f4      	lsrs	r4, r6
 80012fa:	fa00 f801 	lsl.w	r8, r0, r1
 80012fe:	0c38      	lsrs	r0, r7, #16
 8001300:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8001304:	fbb4 fef0 	udiv	lr, r4, r0
 8001308:	fa1f fc87 	uxth.w	ip, r7
 800130c:	fb00 441e 	mls	r4, r0, lr, r4
 8001310:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8001314:	fb0e f90c 	mul.w	r9, lr, ip
 8001318:	45a1      	cmp	r9, r4
 800131a:	fa02 f201 	lsl.w	r2, r2, r1
 800131e:	d90a      	bls.n	8001336 <__udivmoddi4+0x1a6>
 8001320:	193c      	adds	r4, r7, r4
 8001322:	f10e 3aff 	add.w	sl, lr, #4294967295
 8001326:	f080 8084 	bcs.w	8001432 <__udivmoddi4+0x2a2>
 800132a:	45a1      	cmp	r9, r4
 800132c:	f240 8081 	bls.w	8001432 <__udivmoddi4+0x2a2>
 8001330:	f1ae 0e02 	sub.w	lr, lr, #2
 8001334:	443c      	add	r4, r7
 8001336:	eba4 0409 	sub.w	r4, r4, r9
 800133a:	fa1f f983 	uxth.w	r9, r3
 800133e:	fbb4 f3f0 	udiv	r3, r4, r0
 8001342:	fb00 4413 	mls	r4, r0, r3, r4
 8001346:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800134a:	fb03 fc0c 	mul.w	ip, r3, ip
 800134e:	45a4      	cmp	ip, r4
 8001350:	d907      	bls.n	8001362 <__udivmoddi4+0x1d2>
 8001352:	193c      	adds	r4, r7, r4
 8001354:	f103 30ff 	add.w	r0, r3, #4294967295
 8001358:	d267      	bcs.n	800142a <__udivmoddi4+0x29a>
 800135a:	45a4      	cmp	ip, r4
 800135c:	d965      	bls.n	800142a <__udivmoddi4+0x29a>
 800135e:	3b02      	subs	r3, #2
 8001360:	443c      	add	r4, r7
 8001362:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8001366:	fba0 9302 	umull	r9, r3, r0, r2
 800136a:	eba4 040c 	sub.w	r4, r4, ip
 800136e:	429c      	cmp	r4, r3
 8001370:	46ce      	mov	lr, r9
 8001372:	469c      	mov	ip, r3
 8001374:	d351      	bcc.n	800141a <__udivmoddi4+0x28a>
 8001376:	d04e      	beq.n	8001416 <__udivmoddi4+0x286>
 8001378:	b155      	cbz	r5, 8001390 <__udivmoddi4+0x200>
 800137a:	ebb8 030e 	subs.w	r3, r8, lr
 800137e:	eb64 040c 	sbc.w	r4, r4, ip
 8001382:	fa04 f606 	lsl.w	r6, r4, r6
 8001386:	40cb      	lsrs	r3, r1
 8001388:	431e      	orrs	r6, r3
 800138a:	40cc      	lsrs	r4, r1
 800138c:	e9c5 6400 	strd	r6, r4, [r5]
 8001390:	2100      	movs	r1, #0
 8001392:	e750      	b.n	8001236 <__udivmoddi4+0xa6>
 8001394:	f1c2 0320 	rsb	r3, r2, #32
 8001398:	fa20 f103 	lsr.w	r1, r0, r3
 800139c:	fa0c fc02 	lsl.w	ip, ip, r2
 80013a0:	fa24 f303 	lsr.w	r3, r4, r3
 80013a4:	4094      	lsls	r4, r2
 80013a6:	430c      	orrs	r4, r1
 80013a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80013ac:	fa00 fe02 	lsl.w	lr, r0, r2
 80013b0:	fa1f f78c 	uxth.w	r7, ip
 80013b4:	fbb3 f0f8 	udiv	r0, r3, r8
 80013b8:	fb08 3110 	mls	r1, r8, r0, r3
 80013bc:	0c23      	lsrs	r3, r4, #16
 80013be:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80013c2:	fb00 f107 	mul.w	r1, r0, r7
 80013c6:	4299      	cmp	r1, r3
 80013c8:	d908      	bls.n	80013dc <__udivmoddi4+0x24c>
 80013ca:	eb1c 0303 	adds.w	r3, ip, r3
 80013ce:	f100 36ff 	add.w	r6, r0, #4294967295
 80013d2:	d22c      	bcs.n	800142e <__udivmoddi4+0x29e>
 80013d4:	4299      	cmp	r1, r3
 80013d6:	d92a      	bls.n	800142e <__udivmoddi4+0x29e>
 80013d8:	3802      	subs	r0, #2
 80013da:	4463      	add	r3, ip
 80013dc:	1a5b      	subs	r3, r3, r1
 80013de:	b2a4      	uxth	r4, r4
 80013e0:	fbb3 f1f8 	udiv	r1, r3, r8
 80013e4:	fb08 3311 	mls	r3, r8, r1, r3
 80013e8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80013ec:	fb01 f307 	mul.w	r3, r1, r7
 80013f0:	42a3      	cmp	r3, r4
 80013f2:	d908      	bls.n	8001406 <__udivmoddi4+0x276>
 80013f4:	eb1c 0404 	adds.w	r4, ip, r4
 80013f8:	f101 36ff 	add.w	r6, r1, #4294967295
 80013fc:	d213      	bcs.n	8001426 <__udivmoddi4+0x296>
 80013fe:	42a3      	cmp	r3, r4
 8001400:	d911      	bls.n	8001426 <__udivmoddi4+0x296>
 8001402:	3902      	subs	r1, #2
 8001404:	4464      	add	r4, ip
 8001406:	1ae4      	subs	r4, r4, r3
 8001408:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800140c:	e739      	b.n	8001282 <__udivmoddi4+0xf2>
 800140e:	4604      	mov	r4, r0
 8001410:	e6f0      	b.n	80011f4 <__udivmoddi4+0x64>
 8001412:	4608      	mov	r0, r1
 8001414:	e706      	b.n	8001224 <__udivmoddi4+0x94>
 8001416:	45c8      	cmp	r8, r9
 8001418:	d2ae      	bcs.n	8001378 <__udivmoddi4+0x1e8>
 800141a:	ebb9 0e02 	subs.w	lr, r9, r2
 800141e:	eb63 0c07 	sbc.w	ip, r3, r7
 8001422:	3801      	subs	r0, #1
 8001424:	e7a8      	b.n	8001378 <__udivmoddi4+0x1e8>
 8001426:	4631      	mov	r1, r6
 8001428:	e7ed      	b.n	8001406 <__udivmoddi4+0x276>
 800142a:	4603      	mov	r3, r0
 800142c:	e799      	b.n	8001362 <__udivmoddi4+0x1d2>
 800142e:	4630      	mov	r0, r6
 8001430:	e7d4      	b.n	80013dc <__udivmoddi4+0x24c>
 8001432:	46d6      	mov	lr, sl
 8001434:	e77f      	b.n	8001336 <__udivmoddi4+0x1a6>
 8001436:	4463      	add	r3, ip
 8001438:	3802      	subs	r0, #2
 800143a:	e74d      	b.n	80012d8 <__udivmoddi4+0x148>
 800143c:	4606      	mov	r6, r0
 800143e:	4623      	mov	r3, r4
 8001440:	4608      	mov	r0, r1
 8001442:	e70f      	b.n	8001264 <__udivmoddi4+0xd4>
 8001444:	3e02      	subs	r6, #2
 8001446:	4463      	add	r3, ip
 8001448:	e730      	b.n	80012ac <__udivmoddi4+0x11c>
 800144a:	bf00      	nop

0800144c <__aeabi_idiv0>:
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop

08001450 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001450:	b480      	push	{r7}
 8001452:	b085      	sub	sp, #20
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001458:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800145c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800145e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	4313      	orrs	r3, r2
 8001466:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001468:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800146c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	4013      	ands	r3, r2
 8001472:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001474:	68fb      	ldr	r3, [r7, #12]
}
 8001476:	bf00      	nop
 8001478:	3714      	adds	r7, #20
 800147a:	46bd      	mov	sp, r7
 800147c:	bc80      	pop	{r7}
 800147e:	4770      	bx	lr

08001480 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b084      	sub	sp, #16
 8001484:	af00      	add	r7, sp, #0
 8001486:	60f8      	str	r0, [r7, #12]
 8001488:	60b9      	str	r1, [r7, #8]
 800148a:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	b29a      	uxth	r2, r3
 8001490:	f04f 33ff 	mov.w	r3, #4294967295
 8001494:	68b9      	ldr	r1, [r7, #8]
 8001496:	4804      	ldr	r0, [pc, #16]	@ (80014a8 <_write+0x28>)
 8001498:	f002 fda3 	bl	8003fe2 <HAL_UART_Transmit>
    return len;
 800149c:	687b      	ldr	r3, [r7, #4]
}
 800149e:	4618      	mov	r0, r3
 80014a0:	3710      	adds	r7, #16
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	2000023c 	.word	0x2000023c

080014ac <delay_us>:

void delay_us(uint32_t us)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b083      	sub	sp, #12
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 80014b4:	4b08      	ldr	r3, [pc, #32]	@ (80014d8 <delay_us+0x2c>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	2200      	movs	r2, #0
 80014ba:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim2) < us);
 80014bc:	bf00      	nop
 80014be:	4b06      	ldr	r3, [pc, #24]	@ (80014d8 <delay_us+0x2c>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014c4:	687a      	ldr	r2, [r7, #4]
 80014c6:	429a      	cmp	r2, r3
 80014c8:	d8f9      	bhi.n	80014be <delay_us+0x12>
}
 80014ca:	bf00      	nop
 80014cc:	bf00      	nop
 80014ce:	370c      	adds	r7, #12
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bc80      	pop	{r7}
 80014d4:	4770      	bx	lr
 80014d6:	bf00      	nop
 80014d8:	200001f0 	.word	0x200001f0

080014dc <DS18B20_Start>:
//    uint32_t ticks = us * (HAL_RCC_GetHCLKFreq() / 1000000);
//    while ((DWT->CYCCNT - start) < ticks);
//}

uint8_t DS18B20_Start(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b086      	sub	sp, #24
 80014e0:	af00      	add	r7, sp, #0
    uint8_t response = 0;
 80014e2:	2300      	movs	r3, #0
 80014e4:	75fb      	strb	r3, [r7, #23]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e6:	463b      	mov	r3, r7
 80014e8:	2200      	movs	r2, #0
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	605a      	str	r2, [r3, #4]
 80014ee:	609a      	str	r2, [r3, #8]
 80014f0:	60da      	str	r2, [r3, #12]
 80014f2:	611a      	str	r2, [r3, #16]

    // Set pin as output
    GPIO_InitStruct.Pin = DS18B20_PIN;
 80014f4:	2301      	movs	r3, #1
 80014f6:	603b      	str	r3, [r7, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014f8:	2301      	movs	r3, #1
 80014fa:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014fc:	2300      	movs	r3, #0
 80014fe:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(DS18B20_PORT, &GPIO_InitStruct);
 8001500:	463b      	mov	r3, r7
 8001502:	4619      	mov	r1, r3
 8001504:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001508:	f000 fd66 	bl	8001fd8 <HAL_GPIO_Init>

    HAL_GPIO_WritePin(DS18B20_PORT, DS18B20_PIN, GPIO_PIN_RESET);
 800150c:	2200      	movs	r2, #0
 800150e:	2101      	movs	r1, #1
 8001510:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001514:	f000 fed7 	bl	80022c6 <HAL_GPIO_WritePin>
    delay_us(480);
 8001518:	f44f 70f0 	mov.w	r0, #480	@ 0x1e0
 800151c:	f7ff ffc6 	bl	80014ac <delay_us>

    // Set pin as input
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001520:	2300      	movs	r3, #0
 8001522:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(DS18B20_PORT, &GPIO_InitStruct);
 8001524:	463b      	mov	r3, r7
 8001526:	4619      	mov	r1, r3
 8001528:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800152c:	f000 fd54 	bl	8001fd8 <HAL_GPIO_Init>

    delay_us(80);
 8001530:	2050      	movs	r0, #80	@ 0x50
 8001532:	f7ff ffbb 	bl	80014ac <delay_us>
    if (!HAL_GPIO_ReadPin(DS18B20_PORT, DS18B20_PIN)) response = 1;
 8001536:	2101      	movs	r1, #1
 8001538:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800153c:	f000 feac 	bl	8002298 <HAL_GPIO_ReadPin>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d102      	bne.n	800154c <DS18B20_Start+0x70>
 8001546:	2301      	movs	r3, #1
 8001548:	75fb      	strb	r3, [r7, #23]
 800154a:	e001      	b.n	8001550 <DS18B20_Start+0x74>
    else response = 0;
 800154c:	2300      	movs	r3, #0
 800154e:	75fb      	strb	r3, [r7, #23]
    delay_us(400);
 8001550:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8001554:	f7ff ffaa 	bl	80014ac <delay_us>
    return response;
 8001558:	7dfb      	ldrb	r3, [r7, #23]
}
 800155a:	4618      	mov	r0, r3
 800155c:	3718      	adds	r7, #24
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}

08001562 <DS18B20_Write>:

void DS18B20_Write(uint8_t data)
{
 8001562:	b580      	push	{r7, lr}
 8001564:	b088      	sub	sp, #32
 8001566:	af00      	add	r7, sp, #0
 8001568:	4603      	mov	r3, r0
 800156a:	71fb      	strb	r3, [r7, #7]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800156c:	f107 0308 	add.w	r3, r7, #8
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]
 8001574:	605a      	str	r2, [r3, #4]
 8001576:	609a      	str	r2, [r3, #8]
 8001578:	60da      	str	r2, [r3, #12]
 800157a:	611a      	str	r2, [r3, #16]

    for (int i = 0; i < 8; i++)
 800157c:	2300      	movs	r3, #0
 800157e:	61fb      	str	r3, [r7, #28]
 8001580:	e031      	b.n	80015e6 <DS18B20_Write+0x84>
    {
        // Set as output
        GPIO_InitStruct.Pin = DS18B20_PIN;
 8001582:	2301      	movs	r3, #1
 8001584:	60bb      	str	r3, [r7, #8]
        GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001586:	2301      	movs	r3, #1
 8001588:	60fb      	str	r3, [r7, #12]
        HAL_GPIO_Init(DS18B20_PORT, &GPIO_InitStruct);
 800158a:	f107 0308 	add.w	r3, r7, #8
 800158e:	4619      	mov	r1, r3
 8001590:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001594:	f000 fd20 	bl	8001fd8 <HAL_GPIO_Init>

        HAL_GPIO_WritePin(DS18B20_PORT, DS18B20_PIN, GPIO_PIN_RESET);
 8001598:	2200      	movs	r2, #0
 800159a:	2101      	movs	r1, #1
 800159c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015a0:	f000 fe91 	bl	80022c6 <HAL_GPIO_WritePin>
        delay_us(1);
 80015a4:	2001      	movs	r0, #1
 80015a6:	f7ff ff81 	bl	80014ac <delay_us>

        if (data & (1 << i))
 80015aa:	79fa      	ldrb	r2, [r7, #7]
 80015ac:	69fb      	ldr	r3, [r7, #28]
 80015ae:	fa42 f303 	asr.w	r3, r2, r3
 80015b2:	f003 0301 	and.w	r3, r3, #1
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d009      	beq.n	80015ce <DS18B20_Write+0x6c>
        {
            HAL_GPIO_WritePin(DS18B20_PORT, DS18B20_PIN, GPIO_PIN_SET);
 80015ba:	2201      	movs	r2, #1
 80015bc:	2101      	movs	r1, #1
 80015be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015c2:	f000 fe80 	bl	80022c6 <HAL_GPIO_WritePin>
            delay_us(60);
 80015c6:	203c      	movs	r0, #60	@ 0x3c
 80015c8:	f7ff ff70 	bl	80014ac <delay_us>
 80015cc:	e008      	b.n	80015e0 <DS18B20_Write+0x7e>
        }
        else
        {
            delay_us(60);
 80015ce:	203c      	movs	r0, #60	@ 0x3c
 80015d0:	f7ff ff6c 	bl	80014ac <delay_us>
            HAL_GPIO_WritePin(DS18B20_PORT, DS18B20_PIN, GPIO_PIN_SET);
 80015d4:	2201      	movs	r2, #1
 80015d6:	2101      	movs	r1, #1
 80015d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015dc:	f000 fe73 	bl	80022c6 <HAL_GPIO_WritePin>
    for (int i = 0; i < 8; i++)
 80015e0:	69fb      	ldr	r3, [r7, #28]
 80015e2:	3301      	adds	r3, #1
 80015e4:	61fb      	str	r3, [r7, #28]
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	2b07      	cmp	r3, #7
 80015ea:	ddca      	ble.n	8001582 <DS18B20_Write+0x20>
        }
    }
}
 80015ec:	bf00      	nop
 80015ee:	bf00      	nop
 80015f0:	3720      	adds	r7, #32
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}

080015f6 <DS18B20_Read>:

uint8_t DS18B20_Read(void)
{
 80015f6:	b580      	push	{r7, lr}
 80015f8:	b088      	sub	sp, #32
 80015fa:	af00      	add	r7, sp, #0
    uint8_t value = 0;
 80015fc:	2300      	movs	r3, #0
 80015fe:	77fb      	strb	r3, [r7, #31]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001600:	1d3b      	adds	r3, r7, #4
 8001602:	2200      	movs	r2, #0
 8001604:	601a      	str	r2, [r3, #0]
 8001606:	605a      	str	r2, [r3, #4]
 8001608:	609a      	str	r2, [r3, #8]
 800160a:	60da      	str	r2, [r3, #12]
 800160c:	611a      	str	r2, [r3, #16]

    for (int i = 0; i < 8; i++)
 800160e:	2300      	movs	r3, #0
 8001610:	61bb      	str	r3, [r7, #24]
 8001612:	e032      	b.n	800167a <DS18B20_Read+0x84>
    {
        // Set as output
        GPIO_InitStruct.Pin = DS18B20_PIN;
 8001614:	2301      	movs	r3, #1
 8001616:	607b      	str	r3, [r7, #4]
        GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001618:	2301      	movs	r3, #1
 800161a:	60bb      	str	r3, [r7, #8]
        HAL_GPIO_Init(DS18B20_PORT, &GPIO_InitStruct);
 800161c:	1d3b      	adds	r3, r7, #4
 800161e:	4619      	mov	r1, r3
 8001620:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001624:	f000 fcd8 	bl	8001fd8 <HAL_GPIO_Init>

        HAL_GPIO_WritePin(DS18B20_PORT, DS18B20_PIN, GPIO_PIN_RESET);
 8001628:	2200      	movs	r2, #0
 800162a:	2101      	movs	r1, #1
 800162c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001630:	f000 fe49 	bl	80022c6 <HAL_GPIO_WritePin>
        delay_us(2);
 8001634:	2002      	movs	r0, #2
 8001636:	f7ff ff39 	bl	80014ac <delay_us>

        // Set as input
        GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800163a:	2300      	movs	r3, #0
 800163c:	60bb      	str	r3, [r7, #8]
        HAL_GPIO_Init(DS18B20_PORT, &GPIO_InitStruct);
 800163e:	1d3b      	adds	r3, r7, #4
 8001640:	4619      	mov	r1, r3
 8001642:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001646:	f000 fcc7 	bl	8001fd8 <HAL_GPIO_Init>

        if (HAL_GPIO_ReadPin(DS18B20_PORT, DS18B20_PIN))
 800164a:	2101      	movs	r1, #1
 800164c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001650:	f000 fe22 	bl	8002298 <HAL_GPIO_ReadPin>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d009      	beq.n	800166e <DS18B20_Read+0x78>
            value |= (1 << i);
 800165a:	2201      	movs	r2, #1
 800165c:	69bb      	ldr	r3, [r7, #24]
 800165e:	fa02 f303 	lsl.w	r3, r2, r3
 8001662:	b25a      	sxtb	r2, r3
 8001664:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001668:	4313      	orrs	r3, r2
 800166a:	b25b      	sxtb	r3, r3
 800166c:	77fb      	strb	r3, [r7, #31]

        delay_us(60);
 800166e:	203c      	movs	r0, #60	@ 0x3c
 8001670:	f7ff ff1c 	bl	80014ac <delay_us>
    for (int i = 0; i < 8; i++)
 8001674:	69bb      	ldr	r3, [r7, #24]
 8001676:	3301      	adds	r3, #1
 8001678:	61bb      	str	r3, [r7, #24]
 800167a:	69bb      	ldr	r3, [r7, #24]
 800167c:	2b07      	cmp	r3, #7
 800167e:	ddc9      	ble.n	8001614 <DS18B20_Read+0x1e>
    }
    return value;
 8001680:	7ffb      	ldrb	r3, [r7, #31]
}
 8001682:	4618      	mov	r0, r3
 8001684:	3720      	adds	r7, #32
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}

0800168a <DS18B20_GetTemp>:

float DS18B20_GetTemp(void)
{
 800168a:	b580      	push	{r7, lr}
 800168c:	b082      	sub	sp, #8
 800168e:	af00      	add	r7, sp, #0
    uint8_t temp_l, temp_h;
    int16_t temp;
    float temperature = 0;
 8001690:	f04f 0300 	mov.w	r3, #0
 8001694:	607b      	str	r3, [r7, #4]

    DS18B20_Start();
 8001696:	f7ff ff21 	bl	80014dc <DS18B20_Start>
    DS18B20_Write(0xCC);  // Skip ROM
 800169a:	20cc      	movs	r0, #204	@ 0xcc
 800169c:	f7ff ff61 	bl	8001562 <DS18B20_Write>
    DS18B20_Write(0x44);  // Convert T
 80016a0:	2044      	movs	r0, #68	@ 0x44
 80016a2:	f7ff ff5e 	bl	8001562 <DS18B20_Write>
    HAL_Delay(750);
 80016a6:	f240 20ee 	movw	r0, #750	@ 0x2ee
 80016aa:	f000 fb8f 	bl	8001dcc <HAL_Delay>

    DS18B20_Start();
 80016ae:	f7ff ff15 	bl	80014dc <DS18B20_Start>
    DS18B20_Write(0xCC);  // Skip ROM
 80016b2:	20cc      	movs	r0, #204	@ 0xcc
 80016b4:	f7ff ff55 	bl	8001562 <DS18B20_Write>
    DS18B20_Write(0xBE);  // Read Scratchpad
 80016b8:	20be      	movs	r0, #190	@ 0xbe
 80016ba:	f7ff ff52 	bl	8001562 <DS18B20_Write>

    temp_l = DS18B20_Read();
 80016be:	f7ff ff9a 	bl	80015f6 <DS18B20_Read>
 80016c2:	4603      	mov	r3, r0
 80016c4:	70fb      	strb	r3, [r7, #3]
    temp_h = DS18B20_Read();
 80016c6:	f7ff ff96 	bl	80015f6 <DS18B20_Read>
 80016ca:	4603      	mov	r3, r0
 80016cc:	70bb      	strb	r3, [r7, #2]

    temp = (temp_h << 8) | temp_l;
 80016ce:	78bb      	ldrb	r3, [r7, #2]
 80016d0:	021b      	lsls	r3, r3, #8
 80016d2:	b21a      	sxth	r2, r3
 80016d4:	78fb      	ldrb	r3, [r7, #3]
 80016d6:	b21b      	sxth	r3, r3
 80016d8:	4313      	orrs	r3, r2
 80016da:	803b      	strh	r3, [r7, #0]
    temperature = (float)temp / 16.0;
 80016dc:	f9b7 3000 	ldrsh.w	r3, [r7]
 80016e0:	4618      	mov	r0, r3
 80016e2:	f7ff fb63 	bl	8000dac <__aeabi_i2f>
 80016e6:	4603      	mov	r3, r0
 80016e8:	f04f 4183 	mov.w	r1, #1098907648	@ 0x41800000
 80016ec:	4618      	mov	r0, r3
 80016ee:	f7ff fc65 	bl	8000fbc <__aeabi_fdiv>
 80016f2:	4603      	mov	r3, r0
 80016f4:	607b      	str	r3, [r7, #4]

    return temperature;
 80016f6:	687b      	ldr	r3, [r7, #4]
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	3708      	adds	r7, #8
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}

08001700 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b08e      	sub	sp, #56	@ 0x38
 8001704:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001706:	f000 faeb 	bl	8001ce0 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800170a:	f000 f83f 	bl	800178c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800170e:	f000 f92b 	bl	8001968 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001712:	f000 f88d 	bl	8001830 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8001716:	f000 f8db 	bl	80018d0 <MX_USART2_UART_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  // Enable DWT for microsecond delay
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800171a:	4b17      	ldr	r3, [pc, #92]	@ (8001778 <main+0x78>)
 800171c:	68db      	ldr	r3, [r3, #12]
 800171e:	4a16      	ldr	r2, [pc, #88]	@ (8001778 <main+0x78>)
 8001720:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001724:	60d3      	str	r3, [r2, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001726:	4b15      	ldr	r3, [pc, #84]	@ (800177c <main+0x7c>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a14      	ldr	r2, [pc, #80]	@ (800177c <main+0x7c>)
 800172c:	f043 0301 	orr.w	r3, r3, #1
 8001730:	6013      	str	r3, [r2, #0]

  char msg[50];
  sprintf(msg, "Temperature: C\r\n");
 8001732:	463b      	mov	r3, r7
 8001734:	4912      	ldr	r1, [pc, #72]	@ (8001780 <main+0x80>)
 8001736:	4618      	mov	r0, r3
 8001738:	f004 f934 	bl	80059a4 <siprintf>
    /* USER CODE END WHILE */
  while (1)
  {
      float temp = DS18B20_GetTemp();
 800173c:	f7ff ffa5 	bl	800168a <DS18B20_GetTemp>
 8001740:	6378      	str	r0, [r7, #52]	@ 0x34
      sprintf(msg, "Temperature: %.2f C\r\n", temp);
 8001742:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001744:	f7fe fed8 	bl	80004f8 <__aeabi_f2d>
 8001748:	4602      	mov	r2, r0
 800174a:	460b      	mov	r3, r1
 800174c:	4638      	mov	r0, r7
 800174e:	490d      	ldr	r1, [pc, #52]	@ (8001784 <main+0x84>)
 8001750:	f004 f928 	bl	80059a4 <siprintf>
      HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001754:	463b      	mov	r3, r7
 8001756:	4618      	mov	r0, r3
 8001758:	f7fe fd62 	bl	8000220 <strlen>
 800175c:	4603      	mov	r3, r0
 800175e:	b29a      	uxth	r2, r3
 8001760:	4639      	mov	r1, r7
 8001762:	f04f 33ff 	mov.w	r3, #4294967295
 8001766:	4808      	ldr	r0, [pc, #32]	@ (8001788 <main+0x88>)
 8001768:	f002 fc3b 	bl	8003fe2 <HAL_UART_Transmit>
      HAL_Delay(1000);
 800176c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001770:	f000 fb2c 	bl	8001dcc <HAL_Delay>
  {
 8001774:	bf00      	nop
 8001776:	e7e1      	b.n	800173c <main+0x3c>
 8001778:	e000edf0 	.word	0xe000edf0
 800177c:	e0001000 	.word	0xe0001000
 8001780:	08009200 	.word	0x08009200
 8001784:	08009214 	.word	0x08009214
 8001788:	2000023c 	.word	0x2000023c

0800178c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b098      	sub	sp, #96	@ 0x60
 8001790:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001792:	f107 0318 	add.w	r3, r7, #24
 8001796:	2248      	movs	r2, #72	@ 0x48
 8001798:	2100      	movs	r1, #0
 800179a:	4618      	mov	r0, r3
 800179c:	f004 f965 	bl	8005a6a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017a0:	463b      	mov	r3, r7
 80017a2:	2200      	movs	r2, #0
 80017a4:	601a      	str	r2, [r3, #0]
 80017a6:	605a      	str	r2, [r3, #4]
 80017a8:	609a      	str	r2, [r3, #8]
 80017aa:	60da      	str	r2, [r3, #12]
 80017ac:	611a      	str	r2, [r3, #16]
 80017ae:	615a      	str	r2, [r3, #20]

  /** Configure main internal regulator output voltage **/
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017b0:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80017b4:	f000 fdb8 	bl	8002328 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators: HSI ON + PLL ON (48MHz SYSCLK) **/
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017b8:	2302      	movs	r3, #2
 80017ba:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017bc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017c2:	2340      	movs	r3, #64	@ 0x40
 80017c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017c6:	2302      	movs	r3, #2
 80017c8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017ca:	2302      	movs	r3, #2
 80017cc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80017ce:	2300      	movs	r3, #0
 80017d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLN = 6;        // 8 MHz * 6 = 48 MHz
 80017d2:	2306      	movs	r3, #6
 80017d4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017d6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80017da:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80017dc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80017e0:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80017e2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80017e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017e8:	f107 0318 	add.w	r3, r7, #24
 80017ec:	4618      	mov	r0, r3
 80017ee:	f001 f87f 	bl	80028f0 <HAL_RCC_OscConfig>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d001      	beq.n	80017fc <SystemClock_Config+0x70>
  {
    Error_Handler();
 80017f8:	f000 f8dd 	bl	80019b6 <Error_Handler>
  }

  /** Initializes CPU, AHB, and APB buses clocks **/
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK3 |
 80017fc:	234f      	movs	r3, #79	@ 0x4f
 80017fe:	603b      	str	r3, [r7, #0]
                                RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001800:	2303      	movs	r3, #3
 8001802:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001804:	2300      	movs	r3, #0
 8001806:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8001808:	2300      	movs	r3, #0
 800180a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800180c:	2300      	movs	r3, #0
 800180e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001810:	2300      	movs	r3, #0
 8001812:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001814:	463b      	mov	r3, r7
 8001816:	2102      	movs	r1, #2
 8001818:	4618      	mov	r0, r3
 800181a:	f001 fbeb 	bl	8002ff4 <HAL_RCC_ClockConfig>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d001      	beq.n	8001828 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001824:	f000 f8c7 	bl	80019b6 <Error_Handler>
  }
}
 8001828:	bf00      	nop
 800182a:	3760      	adds	r7, #96	@ 0x60
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}

08001830 <MX_TIM2_Init>:

static void MX_TIM2_Init(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b088      	sub	sp, #32
 8001834:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001836:	f107 0310 	add.w	r3, r7, #16
 800183a:	2200      	movs	r2, #0
 800183c:	601a      	str	r2, [r3, #0]
 800183e:	605a      	str	r2, [r3, #4]
 8001840:	609a      	str	r2, [r3, #8]
 8001842:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001844:	1d3b      	adds	r3, r7, #4
 8001846:	2200      	movs	r2, #0
 8001848:	601a      	str	r2, [r3, #0]
 800184a:	605a      	str	r2, [r3, #4]
 800184c:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 800184e:	4b1f      	ldr	r3, [pc, #124]	@ (80018cc <MX_TIM2_Init+0x9c>)
 8001850:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001854:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 47;                   // 48 MHz / (47+1) = 1 MHz  1 tick = 1 s
 8001856:	4b1d      	ldr	r3, [pc, #116]	@ (80018cc <MX_TIM2_Init+0x9c>)
 8001858:	222f      	movs	r2, #47	@ 0x2f
 800185a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800185c:	4b1b      	ldr	r3, [pc, #108]	@ (80018cc <MX_TIM2_Init+0x9c>)
 800185e:	2200      	movs	r2, #0
 8001860:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xFFFFFFFF;              // Max 32-bit counter
 8001862:	4b1a      	ldr	r3, [pc, #104]	@ (80018cc <MX_TIM2_Init+0x9c>)
 8001864:	f04f 32ff 	mov.w	r2, #4294967295
 8001868:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800186a:	4b18      	ldr	r3, [pc, #96]	@ (80018cc <MX_TIM2_Init+0x9c>)
 800186c:	2200      	movs	r2, #0
 800186e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001870:	4b16      	ldr	r3, [pc, #88]	@ (80018cc <MX_TIM2_Init+0x9c>)
 8001872:	2200      	movs	r2, #0
 8001874:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001876:	4815      	ldr	r0, [pc, #84]	@ (80018cc <MX_TIM2_Init+0x9c>)
 8001878:	f002 f878 	bl	800396c <HAL_TIM_Base_Init>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001882:	f000 f898 	bl	80019b6 <Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001886:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800188a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800188c:	f107 0310 	add.w	r3, r7, #16
 8001890:	4619      	mov	r1, r3
 8001892:	480e      	ldr	r0, [pc, #56]	@ (80018cc <MX_TIM2_Init+0x9c>)
 8001894:	f002 f906 	bl	8003aa4 <HAL_TIM_ConfigClockSource>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d001      	beq.n	80018a2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800189e:	f000 f88a 	bl	80019b6 <Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018a2:	2300      	movs	r3, #0
 80018a4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018a6:	2300      	movs	r3, #0
 80018a8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80018aa:	1d3b      	adds	r3, r7, #4
 80018ac:	4619      	mov	r1, r3
 80018ae:	4807      	ldr	r0, [pc, #28]	@ (80018cc <MX_TIM2_Init+0x9c>)
 80018b0:	f002 fac8 	bl	8003e44 <HAL_TIMEx_MasterConfigSynchronization>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d001      	beq.n	80018be <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80018ba:	f000 f87c 	bl	80019b6 <Error_Handler>
  }

  HAL_TIM_Base_Start(&htim2);   // Start the timer
 80018be:	4803      	ldr	r0, [pc, #12]	@ (80018cc <MX_TIM2_Init+0x9c>)
 80018c0:	f002 f8ac 	bl	8003a1c <HAL_TIM_Base_Start>
}
 80018c4:	bf00      	nop
 80018c6:	3720      	adds	r7, #32
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	200001f0 	.word	0x200001f0

080018d0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_Init 0 */
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */
  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80018d4:	4b22      	ldr	r3, [pc, #136]	@ (8001960 <MX_USART2_UART_Init+0x90>)
 80018d6:	4a23      	ldr	r2, [pc, #140]	@ (8001964 <MX_USART2_UART_Init+0x94>)
 80018d8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80018da:	4b21      	ldr	r3, [pc, #132]	@ (8001960 <MX_USART2_UART_Init+0x90>)
 80018dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80018e0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80018e2:	4b1f      	ldr	r3, [pc, #124]	@ (8001960 <MX_USART2_UART_Init+0x90>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80018e8:	4b1d      	ldr	r3, [pc, #116]	@ (8001960 <MX_USART2_UART_Init+0x90>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80018ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001960 <MX_USART2_UART_Init+0x90>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80018f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001960 <MX_USART2_UART_Init+0x90>)
 80018f6:	220c      	movs	r2, #12
 80018f8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018fa:	4b19      	ldr	r3, [pc, #100]	@ (8001960 <MX_USART2_UART_Init+0x90>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001900:	4b17      	ldr	r3, [pc, #92]	@ (8001960 <MX_USART2_UART_Init+0x90>)
 8001902:	2200      	movs	r2, #0
 8001904:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001906:	4b16      	ldr	r3, [pc, #88]	@ (8001960 <MX_USART2_UART_Init+0x90>)
 8001908:	2200      	movs	r2, #0
 800190a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800190c:	4b14      	ldr	r3, [pc, #80]	@ (8001960 <MX_USART2_UART_Init+0x90>)
 800190e:	2200      	movs	r2, #0
 8001910:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001912:	4b13      	ldr	r3, [pc, #76]	@ (8001960 <MX_USART2_UART_Init+0x90>)
 8001914:	2200      	movs	r2, #0
 8001916:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001918:	4811      	ldr	r0, [pc, #68]	@ (8001960 <MX_USART2_UART_Init+0x90>)
 800191a:	f002 fb12 	bl	8003f42 <HAL_UART_Init>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001924:	f000 f847 	bl	80019b6 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001928:	2100      	movs	r1, #0
 800192a:	480d      	ldr	r0, [pc, #52]	@ (8001960 <MX_USART2_UART_Init+0x90>)
 800192c:	f003 f849 	bl	80049c2 <HAL_UARTEx_SetTxFifoThreshold>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d001      	beq.n	800193a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001936:	f000 f83e 	bl	80019b6 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800193a:	2100      	movs	r1, #0
 800193c:	4808      	ldr	r0, [pc, #32]	@ (8001960 <MX_USART2_UART_Init+0x90>)
 800193e:	f003 f87e 	bl	8004a3e <HAL_UARTEx_SetRxFifoThreshold>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d001      	beq.n	800194c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001948:	f000 f835 	bl	80019b6 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800194c:	4804      	ldr	r0, [pc, #16]	@ (8001960 <MX_USART2_UART_Init+0x90>)
 800194e:	f003 f800 	bl	8004952 <HAL_UARTEx_DisableFifoMode>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d001      	beq.n	800195c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001958:	f000 f82d 	bl	80019b6 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  /* USER CODE END USART2_Init 2 */

}
 800195c:	bf00      	nop
 800195e:	bd80      	pop	{r7, pc}
 8001960:	2000023c 	.word	0x2000023c
 8001964:	40004400 	.word	0x40004400

08001968 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b086      	sub	sp, #24
 800196c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800196e:	1d3b      	adds	r3, r7, #4
 8001970:	2200      	movs	r2, #0
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	605a      	str	r2, [r3, #4]
 8001976:	609a      	str	r2, [r3, #8]
 8001978:	60da      	str	r2, [r3, #12]
 800197a:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800197c:	2001      	movs	r0, #1
 800197e:	f7ff fd67 	bl	8001450 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_8, GPIO_PIN_RESET);
 8001982:	2200      	movs	r2, #0
 8001984:	f240 1101 	movw	r1, #257	@ 0x101
 8001988:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800198c:	f000 fc9b 	bl	80022c6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_8;
 8001990:	f240 1301 	movw	r3, #257	@ 0x101
 8001994:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001996:	2301      	movs	r3, #1
 8001998:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199a:	2300      	movs	r3, #0
 800199c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800199e:	2300      	movs	r3, #0
 80019a0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a2:	1d3b      	adds	r3, r7, #4
 80019a4:	4619      	mov	r1, r3
 80019a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019aa:	f000 fb15 	bl	8001fd8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80019ae:	bf00      	nop
 80019b0:	3718      	adds	r7, #24
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}

080019b6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019b6:	b480      	push	{r7}
 80019b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 80019ba:	bf00      	nop
 80019bc:	46bd      	mov	sp, r7
 80019be:	bc80      	pop	{r7}
 80019c0:	4770      	bx	lr

080019c2 <LL_AHB2_GRP1_EnableClock>:
{
 80019c2:	b480      	push	{r7}
 80019c4:	b085      	sub	sp, #20
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80019ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80019d0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	4313      	orrs	r3, r2
 80019d8:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80019da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019de:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	4013      	ands	r3, r2
 80019e4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80019e6:	68fb      	ldr	r3, [r7, #12]
}
 80019e8:	bf00      	nop
 80019ea:	3714      	adds	r7, #20
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bc80      	pop	{r7}
 80019f0:	4770      	bx	lr

080019f2 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80019f2:	b480      	push	{r7}
 80019f4:	b085      	sub	sp, #20
 80019f6:	af00      	add	r7, sp, #0
 80019f8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 80019fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019fe:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001a00:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	4313      	orrs	r3, r2
 8001a08:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001a0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a0e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	4013      	ands	r3, r2
 8001a14:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001a16:	68fb      	ldr	r3, [r7, #12]
}
 8001a18:	bf00      	nop
 8001a1a:	3714      	adds	r7, #20
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bc80      	pop	{r7}
 8001a20:	4770      	bx	lr

08001a22 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a22:	b480      	push	{r7}
 8001a24:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a26:	bf00      	nop
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bc80      	pop	{r7}
 8001a2c:	4770      	bx	lr

08001a2e <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a2e:	b580      	push	{r7, lr}
 8001a30:	b082      	sub	sp, #8
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a3e:	d102      	bne.n	8001a46 <HAL_TIM_Base_MspInit+0x18>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a40:	2001      	movs	r0, #1
 8001a42:	f7ff ffd6 	bl	80019f2 <LL_APB1_GRP1_EnableClock>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001a46:	bf00      	nop
 8001a48:	3708      	adds	r7, #8
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
	...

08001a50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b096      	sub	sp, #88	@ 0x58
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a58:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	605a      	str	r2, [r3, #4]
 8001a62:	609a      	str	r2, [r3, #8]
 8001a64:	60da      	str	r2, [r3, #12]
 8001a66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a68:	f107 030c 	add.w	r3, r7, #12
 8001a6c:	2238      	movs	r2, #56	@ 0x38
 8001a6e:	2100      	movs	r1, #0
 8001a70:	4618      	mov	r0, r3
 8001a72:	f003 fffa 	bl	8005a6a <memset>
  if(huart->Instance==USART2)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a17      	ldr	r2, [pc, #92]	@ (8001ad8 <HAL_UART_MspInit+0x88>)
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d126      	bne.n	8001ace <HAL_UART_MspInit+0x7e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001a80:	2302      	movs	r3, #2
 8001a82:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001a84:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
 8001a88:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a8a:	f107 030c 	add.w	r3, r7, #12
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f001 fe52 	bl	8003738 <HAL_RCCEx_PeriphCLKConfig>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d001      	beq.n	8001a9e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001a9a:	f7ff ff8c 	bl	80019b6 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a9e:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001aa2:	f7ff ffa6 	bl	80019f2 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aa6:	2001      	movs	r0, #1
 8001aa8:	f7ff ff8b 	bl	80019c2 <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001aac:	230c      	movs	r3, #12
 8001aae:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab0:	2302      	movs	r3, #2
 8001ab2:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001abc:	2307      	movs	r3, #7
 8001abe:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ac0:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001aca:	f000 fa85 	bl	8001fd8 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001ace:	bf00      	nop
 8001ad0:	3758      	adds	r7, #88	@ 0x58
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	40004400 	.word	0x40004400

08001adc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ae0:	bf00      	nop
 8001ae2:	e7fd      	b.n	8001ae0 <NMI_Handler+0x4>

08001ae4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ae8:	bf00      	nop
 8001aea:	e7fd      	b.n	8001ae8 <HardFault_Handler+0x4>

08001aec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001af0:	bf00      	nop
 8001af2:	e7fd      	b.n	8001af0 <MemManage_Handler+0x4>

08001af4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001af8:	bf00      	nop
 8001afa:	e7fd      	b.n	8001af8 <BusFault_Handler+0x4>

08001afc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b00:	bf00      	nop
 8001b02:	e7fd      	b.n	8001b00 <UsageFault_Handler+0x4>

08001b04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b08:	bf00      	nop
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bc80      	pop	{r7}
 8001b0e:	4770      	bx	lr

08001b10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b14:	bf00      	nop
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bc80      	pop	{r7}
 8001b1a:	4770      	bx	lr

08001b1c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b20:	bf00      	nop
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bc80      	pop	{r7}
 8001b26:	4770      	bx	lr

08001b28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b2c:	f000 f932 	bl	8001d94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b30:	bf00      	nop
 8001b32:	bd80      	pop	{r7, pc}

08001b34 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
  return 1;
 8001b38:	2301      	movs	r3, #1
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bc80      	pop	{r7}
 8001b40:	4770      	bx	lr

08001b42 <_kill>:

int _kill(int pid, int sig)
{
 8001b42:	b580      	push	{r7, lr}
 8001b44:	b082      	sub	sp, #8
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	6078      	str	r0, [r7, #4]
 8001b4a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b4c:	f003 ffe0 	bl	8005b10 <__errno>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2216      	movs	r2, #22
 8001b54:	601a      	str	r2, [r3, #0]
  return -1;
 8001b56:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}

08001b62 <_exit>:

void _exit (int status)
{
 8001b62:	b580      	push	{r7, lr}
 8001b64:	b082      	sub	sp, #8
 8001b66:	af00      	add	r7, sp, #0
 8001b68:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b6a:	f04f 31ff 	mov.w	r1, #4294967295
 8001b6e:	6878      	ldr	r0, [r7, #4]
 8001b70:	f7ff ffe7 	bl	8001b42 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b74:	bf00      	nop
 8001b76:	e7fd      	b.n	8001b74 <_exit+0x12>

08001b78 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b086      	sub	sp, #24
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	60f8      	str	r0, [r7, #12]
 8001b80:	60b9      	str	r1, [r7, #8]
 8001b82:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b84:	2300      	movs	r3, #0
 8001b86:	617b      	str	r3, [r7, #20]
 8001b88:	e00a      	b.n	8001ba0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b8a:	f3af 8000 	nop.w
 8001b8e:	4601      	mov	r1, r0
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	1c5a      	adds	r2, r3, #1
 8001b94:	60ba      	str	r2, [r7, #8]
 8001b96:	b2ca      	uxtb	r2, r1
 8001b98:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	3301      	adds	r3, #1
 8001b9e:	617b      	str	r3, [r7, #20]
 8001ba0:	697a      	ldr	r2, [r7, #20]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	dbf0      	blt.n	8001b8a <_read+0x12>
  }

  return len;
 8001ba8:	687b      	ldr	r3, [r7, #4]
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	3718      	adds	r7, #24
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}

08001bb2 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001bb2:	b480      	push	{r7}
 8001bb4:	b083      	sub	sp, #12
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001bba:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	370c      	adds	r7, #12
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bc80      	pop	{r7}
 8001bc6:	4770      	bx	lr

08001bc8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b083      	sub	sp, #12
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
 8001bd0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001bd8:	605a      	str	r2, [r3, #4]
  return 0;
 8001bda:	2300      	movs	r3, #0
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	370c      	adds	r7, #12
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bc80      	pop	{r7}
 8001be4:	4770      	bx	lr

08001be6 <_isatty>:

int _isatty(int file)
{
 8001be6:	b480      	push	{r7}
 8001be8:	b083      	sub	sp, #12
 8001bea:	af00      	add	r7, sp, #0
 8001bec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001bee:	2301      	movs	r3, #1
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	370c      	adds	r7, #12
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bc80      	pop	{r7}
 8001bf8:	4770      	bx	lr

08001bfa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bfa:	b480      	push	{r7}
 8001bfc:	b085      	sub	sp, #20
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	60f8      	str	r0, [r7, #12]
 8001c02:	60b9      	str	r1, [r7, #8]
 8001c04:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c06:	2300      	movs	r3, #0
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	3714      	adds	r7, #20
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bc80      	pop	{r7}
 8001c10:	4770      	bx	lr
	...

08001c14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b086      	sub	sp, #24
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c1c:	4a14      	ldr	r2, [pc, #80]	@ (8001c70 <_sbrk+0x5c>)
 8001c1e:	4b15      	ldr	r3, [pc, #84]	@ (8001c74 <_sbrk+0x60>)
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c28:	4b13      	ldr	r3, [pc, #76]	@ (8001c78 <_sbrk+0x64>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d102      	bne.n	8001c36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c30:	4b11      	ldr	r3, [pc, #68]	@ (8001c78 <_sbrk+0x64>)
 8001c32:	4a12      	ldr	r2, [pc, #72]	@ (8001c7c <_sbrk+0x68>)
 8001c34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c36:	4b10      	ldr	r3, [pc, #64]	@ (8001c78 <_sbrk+0x64>)
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	4413      	add	r3, r2
 8001c3e:	693a      	ldr	r2, [r7, #16]
 8001c40:	429a      	cmp	r2, r3
 8001c42:	d207      	bcs.n	8001c54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c44:	f003 ff64 	bl	8005b10 <__errno>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	220c      	movs	r2, #12
 8001c4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c4e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c52:	e009      	b.n	8001c68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c54:	4b08      	ldr	r3, [pc, #32]	@ (8001c78 <_sbrk+0x64>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c5a:	4b07      	ldr	r3, [pc, #28]	@ (8001c78 <_sbrk+0x64>)
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4413      	add	r3, r2
 8001c62:	4a05      	ldr	r2, [pc, #20]	@ (8001c78 <_sbrk+0x64>)
 8001c64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c66:	68fb      	ldr	r3, [r7, #12]
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3718      	adds	r7, #24
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	20010000 	.word	0x20010000
 8001c74:	00000400 	.word	0x00000400
 8001c78:	200002d0 	.word	0x200002d0
 8001c7c:	20000428 	.word	0x20000428

08001c80 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8001c84:	bf00      	nop
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bc80      	pop	{r7}
 8001c8a:	4770      	bx	lr

08001c8c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001c8c:	480d      	ldr	r0, [pc, #52]	@ (8001cc4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001c8e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001c90:	f7ff fff6 	bl	8001c80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c94:	480c      	ldr	r0, [pc, #48]	@ (8001cc8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c96:	490d      	ldr	r1, [pc, #52]	@ (8001ccc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c98:	4a0d      	ldr	r2, [pc, #52]	@ (8001cd0 <LoopForever+0xe>)
  movs r3, #0
 8001c9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c9c:	e002      	b.n	8001ca4 <LoopCopyDataInit>

08001c9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ca0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ca2:	3304      	adds	r3, #4

08001ca4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ca4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ca6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ca8:	d3f9      	bcc.n	8001c9e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001caa:	4a0a      	ldr	r2, [pc, #40]	@ (8001cd4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001cac:	4c0a      	ldr	r4, [pc, #40]	@ (8001cd8 <LoopForever+0x16>)
  movs r3, #0
 8001cae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cb0:	e001      	b.n	8001cb6 <LoopFillZerobss>

08001cb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cb4:	3204      	adds	r2, #4

08001cb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cb8:	d3fb      	bcc.n	8001cb2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001cba:	f003 ff2f 	bl	8005b1c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001cbe:	f7ff fd1f 	bl	8001700 <main>

08001cc2 <LoopForever>:

LoopForever:
    b LoopForever
 8001cc2:	e7fe      	b.n	8001cc2 <LoopForever>
  ldr   r0, =_estack
 8001cc4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001cc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ccc:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001cd0:	08009750 	.word	0x08009750
  ldr r2, =_sbss
 8001cd4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001cd8:	20000424 	.word	0x20000424

08001cdc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001cdc:	e7fe      	b.n	8001cdc <ADC_IRQHandler>
	...

08001ce0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cea:	2003      	movs	r0, #3
 8001cec:	f000 f942 	bl	8001f74 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001cf0:	f001 fb44 	bl	800337c <HAL_RCC_GetHCLKFreq>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	4a09      	ldr	r2, [pc, #36]	@ (8001d1c <HAL_Init+0x3c>)
 8001cf8:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001cfa:	200f      	movs	r0, #15
 8001cfc:	f000 f810 	bl	8001d20 <HAL_InitTick>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d002      	beq.n	8001d0c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	71fb      	strb	r3, [r7, #7]
 8001d0a:	e001      	b.n	8001d10 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d0c:	f7ff fe89 	bl	8001a22 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d10:	79fb      	ldrb	r3, [r7, #7]
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3708      	adds	r7, #8
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	20000000 	.word	0x20000000

08001d20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b084      	sub	sp, #16
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001d2c:	4b17      	ldr	r3, [pc, #92]	@ (8001d8c <HAL_InitTick+0x6c>)
 8001d2e:	781b      	ldrb	r3, [r3, #0]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d024      	beq.n	8001d7e <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
#ifdef CORE_CM0PLUS
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLK2Freq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
#else
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001d34:	f001 fb22 	bl	800337c <HAL_RCC_GetHCLKFreq>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	4b14      	ldr	r3, [pc, #80]	@ (8001d8c <HAL_InitTick+0x6c>)
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	4619      	mov	r1, r3
 8001d40:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d44:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d48:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f000 f936 	bl	8001fbe <HAL_SYSTICK_Config>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d10f      	bne.n	8001d78 <HAL_InitTick+0x58>
#endif
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2b0f      	cmp	r3, #15
 8001d5c:	d809      	bhi.n	8001d72 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d5e:	2200      	movs	r2, #0
 8001d60:	6879      	ldr	r1, [r7, #4]
 8001d62:	f04f 30ff 	mov.w	r0, #4294967295
 8001d66:	f000 f910 	bl	8001f8a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d6a:	4a09      	ldr	r2, [pc, #36]	@ (8001d90 <HAL_InitTick+0x70>)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6013      	str	r3, [r2, #0]
 8001d70:	e007      	b.n	8001d82 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8001d72:	2301      	movs	r3, #1
 8001d74:	73fb      	strb	r3, [r7, #15]
 8001d76:	e004      	b.n	8001d82 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	73fb      	strb	r3, [r7, #15]
 8001d7c:	e001      	b.n	8001d82 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001d82:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3710      	adds	r7, #16
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	20000008 	.word	0x20000008
 8001d90:	20000004 	.word	0x20000004

08001d94 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d98:	4b05      	ldr	r3, [pc, #20]	@ (8001db0 <HAL_IncTick+0x1c>)
 8001d9a:	781b      	ldrb	r3, [r3, #0]
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	4b05      	ldr	r3, [pc, #20]	@ (8001db4 <HAL_IncTick+0x20>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4413      	add	r3, r2
 8001da4:	4a03      	ldr	r2, [pc, #12]	@ (8001db4 <HAL_IncTick+0x20>)
 8001da6:	6013      	str	r3, [r2, #0]
}
 8001da8:	bf00      	nop
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bc80      	pop	{r7}
 8001dae:	4770      	bx	lr
 8001db0:	20000008 	.word	0x20000008
 8001db4:	200002d4 	.word	0x200002d4

08001db8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  return uwTick;
 8001dbc:	4b02      	ldr	r3, [pc, #8]	@ (8001dc8 <HAL_GetTick+0x10>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bc80      	pop	{r7}
 8001dc6:	4770      	bx	lr
 8001dc8:	200002d4 	.word	0x200002d4

08001dcc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b084      	sub	sp, #16
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001dd4:	f7ff fff0 	bl	8001db8 <HAL_GetTick>
 8001dd8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001de4:	d005      	beq.n	8001df2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001de6:	4b0a      	ldr	r3, [pc, #40]	@ (8001e10 <HAL_Delay+0x44>)
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	461a      	mov	r2, r3
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	4413      	add	r3, r2
 8001df0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001df2:	bf00      	nop
 8001df4:	f7ff ffe0 	bl	8001db8 <HAL_GetTick>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	68bb      	ldr	r3, [r7, #8]
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	68fa      	ldr	r2, [r7, #12]
 8001e00:	429a      	cmp	r2, r3
 8001e02:	d8f7      	bhi.n	8001df4 <HAL_Delay+0x28>
  {
  }
}
 8001e04:	bf00      	nop
 8001e06:	bf00      	nop
 8001e08:	3710      	adds	r7, #16
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	20000008 	.word	0x20000008

08001e14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b085      	sub	sp, #20
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	f003 0307 	and.w	r3, r3, #7
 8001e22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e24:	4b0c      	ldr	r3, [pc, #48]	@ (8001e58 <__NVIC_SetPriorityGrouping+0x44>)
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e2a:	68ba      	ldr	r2, [r7, #8]
 8001e2c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e30:	4013      	ands	r3, r2
 8001e32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e3c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e46:	4a04      	ldr	r2, [pc, #16]	@ (8001e58 <__NVIC_SetPriorityGrouping+0x44>)
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	60d3      	str	r3, [r2, #12]
}
 8001e4c:	bf00      	nop
 8001e4e:	3714      	adds	r7, #20
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bc80      	pop	{r7}
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	e000ed00 	.word	0xe000ed00

08001e5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e60:	4b04      	ldr	r3, [pc, #16]	@ (8001e74 <__NVIC_GetPriorityGrouping+0x18>)
 8001e62:	68db      	ldr	r3, [r3, #12]
 8001e64:	0a1b      	lsrs	r3, r3, #8
 8001e66:	f003 0307 	and.w	r3, r3, #7
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bc80      	pop	{r7}
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	e000ed00 	.word	0xe000ed00

08001e78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	4603      	mov	r3, r0
 8001e80:	6039      	str	r1, [r7, #0]
 8001e82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	db0a      	blt.n	8001ea2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	b2da      	uxtb	r2, r3
 8001e90:	490c      	ldr	r1, [pc, #48]	@ (8001ec4 <__NVIC_SetPriority+0x4c>)
 8001e92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e96:	0112      	lsls	r2, r2, #4
 8001e98:	b2d2      	uxtb	r2, r2
 8001e9a:	440b      	add	r3, r1
 8001e9c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ea0:	e00a      	b.n	8001eb8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	b2da      	uxtb	r2, r3
 8001ea6:	4908      	ldr	r1, [pc, #32]	@ (8001ec8 <__NVIC_SetPriority+0x50>)
 8001ea8:	79fb      	ldrb	r3, [r7, #7]
 8001eaa:	f003 030f 	and.w	r3, r3, #15
 8001eae:	3b04      	subs	r3, #4
 8001eb0:	0112      	lsls	r2, r2, #4
 8001eb2:	b2d2      	uxtb	r2, r2
 8001eb4:	440b      	add	r3, r1
 8001eb6:	761a      	strb	r2, [r3, #24]
}
 8001eb8:	bf00      	nop
 8001eba:	370c      	adds	r7, #12
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bc80      	pop	{r7}
 8001ec0:	4770      	bx	lr
 8001ec2:	bf00      	nop
 8001ec4:	e000e100 	.word	0xe000e100
 8001ec8:	e000ed00 	.word	0xe000ed00

08001ecc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b089      	sub	sp, #36	@ 0x24
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	60f8      	str	r0, [r7, #12]
 8001ed4:	60b9      	str	r1, [r7, #8]
 8001ed6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	f003 0307 	and.w	r3, r3, #7
 8001ede:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ee0:	69fb      	ldr	r3, [r7, #28]
 8001ee2:	f1c3 0307 	rsb	r3, r3, #7
 8001ee6:	2b04      	cmp	r3, #4
 8001ee8:	bf28      	it	cs
 8001eea:	2304      	movcs	r3, #4
 8001eec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001eee:	69fb      	ldr	r3, [r7, #28]
 8001ef0:	3304      	adds	r3, #4
 8001ef2:	2b06      	cmp	r3, #6
 8001ef4:	d902      	bls.n	8001efc <NVIC_EncodePriority+0x30>
 8001ef6:	69fb      	ldr	r3, [r7, #28]
 8001ef8:	3b03      	subs	r3, #3
 8001efa:	e000      	b.n	8001efe <NVIC_EncodePriority+0x32>
 8001efc:	2300      	movs	r3, #0
 8001efe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f00:	f04f 32ff 	mov.w	r2, #4294967295
 8001f04:	69bb      	ldr	r3, [r7, #24]
 8001f06:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0a:	43da      	mvns	r2, r3
 8001f0c:	68bb      	ldr	r3, [r7, #8]
 8001f0e:	401a      	ands	r2, r3
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f14:	f04f 31ff 	mov.w	r1, #4294967295
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f1e:	43d9      	mvns	r1, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f24:	4313      	orrs	r3, r2
         );
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3724      	adds	r7, #36	@ 0x24
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bc80      	pop	{r7}
 8001f2e:	4770      	bx	lr

08001f30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	3b01      	subs	r3, #1
 8001f3c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f40:	d301      	bcc.n	8001f46 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f42:	2301      	movs	r3, #1
 8001f44:	e00f      	b.n	8001f66 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f46:	4a0a      	ldr	r2, [pc, #40]	@ (8001f70 <SysTick_Config+0x40>)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	3b01      	subs	r3, #1
 8001f4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f4e:	210f      	movs	r1, #15
 8001f50:	f04f 30ff 	mov.w	r0, #4294967295
 8001f54:	f7ff ff90 	bl	8001e78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f58:	4b05      	ldr	r3, [pc, #20]	@ (8001f70 <SysTick_Config+0x40>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f5e:	4b04      	ldr	r3, [pc, #16]	@ (8001f70 <SysTick_Config+0x40>)
 8001f60:	2207      	movs	r2, #7
 8001f62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f64:	2300      	movs	r3, #0
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3708      	adds	r7, #8
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	e000e010 	.word	0xe000e010

08001f74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f7c:	6878      	ldr	r0, [r7, #4]
 8001f7e:	f7ff ff49 	bl	8001e14 <__NVIC_SetPriorityGrouping>
}
 8001f82:	bf00      	nop
 8001f84:	3708      	adds	r7, #8
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}

08001f8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f8a:	b580      	push	{r7, lr}
 8001f8c:	b086      	sub	sp, #24
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	4603      	mov	r3, r0
 8001f92:	60b9      	str	r1, [r7, #8]
 8001f94:	607a      	str	r2, [r7, #4]
 8001f96:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f98:	f7ff ff60 	bl	8001e5c <__NVIC_GetPriorityGrouping>
 8001f9c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f9e:	687a      	ldr	r2, [r7, #4]
 8001fa0:	68b9      	ldr	r1, [r7, #8]
 8001fa2:	6978      	ldr	r0, [r7, #20]
 8001fa4:	f7ff ff92 	bl	8001ecc <NVIC_EncodePriority>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fae:	4611      	mov	r1, r2
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f7ff ff61 	bl	8001e78 <__NVIC_SetPriority>
}
 8001fb6:	bf00      	nop
 8001fb8:	3718      	adds	r7, #24
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}

08001fbe <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fbe:	b580      	push	{r7, lr}
 8001fc0:	b082      	sub	sp, #8
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001fc6:	6878      	ldr	r0, [r7, #4]
 8001fc8:	f7ff ffb2 	bl	8001f30 <SysTick_Config>
 8001fcc:	4603      	mov	r3, r0
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3708      	adds	r7, #8
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
	...

08001fd8 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b087      	sub	sp, #28
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
 8001fe0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fe6:	e140      	b.n	800226a <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	681a      	ldr	r2, [r3, #0]
 8001fec:	2101      	movs	r1, #1
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	f000 8132 	beq.w	8002264 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	f003 0303 	and.w	r3, r3, #3
 8002008:	2b01      	cmp	r3, #1
 800200a:	d005      	beq.n	8002018 <HAL_GPIO_Init+0x40>
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	f003 0303 	and.w	r3, r3, #3
 8002014:	2b02      	cmp	r3, #2
 8002016:	d130      	bne.n	800207a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	005b      	lsls	r3, r3, #1
 8002022:	2203      	movs	r2, #3
 8002024:	fa02 f303 	lsl.w	r3, r2, r3
 8002028:	43db      	mvns	r3, r3
 800202a:	693a      	ldr	r2, [r7, #16]
 800202c:	4013      	ands	r3, r2
 800202e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	68da      	ldr	r2, [r3, #12]
 8002034:	697b      	ldr	r3, [r7, #20]
 8002036:	005b      	lsls	r3, r3, #1
 8002038:	fa02 f303 	lsl.w	r3, r2, r3
 800203c:	693a      	ldr	r2, [r7, #16]
 800203e:	4313      	orrs	r3, r2
 8002040:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	693a      	ldr	r2, [r7, #16]
 8002046:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800204e:	2201      	movs	r2, #1
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	fa02 f303 	lsl.w	r3, r2, r3
 8002056:	43db      	mvns	r3, r3
 8002058:	693a      	ldr	r2, [r7, #16]
 800205a:	4013      	ands	r3, r2
 800205c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	091b      	lsrs	r3, r3, #4
 8002064:	f003 0201 	and.w	r2, r3, #1
 8002068:	697b      	ldr	r3, [r7, #20]
 800206a:	fa02 f303 	lsl.w	r3, r2, r3
 800206e:	693a      	ldr	r2, [r7, #16]
 8002070:	4313      	orrs	r3, r2
 8002072:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	693a      	ldr	r2, [r7, #16]
 8002078:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	f003 0303 	and.w	r3, r3, #3
 8002082:	2b03      	cmp	r3, #3
 8002084:	d017      	beq.n	80020b6 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	68db      	ldr	r3, [r3, #12]
 800208a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	005b      	lsls	r3, r3, #1
 8002090:	2203      	movs	r2, #3
 8002092:	fa02 f303 	lsl.w	r3, r2, r3
 8002096:	43db      	mvns	r3, r3
 8002098:	693a      	ldr	r2, [r7, #16]
 800209a:	4013      	ands	r3, r2
 800209c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	689a      	ldr	r2, [r3, #8]
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	005b      	lsls	r3, r3, #1
 80020a6:	fa02 f303 	lsl.w	r3, r2, r3
 80020aa:	693a      	ldr	r2, [r7, #16]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	693a      	ldr	r2, [r7, #16]
 80020b4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	f003 0303 	and.w	r3, r3, #3
 80020be:	2b02      	cmp	r3, #2
 80020c0:	d123      	bne.n	800210a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	08da      	lsrs	r2, r3, #3
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	3208      	adds	r2, #8
 80020ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	f003 0307 	and.w	r3, r3, #7
 80020d6:	009b      	lsls	r3, r3, #2
 80020d8:	220f      	movs	r2, #15
 80020da:	fa02 f303 	lsl.w	r3, r2, r3
 80020de:	43db      	mvns	r3, r3
 80020e0:	693a      	ldr	r2, [r7, #16]
 80020e2:	4013      	ands	r3, r2
 80020e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	691a      	ldr	r2, [r3, #16]
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	f003 0307 	and.w	r3, r3, #7
 80020f0:	009b      	lsls	r3, r3, #2
 80020f2:	fa02 f303 	lsl.w	r3, r2, r3
 80020f6:	693a      	ldr	r2, [r7, #16]
 80020f8:	4313      	orrs	r3, r2
 80020fa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	08da      	lsrs	r2, r3, #3
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	3208      	adds	r2, #8
 8002104:	6939      	ldr	r1, [r7, #16]
 8002106:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	005b      	lsls	r3, r3, #1
 8002114:	2203      	movs	r2, #3
 8002116:	fa02 f303 	lsl.w	r3, r2, r3
 800211a:	43db      	mvns	r3, r3
 800211c:	693a      	ldr	r2, [r7, #16]
 800211e:	4013      	ands	r3, r2
 8002120:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	f003 0203 	and.w	r2, r3, #3
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	005b      	lsls	r3, r3, #1
 800212e:	fa02 f303 	lsl.w	r3, r2, r3
 8002132:	693a      	ldr	r2, [r7, #16]
 8002134:	4313      	orrs	r3, r2
 8002136:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	693a      	ldr	r2, [r7, #16]
 800213c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002146:	2b00      	cmp	r3, #0
 8002148:	f000 808c 	beq.w	8002264 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 800214c:	4a4e      	ldr	r2, [pc, #312]	@ (8002288 <HAL_GPIO_Init+0x2b0>)
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	089b      	lsrs	r3, r3, #2
 8002152:	3302      	adds	r3, #2
 8002154:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002158:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 800215a:	697b      	ldr	r3, [r7, #20]
 800215c:	f003 0303 	and.w	r3, r3, #3
 8002160:	009b      	lsls	r3, r3, #2
 8002162:	2207      	movs	r2, #7
 8002164:	fa02 f303 	lsl.w	r3, r2, r3
 8002168:	43db      	mvns	r3, r3
 800216a:	693a      	ldr	r2, [r7, #16]
 800216c:	4013      	ands	r3, r2
 800216e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002176:	d00d      	beq.n	8002194 <HAL_GPIO_Init+0x1bc>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	4a44      	ldr	r2, [pc, #272]	@ (800228c <HAL_GPIO_Init+0x2b4>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d007      	beq.n	8002190 <HAL_GPIO_Init+0x1b8>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	4a43      	ldr	r2, [pc, #268]	@ (8002290 <HAL_GPIO_Init+0x2b8>)
 8002184:	4293      	cmp	r3, r2
 8002186:	d101      	bne.n	800218c <HAL_GPIO_Init+0x1b4>
 8002188:	2302      	movs	r3, #2
 800218a:	e004      	b.n	8002196 <HAL_GPIO_Init+0x1be>
 800218c:	2307      	movs	r3, #7
 800218e:	e002      	b.n	8002196 <HAL_GPIO_Init+0x1be>
 8002190:	2301      	movs	r3, #1
 8002192:	e000      	b.n	8002196 <HAL_GPIO_Init+0x1be>
 8002194:	2300      	movs	r3, #0
 8002196:	697a      	ldr	r2, [r7, #20]
 8002198:	f002 0203 	and.w	r2, r2, #3
 800219c:	0092      	lsls	r2, r2, #2
 800219e:	4093      	lsls	r3, r2
 80021a0:	693a      	ldr	r2, [r7, #16]
 80021a2:	4313      	orrs	r3, r2
 80021a4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80021a6:	4938      	ldr	r1, [pc, #224]	@ (8002288 <HAL_GPIO_Init+0x2b0>)
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	089b      	lsrs	r3, r3, #2
 80021ac:	3302      	adds	r3, #2
 80021ae:	693a      	ldr	r2, [r7, #16]
 80021b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80021b4:	4b37      	ldr	r3, [pc, #220]	@ (8002294 <HAL_GPIO_Init+0x2bc>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	43db      	mvns	r3, r3
 80021be:	693a      	ldr	r2, [r7, #16]
 80021c0:	4013      	ands	r3, r2
 80021c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d003      	beq.n	80021d8 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 80021d0:	693a      	ldr	r2, [r7, #16]
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	4313      	orrs	r3, r2
 80021d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80021d8:	4a2e      	ldr	r2, [pc, #184]	@ (8002294 <HAL_GPIO_Init+0x2bc>)
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80021de:	4b2d      	ldr	r3, [pc, #180]	@ (8002294 <HAL_GPIO_Init+0x2bc>)
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	43db      	mvns	r3, r3
 80021e8:	693a      	ldr	r2, [r7, #16]
 80021ea:	4013      	ands	r3, r2
 80021ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d003      	beq.n	8002202 <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 80021fa:	693a      	ldr	r2, [r7, #16]
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	4313      	orrs	r3, r2
 8002200:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002202:	4a24      	ldr	r2, [pc, #144]	@ (8002294 <HAL_GPIO_Init+0x2bc>)
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8002208:	4b22      	ldr	r3, [pc, #136]	@ (8002294 <HAL_GPIO_Init+0x2bc>)
 800220a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800220e:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	43db      	mvns	r3, r3
 8002214:	693a      	ldr	r2, [r7, #16]
 8002216:	4013      	ands	r3, r2
 8002218:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002222:	2b00      	cmp	r3, #0
 8002224:	d003      	beq.n	800222e <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8002226:	693a      	ldr	r2, [r7, #16]
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	4313      	orrs	r3, r2
 800222c:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 800222e:	4a19      	ldr	r2, [pc, #100]	@ (8002294 <HAL_GPIO_Init+0x2bc>)
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8002236:	4b17      	ldr	r3, [pc, #92]	@ (8002294 <HAL_GPIO_Init+0x2bc>)
 8002238:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800223c:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	43db      	mvns	r3, r3
 8002242:	693a      	ldr	r2, [r7, #16]
 8002244:	4013      	ands	r3, r2
 8002246:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002250:	2b00      	cmp	r3, #0
 8002252:	d003      	beq.n	800225c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8002254:	693a      	ldr	r2, [r7, #16]
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	4313      	orrs	r3, r2
 800225a:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 800225c:	4a0d      	ldr	r2, [pc, #52]	@ (8002294 <HAL_GPIO_Init+0x2bc>)
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	3301      	adds	r3, #1
 8002268:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	fa22 f303 	lsr.w	r3, r2, r3
 8002274:	2b00      	cmp	r3, #0
 8002276:	f47f aeb7 	bne.w	8001fe8 <HAL_GPIO_Init+0x10>
  }
}
 800227a:	bf00      	nop
 800227c:	bf00      	nop
 800227e:	371c      	adds	r7, #28
 8002280:	46bd      	mov	sp, r7
 8002282:	bc80      	pop	{r7}
 8002284:	4770      	bx	lr
 8002286:	bf00      	nop
 8002288:	40010000 	.word	0x40010000
 800228c:	48000400 	.word	0x48000400
 8002290:	48000800 	.word	0x48000800
 8002294:	58000800 	.word	0x58000800

08002298 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002298:	b480      	push	{r7}
 800229a:	b085      	sub	sp, #20
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
 80022a0:	460b      	mov	r3, r1
 80022a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	691a      	ldr	r2, [r3, #16]
 80022a8:	887b      	ldrh	r3, [r7, #2]
 80022aa:	4013      	ands	r3, r2
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d002      	beq.n	80022b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80022b0:	2301      	movs	r3, #1
 80022b2:	73fb      	strb	r3, [r7, #15]
 80022b4:	e001      	b.n	80022ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80022b6:	2300      	movs	r3, #0
 80022b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80022ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80022bc:	4618      	mov	r0, r3
 80022be:	3714      	adds	r7, #20
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bc80      	pop	{r7}
 80022c4:	4770      	bx	lr

080022c6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022c6:	b480      	push	{r7}
 80022c8:	b083      	sub	sp, #12
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	6078      	str	r0, [r7, #4]
 80022ce:	460b      	mov	r3, r1
 80022d0:	807b      	strh	r3, [r7, #2]
 80022d2:	4613      	mov	r3, r2
 80022d4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022d6:	787b      	ldrb	r3, [r7, #1]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d003      	beq.n	80022e4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80022dc:	887a      	ldrh	r2, [r7, #2]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80022e2:	e002      	b.n	80022ea <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80022e4:	887a      	ldrh	r2, [r7, #2]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80022ea:	bf00      	nop
 80022ec:	370c      	adds	r7, #12
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bc80      	pop	{r7}
 80022f2:	4770      	bx	lr

080022f4 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80022f8:	4b04      	ldr	r3, [pc, #16]	@ (800230c <HAL_PWR_EnableBkUpAccess+0x18>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a03      	ldr	r2, [pc, #12]	@ (800230c <HAL_PWR_EnableBkUpAccess+0x18>)
 80022fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002302:	6013      	str	r3, [r2, #0]
}
 8002304:	bf00      	nop
 8002306:	46bd      	mov	sp, r7
 8002308:	bc80      	pop	{r7}
 800230a:	4770      	bx	lr
 800230c:	58000400 	.word	0x58000400

08002310 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002310:	b480      	push	{r7}
 8002312:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8002314:	4b03      	ldr	r3, [pc, #12]	@ (8002324 <HAL_PWREx_GetVoltageRange+0x14>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 800231c:	4618      	mov	r0, r3
 800231e:	46bd      	mov	sp, r7
 8002320:	bc80      	pop	{r7}
 8002322:	4770      	bx	lr
 8002324:	58000400 	.word	0x58000400

08002328 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002328:	b480      	push	{r7}
 800232a:	b085      	sub	sp, #20
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002336:	d12f      	bne.n	8002398 <HAL_PWREx_ControlVoltageScaling+0x70>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002338:	4b22      	ldr	r3, [pc, #136]	@ (80023c4 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002340:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002344:	d037      	beq.n	80023b6 <HAL_PWREx_ControlVoltageScaling+0x8e>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002346:	4b1f      	ldr	r3, [pc, #124]	@ (80023c4 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800234e:	4a1d      	ldr	r2, [pc, #116]	@ (80023c4 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8002350:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002354:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 8002356:	4b1c      	ldr	r3, [pc, #112]	@ (80023c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	2232      	movs	r2, #50	@ 0x32
 800235c:	fb02 f303 	mul.w	r3, r2, r3
 8002360:	4a1a      	ldr	r2, [pc, #104]	@ (80023cc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002362:	fba2 2303 	umull	r2, r3, r2, r3
 8002366:	0c9b      	lsrs	r3, r3, #18
 8002368:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800236a:	e002      	b.n	8002372 <HAL_PWREx_ControlVoltageScaling+0x4a>
      {
        wait_loop_index--;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	3b01      	subs	r3, #1
 8002370:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002372:	4b14      	ldr	r3, [pc, #80]	@ (80023c4 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8002374:	695b      	ldr	r3, [r3, #20]
 8002376:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800237a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800237e:	d102      	bne.n	8002386 <HAL_PWREx_ControlVoltageScaling+0x5e>
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d1f2      	bne.n	800236c <HAL_PWREx_ControlVoltageScaling+0x44>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002386:	4b0f      	ldr	r3, [pc, #60]	@ (80023c4 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8002388:	695b      	ldr	r3, [r3, #20]
 800238a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800238e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002392:	d110      	bne.n	80023b6 <HAL_PWREx_ControlVoltageScaling+0x8e>
      {
        return HAL_TIMEOUT;
 8002394:	2303      	movs	r3, #3
 8002396:	e00f      	b.n	80023b8 <HAL_PWREx_ControlVoltageScaling+0x90>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002398:	4b0a      	ldr	r3, [pc, #40]	@ (80023c4 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80023a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023a4:	d007      	beq.n	80023b6 <HAL_PWREx_ControlVoltageScaling+0x8e>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80023a6:	4b07      	ldr	r3, [pc, #28]	@ (80023c4 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80023ae:	4a05      	ldr	r2, [pc, #20]	@ (80023c4 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 80023b0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80023b4:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }

  return HAL_OK;
 80023b6:	2300      	movs	r3, #0
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3714      	adds	r7, #20
 80023bc:	46bd      	mov	sp, r7
 80023be:	bc80      	pop	{r7}
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop
 80023c4:	58000400 	.word	0x58000400
 80023c8:	20000000 	.word	0x20000000
 80023cc:	431bde83 	.word	0x431bde83

080023d0 <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 80023d4:	4b06      	ldr	r3, [pc, #24]	@ (80023f0 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80023e0:	d101      	bne.n	80023e6 <LL_PWR_IsEnabledBkUpAccess+0x16>
 80023e2:	2301      	movs	r3, #1
 80023e4:	e000      	b.n	80023e8 <LL_PWR_IsEnabledBkUpAccess+0x18>
 80023e6:	2300      	movs	r3, #0
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bc80      	pop	{r7}
 80023ee:	4770      	bx	lr
 80023f0:	58000400 	.word	0x58000400

080023f4 <LL_RCC_HSE_EnableTcxo>:
  * @note PB0 must be configured in analog mode prior enabling VDDTCXO supply
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_EnableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_EnableTcxo(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 80023f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002402:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002406:	6013      	str	r3, [r2, #0]
}
 8002408:	bf00      	nop
 800240a:	46bd      	mov	sp, r7
 800240c:	bc80      	pop	{r7}
 800240e:	4770      	bx	lr

08002410 <LL_RCC_HSE_DisableTcxo>:
  * @brief  Disable HSE VDDTCXO output on package pin PB0-VDDTCXO
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_DisableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_DisableTcxo(void)
{
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8002414:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800241e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002422:	6013      	str	r3, [r2, #0]
}
 8002424:	bf00      	nop
 8002426:	46bd      	mov	sp, r7
 8002428:	bc80      	pop	{r7}
 800242a:	4770      	bx	lr

0800242c <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler  division by 2
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8002430:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800243a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800243e:	d101      	bne.n	8002444 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8002440:	2301      	movs	r3, #1
 8002442:	e000      	b.n	8002446 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8002444:	2300      	movs	r3, #0
}
 8002446:	4618      	mov	r0, r3
 8002448:	46bd      	mov	sp, r7
 800244a:	bc80      	pop	{r7}
 800244c:	4770      	bx	lr

0800244e <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 800244e:	b480      	push	{r7}
 8002450:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8002452:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800245c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002460:	6013      	str	r3, [r2, #0]
}
 8002462:	bf00      	nop
 8002464:	46bd      	mov	sp, r7
 8002466:	bc80      	pop	{r7}
 8002468:	4770      	bx	lr

0800246a <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 800246a:	b480      	push	{r7}
 800246c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800246e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002478:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800247c:	6013      	str	r3, [r2, #0]
}
 800247e:	bf00      	nop
 8002480:	46bd      	mov	sp, r7
 8002482:	bc80      	pop	{r7}
 8002484:	4770      	bx	lr

08002486 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8002486:	b480      	push	{r7}
 8002488:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800248a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002494:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002498:	d101      	bne.n	800249e <LL_RCC_HSE_IsReady+0x18>
 800249a:	2301      	movs	r3, #1
 800249c:	e000      	b.n	80024a0 <LL_RCC_HSE_IsReady+0x1a>
 800249e:	2300      	movs	r3, #0
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bc80      	pop	{r7}
 80024a6:	4770      	bx	lr

080024a8 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80024ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80024b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024ba:	6013      	str	r3, [r2, #0]
}
 80024bc:	bf00      	nop
 80024be:	46bd      	mov	sp, r7
 80024c0:	bc80      	pop	{r7}
 80024c2:	4770      	bx	lr

080024c4 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80024c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80024d2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80024d6:	6013      	str	r3, [r2, #0]
}
 80024d8:	bf00      	nop
 80024da:	46bd      	mov	sp, r7
 80024dc:	bc80      	pop	{r7}
 80024de:	4770      	bx	lr

080024e0 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80024e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024f2:	d101      	bne.n	80024f8 <LL_RCC_HSI_IsReady+0x18>
 80024f4:	2301      	movs	r3, #1
 80024f6:	e000      	b.n	80024fa <LL_RCC_HSI_IsReady+0x1a>
 80024f8:	2300      	movs	r3, #0
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bc80      	pop	{r7}
 8002500:	4770      	bx	lr

08002502 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8002502:	b480      	push	{r7}
 8002504:	b083      	sub	sp, #12
 8002506:	af00      	add	r7, sp, #0
 8002508:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800250a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	061b      	lsls	r3, r3, #24
 8002518:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800251c:	4313      	orrs	r3, r2
 800251e:	604b      	str	r3, [r1, #4]
}
 8002520:	bf00      	nop
 8002522:	370c      	adds	r7, #12
 8002524:	46bd      	mov	sp, r7
 8002526:	bc80      	pop	{r7}
 8002528:	4770      	bx	lr

0800252a <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 800252a:	b480      	push	{r7}
 800252c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800252e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002532:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002536:	f003 0302 	and.w	r3, r3, #2
 800253a:	2b02      	cmp	r3, #2
 800253c:	d101      	bne.n	8002542 <LL_RCC_LSE_IsReady+0x18>
 800253e:	2301      	movs	r3, #1
 8002540:	e000      	b.n	8002544 <LL_RCC_LSE_IsReady+0x1a>
 8002542:	2300      	movs	r3, #0
}
 8002544:	4618      	mov	r0, r3
 8002546:	46bd      	mov	sp, r7
 8002548:	bc80      	pop	{r7}
 800254a:	4770      	bx	lr

0800254c <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8002550:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002554:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002558:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800255c:	f043 0301 	orr.w	r3, r3, #1
 8002560:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002564:	bf00      	nop
 8002566:	46bd      	mov	sp, r7
 8002568:	bc80      	pop	{r7}
 800256a:	4770      	bx	lr

0800256c <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8002570:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002574:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002578:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800257c:	f023 0301 	bic.w	r3, r3, #1
 8002580:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002584:	bf00      	nop
 8002586:	46bd      	mov	sp, r7
 8002588:	bc80      	pop	{r7}
 800258a:	4770      	bx	lr

0800258c <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8002590:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002594:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002598:	f003 0302 	and.w	r3, r3, #2
 800259c:	2b02      	cmp	r3, #2
 800259e:	d101      	bne.n	80025a4 <LL_RCC_LSI_IsReady+0x18>
 80025a0:	2301      	movs	r3, #1
 80025a2:	e000      	b.n	80025a6 <LL_RCC_LSI_IsReady+0x1a>
 80025a4:	2300      	movs	r3, #0
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bc80      	pop	{r7}
 80025ac:	4770      	bx	lr

080025ae <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 80025ae:	b480      	push	{r7}
 80025b0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80025b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80025bc:	f043 0301 	orr.w	r3, r3, #1
 80025c0:	6013      	str	r3, [r2, #0]
}
 80025c2:	bf00      	nop
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bc80      	pop	{r7}
 80025c8:	4770      	bx	lr

080025ca <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 80025ca:	b480      	push	{r7}
 80025cc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80025ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80025d8:	f023 0301 	bic.w	r3, r3, #1
 80025dc:	6013      	str	r3, [r2, #0]
}
 80025de:	bf00      	nop
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bc80      	pop	{r7}
 80025e4:	4770      	bx	lr

080025e6 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 80025e6:	b480      	push	{r7}
 80025e8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80025ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f003 0302 	and.w	r3, r3, #2
 80025f4:	2b02      	cmp	r3, #2
 80025f6:	d101      	bne.n	80025fc <LL_RCC_MSI_IsReady+0x16>
 80025f8:	2301      	movs	r3, #1
 80025fa:	e000      	b.n	80025fe <LL_RCC_MSI_IsReady+0x18>
 80025fc:	2300      	movs	r3, #0
}
 80025fe:	4618      	mov	r0, r3
 8002600:	46bd      	mov	sp, r7
 8002602:	bc80      	pop	{r7}
 8002604:	4770      	bx	lr

08002606 <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 8002606:	b480      	push	{r7}
 8002608:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 800260a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 0308 	and.w	r3, r3, #8
 8002614:	2b08      	cmp	r3, #8
 8002616:	d101      	bne.n	800261c <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8002618:	2301      	movs	r3, #1
 800261a:	e000      	b.n	800261e <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 800261c:	2300      	movs	r3, #0
}
 800261e:	4618      	mov	r0, r3
 8002620:	46bd      	mov	sp, r7
 8002622:	bc80      	pop	{r7}
 8002624:	4770      	bx	lr

08002626 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8002626:	b480      	push	{r7}
 8002628:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 800262a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002634:	4618      	mov	r0, r3
 8002636:	46bd      	mov	sp, r7
 8002638:	bc80      	pop	{r7}
 800263a:	4770      	bx	lr

0800263c <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 800263c:	b480      	push	{r7}
 800263e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8002640:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002644:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002648:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 800264c:	4618      	mov	r0, r3
 800264e:	46bd      	mov	sp, r7
 8002650:	bc80      	pop	{r7}
 8002652:	4770      	bx	lr

08002654 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8002654:	b480      	push	{r7}
 8002656:	b083      	sub	sp, #12
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800265c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	021b      	lsls	r3, r3, #8
 800266a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800266e:	4313      	orrs	r3, r2
 8002670:	604b      	str	r3, [r1, #4]
}
 8002672:	bf00      	nop
 8002674:	370c      	adds	r7, #12
 8002676:	46bd      	mov	sp, r7
 8002678:	bc80      	pop	{r7}
 800267a:	4770      	bx	lr

0800267c <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 800267c:	b480      	push	{r7}
 800267e:	b083      	sub	sp, #12
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8002684:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	f023 0203 	bic.w	r2, r3, #3
 800268e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	4313      	orrs	r3, r2
 8002696:	608b      	str	r3, [r1, #8]
}
 8002698:	bf00      	nop
 800269a:	370c      	adds	r7, #12
 800269c:	46bd      	mov	sp, r7
 800269e:	bc80      	pop	{r7}
 80026a0:	4770      	bx	lr

080026a2 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80026a2:	b480      	push	{r7}
 80026a4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80026a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	f003 030c 	and.w	r3, r3, #12
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bc80      	pop	{r7}
 80026b6:	4770      	bx	lr

080026b8 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b083      	sub	sp, #12
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80026c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80026ca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	4313      	orrs	r3, r2
 80026d2:	608b      	str	r3, [r1, #8]
}
 80026d4:	bf00      	nop
 80026d6:	370c      	adds	r7, #12
 80026d8:	46bd      	mov	sp, r7
 80026da:	bc80      	pop	{r7}
 80026dc:	4770      	bx	lr

080026de <LL_RCC_SetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB3Prescaler(uint32_t Prescaler)
{
 80026de:	b480      	push	{r7}
 80026e0:	b083      	sub	sp, #12
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80026e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026ea:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80026ee:	f023 020f 	bic.w	r2, r3, #15
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	091b      	lsrs	r3, r3, #4
 80026f6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80026fa:	4313      	orrs	r3, r2
 80026fc:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8002700:	bf00      	nop
 8002702:	370c      	adds	r7, #12
 8002704:	46bd      	mov	sp, r7
 8002706:	bc80      	pop	{r7}
 8002708:	4770      	bx	lr

0800270a <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800270a:	b480      	push	{r7}
 800270c:	b083      	sub	sp, #12
 800270e:	af00      	add	r7, sp, #0
 8002710:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002712:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800271c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	4313      	orrs	r3, r2
 8002724:	608b      	str	r3, [r1, #8]
}
 8002726:	bf00      	nop
 8002728:	370c      	adds	r7, #12
 800272a:	46bd      	mov	sp, r7
 800272c:	bc80      	pop	{r7}
 800272e:	4770      	bx	lr

08002730 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8002730:	b480      	push	{r7}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8002738:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002742:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	4313      	orrs	r3, r2
 800274a:	608b      	str	r3, [r1, #8]
}
 800274c:	bf00      	nop
 800274e:	370c      	adds	r7, #12
 8002750:	46bd      	mov	sp, r7
 8002752:	bc80      	pop	{r7}
 8002754:	4770      	bx	lr

08002756 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8002756:	b480      	push	{r7}
 8002758:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800275a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002764:	4618      	mov	r0, r3
 8002766:	46bd      	mov	sp, r7
 8002768:	bc80      	pop	{r7}
 800276a:	4770      	bx	lr

0800276c <LL_RCC_GetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB3Prescaler(void)
{
 800276c:	b480      	push	{r7}
 800276e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8002770:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002774:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002778:	011b      	lsls	r3, r3, #4
 800277a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800277e:	4618      	mov	r0, r3
 8002780:	46bd      	mov	sp, r7
 8002782:	bc80      	pop	{r7}
 8002784:	4770      	bx	lr

08002786 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002786:	b480      	push	{r7}
 8002788:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800278a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8002794:	4618      	mov	r0, r3
 8002796:	46bd      	mov	sp, r7
 8002798:	bc80      	pop	{r7}
 800279a:	4770      	bx	lr

0800279c <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 800279c:	b480      	push	{r7}
 800279e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80027a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bc80      	pop	{r7}
 80027b0:	4770      	bx	lr

080027b2 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80027b2:	b480      	push	{r7}
 80027b4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80027b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80027c0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80027c4:	6013      	str	r3, [r2, #0]
}
 80027c6:	bf00      	nop
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bc80      	pop	{r7}
 80027cc:	4770      	bx	lr

080027ce <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80027ce:	b480      	push	{r7}
 80027d0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80027d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80027dc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80027e0:	6013      	str	r3, [r2, #0]
}
 80027e2:	bf00      	nop
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bc80      	pop	{r7}
 80027e8:	4770      	bx	lr

080027ea <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80027ea:	b480      	push	{r7}
 80027ec:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80027ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027f8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80027fc:	d101      	bne.n	8002802 <LL_RCC_PLL_IsReady+0x18>
 80027fe:	2301      	movs	r3, #1
 8002800:	e000      	b.n	8002804 <LL_RCC_PLL_IsReady+0x1a>
 8002802:	2300      	movs	r3, #0
}
 8002804:	4618      	mov	r0, r3
 8002806:	46bd      	mov	sp, r7
 8002808:	bc80      	pop	{r7}
 800280a:	4770      	bx	lr

0800280c <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800280c:	b480      	push	{r7}
 800280e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002810:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002814:	68db      	ldr	r3, [r3, #12]
 8002816:	0a1b      	lsrs	r3, r3, #8
 8002818:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800281c:	4618      	mov	r0, r3
 800281e:	46bd      	mov	sp, r7
 8002820:	bc80      	pop	{r7}
 8002822:	4770      	bx	lr

08002824 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8002824:	b480      	push	{r7}
 8002826:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002828:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800282c:	68db      	ldr	r3, [r3, #12]
 800282e:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8002832:	4618      	mov	r0, r3
 8002834:	46bd      	mov	sp, r7
 8002836:	bc80      	pop	{r7}
 8002838:	4770      	bx	lr

0800283a <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800283a:	b480      	push	{r7}
 800283c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800283e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002842:	68db      	ldr	r3, [r3, #12]
 8002844:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8002848:	4618      	mov	r0, r3
 800284a:	46bd      	mov	sp, r7
 800284c:	bc80      	pop	{r7}
 800284e:	4770      	bx	lr

08002850 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002850:	b480      	push	{r7}
 8002852:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002854:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002858:	68db      	ldr	r3, [r3, #12]
 800285a:	f003 0303 	and.w	r3, r3, #3
}
 800285e:	4618      	mov	r0, r3
 8002860:	46bd      	mov	sp, r7
 8002862:	bc80      	pop	{r7}
 8002864:	4770      	bx	lr

08002866 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8002866:	b480      	push	{r7}
 8002868:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800286a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002874:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002878:	d101      	bne.n	800287e <LL_RCC_IsActiveFlag_HPRE+0x18>
 800287a:	2301      	movs	r3, #1
 800287c:	e000      	b.n	8002880 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800287e:	2300      	movs	r3, #0
}
 8002880:	4618      	mov	r0, r3
 8002882:	46bd      	mov	sp, r7
 8002884:	bc80      	pop	{r7}
 8002886:	4770      	bx	lr

08002888 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800288c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002890:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002894:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002898:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800289c:	d101      	bne.n	80028a2 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800289e:	2301      	movs	r3, #1
 80028a0:	e000      	b.n	80028a4 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80028a2:	2300      	movs	r3, #0
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bc80      	pop	{r7}
 80028aa:	4770      	bx	lr

080028ac <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80028ac:	b480      	push	{r7}
 80028ae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80028b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80028be:	d101      	bne.n	80028c4 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80028c0:	2301      	movs	r3, #1
 80028c2:	e000      	b.n	80028c6 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80028c4:	2300      	movs	r3, #0
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bc80      	pop	{r7}
 80028cc:	4770      	bx	lr

080028ce <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80028ce:	b480      	push	{r7}
 80028d0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80028d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80028dc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80028e0:	d101      	bne.n	80028e6 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80028e2:	2301      	movs	r3, #1
 80028e4:	e000      	b.n	80028e8 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80028e6:	2300      	movs	r3, #0
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bc80      	pop	{r7}
 80028ee:	4770      	bx	lr

080028f0 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b088      	sub	sp, #32
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d101      	bne.n	8002902 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e36f      	b.n	8002fe2 <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002902:	f7ff fece 	bl	80026a2 <LL_RCC_GetSysClkSource>
 8002906:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002908:	f7ff ffa2 	bl	8002850 <LL_RCC_PLL_GetMainSource>
 800290c:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 0320 	and.w	r3, r3, #32
 8002916:	2b00      	cmp	r3, #0
 8002918:	f000 80c4 	beq.w	8002aa4 <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800291c:	69fb      	ldr	r3, [r7, #28]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d005      	beq.n	800292e <HAL_RCC_OscConfig+0x3e>
 8002922:	69fb      	ldr	r3, [r7, #28]
 8002924:	2b0c      	cmp	r3, #12
 8002926:	d176      	bne.n	8002a16 <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002928:	69bb      	ldr	r3, [r7, #24]
 800292a:	2b01      	cmp	r3, #1
 800292c:	d173      	bne.n	8002a16 <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6a1b      	ldr	r3, [r3, #32]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d101      	bne.n	800293a <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	e353      	b.n	8002fe2 <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800293e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 0308 	and.w	r3, r3, #8
 8002948:	2b00      	cmp	r3, #0
 800294a:	d005      	beq.n	8002958 <HAL_RCC_OscConfig+0x68>
 800294c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002956:	e006      	b.n	8002966 <HAL_RCC_OscConfig+0x76>
 8002958:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800295c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002960:	091b      	lsrs	r3, r3, #4
 8002962:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002966:	4293      	cmp	r3, r2
 8002968:	d222      	bcs.n	80029b0 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800296e:	4618      	mov	r0, r3
 8002970:	f000 fd3c 	bl	80033ec <RCC_SetFlashLatencyFromMSIRange>
 8002974:	4603      	mov	r3, r0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d001      	beq.n	800297e <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	e331      	b.n	8002fe2 <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800297e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002988:	f043 0308 	orr.w	r3, r3, #8
 800298c:	6013      	str	r3, [r2, #0]
 800298e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800299c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80029a0:	4313      	orrs	r3, r2
 80029a2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029a8:	4618      	mov	r0, r3
 80029aa:	f7ff fe53 	bl	8002654 <LL_RCC_MSI_SetCalibTrimming>
 80029ae:	e021      	b.n	80029f4 <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80029ba:	f043 0308 	orr.w	r3, r3, #8
 80029be:	6013      	str	r3, [r2, #0]
 80029c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80029d2:	4313      	orrs	r3, r2
 80029d4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029da:	4618      	mov	r0, r3
 80029dc:	f7ff fe3a 	bl	8002654 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029e4:	4618      	mov	r0, r3
 80029e6:	f000 fd01 	bl	80033ec <RCC_SetFlashLatencyFromMSIRange>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d001      	beq.n	80029f4 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	e2f6      	b.n	8002fe2 <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80029f4:	f000 fcc2 	bl	800337c <HAL_RCC_GetHCLKFreq>
 80029f8:	4603      	mov	r3, r0
 80029fa:	4aa7      	ldr	r2, [pc, #668]	@ (8002c98 <HAL_RCC_OscConfig+0x3a8>)
 80029fc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 80029fe:	4ba7      	ldr	r3, [pc, #668]	@ (8002c9c <HAL_RCC_OscConfig+0x3ac>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4618      	mov	r0, r3
 8002a04:	f7ff f98c 	bl	8001d20 <HAL_InitTick>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8002a0c:	7cfb      	ldrb	r3, [r7, #19]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d047      	beq.n	8002aa2 <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 8002a12:	7cfb      	ldrb	r3, [r7, #19]
 8002a14:	e2e5      	b.n	8002fe2 <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6a1b      	ldr	r3, [r3, #32]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d02c      	beq.n	8002a78 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002a1e:	f7ff fdc6 	bl	80025ae <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002a22:	f7ff f9c9 	bl	8001db8 <HAL_GetTick>
 8002a26:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8002a28:	e008      	b.n	8002a3c <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a2a:	f7ff f9c5 	bl	8001db8 <HAL_GetTick>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	1ad3      	subs	r3, r2, r3
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	d901      	bls.n	8002a3c <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 8002a38:	2303      	movs	r3, #3
 8002a3a:	e2d2      	b.n	8002fe2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 8002a3c:	f7ff fdd3 	bl	80025e6 <LL_RCC_MSI_IsReady>
 8002a40:	4603      	mov	r3, r0
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d0f1      	beq.n	8002a2a <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002a50:	f043 0308 	orr.w	r3, r3, #8
 8002a54:	6013      	str	r3, [r2, #0]
 8002a56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a64:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a70:	4618      	mov	r0, r3
 8002a72:	f7ff fdef 	bl	8002654 <LL_RCC_MSI_SetCalibTrimming>
 8002a76:	e015      	b.n	8002aa4 <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002a78:	f7ff fda7 	bl	80025ca <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002a7c:	f7ff f99c 	bl	8001db8 <HAL_GetTick>
 8002a80:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8002a82:	e008      	b.n	8002a96 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a84:	f7ff f998 	bl	8001db8 <HAL_GetTick>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	2b02      	cmp	r3, #2
 8002a90:	d901      	bls.n	8002a96 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8002a92:	2303      	movs	r3, #3
 8002a94:	e2a5      	b.n	8002fe2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 8002a96:	f7ff fda6 	bl	80025e6 <LL_RCC_MSI_IsReady>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d1f1      	bne.n	8002a84 <HAL_RCC_OscConfig+0x194>
 8002aa0:	e000      	b.n	8002aa4 <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002aa2:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f003 0301 	and.w	r3, r3, #1
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d058      	beq.n	8002b62 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	2b08      	cmp	r3, #8
 8002ab4:	d005      	beq.n	8002ac2 <HAL_RCC_OscConfig+0x1d2>
 8002ab6:	69fb      	ldr	r3, [r7, #28]
 8002ab8:	2b0c      	cmp	r3, #12
 8002aba:	d108      	bne.n	8002ace <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002abc:	69bb      	ldr	r3, [r7, #24]
 8002abe:	2b03      	cmp	r3, #3
 8002ac0:	d105      	bne.n	8002ace <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d14b      	bne.n	8002b62 <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e289      	b.n	8002fe2 <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8002ace:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002aec:	d102      	bne.n	8002af4 <HAL_RCC_OscConfig+0x204>
 8002aee:	f7ff fcae 	bl	800244e <LL_RCC_HSE_Enable>
 8002af2:	e00d      	b.n	8002b10 <HAL_RCC_OscConfig+0x220>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8002afc:	d104      	bne.n	8002b08 <HAL_RCC_OscConfig+0x218>
 8002afe:	f7ff fc79 	bl	80023f4 <LL_RCC_HSE_EnableTcxo>
 8002b02:	f7ff fca4 	bl	800244e <LL_RCC_HSE_Enable>
 8002b06:	e003      	b.n	8002b10 <HAL_RCC_OscConfig+0x220>
 8002b08:	f7ff fcaf 	bl	800246a <LL_RCC_HSE_Disable>
 8002b0c:	f7ff fc80 	bl	8002410 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d012      	beq.n	8002b3e <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b18:	f7ff f94e 	bl	8001db8 <HAL_GetTick>
 8002b1c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8002b1e:	e008      	b.n	8002b32 <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b20:	f7ff f94a 	bl	8001db8 <HAL_GetTick>
 8002b24:	4602      	mov	r2, r0
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	1ad3      	subs	r3, r2, r3
 8002b2a:	2b64      	cmp	r3, #100	@ 0x64
 8002b2c:	d901      	bls.n	8002b32 <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8002b2e:	2303      	movs	r3, #3
 8002b30:	e257      	b.n	8002fe2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 8002b32:	f7ff fca8 	bl	8002486 <LL_RCC_HSE_IsReady>
 8002b36:	4603      	mov	r3, r0
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d0f1      	beq.n	8002b20 <HAL_RCC_OscConfig+0x230>
 8002b3c:	e011      	b.n	8002b62 <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b3e:	f7ff f93b 	bl	8001db8 <HAL_GetTick>
 8002b42:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8002b44:	e008      	b.n	8002b58 <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b46:	f7ff f937 	bl	8001db8 <HAL_GetTick>
 8002b4a:	4602      	mov	r2, r0
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	1ad3      	subs	r3, r2, r3
 8002b50:	2b64      	cmp	r3, #100	@ 0x64
 8002b52:	d901      	bls.n	8002b58 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8002b54:	2303      	movs	r3, #3
 8002b56:	e244      	b.n	8002fe2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 8002b58:	f7ff fc95 	bl	8002486 <LL_RCC_HSE_IsReady>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d1f1      	bne.n	8002b46 <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 0302 	and.w	r3, r3, #2
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d046      	beq.n	8002bfc <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002b6e:	69fb      	ldr	r3, [r7, #28]
 8002b70:	2b04      	cmp	r3, #4
 8002b72:	d005      	beq.n	8002b80 <HAL_RCC_OscConfig+0x290>
 8002b74:	69fb      	ldr	r3, [r7, #28]
 8002b76:	2b0c      	cmp	r3, #12
 8002b78:	d10e      	bne.n	8002b98 <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002b7a:	69bb      	ldr	r3, [r7, #24]
 8002b7c:	2b02      	cmp	r3, #2
 8002b7e:	d10b      	bne.n	8002b98 <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	691b      	ldr	r3, [r3, #16]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d101      	bne.n	8002b8c <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e22a      	b.n	8002fe2 <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	695b      	ldr	r3, [r3, #20]
 8002b90:	4618      	mov	r0, r3
 8002b92:	f7ff fcb6 	bl	8002502 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002b96:	e031      	b.n	8002bfc <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	691b      	ldr	r3, [r3, #16]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d019      	beq.n	8002bd4 <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ba0:	f7ff fc82 	bl	80024a8 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ba4:	f7ff f908 	bl	8001db8 <HAL_GetTick>
 8002ba8:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8002baa:	e008      	b.n	8002bbe <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bac:	f7ff f904 	bl	8001db8 <HAL_GetTick>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	2b02      	cmp	r3, #2
 8002bb8:	d901      	bls.n	8002bbe <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	e211      	b.n	8002fe2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 8002bbe:	f7ff fc8f 	bl	80024e0 <LL_RCC_HSI_IsReady>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d0f1      	beq.n	8002bac <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	695b      	ldr	r3, [r3, #20]
 8002bcc:	4618      	mov	r0, r3
 8002bce:	f7ff fc98 	bl	8002502 <LL_RCC_HSI_SetCalibTrimming>
 8002bd2:	e013      	b.n	8002bfc <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bd4:	f7ff fc76 	bl	80024c4 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bd8:	f7ff f8ee 	bl	8001db8 <HAL_GetTick>
 8002bdc:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8002bde:	e008      	b.n	8002bf2 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002be0:	f7ff f8ea 	bl	8001db8 <HAL_GetTick>
 8002be4:	4602      	mov	r2, r0
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	1ad3      	subs	r3, r2, r3
 8002bea:	2b02      	cmp	r3, #2
 8002bec:	d901      	bls.n	8002bf2 <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	e1f7      	b.n	8002fe2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 8002bf2:	f7ff fc75 	bl	80024e0 <LL_RCC_HSI_IsReady>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d1f1      	bne.n	8002be0 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f003 0308 	and.w	r3, r3, #8
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d06e      	beq.n	8002ce6 <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	699b      	ldr	r3, [r3, #24]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d056      	beq.n	8002cbe <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8002c10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c18:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	69da      	ldr	r2, [r3, #28]
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	f003 0310 	and.w	r3, r3, #16
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d031      	beq.n	8002c8c <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	f003 0302 	and.w	r3, r3, #2
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d006      	beq.n	8002c40 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d101      	bne.n	8002c40 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	e1d0      	b.n	8002fe2 <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	f003 0301 	and.w	r3, r3, #1
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d013      	beq.n	8002c72 <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 8002c4a:	f7ff fc8f 	bl	800256c <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002c4e:	f7ff f8b3 	bl	8001db8 <HAL_GetTick>
 8002c52:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8002c54:	e008      	b.n	8002c68 <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c56:	f7ff f8af 	bl	8001db8 <HAL_GetTick>
 8002c5a:	4602      	mov	r2, r0
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	1ad3      	subs	r3, r2, r3
 8002c60:	2b11      	cmp	r3, #17
 8002c62:	d901      	bls.n	8002c68 <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 8002c64:	2303      	movs	r3, #3
 8002c66:	e1bc      	b.n	8002fe2 <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 8002c68:	f7ff fc90 	bl	800258c <LL_RCC_LSI_IsReady>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d1f1      	bne.n	8002c56 <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8002c72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c7a:	f023 0210 	bic.w	r2, r3, #16
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	69db      	ldr	r3, [r3, #28]
 8002c82:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002c86:	4313      	orrs	r3, r2
 8002c88:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c8c:	f7ff fc5e 	bl	800254c <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c90:	f7ff f892 	bl	8001db8 <HAL_GetTick>
 8002c94:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8002c96:	e00c      	b.n	8002cb2 <HAL_RCC_OscConfig+0x3c2>
 8002c98:	20000000 	.word	0x20000000
 8002c9c:	20000004 	.word	0x20000004
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ca0:	f7ff f88a 	bl	8001db8 <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	2b11      	cmp	r3, #17
 8002cac:	d901      	bls.n	8002cb2 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e197      	b.n	8002fe2 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 8002cb2:	f7ff fc6b 	bl	800258c <LL_RCC_LSI_IsReady>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d0f1      	beq.n	8002ca0 <HAL_RCC_OscConfig+0x3b0>
 8002cbc:	e013      	b.n	8002ce6 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cbe:	f7ff fc55 	bl	800256c <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cc2:	f7ff f879 	bl	8001db8 <HAL_GetTick>
 8002cc6:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8002cc8:	e008      	b.n	8002cdc <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cca:	f7ff f875 	bl	8001db8 <HAL_GetTick>
 8002cce:	4602      	mov	r2, r0
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	1ad3      	subs	r3, r2, r3
 8002cd4:	2b11      	cmp	r3, #17
 8002cd6:	d901      	bls.n	8002cdc <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8002cd8:	2303      	movs	r3, #3
 8002cda:	e182      	b.n	8002fe2 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8002cdc:	f7ff fc56 	bl	800258c <LL_RCC_LSI_IsReady>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d1f1      	bne.n	8002cca <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 0304 	and.w	r3, r3, #4
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	f000 80d8 	beq.w	8002ea4 <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8002cf4:	f7ff fb6c 	bl	80023d0 <LL_PWR_IsEnabledBkUpAccess>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d113      	bne.n	8002d26 <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002cfe:	f7ff faf9 	bl	80022f4 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d02:	f7ff f859 	bl	8001db8 <HAL_GetTick>
 8002d06:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8002d08:	e008      	b.n	8002d1c <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d0a:	f7ff f855 	bl	8001db8 <HAL_GetTick>
 8002d0e:	4602      	mov	r2, r0
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	1ad3      	subs	r3, r2, r3
 8002d14:	2b02      	cmp	r3, #2
 8002d16:	d901      	bls.n	8002d1c <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8002d18:	2303      	movs	r3, #3
 8002d1a:	e162      	b.n	8002fe2 <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8002d1c:	f7ff fb58 	bl	80023d0 <LL_PWR_IsEnabledBkUpAccess>
 8002d20:	4603      	mov	r3, r0
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d0f1      	beq.n	8002d0a <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	68db      	ldr	r3, [r3, #12]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d07b      	beq.n	8002e26 <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	2b85      	cmp	r3, #133	@ 0x85
 8002d34:	d003      	beq.n	8002d3e <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	68db      	ldr	r3, [r3, #12]
 8002d3a:	2b05      	cmp	r3, #5
 8002d3c:	d109      	bne.n	8002d52 <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002d3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d46:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d4a:	f043 0304 	orr.w	r3, r3, #4
 8002d4e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d52:	f7ff f831 	bl	8001db8 <HAL_GetTick>
 8002d56:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002d58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d60:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d64:	f043 0301 	orr.w	r3, r3, #1
 8002d68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8002d6c:	e00a      	b.n	8002d84 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d6e:	f7ff f823 	bl	8001db8 <HAL_GetTick>
 8002d72:	4602      	mov	r2, r0
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	1ad3      	subs	r3, r2, r3
 8002d78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d901      	bls.n	8002d84 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 8002d80:	2303      	movs	r3, #3
 8002d82:	e12e      	b.n	8002fe2 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8002d84:	f7ff fbd1 	bl	800252a <LL_RCC_LSE_IsReady>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d0ef      	beq.n	8002d6e <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	68db      	ldr	r3, [r3, #12]
 8002d92:	2b81      	cmp	r3, #129	@ 0x81
 8002d94:	d003      	beq.n	8002d9e <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	68db      	ldr	r3, [r3, #12]
 8002d9a:	2b85      	cmp	r3, #133	@ 0x85
 8002d9c:	d121      	bne.n	8002de2 <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d9e:	f7ff f80b 	bl	8001db8 <HAL_GetTick>
 8002da2:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002da4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002da8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002db0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002db4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002db8:	e00a      	b.n	8002dd0 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dba:	f7fe fffd 	bl	8001db8 <HAL_GetTick>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	1ad3      	subs	r3, r2, r3
 8002dc4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d901      	bls.n	8002dd0 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 8002dcc:	2303      	movs	r3, #3
 8002dce:	e108      	b.n	8002fe2 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002dd0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dd8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d0ec      	beq.n	8002dba <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8002de0:	e060      	b.n	8002ea4 <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002de2:	f7fe ffe9 	bl	8001db8 <HAL_GetTick>
 8002de6:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002de8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002df0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002df4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002df8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002dfc:	e00a      	b.n	8002e14 <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dfe:	f7fe ffdb 	bl	8001db8 <HAL_GetTick>
 8002e02:	4602      	mov	r2, r0
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	1ad3      	subs	r3, r2, r3
 8002e08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d901      	bls.n	8002e14 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 8002e10:	2303      	movs	r3, #3
 8002e12:	e0e6      	b.n	8002fe2 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002e14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d1ec      	bne.n	8002dfe <HAL_RCC_OscConfig+0x50e>
 8002e24:	e03e      	b.n	8002ea4 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e26:	f7fe ffc7 	bl	8001db8 <HAL_GetTick>
 8002e2a:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002e2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e34:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e38:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002e3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002e40:	e00a      	b.n	8002e58 <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e42:	f7fe ffb9 	bl	8001db8 <HAL_GetTick>
 8002e46:	4602      	mov	r2, r0
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	1ad3      	subs	r3, r2, r3
 8002e4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d901      	bls.n	8002e58 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8002e54:	2303      	movs	r3, #3
 8002e56:	e0c4      	b.n	8002fe2 <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002e58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d1ec      	bne.n	8002e42 <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e68:	f7fe ffa6 	bl	8001db8 <HAL_GetTick>
 8002e6c:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002e6e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e76:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e7a:	f023 0301 	bic.w	r3, r3, #1
 8002e7e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8002e82:	e00a      	b.n	8002e9a <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e84:	f7fe ff98 	bl	8001db8 <HAL_GetTick>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d901      	bls.n	8002e9a <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 8002e96:	2303      	movs	r3, #3
 8002e98:	e0a3      	b.n	8002fe2 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 8002e9a:	f7ff fb46 	bl	800252a <LL_RCC_LSE_IsReady>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d1ef      	bne.n	8002e84 <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	f000 8099 	beq.w	8002fe0 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002eae:	69fb      	ldr	r3, [r7, #28]
 8002eb0:	2b0c      	cmp	r3, #12
 8002eb2:	d06c      	beq.n	8002f8e <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eb8:	2b02      	cmp	r3, #2
 8002eba:	d14b      	bne.n	8002f54 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ebc:	f7ff fc87 	bl	80027ce <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ec0:	f7fe ff7a 	bl	8001db8 <HAL_GetTick>
 8002ec4:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8002ec6:	e008      	b.n	8002eda <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ec8:	f7fe ff76 	bl	8001db8 <HAL_GetTick>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	1ad3      	subs	r3, r2, r3
 8002ed2:	2b0a      	cmp	r3, #10
 8002ed4:	d901      	bls.n	8002eda <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8002ed6:	2303      	movs	r3, #3
 8002ed8:	e083      	b.n	8002fe2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8002eda:	f7ff fc86 	bl	80027ea <LL_RCC_PLL_IsReady>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d1f1      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ee4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ee8:	68da      	ldr	r2, [r3, #12]
 8002eea:	4b40      	ldr	r3, [pc, #256]	@ (8002fec <HAL_RCC_OscConfig+0x6fc>)
 8002eec:	4013      	ands	r3, r2
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8002ef2:	687a      	ldr	r2, [r7, #4]
 8002ef4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002ef6:	4311      	orrs	r1, r2
 8002ef8:	687a      	ldr	r2, [r7, #4]
 8002efa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002efc:	0212      	lsls	r2, r2, #8
 8002efe:	4311      	orrs	r1, r2
 8002f00:	687a      	ldr	r2, [r7, #4]
 8002f02:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002f04:	4311      	orrs	r1, r2
 8002f06:	687a      	ldr	r2, [r7, #4]
 8002f08:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002f0a:	4311      	orrs	r1, r2
 8002f0c:	687a      	ldr	r2, [r7, #4]
 8002f0e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002f10:	430a      	orrs	r2, r1
 8002f12:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002f16:	4313      	orrs	r3, r2
 8002f18:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f1a:	f7ff fc4a 	bl	80027b2 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002f1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002f28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f2c:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f2e:	f7fe ff43 	bl	8001db8 <HAL_GetTick>
 8002f32:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8002f34:	e008      	b.n	8002f48 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f36:	f7fe ff3f 	bl	8001db8 <HAL_GetTick>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	1ad3      	subs	r3, r2, r3
 8002f40:	2b0a      	cmp	r3, #10
 8002f42:	d901      	bls.n	8002f48 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8002f44:	2303      	movs	r3, #3
 8002f46:	e04c      	b.n	8002fe2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 8002f48:	f7ff fc4f 	bl	80027ea <LL_RCC_PLL_IsReady>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d0f1      	beq.n	8002f36 <HAL_RCC_OscConfig+0x646>
 8002f52:	e045      	b.n	8002fe0 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f54:	f7ff fc3b 	bl	80027ce <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f58:	f7fe ff2e 	bl	8001db8 <HAL_GetTick>
 8002f5c:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8002f5e:	e008      	b.n	8002f72 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f60:	f7fe ff2a 	bl	8001db8 <HAL_GetTick>
 8002f64:	4602      	mov	r2, r0
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	1ad3      	subs	r3, r2, r3
 8002f6a:	2b0a      	cmp	r3, #10
 8002f6c:	d901      	bls.n	8002f72 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8002f6e:	2303      	movs	r3, #3
 8002f70:	e037      	b.n	8002fe2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8002f72:	f7ff fc3a 	bl	80027ea <LL_RCC_PLL_IsReady>
 8002f76:	4603      	mov	r3, r0
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d1f1      	bne.n	8002f60 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8002f7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f80:	68da      	ldr	r2, [r3, #12]
 8002f82:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002f86:	4b1a      	ldr	r3, [pc, #104]	@ (8002ff0 <HAL_RCC_OscConfig+0x700>)
 8002f88:	4013      	ands	r3, r2
 8002f8a:	60cb      	str	r3, [r1, #12]
 8002f8c:	e028      	b.n	8002fe0 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d101      	bne.n	8002f9a <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e023      	b.n	8002fe2 <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002f9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f9e:	68db      	ldr	r3, [r3, #12]
 8002fa0:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8002fa2:	69bb      	ldr	r3, [r7, #24]
 8002fa4:	f003 0203 	and.w	r2, r3, #3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fac:	429a      	cmp	r2, r3
 8002fae:	d115      	bne.n	8002fdc <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8002fb0:	69bb      	ldr	r3, [r7, #24]
 8002fb2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fba:	429a      	cmp	r2, r3
 8002fbc:	d10e      	bne.n	8002fdc <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8002fbe:	69bb      	ldr	r3, [r7, #24]
 8002fc0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fc8:	021b      	lsls	r3, r3, #8
 8002fca:	429a      	cmp	r2, r3
 8002fcc:	d106      	bne.n	8002fdc <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8002fce:	69bb      	ldr	r3, [r7, #24]
 8002fd0:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d001      	beq.n	8002fe0 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e000      	b.n	8002fe2 <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 8002fe0:	2300      	movs	r3, #0
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3720      	adds	r7, #32
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	11c1808c 	.word	0x11c1808c
 8002ff0:	eefefffc 	.word	0xeefefffc

08002ff4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
 8002ffc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d101      	bne.n	8003008 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	e10f      	b.n	8003228 <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003008:	4b89      	ldr	r3, [pc, #548]	@ (8003230 <HAL_RCC_ClockConfig+0x23c>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 0307 	and.w	r3, r3, #7
 8003010:	683a      	ldr	r2, [r7, #0]
 8003012:	429a      	cmp	r2, r3
 8003014:	d91b      	bls.n	800304e <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003016:	4b86      	ldr	r3, [pc, #536]	@ (8003230 <HAL_RCC_ClockConfig+0x23c>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f023 0207 	bic.w	r2, r3, #7
 800301e:	4984      	ldr	r1, [pc, #528]	@ (8003230 <HAL_RCC_ClockConfig+0x23c>)
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	4313      	orrs	r3, r2
 8003024:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003026:	f7fe fec7 	bl	8001db8 <HAL_GetTick>
 800302a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800302c:	e008      	b.n	8003040 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800302e:	f7fe fec3 	bl	8001db8 <HAL_GetTick>
 8003032:	4602      	mov	r2, r0
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	1ad3      	subs	r3, r2, r3
 8003038:	2b02      	cmp	r3, #2
 800303a:	d901      	bls.n	8003040 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800303c:	2303      	movs	r3, #3
 800303e:	e0f3      	b.n	8003228 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003040:	4b7b      	ldr	r3, [pc, #492]	@ (8003230 <HAL_RCC_ClockConfig+0x23c>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 0307 	and.w	r3, r3, #7
 8003048:	683a      	ldr	r2, [r7, #0]
 800304a:	429a      	cmp	r2, r3
 800304c:	d1ef      	bne.n	800302e <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f003 0302 	and.w	r3, r3, #2
 8003056:	2b00      	cmp	r3, #0
 8003058:	d016      	beq.n	8003088 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	4618      	mov	r0, r3
 8003060:	f7ff fb2a 	bl	80026b8 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003064:	f7fe fea8 	bl	8001db8 <HAL_GetTick>
 8003068:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800306a:	e008      	b.n	800307e <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800306c:	f7fe fea4 	bl	8001db8 <HAL_GetTick>
 8003070:	4602      	mov	r2, r0
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	1ad3      	subs	r3, r2, r3
 8003076:	2b02      	cmp	r3, #2
 8003078:	d901      	bls.n	800307e <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800307a:	2303      	movs	r3, #3
 800307c:	e0d4      	b.n	8003228 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800307e:	f7ff fbf2 	bl	8002866 <LL_RCC_IsActiveFlag_HPRE>
 8003082:	4603      	mov	r3, r0
 8003084:	2b00      	cmp	r3, #0
 8003086:	d0f1      	beq.n	800306c <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003090:	2b00      	cmp	r3, #0
 8003092:	d016      	beq.n	80030c2 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	695b      	ldr	r3, [r3, #20]
 8003098:	4618      	mov	r0, r3
 800309a:	f7ff fb20 	bl	80026de <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800309e:	f7fe fe8b 	bl	8001db8 <HAL_GetTick>
 80030a2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80030a4:	e008      	b.n	80030b8 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80030a6:	f7fe fe87 	bl	8001db8 <HAL_GetTick>
 80030aa:	4602      	mov	r2, r0
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	1ad3      	subs	r3, r2, r3
 80030b0:	2b02      	cmp	r3, #2
 80030b2:	d901      	bls.n	80030b8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80030b4:	2303      	movs	r3, #3
 80030b6:	e0b7      	b.n	8003228 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80030b8:	f7ff fbe6 	bl	8002888 <LL_RCC_IsActiveFlag_SHDHPRE>
 80030bc:	4603      	mov	r3, r0
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d0f1      	beq.n	80030a6 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 0304 	and.w	r3, r3, #4
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d016      	beq.n	80030fc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	68db      	ldr	r3, [r3, #12]
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7ff fb19 	bl	800270a <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80030d8:	f7fe fe6e 	bl	8001db8 <HAL_GetTick>
 80030dc:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80030de:	e008      	b.n	80030f2 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80030e0:	f7fe fe6a 	bl	8001db8 <HAL_GetTick>
 80030e4:	4602      	mov	r2, r0
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	1ad3      	subs	r3, r2, r3
 80030ea:	2b02      	cmp	r3, #2
 80030ec:	d901      	bls.n	80030f2 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 80030ee:	2303      	movs	r3, #3
 80030f0:	e09a      	b.n	8003228 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80030f2:	f7ff fbdb 	bl	80028ac <LL_RCC_IsActiveFlag_PPRE1>
 80030f6:	4603      	mov	r3, r0
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d0f1      	beq.n	80030e0 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 0308 	and.w	r3, r3, #8
 8003104:	2b00      	cmp	r3, #0
 8003106:	d017      	beq.n	8003138 <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	691b      	ldr	r3, [r3, #16]
 800310c:	00db      	lsls	r3, r3, #3
 800310e:	4618      	mov	r0, r3
 8003110:	f7ff fb0e 	bl	8002730 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003114:	f7fe fe50 	bl	8001db8 <HAL_GetTick>
 8003118:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800311a:	e008      	b.n	800312e <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800311c:	f7fe fe4c 	bl	8001db8 <HAL_GetTick>
 8003120:	4602      	mov	r2, r0
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	1ad3      	subs	r3, r2, r3
 8003126:	2b02      	cmp	r3, #2
 8003128:	d901      	bls.n	800312e <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 800312a:	2303      	movs	r3, #3
 800312c:	e07c      	b.n	8003228 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800312e:	f7ff fbce 	bl	80028ce <LL_RCC_IsActiveFlag_PPRE2>
 8003132:	4603      	mov	r3, r0
 8003134:	2b00      	cmp	r3, #0
 8003136:	d0f1      	beq.n	800311c <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 0301 	and.w	r3, r3, #1
 8003140:	2b00      	cmp	r3, #0
 8003142:	d043      	beq.n	80031cc <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	2b02      	cmp	r3, #2
 800314a:	d106      	bne.n	800315a <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800314c:	f7ff f99b 	bl	8002486 <LL_RCC_HSE_IsReady>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d11e      	bne.n	8003194 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e066      	b.n	8003228 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	2b03      	cmp	r3, #3
 8003160:	d106      	bne.n	8003170 <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8003162:	f7ff fb42 	bl	80027ea <LL_RCC_PLL_IsReady>
 8003166:	4603      	mov	r3, r0
 8003168:	2b00      	cmp	r3, #0
 800316a:	d113      	bne.n	8003194 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	e05b      	b.n	8003228 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d106      	bne.n	8003186 <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8003178:	f7ff fa35 	bl	80025e6 <LL_RCC_MSI_IsReady>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d108      	bne.n	8003194 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	e050      	b.n	8003228 <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8003186:	f7ff f9ab 	bl	80024e0 <LL_RCC_HSI_IsReady>
 800318a:	4603      	mov	r3, r0
 800318c:	2b00      	cmp	r3, #0
 800318e:	d101      	bne.n	8003194 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003190:	2301      	movs	r3, #1
 8003192:	e049      	b.n	8003228 <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	4618      	mov	r0, r3
 800319a:	f7ff fa6f 	bl	800267c <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800319e:	f7fe fe0b 	bl	8001db8 <HAL_GetTick>
 80031a2:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031a4:	e00a      	b.n	80031bc <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031a6:	f7fe fe07 	bl	8001db8 <HAL_GetTick>
 80031aa:	4602      	mov	r2, r0
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	1ad3      	subs	r3, r2, r3
 80031b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d901      	bls.n	80031bc <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 80031b8:	2303      	movs	r3, #3
 80031ba:	e035      	b.n	8003228 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031bc:	f7ff fa71 	bl	80026a2 <LL_RCC_GetSysClkSource>
 80031c0:	4602      	mov	r2, r0
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	429a      	cmp	r2, r3
 80031ca:	d1ec      	bne.n	80031a6 <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80031cc:	4b18      	ldr	r3, [pc, #96]	@ (8003230 <HAL_RCC_ClockConfig+0x23c>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f003 0307 	and.w	r3, r3, #7
 80031d4:	683a      	ldr	r2, [r7, #0]
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d21b      	bcs.n	8003212 <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031da:	4b15      	ldr	r3, [pc, #84]	@ (8003230 <HAL_RCC_ClockConfig+0x23c>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f023 0207 	bic.w	r2, r3, #7
 80031e2:	4913      	ldr	r1, [pc, #76]	@ (8003230 <HAL_RCC_ClockConfig+0x23c>)
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80031ea:	f7fe fde5 	bl	8001db8 <HAL_GetTick>
 80031ee:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031f0:	e008      	b.n	8003204 <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80031f2:	f7fe fde1 	bl	8001db8 <HAL_GetTick>
 80031f6:	4602      	mov	r2, r0
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	2b02      	cmp	r3, #2
 80031fe:	d901      	bls.n	8003204 <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 8003200:	2303      	movs	r3, #3
 8003202:	e011      	b.n	8003228 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003204:	4b0a      	ldr	r3, [pc, #40]	@ (8003230 <HAL_RCC_ClockConfig+0x23c>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0307 	and.w	r3, r3, #7
 800320c:	683a      	ldr	r2, [r7, #0]
 800320e:	429a      	cmp	r2, r3
 8003210:	d1ef      	bne.n	80031f2 <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003212:	f000 f8b3 	bl	800337c <HAL_RCC_GetHCLKFreq>
 8003216:	4603      	mov	r3, r0
 8003218:	4a06      	ldr	r2, [pc, #24]	@ (8003234 <HAL_RCC_ClockConfig+0x240>)
 800321a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 800321c:	4b06      	ldr	r3, [pc, #24]	@ (8003238 <HAL_RCC_ClockConfig+0x244>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4618      	mov	r0, r3
 8003222:	f7fe fd7d 	bl	8001d20 <HAL_InitTick>
 8003226:	4603      	mov	r3, r0
}
 8003228:	4618      	mov	r0, r3
 800322a:	3710      	adds	r7, #16
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}
 8003230:	58004000 	.word	0x58004000
 8003234:	20000000 	.word	0x20000000
 8003238:	20000004 	.word	0x20000004

0800323c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800323c:	b590      	push	{r4, r7, lr}
 800323e:	b087      	sub	sp, #28
 8003240:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8003242:	2300      	movs	r3, #0
 8003244:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8003246:	2300      	movs	r3, #0
 8003248:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800324a:	f7ff fa2a 	bl	80026a2 <LL_RCC_GetSysClkSource>
 800324e:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003250:	f7ff fafe 	bl	8002850 <LL_RCC_PLL_GetMainSource>
 8003254:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003256:	68bb      	ldr	r3, [r7, #8]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d005      	beq.n	8003268 <HAL_RCC_GetSysClockFreq+0x2c>
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	2b0c      	cmp	r3, #12
 8003260:	d139      	bne.n	80032d6 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2b01      	cmp	r3, #1
 8003266:	d136      	bne.n	80032d6 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8003268:	f7ff f9cd 	bl	8002606 <LL_RCC_MSI_IsEnabledRangeSelect>
 800326c:	4603      	mov	r3, r0
 800326e:	2b00      	cmp	r3, #0
 8003270:	d115      	bne.n	800329e <HAL_RCC_GetSysClockFreq+0x62>
 8003272:	f7ff f9c8 	bl	8002606 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003276:	4603      	mov	r3, r0
 8003278:	2b01      	cmp	r3, #1
 800327a:	d106      	bne.n	800328a <HAL_RCC_GetSysClockFreq+0x4e>
 800327c:	f7ff f9d3 	bl	8002626 <LL_RCC_MSI_GetRange>
 8003280:	4603      	mov	r3, r0
 8003282:	0a1b      	lsrs	r3, r3, #8
 8003284:	f003 030f 	and.w	r3, r3, #15
 8003288:	e005      	b.n	8003296 <HAL_RCC_GetSysClockFreq+0x5a>
 800328a:	f7ff f9d7 	bl	800263c <LL_RCC_MSI_GetRangeAfterStandby>
 800328e:	4603      	mov	r3, r0
 8003290:	0a1b      	lsrs	r3, r3, #8
 8003292:	f003 030f 	and.w	r3, r3, #15
 8003296:	4a36      	ldr	r2, [pc, #216]	@ (8003370 <HAL_RCC_GetSysClockFreq+0x134>)
 8003298:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800329c:	e014      	b.n	80032c8 <HAL_RCC_GetSysClockFreq+0x8c>
 800329e:	f7ff f9b2 	bl	8002606 <LL_RCC_MSI_IsEnabledRangeSelect>
 80032a2:	4603      	mov	r3, r0
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d106      	bne.n	80032b6 <HAL_RCC_GetSysClockFreq+0x7a>
 80032a8:	f7ff f9bd 	bl	8002626 <LL_RCC_MSI_GetRange>
 80032ac:	4603      	mov	r3, r0
 80032ae:	091b      	lsrs	r3, r3, #4
 80032b0:	f003 030f 	and.w	r3, r3, #15
 80032b4:	e005      	b.n	80032c2 <HAL_RCC_GetSysClockFreq+0x86>
 80032b6:	f7ff f9c1 	bl	800263c <LL_RCC_MSI_GetRangeAfterStandby>
 80032ba:	4603      	mov	r3, r0
 80032bc:	091b      	lsrs	r3, r3, #4
 80032be:	f003 030f 	and.w	r3, r3, #15
 80032c2:	4a2b      	ldr	r2, [pc, #172]	@ (8003370 <HAL_RCC_GetSysClockFreq+0x134>)
 80032c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032c8:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d115      	bne.n	80032fc <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80032d4:	e012      	b.n	80032fc <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	2b04      	cmp	r3, #4
 80032da:	d102      	bne.n	80032e2 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80032dc:	4b25      	ldr	r3, [pc, #148]	@ (8003374 <HAL_RCC_GetSysClockFreq+0x138>)
 80032de:	617b      	str	r3, [r7, #20]
 80032e0:	e00c      	b.n	80032fc <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	2b08      	cmp	r3, #8
 80032e6:	d109      	bne.n	80032fc <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80032e8:	f7ff f8a0 	bl	800242c <LL_RCC_HSE_IsEnabledDiv2>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d102      	bne.n	80032f8 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80032f2:	4b20      	ldr	r3, [pc, #128]	@ (8003374 <HAL_RCC_GetSysClockFreq+0x138>)
 80032f4:	617b      	str	r3, [r7, #20]
 80032f6:	e001      	b.n	80032fc <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80032f8:	4b1f      	ldr	r3, [pc, #124]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x13c>)
 80032fa:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032fc:	f7ff f9d1 	bl	80026a2 <LL_RCC_GetSysClkSource>
 8003300:	4603      	mov	r3, r0
 8003302:	2b0c      	cmp	r3, #12
 8003304:	d12f      	bne.n	8003366 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8003306:	f7ff faa3 	bl	8002850 <LL_RCC_PLL_GetMainSource>
 800330a:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2b02      	cmp	r3, #2
 8003310:	d003      	beq.n	800331a <HAL_RCC_GetSysClockFreq+0xde>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2b03      	cmp	r3, #3
 8003316:	d003      	beq.n	8003320 <HAL_RCC_GetSysClockFreq+0xe4>
 8003318:	e00d      	b.n	8003336 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800331a:	4b16      	ldr	r3, [pc, #88]	@ (8003374 <HAL_RCC_GetSysClockFreq+0x138>)
 800331c:	60fb      	str	r3, [r7, #12]
        break;
 800331e:	e00d      	b.n	800333c <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003320:	f7ff f884 	bl	800242c <LL_RCC_HSE_IsEnabledDiv2>
 8003324:	4603      	mov	r3, r0
 8003326:	2b01      	cmp	r3, #1
 8003328:	d102      	bne.n	8003330 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800332a:	4b12      	ldr	r3, [pc, #72]	@ (8003374 <HAL_RCC_GetSysClockFreq+0x138>)
 800332c:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800332e:	e005      	b.n	800333c <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8003330:	4b11      	ldr	r3, [pc, #68]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003332:	60fb      	str	r3, [r7, #12]
        break;
 8003334:	e002      	b.n	800333c <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8003336:	693b      	ldr	r3, [r7, #16]
 8003338:	60fb      	str	r3, [r7, #12]
        break;
 800333a:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800333c:	f7ff fa66 	bl	800280c <LL_RCC_PLL_GetN>
 8003340:	4602      	mov	r2, r0
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	fb03 f402 	mul.w	r4, r3, r2
 8003348:	f7ff fa77 	bl	800283a <LL_RCC_PLL_GetDivider>
 800334c:	4603      	mov	r3, r0
 800334e:	091b      	lsrs	r3, r3, #4
 8003350:	3301      	adds	r3, #1
 8003352:	fbb4 f4f3 	udiv	r4, r4, r3
 8003356:	f7ff fa65 	bl	8002824 <LL_RCC_PLL_GetR>
 800335a:	4603      	mov	r3, r0
 800335c:	0f5b      	lsrs	r3, r3, #29
 800335e:	3301      	adds	r3, #1
 8003360:	fbb4 f3f3 	udiv	r3, r4, r3
 8003364:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8003366:	697b      	ldr	r3, [r7, #20]
}
 8003368:	4618      	mov	r0, r3
 800336a:	371c      	adds	r7, #28
 800336c:	46bd      	mov	sp, r7
 800336e:	bd90      	pop	{r4, r7, pc}
 8003370:	080092a8 	.word	0x080092a8
 8003374:	00f42400 	.word	0x00f42400
 8003378:	01e84800 	.word	0x01e84800

0800337c <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800337c:	b598      	push	{r3, r4, r7, lr}
 800337e:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8003380:	f7ff ff5c 	bl	800323c <HAL_RCC_GetSysClockFreq>
 8003384:	4604      	mov	r4, r0
 8003386:	f7ff f9e6 	bl	8002756 <LL_RCC_GetAHBPrescaler>
 800338a:	4603      	mov	r3, r0
 800338c:	091b      	lsrs	r3, r3, #4
 800338e:	f003 030f 	and.w	r3, r3, #15
 8003392:	4a03      	ldr	r2, [pc, #12]	@ (80033a0 <HAL_RCC_GetHCLKFreq+0x24>)
 8003394:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003398:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800339c:	4618      	mov	r0, r3
 800339e:	bd98      	pop	{r3, r4, r7, pc}
 80033a0:	08009248 	.word	0x08009248

080033a4 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033a4:	b598      	push	{r3, r4, r7, lr}
 80033a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80033a8:	f7ff ffe8 	bl	800337c <HAL_RCC_GetHCLKFreq>
 80033ac:	4604      	mov	r4, r0
 80033ae:	f7ff f9ea 	bl	8002786 <LL_RCC_GetAPB1Prescaler>
 80033b2:	4603      	mov	r3, r0
 80033b4:	0a1b      	lsrs	r3, r3, #8
 80033b6:	4a03      	ldr	r2, [pc, #12]	@ (80033c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80033b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033bc:	fa24 f303 	lsr.w	r3, r4, r3
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	bd98      	pop	{r3, r4, r7, pc}
 80033c4:	08009288 	.word	0x08009288

080033c8 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033c8:	b598      	push	{r3, r4, r7, lr}
 80033ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 80033cc:	f7ff ffd6 	bl	800337c <HAL_RCC_GetHCLKFreq>
 80033d0:	4604      	mov	r4, r0
 80033d2:	f7ff f9e3 	bl	800279c <LL_RCC_GetAPB2Prescaler>
 80033d6:	4603      	mov	r3, r0
 80033d8:	0adb      	lsrs	r3, r3, #11
 80033da:	4a03      	ldr	r2, [pc, #12]	@ (80033e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80033dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033e0:	fa24 f303 	lsr.w	r3, r4, r3
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	bd98      	pop	{r3, r4, r7, pc}
 80033e8:	08009288 	.word	0x08009288

080033ec <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80033ec:	b590      	push	{r4, r7, lr}
 80033ee:	b085      	sub	sp, #20
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	091b      	lsrs	r3, r3, #4
 80033f8:	f003 030f 	and.w	r3, r3, #15
 80033fc:	4a10      	ldr	r2, [pc, #64]	@ (8003440 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 80033fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003402:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8003404:	f7ff f9b2 	bl	800276c <LL_RCC_GetAHB3Prescaler>
 8003408:	4603      	mov	r3, r0
 800340a:	091b      	lsrs	r3, r3, #4
 800340c:	f003 030f 	and.w	r3, r3, #15
 8003410:	4a0c      	ldr	r2, [pc, #48]	@ (8003444 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8003412:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003416:	68fa      	ldr	r2, [r7, #12]
 8003418:	fbb2 f3f3 	udiv	r3, r2, r3
 800341c:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	4a09      	ldr	r2, [pc, #36]	@ (8003448 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8003422:	fba2 2303 	umull	r2, r3, r2, r3
 8003426:	0c9c      	lsrs	r4, r3, #18
 8003428:	f7fe ff72 	bl	8002310 <HAL_PWREx_GetVoltageRange>
 800342c:	4603      	mov	r3, r0
 800342e:	4619      	mov	r1, r3
 8003430:	4620      	mov	r0, r4
 8003432:	f000 f80b 	bl	800344c <RCC_SetFlashLatency>
 8003436:	4603      	mov	r3, r0
}
 8003438:	4618      	mov	r0, r3
 800343a:	3714      	adds	r7, #20
 800343c:	46bd      	mov	sp, r7
 800343e:	bd90      	pop	{r4, r7, pc}
 8003440:	080092a8 	.word	0x080092a8
 8003444:	08009248 	.word	0x08009248
 8003448:	431bde83 	.word	0x431bde83

0800344c <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b08e      	sub	sp, #56	@ 0x38
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
 8003454:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8003456:	4a3a      	ldr	r2, [pc, #232]	@ (8003540 <RCC_SetFlashLatency+0xf4>)
 8003458:	f107 0320 	add.w	r3, r7, #32
 800345c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003460:	6018      	str	r0, [r3, #0]
 8003462:	3304      	adds	r3, #4
 8003464:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8003466:	4a37      	ldr	r2, [pc, #220]	@ (8003544 <RCC_SetFlashLatency+0xf8>)
 8003468:	f107 0318 	add.w	r3, r7, #24
 800346c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003470:	6018      	str	r0, [r3, #0]
 8003472:	3304      	adds	r3, #4
 8003474:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8003476:	4a34      	ldr	r2, [pc, #208]	@ (8003548 <RCC_SetFlashLatency+0xfc>)
 8003478:	f107 030c 	add.w	r3, r7, #12
 800347c:	ca07      	ldmia	r2, {r0, r1, r2}
 800347e:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8003482:	2300      	movs	r3, #0
 8003484:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800348c:	d11b      	bne.n	80034c6 <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800348e:	2300      	movs	r3, #0
 8003490:	633b      	str	r3, [r7, #48]	@ 0x30
 8003492:	e014      	b.n	80034be <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8003494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003496:	005b      	lsls	r3, r3, #1
 8003498:	3338      	adds	r3, #56	@ 0x38
 800349a:	443b      	add	r3, r7
 800349c:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80034a0:	461a      	mov	r2, r3
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d807      	bhi.n	80034b8 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80034a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034aa:	009b      	lsls	r3, r3, #2
 80034ac:	3338      	adds	r3, #56	@ 0x38
 80034ae:	443b      	add	r3, r7
 80034b0:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80034b4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80034b6:	e021      	b.n	80034fc <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80034b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034ba:	3301      	adds	r3, #1
 80034bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80034be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034c0:	2b02      	cmp	r3, #2
 80034c2:	d9e7      	bls.n	8003494 <RCC_SetFlashLatency+0x48>
 80034c4:	e01a      	b.n	80034fc <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80034c6:	2300      	movs	r3, #0
 80034c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80034ca:	e014      	b.n	80034f6 <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80034cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034ce:	005b      	lsls	r3, r3, #1
 80034d0:	3338      	adds	r3, #56	@ 0x38
 80034d2:	443b      	add	r3, r7
 80034d4:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 80034d8:	461a      	mov	r2, r3
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	4293      	cmp	r3, r2
 80034de:	d807      	bhi.n	80034f0 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80034e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034e2:	009b      	lsls	r3, r3, #2
 80034e4:	3338      	adds	r3, #56	@ 0x38
 80034e6:	443b      	add	r3, r7
 80034e8:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80034ec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80034ee:	e005      	b.n	80034fc <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80034f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034f2:	3301      	adds	r3, #1
 80034f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80034f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034f8:	2b02      	cmp	r3, #2
 80034fa:	d9e7      	bls.n	80034cc <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80034fc:	4b13      	ldr	r3, [pc, #76]	@ (800354c <RCC_SetFlashLatency+0x100>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f023 0207 	bic.w	r2, r3, #7
 8003504:	4911      	ldr	r1, [pc, #68]	@ (800354c <RCC_SetFlashLatency+0x100>)
 8003506:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003508:	4313      	orrs	r3, r2
 800350a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800350c:	f7fe fc54 	bl	8001db8 <HAL_GetTick>
 8003510:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8003512:	e008      	b.n	8003526 <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003514:	f7fe fc50 	bl	8001db8 <HAL_GetTick>
 8003518:	4602      	mov	r2, r0
 800351a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	2b02      	cmp	r3, #2
 8003520:	d901      	bls.n	8003526 <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	e007      	b.n	8003536 <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8003526:	4b09      	ldr	r3, [pc, #36]	@ (800354c <RCC_SetFlashLatency+0x100>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 0307 	and.w	r3, r3, #7
 800352e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003530:	429a      	cmp	r2, r3
 8003532:	d1ef      	bne.n	8003514 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8003534:	2300      	movs	r3, #0
}
 8003536:	4618      	mov	r0, r3
 8003538:	3738      	adds	r7, #56	@ 0x38
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}
 800353e:	bf00      	nop
 8003540:	0800922c 	.word	0x0800922c
 8003544:	08009234 	.word	0x08009234
 8003548:	0800923c 	.word	0x0800923c
 800354c:	58004000 	.word	0x58004000

08003550 <LL_RCC_LSE_IsReady>:
{
 8003550:	b480      	push	{r7}
 8003552:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003554:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003558:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800355c:	f003 0302 	and.w	r3, r3, #2
 8003560:	2b02      	cmp	r3, #2
 8003562:	d101      	bne.n	8003568 <LL_RCC_LSE_IsReady+0x18>
 8003564:	2301      	movs	r3, #1
 8003566:	e000      	b.n	800356a <LL_RCC_LSE_IsReady+0x1a>
 8003568:	2300      	movs	r3, #0
}
 800356a:	4618      	mov	r0, r3
 800356c:	46bd      	mov	sp, r7
 800356e:	bc80      	pop	{r7}
 8003570:	4770      	bx	lr

08003572 <LL_RCC_SetUSARTClockSource>:
{
 8003572:	b480      	push	{r7}
 8003574:	b083      	sub	sp, #12
 8003576:	af00      	add	r7, sp, #0
 8003578:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 800357a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800357e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	0c1b      	lsrs	r3, r3, #16
 8003586:	43db      	mvns	r3, r3
 8003588:	401a      	ands	r2, r3
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	b29b      	uxth	r3, r3
 800358e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003592:	4313      	orrs	r3, r2
 8003594:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003598:	bf00      	nop
 800359a:	370c      	adds	r7, #12
 800359c:	46bd      	mov	sp, r7
 800359e:	bc80      	pop	{r7}
 80035a0:	4770      	bx	lr

080035a2 <LL_RCC_SetI2SClockSource>:
{
 80035a2:	b480      	push	{r7}
 80035a4:	b083      	sub	sp, #12
 80035a6:	af00      	add	r7, sp, #0
 80035a8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 80035aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035b2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80035b6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	4313      	orrs	r3, r2
 80035be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80035c2:	bf00      	nop
 80035c4:	370c      	adds	r7, #12
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bc80      	pop	{r7}
 80035ca:	4770      	bx	lr

080035cc <LL_RCC_SetLPUARTClockSource>:
{
 80035cc:	b480      	push	{r7}
 80035ce:	b083      	sub	sp, #12
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80035d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035dc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80035e0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	4313      	orrs	r3, r2
 80035e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80035ec:	bf00      	nop
 80035ee:	370c      	adds	r7, #12
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bc80      	pop	{r7}
 80035f4:	4770      	bx	lr

080035f6 <LL_RCC_SetI2CClockSource>:
{
 80035f6:	b480      	push	{r7}
 80035f8:	b083      	sub	sp, #12
 80035fa:	af00      	add	r7, sp, #0
 80035fc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80035fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003602:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	091b      	lsrs	r3, r3, #4
 800360a:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800360e:	43db      	mvns	r3, r3
 8003610:	401a      	ands	r2, r3
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	011b      	lsls	r3, r3, #4
 8003616:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800361a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800361e:	4313      	orrs	r3, r2
 8003620:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003624:	bf00      	nop
 8003626:	370c      	adds	r7, #12
 8003628:	46bd      	mov	sp, r7
 800362a:	bc80      	pop	{r7}
 800362c:	4770      	bx	lr

0800362e <LL_RCC_SetLPTIMClockSource>:
{
 800362e:	b480      	push	{r7}
 8003630:	b083      	sub	sp, #12
 8003632:	af00      	add	r7, sp, #0
 8003634:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8003636:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800363a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	0c1b      	lsrs	r3, r3, #16
 8003642:	041b      	lsls	r3, r3, #16
 8003644:	43db      	mvns	r3, r3
 8003646:	401a      	ands	r2, r3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	041b      	lsls	r3, r3, #16
 800364c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003650:	4313      	orrs	r3, r2
 8003652:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003656:	bf00      	nop
 8003658:	370c      	adds	r7, #12
 800365a:	46bd      	mov	sp, r7
 800365c:	bc80      	pop	{r7}
 800365e:	4770      	bx	lr

08003660 <LL_RCC_SetRNGClockSource>:
{
 8003660:	b480      	push	{r7}
 8003662:	b083      	sub	sp, #12
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8003668:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800366c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003670:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8003674:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	4313      	orrs	r3, r2
 800367c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003680:	bf00      	nop
 8003682:	370c      	adds	r7, #12
 8003684:	46bd      	mov	sp, r7
 8003686:	bc80      	pop	{r7}
 8003688:	4770      	bx	lr

0800368a <LL_RCC_SetADCClockSource>:
{
 800368a:	b480      	push	{r7}
 800368c:	b083      	sub	sp, #12
 800368e:	af00      	add	r7, sp, #0
 8003690:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8003692:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003696:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800369a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800369e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4313      	orrs	r3, r2
 80036a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80036aa:	bf00      	nop
 80036ac:	370c      	adds	r7, #12
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bc80      	pop	{r7}
 80036b2:	4770      	bx	lr

080036b4 <LL_RCC_SetRTCClockSource>:
{
 80036b4:	b480      	push	{r7}
 80036b6:	b083      	sub	sp, #12
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80036bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036c4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80036c8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	4313      	orrs	r3, r2
 80036d0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80036d4:	bf00      	nop
 80036d6:	370c      	adds	r7, #12
 80036d8:	46bd      	mov	sp, r7
 80036da:	bc80      	pop	{r7}
 80036dc:	4770      	bx	lr

080036de <LL_RCC_GetRTCClockSource>:
{
 80036de:	b480      	push	{r7}
 80036e0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80036e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bc80      	pop	{r7}
 80036f4:	4770      	bx	lr

080036f6 <LL_RCC_ForceBackupDomainReset>:
{
 80036f6:	b480      	push	{r7}
 80036f8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80036fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003702:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003706:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800370a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800370e:	bf00      	nop
 8003710:	46bd      	mov	sp, r7
 8003712:	bc80      	pop	{r7}
 8003714:	4770      	bx	lr

08003716 <LL_RCC_ReleaseBackupDomainReset>:
{
 8003716:	b480      	push	{r7}
 8003718:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800371a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800371e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003722:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003726:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800372a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800372e:	bf00      	nop
 8003730:	46bd      	mov	sp, r7
 8003732:	bc80      	pop	{r7}
 8003734:	4770      	bx	lr
	...

08003738 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b086      	sub	sp, #24
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8003740:	2300      	movs	r3, #0
 8003742:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8003744:	2300      	movs	r3, #0
 8003746:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8003748:	2300      	movs	r3, #0
 800374a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d058      	beq.n	800380a <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8003758:	f7fe fdcc 	bl	80022f4 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800375c:	f7fe fb2c 	bl	8001db8 <HAL_GetTick>
 8003760:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8003762:	e009      	b.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003764:	f7fe fb28 	bl	8001db8 <HAL_GetTick>
 8003768:	4602      	mov	r2, r0
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	1ad3      	subs	r3, r2, r3
 800376e:	2b02      	cmp	r3, #2
 8003770:	d902      	bls.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8003772:	2303      	movs	r3, #3
 8003774:	74fb      	strb	r3, [r7, #19]
        break;
 8003776:	e006      	b.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8003778:	4b7b      	ldr	r3, [pc, #492]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003780:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003784:	d1ee      	bne.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8003786:	7cfb      	ldrb	r3, [r7, #19]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d13c      	bne.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 800378c:	f7ff ffa7 	bl	80036de <LL_RCC_GetRTCClockSource>
 8003790:	4602      	mov	r2, r0
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003796:	429a      	cmp	r2, r3
 8003798:	d00f      	beq.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800379a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800379e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037a6:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80037a8:	f7ff ffa5 	bl	80036f6 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 80037ac:	f7ff ffb3 	bl	8003716 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80037b0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	f003 0302 	and.w	r3, r3, #2
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d014      	beq.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037c4:	f7fe faf8 	bl	8001db8 <HAL_GetTick>
 80037c8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 80037ca:	e00b      	b.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037cc:	f7fe faf4 	bl	8001db8 <HAL_GetTick>
 80037d0:	4602      	mov	r2, r0
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	1ad3      	subs	r3, r2, r3
 80037d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037da:	4293      	cmp	r3, r2
 80037dc:	d902      	bls.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 80037de:	2303      	movs	r3, #3
 80037e0:	74fb      	strb	r3, [r7, #19]
            break;
 80037e2:	e004      	b.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 80037e4:	f7ff feb4 	bl	8003550 <LL_RCC_LSE_IsReady>
 80037e8:	4603      	mov	r3, r0
 80037ea:	2b01      	cmp	r3, #1
 80037ec:	d1ee      	bne.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 80037ee:	7cfb      	ldrb	r3, [r7, #19]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d105      	bne.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037f8:	4618      	mov	r0, r3
 80037fa:	f7ff ff5b 	bl	80036b4 <LL_RCC_SetRTCClockSource>
 80037fe:	e004      	b.n	800380a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003800:	7cfb      	ldrb	r3, [r7, #19]
 8003802:	74bb      	strb	r3, [r7, #18]
 8003804:	e001      	b.n	800380a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003806:	7cfb      	ldrb	r3, [r7, #19]
 8003808:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 0301 	and.w	r3, r3, #1
 8003812:	2b00      	cmp	r3, #0
 8003814:	d004      	beq.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	4618      	mov	r0, r3
 800381c:	f7ff fea9 	bl	8003572 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f003 0302 	and.w	r3, r3, #2
 8003828:	2b00      	cmp	r3, #0
 800382a:	d004      	beq.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	4618      	mov	r0, r3
 8003832:	f7ff fe9e 	bl	8003572 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f003 0320 	and.w	r3, r3, #32
 800383e:	2b00      	cmp	r3, #0
 8003840:	d004      	beq.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	691b      	ldr	r3, [r3, #16]
 8003846:	4618      	mov	r0, r3
 8003848:	f7ff fec0 	bl	80035cc <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003854:	2b00      	cmp	r3, #0
 8003856:	d004      	beq.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6a1b      	ldr	r3, [r3, #32]
 800385c:	4618      	mov	r0, r3
 800385e:	f7ff fee6 	bl	800362e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800386a:	2b00      	cmp	r3, #0
 800386c:	d004      	beq.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003872:	4618      	mov	r0, r3
 8003874:	f7ff fedb 	bl	800362e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003880:	2b00      	cmp	r3, #0
 8003882:	d004      	beq.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003888:	4618      	mov	r0, r3
 800388a:	f7ff fed0 	bl	800362e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003896:	2b00      	cmp	r3, #0
 8003898:	d004      	beq.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	695b      	ldr	r3, [r3, #20]
 800389e:	4618      	mov	r0, r3
 80038a0:	f7ff fea9 	bl	80035f6 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d004      	beq.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	699b      	ldr	r3, [r3, #24]
 80038b4:	4618      	mov	r0, r3
 80038b6:	f7ff fe9e 	bl	80035f6 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d004      	beq.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	69db      	ldr	r3, [r3, #28]
 80038ca:	4618      	mov	r0, r3
 80038cc:	f7ff fe93 	bl	80035f6 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 0310 	and.w	r3, r3, #16
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d011      	beq.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	68db      	ldr	r3, [r3, #12]
 80038e0:	4618      	mov	r0, r3
 80038e2:	f7ff fe5e 	bl	80035a2 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	68db      	ldr	r3, [r3, #12]
 80038ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038ee:	d107      	bne.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 80038f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038f4:	68db      	ldr	r3, [r3, #12]
 80038f6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80038fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038fe:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003908:	2b00      	cmp	r3, #0
 800390a:	d010      	beq.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003910:	4618      	mov	r0, r3
 8003912:	f7ff fea5 	bl	8003660 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800391a:	2b00      	cmp	r3, #0
 800391c:	d107      	bne.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800391e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003922:	68db      	ldr	r3, [r3, #12]
 8003924:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003928:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800392c:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003936:	2b00      	cmp	r3, #0
 8003938:	d011      	beq.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800393e:	4618      	mov	r0, r3
 8003940:	f7ff fea3 	bl	800368a <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003948:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800394c:	d107      	bne.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800394e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003952:	68db      	ldr	r3, [r3, #12]
 8003954:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003958:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800395c:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 800395e:	7cbb      	ldrb	r3, [r7, #18]
}
 8003960:	4618      	mov	r0, r3
 8003962:	3718      	adds	r7, #24
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}
 8003968:	58000400 	.word	0x58000400

0800396c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b082      	sub	sp, #8
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d101      	bne.n	800397e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e049      	b.n	8003a12 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003984:	b2db      	uxtb	r3, r3
 8003986:	2b00      	cmp	r3, #0
 8003988:	d106      	bne.n	8003998 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2200      	movs	r2, #0
 800398e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003992:	6878      	ldr	r0, [r7, #4]
 8003994:	f7fe f84b 	bl	8001a2e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2202      	movs	r2, #2
 800399c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	3304      	adds	r3, #4
 80039a8:	4619      	mov	r1, r3
 80039aa:	4610      	mov	r0, r2
 80039ac:	f000 f944 	bl	8003c38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2201      	movs	r2, #1
 80039b4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2201      	movs	r2, #1
 80039bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2201      	movs	r2, #1
 80039c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2201      	movs	r2, #1
 80039cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2201      	movs	r2, #1
 80039d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2201      	movs	r2, #1
 80039dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2201      	movs	r2, #1
 80039e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2201      	movs	r2, #1
 80039ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2201      	movs	r2, #1
 80039f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2201      	movs	r2, #1
 80039fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2201      	movs	r2, #1
 8003a04:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003a10:	2300      	movs	r3, #0
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3708      	adds	r7, #8
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
	...

08003a1c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b085      	sub	sp, #20
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a2a:	b2db      	uxtb	r3, r3
 8003a2c:	2b01      	cmp	r3, #1
 8003a2e:	d001      	beq.n	8003a34 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	e02e      	b.n	8003a92 <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2202      	movs	r2, #2
 8003a38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a16      	ldr	r2, [pc, #88]	@ (8003a9c <HAL_TIM_Base_Start+0x80>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d004      	beq.n	8003a50 <HAL_TIM_Base_Start+0x34>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a4e:	d115      	bne.n	8003a7c <HAL_TIM_Base_Start+0x60>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	689a      	ldr	r2, [r3, #8]
 8003a56:	4b12      	ldr	r3, [pc, #72]	@ (8003aa0 <HAL_TIM_Base_Start+0x84>)
 8003a58:	4013      	ands	r3, r2
 8003a5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2b06      	cmp	r3, #6
 8003a60:	d015      	beq.n	8003a8e <HAL_TIM_Base_Start+0x72>
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a68:	d011      	beq.n	8003a8e <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	681a      	ldr	r2, [r3, #0]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f042 0201 	orr.w	r2, r2, #1
 8003a78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a7a:	e008      	b.n	8003a8e <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f042 0201 	orr.w	r2, r2, #1
 8003a8a:	601a      	str	r2, [r3, #0]
 8003a8c:	e000      	b.n	8003a90 <HAL_TIM_Base_Start+0x74>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a8e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003a90:	2300      	movs	r3, #0
}
 8003a92:	4618      	mov	r0, r3
 8003a94:	3714      	adds	r7, #20
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bc80      	pop	{r7}
 8003a9a:	4770      	bx	lr
 8003a9c:	40012c00 	.word	0x40012c00
 8003aa0:	00010007 	.word	0x00010007

08003aa4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b084      	sub	sp, #16
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
 8003aac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ab8:	2b01      	cmp	r3, #1
 8003aba:	d101      	bne.n	8003ac0 <HAL_TIM_ConfigClockSource+0x1c>
 8003abc:	2302      	movs	r3, #2
 8003abe:	e0b6      	b.n	8003c2e <HAL_TIM_ConfigClockSource+0x18a>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2202      	movs	r2, #2
 8003acc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8003ade:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003ae2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003aea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	68ba      	ldr	r2, [r7, #8]
 8003af2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003afc:	d03e      	beq.n	8003b7c <HAL_TIM_ConfigClockSource+0xd8>
 8003afe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b02:	f200 8087 	bhi.w	8003c14 <HAL_TIM_ConfigClockSource+0x170>
 8003b06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b0a:	f000 8086 	beq.w	8003c1a <HAL_TIM_ConfigClockSource+0x176>
 8003b0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b12:	d87f      	bhi.n	8003c14 <HAL_TIM_ConfigClockSource+0x170>
 8003b14:	2b70      	cmp	r3, #112	@ 0x70
 8003b16:	d01a      	beq.n	8003b4e <HAL_TIM_ConfigClockSource+0xaa>
 8003b18:	2b70      	cmp	r3, #112	@ 0x70
 8003b1a:	d87b      	bhi.n	8003c14 <HAL_TIM_ConfigClockSource+0x170>
 8003b1c:	2b60      	cmp	r3, #96	@ 0x60
 8003b1e:	d050      	beq.n	8003bc2 <HAL_TIM_ConfigClockSource+0x11e>
 8003b20:	2b60      	cmp	r3, #96	@ 0x60
 8003b22:	d877      	bhi.n	8003c14 <HAL_TIM_ConfigClockSource+0x170>
 8003b24:	2b50      	cmp	r3, #80	@ 0x50
 8003b26:	d03c      	beq.n	8003ba2 <HAL_TIM_ConfigClockSource+0xfe>
 8003b28:	2b50      	cmp	r3, #80	@ 0x50
 8003b2a:	d873      	bhi.n	8003c14 <HAL_TIM_ConfigClockSource+0x170>
 8003b2c:	2b40      	cmp	r3, #64	@ 0x40
 8003b2e:	d058      	beq.n	8003be2 <HAL_TIM_ConfigClockSource+0x13e>
 8003b30:	2b40      	cmp	r3, #64	@ 0x40
 8003b32:	d86f      	bhi.n	8003c14 <HAL_TIM_ConfigClockSource+0x170>
 8003b34:	2b30      	cmp	r3, #48	@ 0x30
 8003b36:	d064      	beq.n	8003c02 <HAL_TIM_ConfigClockSource+0x15e>
 8003b38:	2b30      	cmp	r3, #48	@ 0x30
 8003b3a:	d86b      	bhi.n	8003c14 <HAL_TIM_ConfigClockSource+0x170>
 8003b3c:	2b20      	cmp	r3, #32
 8003b3e:	d060      	beq.n	8003c02 <HAL_TIM_ConfigClockSource+0x15e>
 8003b40:	2b20      	cmp	r3, #32
 8003b42:	d867      	bhi.n	8003c14 <HAL_TIM_ConfigClockSource+0x170>
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d05c      	beq.n	8003c02 <HAL_TIM_ConfigClockSource+0x15e>
 8003b48:	2b10      	cmp	r3, #16
 8003b4a:	d05a      	beq.n	8003c02 <HAL_TIM_ConfigClockSource+0x15e>
 8003b4c:	e062      	b.n	8003c14 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003b5e:	f000 f952 	bl	8003e06 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003b70:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	68ba      	ldr	r2, [r7, #8]
 8003b78:	609a      	str	r2, [r3, #8]
      break;
 8003b7a:	e04f      	b.n	8003c1c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003b8c:	f000 f93b 	bl	8003e06 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	689a      	ldr	r2, [r3, #8]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003b9e:	609a      	str	r2, [r3, #8]
      break;
 8003ba0:	e03c      	b.n	8003c1c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bae:	461a      	mov	r2, r3
 8003bb0:	f000 f8b0 	bl	8003d14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	2150      	movs	r1, #80	@ 0x50
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f000 f907 	bl	8003dce <TIM_ITRx_SetConfig>
      break;
 8003bc0:	e02c      	b.n	8003c1c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003bce:	461a      	mov	r2, r3
 8003bd0:	f000 f8ce 	bl	8003d70 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	2160      	movs	r1, #96	@ 0x60
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f000 f8f7 	bl	8003dce <TIM_ITRx_SetConfig>
      break;
 8003be0:	e01c      	b.n	8003c1c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bee:	461a      	mov	r2, r3
 8003bf0:	f000 f890 	bl	8003d14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	2140      	movs	r1, #64	@ 0x40
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f000 f8e7 	bl	8003dce <TIM_ITRx_SetConfig>
      break;
 8003c00:	e00c      	b.n	8003c1c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4619      	mov	r1, r3
 8003c0c:	4610      	mov	r0, r2
 8003c0e:	f000 f8de 	bl	8003dce <TIM_ITRx_SetConfig>
      break;
 8003c12:	e003      	b.n	8003c1c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003c14:	2301      	movs	r3, #1
 8003c16:	73fb      	strb	r3, [r7, #15]
      break;
 8003c18:	e000      	b.n	8003c1c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003c1a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2200      	movs	r2, #0
 8003c28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003c2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3710      	adds	r7, #16
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
	...

08003c38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b085      	sub	sp, #20
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
 8003c40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	4a2f      	ldr	r2, [pc, #188]	@ (8003d08 <TIM_Base_SetConfig+0xd0>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d003      	beq.n	8003c58 <TIM_Base_SetConfig+0x20>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c56:	d108      	bne.n	8003c6a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	68fa      	ldr	r2, [r7, #12]
 8003c66:	4313      	orrs	r3, r2
 8003c68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	4a26      	ldr	r2, [pc, #152]	@ (8003d08 <TIM_Base_SetConfig+0xd0>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d00b      	beq.n	8003c8a <TIM_Base_SetConfig+0x52>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c78:	d007      	beq.n	8003c8a <TIM_Base_SetConfig+0x52>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	4a23      	ldr	r2, [pc, #140]	@ (8003d0c <TIM_Base_SetConfig+0xd4>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d003      	beq.n	8003c8a <TIM_Base_SetConfig+0x52>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	4a22      	ldr	r2, [pc, #136]	@ (8003d10 <TIM_Base_SetConfig+0xd8>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d108      	bne.n	8003c9c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	68db      	ldr	r3, [r3, #12]
 8003c96:	68fa      	ldr	r2, [r7, #12]
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	695b      	ldr	r3, [r3, #20]
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	68fa      	ldr	r2, [r7, #12]
 8003cae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	689a      	ldr	r2, [r3, #8]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	4a11      	ldr	r2, [pc, #68]	@ (8003d08 <TIM_Base_SetConfig+0xd0>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d007      	beq.n	8003cd8 <TIM_Base_SetConfig+0xa0>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	4a10      	ldr	r2, [pc, #64]	@ (8003d0c <TIM_Base_SetConfig+0xd4>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d003      	beq.n	8003cd8 <TIM_Base_SetConfig+0xa0>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	4a0f      	ldr	r2, [pc, #60]	@ (8003d10 <TIM_Base_SetConfig+0xd8>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d103      	bne.n	8003ce0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	691a      	ldr	r2, [r3, #16]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	691b      	ldr	r3, [r3, #16]
 8003cea:	f003 0301 	and.w	r3, r3, #1
 8003cee:	2b01      	cmp	r3, #1
 8003cf0:	d105      	bne.n	8003cfe <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	691b      	ldr	r3, [r3, #16]
 8003cf6:	f023 0201 	bic.w	r2, r3, #1
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	611a      	str	r2, [r3, #16]
  }
}
 8003cfe:	bf00      	nop
 8003d00:	3714      	adds	r7, #20
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bc80      	pop	{r7}
 8003d06:	4770      	bx	lr
 8003d08:	40012c00 	.word	0x40012c00
 8003d0c:	40014400 	.word	0x40014400
 8003d10:	40014800 	.word	0x40014800

08003d14 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b087      	sub	sp, #28
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	60f8      	str	r0, [r7, #12]
 8003d1c:	60b9      	str	r1, [r7, #8]
 8003d1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	6a1b      	ldr	r3, [r3, #32]
 8003d24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	6a1b      	ldr	r3, [r3, #32]
 8003d2a:	f023 0201 	bic.w	r2, r3, #1
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	699b      	ldr	r3, [r3, #24]
 8003d36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003d3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	011b      	lsls	r3, r3, #4
 8003d44:	693a      	ldr	r2, [r7, #16]
 8003d46:	4313      	orrs	r3, r2
 8003d48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	f023 030a 	bic.w	r3, r3, #10
 8003d50:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003d52:	697a      	ldr	r2, [r7, #20]
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	4313      	orrs	r3, r2
 8003d58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	693a      	ldr	r2, [r7, #16]
 8003d5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	697a      	ldr	r2, [r7, #20]
 8003d64:	621a      	str	r2, [r3, #32]
}
 8003d66:	bf00      	nop
 8003d68:	371c      	adds	r7, #28
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bc80      	pop	{r7}
 8003d6e:	4770      	bx	lr

08003d70 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b087      	sub	sp, #28
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	60f8      	str	r0, [r7, #12]
 8003d78:	60b9      	str	r1, [r7, #8]
 8003d7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6a1b      	ldr	r3, [r3, #32]
 8003d80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	6a1b      	ldr	r3, [r3, #32]
 8003d86:	f023 0210 	bic.w	r2, r3, #16
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	699b      	ldr	r3, [r3, #24]
 8003d92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003d9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	031b      	lsls	r3, r3, #12
 8003da0:	693a      	ldr	r2, [r7, #16]
 8003da2:	4313      	orrs	r3, r2
 8003da4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003dac:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	011b      	lsls	r3, r3, #4
 8003db2:	697a      	ldr	r2, [r7, #20]
 8003db4:	4313      	orrs	r3, r2
 8003db6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	693a      	ldr	r2, [r7, #16]
 8003dbc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	697a      	ldr	r2, [r7, #20]
 8003dc2:	621a      	str	r2, [r3, #32]
}
 8003dc4:	bf00      	nop
 8003dc6:	371c      	adds	r7, #28
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bc80      	pop	{r7}
 8003dcc:	4770      	bx	lr

08003dce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003dce:	b480      	push	{r7}
 8003dd0:	b085      	sub	sp, #20
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	6078      	str	r0, [r7, #4]
 8003dd6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003de4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003de8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003dea:	683a      	ldr	r2, [r7, #0]
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	4313      	orrs	r3, r2
 8003df0:	f043 0307 	orr.w	r3, r3, #7
 8003df4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	68fa      	ldr	r2, [r7, #12]
 8003dfa:	609a      	str	r2, [r3, #8]
}
 8003dfc:	bf00      	nop
 8003dfe:	3714      	adds	r7, #20
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bc80      	pop	{r7}
 8003e04:	4770      	bx	lr

08003e06 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003e06:	b480      	push	{r7}
 8003e08:	b087      	sub	sp, #28
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	60f8      	str	r0, [r7, #12]
 8003e0e:	60b9      	str	r1, [r7, #8]
 8003e10:	607a      	str	r2, [r7, #4]
 8003e12:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003e20:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	021a      	lsls	r2, r3, #8
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	431a      	orrs	r2, r3
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	697a      	ldr	r2, [r7, #20]
 8003e30:	4313      	orrs	r3, r2
 8003e32:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	697a      	ldr	r2, [r7, #20]
 8003e38:	609a      	str	r2, [r3, #8]
}
 8003e3a:	bf00      	nop
 8003e3c:	371c      	adds	r7, #28
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bc80      	pop	{r7}
 8003e42:	4770      	bx	lr

08003e44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b085      	sub	sp, #20
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
 8003e4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d101      	bne.n	8003e5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e58:	2302      	movs	r3, #2
 8003e5a:	e04a      	b.n	8003ef2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2201      	movs	r2, #1
 8003e60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2202      	movs	r2, #2
 8003e68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a1e      	ldr	r2, [pc, #120]	@ (8003efc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d108      	bne.n	8003e98 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003e8c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	68fa      	ldr	r2, [r7, #12]
 8003e94:	4313      	orrs	r3, r2
 8003e96:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e9e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	68fa      	ldr	r2, [r7, #12]
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	68fa      	ldr	r2, [r7, #12]
 8003eb0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a11      	ldr	r2, [pc, #68]	@ (8003efc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d004      	beq.n	8003ec6 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ec4:	d10c      	bne.n	8003ee0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ecc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	68ba      	ldr	r2, [r7, #8]
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	68ba      	ldr	r2, [r7, #8]
 8003ede:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2200      	movs	r2, #0
 8003eec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003ef0:	2300      	movs	r3, #0
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3714      	adds	r7, #20
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bc80      	pop	{r7}
 8003efa:	4770      	bx	lr
 8003efc:	40012c00 	.word	0x40012c00

08003f00 <LL_RCC_GetUSARTClockSource>:
{
 8003f00:	b480      	push	{r7}
 8003f02:	b083      	sub	sp, #12
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8003f08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f0c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	401a      	ands	r2, r3
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	041b      	lsls	r3, r3, #16
 8003f18:	4313      	orrs	r3, r2
}
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	370c      	adds	r7, #12
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bc80      	pop	{r7}
 8003f22:	4770      	bx	lr

08003f24 <LL_RCC_GetLPUARTClockSource>:
{
 8003f24:	b480      	push	{r7}
 8003f26:	b083      	sub	sp, #12
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8003f2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f30:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	4013      	ands	r3, r2
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	370c      	adds	r7, #12
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bc80      	pop	{r7}
 8003f40:	4770      	bx	lr

08003f42 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f42:	b580      	push	{r7, lr}
 8003f44:	b082      	sub	sp, #8
 8003f46:	af00      	add	r7, sp, #0
 8003f48:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d101      	bne.n	8003f54 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	e042      	b.n	8003fda <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d106      	bne.n	8003f6c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f7fd fd72 	bl	8001a50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2224      	movs	r2, #36	@ 0x24
 8003f70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f022 0201 	bic.w	r2, r2, #1
 8003f82:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d002      	beq.n	8003f92 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003f8c:	6878      	ldr	r0, [r7, #4]
 8003f8e:	f000 fb23 	bl	80045d8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f000 f8ac 	bl	80040f0 <UART_SetConfig>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	2b01      	cmp	r3, #1
 8003f9c:	d101      	bne.n	8003fa2 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e01b      	b.n	8003fda <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	685a      	ldr	r2, [r3, #4]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003fb0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	689a      	ldr	r2, [r3, #8]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003fc0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f042 0201 	orr.w	r2, r2, #1
 8003fd0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f000 fba1 	bl	800471a <UART_CheckIdleState>
 8003fd8:	4603      	mov	r3, r0
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3708      	adds	r7, #8
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}

08003fe2 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fe2:	b580      	push	{r7, lr}
 8003fe4:	b08a      	sub	sp, #40	@ 0x28
 8003fe6:	af02      	add	r7, sp, #8
 8003fe8:	60f8      	str	r0, [r7, #12]
 8003fea:	60b9      	str	r1, [r7, #8]
 8003fec:	603b      	str	r3, [r7, #0]
 8003fee:	4613      	mov	r3, r2
 8003ff0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ff8:	2b20      	cmp	r3, #32
 8003ffa:	d173      	bne.n	80040e4 <HAL_UART_Transmit+0x102>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d002      	beq.n	8004008 <HAL_UART_Transmit+0x26>
 8004002:	88fb      	ldrh	r3, [r7, #6]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d101      	bne.n	800400c <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	e06c      	b.n	80040e6 <HAL_UART_Transmit+0x104>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	2200      	movs	r2, #0
 8004010:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2221      	movs	r2, #33	@ 0x21
 8004018:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800401c:	f7fd fecc 	bl	8001db8 <HAL_GetTick>
 8004020:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	88fa      	ldrh	r2, [r7, #6]
 8004026:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	88fa      	ldrh	r2, [r7, #6]
 800402e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800403a:	d108      	bne.n	800404e <HAL_UART_Transmit+0x6c>
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	691b      	ldr	r3, [r3, #16]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d104      	bne.n	800404e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004044:	2300      	movs	r3, #0
 8004046:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	61bb      	str	r3, [r7, #24]
 800404c:	e003      	b.n	8004056 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004052:	2300      	movs	r3, #0
 8004054:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004056:	e02c      	b.n	80040b2 <HAL_UART_Transmit+0xd0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	9300      	str	r3, [sp, #0]
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	2200      	movs	r2, #0
 8004060:	2180      	movs	r1, #128	@ 0x80
 8004062:	68f8      	ldr	r0, [r7, #12]
 8004064:	f000 fba7 	bl	80047b6 <UART_WaitOnFlagUntilTimeout>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d001      	beq.n	8004072 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 800406e:	2303      	movs	r3, #3
 8004070:	e039      	b.n	80040e6 <HAL_UART_Transmit+0x104>
      }
      if (pdata8bits == NULL)
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d10b      	bne.n	8004090 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004078:	69bb      	ldr	r3, [r7, #24]
 800407a:	881b      	ldrh	r3, [r3, #0]
 800407c:	461a      	mov	r2, r3
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004086:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004088:	69bb      	ldr	r3, [r7, #24]
 800408a:	3302      	adds	r3, #2
 800408c:	61bb      	str	r3, [r7, #24]
 800408e:	e007      	b.n	80040a0 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004090:	69fb      	ldr	r3, [r7, #28]
 8004092:	781a      	ldrb	r2, [r3, #0]
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800409a:	69fb      	ldr	r3, [r7, #28]
 800409c:	3301      	adds	r3, #1
 800409e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80040a6:	b29b      	uxth	r3, r3
 80040a8:	3b01      	subs	r3, #1
 80040aa:	b29a      	uxth	r2, r3
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80040b8:	b29b      	uxth	r3, r3
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d1cc      	bne.n	8004058 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	9300      	str	r3, [sp, #0]
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	2200      	movs	r2, #0
 80040c6:	2140      	movs	r1, #64	@ 0x40
 80040c8:	68f8      	ldr	r0, [r7, #12]
 80040ca:	f000 fb74 	bl	80047b6 <UART_WaitOnFlagUntilTimeout>
 80040ce:	4603      	mov	r3, r0
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d001      	beq.n	80040d8 <HAL_UART_Transmit+0xf6>
    {
      return HAL_TIMEOUT;
 80040d4:	2303      	movs	r3, #3
 80040d6:	e006      	b.n	80040e6 <HAL_UART_Transmit+0x104>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2220      	movs	r2, #32
 80040dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80040e0:	2300      	movs	r3, #0
 80040e2:	e000      	b.n	80040e6 <HAL_UART_Transmit+0x104>
  }
  else
  {
    return HAL_BUSY;
 80040e4:	2302      	movs	r3, #2
  }
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	3720      	adds	r7, #32
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}
	...

080040f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80040f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040f4:	b08c      	sub	sp, #48	@ 0x30
 80040f6:	af00      	add	r7, sp, #0
 80040f8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80040fa:	2300      	movs	r3, #0
 80040fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	689a      	ldr	r2, [r3, #8]
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	691b      	ldr	r3, [r3, #16]
 8004108:	431a      	orrs	r2, r3
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	695b      	ldr	r3, [r3, #20]
 800410e:	431a      	orrs	r2, r3
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	69db      	ldr	r3, [r3, #28]
 8004114:	4313      	orrs	r3, r2
 8004116:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	681a      	ldr	r2, [r3, #0]
 800411e:	4b94      	ldr	r3, [pc, #592]	@ (8004370 <UART_SetConfig+0x280>)
 8004120:	4013      	ands	r3, r2
 8004122:	697a      	ldr	r2, [r7, #20]
 8004124:	6812      	ldr	r2, [r2, #0]
 8004126:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004128:	430b      	orrs	r3, r1
 800412a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	68da      	ldr	r2, [r3, #12]
 800413a:	697b      	ldr	r3, [r7, #20]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	430a      	orrs	r2, r1
 8004140:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	699b      	ldr	r3, [r3, #24]
 8004146:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a89      	ldr	r2, [pc, #548]	@ (8004374 <UART_SetConfig+0x284>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d004      	beq.n	800415c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	6a1b      	ldr	r3, [r3, #32]
 8004156:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004158:	4313      	orrs	r3, r2
 800415a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8004166:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800416a:	697a      	ldr	r2, [r7, #20]
 800416c:	6812      	ldr	r2, [r2, #0]
 800416e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004170:	430b      	orrs	r3, r1
 8004172:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800417a:	f023 010f 	bic.w	r1, r3, #15
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	430a      	orrs	r2, r1
 8004188:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800418a:	697b      	ldr	r3, [r7, #20]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4a7a      	ldr	r2, [pc, #488]	@ (8004378 <UART_SetConfig+0x288>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d127      	bne.n	80041e4 <UART_SetConfig+0xf4>
 8004194:	2003      	movs	r0, #3
 8004196:	f7ff feb3 	bl	8003f00 <LL_RCC_GetUSARTClockSource>
 800419a:	4603      	mov	r3, r0
 800419c:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 80041a0:	2b03      	cmp	r3, #3
 80041a2:	d81b      	bhi.n	80041dc <UART_SetConfig+0xec>
 80041a4:	a201      	add	r2, pc, #4	@ (adr r2, 80041ac <UART_SetConfig+0xbc>)
 80041a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041aa:	bf00      	nop
 80041ac:	080041bd 	.word	0x080041bd
 80041b0:	080041cd 	.word	0x080041cd
 80041b4:	080041c5 	.word	0x080041c5
 80041b8:	080041d5 	.word	0x080041d5
 80041bc:	2301      	movs	r3, #1
 80041be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041c2:	e080      	b.n	80042c6 <UART_SetConfig+0x1d6>
 80041c4:	2302      	movs	r3, #2
 80041c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041ca:	e07c      	b.n	80042c6 <UART_SetConfig+0x1d6>
 80041cc:	2304      	movs	r3, #4
 80041ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041d2:	e078      	b.n	80042c6 <UART_SetConfig+0x1d6>
 80041d4:	2308      	movs	r3, #8
 80041d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041da:	e074      	b.n	80042c6 <UART_SetConfig+0x1d6>
 80041dc:	2310      	movs	r3, #16
 80041de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041e2:	e070      	b.n	80042c6 <UART_SetConfig+0x1d6>
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a64      	ldr	r2, [pc, #400]	@ (800437c <UART_SetConfig+0x28c>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d138      	bne.n	8004260 <UART_SetConfig+0x170>
 80041ee:	200c      	movs	r0, #12
 80041f0:	f7ff fe86 	bl	8003f00 <LL_RCC_GetUSARTClockSource>
 80041f4:	4603      	mov	r3, r0
 80041f6:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 80041fa:	2b0c      	cmp	r3, #12
 80041fc:	d82c      	bhi.n	8004258 <UART_SetConfig+0x168>
 80041fe:	a201      	add	r2, pc, #4	@ (adr r2, 8004204 <UART_SetConfig+0x114>)
 8004200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004204:	08004239 	.word	0x08004239
 8004208:	08004259 	.word	0x08004259
 800420c:	08004259 	.word	0x08004259
 8004210:	08004259 	.word	0x08004259
 8004214:	08004249 	.word	0x08004249
 8004218:	08004259 	.word	0x08004259
 800421c:	08004259 	.word	0x08004259
 8004220:	08004259 	.word	0x08004259
 8004224:	08004241 	.word	0x08004241
 8004228:	08004259 	.word	0x08004259
 800422c:	08004259 	.word	0x08004259
 8004230:	08004259 	.word	0x08004259
 8004234:	08004251 	.word	0x08004251
 8004238:	2300      	movs	r3, #0
 800423a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800423e:	e042      	b.n	80042c6 <UART_SetConfig+0x1d6>
 8004240:	2302      	movs	r3, #2
 8004242:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004246:	e03e      	b.n	80042c6 <UART_SetConfig+0x1d6>
 8004248:	2304      	movs	r3, #4
 800424a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800424e:	e03a      	b.n	80042c6 <UART_SetConfig+0x1d6>
 8004250:	2308      	movs	r3, #8
 8004252:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004256:	e036      	b.n	80042c6 <UART_SetConfig+0x1d6>
 8004258:	2310      	movs	r3, #16
 800425a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800425e:	e032      	b.n	80042c6 <UART_SetConfig+0x1d6>
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a43      	ldr	r2, [pc, #268]	@ (8004374 <UART_SetConfig+0x284>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d12a      	bne.n	80042c0 <UART_SetConfig+0x1d0>
 800426a:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800426e:	f7ff fe59 	bl	8003f24 <LL_RCC_GetLPUARTClockSource>
 8004272:	4603      	mov	r3, r0
 8004274:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004278:	d01a      	beq.n	80042b0 <UART_SetConfig+0x1c0>
 800427a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800427e:	d81b      	bhi.n	80042b8 <UART_SetConfig+0x1c8>
 8004280:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004284:	d00c      	beq.n	80042a0 <UART_SetConfig+0x1b0>
 8004286:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800428a:	d815      	bhi.n	80042b8 <UART_SetConfig+0x1c8>
 800428c:	2b00      	cmp	r3, #0
 800428e:	d003      	beq.n	8004298 <UART_SetConfig+0x1a8>
 8004290:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004294:	d008      	beq.n	80042a8 <UART_SetConfig+0x1b8>
 8004296:	e00f      	b.n	80042b8 <UART_SetConfig+0x1c8>
 8004298:	2300      	movs	r3, #0
 800429a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800429e:	e012      	b.n	80042c6 <UART_SetConfig+0x1d6>
 80042a0:	2302      	movs	r3, #2
 80042a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042a6:	e00e      	b.n	80042c6 <UART_SetConfig+0x1d6>
 80042a8:	2304      	movs	r3, #4
 80042aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042ae:	e00a      	b.n	80042c6 <UART_SetConfig+0x1d6>
 80042b0:	2308      	movs	r3, #8
 80042b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042b6:	e006      	b.n	80042c6 <UART_SetConfig+0x1d6>
 80042b8:	2310      	movs	r3, #16
 80042ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042be:	e002      	b.n	80042c6 <UART_SetConfig+0x1d6>
 80042c0:	2310      	movs	r3, #16
 80042c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a2a      	ldr	r2, [pc, #168]	@ (8004374 <UART_SetConfig+0x284>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	f040 80a4 	bne.w	800441a <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80042d2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80042d6:	2b08      	cmp	r3, #8
 80042d8:	d823      	bhi.n	8004322 <UART_SetConfig+0x232>
 80042da:	a201      	add	r2, pc, #4	@ (adr r2, 80042e0 <UART_SetConfig+0x1f0>)
 80042dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042e0:	08004305 	.word	0x08004305
 80042e4:	08004323 	.word	0x08004323
 80042e8:	0800430d 	.word	0x0800430d
 80042ec:	08004323 	.word	0x08004323
 80042f0:	08004313 	.word	0x08004313
 80042f4:	08004323 	.word	0x08004323
 80042f8:	08004323 	.word	0x08004323
 80042fc:	08004323 	.word	0x08004323
 8004300:	0800431b 	.word	0x0800431b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004304:	f7ff f84e 	bl	80033a4 <HAL_RCC_GetPCLK1Freq>
 8004308:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800430a:	e010      	b.n	800432e <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800430c:	4b1c      	ldr	r3, [pc, #112]	@ (8004380 <UART_SetConfig+0x290>)
 800430e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004310:	e00d      	b.n	800432e <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004312:	f7fe ff93 	bl	800323c <HAL_RCC_GetSysClockFreq>
 8004316:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004318:	e009      	b.n	800432e <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800431a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800431e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004320:	e005      	b.n	800432e <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 8004322:	2300      	movs	r3, #0
 8004324:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800432c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800432e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004330:	2b00      	cmp	r3, #0
 8004332:	f000 8137 	beq.w	80045a4 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800433a:	4a12      	ldr	r2, [pc, #72]	@ (8004384 <UART_SetConfig+0x294>)
 800433c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004340:	461a      	mov	r2, r3
 8004342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004344:	fbb3 f3f2 	udiv	r3, r3, r2
 8004348:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	685a      	ldr	r2, [r3, #4]
 800434e:	4613      	mov	r3, r2
 8004350:	005b      	lsls	r3, r3, #1
 8004352:	4413      	add	r3, r2
 8004354:	69ba      	ldr	r2, [r7, #24]
 8004356:	429a      	cmp	r2, r3
 8004358:	d305      	bcc.n	8004366 <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004360:	69ba      	ldr	r2, [r7, #24]
 8004362:	429a      	cmp	r2, r3
 8004364:	d910      	bls.n	8004388 <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 8004366:	2301      	movs	r3, #1
 8004368:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800436c:	e11a      	b.n	80045a4 <UART_SetConfig+0x4b4>
 800436e:	bf00      	nop
 8004370:	cfff69f3 	.word	0xcfff69f3
 8004374:	40008000 	.word	0x40008000
 8004378:	40013800 	.word	0x40013800
 800437c:	40004400 	.word	0x40004400
 8004380:	00f42400 	.word	0x00f42400
 8004384:	080092e8 	.word	0x080092e8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800438a:	2200      	movs	r2, #0
 800438c:	60bb      	str	r3, [r7, #8]
 800438e:	60fa      	str	r2, [r7, #12]
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004394:	4a8e      	ldr	r2, [pc, #568]	@ (80045d0 <UART_SetConfig+0x4e0>)
 8004396:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800439a:	b29b      	uxth	r3, r3
 800439c:	2200      	movs	r2, #0
 800439e:	603b      	str	r3, [r7, #0]
 80043a0:	607a      	str	r2, [r7, #4]
 80043a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80043a6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80043aa:	f7fc fea3 	bl	80010f4 <__aeabi_uldivmod>
 80043ae:	4602      	mov	r2, r0
 80043b0:	460b      	mov	r3, r1
 80043b2:	4610      	mov	r0, r2
 80043b4:	4619      	mov	r1, r3
 80043b6:	f04f 0200 	mov.w	r2, #0
 80043ba:	f04f 0300 	mov.w	r3, #0
 80043be:	020b      	lsls	r3, r1, #8
 80043c0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80043c4:	0202      	lsls	r2, r0, #8
 80043c6:	6979      	ldr	r1, [r7, #20]
 80043c8:	6849      	ldr	r1, [r1, #4]
 80043ca:	0849      	lsrs	r1, r1, #1
 80043cc:	2000      	movs	r0, #0
 80043ce:	460c      	mov	r4, r1
 80043d0:	4605      	mov	r5, r0
 80043d2:	eb12 0804 	adds.w	r8, r2, r4
 80043d6:	eb43 0905 	adc.w	r9, r3, r5
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	2200      	movs	r2, #0
 80043e0:	469a      	mov	sl, r3
 80043e2:	4693      	mov	fp, r2
 80043e4:	4652      	mov	r2, sl
 80043e6:	465b      	mov	r3, fp
 80043e8:	4640      	mov	r0, r8
 80043ea:	4649      	mov	r1, r9
 80043ec:	f7fc fe82 	bl	80010f4 <__aeabi_uldivmod>
 80043f0:	4602      	mov	r2, r0
 80043f2:	460b      	mov	r3, r1
 80043f4:	4613      	mov	r3, r2
 80043f6:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80043f8:	6a3b      	ldr	r3, [r7, #32]
 80043fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80043fe:	d308      	bcc.n	8004412 <UART_SetConfig+0x322>
 8004400:	6a3b      	ldr	r3, [r7, #32]
 8004402:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004406:	d204      	bcs.n	8004412 <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 8004408:	697b      	ldr	r3, [r7, #20]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	6a3a      	ldr	r2, [r7, #32]
 800440e:	60da      	str	r2, [r3, #12]
 8004410:	e0c8      	b.n	80045a4 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004418:	e0c4      	b.n	80045a4 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	69db      	ldr	r3, [r3, #28]
 800441e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004422:	d167      	bne.n	80044f4 <UART_SetConfig+0x404>
  {
    switch (clocksource)
 8004424:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004428:	2b08      	cmp	r3, #8
 800442a:	d828      	bhi.n	800447e <UART_SetConfig+0x38e>
 800442c:	a201      	add	r2, pc, #4	@ (adr r2, 8004434 <UART_SetConfig+0x344>)
 800442e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004432:	bf00      	nop
 8004434:	08004459 	.word	0x08004459
 8004438:	08004461 	.word	0x08004461
 800443c:	08004469 	.word	0x08004469
 8004440:	0800447f 	.word	0x0800447f
 8004444:	0800446f 	.word	0x0800446f
 8004448:	0800447f 	.word	0x0800447f
 800444c:	0800447f 	.word	0x0800447f
 8004450:	0800447f 	.word	0x0800447f
 8004454:	08004477 	.word	0x08004477
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004458:	f7fe ffa4 	bl	80033a4 <HAL_RCC_GetPCLK1Freq>
 800445c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800445e:	e014      	b.n	800448a <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004460:	f7fe ffb2 	bl	80033c8 <HAL_RCC_GetPCLK2Freq>
 8004464:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004466:	e010      	b.n	800448a <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004468:	4b5a      	ldr	r3, [pc, #360]	@ (80045d4 <UART_SetConfig+0x4e4>)
 800446a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800446c:	e00d      	b.n	800448a <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800446e:	f7fe fee5 	bl	800323c <HAL_RCC_GetSysClockFreq>
 8004472:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004474:	e009      	b.n	800448a <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004476:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800447a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800447c:	e005      	b.n	800448a <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 800447e:	2300      	movs	r3, #0
 8004480:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004482:	2301      	movs	r3, #1
 8004484:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004488:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800448a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800448c:	2b00      	cmp	r3, #0
 800448e:	f000 8089 	beq.w	80045a4 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004496:	4a4e      	ldr	r2, [pc, #312]	@ (80045d0 <UART_SetConfig+0x4e0>)
 8004498:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800449c:	461a      	mov	r2, r3
 800449e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80044a4:	005a      	lsls	r2, r3, #1
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	085b      	lsrs	r3, r3, #1
 80044ac:	441a      	add	r2, r3
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80044b6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80044b8:	6a3b      	ldr	r3, [r7, #32]
 80044ba:	2b0f      	cmp	r3, #15
 80044bc:	d916      	bls.n	80044ec <UART_SetConfig+0x3fc>
 80044be:	6a3b      	ldr	r3, [r7, #32]
 80044c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044c4:	d212      	bcs.n	80044ec <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80044c6:	6a3b      	ldr	r3, [r7, #32]
 80044c8:	b29b      	uxth	r3, r3
 80044ca:	f023 030f 	bic.w	r3, r3, #15
 80044ce:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80044d0:	6a3b      	ldr	r3, [r7, #32]
 80044d2:	085b      	lsrs	r3, r3, #1
 80044d4:	b29b      	uxth	r3, r3
 80044d6:	f003 0307 	and.w	r3, r3, #7
 80044da:	b29a      	uxth	r2, r3
 80044dc:	8bfb      	ldrh	r3, [r7, #30]
 80044de:	4313      	orrs	r3, r2
 80044e0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	8bfa      	ldrh	r2, [r7, #30]
 80044e8:	60da      	str	r2, [r3, #12]
 80044ea:	e05b      	b.n	80045a4 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80044f2:	e057      	b.n	80045a4 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80044f4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80044f8:	2b08      	cmp	r3, #8
 80044fa:	d828      	bhi.n	800454e <UART_SetConfig+0x45e>
 80044fc:	a201      	add	r2, pc, #4	@ (adr r2, 8004504 <UART_SetConfig+0x414>)
 80044fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004502:	bf00      	nop
 8004504:	08004529 	.word	0x08004529
 8004508:	08004531 	.word	0x08004531
 800450c:	08004539 	.word	0x08004539
 8004510:	0800454f 	.word	0x0800454f
 8004514:	0800453f 	.word	0x0800453f
 8004518:	0800454f 	.word	0x0800454f
 800451c:	0800454f 	.word	0x0800454f
 8004520:	0800454f 	.word	0x0800454f
 8004524:	08004547 	.word	0x08004547
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004528:	f7fe ff3c 	bl	80033a4 <HAL_RCC_GetPCLK1Freq>
 800452c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800452e:	e014      	b.n	800455a <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004530:	f7fe ff4a 	bl	80033c8 <HAL_RCC_GetPCLK2Freq>
 8004534:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004536:	e010      	b.n	800455a <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004538:	4b26      	ldr	r3, [pc, #152]	@ (80045d4 <UART_SetConfig+0x4e4>)
 800453a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800453c:	e00d      	b.n	800455a <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800453e:	f7fe fe7d 	bl	800323c <HAL_RCC_GetSysClockFreq>
 8004542:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004544:	e009      	b.n	800455a <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004546:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800454a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800454c:	e005      	b.n	800455a <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 800454e:	2300      	movs	r3, #0
 8004550:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004558:	bf00      	nop
    }

    if (pclk != 0U)
 800455a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800455c:	2b00      	cmp	r3, #0
 800455e:	d021      	beq.n	80045a4 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004564:	4a1a      	ldr	r2, [pc, #104]	@ (80045d0 <UART_SetConfig+0x4e0>)
 8004566:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800456a:	461a      	mov	r2, r3
 800456c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800456e:	fbb3 f2f2 	udiv	r2, r3, r2
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	085b      	lsrs	r3, r3, #1
 8004578:	441a      	add	r2, r3
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004582:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004584:	6a3b      	ldr	r3, [r7, #32]
 8004586:	2b0f      	cmp	r3, #15
 8004588:	d909      	bls.n	800459e <UART_SetConfig+0x4ae>
 800458a:	6a3b      	ldr	r3, [r7, #32]
 800458c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004590:	d205      	bcs.n	800459e <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004592:	6a3b      	ldr	r3, [r7, #32]
 8004594:	b29a      	uxth	r2, r3
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	60da      	str	r2, [r3, #12]
 800459c:	e002      	b.n	80045a4 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 800459e:	2301      	movs	r3, #1
 80045a0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	2201      	movs	r2, #1
 80045a8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	2201      	movs	r2, #1
 80045b0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	2200      	movs	r2, #0
 80045b8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80045ba:	697b      	ldr	r3, [r7, #20]
 80045bc:	2200      	movs	r2, #0
 80045be:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80045c0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	3730      	adds	r7, #48	@ 0x30
 80045c8:	46bd      	mov	sp, r7
 80045ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80045ce:	bf00      	nop
 80045d0:	080092e8 	.word	0x080092e8
 80045d4:	00f42400 	.word	0x00f42400

080045d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80045d8:	b480      	push	{r7}
 80045da:	b083      	sub	sp, #12
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045e4:	f003 0308 	and.w	r3, r3, #8
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d00a      	beq.n	8004602 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	430a      	orrs	r2, r1
 8004600:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004606:	f003 0301 	and.w	r3, r3, #1
 800460a:	2b00      	cmp	r3, #0
 800460c:	d00a      	beq.n	8004624 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	430a      	orrs	r2, r1
 8004622:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004628:	f003 0302 	and.w	r3, r3, #2
 800462c:	2b00      	cmp	r3, #0
 800462e:	d00a      	beq.n	8004646 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	430a      	orrs	r2, r1
 8004644:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800464a:	f003 0304 	and.w	r3, r3, #4
 800464e:	2b00      	cmp	r3, #0
 8004650:	d00a      	beq.n	8004668 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	430a      	orrs	r2, r1
 8004666:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800466c:	f003 0310 	and.w	r3, r3, #16
 8004670:	2b00      	cmp	r3, #0
 8004672:	d00a      	beq.n	800468a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	430a      	orrs	r2, r1
 8004688:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800468e:	f003 0320 	and.w	r3, r3, #32
 8004692:	2b00      	cmp	r3, #0
 8004694:	d00a      	beq.n	80046ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	430a      	orrs	r2, r1
 80046aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d01a      	beq.n	80046ee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	430a      	orrs	r2, r1
 80046cc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80046d6:	d10a      	bne.n	80046ee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	430a      	orrs	r2, r1
 80046ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d00a      	beq.n	8004710 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	430a      	orrs	r2, r1
 800470e:	605a      	str	r2, [r3, #4]
  }
}
 8004710:	bf00      	nop
 8004712:	370c      	adds	r7, #12
 8004714:	46bd      	mov	sp, r7
 8004716:	bc80      	pop	{r7}
 8004718:	4770      	bx	lr

0800471a <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800471a:	b580      	push	{r7, lr}
 800471c:	b086      	sub	sp, #24
 800471e:	af02      	add	r7, sp, #8
 8004720:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2200      	movs	r2, #0
 8004726:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800472a:	f7fd fb45 	bl	8001db8 <HAL_GetTick>
 800472e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f003 0308 	and.w	r3, r3, #8
 800473a:	2b08      	cmp	r3, #8
 800473c:	d10e      	bne.n	800475c <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800473e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004742:	9300      	str	r3, [sp, #0]
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2200      	movs	r2, #0
 8004748:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800474c:	6878      	ldr	r0, [r7, #4]
 800474e:	f000 f832 	bl	80047b6 <UART_WaitOnFlagUntilTimeout>
 8004752:	4603      	mov	r3, r0
 8004754:	2b00      	cmp	r3, #0
 8004756:	d001      	beq.n	800475c <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004758:	2303      	movs	r3, #3
 800475a:	e028      	b.n	80047ae <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f003 0304 	and.w	r3, r3, #4
 8004766:	2b04      	cmp	r3, #4
 8004768:	d10e      	bne.n	8004788 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800476a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800476e:	9300      	str	r3, [sp, #0]
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2200      	movs	r2, #0
 8004774:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004778:	6878      	ldr	r0, [r7, #4]
 800477a:	f000 f81c 	bl	80047b6 <UART_WaitOnFlagUntilTimeout>
 800477e:	4603      	mov	r3, r0
 8004780:	2b00      	cmp	r3, #0
 8004782:	d001      	beq.n	8004788 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004784:	2303      	movs	r3, #3
 8004786:	e012      	b.n	80047ae <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2220      	movs	r2, #32
 800478c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2220      	movs	r2, #32
 8004794:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2200      	movs	r2, #0
 800479c:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2200      	movs	r2, #0
 80047a2:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2200      	movs	r2, #0
 80047a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80047ac:	2300      	movs	r3, #0
}
 80047ae:	4618      	mov	r0, r3
 80047b0:	3710      	adds	r7, #16
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}

080047b6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80047b6:	b580      	push	{r7, lr}
 80047b8:	b09c      	sub	sp, #112	@ 0x70
 80047ba:	af00      	add	r7, sp, #0
 80047bc:	60f8      	str	r0, [r7, #12]
 80047be:	60b9      	str	r1, [r7, #8]
 80047c0:	603b      	str	r3, [r7, #0]
 80047c2:	4613      	mov	r3, r2
 80047c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047c6:	e0af      	b.n	8004928 <UART_WaitOnFlagUntilTimeout+0x172>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047c8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80047ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047ce:	f000 80ab 	beq.w	8004928 <UART_WaitOnFlagUntilTimeout+0x172>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047d2:	f7fd faf1 	bl	8001db8 <HAL_GetTick>
 80047d6:	4602      	mov	r2, r0
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	1ad3      	subs	r3, r2, r3
 80047dc:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80047de:	429a      	cmp	r2, r3
 80047e0:	d302      	bcc.n	80047e8 <UART_WaitOnFlagUntilTimeout+0x32>
 80047e2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d140      	bne.n	800486a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	653b      	str	r3, [r7, #80]	@ 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80047f0:	e853 3f00 	ldrex	r3, [r3]
 80047f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80047f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80047f8:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80047fc:	667b      	str	r3, [r7, #100]	@ 0x64
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	461a      	mov	r2, r3
 8004804:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004806:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004808:	65ba      	str	r2, [r7, #88]	@ 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800480a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800480c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800480e:	e841 2300 	strex	r3, r2, [r1]
 8004812:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8004814:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004816:	2b00      	cmp	r3, #0
 8004818:	d1e6      	bne.n	80047e8 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	3308      	adds	r3, #8
 8004820:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004822:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004824:	e853 3f00 	ldrex	r3, [r3]
 8004828:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800482a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800482c:	f023 0301 	bic.w	r3, r3, #1
 8004830:	663b      	str	r3, [r7, #96]	@ 0x60
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	3308      	adds	r3, #8
 8004838:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800483a:	64ba      	str	r2, [r7, #72]	@ 0x48
 800483c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800483e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004840:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004842:	e841 2300 	strex	r3, r2, [r1]
 8004846:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8004848:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800484a:	2b00      	cmp	r3, #0
 800484c:	d1e5      	bne.n	800481a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2220      	movs	r2, #32
 8004852:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->RxState = HAL_UART_STATE_READY;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2220      	movs	r2, #32
 800485a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        __HAL_UNLOCK(huart);
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2200      	movs	r2, #0
 8004862:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

        return HAL_TIMEOUT;
 8004866:	2303      	movs	r3, #3
 8004868:	e06f      	b.n	800494a <UART_WaitOnFlagUntilTimeout+0x194>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f003 0304 	and.w	r3, r3, #4
 8004874:	2b00      	cmp	r3, #0
 8004876:	d057      	beq.n	8004928 <UART_WaitOnFlagUntilTimeout+0x172>
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	2b80      	cmp	r3, #128	@ 0x80
 800487c:	d054      	beq.n	8004928 <UART_WaitOnFlagUntilTimeout+0x172>
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	2b40      	cmp	r3, #64	@ 0x40
 8004882:	d051      	beq.n	8004928 <UART_WaitOnFlagUntilTimeout+0x172>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	69db      	ldr	r3, [r3, #28]
 800488a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800488e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004892:	d149      	bne.n	8004928 <UART_WaitOnFlagUntilTimeout+0x172>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800489c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048a6:	e853 3f00 	ldrex	r3, [r3]
 80048aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80048ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ae:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80048b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	461a      	mov	r2, r3
 80048ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80048bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80048be:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048c0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80048c2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80048c4:	e841 2300 	strex	r3, r2, [r1]
 80048c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80048ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d1e6      	bne.n	800489e <UART_WaitOnFlagUntilTimeout+0xe8>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	3308      	adds	r3, #8
 80048d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	e853 3f00 	ldrex	r3, [r3]
 80048de:	613b      	str	r3, [r7, #16]
   return(result);
 80048e0:	693b      	ldr	r3, [r7, #16]
 80048e2:	f023 0301 	bic.w	r3, r3, #1
 80048e6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	3308      	adds	r3, #8
 80048ee:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80048f0:	623a      	str	r2, [r7, #32]
 80048f2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048f4:	69f9      	ldr	r1, [r7, #28]
 80048f6:	6a3a      	ldr	r2, [r7, #32]
 80048f8:	e841 2300 	strex	r3, r2, [r1]
 80048fc:	61bb      	str	r3, [r7, #24]
   return(result);
 80048fe:	69bb      	ldr	r3, [r7, #24]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d1e5      	bne.n	80048d0 <UART_WaitOnFlagUntilTimeout+0x11a>

          huart->gState = HAL_UART_STATE_READY;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2220      	movs	r2, #32
 8004908:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->RxState = HAL_UART_STATE_READY;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2220      	movs	r2, #32
 8004910:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2220      	movs	r2, #32
 8004918:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2200      	movs	r2, #0
 8004920:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004924:	2303      	movs	r3, #3
 8004926:	e010      	b.n	800494a <UART_WaitOnFlagUntilTimeout+0x194>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	69da      	ldr	r2, [r3, #28]
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	4013      	ands	r3, r2
 8004932:	68ba      	ldr	r2, [r7, #8]
 8004934:	429a      	cmp	r2, r3
 8004936:	bf0c      	ite	eq
 8004938:	2301      	moveq	r3, #1
 800493a:	2300      	movne	r3, #0
 800493c:	b2db      	uxtb	r3, r3
 800493e:	461a      	mov	r2, r3
 8004940:	79fb      	ldrb	r3, [r7, #7]
 8004942:	429a      	cmp	r2, r3
 8004944:	f43f af40 	beq.w	80047c8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004948:	2300      	movs	r3, #0
}
 800494a:	4618      	mov	r0, r3
 800494c:	3770      	adds	r7, #112	@ 0x70
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}

08004952 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004952:	b480      	push	{r7}
 8004954:	b085      	sub	sp, #20
 8004956:	af00      	add	r7, sp, #0
 8004958:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004960:	2b01      	cmp	r3, #1
 8004962:	d101      	bne.n	8004968 <HAL_UARTEx_DisableFifoMode+0x16>
 8004964:	2302      	movs	r3, #2
 8004966:	e027      	b.n	80049b8 <HAL_UARTEx_DisableFifoMode+0x66>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2201      	movs	r2, #1
 800496c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2224      	movs	r2, #36	@ 0x24
 8004974:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f022 0201 	bic.w	r2, r2, #1
 800498e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004996:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2200      	movs	r2, #0
 800499c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	68fa      	ldr	r2, [r7, #12]
 80049a4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2220      	movs	r2, #32
 80049aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2200      	movs	r2, #0
 80049b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80049b6:	2300      	movs	r3, #0
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	3714      	adds	r7, #20
 80049bc:	46bd      	mov	sp, r7
 80049be:	bc80      	pop	{r7}
 80049c0:	4770      	bx	lr

080049c2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80049c2:	b580      	push	{r7, lr}
 80049c4:	b084      	sub	sp, #16
 80049c6:	af00      	add	r7, sp, #0
 80049c8:	6078      	str	r0, [r7, #4]
 80049ca:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80049d2:	2b01      	cmp	r3, #1
 80049d4:	d101      	bne.n	80049da <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80049d6:	2302      	movs	r3, #2
 80049d8:	e02d      	b.n	8004a36 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2201      	movs	r2, #1
 80049de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2224      	movs	r2, #36	@ 0x24
 80049e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f022 0201 	bic.w	r2, r2, #1
 8004a00:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	683a      	ldr	r2, [r7, #0]
 8004a12:	430a      	orrs	r2, r1
 8004a14:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	f000 f850 	bl	8004abc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	68fa      	ldr	r2, [r7, #12]
 8004a22:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2220      	movs	r2, #32
 8004a28:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004a34:	2300      	movs	r3, #0
}
 8004a36:	4618      	mov	r0, r3
 8004a38:	3710      	adds	r7, #16
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	bd80      	pop	{r7, pc}

08004a3e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004a3e:	b580      	push	{r7, lr}
 8004a40:	b084      	sub	sp, #16
 8004a42:	af00      	add	r7, sp, #0
 8004a44:	6078      	str	r0, [r7, #4]
 8004a46:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d101      	bne.n	8004a56 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004a52:	2302      	movs	r3, #2
 8004a54:	e02d      	b.n	8004ab2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2201      	movs	r2, #1
 8004a5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2224      	movs	r2, #36	@ 0x24
 8004a62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	681a      	ldr	r2, [r3, #0]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f022 0201 	bic.w	r2, r2, #1
 8004a7c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	683a      	ldr	r2, [r7, #0]
 8004a8e:	430a      	orrs	r2, r1
 8004a90:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004a92:	6878      	ldr	r0, [r7, #4]
 8004a94:	f000 f812 	bl	8004abc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	68fa      	ldr	r2, [r7, #12]
 8004a9e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2220      	movs	r2, #32
 8004aa4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004ab0:	2300      	movs	r3, #0
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3710      	adds	r7, #16
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}
	...

08004abc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b085      	sub	sp, #20
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d108      	bne.n	8004ade <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2201      	movs	r2, #1
 8004ad0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004adc:	e031      	b.n	8004b42 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004ade:	2308      	movs	r3, #8
 8004ae0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004ae2:	2308      	movs	r3, #8
 8004ae4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	689b      	ldr	r3, [r3, #8]
 8004aec:	0e5b      	lsrs	r3, r3, #25
 8004aee:	b2db      	uxtb	r3, r3
 8004af0:	f003 0307 	and.w	r3, r3, #7
 8004af4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	689b      	ldr	r3, [r3, #8]
 8004afc:	0f5b      	lsrs	r3, r3, #29
 8004afe:	b2db      	uxtb	r3, r3
 8004b00:	f003 0307 	and.w	r3, r3, #7
 8004b04:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004b06:	7bbb      	ldrb	r3, [r7, #14]
 8004b08:	7b3a      	ldrb	r2, [r7, #12]
 8004b0a:	4910      	ldr	r1, [pc, #64]	@ (8004b4c <UARTEx_SetNbDataToProcess+0x90>)
 8004b0c:	5c8a      	ldrb	r2, [r1, r2]
 8004b0e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004b12:	7b3a      	ldrb	r2, [r7, #12]
 8004b14:	490e      	ldr	r1, [pc, #56]	@ (8004b50 <UARTEx_SetNbDataToProcess+0x94>)
 8004b16:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004b18:	fb93 f3f2 	sdiv	r3, r3, r2
 8004b1c:	b29a      	uxth	r2, r3
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004b24:	7bfb      	ldrb	r3, [r7, #15]
 8004b26:	7b7a      	ldrb	r2, [r7, #13]
 8004b28:	4908      	ldr	r1, [pc, #32]	@ (8004b4c <UARTEx_SetNbDataToProcess+0x90>)
 8004b2a:	5c8a      	ldrb	r2, [r1, r2]
 8004b2c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004b30:	7b7a      	ldrb	r2, [r7, #13]
 8004b32:	4907      	ldr	r1, [pc, #28]	@ (8004b50 <UARTEx_SetNbDataToProcess+0x94>)
 8004b34:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004b36:	fb93 f3f2 	sdiv	r3, r3, r2
 8004b3a:	b29a      	uxth	r2, r3
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8004b42:	bf00      	nop
 8004b44:	3714      	adds	r7, #20
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bc80      	pop	{r7}
 8004b4a:	4770      	bx	lr
 8004b4c:	08009300 	.word	0x08009300
 8004b50:	08009308 	.word	0x08009308

08004b54 <__cvt>:
 8004b54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b58:	b088      	sub	sp, #32
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	461d      	mov	r5, r3
 8004b5e:	4614      	mov	r4, r2
 8004b60:	bfbc      	itt	lt
 8004b62:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004b66:	4614      	movlt	r4, r2
 8004b68:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004b6a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004b6c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004b70:	bfb6      	itet	lt
 8004b72:	461d      	movlt	r5, r3
 8004b74:	2300      	movge	r3, #0
 8004b76:	232d      	movlt	r3, #45	@ 0x2d
 8004b78:	7013      	strb	r3, [r2, #0]
 8004b7a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004b7c:	f023 0820 	bic.w	r8, r3, #32
 8004b80:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004b84:	d005      	beq.n	8004b92 <__cvt+0x3e>
 8004b86:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004b8a:	d100      	bne.n	8004b8e <__cvt+0x3a>
 8004b8c:	3601      	adds	r6, #1
 8004b8e:	2302      	movs	r3, #2
 8004b90:	e000      	b.n	8004b94 <__cvt+0x40>
 8004b92:	2303      	movs	r3, #3
 8004b94:	aa07      	add	r2, sp, #28
 8004b96:	9204      	str	r2, [sp, #16]
 8004b98:	aa06      	add	r2, sp, #24
 8004b9a:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004b9e:	e9cd 3600 	strd	r3, r6, [sp]
 8004ba2:	4622      	mov	r2, r4
 8004ba4:	462b      	mov	r3, r5
 8004ba6:	f001 f86f 	bl	8005c88 <_dtoa_r>
 8004baa:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004bae:	4607      	mov	r7, r0
 8004bb0:	d119      	bne.n	8004be6 <__cvt+0x92>
 8004bb2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004bb4:	07db      	lsls	r3, r3, #31
 8004bb6:	d50e      	bpl.n	8004bd6 <__cvt+0x82>
 8004bb8:	eb00 0906 	add.w	r9, r0, r6
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	4620      	mov	r0, r4
 8004bc2:	4629      	mov	r1, r5
 8004bc4:	f7fb ff58 	bl	8000a78 <__aeabi_dcmpeq>
 8004bc8:	b108      	cbz	r0, 8004bce <__cvt+0x7a>
 8004bca:	f8cd 901c 	str.w	r9, [sp, #28]
 8004bce:	2230      	movs	r2, #48	@ 0x30
 8004bd0:	9b07      	ldr	r3, [sp, #28]
 8004bd2:	454b      	cmp	r3, r9
 8004bd4:	d31e      	bcc.n	8004c14 <__cvt+0xc0>
 8004bd6:	9b07      	ldr	r3, [sp, #28]
 8004bd8:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004bda:	1bdb      	subs	r3, r3, r7
 8004bdc:	4638      	mov	r0, r7
 8004bde:	6013      	str	r3, [r2, #0]
 8004be0:	b008      	add	sp, #32
 8004be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004be6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004bea:	eb00 0906 	add.w	r9, r0, r6
 8004bee:	d1e5      	bne.n	8004bbc <__cvt+0x68>
 8004bf0:	7803      	ldrb	r3, [r0, #0]
 8004bf2:	2b30      	cmp	r3, #48	@ 0x30
 8004bf4:	d10a      	bne.n	8004c0c <__cvt+0xb8>
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	4620      	mov	r0, r4
 8004bfc:	4629      	mov	r1, r5
 8004bfe:	f7fb ff3b 	bl	8000a78 <__aeabi_dcmpeq>
 8004c02:	b918      	cbnz	r0, 8004c0c <__cvt+0xb8>
 8004c04:	f1c6 0601 	rsb	r6, r6, #1
 8004c08:	f8ca 6000 	str.w	r6, [sl]
 8004c0c:	f8da 3000 	ldr.w	r3, [sl]
 8004c10:	4499      	add	r9, r3
 8004c12:	e7d3      	b.n	8004bbc <__cvt+0x68>
 8004c14:	1c59      	adds	r1, r3, #1
 8004c16:	9107      	str	r1, [sp, #28]
 8004c18:	701a      	strb	r2, [r3, #0]
 8004c1a:	e7d9      	b.n	8004bd0 <__cvt+0x7c>

08004c1c <__exponent>:
 8004c1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004c1e:	2900      	cmp	r1, #0
 8004c20:	bfba      	itte	lt
 8004c22:	4249      	neglt	r1, r1
 8004c24:	232d      	movlt	r3, #45	@ 0x2d
 8004c26:	232b      	movge	r3, #43	@ 0x2b
 8004c28:	2909      	cmp	r1, #9
 8004c2a:	7002      	strb	r2, [r0, #0]
 8004c2c:	7043      	strb	r3, [r0, #1]
 8004c2e:	dd29      	ble.n	8004c84 <__exponent+0x68>
 8004c30:	f10d 0307 	add.w	r3, sp, #7
 8004c34:	461d      	mov	r5, r3
 8004c36:	270a      	movs	r7, #10
 8004c38:	461a      	mov	r2, r3
 8004c3a:	fbb1 f6f7 	udiv	r6, r1, r7
 8004c3e:	fb07 1416 	mls	r4, r7, r6, r1
 8004c42:	3430      	adds	r4, #48	@ 0x30
 8004c44:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004c48:	460c      	mov	r4, r1
 8004c4a:	2c63      	cmp	r4, #99	@ 0x63
 8004c4c:	f103 33ff 	add.w	r3, r3, #4294967295
 8004c50:	4631      	mov	r1, r6
 8004c52:	dcf1      	bgt.n	8004c38 <__exponent+0x1c>
 8004c54:	3130      	adds	r1, #48	@ 0x30
 8004c56:	1e94      	subs	r4, r2, #2
 8004c58:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004c5c:	1c41      	adds	r1, r0, #1
 8004c5e:	4623      	mov	r3, r4
 8004c60:	42ab      	cmp	r3, r5
 8004c62:	d30a      	bcc.n	8004c7a <__exponent+0x5e>
 8004c64:	f10d 0309 	add.w	r3, sp, #9
 8004c68:	1a9b      	subs	r3, r3, r2
 8004c6a:	42ac      	cmp	r4, r5
 8004c6c:	bf88      	it	hi
 8004c6e:	2300      	movhi	r3, #0
 8004c70:	3302      	adds	r3, #2
 8004c72:	4403      	add	r3, r0
 8004c74:	1a18      	subs	r0, r3, r0
 8004c76:	b003      	add	sp, #12
 8004c78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c7a:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004c7e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004c82:	e7ed      	b.n	8004c60 <__exponent+0x44>
 8004c84:	2330      	movs	r3, #48	@ 0x30
 8004c86:	3130      	adds	r1, #48	@ 0x30
 8004c88:	7083      	strb	r3, [r0, #2]
 8004c8a:	70c1      	strb	r1, [r0, #3]
 8004c8c:	1d03      	adds	r3, r0, #4
 8004c8e:	e7f1      	b.n	8004c74 <__exponent+0x58>

08004c90 <_printf_float>:
 8004c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c94:	b091      	sub	sp, #68	@ 0x44
 8004c96:	460c      	mov	r4, r1
 8004c98:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004c9c:	4616      	mov	r6, r2
 8004c9e:	461f      	mov	r7, r3
 8004ca0:	4605      	mov	r5, r0
 8004ca2:	f000 feeb 	bl	8005a7c <_localeconv_r>
 8004ca6:	6803      	ldr	r3, [r0, #0]
 8004ca8:	9308      	str	r3, [sp, #32]
 8004caa:	4618      	mov	r0, r3
 8004cac:	f7fb fab8 	bl	8000220 <strlen>
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	930e      	str	r3, [sp, #56]	@ 0x38
 8004cb4:	f8d8 3000 	ldr.w	r3, [r8]
 8004cb8:	9009      	str	r0, [sp, #36]	@ 0x24
 8004cba:	3307      	adds	r3, #7
 8004cbc:	f023 0307 	bic.w	r3, r3, #7
 8004cc0:	f103 0208 	add.w	r2, r3, #8
 8004cc4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004cc8:	f8d4 b000 	ldr.w	fp, [r4]
 8004ccc:	f8c8 2000 	str.w	r2, [r8]
 8004cd0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004cd4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004cd8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004cda:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004cde:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004ce2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004ce6:	4b9d      	ldr	r3, [pc, #628]	@ (8004f5c <_printf_float+0x2cc>)
 8004ce8:	f04f 32ff 	mov.w	r2, #4294967295
 8004cec:	f7fb fef6 	bl	8000adc <__aeabi_dcmpun>
 8004cf0:	bb70      	cbnz	r0, 8004d50 <_printf_float+0xc0>
 8004cf2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004cf6:	4b99      	ldr	r3, [pc, #612]	@ (8004f5c <_printf_float+0x2cc>)
 8004cf8:	f04f 32ff 	mov.w	r2, #4294967295
 8004cfc:	f7fb fed0 	bl	8000aa0 <__aeabi_dcmple>
 8004d00:	bb30      	cbnz	r0, 8004d50 <_printf_float+0xc0>
 8004d02:	2200      	movs	r2, #0
 8004d04:	2300      	movs	r3, #0
 8004d06:	4640      	mov	r0, r8
 8004d08:	4649      	mov	r1, r9
 8004d0a:	f7fb febf 	bl	8000a8c <__aeabi_dcmplt>
 8004d0e:	b110      	cbz	r0, 8004d16 <_printf_float+0x86>
 8004d10:	232d      	movs	r3, #45	@ 0x2d
 8004d12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d16:	4a92      	ldr	r2, [pc, #584]	@ (8004f60 <_printf_float+0x2d0>)
 8004d18:	4b92      	ldr	r3, [pc, #584]	@ (8004f64 <_printf_float+0x2d4>)
 8004d1a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004d1e:	bf94      	ite	ls
 8004d20:	4690      	movls	r8, r2
 8004d22:	4698      	movhi	r8, r3
 8004d24:	2303      	movs	r3, #3
 8004d26:	6123      	str	r3, [r4, #16]
 8004d28:	f02b 0304 	bic.w	r3, fp, #4
 8004d2c:	6023      	str	r3, [r4, #0]
 8004d2e:	f04f 0900 	mov.w	r9, #0
 8004d32:	9700      	str	r7, [sp, #0]
 8004d34:	4633      	mov	r3, r6
 8004d36:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004d38:	4621      	mov	r1, r4
 8004d3a:	4628      	mov	r0, r5
 8004d3c:	f000 f9d4 	bl	80050e8 <_printf_common>
 8004d40:	3001      	adds	r0, #1
 8004d42:	f040 808f 	bne.w	8004e64 <_printf_float+0x1d4>
 8004d46:	f04f 30ff 	mov.w	r0, #4294967295
 8004d4a:	b011      	add	sp, #68	@ 0x44
 8004d4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d50:	4642      	mov	r2, r8
 8004d52:	464b      	mov	r3, r9
 8004d54:	4640      	mov	r0, r8
 8004d56:	4649      	mov	r1, r9
 8004d58:	f7fb fec0 	bl	8000adc <__aeabi_dcmpun>
 8004d5c:	b140      	cbz	r0, 8004d70 <_printf_float+0xe0>
 8004d5e:	464b      	mov	r3, r9
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	bfbc      	itt	lt
 8004d64:	232d      	movlt	r3, #45	@ 0x2d
 8004d66:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004d6a:	4a7f      	ldr	r2, [pc, #508]	@ (8004f68 <_printf_float+0x2d8>)
 8004d6c:	4b7f      	ldr	r3, [pc, #508]	@ (8004f6c <_printf_float+0x2dc>)
 8004d6e:	e7d4      	b.n	8004d1a <_printf_float+0x8a>
 8004d70:	6863      	ldr	r3, [r4, #4]
 8004d72:	1c5a      	adds	r2, r3, #1
 8004d74:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004d78:	d13f      	bne.n	8004dfa <_printf_float+0x16a>
 8004d7a:	2306      	movs	r3, #6
 8004d7c:	6063      	str	r3, [r4, #4]
 8004d7e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8004d82:	2200      	movs	r2, #0
 8004d84:	6023      	str	r3, [r4, #0]
 8004d86:	9206      	str	r2, [sp, #24]
 8004d88:	aa0e      	add	r2, sp, #56	@ 0x38
 8004d8a:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004d8e:	aa0d      	add	r2, sp, #52	@ 0x34
 8004d90:	9203      	str	r2, [sp, #12]
 8004d92:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004d96:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004d9a:	6863      	ldr	r3, [r4, #4]
 8004d9c:	9300      	str	r3, [sp, #0]
 8004d9e:	4642      	mov	r2, r8
 8004da0:	464b      	mov	r3, r9
 8004da2:	4628      	mov	r0, r5
 8004da4:	910a      	str	r1, [sp, #40]	@ 0x28
 8004da6:	f7ff fed5 	bl	8004b54 <__cvt>
 8004daa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004dac:	2947      	cmp	r1, #71	@ 0x47
 8004dae:	4680      	mov	r8, r0
 8004db0:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004db2:	d128      	bne.n	8004e06 <_printf_float+0x176>
 8004db4:	1cc8      	adds	r0, r1, #3
 8004db6:	db02      	blt.n	8004dbe <_printf_float+0x12e>
 8004db8:	6863      	ldr	r3, [r4, #4]
 8004dba:	4299      	cmp	r1, r3
 8004dbc:	dd40      	ble.n	8004e40 <_printf_float+0x1b0>
 8004dbe:	f1aa 0a02 	sub.w	sl, sl, #2
 8004dc2:	fa5f fa8a 	uxtb.w	sl, sl
 8004dc6:	3901      	subs	r1, #1
 8004dc8:	4652      	mov	r2, sl
 8004dca:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004dce:	910d      	str	r1, [sp, #52]	@ 0x34
 8004dd0:	f7ff ff24 	bl	8004c1c <__exponent>
 8004dd4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004dd6:	1813      	adds	r3, r2, r0
 8004dd8:	2a01      	cmp	r2, #1
 8004dda:	4681      	mov	r9, r0
 8004ddc:	6123      	str	r3, [r4, #16]
 8004dde:	dc02      	bgt.n	8004de6 <_printf_float+0x156>
 8004de0:	6822      	ldr	r2, [r4, #0]
 8004de2:	07d2      	lsls	r2, r2, #31
 8004de4:	d501      	bpl.n	8004dea <_printf_float+0x15a>
 8004de6:	3301      	adds	r3, #1
 8004de8:	6123      	str	r3, [r4, #16]
 8004dea:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d09f      	beq.n	8004d32 <_printf_float+0xa2>
 8004df2:	232d      	movs	r3, #45	@ 0x2d
 8004df4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004df8:	e79b      	b.n	8004d32 <_printf_float+0xa2>
 8004dfa:	2947      	cmp	r1, #71	@ 0x47
 8004dfc:	d1bf      	bne.n	8004d7e <_printf_float+0xee>
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d1bd      	bne.n	8004d7e <_printf_float+0xee>
 8004e02:	2301      	movs	r3, #1
 8004e04:	e7ba      	b.n	8004d7c <_printf_float+0xec>
 8004e06:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004e0a:	d9dc      	bls.n	8004dc6 <_printf_float+0x136>
 8004e0c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004e10:	d118      	bne.n	8004e44 <_printf_float+0x1b4>
 8004e12:	2900      	cmp	r1, #0
 8004e14:	6863      	ldr	r3, [r4, #4]
 8004e16:	dd0b      	ble.n	8004e30 <_printf_float+0x1a0>
 8004e18:	6121      	str	r1, [r4, #16]
 8004e1a:	b913      	cbnz	r3, 8004e22 <_printf_float+0x192>
 8004e1c:	6822      	ldr	r2, [r4, #0]
 8004e1e:	07d0      	lsls	r0, r2, #31
 8004e20:	d502      	bpl.n	8004e28 <_printf_float+0x198>
 8004e22:	3301      	adds	r3, #1
 8004e24:	440b      	add	r3, r1
 8004e26:	6123      	str	r3, [r4, #16]
 8004e28:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004e2a:	f04f 0900 	mov.w	r9, #0
 8004e2e:	e7dc      	b.n	8004dea <_printf_float+0x15a>
 8004e30:	b913      	cbnz	r3, 8004e38 <_printf_float+0x1a8>
 8004e32:	6822      	ldr	r2, [r4, #0]
 8004e34:	07d2      	lsls	r2, r2, #31
 8004e36:	d501      	bpl.n	8004e3c <_printf_float+0x1ac>
 8004e38:	3302      	adds	r3, #2
 8004e3a:	e7f4      	b.n	8004e26 <_printf_float+0x196>
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	e7f2      	b.n	8004e26 <_printf_float+0x196>
 8004e40:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004e44:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004e46:	4299      	cmp	r1, r3
 8004e48:	db05      	blt.n	8004e56 <_printf_float+0x1c6>
 8004e4a:	6823      	ldr	r3, [r4, #0]
 8004e4c:	6121      	str	r1, [r4, #16]
 8004e4e:	07d8      	lsls	r0, r3, #31
 8004e50:	d5ea      	bpl.n	8004e28 <_printf_float+0x198>
 8004e52:	1c4b      	adds	r3, r1, #1
 8004e54:	e7e7      	b.n	8004e26 <_printf_float+0x196>
 8004e56:	2900      	cmp	r1, #0
 8004e58:	bfd4      	ite	le
 8004e5a:	f1c1 0202 	rsble	r2, r1, #2
 8004e5e:	2201      	movgt	r2, #1
 8004e60:	4413      	add	r3, r2
 8004e62:	e7e0      	b.n	8004e26 <_printf_float+0x196>
 8004e64:	6823      	ldr	r3, [r4, #0]
 8004e66:	055a      	lsls	r2, r3, #21
 8004e68:	d407      	bmi.n	8004e7a <_printf_float+0x1ea>
 8004e6a:	6923      	ldr	r3, [r4, #16]
 8004e6c:	4642      	mov	r2, r8
 8004e6e:	4631      	mov	r1, r6
 8004e70:	4628      	mov	r0, r5
 8004e72:	47b8      	blx	r7
 8004e74:	3001      	adds	r0, #1
 8004e76:	d12b      	bne.n	8004ed0 <_printf_float+0x240>
 8004e78:	e765      	b.n	8004d46 <_printf_float+0xb6>
 8004e7a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004e7e:	f240 80dd 	bls.w	800503c <_printf_float+0x3ac>
 8004e82:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004e86:	2200      	movs	r2, #0
 8004e88:	2300      	movs	r3, #0
 8004e8a:	f7fb fdf5 	bl	8000a78 <__aeabi_dcmpeq>
 8004e8e:	2800      	cmp	r0, #0
 8004e90:	d033      	beq.n	8004efa <_printf_float+0x26a>
 8004e92:	4a37      	ldr	r2, [pc, #220]	@ (8004f70 <_printf_float+0x2e0>)
 8004e94:	2301      	movs	r3, #1
 8004e96:	4631      	mov	r1, r6
 8004e98:	4628      	mov	r0, r5
 8004e9a:	47b8      	blx	r7
 8004e9c:	3001      	adds	r0, #1
 8004e9e:	f43f af52 	beq.w	8004d46 <_printf_float+0xb6>
 8004ea2:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004ea6:	4543      	cmp	r3, r8
 8004ea8:	db02      	blt.n	8004eb0 <_printf_float+0x220>
 8004eaa:	6823      	ldr	r3, [r4, #0]
 8004eac:	07d8      	lsls	r0, r3, #31
 8004eae:	d50f      	bpl.n	8004ed0 <_printf_float+0x240>
 8004eb0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004eb4:	4631      	mov	r1, r6
 8004eb6:	4628      	mov	r0, r5
 8004eb8:	47b8      	blx	r7
 8004eba:	3001      	adds	r0, #1
 8004ebc:	f43f af43 	beq.w	8004d46 <_printf_float+0xb6>
 8004ec0:	f04f 0900 	mov.w	r9, #0
 8004ec4:	f108 38ff 	add.w	r8, r8, #4294967295
 8004ec8:	f104 0a1a 	add.w	sl, r4, #26
 8004ecc:	45c8      	cmp	r8, r9
 8004ece:	dc09      	bgt.n	8004ee4 <_printf_float+0x254>
 8004ed0:	6823      	ldr	r3, [r4, #0]
 8004ed2:	079b      	lsls	r3, r3, #30
 8004ed4:	f100 8103 	bmi.w	80050de <_printf_float+0x44e>
 8004ed8:	68e0      	ldr	r0, [r4, #12]
 8004eda:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004edc:	4298      	cmp	r0, r3
 8004ede:	bfb8      	it	lt
 8004ee0:	4618      	movlt	r0, r3
 8004ee2:	e732      	b.n	8004d4a <_printf_float+0xba>
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	4652      	mov	r2, sl
 8004ee8:	4631      	mov	r1, r6
 8004eea:	4628      	mov	r0, r5
 8004eec:	47b8      	blx	r7
 8004eee:	3001      	adds	r0, #1
 8004ef0:	f43f af29 	beq.w	8004d46 <_printf_float+0xb6>
 8004ef4:	f109 0901 	add.w	r9, r9, #1
 8004ef8:	e7e8      	b.n	8004ecc <_printf_float+0x23c>
 8004efa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	dc39      	bgt.n	8004f74 <_printf_float+0x2e4>
 8004f00:	4a1b      	ldr	r2, [pc, #108]	@ (8004f70 <_printf_float+0x2e0>)
 8004f02:	2301      	movs	r3, #1
 8004f04:	4631      	mov	r1, r6
 8004f06:	4628      	mov	r0, r5
 8004f08:	47b8      	blx	r7
 8004f0a:	3001      	adds	r0, #1
 8004f0c:	f43f af1b 	beq.w	8004d46 <_printf_float+0xb6>
 8004f10:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004f14:	ea59 0303 	orrs.w	r3, r9, r3
 8004f18:	d102      	bne.n	8004f20 <_printf_float+0x290>
 8004f1a:	6823      	ldr	r3, [r4, #0]
 8004f1c:	07d9      	lsls	r1, r3, #31
 8004f1e:	d5d7      	bpl.n	8004ed0 <_printf_float+0x240>
 8004f20:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004f24:	4631      	mov	r1, r6
 8004f26:	4628      	mov	r0, r5
 8004f28:	47b8      	blx	r7
 8004f2a:	3001      	adds	r0, #1
 8004f2c:	f43f af0b 	beq.w	8004d46 <_printf_float+0xb6>
 8004f30:	f04f 0a00 	mov.w	sl, #0
 8004f34:	f104 0b1a 	add.w	fp, r4, #26
 8004f38:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004f3a:	425b      	negs	r3, r3
 8004f3c:	4553      	cmp	r3, sl
 8004f3e:	dc01      	bgt.n	8004f44 <_printf_float+0x2b4>
 8004f40:	464b      	mov	r3, r9
 8004f42:	e793      	b.n	8004e6c <_printf_float+0x1dc>
 8004f44:	2301      	movs	r3, #1
 8004f46:	465a      	mov	r2, fp
 8004f48:	4631      	mov	r1, r6
 8004f4a:	4628      	mov	r0, r5
 8004f4c:	47b8      	blx	r7
 8004f4e:	3001      	adds	r0, #1
 8004f50:	f43f aef9 	beq.w	8004d46 <_printf_float+0xb6>
 8004f54:	f10a 0a01 	add.w	sl, sl, #1
 8004f58:	e7ee      	b.n	8004f38 <_printf_float+0x2a8>
 8004f5a:	bf00      	nop
 8004f5c:	7fefffff 	.word	0x7fefffff
 8004f60:	08009310 	.word	0x08009310
 8004f64:	08009314 	.word	0x08009314
 8004f68:	08009318 	.word	0x08009318
 8004f6c:	0800931c 	.word	0x0800931c
 8004f70:	08009320 	.word	0x08009320
 8004f74:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004f76:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004f7a:	4553      	cmp	r3, sl
 8004f7c:	bfa8      	it	ge
 8004f7e:	4653      	movge	r3, sl
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	4699      	mov	r9, r3
 8004f84:	dc36      	bgt.n	8004ff4 <_printf_float+0x364>
 8004f86:	f04f 0b00 	mov.w	fp, #0
 8004f8a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004f8e:	f104 021a 	add.w	r2, r4, #26
 8004f92:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004f94:	930a      	str	r3, [sp, #40]	@ 0x28
 8004f96:	eba3 0309 	sub.w	r3, r3, r9
 8004f9a:	455b      	cmp	r3, fp
 8004f9c:	dc31      	bgt.n	8005002 <_printf_float+0x372>
 8004f9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004fa0:	459a      	cmp	sl, r3
 8004fa2:	dc3a      	bgt.n	800501a <_printf_float+0x38a>
 8004fa4:	6823      	ldr	r3, [r4, #0]
 8004fa6:	07da      	lsls	r2, r3, #31
 8004fa8:	d437      	bmi.n	800501a <_printf_float+0x38a>
 8004faa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004fac:	ebaa 0903 	sub.w	r9, sl, r3
 8004fb0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004fb2:	ebaa 0303 	sub.w	r3, sl, r3
 8004fb6:	4599      	cmp	r9, r3
 8004fb8:	bfa8      	it	ge
 8004fba:	4699      	movge	r9, r3
 8004fbc:	f1b9 0f00 	cmp.w	r9, #0
 8004fc0:	dc33      	bgt.n	800502a <_printf_float+0x39a>
 8004fc2:	f04f 0800 	mov.w	r8, #0
 8004fc6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004fca:	f104 0b1a 	add.w	fp, r4, #26
 8004fce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004fd0:	ebaa 0303 	sub.w	r3, sl, r3
 8004fd4:	eba3 0309 	sub.w	r3, r3, r9
 8004fd8:	4543      	cmp	r3, r8
 8004fda:	f77f af79 	ble.w	8004ed0 <_printf_float+0x240>
 8004fde:	2301      	movs	r3, #1
 8004fe0:	465a      	mov	r2, fp
 8004fe2:	4631      	mov	r1, r6
 8004fe4:	4628      	mov	r0, r5
 8004fe6:	47b8      	blx	r7
 8004fe8:	3001      	adds	r0, #1
 8004fea:	f43f aeac 	beq.w	8004d46 <_printf_float+0xb6>
 8004fee:	f108 0801 	add.w	r8, r8, #1
 8004ff2:	e7ec      	b.n	8004fce <_printf_float+0x33e>
 8004ff4:	4642      	mov	r2, r8
 8004ff6:	4631      	mov	r1, r6
 8004ff8:	4628      	mov	r0, r5
 8004ffa:	47b8      	blx	r7
 8004ffc:	3001      	adds	r0, #1
 8004ffe:	d1c2      	bne.n	8004f86 <_printf_float+0x2f6>
 8005000:	e6a1      	b.n	8004d46 <_printf_float+0xb6>
 8005002:	2301      	movs	r3, #1
 8005004:	4631      	mov	r1, r6
 8005006:	4628      	mov	r0, r5
 8005008:	920a      	str	r2, [sp, #40]	@ 0x28
 800500a:	47b8      	blx	r7
 800500c:	3001      	adds	r0, #1
 800500e:	f43f ae9a 	beq.w	8004d46 <_printf_float+0xb6>
 8005012:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005014:	f10b 0b01 	add.w	fp, fp, #1
 8005018:	e7bb      	b.n	8004f92 <_printf_float+0x302>
 800501a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800501e:	4631      	mov	r1, r6
 8005020:	4628      	mov	r0, r5
 8005022:	47b8      	blx	r7
 8005024:	3001      	adds	r0, #1
 8005026:	d1c0      	bne.n	8004faa <_printf_float+0x31a>
 8005028:	e68d      	b.n	8004d46 <_printf_float+0xb6>
 800502a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800502c:	464b      	mov	r3, r9
 800502e:	4442      	add	r2, r8
 8005030:	4631      	mov	r1, r6
 8005032:	4628      	mov	r0, r5
 8005034:	47b8      	blx	r7
 8005036:	3001      	adds	r0, #1
 8005038:	d1c3      	bne.n	8004fc2 <_printf_float+0x332>
 800503a:	e684      	b.n	8004d46 <_printf_float+0xb6>
 800503c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005040:	f1ba 0f01 	cmp.w	sl, #1
 8005044:	dc01      	bgt.n	800504a <_printf_float+0x3ba>
 8005046:	07db      	lsls	r3, r3, #31
 8005048:	d536      	bpl.n	80050b8 <_printf_float+0x428>
 800504a:	2301      	movs	r3, #1
 800504c:	4642      	mov	r2, r8
 800504e:	4631      	mov	r1, r6
 8005050:	4628      	mov	r0, r5
 8005052:	47b8      	blx	r7
 8005054:	3001      	adds	r0, #1
 8005056:	f43f ae76 	beq.w	8004d46 <_printf_float+0xb6>
 800505a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800505e:	4631      	mov	r1, r6
 8005060:	4628      	mov	r0, r5
 8005062:	47b8      	blx	r7
 8005064:	3001      	adds	r0, #1
 8005066:	f43f ae6e 	beq.w	8004d46 <_printf_float+0xb6>
 800506a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800506e:	2200      	movs	r2, #0
 8005070:	2300      	movs	r3, #0
 8005072:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005076:	f7fb fcff 	bl	8000a78 <__aeabi_dcmpeq>
 800507a:	b9c0      	cbnz	r0, 80050ae <_printf_float+0x41e>
 800507c:	4653      	mov	r3, sl
 800507e:	f108 0201 	add.w	r2, r8, #1
 8005082:	4631      	mov	r1, r6
 8005084:	4628      	mov	r0, r5
 8005086:	47b8      	blx	r7
 8005088:	3001      	adds	r0, #1
 800508a:	d10c      	bne.n	80050a6 <_printf_float+0x416>
 800508c:	e65b      	b.n	8004d46 <_printf_float+0xb6>
 800508e:	2301      	movs	r3, #1
 8005090:	465a      	mov	r2, fp
 8005092:	4631      	mov	r1, r6
 8005094:	4628      	mov	r0, r5
 8005096:	47b8      	blx	r7
 8005098:	3001      	adds	r0, #1
 800509a:	f43f ae54 	beq.w	8004d46 <_printf_float+0xb6>
 800509e:	f108 0801 	add.w	r8, r8, #1
 80050a2:	45d0      	cmp	r8, sl
 80050a4:	dbf3      	blt.n	800508e <_printf_float+0x3fe>
 80050a6:	464b      	mov	r3, r9
 80050a8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80050ac:	e6df      	b.n	8004e6e <_printf_float+0x1de>
 80050ae:	f04f 0800 	mov.w	r8, #0
 80050b2:	f104 0b1a 	add.w	fp, r4, #26
 80050b6:	e7f4      	b.n	80050a2 <_printf_float+0x412>
 80050b8:	2301      	movs	r3, #1
 80050ba:	4642      	mov	r2, r8
 80050bc:	e7e1      	b.n	8005082 <_printf_float+0x3f2>
 80050be:	2301      	movs	r3, #1
 80050c0:	464a      	mov	r2, r9
 80050c2:	4631      	mov	r1, r6
 80050c4:	4628      	mov	r0, r5
 80050c6:	47b8      	blx	r7
 80050c8:	3001      	adds	r0, #1
 80050ca:	f43f ae3c 	beq.w	8004d46 <_printf_float+0xb6>
 80050ce:	f108 0801 	add.w	r8, r8, #1
 80050d2:	68e3      	ldr	r3, [r4, #12]
 80050d4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80050d6:	1a5b      	subs	r3, r3, r1
 80050d8:	4543      	cmp	r3, r8
 80050da:	dcf0      	bgt.n	80050be <_printf_float+0x42e>
 80050dc:	e6fc      	b.n	8004ed8 <_printf_float+0x248>
 80050de:	f04f 0800 	mov.w	r8, #0
 80050e2:	f104 0919 	add.w	r9, r4, #25
 80050e6:	e7f4      	b.n	80050d2 <_printf_float+0x442>

080050e8 <_printf_common>:
 80050e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050ec:	4616      	mov	r6, r2
 80050ee:	4698      	mov	r8, r3
 80050f0:	688a      	ldr	r2, [r1, #8]
 80050f2:	690b      	ldr	r3, [r1, #16]
 80050f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80050f8:	4293      	cmp	r3, r2
 80050fa:	bfb8      	it	lt
 80050fc:	4613      	movlt	r3, r2
 80050fe:	6033      	str	r3, [r6, #0]
 8005100:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005104:	4607      	mov	r7, r0
 8005106:	460c      	mov	r4, r1
 8005108:	b10a      	cbz	r2, 800510e <_printf_common+0x26>
 800510a:	3301      	adds	r3, #1
 800510c:	6033      	str	r3, [r6, #0]
 800510e:	6823      	ldr	r3, [r4, #0]
 8005110:	0699      	lsls	r1, r3, #26
 8005112:	bf42      	ittt	mi
 8005114:	6833      	ldrmi	r3, [r6, #0]
 8005116:	3302      	addmi	r3, #2
 8005118:	6033      	strmi	r3, [r6, #0]
 800511a:	6825      	ldr	r5, [r4, #0]
 800511c:	f015 0506 	ands.w	r5, r5, #6
 8005120:	d106      	bne.n	8005130 <_printf_common+0x48>
 8005122:	f104 0a19 	add.w	sl, r4, #25
 8005126:	68e3      	ldr	r3, [r4, #12]
 8005128:	6832      	ldr	r2, [r6, #0]
 800512a:	1a9b      	subs	r3, r3, r2
 800512c:	42ab      	cmp	r3, r5
 800512e:	dc26      	bgt.n	800517e <_printf_common+0x96>
 8005130:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005134:	6822      	ldr	r2, [r4, #0]
 8005136:	3b00      	subs	r3, #0
 8005138:	bf18      	it	ne
 800513a:	2301      	movne	r3, #1
 800513c:	0692      	lsls	r2, r2, #26
 800513e:	d42b      	bmi.n	8005198 <_printf_common+0xb0>
 8005140:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005144:	4641      	mov	r1, r8
 8005146:	4638      	mov	r0, r7
 8005148:	47c8      	blx	r9
 800514a:	3001      	adds	r0, #1
 800514c:	d01e      	beq.n	800518c <_printf_common+0xa4>
 800514e:	6823      	ldr	r3, [r4, #0]
 8005150:	6922      	ldr	r2, [r4, #16]
 8005152:	f003 0306 	and.w	r3, r3, #6
 8005156:	2b04      	cmp	r3, #4
 8005158:	bf02      	ittt	eq
 800515a:	68e5      	ldreq	r5, [r4, #12]
 800515c:	6833      	ldreq	r3, [r6, #0]
 800515e:	1aed      	subeq	r5, r5, r3
 8005160:	68a3      	ldr	r3, [r4, #8]
 8005162:	bf0c      	ite	eq
 8005164:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005168:	2500      	movne	r5, #0
 800516a:	4293      	cmp	r3, r2
 800516c:	bfc4      	itt	gt
 800516e:	1a9b      	subgt	r3, r3, r2
 8005170:	18ed      	addgt	r5, r5, r3
 8005172:	2600      	movs	r6, #0
 8005174:	341a      	adds	r4, #26
 8005176:	42b5      	cmp	r5, r6
 8005178:	d11a      	bne.n	80051b0 <_printf_common+0xc8>
 800517a:	2000      	movs	r0, #0
 800517c:	e008      	b.n	8005190 <_printf_common+0xa8>
 800517e:	2301      	movs	r3, #1
 8005180:	4652      	mov	r2, sl
 8005182:	4641      	mov	r1, r8
 8005184:	4638      	mov	r0, r7
 8005186:	47c8      	blx	r9
 8005188:	3001      	adds	r0, #1
 800518a:	d103      	bne.n	8005194 <_printf_common+0xac>
 800518c:	f04f 30ff 	mov.w	r0, #4294967295
 8005190:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005194:	3501      	adds	r5, #1
 8005196:	e7c6      	b.n	8005126 <_printf_common+0x3e>
 8005198:	18e1      	adds	r1, r4, r3
 800519a:	1c5a      	adds	r2, r3, #1
 800519c:	2030      	movs	r0, #48	@ 0x30
 800519e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80051a2:	4422      	add	r2, r4
 80051a4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80051a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80051ac:	3302      	adds	r3, #2
 80051ae:	e7c7      	b.n	8005140 <_printf_common+0x58>
 80051b0:	2301      	movs	r3, #1
 80051b2:	4622      	mov	r2, r4
 80051b4:	4641      	mov	r1, r8
 80051b6:	4638      	mov	r0, r7
 80051b8:	47c8      	blx	r9
 80051ba:	3001      	adds	r0, #1
 80051bc:	d0e6      	beq.n	800518c <_printf_common+0xa4>
 80051be:	3601      	adds	r6, #1
 80051c0:	e7d9      	b.n	8005176 <_printf_common+0x8e>
	...

080051c4 <_printf_i>:
 80051c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80051c8:	7e0f      	ldrb	r7, [r1, #24]
 80051ca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80051cc:	2f78      	cmp	r7, #120	@ 0x78
 80051ce:	4691      	mov	r9, r2
 80051d0:	4680      	mov	r8, r0
 80051d2:	460c      	mov	r4, r1
 80051d4:	469a      	mov	sl, r3
 80051d6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80051da:	d807      	bhi.n	80051ec <_printf_i+0x28>
 80051dc:	2f62      	cmp	r7, #98	@ 0x62
 80051de:	d80a      	bhi.n	80051f6 <_printf_i+0x32>
 80051e0:	2f00      	cmp	r7, #0
 80051e2:	f000 80d2 	beq.w	800538a <_printf_i+0x1c6>
 80051e6:	2f58      	cmp	r7, #88	@ 0x58
 80051e8:	f000 80b9 	beq.w	800535e <_printf_i+0x19a>
 80051ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80051f0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80051f4:	e03a      	b.n	800526c <_printf_i+0xa8>
 80051f6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80051fa:	2b15      	cmp	r3, #21
 80051fc:	d8f6      	bhi.n	80051ec <_printf_i+0x28>
 80051fe:	a101      	add	r1, pc, #4	@ (adr r1, 8005204 <_printf_i+0x40>)
 8005200:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005204:	0800525d 	.word	0x0800525d
 8005208:	08005271 	.word	0x08005271
 800520c:	080051ed 	.word	0x080051ed
 8005210:	080051ed 	.word	0x080051ed
 8005214:	080051ed 	.word	0x080051ed
 8005218:	080051ed 	.word	0x080051ed
 800521c:	08005271 	.word	0x08005271
 8005220:	080051ed 	.word	0x080051ed
 8005224:	080051ed 	.word	0x080051ed
 8005228:	080051ed 	.word	0x080051ed
 800522c:	080051ed 	.word	0x080051ed
 8005230:	08005371 	.word	0x08005371
 8005234:	0800529b 	.word	0x0800529b
 8005238:	0800532b 	.word	0x0800532b
 800523c:	080051ed 	.word	0x080051ed
 8005240:	080051ed 	.word	0x080051ed
 8005244:	08005393 	.word	0x08005393
 8005248:	080051ed 	.word	0x080051ed
 800524c:	0800529b 	.word	0x0800529b
 8005250:	080051ed 	.word	0x080051ed
 8005254:	080051ed 	.word	0x080051ed
 8005258:	08005333 	.word	0x08005333
 800525c:	6833      	ldr	r3, [r6, #0]
 800525e:	1d1a      	adds	r2, r3, #4
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	6032      	str	r2, [r6, #0]
 8005264:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005268:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800526c:	2301      	movs	r3, #1
 800526e:	e09d      	b.n	80053ac <_printf_i+0x1e8>
 8005270:	6833      	ldr	r3, [r6, #0]
 8005272:	6820      	ldr	r0, [r4, #0]
 8005274:	1d19      	adds	r1, r3, #4
 8005276:	6031      	str	r1, [r6, #0]
 8005278:	0606      	lsls	r6, r0, #24
 800527a:	d501      	bpl.n	8005280 <_printf_i+0xbc>
 800527c:	681d      	ldr	r5, [r3, #0]
 800527e:	e003      	b.n	8005288 <_printf_i+0xc4>
 8005280:	0645      	lsls	r5, r0, #25
 8005282:	d5fb      	bpl.n	800527c <_printf_i+0xb8>
 8005284:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005288:	2d00      	cmp	r5, #0
 800528a:	da03      	bge.n	8005294 <_printf_i+0xd0>
 800528c:	232d      	movs	r3, #45	@ 0x2d
 800528e:	426d      	negs	r5, r5
 8005290:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005294:	4859      	ldr	r0, [pc, #356]	@ (80053fc <_printf_i+0x238>)
 8005296:	230a      	movs	r3, #10
 8005298:	e011      	b.n	80052be <_printf_i+0xfa>
 800529a:	6821      	ldr	r1, [r4, #0]
 800529c:	6833      	ldr	r3, [r6, #0]
 800529e:	0608      	lsls	r0, r1, #24
 80052a0:	f853 5b04 	ldr.w	r5, [r3], #4
 80052a4:	d402      	bmi.n	80052ac <_printf_i+0xe8>
 80052a6:	0649      	lsls	r1, r1, #25
 80052a8:	bf48      	it	mi
 80052aa:	b2ad      	uxthmi	r5, r5
 80052ac:	2f6f      	cmp	r7, #111	@ 0x6f
 80052ae:	4853      	ldr	r0, [pc, #332]	@ (80053fc <_printf_i+0x238>)
 80052b0:	6033      	str	r3, [r6, #0]
 80052b2:	bf14      	ite	ne
 80052b4:	230a      	movne	r3, #10
 80052b6:	2308      	moveq	r3, #8
 80052b8:	2100      	movs	r1, #0
 80052ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80052be:	6866      	ldr	r6, [r4, #4]
 80052c0:	60a6      	str	r6, [r4, #8]
 80052c2:	2e00      	cmp	r6, #0
 80052c4:	bfa2      	ittt	ge
 80052c6:	6821      	ldrge	r1, [r4, #0]
 80052c8:	f021 0104 	bicge.w	r1, r1, #4
 80052cc:	6021      	strge	r1, [r4, #0]
 80052ce:	b90d      	cbnz	r5, 80052d4 <_printf_i+0x110>
 80052d0:	2e00      	cmp	r6, #0
 80052d2:	d04b      	beq.n	800536c <_printf_i+0x1a8>
 80052d4:	4616      	mov	r6, r2
 80052d6:	fbb5 f1f3 	udiv	r1, r5, r3
 80052da:	fb03 5711 	mls	r7, r3, r1, r5
 80052de:	5dc7      	ldrb	r7, [r0, r7]
 80052e0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80052e4:	462f      	mov	r7, r5
 80052e6:	42bb      	cmp	r3, r7
 80052e8:	460d      	mov	r5, r1
 80052ea:	d9f4      	bls.n	80052d6 <_printf_i+0x112>
 80052ec:	2b08      	cmp	r3, #8
 80052ee:	d10b      	bne.n	8005308 <_printf_i+0x144>
 80052f0:	6823      	ldr	r3, [r4, #0]
 80052f2:	07df      	lsls	r7, r3, #31
 80052f4:	d508      	bpl.n	8005308 <_printf_i+0x144>
 80052f6:	6923      	ldr	r3, [r4, #16]
 80052f8:	6861      	ldr	r1, [r4, #4]
 80052fa:	4299      	cmp	r1, r3
 80052fc:	bfde      	ittt	le
 80052fe:	2330      	movle	r3, #48	@ 0x30
 8005300:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005304:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005308:	1b92      	subs	r2, r2, r6
 800530a:	6122      	str	r2, [r4, #16]
 800530c:	f8cd a000 	str.w	sl, [sp]
 8005310:	464b      	mov	r3, r9
 8005312:	aa03      	add	r2, sp, #12
 8005314:	4621      	mov	r1, r4
 8005316:	4640      	mov	r0, r8
 8005318:	f7ff fee6 	bl	80050e8 <_printf_common>
 800531c:	3001      	adds	r0, #1
 800531e:	d14a      	bne.n	80053b6 <_printf_i+0x1f2>
 8005320:	f04f 30ff 	mov.w	r0, #4294967295
 8005324:	b004      	add	sp, #16
 8005326:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800532a:	6823      	ldr	r3, [r4, #0]
 800532c:	f043 0320 	orr.w	r3, r3, #32
 8005330:	6023      	str	r3, [r4, #0]
 8005332:	4833      	ldr	r0, [pc, #204]	@ (8005400 <_printf_i+0x23c>)
 8005334:	2778      	movs	r7, #120	@ 0x78
 8005336:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800533a:	6823      	ldr	r3, [r4, #0]
 800533c:	6831      	ldr	r1, [r6, #0]
 800533e:	061f      	lsls	r7, r3, #24
 8005340:	f851 5b04 	ldr.w	r5, [r1], #4
 8005344:	d402      	bmi.n	800534c <_printf_i+0x188>
 8005346:	065f      	lsls	r7, r3, #25
 8005348:	bf48      	it	mi
 800534a:	b2ad      	uxthmi	r5, r5
 800534c:	6031      	str	r1, [r6, #0]
 800534e:	07d9      	lsls	r1, r3, #31
 8005350:	bf44      	itt	mi
 8005352:	f043 0320 	orrmi.w	r3, r3, #32
 8005356:	6023      	strmi	r3, [r4, #0]
 8005358:	b11d      	cbz	r5, 8005362 <_printf_i+0x19e>
 800535a:	2310      	movs	r3, #16
 800535c:	e7ac      	b.n	80052b8 <_printf_i+0xf4>
 800535e:	4827      	ldr	r0, [pc, #156]	@ (80053fc <_printf_i+0x238>)
 8005360:	e7e9      	b.n	8005336 <_printf_i+0x172>
 8005362:	6823      	ldr	r3, [r4, #0]
 8005364:	f023 0320 	bic.w	r3, r3, #32
 8005368:	6023      	str	r3, [r4, #0]
 800536a:	e7f6      	b.n	800535a <_printf_i+0x196>
 800536c:	4616      	mov	r6, r2
 800536e:	e7bd      	b.n	80052ec <_printf_i+0x128>
 8005370:	6833      	ldr	r3, [r6, #0]
 8005372:	6825      	ldr	r5, [r4, #0]
 8005374:	6961      	ldr	r1, [r4, #20]
 8005376:	1d18      	adds	r0, r3, #4
 8005378:	6030      	str	r0, [r6, #0]
 800537a:	062e      	lsls	r6, r5, #24
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	d501      	bpl.n	8005384 <_printf_i+0x1c0>
 8005380:	6019      	str	r1, [r3, #0]
 8005382:	e002      	b.n	800538a <_printf_i+0x1c6>
 8005384:	0668      	lsls	r0, r5, #25
 8005386:	d5fb      	bpl.n	8005380 <_printf_i+0x1bc>
 8005388:	8019      	strh	r1, [r3, #0]
 800538a:	2300      	movs	r3, #0
 800538c:	6123      	str	r3, [r4, #16]
 800538e:	4616      	mov	r6, r2
 8005390:	e7bc      	b.n	800530c <_printf_i+0x148>
 8005392:	6833      	ldr	r3, [r6, #0]
 8005394:	1d1a      	adds	r2, r3, #4
 8005396:	6032      	str	r2, [r6, #0]
 8005398:	681e      	ldr	r6, [r3, #0]
 800539a:	6862      	ldr	r2, [r4, #4]
 800539c:	2100      	movs	r1, #0
 800539e:	4630      	mov	r0, r6
 80053a0:	f7fa feee 	bl	8000180 <memchr>
 80053a4:	b108      	cbz	r0, 80053aa <_printf_i+0x1e6>
 80053a6:	1b80      	subs	r0, r0, r6
 80053a8:	6060      	str	r0, [r4, #4]
 80053aa:	6863      	ldr	r3, [r4, #4]
 80053ac:	6123      	str	r3, [r4, #16]
 80053ae:	2300      	movs	r3, #0
 80053b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80053b4:	e7aa      	b.n	800530c <_printf_i+0x148>
 80053b6:	6923      	ldr	r3, [r4, #16]
 80053b8:	4632      	mov	r2, r6
 80053ba:	4649      	mov	r1, r9
 80053bc:	4640      	mov	r0, r8
 80053be:	47d0      	blx	sl
 80053c0:	3001      	adds	r0, #1
 80053c2:	d0ad      	beq.n	8005320 <_printf_i+0x15c>
 80053c4:	6823      	ldr	r3, [r4, #0]
 80053c6:	079b      	lsls	r3, r3, #30
 80053c8:	d413      	bmi.n	80053f2 <_printf_i+0x22e>
 80053ca:	68e0      	ldr	r0, [r4, #12]
 80053cc:	9b03      	ldr	r3, [sp, #12]
 80053ce:	4298      	cmp	r0, r3
 80053d0:	bfb8      	it	lt
 80053d2:	4618      	movlt	r0, r3
 80053d4:	e7a6      	b.n	8005324 <_printf_i+0x160>
 80053d6:	2301      	movs	r3, #1
 80053d8:	4632      	mov	r2, r6
 80053da:	4649      	mov	r1, r9
 80053dc:	4640      	mov	r0, r8
 80053de:	47d0      	blx	sl
 80053e0:	3001      	adds	r0, #1
 80053e2:	d09d      	beq.n	8005320 <_printf_i+0x15c>
 80053e4:	3501      	adds	r5, #1
 80053e6:	68e3      	ldr	r3, [r4, #12]
 80053e8:	9903      	ldr	r1, [sp, #12]
 80053ea:	1a5b      	subs	r3, r3, r1
 80053ec:	42ab      	cmp	r3, r5
 80053ee:	dcf2      	bgt.n	80053d6 <_printf_i+0x212>
 80053f0:	e7eb      	b.n	80053ca <_printf_i+0x206>
 80053f2:	2500      	movs	r5, #0
 80053f4:	f104 0619 	add.w	r6, r4, #25
 80053f8:	e7f5      	b.n	80053e6 <_printf_i+0x222>
 80053fa:	bf00      	nop
 80053fc:	08009322 	.word	0x08009322
 8005400:	08009333 	.word	0x08009333

08005404 <_scanf_float>:
 8005404:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005408:	b087      	sub	sp, #28
 800540a:	4617      	mov	r7, r2
 800540c:	9303      	str	r3, [sp, #12]
 800540e:	688b      	ldr	r3, [r1, #8]
 8005410:	1e5a      	subs	r2, r3, #1
 8005412:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005416:	bf81      	itttt	hi
 8005418:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800541c:	eb03 0b05 	addhi.w	fp, r3, r5
 8005420:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005424:	608b      	strhi	r3, [r1, #8]
 8005426:	680b      	ldr	r3, [r1, #0]
 8005428:	460a      	mov	r2, r1
 800542a:	f04f 0500 	mov.w	r5, #0
 800542e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005432:	f842 3b1c 	str.w	r3, [r2], #28
 8005436:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800543a:	4680      	mov	r8, r0
 800543c:	460c      	mov	r4, r1
 800543e:	bf98      	it	ls
 8005440:	f04f 0b00 	movls.w	fp, #0
 8005444:	9201      	str	r2, [sp, #4]
 8005446:	4616      	mov	r6, r2
 8005448:	46aa      	mov	sl, r5
 800544a:	46a9      	mov	r9, r5
 800544c:	9502      	str	r5, [sp, #8]
 800544e:	68a2      	ldr	r2, [r4, #8]
 8005450:	b152      	cbz	r2, 8005468 <_scanf_float+0x64>
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	781b      	ldrb	r3, [r3, #0]
 8005456:	2b4e      	cmp	r3, #78	@ 0x4e
 8005458:	d864      	bhi.n	8005524 <_scanf_float+0x120>
 800545a:	2b40      	cmp	r3, #64	@ 0x40
 800545c:	d83c      	bhi.n	80054d8 <_scanf_float+0xd4>
 800545e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005462:	b2c8      	uxtb	r0, r1
 8005464:	280e      	cmp	r0, #14
 8005466:	d93a      	bls.n	80054de <_scanf_float+0xda>
 8005468:	f1b9 0f00 	cmp.w	r9, #0
 800546c:	d003      	beq.n	8005476 <_scanf_float+0x72>
 800546e:	6823      	ldr	r3, [r4, #0]
 8005470:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005474:	6023      	str	r3, [r4, #0]
 8005476:	f10a 3aff 	add.w	sl, sl, #4294967295
 800547a:	f1ba 0f01 	cmp.w	sl, #1
 800547e:	f200 8117 	bhi.w	80056b0 <_scanf_float+0x2ac>
 8005482:	9b01      	ldr	r3, [sp, #4]
 8005484:	429e      	cmp	r6, r3
 8005486:	f200 8108 	bhi.w	800569a <_scanf_float+0x296>
 800548a:	2001      	movs	r0, #1
 800548c:	b007      	add	sp, #28
 800548e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005492:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8005496:	2a0d      	cmp	r2, #13
 8005498:	d8e6      	bhi.n	8005468 <_scanf_float+0x64>
 800549a:	a101      	add	r1, pc, #4	@ (adr r1, 80054a0 <_scanf_float+0x9c>)
 800549c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80054a0:	080055e7 	.word	0x080055e7
 80054a4:	08005469 	.word	0x08005469
 80054a8:	08005469 	.word	0x08005469
 80054ac:	08005469 	.word	0x08005469
 80054b0:	08005647 	.word	0x08005647
 80054b4:	0800561f 	.word	0x0800561f
 80054b8:	08005469 	.word	0x08005469
 80054bc:	08005469 	.word	0x08005469
 80054c0:	080055f5 	.word	0x080055f5
 80054c4:	08005469 	.word	0x08005469
 80054c8:	08005469 	.word	0x08005469
 80054cc:	08005469 	.word	0x08005469
 80054d0:	08005469 	.word	0x08005469
 80054d4:	080055ad 	.word	0x080055ad
 80054d8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80054dc:	e7db      	b.n	8005496 <_scanf_float+0x92>
 80054de:	290e      	cmp	r1, #14
 80054e0:	d8c2      	bhi.n	8005468 <_scanf_float+0x64>
 80054e2:	a001      	add	r0, pc, #4	@ (adr r0, 80054e8 <_scanf_float+0xe4>)
 80054e4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80054e8:	0800559d 	.word	0x0800559d
 80054ec:	08005469 	.word	0x08005469
 80054f0:	0800559d 	.word	0x0800559d
 80054f4:	08005633 	.word	0x08005633
 80054f8:	08005469 	.word	0x08005469
 80054fc:	08005545 	.word	0x08005545
 8005500:	08005583 	.word	0x08005583
 8005504:	08005583 	.word	0x08005583
 8005508:	08005583 	.word	0x08005583
 800550c:	08005583 	.word	0x08005583
 8005510:	08005583 	.word	0x08005583
 8005514:	08005583 	.word	0x08005583
 8005518:	08005583 	.word	0x08005583
 800551c:	08005583 	.word	0x08005583
 8005520:	08005583 	.word	0x08005583
 8005524:	2b6e      	cmp	r3, #110	@ 0x6e
 8005526:	d809      	bhi.n	800553c <_scanf_float+0x138>
 8005528:	2b60      	cmp	r3, #96	@ 0x60
 800552a:	d8b2      	bhi.n	8005492 <_scanf_float+0x8e>
 800552c:	2b54      	cmp	r3, #84	@ 0x54
 800552e:	d07b      	beq.n	8005628 <_scanf_float+0x224>
 8005530:	2b59      	cmp	r3, #89	@ 0x59
 8005532:	d199      	bne.n	8005468 <_scanf_float+0x64>
 8005534:	2d07      	cmp	r5, #7
 8005536:	d197      	bne.n	8005468 <_scanf_float+0x64>
 8005538:	2508      	movs	r5, #8
 800553a:	e02c      	b.n	8005596 <_scanf_float+0x192>
 800553c:	2b74      	cmp	r3, #116	@ 0x74
 800553e:	d073      	beq.n	8005628 <_scanf_float+0x224>
 8005540:	2b79      	cmp	r3, #121	@ 0x79
 8005542:	e7f6      	b.n	8005532 <_scanf_float+0x12e>
 8005544:	6821      	ldr	r1, [r4, #0]
 8005546:	05c8      	lsls	r0, r1, #23
 8005548:	d51b      	bpl.n	8005582 <_scanf_float+0x17e>
 800554a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800554e:	6021      	str	r1, [r4, #0]
 8005550:	f109 0901 	add.w	r9, r9, #1
 8005554:	f1bb 0f00 	cmp.w	fp, #0
 8005558:	d003      	beq.n	8005562 <_scanf_float+0x15e>
 800555a:	3201      	adds	r2, #1
 800555c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005560:	60a2      	str	r2, [r4, #8]
 8005562:	68a3      	ldr	r3, [r4, #8]
 8005564:	3b01      	subs	r3, #1
 8005566:	60a3      	str	r3, [r4, #8]
 8005568:	6923      	ldr	r3, [r4, #16]
 800556a:	3301      	adds	r3, #1
 800556c:	6123      	str	r3, [r4, #16]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	3b01      	subs	r3, #1
 8005572:	2b00      	cmp	r3, #0
 8005574:	607b      	str	r3, [r7, #4]
 8005576:	f340 8087 	ble.w	8005688 <_scanf_float+0x284>
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	3301      	adds	r3, #1
 800557e:	603b      	str	r3, [r7, #0]
 8005580:	e765      	b.n	800544e <_scanf_float+0x4a>
 8005582:	eb1a 0105 	adds.w	r1, sl, r5
 8005586:	f47f af6f 	bne.w	8005468 <_scanf_float+0x64>
 800558a:	6822      	ldr	r2, [r4, #0]
 800558c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8005590:	6022      	str	r2, [r4, #0]
 8005592:	460d      	mov	r5, r1
 8005594:	468a      	mov	sl, r1
 8005596:	f806 3b01 	strb.w	r3, [r6], #1
 800559a:	e7e2      	b.n	8005562 <_scanf_float+0x15e>
 800559c:	6822      	ldr	r2, [r4, #0]
 800559e:	0610      	lsls	r0, r2, #24
 80055a0:	f57f af62 	bpl.w	8005468 <_scanf_float+0x64>
 80055a4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80055a8:	6022      	str	r2, [r4, #0]
 80055aa:	e7f4      	b.n	8005596 <_scanf_float+0x192>
 80055ac:	f1ba 0f00 	cmp.w	sl, #0
 80055b0:	d10e      	bne.n	80055d0 <_scanf_float+0x1cc>
 80055b2:	f1b9 0f00 	cmp.w	r9, #0
 80055b6:	d10e      	bne.n	80055d6 <_scanf_float+0x1d2>
 80055b8:	6822      	ldr	r2, [r4, #0]
 80055ba:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80055be:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80055c2:	d108      	bne.n	80055d6 <_scanf_float+0x1d2>
 80055c4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80055c8:	6022      	str	r2, [r4, #0]
 80055ca:	f04f 0a01 	mov.w	sl, #1
 80055ce:	e7e2      	b.n	8005596 <_scanf_float+0x192>
 80055d0:	f1ba 0f02 	cmp.w	sl, #2
 80055d4:	d055      	beq.n	8005682 <_scanf_float+0x27e>
 80055d6:	2d01      	cmp	r5, #1
 80055d8:	d002      	beq.n	80055e0 <_scanf_float+0x1dc>
 80055da:	2d04      	cmp	r5, #4
 80055dc:	f47f af44 	bne.w	8005468 <_scanf_float+0x64>
 80055e0:	3501      	adds	r5, #1
 80055e2:	b2ed      	uxtb	r5, r5
 80055e4:	e7d7      	b.n	8005596 <_scanf_float+0x192>
 80055e6:	f1ba 0f01 	cmp.w	sl, #1
 80055ea:	f47f af3d 	bne.w	8005468 <_scanf_float+0x64>
 80055ee:	f04f 0a02 	mov.w	sl, #2
 80055f2:	e7d0      	b.n	8005596 <_scanf_float+0x192>
 80055f4:	b97d      	cbnz	r5, 8005616 <_scanf_float+0x212>
 80055f6:	f1b9 0f00 	cmp.w	r9, #0
 80055fa:	f47f af38 	bne.w	800546e <_scanf_float+0x6a>
 80055fe:	6822      	ldr	r2, [r4, #0]
 8005600:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005604:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005608:	f040 8103 	bne.w	8005812 <_scanf_float+0x40e>
 800560c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005610:	6022      	str	r2, [r4, #0]
 8005612:	2501      	movs	r5, #1
 8005614:	e7bf      	b.n	8005596 <_scanf_float+0x192>
 8005616:	2d03      	cmp	r5, #3
 8005618:	d0e2      	beq.n	80055e0 <_scanf_float+0x1dc>
 800561a:	2d05      	cmp	r5, #5
 800561c:	e7de      	b.n	80055dc <_scanf_float+0x1d8>
 800561e:	2d02      	cmp	r5, #2
 8005620:	f47f af22 	bne.w	8005468 <_scanf_float+0x64>
 8005624:	2503      	movs	r5, #3
 8005626:	e7b6      	b.n	8005596 <_scanf_float+0x192>
 8005628:	2d06      	cmp	r5, #6
 800562a:	f47f af1d 	bne.w	8005468 <_scanf_float+0x64>
 800562e:	2507      	movs	r5, #7
 8005630:	e7b1      	b.n	8005596 <_scanf_float+0x192>
 8005632:	6822      	ldr	r2, [r4, #0]
 8005634:	0591      	lsls	r1, r2, #22
 8005636:	f57f af17 	bpl.w	8005468 <_scanf_float+0x64>
 800563a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800563e:	6022      	str	r2, [r4, #0]
 8005640:	f8cd 9008 	str.w	r9, [sp, #8]
 8005644:	e7a7      	b.n	8005596 <_scanf_float+0x192>
 8005646:	6822      	ldr	r2, [r4, #0]
 8005648:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800564c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8005650:	d006      	beq.n	8005660 <_scanf_float+0x25c>
 8005652:	0550      	lsls	r0, r2, #21
 8005654:	f57f af08 	bpl.w	8005468 <_scanf_float+0x64>
 8005658:	f1b9 0f00 	cmp.w	r9, #0
 800565c:	f000 80d9 	beq.w	8005812 <_scanf_float+0x40e>
 8005660:	0591      	lsls	r1, r2, #22
 8005662:	bf58      	it	pl
 8005664:	9902      	ldrpl	r1, [sp, #8]
 8005666:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800566a:	bf58      	it	pl
 800566c:	eba9 0101 	subpl.w	r1, r9, r1
 8005670:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8005674:	bf58      	it	pl
 8005676:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800567a:	6022      	str	r2, [r4, #0]
 800567c:	f04f 0900 	mov.w	r9, #0
 8005680:	e789      	b.n	8005596 <_scanf_float+0x192>
 8005682:	f04f 0a03 	mov.w	sl, #3
 8005686:	e786      	b.n	8005596 <_scanf_float+0x192>
 8005688:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800568c:	4639      	mov	r1, r7
 800568e:	4640      	mov	r0, r8
 8005690:	4798      	blx	r3
 8005692:	2800      	cmp	r0, #0
 8005694:	f43f aedb 	beq.w	800544e <_scanf_float+0x4a>
 8005698:	e6e6      	b.n	8005468 <_scanf_float+0x64>
 800569a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800569e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80056a2:	463a      	mov	r2, r7
 80056a4:	4640      	mov	r0, r8
 80056a6:	4798      	blx	r3
 80056a8:	6923      	ldr	r3, [r4, #16]
 80056aa:	3b01      	subs	r3, #1
 80056ac:	6123      	str	r3, [r4, #16]
 80056ae:	e6e8      	b.n	8005482 <_scanf_float+0x7e>
 80056b0:	1e6b      	subs	r3, r5, #1
 80056b2:	2b06      	cmp	r3, #6
 80056b4:	d824      	bhi.n	8005700 <_scanf_float+0x2fc>
 80056b6:	2d02      	cmp	r5, #2
 80056b8:	d836      	bhi.n	8005728 <_scanf_float+0x324>
 80056ba:	9b01      	ldr	r3, [sp, #4]
 80056bc:	429e      	cmp	r6, r3
 80056be:	f67f aee4 	bls.w	800548a <_scanf_float+0x86>
 80056c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80056c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80056ca:	463a      	mov	r2, r7
 80056cc:	4640      	mov	r0, r8
 80056ce:	4798      	blx	r3
 80056d0:	6923      	ldr	r3, [r4, #16]
 80056d2:	3b01      	subs	r3, #1
 80056d4:	6123      	str	r3, [r4, #16]
 80056d6:	e7f0      	b.n	80056ba <_scanf_float+0x2b6>
 80056d8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80056dc:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80056e0:	463a      	mov	r2, r7
 80056e2:	4640      	mov	r0, r8
 80056e4:	4798      	blx	r3
 80056e6:	6923      	ldr	r3, [r4, #16]
 80056e8:	3b01      	subs	r3, #1
 80056ea:	6123      	str	r3, [r4, #16]
 80056ec:	f10a 3aff 	add.w	sl, sl, #4294967295
 80056f0:	fa5f fa8a 	uxtb.w	sl, sl
 80056f4:	f1ba 0f02 	cmp.w	sl, #2
 80056f8:	d1ee      	bne.n	80056d8 <_scanf_float+0x2d4>
 80056fa:	3d03      	subs	r5, #3
 80056fc:	b2ed      	uxtb	r5, r5
 80056fe:	1b76      	subs	r6, r6, r5
 8005700:	6823      	ldr	r3, [r4, #0]
 8005702:	05da      	lsls	r2, r3, #23
 8005704:	d530      	bpl.n	8005768 <_scanf_float+0x364>
 8005706:	055b      	lsls	r3, r3, #21
 8005708:	d511      	bpl.n	800572e <_scanf_float+0x32a>
 800570a:	9b01      	ldr	r3, [sp, #4]
 800570c:	429e      	cmp	r6, r3
 800570e:	f67f aebc 	bls.w	800548a <_scanf_float+0x86>
 8005712:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005716:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800571a:	463a      	mov	r2, r7
 800571c:	4640      	mov	r0, r8
 800571e:	4798      	blx	r3
 8005720:	6923      	ldr	r3, [r4, #16]
 8005722:	3b01      	subs	r3, #1
 8005724:	6123      	str	r3, [r4, #16]
 8005726:	e7f0      	b.n	800570a <_scanf_float+0x306>
 8005728:	46aa      	mov	sl, r5
 800572a:	46b3      	mov	fp, r6
 800572c:	e7de      	b.n	80056ec <_scanf_float+0x2e8>
 800572e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005732:	6923      	ldr	r3, [r4, #16]
 8005734:	2965      	cmp	r1, #101	@ 0x65
 8005736:	f103 33ff 	add.w	r3, r3, #4294967295
 800573a:	f106 35ff 	add.w	r5, r6, #4294967295
 800573e:	6123      	str	r3, [r4, #16]
 8005740:	d00c      	beq.n	800575c <_scanf_float+0x358>
 8005742:	2945      	cmp	r1, #69	@ 0x45
 8005744:	d00a      	beq.n	800575c <_scanf_float+0x358>
 8005746:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800574a:	463a      	mov	r2, r7
 800574c:	4640      	mov	r0, r8
 800574e:	4798      	blx	r3
 8005750:	6923      	ldr	r3, [r4, #16]
 8005752:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005756:	3b01      	subs	r3, #1
 8005758:	1eb5      	subs	r5, r6, #2
 800575a:	6123      	str	r3, [r4, #16]
 800575c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005760:	463a      	mov	r2, r7
 8005762:	4640      	mov	r0, r8
 8005764:	4798      	blx	r3
 8005766:	462e      	mov	r6, r5
 8005768:	6822      	ldr	r2, [r4, #0]
 800576a:	f012 0210 	ands.w	r2, r2, #16
 800576e:	d001      	beq.n	8005774 <_scanf_float+0x370>
 8005770:	2000      	movs	r0, #0
 8005772:	e68b      	b.n	800548c <_scanf_float+0x88>
 8005774:	7032      	strb	r2, [r6, #0]
 8005776:	6823      	ldr	r3, [r4, #0]
 8005778:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800577c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005780:	d11c      	bne.n	80057bc <_scanf_float+0x3b8>
 8005782:	9b02      	ldr	r3, [sp, #8]
 8005784:	454b      	cmp	r3, r9
 8005786:	eba3 0209 	sub.w	r2, r3, r9
 800578a:	d123      	bne.n	80057d4 <_scanf_float+0x3d0>
 800578c:	2200      	movs	r2, #0
 800578e:	9901      	ldr	r1, [sp, #4]
 8005790:	4640      	mov	r0, r8
 8005792:	f002 fbe1 	bl	8007f58 <_strtod_r>
 8005796:	9b03      	ldr	r3, [sp, #12]
 8005798:	6825      	ldr	r5, [r4, #0]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f015 0f02 	tst.w	r5, #2
 80057a0:	4606      	mov	r6, r0
 80057a2:	460f      	mov	r7, r1
 80057a4:	f103 0204 	add.w	r2, r3, #4
 80057a8:	d01f      	beq.n	80057ea <_scanf_float+0x3e6>
 80057aa:	9903      	ldr	r1, [sp, #12]
 80057ac:	600a      	str	r2, [r1, #0]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	e9c3 6700 	strd	r6, r7, [r3]
 80057b4:	68e3      	ldr	r3, [r4, #12]
 80057b6:	3301      	adds	r3, #1
 80057b8:	60e3      	str	r3, [r4, #12]
 80057ba:	e7d9      	b.n	8005770 <_scanf_float+0x36c>
 80057bc:	9b04      	ldr	r3, [sp, #16]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d0e4      	beq.n	800578c <_scanf_float+0x388>
 80057c2:	9905      	ldr	r1, [sp, #20]
 80057c4:	230a      	movs	r3, #10
 80057c6:	3101      	adds	r1, #1
 80057c8:	4640      	mov	r0, r8
 80057ca:	f002 fc45 	bl	8008058 <_strtol_r>
 80057ce:	9b04      	ldr	r3, [sp, #16]
 80057d0:	9e05      	ldr	r6, [sp, #20]
 80057d2:	1ac2      	subs	r2, r0, r3
 80057d4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80057d8:	429e      	cmp	r6, r3
 80057da:	bf28      	it	cs
 80057dc:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80057e0:	490d      	ldr	r1, [pc, #52]	@ (8005818 <_scanf_float+0x414>)
 80057e2:	4630      	mov	r0, r6
 80057e4:	f000 f8de 	bl	80059a4 <siprintf>
 80057e8:	e7d0      	b.n	800578c <_scanf_float+0x388>
 80057ea:	076d      	lsls	r5, r5, #29
 80057ec:	d4dd      	bmi.n	80057aa <_scanf_float+0x3a6>
 80057ee:	9d03      	ldr	r5, [sp, #12]
 80057f0:	602a      	str	r2, [r5, #0]
 80057f2:	681d      	ldr	r5, [r3, #0]
 80057f4:	4602      	mov	r2, r0
 80057f6:	460b      	mov	r3, r1
 80057f8:	f7fb f970 	bl	8000adc <__aeabi_dcmpun>
 80057fc:	b120      	cbz	r0, 8005808 <_scanf_float+0x404>
 80057fe:	4807      	ldr	r0, [pc, #28]	@ (800581c <_scanf_float+0x418>)
 8005800:	f000 f9b4 	bl	8005b6c <nanf>
 8005804:	6028      	str	r0, [r5, #0]
 8005806:	e7d5      	b.n	80057b4 <_scanf_float+0x3b0>
 8005808:	4630      	mov	r0, r6
 800580a:	4639      	mov	r1, r7
 800580c:	f7fb f9c4 	bl	8000b98 <__aeabi_d2f>
 8005810:	e7f8      	b.n	8005804 <_scanf_float+0x400>
 8005812:	f04f 0900 	mov.w	r9, #0
 8005816:	e62e      	b.n	8005476 <_scanf_float+0x72>
 8005818:	08009344 	.word	0x08009344
 800581c:	080096dd 	.word	0x080096dd

08005820 <std>:
 8005820:	2300      	movs	r3, #0
 8005822:	b510      	push	{r4, lr}
 8005824:	4604      	mov	r4, r0
 8005826:	e9c0 3300 	strd	r3, r3, [r0]
 800582a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800582e:	6083      	str	r3, [r0, #8]
 8005830:	8181      	strh	r1, [r0, #12]
 8005832:	6643      	str	r3, [r0, #100]	@ 0x64
 8005834:	81c2      	strh	r2, [r0, #14]
 8005836:	6183      	str	r3, [r0, #24]
 8005838:	4619      	mov	r1, r3
 800583a:	2208      	movs	r2, #8
 800583c:	305c      	adds	r0, #92	@ 0x5c
 800583e:	f000 f914 	bl	8005a6a <memset>
 8005842:	4b0d      	ldr	r3, [pc, #52]	@ (8005878 <std+0x58>)
 8005844:	6263      	str	r3, [r4, #36]	@ 0x24
 8005846:	4b0d      	ldr	r3, [pc, #52]	@ (800587c <std+0x5c>)
 8005848:	62a3      	str	r3, [r4, #40]	@ 0x28
 800584a:	4b0d      	ldr	r3, [pc, #52]	@ (8005880 <std+0x60>)
 800584c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800584e:	4b0d      	ldr	r3, [pc, #52]	@ (8005884 <std+0x64>)
 8005850:	6323      	str	r3, [r4, #48]	@ 0x30
 8005852:	4b0d      	ldr	r3, [pc, #52]	@ (8005888 <std+0x68>)
 8005854:	6224      	str	r4, [r4, #32]
 8005856:	429c      	cmp	r4, r3
 8005858:	d006      	beq.n	8005868 <std+0x48>
 800585a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800585e:	4294      	cmp	r4, r2
 8005860:	d002      	beq.n	8005868 <std+0x48>
 8005862:	33d0      	adds	r3, #208	@ 0xd0
 8005864:	429c      	cmp	r4, r3
 8005866:	d105      	bne.n	8005874 <std+0x54>
 8005868:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800586c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005870:	f000 b978 	b.w	8005b64 <__retarget_lock_init_recursive>
 8005874:	bd10      	pop	{r4, pc}
 8005876:	bf00      	nop
 8005878:	080059e5 	.word	0x080059e5
 800587c:	08005a07 	.word	0x08005a07
 8005880:	08005a3f 	.word	0x08005a3f
 8005884:	08005a63 	.word	0x08005a63
 8005888:	200002d8 	.word	0x200002d8

0800588c <stdio_exit_handler>:
 800588c:	4a02      	ldr	r2, [pc, #8]	@ (8005898 <stdio_exit_handler+0xc>)
 800588e:	4903      	ldr	r1, [pc, #12]	@ (800589c <stdio_exit_handler+0x10>)
 8005890:	4803      	ldr	r0, [pc, #12]	@ (80058a0 <stdio_exit_handler+0x14>)
 8005892:	f000 b869 	b.w	8005968 <_fwalk_sglue>
 8005896:	bf00      	nop
 8005898:	2000000c 	.word	0x2000000c
 800589c:	0800840d 	.word	0x0800840d
 80058a0:	2000001c 	.word	0x2000001c

080058a4 <cleanup_stdio>:
 80058a4:	6841      	ldr	r1, [r0, #4]
 80058a6:	4b0c      	ldr	r3, [pc, #48]	@ (80058d8 <cleanup_stdio+0x34>)
 80058a8:	4299      	cmp	r1, r3
 80058aa:	b510      	push	{r4, lr}
 80058ac:	4604      	mov	r4, r0
 80058ae:	d001      	beq.n	80058b4 <cleanup_stdio+0x10>
 80058b0:	f002 fdac 	bl	800840c <_fflush_r>
 80058b4:	68a1      	ldr	r1, [r4, #8]
 80058b6:	4b09      	ldr	r3, [pc, #36]	@ (80058dc <cleanup_stdio+0x38>)
 80058b8:	4299      	cmp	r1, r3
 80058ba:	d002      	beq.n	80058c2 <cleanup_stdio+0x1e>
 80058bc:	4620      	mov	r0, r4
 80058be:	f002 fda5 	bl	800840c <_fflush_r>
 80058c2:	68e1      	ldr	r1, [r4, #12]
 80058c4:	4b06      	ldr	r3, [pc, #24]	@ (80058e0 <cleanup_stdio+0x3c>)
 80058c6:	4299      	cmp	r1, r3
 80058c8:	d004      	beq.n	80058d4 <cleanup_stdio+0x30>
 80058ca:	4620      	mov	r0, r4
 80058cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058d0:	f002 bd9c 	b.w	800840c <_fflush_r>
 80058d4:	bd10      	pop	{r4, pc}
 80058d6:	bf00      	nop
 80058d8:	200002d8 	.word	0x200002d8
 80058dc:	20000340 	.word	0x20000340
 80058e0:	200003a8 	.word	0x200003a8

080058e4 <global_stdio_init.part.0>:
 80058e4:	b510      	push	{r4, lr}
 80058e6:	4b0b      	ldr	r3, [pc, #44]	@ (8005914 <global_stdio_init.part.0+0x30>)
 80058e8:	4c0b      	ldr	r4, [pc, #44]	@ (8005918 <global_stdio_init.part.0+0x34>)
 80058ea:	4a0c      	ldr	r2, [pc, #48]	@ (800591c <global_stdio_init.part.0+0x38>)
 80058ec:	601a      	str	r2, [r3, #0]
 80058ee:	4620      	mov	r0, r4
 80058f0:	2200      	movs	r2, #0
 80058f2:	2104      	movs	r1, #4
 80058f4:	f7ff ff94 	bl	8005820 <std>
 80058f8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80058fc:	2201      	movs	r2, #1
 80058fe:	2109      	movs	r1, #9
 8005900:	f7ff ff8e 	bl	8005820 <std>
 8005904:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005908:	2202      	movs	r2, #2
 800590a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800590e:	2112      	movs	r1, #18
 8005910:	f7ff bf86 	b.w	8005820 <std>
 8005914:	20000410 	.word	0x20000410
 8005918:	200002d8 	.word	0x200002d8
 800591c:	0800588d 	.word	0x0800588d

08005920 <__sfp_lock_acquire>:
 8005920:	4801      	ldr	r0, [pc, #4]	@ (8005928 <__sfp_lock_acquire+0x8>)
 8005922:	f000 b920 	b.w	8005b66 <__retarget_lock_acquire_recursive>
 8005926:	bf00      	nop
 8005928:	20000419 	.word	0x20000419

0800592c <__sfp_lock_release>:
 800592c:	4801      	ldr	r0, [pc, #4]	@ (8005934 <__sfp_lock_release+0x8>)
 800592e:	f000 b91b 	b.w	8005b68 <__retarget_lock_release_recursive>
 8005932:	bf00      	nop
 8005934:	20000419 	.word	0x20000419

08005938 <__sinit>:
 8005938:	b510      	push	{r4, lr}
 800593a:	4604      	mov	r4, r0
 800593c:	f7ff fff0 	bl	8005920 <__sfp_lock_acquire>
 8005940:	6a23      	ldr	r3, [r4, #32]
 8005942:	b11b      	cbz	r3, 800594c <__sinit+0x14>
 8005944:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005948:	f7ff bff0 	b.w	800592c <__sfp_lock_release>
 800594c:	4b04      	ldr	r3, [pc, #16]	@ (8005960 <__sinit+0x28>)
 800594e:	6223      	str	r3, [r4, #32]
 8005950:	4b04      	ldr	r3, [pc, #16]	@ (8005964 <__sinit+0x2c>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d1f5      	bne.n	8005944 <__sinit+0xc>
 8005958:	f7ff ffc4 	bl	80058e4 <global_stdio_init.part.0>
 800595c:	e7f2      	b.n	8005944 <__sinit+0xc>
 800595e:	bf00      	nop
 8005960:	080058a5 	.word	0x080058a5
 8005964:	20000410 	.word	0x20000410

08005968 <_fwalk_sglue>:
 8005968:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800596c:	4607      	mov	r7, r0
 800596e:	4688      	mov	r8, r1
 8005970:	4614      	mov	r4, r2
 8005972:	2600      	movs	r6, #0
 8005974:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005978:	f1b9 0901 	subs.w	r9, r9, #1
 800597c:	d505      	bpl.n	800598a <_fwalk_sglue+0x22>
 800597e:	6824      	ldr	r4, [r4, #0]
 8005980:	2c00      	cmp	r4, #0
 8005982:	d1f7      	bne.n	8005974 <_fwalk_sglue+0xc>
 8005984:	4630      	mov	r0, r6
 8005986:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800598a:	89ab      	ldrh	r3, [r5, #12]
 800598c:	2b01      	cmp	r3, #1
 800598e:	d907      	bls.n	80059a0 <_fwalk_sglue+0x38>
 8005990:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005994:	3301      	adds	r3, #1
 8005996:	d003      	beq.n	80059a0 <_fwalk_sglue+0x38>
 8005998:	4629      	mov	r1, r5
 800599a:	4638      	mov	r0, r7
 800599c:	47c0      	blx	r8
 800599e:	4306      	orrs	r6, r0
 80059a0:	3568      	adds	r5, #104	@ 0x68
 80059a2:	e7e9      	b.n	8005978 <_fwalk_sglue+0x10>

080059a4 <siprintf>:
 80059a4:	b40e      	push	{r1, r2, r3}
 80059a6:	b500      	push	{lr}
 80059a8:	b09c      	sub	sp, #112	@ 0x70
 80059aa:	ab1d      	add	r3, sp, #116	@ 0x74
 80059ac:	9002      	str	r0, [sp, #8]
 80059ae:	9006      	str	r0, [sp, #24]
 80059b0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80059b4:	4809      	ldr	r0, [pc, #36]	@ (80059dc <siprintf+0x38>)
 80059b6:	9107      	str	r1, [sp, #28]
 80059b8:	9104      	str	r1, [sp, #16]
 80059ba:	4909      	ldr	r1, [pc, #36]	@ (80059e0 <siprintf+0x3c>)
 80059bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80059c0:	9105      	str	r1, [sp, #20]
 80059c2:	6800      	ldr	r0, [r0, #0]
 80059c4:	9301      	str	r3, [sp, #4]
 80059c6:	a902      	add	r1, sp, #8
 80059c8:	f002 fba4 	bl	8008114 <_svfiprintf_r>
 80059cc:	9b02      	ldr	r3, [sp, #8]
 80059ce:	2200      	movs	r2, #0
 80059d0:	701a      	strb	r2, [r3, #0]
 80059d2:	b01c      	add	sp, #112	@ 0x70
 80059d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80059d8:	b003      	add	sp, #12
 80059da:	4770      	bx	lr
 80059dc:	20000018 	.word	0x20000018
 80059e0:	ffff0208 	.word	0xffff0208

080059e4 <__sread>:
 80059e4:	b510      	push	{r4, lr}
 80059e6:	460c      	mov	r4, r1
 80059e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059ec:	f000 f86c 	bl	8005ac8 <_read_r>
 80059f0:	2800      	cmp	r0, #0
 80059f2:	bfab      	itete	ge
 80059f4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80059f6:	89a3      	ldrhlt	r3, [r4, #12]
 80059f8:	181b      	addge	r3, r3, r0
 80059fa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80059fe:	bfac      	ite	ge
 8005a00:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005a02:	81a3      	strhlt	r3, [r4, #12]
 8005a04:	bd10      	pop	{r4, pc}

08005a06 <__swrite>:
 8005a06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a0a:	461f      	mov	r7, r3
 8005a0c:	898b      	ldrh	r3, [r1, #12]
 8005a0e:	05db      	lsls	r3, r3, #23
 8005a10:	4605      	mov	r5, r0
 8005a12:	460c      	mov	r4, r1
 8005a14:	4616      	mov	r6, r2
 8005a16:	d505      	bpl.n	8005a24 <__swrite+0x1e>
 8005a18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a1c:	2302      	movs	r3, #2
 8005a1e:	2200      	movs	r2, #0
 8005a20:	f000 f840 	bl	8005aa4 <_lseek_r>
 8005a24:	89a3      	ldrh	r3, [r4, #12]
 8005a26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a2a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005a2e:	81a3      	strh	r3, [r4, #12]
 8005a30:	4632      	mov	r2, r6
 8005a32:	463b      	mov	r3, r7
 8005a34:	4628      	mov	r0, r5
 8005a36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a3a:	f000 b857 	b.w	8005aec <_write_r>

08005a3e <__sseek>:
 8005a3e:	b510      	push	{r4, lr}
 8005a40:	460c      	mov	r4, r1
 8005a42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a46:	f000 f82d 	bl	8005aa4 <_lseek_r>
 8005a4a:	1c43      	adds	r3, r0, #1
 8005a4c:	89a3      	ldrh	r3, [r4, #12]
 8005a4e:	bf15      	itete	ne
 8005a50:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005a52:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005a56:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005a5a:	81a3      	strheq	r3, [r4, #12]
 8005a5c:	bf18      	it	ne
 8005a5e:	81a3      	strhne	r3, [r4, #12]
 8005a60:	bd10      	pop	{r4, pc}

08005a62 <__sclose>:
 8005a62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a66:	f000 b80d 	b.w	8005a84 <_close_r>

08005a6a <memset>:
 8005a6a:	4402      	add	r2, r0
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d100      	bne.n	8005a74 <memset+0xa>
 8005a72:	4770      	bx	lr
 8005a74:	f803 1b01 	strb.w	r1, [r3], #1
 8005a78:	e7f9      	b.n	8005a6e <memset+0x4>
	...

08005a7c <_localeconv_r>:
 8005a7c:	4800      	ldr	r0, [pc, #0]	@ (8005a80 <_localeconv_r+0x4>)
 8005a7e:	4770      	bx	lr
 8005a80:	20000158 	.word	0x20000158

08005a84 <_close_r>:
 8005a84:	b538      	push	{r3, r4, r5, lr}
 8005a86:	4d06      	ldr	r5, [pc, #24]	@ (8005aa0 <_close_r+0x1c>)
 8005a88:	2300      	movs	r3, #0
 8005a8a:	4604      	mov	r4, r0
 8005a8c:	4608      	mov	r0, r1
 8005a8e:	602b      	str	r3, [r5, #0]
 8005a90:	f7fc f88f 	bl	8001bb2 <_close>
 8005a94:	1c43      	adds	r3, r0, #1
 8005a96:	d102      	bne.n	8005a9e <_close_r+0x1a>
 8005a98:	682b      	ldr	r3, [r5, #0]
 8005a9a:	b103      	cbz	r3, 8005a9e <_close_r+0x1a>
 8005a9c:	6023      	str	r3, [r4, #0]
 8005a9e:	bd38      	pop	{r3, r4, r5, pc}
 8005aa0:	20000414 	.word	0x20000414

08005aa4 <_lseek_r>:
 8005aa4:	b538      	push	{r3, r4, r5, lr}
 8005aa6:	4d07      	ldr	r5, [pc, #28]	@ (8005ac4 <_lseek_r+0x20>)
 8005aa8:	4604      	mov	r4, r0
 8005aaa:	4608      	mov	r0, r1
 8005aac:	4611      	mov	r1, r2
 8005aae:	2200      	movs	r2, #0
 8005ab0:	602a      	str	r2, [r5, #0]
 8005ab2:	461a      	mov	r2, r3
 8005ab4:	f7fc f8a1 	bl	8001bfa <_lseek>
 8005ab8:	1c43      	adds	r3, r0, #1
 8005aba:	d102      	bne.n	8005ac2 <_lseek_r+0x1e>
 8005abc:	682b      	ldr	r3, [r5, #0]
 8005abe:	b103      	cbz	r3, 8005ac2 <_lseek_r+0x1e>
 8005ac0:	6023      	str	r3, [r4, #0]
 8005ac2:	bd38      	pop	{r3, r4, r5, pc}
 8005ac4:	20000414 	.word	0x20000414

08005ac8 <_read_r>:
 8005ac8:	b538      	push	{r3, r4, r5, lr}
 8005aca:	4d07      	ldr	r5, [pc, #28]	@ (8005ae8 <_read_r+0x20>)
 8005acc:	4604      	mov	r4, r0
 8005ace:	4608      	mov	r0, r1
 8005ad0:	4611      	mov	r1, r2
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	602a      	str	r2, [r5, #0]
 8005ad6:	461a      	mov	r2, r3
 8005ad8:	f7fc f84e 	bl	8001b78 <_read>
 8005adc:	1c43      	adds	r3, r0, #1
 8005ade:	d102      	bne.n	8005ae6 <_read_r+0x1e>
 8005ae0:	682b      	ldr	r3, [r5, #0]
 8005ae2:	b103      	cbz	r3, 8005ae6 <_read_r+0x1e>
 8005ae4:	6023      	str	r3, [r4, #0]
 8005ae6:	bd38      	pop	{r3, r4, r5, pc}
 8005ae8:	20000414 	.word	0x20000414

08005aec <_write_r>:
 8005aec:	b538      	push	{r3, r4, r5, lr}
 8005aee:	4d07      	ldr	r5, [pc, #28]	@ (8005b0c <_write_r+0x20>)
 8005af0:	4604      	mov	r4, r0
 8005af2:	4608      	mov	r0, r1
 8005af4:	4611      	mov	r1, r2
 8005af6:	2200      	movs	r2, #0
 8005af8:	602a      	str	r2, [r5, #0]
 8005afa:	461a      	mov	r2, r3
 8005afc:	f7fb fcc0 	bl	8001480 <_write>
 8005b00:	1c43      	adds	r3, r0, #1
 8005b02:	d102      	bne.n	8005b0a <_write_r+0x1e>
 8005b04:	682b      	ldr	r3, [r5, #0]
 8005b06:	b103      	cbz	r3, 8005b0a <_write_r+0x1e>
 8005b08:	6023      	str	r3, [r4, #0]
 8005b0a:	bd38      	pop	{r3, r4, r5, pc}
 8005b0c:	20000414 	.word	0x20000414

08005b10 <__errno>:
 8005b10:	4b01      	ldr	r3, [pc, #4]	@ (8005b18 <__errno+0x8>)
 8005b12:	6818      	ldr	r0, [r3, #0]
 8005b14:	4770      	bx	lr
 8005b16:	bf00      	nop
 8005b18:	20000018 	.word	0x20000018

08005b1c <__libc_init_array>:
 8005b1c:	b570      	push	{r4, r5, r6, lr}
 8005b1e:	4d0d      	ldr	r5, [pc, #52]	@ (8005b54 <__libc_init_array+0x38>)
 8005b20:	4c0d      	ldr	r4, [pc, #52]	@ (8005b58 <__libc_init_array+0x3c>)
 8005b22:	1b64      	subs	r4, r4, r5
 8005b24:	10a4      	asrs	r4, r4, #2
 8005b26:	2600      	movs	r6, #0
 8005b28:	42a6      	cmp	r6, r4
 8005b2a:	d109      	bne.n	8005b40 <__libc_init_array+0x24>
 8005b2c:	4d0b      	ldr	r5, [pc, #44]	@ (8005b5c <__libc_init_array+0x40>)
 8005b2e:	4c0c      	ldr	r4, [pc, #48]	@ (8005b60 <__libc_init_array+0x44>)
 8005b30:	f003 fb58 	bl	80091e4 <_init>
 8005b34:	1b64      	subs	r4, r4, r5
 8005b36:	10a4      	asrs	r4, r4, #2
 8005b38:	2600      	movs	r6, #0
 8005b3a:	42a6      	cmp	r6, r4
 8005b3c:	d105      	bne.n	8005b4a <__libc_init_array+0x2e>
 8005b3e:	bd70      	pop	{r4, r5, r6, pc}
 8005b40:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b44:	4798      	blx	r3
 8005b46:	3601      	adds	r6, #1
 8005b48:	e7ee      	b.n	8005b28 <__libc_init_array+0xc>
 8005b4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b4e:	4798      	blx	r3
 8005b50:	3601      	adds	r6, #1
 8005b52:	e7f2      	b.n	8005b3a <__libc_init_array+0x1e>
 8005b54:	08009748 	.word	0x08009748
 8005b58:	08009748 	.word	0x08009748
 8005b5c:	08009748 	.word	0x08009748
 8005b60:	0800974c 	.word	0x0800974c

08005b64 <__retarget_lock_init_recursive>:
 8005b64:	4770      	bx	lr

08005b66 <__retarget_lock_acquire_recursive>:
 8005b66:	4770      	bx	lr

08005b68 <__retarget_lock_release_recursive>:
 8005b68:	4770      	bx	lr
	...

08005b6c <nanf>:
 8005b6c:	4800      	ldr	r0, [pc, #0]	@ (8005b70 <nanf+0x4>)
 8005b6e:	4770      	bx	lr
 8005b70:	7fc00000 	.word	0x7fc00000

08005b74 <quorem>:
 8005b74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b78:	6903      	ldr	r3, [r0, #16]
 8005b7a:	690c      	ldr	r4, [r1, #16]
 8005b7c:	42a3      	cmp	r3, r4
 8005b7e:	4607      	mov	r7, r0
 8005b80:	db7e      	blt.n	8005c80 <quorem+0x10c>
 8005b82:	3c01      	subs	r4, #1
 8005b84:	f101 0814 	add.w	r8, r1, #20
 8005b88:	00a3      	lsls	r3, r4, #2
 8005b8a:	f100 0514 	add.w	r5, r0, #20
 8005b8e:	9300      	str	r3, [sp, #0]
 8005b90:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005b94:	9301      	str	r3, [sp, #4]
 8005b96:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005b9a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005b9e:	3301      	adds	r3, #1
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005ba6:	fbb2 f6f3 	udiv	r6, r2, r3
 8005baa:	d32e      	bcc.n	8005c0a <quorem+0x96>
 8005bac:	f04f 0a00 	mov.w	sl, #0
 8005bb0:	46c4      	mov	ip, r8
 8005bb2:	46ae      	mov	lr, r5
 8005bb4:	46d3      	mov	fp, sl
 8005bb6:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005bba:	b298      	uxth	r0, r3
 8005bbc:	fb06 a000 	mla	r0, r6, r0, sl
 8005bc0:	0c02      	lsrs	r2, r0, #16
 8005bc2:	0c1b      	lsrs	r3, r3, #16
 8005bc4:	fb06 2303 	mla	r3, r6, r3, r2
 8005bc8:	f8de 2000 	ldr.w	r2, [lr]
 8005bcc:	b280      	uxth	r0, r0
 8005bce:	b292      	uxth	r2, r2
 8005bd0:	1a12      	subs	r2, r2, r0
 8005bd2:	445a      	add	r2, fp
 8005bd4:	f8de 0000 	ldr.w	r0, [lr]
 8005bd8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005bdc:	b29b      	uxth	r3, r3
 8005bde:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005be2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005be6:	b292      	uxth	r2, r2
 8005be8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005bec:	45e1      	cmp	r9, ip
 8005bee:	f84e 2b04 	str.w	r2, [lr], #4
 8005bf2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005bf6:	d2de      	bcs.n	8005bb6 <quorem+0x42>
 8005bf8:	9b00      	ldr	r3, [sp, #0]
 8005bfa:	58eb      	ldr	r3, [r5, r3]
 8005bfc:	b92b      	cbnz	r3, 8005c0a <quorem+0x96>
 8005bfe:	9b01      	ldr	r3, [sp, #4]
 8005c00:	3b04      	subs	r3, #4
 8005c02:	429d      	cmp	r5, r3
 8005c04:	461a      	mov	r2, r3
 8005c06:	d32f      	bcc.n	8005c68 <quorem+0xf4>
 8005c08:	613c      	str	r4, [r7, #16]
 8005c0a:	4638      	mov	r0, r7
 8005c0c:	f001 f9c8 	bl	8006fa0 <__mcmp>
 8005c10:	2800      	cmp	r0, #0
 8005c12:	db25      	blt.n	8005c60 <quorem+0xec>
 8005c14:	4629      	mov	r1, r5
 8005c16:	2000      	movs	r0, #0
 8005c18:	f858 2b04 	ldr.w	r2, [r8], #4
 8005c1c:	f8d1 c000 	ldr.w	ip, [r1]
 8005c20:	fa1f fe82 	uxth.w	lr, r2
 8005c24:	fa1f f38c 	uxth.w	r3, ip
 8005c28:	eba3 030e 	sub.w	r3, r3, lr
 8005c2c:	4403      	add	r3, r0
 8005c2e:	0c12      	lsrs	r2, r2, #16
 8005c30:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005c34:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005c38:	b29b      	uxth	r3, r3
 8005c3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005c3e:	45c1      	cmp	r9, r8
 8005c40:	f841 3b04 	str.w	r3, [r1], #4
 8005c44:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005c48:	d2e6      	bcs.n	8005c18 <quorem+0xa4>
 8005c4a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005c4e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005c52:	b922      	cbnz	r2, 8005c5e <quorem+0xea>
 8005c54:	3b04      	subs	r3, #4
 8005c56:	429d      	cmp	r5, r3
 8005c58:	461a      	mov	r2, r3
 8005c5a:	d30b      	bcc.n	8005c74 <quorem+0x100>
 8005c5c:	613c      	str	r4, [r7, #16]
 8005c5e:	3601      	adds	r6, #1
 8005c60:	4630      	mov	r0, r6
 8005c62:	b003      	add	sp, #12
 8005c64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c68:	6812      	ldr	r2, [r2, #0]
 8005c6a:	3b04      	subs	r3, #4
 8005c6c:	2a00      	cmp	r2, #0
 8005c6e:	d1cb      	bne.n	8005c08 <quorem+0x94>
 8005c70:	3c01      	subs	r4, #1
 8005c72:	e7c6      	b.n	8005c02 <quorem+0x8e>
 8005c74:	6812      	ldr	r2, [r2, #0]
 8005c76:	3b04      	subs	r3, #4
 8005c78:	2a00      	cmp	r2, #0
 8005c7a:	d1ef      	bne.n	8005c5c <quorem+0xe8>
 8005c7c:	3c01      	subs	r4, #1
 8005c7e:	e7ea      	b.n	8005c56 <quorem+0xe2>
 8005c80:	2000      	movs	r0, #0
 8005c82:	e7ee      	b.n	8005c62 <quorem+0xee>
 8005c84:	0000      	movs	r0, r0
	...

08005c88 <_dtoa_r>:
 8005c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c8c:	69c7      	ldr	r7, [r0, #28]
 8005c8e:	b097      	sub	sp, #92	@ 0x5c
 8005c90:	4614      	mov	r4, r2
 8005c92:	461d      	mov	r5, r3
 8005c94:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8005c98:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005c9a:	4683      	mov	fp, r0
 8005c9c:	b97f      	cbnz	r7, 8005cbe <_dtoa_r+0x36>
 8005c9e:	2010      	movs	r0, #16
 8005ca0:	f000 fe04 	bl	80068ac <malloc>
 8005ca4:	4602      	mov	r2, r0
 8005ca6:	f8cb 001c 	str.w	r0, [fp, #28]
 8005caa:	b920      	cbnz	r0, 8005cb6 <_dtoa_r+0x2e>
 8005cac:	4ba8      	ldr	r3, [pc, #672]	@ (8005f50 <_dtoa_r+0x2c8>)
 8005cae:	21ef      	movs	r1, #239	@ 0xef
 8005cb0:	48a8      	ldr	r0, [pc, #672]	@ (8005f54 <_dtoa_r+0x2cc>)
 8005cb2:	f002 fc23 	bl	80084fc <__assert_func>
 8005cb6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005cba:	6007      	str	r7, [r0, #0]
 8005cbc:	60c7      	str	r7, [r0, #12]
 8005cbe:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005cc2:	6819      	ldr	r1, [r3, #0]
 8005cc4:	b159      	cbz	r1, 8005cde <_dtoa_r+0x56>
 8005cc6:	685a      	ldr	r2, [r3, #4]
 8005cc8:	604a      	str	r2, [r1, #4]
 8005cca:	2301      	movs	r3, #1
 8005ccc:	4093      	lsls	r3, r2
 8005cce:	608b      	str	r3, [r1, #8]
 8005cd0:	4658      	mov	r0, fp
 8005cd2:	f000 fee1 	bl	8006a98 <_Bfree>
 8005cd6:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005cda:	2200      	movs	r2, #0
 8005cdc:	601a      	str	r2, [r3, #0]
 8005cde:	1e2b      	subs	r3, r5, #0
 8005ce0:	bfb9      	ittee	lt
 8005ce2:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005ce6:	9303      	strlt	r3, [sp, #12]
 8005ce8:	2300      	movge	r3, #0
 8005cea:	6033      	strge	r3, [r6, #0]
 8005cec:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005cf0:	4b99      	ldr	r3, [pc, #612]	@ (8005f58 <_dtoa_r+0x2d0>)
 8005cf2:	bfbc      	itt	lt
 8005cf4:	2201      	movlt	r2, #1
 8005cf6:	6032      	strlt	r2, [r6, #0]
 8005cf8:	ea33 0308 	bics.w	r3, r3, r8
 8005cfc:	d112      	bne.n	8005d24 <_dtoa_r+0x9c>
 8005cfe:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005d00:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005d04:	6013      	str	r3, [r2, #0]
 8005d06:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005d0a:	4323      	orrs	r3, r4
 8005d0c:	f000 8551 	beq.w	80067b2 <_dtoa_r+0xb2a>
 8005d10:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005d12:	f8df a248 	ldr.w	sl, [pc, #584]	@ 8005f5c <_dtoa_r+0x2d4>
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	f000 8553 	beq.w	80067c2 <_dtoa_r+0xb3a>
 8005d1c:	f10a 0303 	add.w	r3, sl, #3
 8005d20:	f000 bd4d 	b.w	80067be <_dtoa_r+0xb36>
 8005d24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005d28:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005d2c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005d30:	2200      	movs	r2, #0
 8005d32:	2300      	movs	r3, #0
 8005d34:	f7fa fea0 	bl	8000a78 <__aeabi_dcmpeq>
 8005d38:	4607      	mov	r7, r0
 8005d3a:	b158      	cbz	r0, 8005d54 <_dtoa_r+0xcc>
 8005d3c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005d3e:	2301      	movs	r3, #1
 8005d40:	6013      	str	r3, [r2, #0]
 8005d42:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005d44:	b113      	cbz	r3, 8005d4c <_dtoa_r+0xc4>
 8005d46:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005d48:	4b85      	ldr	r3, [pc, #532]	@ (8005f60 <_dtoa_r+0x2d8>)
 8005d4a:	6013      	str	r3, [r2, #0]
 8005d4c:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8005f64 <_dtoa_r+0x2dc>
 8005d50:	f000 bd37 	b.w	80067c2 <_dtoa_r+0xb3a>
 8005d54:	ab14      	add	r3, sp, #80	@ 0x50
 8005d56:	9301      	str	r3, [sp, #4]
 8005d58:	ab15      	add	r3, sp, #84	@ 0x54
 8005d5a:	9300      	str	r3, [sp, #0]
 8005d5c:	4658      	mov	r0, fp
 8005d5e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005d62:	f001 fa35 	bl	80071d0 <__d2b>
 8005d66:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005d6a:	4681      	mov	r9, r0
 8005d6c:	2e00      	cmp	r6, #0
 8005d6e:	d076      	beq.n	8005e5e <_dtoa_r+0x1d6>
 8005d70:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005d72:	9712      	str	r7, [sp, #72]	@ 0x48
 8005d74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005d78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005d7c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005d80:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005d84:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005d88:	4619      	mov	r1, r3
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	4b76      	ldr	r3, [pc, #472]	@ (8005f68 <_dtoa_r+0x2e0>)
 8005d8e:	f7fa fa53 	bl	8000238 <__aeabi_dsub>
 8005d92:	a369      	add	r3, pc, #420	@ (adr r3, 8005f38 <_dtoa_r+0x2b0>)
 8005d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d98:	f7fa fc06 	bl	80005a8 <__aeabi_dmul>
 8005d9c:	a368      	add	r3, pc, #416	@ (adr r3, 8005f40 <_dtoa_r+0x2b8>)
 8005d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005da2:	f7fa fa4b 	bl	800023c <__adddf3>
 8005da6:	4604      	mov	r4, r0
 8005da8:	4630      	mov	r0, r6
 8005daa:	460d      	mov	r5, r1
 8005dac:	f7fa fb92 	bl	80004d4 <__aeabi_i2d>
 8005db0:	a365      	add	r3, pc, #404	@ (adr r3, 8005f48 <_dtoa_r+0x2c0>)
 8005db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005db6:	f7fa fbf7 	bl	80005a8 <__aeabi_dmul>
 8005dba:	4602      	mov	r2, r0
 8005dbc:	460b      	mov	r3, r1
 8005dbe:	4620      	mov	r0, r4
 8005dc0:	4629      	mov	r1, r5
 8005dc2:	f7fa fa3b 	bl	800023c <__adddf3>
 8005dc6:	4604      	mov	r4, r0
 8005dc8:	460d      	mov	r5, r1
 8005dca:	f7fa fe9d 	bl	8000b08 <__aeabi_d2iz>
 8005dce:	2200      	movs	r2, #0
 8005dd0:	4607      	mov	r7, r0
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	4620      	mov	r0, r4
 8005dd6:	4629      	mov	r1, r5
 8005dd8:	f7fa fe58 	bl	8000a8c <__aeabi_dcmplt>
 8005ddc:	b140      	cbz	r0, 8005df0 <_dtoa_r+0x168>
 8005dde:	4638      	mov	r0, r7
 8005de0:	f7fa fb78 	bl	80004d4 <__aeabi_i2d>
 8005de4:	4622      	mov	r2, r4
 8005de6:	462b      	mov	r3, r5
 8005de8:	f7fa fe46 	bl	8000a78 <__aeabi_dcmpeq>
 8005dec:	b900      	cbnz	r0, 8005df0 <_dtoa_r+0x168>
 8005dee:	3f01      	subs	r7, #1
 8005df0:	2f16      	cmp	r7, #22
 8005df2:	d852      	bhi.n	8005e9a <_dtoa_r+0x212>
 8005df4:	4b5d      	ldr	r3, [pc, #372]	@ (8005f6c <_dtoa_r+0x2e4>)
 8005df6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dfe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005e02:	f7fa fe43 	bl	8000a8c <__aeabi_dcmplt>
 8005e06:	2800      	cmp	r0, #0
 8005e08:	d049      	beq.n	8005e9e <_dtoa_r+0x216>
 8005e0a:	3f01      	subs	r7, #1
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005e10:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005e12:	1b9b      	subs	r3, r3, r6
 8005e14:	1e5a      	subs	r2, r3, #1
 8005e16:	bf44      	itt	mi
 8005e18:	f1c3 0801 	rsbmi	r8, r3, #1
 8005e1c:	2300      	movmi	r3, #0
 8005e1e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005e20:	bf54      	ite	pl
 8005e22:	f04f 0800 	movpl.w	r8, #0
 8005e26:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005e28:	2f00      	cmp	r7, #0
 8005e2a:	db3a      	blt.n	8005ea2 <_dtoa_r+0x21a>
 8005e2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e2e:	970e      	str	r7, [sp, #56]	@ 0x38
 8005e30:	443b      	add	r3, r7
 8005e32:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e34:	2300      	movs	r3, #0
 8005e36:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e38:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005e3a:	2b09      	cmp	r3, #9
 8005e3c:	d865      	bhi.n	8005f0a <_dtoa_r+0x282>
 8005e3e:	2b05      	cmp	r3, #5
 8005e40:	bfc4      	itt	gt
 8005e42:	3b04      	subgt	r3, #4
 8005e44:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005e46:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005e48:	f1a3 0302 	sub.w	r3, r3, #2
 8005e4c:	bfcc      	ite	gt
 8005e4e:	2400      	movgt	r4, #0
 8005e50:	2401      	movle	r4, #1
 8005e52:	2b03      	cmp	r3, #3
 8005e54:	d864      	bhi.n	8005f20 <_dtoa_r+0x298>
 8005e56:	e8df f003 	tbb	[pc, r3]
 8005e5a:	382b      	.short	0x382b
 8005e5c:	5636      	.short	0x5636
 8005e5e:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005e62:	441e      	add	r6, r3
 8005e64:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005e68:	2b20      	cmp	r3, #32
 8005e6a:	bfc1      	itttt	gt
 8005e6c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005e70:	fa08 f803 	lslgt.w	r8, r8, r3
 8005e74:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005e78:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005e7c:	bfd6      	itet	le
 8005e7e:	f1c3 0320 	rsble	r3, r3, #32
 8005e82:	ea48 0003 	orrgt.w	r0, r8, r3
 8005e86:	fa04 f003 	lslle.w	r0, r4, r3
 8005e8a:	f7fa fb13 	bl	80004b4 <__aeabi_ui2d>
 8005e8e:	2201      	movs	r2, #1
 8005e90:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005e94:	3e01      	subs	r6, #1
 8005e96:	9212      	str	r2, [sp, #72]	@ 0x48
 8005e98:	e776      	b.n	8005d88 <_dtoa_r+0x100>
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	e7b7      	b.n	8005e0e <_dtoa_r+0x186>
 8005e9e:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005ea0:	e7b6      	b.n	8005e10 <_dtoa_r+0x188>
 8005ea2:	427b      	negs	r3, r7
 8005ea4:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	eba8 0807 	sub.w	r8, r8, r7
 8005eac:	930e      	str	r3, [sp, #56]	@ 0x38
 8005eae:	e7c3      	b.n	8005e38 <_dtoa_r+0x1b0>
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005eb4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	dc35      	bgt.n	8005f26 <_dtoa_r+0x29e>
 8005eba:	2301      	movs	r3, #1
 8005ebc:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005ec0:	461a      	mov	r2, r3
 8005ec2:	9221      	str	r2, [sp, #132]	@ 0x84
 8005ec4:	e00b      	b.n	8005ede <_dtoa_r+0x256>
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	e7f3      	b.n	8005eb2 <_dtoa_r+0x22a>
 8005eca:	2300      	movs	r3, #0
 8005ecc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005ece:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005ed0:	18fb      	adds	r3, r7, r3
 8005ed2:	9308      	str	r3, [sp, #32]
 8005ed4:	3301      	adds	r3, #1
 8005ed6:	2b01      	cmp	r3, #1
 8005ed8:	9307      	str	r3, [sp, #28]
 8005eda:	bfb8      	it	lt
 8005edc:	2301      	movlt	r3, #1
 8005ede:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005ee2:	2100      	movs	r1, #0
 8005ee4:	2204      	movs	r2, #4
 8005ee6:	f102 0514 	add.w	r5, r2, #20
 8005eea:	429d      	cmp	r5, r3
 8005eec:	d91f      	bls.n	8005f2e <_dtoa_r+0x2a6>
 8005eee:	6041      	str	r1, [r0, #4]
 8005ef0:	4658      	mov	r0, fp
 8005ef2:	f000 fd91 	bl	8006a18 <_Balloc>
 8005ef6:	4682      	mov	sl, r0
 8005ef8:	2800      	cmp	r0, #0
 8005efa:	d13b      	bne.n	8005f74 <_dtoa_r+0x2ec>
 8005efc:	4b1c      	ldr	r3, [pc, #112]	@ (8005f70 <_dtoa_r+0x2e8>)
 8005efe:	4602      	mov	r2, r0
 8005f00:	f240 11af 	movw	r1, #431	@ 0x1af
 8005f04:	e6d4      	b.n	8005cb0 <_dtoa_r+0x28>
 8005f06:	2301      	movs	r3, #1
 8005f08:	e7e0      	b.n	8005ecc <_dtoa_r+0x244>
 8005f0a:	2401      	movs	r4, #1
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	9320      	str	r3, [sp, #128]	@ 0x80
 8005f10:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005f12:	f04f 33ff 	mov.w	r3, #4294967295
 8005f16:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	2312      	movs	r3, #18
 8005f1e:	e7d0      	b.n	8005ec2 <_dtoa_r+0x23a>
 8005f20:	2301      	movs	r3, #1
 8005f22:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005f24:	e7f5      	b.n	8005f12 <_dtoa_r+0x28a>
 8005f26:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005f28:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005f2c:	e7d7      	b.n	8005ede <_dtoa_r+0x256>
 8005f2e:	3101      	adds	r1, #1
 8005f30:	0052      	lsls	r2, r2, #1
 8005f32:	e7d8      	b.n	8005ee6 <_dtoa_r+0x25e>
 8005f34:	f3af 8000 	nop.w
 8005f38:	636f4361 	.word	0x636f4361
 8005f3c:	3fd287a7 	.word	0x3fd287a7
 8005f40:	8b60c8b3 	.word	0x8b60c8b3
 8005f44:	3fc68a28 	.word	0x3fc68a28
 8005f48:	509f79fb 	.word	0x509f79fb
 8005f4c:	3fd34413 	.word	0x3fd34413
 8005f50:	08009356 	.word	0x08009356
 8005f54:	0800936d 	.word	0x0800936d
 8005f58:	7ff00000 	.word	0x7ff00000
 8005f5c:	08009352 	.word	0x08009352
 8005f60:	08009321 	.word	0x08009321
 8005f64:	08009320 	.word	0x08009320
 8005f68:	3ff80000 	.word	0x3ff80000
 8005f6c:	08009468 	.word	0x08009468
 8005f70:	080093c5 	.word	0x080093c5
 8005f74:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005f78:	6018      	str	r0, [r3, #0]
 8005f7a:	9b07      	ldr	r3, [sp, #28]
 8005f7c:	2b0e      	cmp	r3, #14
 8005f7e:	f200 80a4 	bhi.w	80060ca <_dtoa_r+0x442>
 8005f82:	2c00      	cmp	r4, #0
 8005f84:	f000 80a1 	beq.w	80060ca <_dtoa_r+0x442>
 8005f88:	2f00      	cmp	r7, #0
 8005f8a:	dd33      	ble.n	8005ff4 <_dtoa_r+0x36c>
 8005f8c:	4b86      	ldr	r3, [pc, #536]	@ (80061a8 <_dtoa_r+0x520>)
 8005f8e:	f007 020f 	and.w	r2, r7, #15
 8005f92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f96:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005f9a:	05f8      	lsls	r0, r7, #23
 8005f9c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005fa0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005fa4:	d516      	bpl.n	8005fd4 <_dtoa_r+0x34c>
 8005fa6:	4b81      	ldr	r3, [pc, #516]	@ (80061ac <_dtoa_r+0x524>)
 8005fa8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005fac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005fb0:	f7fa fc24 	bl	80007fc <__aeabi_ddiv>
 8005fb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005fb8:	f004 040f 	and.w	r4, r4, #15
 8005fbc:	2603      	movs	r6, #3
 8005fbe:	4d7b      	ldr	r5, [pc, #492]	@ (80061ac <_dtoa_r+0x524>)
 8005fc0:	b954      	cbnz	r4, 8005fd8 <_dtoa_r+0x350>
 8005fc2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005fc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005fca:	f7fa fc17 	bl	80007fc <__aeabi_ddiv>
 8005fce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005fd2:	e028      	b.n	8006026 <_dtoa_r+0x39e>
 8005fd4:	2602      	movs	r6, #2
 8005fd6:	e7f2      	b.n	8005fbe <_dtoa_r+0x336>
 8005fd8:	07e1      	lsls	r1, r4, #31
 8005fda:	d508      	bpl.n	8005fee <_dtoa_r+0x366>
 8005fdc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005fe0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005fe4:	f7fa fae0 	bl	80005a8 <__aeabi_dmul>
 8005fe8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005fec:	3601      	adds	r6, #1
 8005fee:	1064      	asrs	r4, r4, #1
 8005ff0:	3508      	adds	r5, #8
 8005ff2:	e7e5      	b.n	8005fc0 <_dtoa_r+0x338>
 8005ff4:	f000 80d2 	beq.w	800619c <_dtoa_r+0x514>
 8005ff8:	427c      	negs	r4, r7
 8005ffa:	4b6b      	ldr	r3, [pc, #428]	@ (80061a8 <_dtoa_r+0x520>)
 8005ffc:	4d6b      	ldr	r5, [pc, #428]	@ (80061ac <_dtoa_r+0x524>)
 8005ffe:	f004 020f 	and.w	r2, r4, #15
 8006002:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800600a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800600e:	f7fa facb 	bl	80005a8 <__aeabi_dmul>
 8006012:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006016:	1124      	asrs	r4, r4, #4
 8006018:	2300      	movs	r3, #0
 800601a:	2602      	movs	r6, #2
 800601c:	2c00      	cmp	r4, #0
 800601e:	f040 80b2 	bne.w	8006186 <_dtoa_r+0x4fe>
 8006022:	2b00      	cmp	r3, #0
 8006024:	d1d3      	bne.n	8005fce <_dtoa_r+0x346>
 8006026:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006028:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800602c:	2b00      	cmp	r3, #0
 800602e:	f000 80b7 	beq.w	80061a0 <_dtoa_r+0x518>
 8006032:	4b5f      	ldr	r3, [pc, #380]	@ (80061b0 <_dtoa_r+0x528>)
 8006034:	2200      	movs	r2, #0
 8006036:	4620      	mov	r0, r4
 8006038:	4629      	mov	r1, r5
 800603a:	f7fa fd27 	bl	8000a8c <__aeabi_dcmplt>
 800603e:	2800      	cmp	r0, #0
 8006040:	f000 80ae 	beq.w	80061a0 <_dtoa_r+0x518>
 8006044:	9b07      	ldr	r3, [sp, #28]
 8006046:	2b00      	cmp	r3, #0
 8006048:	f000 80aa 	beq.w	80061a0 <_dtoa_r+0x518>
 800604c:	9b08      	ldr	r3, [sp, #32]
 800604e:	2b00      	cmp	r3, #0
 8006050:	dd37      	ble.n	80060c2 <_dtoa_r+0x43a>
 8006052:	1e7b      	subs	r3, r7, #1
 8006054:	9304      	str	r3, [sp, #16]
 8006056:	4620      	mov	r0, r4
 8006058:	4b56      	ldr	r3, [pc, #344]	@ (80061b4 <_dtoa_r+0x52c>)
 800605a:	2200      	movs	r2, #0
 800605c:	4629      	mov	r1, r5
 800605e:	f7fa faa3 	bl	80005a8 <__aeabi_dmul>
 8006062:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006066:	9c08      	ldr	r4, [sp, #32]
 8006068:	3601      	adds	r6, #1
 800606a:	4630      	mov	r0, r6
 800606c:	f7fa fa32 	bl	80004d4 <__aeabi_i2d>
 8006070:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006074:	f7fa fa98 	bl	80005a8 <__aeabi_dmul>
 8006078:	4b4f      	ldr	r3, [pc, #316]	@ (80061b8 <_dtoa_r+0x530>)
 800607a:	2200      	movs	r2, #0
 800607c:	f7fa f8de 	bl	800023c <__adddf3>
 8006080:	4605      	mov	r5, r0
 8006082:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006086:	2c00      	cmp	r4, #0
 8006088:	f040 809a 	bne.w	80061c0 <_dtoa_r+0x538>
 800608c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006090:	4b4a      	ldr	r3, [pc, #296]	@ (80061bc <_dtoa_r+0x534>)
 8006092:	2200      	movs	r2, #0
 8006094:	f7fa f8d0 	bl	8000238 <__aeabi_dsub>
 8006098:	4602      	mov	r2, r0
 800609a:	460b      	mov	r3, r1
 800609c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80060a0:	462a      	mov	r2, r5
 80060a2:	4633      	mov	r3, r6
 80060a4:	f7fa fd10 	bl	8000ac8 <__aeabi_dcmpgt>
 80060a8:	2800      	cmp	r0, #0
 80060aa:	f040 828e 	bne.w	80065ca <_dtoa_r+0x942>
 80060ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80060b2:	462a      	mov	r2, r5
 80060b4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80060b8:	f7fa fce8 	bl	8000a8c <__aeabi_dcmplt>
 80060bc:	2800      	cmp	r0, #0
 80060be:	f040 8127 	bne.w	8006310 <_dtoa_r+0x688>
 80060c2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80060c6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80060ca:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	f2c0 8163 	blt.w	8006398 <_dtoa_r+0x710>
 80060d2:	2f0e      	cmp	r7, #14
 80060d4:	f300 8160 	bgt.w	8006398 <_dtoa_r+0x710>
 80060d8:	4b33      	ldr	r3, [pc, #204]	@ (80061a8 <_dtoa_r+0x520>)
 80060da:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80060de:	e9d3 3400 	ldrd	r3, r4, [r3]
 80060e2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80060e6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	da03      	bge.n	80060f4 <_dtoa_r+0x46c>
 80060ec:	9b07      	ldr	r3, [sp, #28]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	f340 8100 	ble.w	80062f4 <_dtoa_r+0x66c>
 80060f4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80060f8:	4656      	mov	r6, sl
 80060fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060fe:	4620      	mov	r0, r4
 8006100:	4629      	mov	r1, r5
 8006102:	f7fa fb7b 	bl	80007fc <__aeabi_ddiv>
 8006106:	f7fa fcff 	bl	8000b08 <__aeabi_d2iz>
 800610a:	4680      	mov	r8, r0
 800610c:	f7fa f9e2 	bl	80004d4 <__aeabi_i2d>
 8006110:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006114:	f7fa fa48 	bl	80005a8 <__aeabi_dmul>
 8006118:	4602      	mov	r2, r0
 800611a:	460b      	mov	r3, r1
 800611c:	4620      	mov	r0, r4
 800611e:	4629      	mov	r1, r5
 8006120:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006124:	f7fa f888 	bl	8000238 <__aeabi_dsub>
 8006128:	f806 4b01 	strb.w	r4, [r6], #1
 800612c:	9d07      	ldr	r5, [sp, #28]
 800612e:	eba6 040a 	sub.w	r4, r6, sl
 8006132:	42a5      	cmp	r5, r4
 8006134:	4602      	mov	r2, r0
 8006136:	460b      	mov	r3, r1
 8006138:	f040 8116 	bne.w	8006368 <_dtoa_r+0x6e0>
 800613c:	f7fa f87e 	bl	800023c <__adddf3>
 8006140:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006144:	4604      	mov	r4, r0
 8006146:	460d      	mov	r5, r1
 8006148:	f7fa fcbe 	bl	8000ac8 <__aeabi_dcmpgt>
 800614c:	2800      	cmp	r0, #0
 800614e:	f040 80f8 	bne.w	8006342 <_dtoa_r+0x6ba>
 8006152:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006156:	4620      	mov	r0, r4
 8006158:	4629      	mov	r1, r5
 800615a:	f7fa fc8d 	bl	8000a78 <__aeabi_dcmpeq>
 800615e:	b118      	cbz	r0, 8006168 <_dtoa_r+0x4e0>
 8006160:	f018 0f01 	tst.w	r8, #1
 8006164:	f040 80ed 	bne.w	8006342 <_dtoa_r+0x6ba>
 8006168:	4649      	mov	r1, r9
 800616a:	4658      	mov	r0, fp
 800616c:	f000 fc94 	bl	8006a98 <_Bfree>
 8006170:	2300      	movs	r3, #0
 8006172:	7033      	strb	r3, [r6, #0]
 8006174:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006176:	3701      	adds	r7, #1
 8006178:	601f      	str	r7, [r3, #0]
 800617a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800617c:	2b00      	cmp	r3, #0
 800617e:	f000 8320 	beq.w	80067c2 <_dtoa_r+0xb3a>
 8006182:	601e      	str	r6, [r3, #0]
 8006184:	e31d      	b.n	80067c2 <_dtoa_r+0xb3a>
 8006186:	07e2      	lsls	r2, r4, #31
 8006188:	d505      	bpl.n	8006196 <_dtoa_r+0x50e>
 800618a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800618e:	f7fa fa0b 	bl	80005a8 <__aeabi_dmul>
 8006192:	3601      	adds	r6, #1
 8006194:	2301      	movs	r3, #1
 8006196:	1064      	asrs	r4, r4, #1
 8006198:	3508      	adds	r5, #8
 800619a:	e73f      	b.n	800601c <_dtoa_r+0x394>
 800619c:	2602      	movs	r6, #2
 800619e:	e742      	b.n	8006026 <_dtoa_r+0x39e>
 80061a0:	9c07      	ldr	r4, [sp, #28]
 80061a2:	9704      	str	r7, [sp, #16]
 80061a4:	e761      	b.n	800606a <_dtoa_r+0x3e2>
 80061a6:	bf00      	nop
 80061a8:	08009468 	.word	0x08009468
 80061ac:	08009440 	.word	0x08009440
 80061b0:	3ff00000 	.word	0x3ff00000
 80061b4:	40240000 	.word	0x40240000
 80061b8:	401c0000 	.word	0x401c0000
 80061bc:	40140000 	.word	0x40140000
 80061c0:	4b70      	ldr	r3, [pc, #448]	@ (8006384 <_dtoa_r+0x6fc>)
 80061c2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80061c4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80061c8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80061cc:	4454      	add	r4, sl
 80061ce:	2900      	cmp	r1, #0
 80061d0:	d045      	beq.n	800625e <_dtoa_r+0x5d6>
 80061d2:	496d      	ldr	r1, [pc, #436]	@ (8006388 <_dtoa_r+0x700>)
 80061d4:	2000      	movs	r0, #0
 80061d6:	f7fa fb11 	bl	80007fc <__aeabi_ddiv>
 80061da:	4633      	mov	r3, r6
 80061dc:	462a      	mov	r2, r5
 80061de:	f7fa f82b 	bl	8000238 <__aeabi_dsub>
 80061e2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80061e6:	4656      	mov	r6, sl
 80061e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80061ec:	f7fa fc8c 	bl	8000b08 <__aeabi_d2iz>
 80061f0:	4605      	mov	r5, r0
 80061f2:	f7fa f96f 	bl	80004d4 <__aeabi_i2d>
 80061f6:	4602      	mov	r2, r0
 80061f8:	460b      	mov	r3, r1
 80061fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80061fe:	f7fa f81b 	bl	8000238 <__aeabi_dsub>
 8006202:	3530      	adds	r5, #48	@ 0x30
 8006204:	4602      	mov	r2, r0
 8006206:	460b      	mov	r3, r1
 8006208:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800620c:	f806 5b01 	strb.w	r5, [r6], #1
 8006210:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006214:	f7fa fc3a 	bl	8000a8c <__aeabi_dcmplt>
 8006218:	2800      	cmp	r0, #0
 800621a:	d163      	bne.n	80062e4 <_dtoa_r+0x65c>
 800621c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006220:	495a      	ldr	r1, [pc, #360]	@ (800638c <_dtoa_r+0x704>)
 8006222:	2000      	movs	r0, #0
 8006224:	f7fa f808 	bl	8000238 <__aeabi_dsub>
 8006228:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800622c:	f7fa fc2e 	bl	8000a8c <__aeabi_dcmplt>
 8006230:	2800      	cmp	r0, #0
 8006232:	f040 8087 	bne.w	8006344 <_dtoa_r+0x6bc>
 8006236:	42a6      	cmp	r6, r4
 8006238:	f43f af43 	beq.w	80060c2 <_dtoa_r+0x43a>
 800623c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006240:	4b53      	ldr	r3, [pc, #332]	@ (8006390 <_dtoa_r+0x708>)
 8006242:	2200      	movs	r2, #0
 8006244:	f7fa f9b0 	bl	80005a8 <__aeabi_dmul>
 8006248:	4b51      	ldr	r3, [pc, #324]	@ (8006390 <_dtoa_r+0x708>)
 800624a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800624e:	2200      	movs	r2, #0
 8006250:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006254:	f7fa f9a8 	bl	80005a8 <__aeabi_dmul>
 8006258:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800625c:	e7c4      	b.n	80061e8 <_dtoa_r+0x560>
 800625e:	4631      	mov	r1, r6
 8006260:	4628      	mov	r0, r5
 8006262:	f7fa f9a1 	bl	80005a8 <__aeabi_dmul>
 8006266:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800626a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800626c:	4656      	mov	r6, sl
 800626e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006272:	f7fa fc49 	bl	8000b08 <__aeabi_d2iz>
 8006276:	4605      	mov	r5, r0
 8006278:	f7fa f92c 	bl	80004d4 <__aeabi_i2d>
 800627c:	4602      	mov	r2, r0
 800627e:	460b      	mov	r3, r1
 8006280:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006284:	f7f9 ffd8 	bl	8000238 <__aeabi_dsub>
 8006288:	3530      	adds	r5, #48	@ 0x30
 800628a:	f806 5b01 	strb.w	r5, [r6], #1
 800628e:	4602      	mov	r2, r0
 8006290:	460b      	mov	r3, r1
 8006292:	42a6      	cmp	r6, r4
 8006294:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006298:	f04f 0200 	mov.w	r2, #0
 800629c:	d124      	bne.n	80062e8 <_dtoa_r+0x660>
 800629e:	4b3a      	ldr	r3, [pc, #232]	@ (8006388 <_dtoa_r+0x700>)
 80062a0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80062a4:	f7f9 ffca 	bl	800023c <__adddf3>
 80062a8:	4602      	mov	r2, r0
 80062aa:	460b      	mov	r3, r1
 80062ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80062b0:	f7fa fc0a 	bl	8000ac8 <__aeabi_dcmpgt>
 80062b4:	2800      	cmp	r0, #0
 80062b6:	d145      	bne.n	8006344 <_dtoa_r+0x6bc>
 80062b8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80062bc:	4932      	ldr	r1, [pc, #200]	@ (8006388 <_dtoa_r+0x700>)
 80062be:	2000      	movs	r0, #0
 80062c0:	f7f9 ffba 	bl	8000238 <__aeabi_dsub>
 80062c4:	4602      	mov	r2, r0
 80062c6:	460b      	mov	r3, r1
 80062c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80062cc:	f7fa fbde 	bl	8000a8c <__aeabi_dcmplt>
 80062d0:	2800      	cmp	r0, #0
 80062d2:	f43f aef6 	beq.w	80060c2 <_dtoa_r+0x43a>
 80062d6:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80062d8:	1e73      	subs	r3, r6, #1
 80062da:	9313      	str	r3, [sp, #76]	@ 0x4c
 80062dc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80062e0:	2b30      	cmp	r3, #48	@ 0x30
 80062e2:	d0f8      	beq.n	80062d6 <_dtoa_r+0x64e>
 80062e4:	9f04      	ldr	r7, [sp, #16]
 80062e6:	e73f      	b.n	8006168 <_dtoa_r+0x4e0>
 80062e8:	4b29      	ldr	r3, [pc, #164]	@ (8006390 <_dtoa_r+0x708>)
 80062ea:	f7fa f95d 	bl	80005a8 <__aeabi_dmul>
 80062ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062f2:	e7bc      	b.n	800626e <_dtoa_r+0x5e6>
 80062f4:	d10c      	bne.n	8006310 <_dtoa_r+0x688>
 80062f6:	4b27      	ldr	r3, [pc, #156]	@ (8006394 <_dtoa_r+0x70c>)
 80062f8:	2200      	movs	r2, #0
 80062fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80062fe:	f7fa f953 	bl	80005a8 <__aeabi_dmul>
 8006302:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006306:	f7fa fbd5 	bl	8000ab4 <__aeabi_dcmpge>
 800630a:	2800      	cmp	r0, #0
 800630c:	f000 815b 	beq.w	80065c6 <_dtoa_r+0x93e>
 8006310:	2400      	movs	r4, #0
 8006312:	4625      	mov	r5, r4
 8006314:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006316:	43db      	mvns	r3, r3
 8006318:	9304      	str	r3, [sp, #16]
 800631a:	4656      	mov	r6, sl
 800631c:	2700      	movs	r7, #0
 800631e:	4621      	mov	r1, r4
 8006320:	4658      	mov	r0, fp
 8006322:	f000 fbb9 	bl	8006a98 <_Bfree>
 8006326:	2d00      	cmp	r5, #0
 8006328:	d0dc      	beq.n	80062e4 <_dtoa_r+0x65c>
 800632a:	b12f      	cbz	r7, 8006338 <_dtoa_r+0x6b0>
 800632c:	42af      	cmp	r7, r5
 800632e:	d003      	beq.n	8006338 <_dtoa_r+0x6b0>
 8006330:	4639      	mov	r1, r7
 8006332:	4658      	mov	r0, fp
 8006334:	f000 fbb0 	bl	8006a98 <_Bfree>
 8006338:	4629      	mov	r1, r5
 800633a:	4658      	mov	r0, fp
 800633c:	f000 fbac 	bl	8006a98 <_Bfree>
 8006340:	e7d0      	b.n	80062e4 <_dtoa_r+0x65c>
 8006342:	9704      	str	r7, [sp, #16]
 8006344:	4633      	mov	r3, r6
 8006346:	461e      	mov	r6, r3
 8006348:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800634c:	2a39      	cmp	r2, #57	@ 0x39
 800634e:	d107      	bne.n	8006360 <_dtoa_r+0x6d8>
 8006350:	459a      	cmp	sl, r3
 8006352:	d1f8      	bne.n	8006346 <_dtoa_r+0x6be>
 8006354:	9a04      	ldr	r2, [sp, #16]
 8006356:	3201      	adds	r2, #1
 8006358:	9204      	str	r2, [sp, #16]
 800635a:	2230      	movs	r2, #48	@ 0x30
 800635c:	f88a 2000 	strb.w	r2, [sl]
 8006360:	781a      	ldrb	r2, [r3, #0]
 8006362:	3201      	adds	r2, #1
 8006364:	701a      	strb	r2, [r3, #0]
 8006366:	e7bd      	b.n	80062e4 <_dtoa_r+0x65c>
 8006368:	4b09      	ldr	r3, [pc, #36]	@ (8006390 <_dtoa_r+0x708>)
 800636a:	2200      	movs	r2, #0
 800636c:	f7fa f91c 	bl	80005a8 <__aeabi_dmul>
 8006370:	2200      	movs	r2, #0
 8006372:	2300      	movs	r3, #0
 8006374:	4604      	mov	r4, r0
 8006376:	460d      	mov	r5, r1
 8006378:	f7fa fb7e 	bl	8000a78 <__aeabi_dcmpeq>
 800637c:	2800      	cmp	r0, #0
 800637e:	f43f aebc 	beq.w	80060fa <_dtoa_r+0x472>
 8006382:	e6f1      	b.n	8006168 <_dtoa_r+0x4e0>
 8006384:	08009468 	.word	0x08009468
 8006388:	3fe00000 	.word	0x3fe00000
 800638c:	3ff00000 	.word	0x3ff00000
 8006390:	40240000 	.word	0x40240000
 8006394:	40140000 	.word	0x40140000
 8006398:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800639a:	2a00      	cmp	r2, #0
 800639c:	f000 80db 	beq.w	8006556 <_dtoa_r+0x8ce>
 80063a0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80063a2:	2a01      	cmp	r2, #1
 80063a4:	f300 80bf 	bgt.w	8006526 <_dtoa_r+0x89e>
 80063a8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80063aa:	2a00      	cmp	r2, #0
 80063ac:	f000 80b7 	beq.w	800651e <_dtoa_r+0x896>
 80063b0:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80063b4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80063b6:	4646      	mov	r6, r8
 80063b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80063ba:	2101      	movs	r1, #1
 80063bc:	441a      	add	r2, r3
 80063be:	4658      	mov	r0, fp
 80063c0:	4498      	add	r8, r3
 80063c2:	9209      	str	r2, [sp, #36]	@ 0x24
 80063c4:	f000 fc66 	bl	8006c94 <__i2b>
 80063c8:	4605      	mov	r5, r0
 80063ca:	b15e      	cbz	r6, 80063e4 <_dtoa_r+0x75c>
 80063cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	dd08      	ble.n	80063e4 <_dtoa_r+0x75c>
 80063d2:	42b3      	cmp	r3, r6
 80063d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80063d6:	bfa8      	it	ge
 80063d8:	4633      	movge	r3, r6
 80063da:	eba8 0803 	sub.w	r8, r8, r3
 80063de:	1af6      	subs	r6, r6, r3
 80063e0:	1ad3      	subs	r3, r2, r3
 80063e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80063e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80063e6:	b1f3      	cbz	r3, 8006426 <_dtoa_r+0x79e>
 80063e8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	f000 80b7 	beq.w	800655e <_dtoa_r+0x8d6>
 80063f0:	b18c      	cbz	r4, 8006416 <_dtoa_r+0x78e>
 80063f2:	4629      	mov	r1, r5
 80063f4:	4622      	mov	r2, r4
 80063f6:	4658      	mov	r0, fp
 80063f8:	f000 fd0c 	bl	8006e14 <__pow5mult>
 80063fc:	464a      	mov	r2, r9
 80063fe:	4601      	mov	r1, r0
 8006400:	4605      	mov	r5, r0
 8006402:	4658      	mov	r0, fp
 8006404:	f000 fc5c 	bl	8006cc0 <__multiply>
 8006408:	4649      	mov	r1, r9
 800640a:	9004      	str	r0, [sp, #16]
 800640c:	4658      	mov	r0, fp
 800640e:	f000 fb43 	bl	8006a98 <_Bfree>
 8006412:	9b04      	ldr	r3, [sp, #16]
 8006414:	4699      	mov	r9, r3
 8006416:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006418:	1b1a      	subs	r2, r3, r4
 800641a:	d004      	beq.n	8006426 <_dtoa_r+0x79e>
 800641c:	4649      	mov	r1, r9
 800641e:	4658      	mov	r0, fp
 8006420:	f000 fcf8 	bl	8006e14 <__pow5mult>
 8006424:	4681      	mov	r9, r0
 8006426:	2101      	movs	r1, #1
 8006428:	4658      	mov	r0, fp
 800642a:	f000 fc33 	bl	8006c94 <__i2b>
 800642e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006430:	4604      	mov	r4, r0
 8006432:	2b00      	cmp	r3, #0
 8006434:	f000 81c9 	beq.w	80067ca <_dtoa_r+0xb42>
 8006438:	461a      	mov	r2, r3
 800643a:	4601      	mov	r1, r0
 800643c:	4658      	mov	r0, fp
 800643e:	f000 fce9 	bl	8006e14 <__pow5mult>
 8006442:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006444:	2b01      	cmp	r3, #1
 8006446:	4604      	mov	r4, r0
 8006448:	f300 808f 	bgt.w	800656a <_dtoa_r+0x8e2>
 800644c:	9b02      	ldr	r3, [sp, #8]
 800644e:	2b00      	cmp	r3, #0
 8006450:	f040 8087 	bne.w	8006562 <_dtoa_r+0x8da>
 8006454:	9b03      	ldr	r3, [sp, #12]
 8006456:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800645a:	2b00      	cmp	r3, #0
 800645c:	f040 8083 	bne.w	8006566 <_dtoa_r+0x8de>
 8006460:	9b03      	ldr	r3, [sp, #12]
 8006462:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006466:	0d1b      	lsrs	r3, r3, #20
 8006468:	051b      	lsls	r3, r3, #20
 800646a:	b12b      	cbz	r3, 8006478 <_dtoa_r+0x7f0>
 800646c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800646e:	3301      	adds	r3, #1
 8006470:	9309      	str	r3, [sp, #36]	@ 0x24
 8006472:	f108 0801 	add.w	r8, r8, #1
 8006476:	2301      	movs	r3, #1
 8006478:	930a      	str	r3, [sp, #40]	@ 0x28
 800647a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800647c:	2b00      	cmp	r3, #0
 800647e:	f000 81aa 	beq.w	80067d6 <_dtoa_r+0xb4e>
 8006482:	6923      	ldr	r3, [r4, #16]
 8006484:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006488:	6918      	ldr	r0, [r3, #16]
 800648a:	f000 fbb7 	bl	8006bfc <__hi0bits>
 800648e:	f1c0 0020 	rsb	r0, r0, #32
 8006492:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006494:	4418      	add	r0, r3
 8006496:	f010 001f 	ands.w	r0, r0, #31
 800649a:	d071      	beq.n	8006580 <_dtoa_r+0x8f8>
 800649c:	f1c0 0320 	rsb	r3, r0, #32
 80064a0:	2b04      	cmp	r3, #4
 80064a2:	dd65      	ble.n	8006570 <_dtoa_r+0x8e8>
 80064a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064a6:	f1c0 001c 	rsb	r0, r0, #28
 80064aa:	4403      	add	r3, r0
 80064ac:	4480      	add	r8, r0
 80064ae:	4406      	add	r6, r0
 80064b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80064b2:	f1b8 0f00 	cmp.w	r8, #0
 80064b6:	dd05      	ble.n	80064c4 <_dtoa_r+0x83c>
 80064b8:	4649      	mov	r1, r9
 80064ba:	4642      	mov	r2, r8
 80064bc:	4658      	mov	r0, fp
 80064be:	f000 fd03 	bl	8006ec8 <__lshift>
 80064c2:	4681      	mov	r9, r0
 80064c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	dd05      	ble.n	80064d6 <_dtoa_r+0x84e>
 80064ca:	4621      	mov	r1, r4
 80064cc:	461a      	mov	r2, r3
 80064ce:	4658      	mov	r0, fp
 80064d0:	f000 fcfa 	bl	8006ec8 <__lshift>
 80064d4:	4604      	mov	r4, r0
 80064d6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d053      	beq.n	8006584 <_dtoa_r+0x8fc>
 80064dc:	4621      	mov	r1, r4
 80064de:	4648      	mov	r0, r9
 80064e0:	f000 fd5e 	bl	8006fa0 <__mcmp>
 80064e4:	2800      	cmp	r0, #0
 80064e6:	da4d      	bge.n	8006584 <_dtoa_r+0x8fc>
 80064e8:	1e7b      	subs	r3, r7, #1
 80064ea:	9304      	str	r3, [sp, #16]
 80064ec:	4649      	mov	r1, r9
 80064ee:	2300      	movs	r3, #0
 80064f0:	220a      	movs	r2, #10
 80064f2:	4658      	mov	r0, fp
 80064f4:	f000 faf2 	bl	8006adc <__multadd>
 80064f8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80064fa:	4681      	mov	r9, r0
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	f000 816c 	beq.w	80067da <_dtoa_r+0xb52>
 8006502:	2300      	movs	r3, #0
 8006504:	4629      	mov	r1, r5
 8006506:	220a      	movs	r2, #10
 8006508:	4658      	mov	r0, fp
 800650a:	f000 fae7 	bl	8006adc <__multadd>
 800650e:	9b08      	ldr	r3, [sp, #32]
 8006510:	2b00      	cmp	r3, #0
 8006512:	4605      	mov	r5, r0
 8006514:	dc61      	bgt.n	80065da <_dtoa_r+0x952>
 8006516:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006518:	2b02      	cmp	r3, #2
 800651a:	dc3b      	bgt.n	8006594 <_dtoa_r+0x90c>
 800651c:	e05d      	b.n	80065da <_dtoa_r+0x952>
 800651e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006520:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006524:	e746      	b.n	80063b4 <_dtoa_r+0x72c>
 8006526:	9b07      	ldr	r3, [sp, #28]
 8006528:	1e5c      	subs	r4, r3, #1
 800652a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800652c:	42a3      	cmp	r3, r4
 800652e:	bfbf      	itttt	lt
 8006530:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006532:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8006534:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006536:	1ae3      	sublt	r3, r4, r3
 8006538:	bfb4      	ite	lt
 800653a:	18d2      	addlt	r2, r2, r3
 800653c:	1b1c      	subge	r4, r3, r4
 800653e:	9b07      	ldr	r3, [sp, #28]
 8006540:	bfbc      	itt	lt
 8006542:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8006544:	2400      	movlt	r4, #0
 8006546:	2b00      	cmp	r3, #0
 8006548:	bfb5      	itete	lt
 800654a:	eba8 0603 	sublt.w	r6, r8, r3
 800654e:	9b07      	ldrge	r3, [sp, #28]
 8006550:	2300      	movlt	r3, #0
 8006552:	4646      	movge	r6, r8
 8006554:	e730      	b.n	80063b8 <_dtoa_r+0x730>
 8006556:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006558:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800655a:	4646      	mov	r6, r8
 800655c:	e735      	b.n	80063ca <_dtoa_r+0x742>
 800655e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006560:	e75c      	b.n	800641c <_dtoa_r+0x794>
 8006562:	2300      	movs	r3, #0
 8006564:	e788      	b.n	8006478 <_dtoa_r+0x7f0>
 8006566:	9b02      	ldr	r3, [sp, #8]
 8006568:	e786      	b.n	8006478 <_dtoa_r+0x7f0>
 800656a:	2300      	movs	r3, #0
 800656c:	930a      	str	r3, [sp, #40]	@ 0x28
 800656e:	e788      	b.n	8006482 <_dtoa_r+0x7fa>
 8006570:	d09f      	beq.n	80064b2 <_dtoa_r+0x82a>
 8006572:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006574:	331c      	adds	r3, #28
 8006576:	441a      	add	r2, r3
 8006578:	4498      	add	r8, r3
 800657a:	441e      	add	r6, r3
 800657c:	9209      	str	r2, [sp, #36]	@ 0x24
 800657e:	e798      	b.n	80064b2 <_dtoa_r+0x82a>
 8006580:	4603      	mov	r3, r0
 8006582:	e7f6      	b.n	8006572 <_dtoa_r+0x8ea>
 8006584:	9b07      	ldr	r3, [sp, #28]
 8006586:	9704      	str	r7, [sp, #16]
 8006588:	2b00      	cmp	r3, #0
 800658a:	dc20      	bgt.n	80065ce <_dtoa_r+0x946>
 800658c:	9308      	str	r3, [sp, #32]
 800658e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006590:	2b02      	cmp	r3, #2
 8006592:	dd1e      	ble.n	80065d2 <_dtoa_r+0x94a>
 8006594:	9b08      	ldr	r3, [sp, #32]
 8006596:	2b00      	cmp	r3, #0
 8006598:	f47f aebc 	bne.w	8006314 <_dtoa_r+0x68c>
 800659c:	4621      	mov	r1, r4
 800659e:	2205      	movs	r2, #5
 80065a0:	4658      	mov	r0, fp
 80065a2:	f000 fa9b 	bl	8006adc <__multadd>
 80065a6:	4601      	mov	r1, r0
 80065a8:	4604      	mov	r4, r0
 80065aa:	4648      	mov	r0, r9
 80065ac:	f000 fcf8 	bl	8006fa0 <__mcmp>
 80065b0:	2800      	cmp	r0, #0
 80065b2:	f77f aeaf 	ble.w	8006314 <_dtoa_r+0x68c>
 80065b6:	4656      	mov	r6, sl
 80065b8:	2331      	movs	r3, #49	@ 0x31
 80065ba:	f806 3b01 	strb.w	r3, [r6], #1
 80065be:	9b04      	ldr	r3, [sp, #16]
 80065c0:	3301      	adds	r3, #1
 80065c2:	9304      	str	r3, [sp, #16]
 80065c4:	e6aa      	b.n	800631c <_dtoa_r+0x694>
 80065c6:	9c07      	ldr	r4, [sp, #28]
 80065c8:	9704      	str	r7, [sp, #16]
 80065ca:	4625      	mov	r5, r4
 80065cc:	e7f3      	b.n	80065b6 <_dtoa_r+0x92e>
 80065ce:	9b07      	ldr	r3, [sp, #28]
 80065d0:	9308      	str	r3, [sp, #32]
 80065d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	f000 8104 	beq.w	80067e2 <_dtoa_r+0xb5a>
 80065da:	2e00      	cmp	r6, #0
 80065dc:	dd05      	ble.n	80065ea <_dtoa_r+0x962>
 80065de:	4629      	mov	r1, r5
 80065e0:	4632      	mov	r2, r6
 80065e2:	4658      	mov	r0, fp
 80065e4:	f000 fc70 	bl	8006ec8 <__lshift>
 80065e8:	4605      	mov	r5, r0
 80065ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d05a      	beq.n	80066a6 <_dtoa_r+0xa1e>
 80065f0:	6869      	ldr	r1, [r5, #4]
 80065f2:	4658      	mov	r0, fp
 80065f4:	f000 fa10 	bl	8006a18 <_Balloc>
 80065f8:	4606      	mov	r6, r0
 80065fa:	b928      	cbnz	r0, 8006608 <_dtoa_r+0x980>
 80065fc:	4b84      	ldr	r3, [pc, #528]	@ (8006810 <_dtoa_r+0xb88>)
 80065fe:	4602      	mov	r2, r0
 8006600:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006604:	f7ff bb54 	b.w	8005cb0 <_dtoa_r+0x28>
 8006608:	692a      	ldr	r2, [r5, #16]
 800660a:	3202      	adds	r2, #2
 800660c:	0092      	lsls	r2, r2, #2
 800660e:	f105 010c 	add.w	r1, r5, #12
 8006612:	300c      	adds	r0, #12
 8006614:	f001 ff5e 	bl	80084d4 <memcpy>
 8006618:	2201      	movs	r2, #1
 800661a:	4631      	mov	r1, r6
 800661c:	4658      	mov	r0, fp
 800661e:	f000 fc53 	bl	8006ec8 <__lshift>
 8006622:	f10a 0301 	add.w	r3, sl, #1
 8006626:	9307      	str	r3, [sp, #28]
 8006628:	9b08      	ldr	r3, [sp, #32]
 800662a:	4453      	add	r3, sl
 800662c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800662e:	9b02      	ldr	r3, [sp, #8]
 8006630:	f003 0301 	and.w	r3, r3, #1
 8006634:	462f      	mov	r7, r5
 8006636:	930a      	str	r3, [sp, #40]	@ 0x28
 8006638:	4605      	mov	r5, r0
 800663a:	9b07      	ldr	r3, [sp, #28]
 800663c:	4621      	mov	r1, r4
 800663e:	3b01      	subs	r3, #1
 8006640:	4648      	mov	r0, r9
 8006642:	9302      	str	r3, [sp, #8]
 8006644:	f7ff fa96 	bl	8005b74 <quorem>
 8006648:	4639      	mov	r1, r7
 800664a:	9008      	str	r0, [sp, #32]
 800664c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006650:	4648      	mov	r0, r9
 8006652:	f000 fca5 	bl	8006fa0 <__mcmp>
 8006656:	462a      	mov	r2, r5
 8006658:	9009      	str	r0, [sp, #36]	@ 0x24
 800665a:	4621      	mov	r1, r4
 800665c:	4658      	mov	r0, fp
 800665e:	f000 fcbb 	bl	8006fd8 <__mdiff>
 8006662:	68c2      	ldr	r2, [r0, #12]
 8006664:	4606      	mov	r6, r0
 8006666:	bb02      	cbnz	r2, 80066aa <_dtoa_r+0xa22>
 8006668:	4601      	mov	r1, r0
 800666a:	4648      	mov	r0, r9
 800666c:	f000 fc98 	bl	8006fa0 <__mcmp>
 8006670:	4602      	mov	r2, r0
 8006672:	4631      	mov	r1, r6
 8006674:	4658      	mov	r0, fp
 8006676:	920c      	str	r2, [sp, #48]	@ 0x30
 8006678:	f000 fa0e 	bl	8006a98 <_Bfree>
 800667c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800667e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006680:	9e07      	ldr	r6, [sp, #28]
 8006682:	ea43 0102 	orr.w	r1, r3, r2
 8006686:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006688:	4319      	orrs	r1, r3
 800668a:	d110      	bne.n	80066ae <_dtoa_r+0xa26>
 800668c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006690:	d029      	beq.n	80066e6 <_dtoa_r+0xa5e>
 8006692:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006694:	2b00      	cmp	r3, #0
 8006696:	dd02      	ble.n	800669e <_dtoa_r+0xa16>
 8006698:	9b08      	ldr	r3, [sp, #32]
 800669a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800669e:	9b02      	ldr	r3, [sp, #8]
 80066a0:	f883 8000 	strb.w	r8, [r3]
 80066a4:	e63b      	b.n	800631e <_dtoa_r+0x696>
 80066a6:	4628      	mov	r0, r5
 80066a8:	e7bb      	b.n	8006622 <_dtoa_r+0x99a>
 80066aa:	2201      	movs	r2, #1
 80066ac:	e7e1      	b.n	8006672 <_dtoa_r+0x9ea>
 80066ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	db04      	blt.n	80066be <_dtoa_r+0xa36>
 80066b4:	9920      	ldr	r1, [sp, #128]	@ 0x80
 80066b6:	430b      	orrs	r3, r1
 80066b8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80066ba:	430b      	orrs	r3, r1
 80066bc:	d120      	bne.n	8006700 <_dtoa_r+0xa78>
 80066be:	2a00      	cmp	r2, #0
 80066c0:	dded      	ble.n	800669e <_dtoa_r+0xa16>
 80066c2:	4649      	mov	r1, r9
 80066c4:	2201      	movs	r2, #1
 80066c6:	4658      	mov	r0, fp
 80066c8:	f000 fbfe 	bl	8006ec8 <__lshift>
 80066cc:	4621      	mov	r1, r4
 80066ce:	4681      	mov	r9, r0
 80066d0:	f000 fc66 	bl	8006fa0 <__mcmp>
 80066d4:	2800      	cmp	r0, #0
 80066d6:	dc03      	bgt.n	80066e0 <_dtoa_r+0xa58>
 80066d8:	d1e1      	bne.n	800669e <_dtoa_r+0xa16>
 80066da:	f018 0f01 	tst.w	r8, #1
 80066de:	d0de      	beq.n	800669e <_dtoa_r+0xa16>
 80066e0:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80066e4:	d1d8      	bne.n	8006698 <_dtoa_r+0xa10>
 80066e6:	9a02      	ldr	r2, [sp, #8]
 80066e8:	2339      	movs	r3, #57	@ 0x39
 80066ea:	7013      	strb	r3, [r2, #0]
 80066ec:	4633      	mov	r3, r6
 80066ee:	461e      	mov	r6, r3
 80066f0:	3b01      	subs	r3, #1
 80066f2:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80066f6:	2a39      	cmp	r2, #57	@ 0x39
 80066f8:	d052      	beq.n	80067a0 <_dtoa_r+0xb18>
 80066fa:	3201      	adds	r2, #1
 80066fc:	701a      	strb	r2, [r3, #0]
 80066fe:	e60e      	b.n	800631e <_dtoa_r+0x696>
 8006700:	2a00      	cmp	r2, #0
 8006702:	dd07      	ble.n	8006714 <_dtoa_r+0xa8c>
 8006704:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006708:	d0ed      	beq.n	80066e6 <_dtoa_r+0xa5e>
 800670a:	9a02      	ldr	r2, [sp, #8]
 800670c:	f108 0301 	add.w	r3, r8, #1
 8006710:	7013      	strb	r3, [r2, #0]
 8006712:	e604      	b.n	800631e <_dtoa_r+0x696>
 8006714:	9b07      	ldr	r3, [sp, #28]
 8006716:	9a07      	ldr	r2, [sp, #28]
 8006718:	f803 8c01 	strb.w	r8, [r3, #-1]
 800671c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800671e:	4293      	cmp	r3, r2
 8006720:	d028      	beq.n	8006774 <_dtoa_r+0xaec>
 8006722:	4649      	mov	r1, r9
 8006724:	2300      	movs	r3, #0
 8006726:	220a      	movs	r2, #10
 8006728:	4658      	mov	r0, fp
 800672a:	f000 f9d7 	bl	8006adc <__multadd>
 800672e:	42af      	cmp	r7, r5
 8006730:	4681      	mov	r9, r0
 8006732:	f04f 0300 	mov.w	r3, #0
 8006736:	f04f 020a 	mov.w	r2, #10
 800673a:	4639      	mov	r1, r7
 800673c:	4658      	mov	r0, fp
 800673e:	d107      	bne.n	8006750 <_dtoa_r+0xac8>
 8006740:	f000 f9cc 	bl	8006adc <__multadd>
 8006744:	4607      	mov	r7, r0
 8006746:	4605      	mov	r5, r0
 8006748:	9b07      	ldr	r3, [sp, #28]
 800674a:	3301      	adds	r3, #1
 800674c:	9307      	str	r3, [sp, #28]
 800674e:	e774      	b.n	800663a <_dtoa_r+0x9b2>
 8006750:	f000 f9c4 	bl	8006adc <__multadd>
 8006754:	4629      	mov	r1, r5
 8006756:	4607      	mov	r7, r0
 8006758:	2300      	movs	r3, #0
 800675a:	220a      	movs	r2, #10
 800675c:	4658      	mov	r0, fp
 800675e:	f000 f9bd 	bl	8006adc <__multadd>
 8006762:	4605      	mov	r5, r0
 8006764:	e7f0      	b.n	8006748 <_dtoa_r+0xac0>
 8006766:	9b08      	ldr	r3, [sp, #32]
 8006768:	2b00      	cmp	r3, #0
 800676a:	bfcc      	ite	gt
 800676c:	461e      	movgt	r6, r3
 800676e:	2601      	movle	r6, #1
 8006770:	4456      	add	r6, sl
 8006772:	2700      	movs	r7, #0
 8006774:	4649      	mov	r1, r9
 8006776:	2201      	movs	r2, #1
 8006778:	4658      	mov	r0, fp
 800677a:	f000 fba5 	bl	8006ec8 <__lshift>
 800677e:	4621      	mov	r1, r4
 8006780:	4681      	mov	r9, r0
 8006782:	f000 fc0d 	bl	8006fa0 <__mcmp>
 8006786:	2800      	cmp	r0, #0
 8006788:	dcb0      	bgt.n	80066ec <_dtoa_r+0xa64>
 800678a:	d102      	bne.n	8006792 <_dtoa_r+0xb0a>
 800678c:	f018 0f01 	tst.w	r8, #1
 8006790:	d1ac      	bne.n	80066ec <_dtoa_r+0xa64>
 8006792:	4633      	mov	r3, r6
 8006794:	461e      	mov	r6, r3
 8006796:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800679a:	2a30      	cmp	r2, #48	@ 0x30
 800679c:	d0fa      	beq.n	8006794 <_dtoa_r+0xb0c>
 800679e:	e5be      	b.n	800631e <_dtoa_r+0x696>
 80067a0:	459a      	cmp	sl, r3
 80067a2:	d1a4      	bne.n	80066ee <_dtoa_r+0xa66>
 80067a4:	9b04      	ldr	r3, [sp, #16]
 80067a6:	3301      	adds	r3, #1
 80067a8:	9304      	str	r3, [sp, #16]
 80067aa:	2331      	movs	r3, #49	@ 0x31
 80067ac:	f88a 3000 	strb.w	r3, [sl]
 80067b0:	e5b5      	b.n	800631e <_dtoa_r+0x696>
 80067b2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80067b4:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006814 <_dtoa_r+0xb8c>
 80067b8:	b11b      	cbz	r3, 80067c2 <_dtoa_r+0xb3a>
 80067ba:	f10a 0308 	add.w	r3, sl, #8
 80067be:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80067c0:	6013      	str	r3, [r2, #0]
 80067c2:	4650      	mov	r0, sl
 80067c4:	b017      	add	sp, #92	@ 0x5c
 80067c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067ca:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80067cc:	2b01      	cmp	r3, #1
 80067ce:	f77f ae3d 	ble.w	800644c <_dtoa_r+0x7c4>
 80067d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80067d4:	930a      	str	r3, [sp, #40]	@ 0x28
 80067d6:	2001      	movs	r0, #1
 80067d8:	e65b      	b.n	8006492 <_dtoa_r+0x80a>
 80067da:	9b08      	ldr	r3, [sp, #32]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	f77f aed6 	ble.w	800658e <_dtoa_r+0x906>
 80067e2:	4656      	mov	r6, sl
 80067e4:	4621      	mov	r1, r4
 80067e6:	4648      	mov	r0, r9
 80067e8:	f7ff f9c4 	bl	8005b74 <quorem>
 80067ec:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80067f0:	f806 8b01 	strb.w	r8, [r6], #1
 80067f4:	9b08      	ldr	r3, [sp, #32]
 80067f6:	eba6 020a 	sub.w	r2, r6, sl
 80067fa:	4293      	cmp	r3, r2
 80067fc:	ddb3      	ble.n	8006766 <_dtoa_r+0xade>
 80067fe:	4649      	mov	r1, r9
 8006800:	2300      	movs	r3, #0
 8006802:	220a      	movs	r2, #10
 8006804:	4658      	mov	r0, fp
 8006806:	f000 f969 	bl	8006adc <__multadd>
 800680a:	4681      	mov	r9, r0
 800680c:	e7ea      	b.n	80067e4 <_dtoa_r+0xb5c>
 800680e:	bf00      	nop
 8006810:	080093c5 	.word	0x080093c5
 8006814:	08009349 	.word	0x08009349

08006818 <_free_r>:
 8006818:	b538      	push	{r3, r4, r5, lr}
 800681a:	4605      	mov	r5, r0
 800681c:	2900      	cmp	r1, #0
 800681e:	d041      	beq.n	80068a4 <_free_r+0x8c>
 8006820:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006824:	1f0c      	subs	r4, r1, #4
 8006826:	2b00      	cmp	r3, #0
 8006828:	bfb8      	it	lt
 800682a:	18e4      	addlt	r4, r4, r3
 800682c:	f000 f8e8 	bl	8006a00 <__malloc_lock>
 8006830:	4a1d      	ldr	r2, [pc, #116]	@ (80068a8 <_free_r+0x90>)
 8006832:	6813      	ldr	r3, [r2, #0]
 8006834:	b933      	cbnz	r3, 8006844 <_free_r+0x2c>
 8006836:	6063      	str	r3, [r4, #4]
 8006838:	6014      	str	r4, [r2, #0]
 800683a:	4628      	mov	r0, r5
 800683c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006840:	f000 b8e4 	b.w	8006a0c <__malloc_unlock>
 8006844:	42a3      	cmp	r3, r4
 8006846:	d908      	bls.n	800685a <_free_r+0x42>
 8006848:	6820      	ldr	r0, [r4, #0]
 800684a:	1821      	adds	r1, r4, r0
 800684c:	428b      	cmp	r3, r1
 800684e:	bf01      	itttt	eq
 8006850:	6819      	ldreq	r1, [r3, #0]
 8006852:	685b      	ldreq	r3, [r3, #4]
 8006854:	1809      	addeq	r1, r1, r0
 8006856:	6021      	streq	r1, [r4, #0]
 8006858:	e7ed      	b.n	8006836 <_free_r+0x1e>
 800685a:	461a      	mov	r2, r3
 800685c:	685b      	ldr	r3, [r3, #4]
 800685e:	b10b      	cbz	r3, 8006864 <_free_r+0x4c>
 8006860:	42a3      	cmp	r3, r4
 8006862:	d9fa      	bls.n	800685a <_free_r+0x42>
 8006864:	6811      	ldr	r1, [r2, #0]
 8006866:	1850      	adds	r0, r2, r1
 8006868:	42a0      	cmp	r0, r4
 800686a:	d10b      	bne.n	8006884 <_free_r+0x6c>
 800686c:	6820      	ldr	r0, [r4, #0]
 800686e:	4401      	add	r1, r0
 8006870:	1850      	adds	r0, r2, r1
 8006872:	4283      	cmp	r3, r0
 8006874:	6011      	str	r1, [r2, #0]
 8006876:	d1e0      	bne.n	800683a <_free_r+0x22>
 8006878:	6818      	ldr	r0, [r3, #0]
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	6053      	str	r3, [r2, #4]
 800687e:	4408      	add	r0, r1
 8006880:	6010      	str	r0, [r2, #0]
 8006882:	e7da      	b.n	800683a <_free_r+0x22>
 8006884:	d902      	bls.n	800688c <_free_r+0x74>
 8006886:	230c      	movs	r3, #12
 8006888:	602b      	str	r3, [r5, #0]
 800688a:	e7d6      	b.n	800683a <_free_r+0x22>
 800688c:	6820      	ldr	r0, [r4, #0]
 800688e:	1821      	adds	r1, r4, r0
 8006890:	428b      	cmp	r3, r1
 8006892:	bf04      	itt	eq
 8006894:	6819      	ldreq	r1, [r3, #0]
 8006896:	685b      	ldreq	r3, [r3, #4]
 8006898:	6063      	str	r3, [r4, #4]
 800689a:	bf04      	itt	eq
 800689c:	1809      	addeq	r1, r1, r0
 800689e:	6021      	streq	r1, [r4, #0]
 80068a0:	6054      	str	r4, [r2, #4]
 80068a2:	e7ca      	b.n	800683a <_free_r+0x22>
 80068a4:	bd38      	pop	{r3, r4, r5, pc}
 80068a6:	bf00      	nop
 80068a8:	20000420 	.word	0x20000420

080068ac <malloc>:
 80068ac:	4b02      	ldr	r3, [pc, #8]	@ (80068b8 <malloc+0xc>)
 80068ae:	4601      	mov	r1, r0
 80068b0:	6818      	ldr	r0, [r3, #0]
 80068b2:	f000 b825 	b.w	8006900 <_malloc_r>
 80068b6:	bf00      	nop
 80068b8:	20000018 	.word	0x20000018

080068bc <sbrk_aligned>:
 80068bc:	b570      	push	{r4, r5, r6, lr}
 80068be:	4e0f      	ldr	r6, [pc, #60]	@ (80068fc <sbrk_aligned+0x40>)
 80068c0:	460c      	mov	r4, r1
 80068c2:	6831      	ldr	r1, [r6, #0]
 80068c4:	4605      	mov	r5, r0
 80068c6:	b911      	cbnz	r1, 80068ce <sbrk_aligned+0x12>
 80068c8:	f001 fdf4 	bl	80084b4 <_sbrk_r>
 80068cc:	6030      	str	r0, [r6, #0]
 80068ce:	4621      	mov	r1, r4
 80068d0:	4628      	mov	r0, r5
 80068d2:	f001 fdef 	bl	80084b4 <_sbrk_r>
 80068d6:	1c43      	adds	r3, r0, #1
 80068d8:	d103      	bne.n	80068e2 <sbrk_aligned+0x26>
 80068da:	f04f 34ff 	mov.w	r4, #4294967295
 80068de:	4620      	mov	r0, r4
 80068e0:	bd70      	pop	{r4, r5, r6, pc}
 80068e2:	1cc4      	adds	r4, r0, #3
 80068e4:	f024 0403 	bic.w	r4, r4, #3
 80068e8:	42a0      	cmp	r0, r4
 80068ea:	d0f8      	beq.n	80068de <sbrk_aligned+0x22>
 80068ec:	1a21      	subs	r1, r4, r0
 80068ee:	4628      	mov	r0, r5
 80068f0:	f001 fde0 	bl	80084b4 <_sbrk_r>
 80068f4:	3001      	adds	r0, #1
 80068f6:	d1f2      	bne.n	80068de <sbrk_aligned+0x22>
 80068f8:	e7ef      	b.n	80068da <sbrk_aligned+0x1e>
 80068fa:	bf00      	nop
 80068fc:	2000041c 	.word	0x2000041c

08006900 <_malloc_r>:
 8006900:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006904:	1ccd      	adds	r5, r1, #3
 8006906:	f025 0503 	bic.w	r5, r5, #3
 800690a:	3508      	adds	r5, #8
 800690c:	2d0c      	cmp	r5, #12
 800690e:	bf38      	it	cc
 8006910:	250c      	movcc	r5, #12
 8006912:	2d00      	cmp	r5, #0
 8006914:	4606      	mov	r6, r0
 8006916:	db01      	blt.n	800691c <_malloc_r+0x1c>
 8006918:	42a9      	cmp	r1, r5
 800691a:	d904      	bls.n	8006926 <_malloc_r+0x26>
 800691c:	230c      	movs	r3, #12
 800691e:	6033      	str	r3, [r6, #0]
 8006920:	2000      	movs	r0, #0
 8006922:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006926:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80069fc <_malloc_r+0xfc>
 800692a:	f000 f869 	bl	8006a00 <__malloc_lock>
 800692e:	f8d8 3000 	ldr.w	r3, [r8]
 8006932:	461c      	mov	r4, r3
 8006934:	bb44      	cbnz	r4, 8006988 <_malloc_r+0x88>
 8006936:	4629      	mov	r1, r5
 8006938:	4630      	mov	r0, r6
 800693a:	f7ff ffbf 	bl	80068bc <sbrk_aligned>
 800693e:	1c43      	adds	r3, r0, #1
 8006940:	4604      	mov	r4, r0
 8006942:	d158      	bne.n	80069f6 <_malloc_r+0xf6>
 8006944:	f8d8 4000 	ldr.w	r4, [r8]
 8006948:	4627      	mov	r7, r4
 800694a:	2f00      	cmp	r7, #0
 800694c:	d143      	bne.n	80069d6 <_malloc_r+0xd6>
 800694e:	2c00      	cmp	r4, #0
 8006950:	d04b      	beq.n	80069ea <_malloc_r+0xea>
 8006952:	6823      	ldr	r3, [r4, #0]
 8006954:	4639      	mov	r1, r7
 8006956:	4630      	mov	r0, r6
 8006958:	eb04 0903 	add.w	r9, r4, r3
 800695c:	f001 fdaa 	bl	80084b4 <_sbrk_r>
 8006960:	4581      	cmp	r9, r0
 8006962:	d142      	bne.n	80069ea <_malloc_r+0xea>
 8006964:	6821      	ldr	r1, [r4, #0]
 8006966:	1a6d      	subs	r5, r5, r1
 8006968:	4629      	mov	r1, r5
 800696a:	4630      	mov	r0, r6
 800696c:	f7ff ffa6 	bl	80068bc <sbrk_aligned>
 8006970:	3001      	adds	r0, #1
 8006972:	d03a      	beq.n	80069ea <_malloc_r+0xea>
 8006974:	6823      	ldr	r3, [r4, #0]
 8006976:	442b      	add	r3, r5
 8006978:	6023      	str	r3, [r4, #0]
 800697a:	f8d8 3000 	ldr.w	r3, [r8]
 800697e:	685a      	ldr	r2, [r3, #4]
 8006980:	bb62      	cbnz	r2, 80069dc <_malloc_r+0xdc>
 8006982:	f8c8 7000 	str.w	r7, [r8]
 8006986:	e00f      	b.n	80069a8 <_malloc_r+0xa8>
 8006988:	6822      	ldr	r2, [r4, #0]
 800698a:	1b52      	subs	r2, r2, r5
 800698c:	d420      	bmi.n	80069d0 <_malloc_r+0xd0>
 800698e:	2a0b      	cmp	r2, #11
 8006990:	d917      	bls.n	80069c2 <_malloc_r+0xc2>
 8006992:	1961      	adds	r1, r4, r5
 8006994:	42a3      	cmp	r3, r4
 8006996:	6025      	str	r5, [r4, #0]
 8006998:	bf18      	it	ne
 800699a:	6059      	strne	r1, [r3, #4]
 800699c:	6863      	ldr	r3, [r4, #4]
 800699e:	bf08      	it	eq
 80069a0:	f8c8 1000 	streq.w	r1, [r8]
 80069a4:	5162      	str	r2, [r4, r5]
 80069a6:	604b      	str	r3, [r1, #4]
 80069a8:	4630      	mov	r0, r6
 80069aa:	f000 f82f 	bl	8006a0c <__malloc_unlock>
 80069ae:	f104 000b 	add.w	r0, r4, #11
 80069b2:	1d23      	adds	r3, r4, #4
 80069b4:	f020 0007 	bic.w	r0, r0, #7
 80069b8:	1ac2      	subs	r2, r0, r3
 80069ba:	bf1c      	itt	ne
 80069bc:	1a1b      	subne	r3, r3, r0
 80069be:	50a3      	strne	r3, [r4, r2]
 80069c0:	e7af      	b.n	8006922 <_malloc_r+0x22>
 80069c2:	6862      	ldr	r2, [r4, #4]
 80069c4:	42a3      	cmp	r3, r4
 80069c6:	bf0c      	ite	eq
 80069c8:	f8c8 2000 	streq.w	r2, [r8]
 80069cc:	605a      	strne	r2, [r3, #4]
 80069ce:	e7eb      	b.n	80069a8 <_malloc_r+0xa8>
 80069d0:	4623      	mov	r3, r4
 80069d2:	6864      	ldr	r4, [r4, #4]
 80069d4:	e7ae      	b.n	8006934 <_malloc_r+0x34>
 80069d6:	463c      	mov	r4, r7
 80069d8:	687f      	ldr	r7, [r7, #4]
 80069da:	e7b6      	b.n	800694a <_malloc_r+0x4a>
 80069dc:	461a      	mov	r2, r3
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	42a3      	cmp	r3, r4
 80069e2:	d1fb      	bne.n	80069dc <_malloc_r+0xdc>
 80069e4:	2300      	movs	r3, #0
 80069e6:	6053      	str	r3, [r2, #4]
 80069e8:	e7de      	b.n	80069a8 <_malloc_r+0xa8>
 80069ea:	230c      	movs	r3, #12
 80069ec:	6033      	str	r3, [r6, #0]
 80069ee:	4630      	mov	r0, r6
 80069f0:	f000 f80c 	bl	8006a0c <__malloc_unlock>
 80069f4:	e794      	b.n	8006920 <_malloc_r+0x20>
 80069f6:	6005      	str	r5, [r0, #0]
 80069f8:	e7d6      	b.n	80069a8 <_malloc_r+0xa8>
 80069fa:	bf00      	nop
 80069fc:	20000420 	.word	0x20000420

08006a00 <__malloc_lock>:
 8006a00:	4801      	ldr	r0, [pc, #4]	@ (8006a08 <__malloc_lock+0x8>)
 8006a02:	f7ff b8b0 	b.w	8005b66 <__retarget_lock_acquire_recursive>
 8006a06:	bf00      	nop
 8006a08:	20000418 	.word	0x20000418

08006a0c <__malloc_unlock>:
 8006a0c:	4801      	ldr	r0, [pc, #4]	@ (8006a14 <__malloc_unlock+0x8>)
 8006a0e:	f7ff b8ab 	b.w	8005b68 <__retarget_lock_release_recursive>
 8006a12:	bf00      	nop
 8006a14:	20000418 	.word	0x20000418

08006a18 <_Balloc>:
 8006a18:	b570      	push	{r4, r5, r6, lr}
 8006a1a:	69c6      	ldr	r6, [r0, #28]
 8006a1c:	4604      	mov	r4, r0
 8006a1e:	460d      	mov	r5, r1
 8006a20:	b976      	cbnz	r6, 8006a40 <_Balloc+0x28>
 8006a22:	2010      	movs	r0, #16
 8006a24:	f7ff ff42 	bl	80068ac <malloc>
 8006a28:	4602      	mov	r2, r0
 8006a2a:	61e0      	str	r0, [r4, #28]
 8006a2c:	b920      	cbnz	r0, 8006a38 <_Balloc+0x20>
 8006a2e:	4b18      	ldr	r3, [pc, #96]	@ (8006a90 <_Balloc+0x78>)
 8006a30:	4818      	ldr	r0, [pc, #96]	@ (8006a94 <_Balloc+0x7c>)
 8006a32:	216b      	movs	r1, #107	@ 0x6b
 8006a34:	f001 fd62 	bl	80084fc <__assert_func>
 8006a38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006a3c:	6006      	str	r6, [r0, #0]
 8006a3e:	60c6      	str	r6, [r0, #12]
 8006a40:	69e6      	ldr	r6, [r4, #28]
 8006a42:	68f3      	ldr	r3, [r6, #12]
 8006a44:	b183      	cbz	r3, 8006a68 <_Balloc+0x50>
 8006a46:	69e3      	ldr	r3, [r4, #28]
 8006a48:	68db      	ldr	r3, [r3, #12]
 8006a4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006a4e:	b9b8      	cbnz	r0, 8006a80 <_Balloc+0x68>
 8006a50:	2101      	movs	r1, #1
 8006a52:	fa01 f605 	lsl.w	r6, r1, r5
 8006a56:	1d72      	adds	r2, r6, #5
 8006a58:	0092      	lsls	r2, r2, #2
 8006a5a:	4620      	mov	r0, r4
 8006a5c:	f001 fd6c 	bl	8008538 <_calloc_r>
 8006a60:	b160      	cbz	r0, 8006a7c <_Balloc+0x64>
 8006a62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006a66:	e00e      	b.n	8006a86 <_Balloc+0x6e>
 8006a68:	2221      	movs	r2, #33	@ 0x21
 8006a6a:	2104      	movs	r1, #4
 8006a6c:	4620      	mov	r0, r4
 8006a6e:	f001 fd63 	bl	8008538 <_calloc_r>
 8006a72:	69e3      	ldr	r3, [r4, #28]
 8006a74:	60f0      	str	r0, [r6, #12]
 8006a76:	68db      	ldr	r3, [r3, #12]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d1e4      	bne.n	8006a46 <_Balloc+0x2e>
 8006a7c:	2000      	movs	r0, #0
 8006a7e:	bd70      	pop	{r4, r5, r6, pc}
 8006a80:	6802      	ldr	r2, [r0, #0]
 8006a82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006a86:	2300      	movs	r3, #0
 8006a88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006a8c:	e7f7      	b.n	8006a7e <_Balloc+0x66>
 8006a8e:	bf00      	nop
 8006a90:	08009356 	.word	0x08009356
 8006a94:	080093d6 	.word	0x080093d6

08006a98 <_Bfree>:
 8006a98:	b570      	push	{r4, r5, r6, lr}
 8006a9a:	69c6      	ldr	r6, [r0, #28]
 8006a9c:	4605      	mov	r5, r0
 8006a9e:	460c      	mov	r4, r1
 8006aa0:	b976      	cbnz	r6, 8006ac0 <_Bfree+0x28>
 8006aa2:	2010      	movs	r0, #16
 8006aa4:	f7ff ff02 	bl	80068ac <malloc>
 8006aa8:	4602      	mov	r2, r0
 8006aaa:	61e8      	str	r0, [r5, #28]
 8006aac:	b920      	cbnz	r0, 8006ab8 <_Bfree+0x20>
 8006aae:	4b09      	ldr	r3, [pc, #36]	@ (8006ad4 <_Bfree+0x3c>)
 8006ab0:	4809      	ldr	r0, [pc, #36]	@ (8006ad8 <_Bfree+0x40>)
 8006ab2:	218f      	movs	r1, #143	@ 0x8f
 8006ab4:	f001 fd22 	bl	80084fc <__assert_func>
 8006ab8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006abc:	6006      	str	r6, [r0, #0]
 8006abe:	60c6      	str	r6, [r0, #12]
 8006ac0:	b13c      	cbz	r4, 8006ad2 <_Bfree+0x3a>
 8006ac2:	69eb      	ldr	r3, [r5, #28]
 8006ac4:	6862      	ldr	r2, [r4, #4]
 8006ac6:	68db      	ldr	r3, [r3, #12]
 8006ac8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006acc:	6021      	str	r1, [r4, #0]
 8006ace:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006ad2:	bd70      	pop	{r4, r5, r6, pc}
 8006ad4:	08009356 	.word	0x08009356
 8006ad8:	080093d6 	.word	0x080093d6

08006adc <__multadd>:
 8006adc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ae0:	690d      	ldr	r5, [r1, #16]
 8006ae2:	4607      	mov	r7, r0
 8006ae4:	460c      	mov	r4, r1
 8006ae6:	461e      	mov	r6, r3
 8006ae8:	f101 0c14 	add.w	ip, r1, #20
 8006aec:	2000      	movs	r0, #0
 8006aee:	f8dc 3000 	ldr.w	r3, [ip]
 8006af2:	b299      	uxth	r1, r3
 8006af4:	fb02 6101 	mla	r1, r2, r1, r6
 8006af8:	0c1e      	lsrs	r6, r3, #16
 8006afa:	0c0b      	lsrs	r3, r1, #16
 8006afc:	fb02 3306 	mla	r3, r2, r6, r3
 8006b00:	b289      	uxth	r1, r1
 8006b02:	3001      	adds	r0, #1
 8006b04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006b08:	4285      	cmp	r5, r0
 8006b0a:	f84c 1b04 	str.w	r1, [ip], #4
 8006b0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006b12:	dcec      	bgt.n	8006aee <__multadd+0x12>
 8006b14:	b30e      	cbz	r6, 8006b5a <__multadd+0x7e>
 8006b16:	68a3      	ldr	r3, [r4, #8]
 8006b18:	42ab      	cmp	r3, r5
 8006b1a:	dc19      	bgt.n	8006b50 <__multadd+0x74>
 8006b1c:	6861      	ldr	r1, [r4, #4]
 8006b1e:	4638      	mov	r0, r7
 8006b20:	3101      	adds	r1, #1
 8006b22:	f7ff ff79 	bl	8006a18 <_Balloc>
 8006b26:	4680      	mov	r8, r0
 8006b28:	b928      	cbnz	r0, 8006b36 <__multadd+0x5a>
 8006b2a:	4602      	mov	r2, r0
 8006b2c:	4b0c      	ldr	r3, [pc, #48]	@ (8006b60 <__multadd+0x84>)
 8006b2e:	480d      	ldr	r0, [pc, #52]	@ (8006b64 <__multadd+0x88>)
 8006b30:	21ba      	movs	r1, #186	@ 0xba
 8006b32:	f001 fce3 	bl	80084fc <__assert_func>
 8006b36:	6922      	ldr	r2, [r4, #16]
 8006b38:	3202      	adds	r2, #2
 8006b3a:	f104 010c 	add.w	r1, r4, #12
 8006b3e:	0092      	lsls	r2, r2, #2
 8006b40:	300c      	adds	r0, #12
 8006b42:	f001 fcc7 	bl	80084d4 <memcpy>
 8006b46:	4621      	mov	r1, r4
 8006b48:	4638      	mov	r0, r7
 8006b4a:	f7ff ffa5 	bl	8006a98 <_Bfree>
 8006b4e:	4644      	mov	r4, r8
 8006b50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006b54:	3501      	adds	r5, #1
 8006b56:	615e      	str	r6, [r3, #20]
 8006b58:	6125      	str	r5, [r4, #16]
 8006b5a:	4620      	mov	r0, r4
 8006b5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b60:	080093c5 	.word	0x080093c5
 8006b64:	080093d6 	.word	0x080093d6

08006b68 <__s2b>:
 8006b68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b6c:	460c      	mov	r4, r1
 8006b6e:	4615      	mov	r5, r2
 8006b70:	461f      	mov	r7, r3
 8006b72:	2209      	movs	r2, #9
 8006b74:	3308      	adds	r3, #8
 8006b76:	4606      	mov	r6, r0
 8006b78:	fb93 f3f2 	sdiv	r3, r3, r2
 8006b7c:	2100      	movs	r1, #0
 8006b7e:	2201      	movs	r2, #1
 8006b80:	429a      	cmp	r2, r3
 8006b82:	db09      	blt.n	8006b98 <__s2b+0x30>
 8006b84:	4630      	mov	r0, r6
 8006b86:	f7ff ff47 	bl	8006a18 <_Balloc>
 8006b8a:	b940      	cbnz	r0, 8006b9e <__s2b+0x36>
 8006b8c:	4602      	mov	r2, r0
 8006b8e:	4b19      	ldr	r3, [pc, #100]	@ (8006bf4 <__s2b+0x8c>)
 8006b90:	4819      	ldr	r0, [pc, #100]	@ (8006bf8 <__s2b+0x90>)
 8006b92:	21d3      	movs	r1, #211	@ 0xd3
 8006b94:	f001 fcb2 	bl	80084fc <__assert_func>
 8006b98:	0052      	lsls	r2, r2, #1
 8006b9a:	3101      	adds	r1, #1
 8006b9c:	e7f0      	b.n	8006b80 <__s2b+0x18>
 8006b9e:	9b08      	ldr	r3, [sp, #32]
 8006ba0:	6143      	str	r3, [r0, #20]
 8006ba2:	2d09      	cmp	r5, #9
 8006ba4:	f04f 0301 	mov.w	r3, #1
 8006ba8:	6103      	str	r3, [r0, #16]
 8006baa:	dd16      	ble.n	8006bda <__s2b+0x72>
 8006bac:	f104 0909 	add.w	r9, r4, #9
 8006bb0:	46c8      	mov	r8, r9
 8006bb2:	442c      	add	r4, r5
 8006bb4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006bb8:	4601      	mov	r1, r0
 8006bba:	3b30      	subs	r3, #48	@ 0x30
 8006bbc:	220a      	movs	r2, #10
 8006bbe:	4630      	mov	r0, r6
 8006bc0:	f7ff ff8c 	bl	8006adc <__multadd>
 8006bc4:	45a0      	cmp	r8, r4
 8006bc6:	d1f5      	bne.n	8006bb4 <__s2b+0x4c>
 8006bc8:	f1a5 0408 	sub.w	r4, r5, #8
 8006bcc:	444c      	add	r4, r9
 8006bce:	1b2d      	subs	r5, r5, r4
 8006bd0:	1963      	adds	r3, r4, r5
 8006bd2:	42bb      	cmp	r3, r7
 8006bd4:	db04      	blt.n	8006be0 <__s2b+0x78>
 8006bd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006bda:	340a      	adds	r4, #10
 8006bdc:	2509      	movs	r5, #9
 8006bde:	e7f6      	b.n	8006bce <__s2b+0x66>
 8006be0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006be4:	4601      	mov	r1, r0
 8006be6:	3b30      	subs	r3, #48	@ 0x30
 8006be8:	220a      	movs	r2, #10
 8006bea:	4630      	mov	r0, r6
 8006bec:	f7ff ff76 	bl	8006adc <__multadd>
 8006bf0:	e7ee      	b.n	8006bd0 <__s2b+0x68>
 8006bf2:	bf00      	nop
 8006bf4:	080093c5 	.word	0x080093c5
 8006bf8:	080093d6 	.word	0x080093d6

08006bfc <__hi0bits>:
 8006bfc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006c00:	4603      	mov	r3, r0
 8006c02:	bf36      	itet	cc
 8006c04:	0403      	lslcc	r3, r0, #16
 8006c06:	2000      	movcs	r0, #0
 8006c08:	2010      	movcc	r0, #16
 8006c0a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006c0e:	bf3c      	itt	cc
 8006c10:	021b      	lslcc	r3, r3, #8
 8006c12:	3008      	addcc	r0, #8
 8006c14:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006c18:	bf3c      	itt	cc
 8006c1a:	011b      	lslcc	r3, r3, #4
 8006c1c:	3004      	addcc	r0, #4
 8006c1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c22:	bf3c      	itt	cc
 8006c24:	009b      	lslcc	r3, r3, #2
 8006c26:	3002      	addcc	r0, #2
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	db05      	blt.n	8006c38 <__hi0bits+0x3c>
 8006c2c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006c30:	f100 0001 	add.w	r0, r0, #1
 8006c34:	bf08      	it	eq
 8006c36:	2020      	moveq	r0, #32
 8006c38:	4770      	bx	lr

08006c3a <__lo0bits>:
 8006c3a:	6803      	ldr	r3, [r0, #0]
 8006c3c:	4602      	mov	r2, r0
 8006c3e:	f013 0007 	ands.w	r0, r3, #7
 8006c42:	d00b      	beq.n	8006c5c <__lo0bits+0x22>
 8006c44:	07d9      	lsls	r1, r3, #31
 8006c46:	d421      	bmi.n	8006c8c <__lo0bits+0x52>
 8006c48:	0798      	lsls	r0, r3, #30
 8006c4a:	bf49      	itett	mi
 8006c4c:	085b      	lsrmi	r3, r3, #1
 8006c4e:	089b      	lsrpl	r3, r3, #2
 8006c50:	2001      	movmi	r0, #1
 8006c52:	6013      	strmi	r3, [r2, #0]
 8006c54:	bf5c      	itt	pl
 8006c56:	6013      	strpl	r3, [r2, #0]
 8006c58:	2002      	movpl	r0, #2
 8006c5a:	4770      	bx	lr
 8006c5c:	b299      	uxth	r1, r3
 8006c5e:	b909      	cbnz	r1, 8006c64 <__lo0bits+0x2a>
 8006c60:	0c1b      	lsrs	r3, r3, #16
 8006c62:	2010      	movs	r0, #16
 8006c64:	b2d9      	uxtb	r1, r3
 8006c66:	b909      	cbnz	r1, 8006c6c <__lo0bits+0x32>
 8006c68:	3008      	adds	r0, #8
 8006c6a:	0a1b      	lsrs	r3, r3, #8
 8006c6c:	0719      	lsls	r1, r3, #28
 8006c6e:	bf04      	itt	eq
 8006c70:	091b      	lsreq	r3, r3, #4
 8006c72:	3004      	addeq	r0, #4
 8006c74:	0799      	lsls	r1, r3, #30
 8006c76:	bf04      	itt	eq
 8006c78:	089b      	lsreq	r3, r3, #2
 8006c7a:	3002      	addeq	r0, #2
 8006c7c:	07d9      	lsls	r1, r3, #31
 8006c7e:	d403      	bmi.n	8006c88 <__lo0bits+0x4e>
 8006c80:	085b      	lsrs	r3, r3, #1
 8006c82:	f100 0001 	add.w	r0, r0, #1
 8006c86:	d003      	beq.n	8006c90 <__lo0bits+0x56>
 8006c88:	6013      	str	r3, [r2, #0]
 8006c8a:	4770      	bx	lr
 8006c8c:	2000      	movs	r0, #0
 8006c8e:	4770      	bx	lr
 8006c90:	2020      	movs	r0, #32
 8006c92:	4770      	bx	lr

08006c94 <__i2b>:
 8006c94:	b510      	push	{r4, lr}
 8006c96:	460c      	mov	r4, r1
 8006c98:	2101      	movs	r1, #1
 8006c9a:	f7ff febd 	bl	8006a18 <_Balloc>
 8006c9e:	4602      	mov	r2, r0
 8006ca0:	b928      	cbnz	r0, 8006cae <__i2b+0x1a>
 8006ca2:	4b05      	ldr	r3, [pc, #20]	@ (8006cb8 <__i2b+0x24>)
 8006ca4:	4805      	ldr	r0, [pc, #20]	@ (8006cbc <__i2b+0x28>)
 8006ca6:	f240 1145 	movw	r1, #325	@ 0x145
 8006caa:	f001 fc27 	bl	80084fc <__assert_func>
 8006cae:	2301      	movs	r3, #1
 8006cb0:	6144      	str	r4, [r0, #20]
 8006cb2:	6103      	str	r3, [r0, #16]
 8006cb4:	bd10      	pop	{r4, pc}
 8006cb6:	bf00      	nop
 8006cb8:	080093c5 	.word	0x080093c5
 8006cbc:	080093d6 	.word	0x080093d6

08006cc0 <__multiply>:
 8006cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cc4:	4614      	mov	r4, r2
 8006cc6:	690a      	ldr	r2, [r1, #16]
 8006cc8:	6923      	ldr	r3, [r4, #16]
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	bfa8      	it	ge
 8006cce:	4623      	movge	r3, r4
 8006cd0:	460f      	mov	r7, r1
 8006cd2:	bfa4      	itt	ge
 8006cd4:	460c      	movge	r4, r1
 8006cd6:	461f      	movge	r7, r3
 8006cd8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006cdc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006ce0:	68a3      	ldr	r3, [r4, #8]
 8006ce2:	6861      	ldr	r1, [r4, #4]
 8006ce4:	eb0a 0609 	add.w	r6, sl, r9
 8006ce8:	42b3      	cmp	r3, r6
 8006cea:	b085      	sub	sp, #20
 8006cec:	bfb8      	it	lt
 8006cee:	3101      	addlt	r1, #1
 8006cf0:	f7ff fe92 	bl	8006a18 <_Balloc>
 8006cf4:	b930      	cbnz	r0, 8006d04 <__multiply+0x44>
 8006cf6:	4602      	mov	r2, r0
 8006cf8:	4b44      	ldr	r3, [pc, #272]	@ (8006e0c <__multiply+0x14c>)
 8006cfa:	4845      	ldr	r0, [pc, #276]	@ (8006e10 <__multiply+0x150>)
 8006cfc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006d00:	f001 fbfc 	bl	80084fc <__assert_func>
 8006d04:	f100 0514 	add.w	r5, r0, #20
 8006d08:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006d0c:	462b      	mov	r3, r5
 8006d0e:	2200      	movs	r2, #0
 8006d10:	4543      	cmp	r3, r8
 8006d12:	d321      	bcc.n	8006d58 <__multiply+0x98>
 8006d14:	f107 0114 	add.w	r1, r7, #20
 8006d18:	f104 0214 	add.w	r2, r4, #20
 8006d1c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006d20:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006d24:	9302      	str	r3, [sp, #8]
 8006d26:	1b13      	subs	r3, r2, r4
 8006d28:	3b15      	subs	r3, #21
 8006d2a:	f023 0303 	bic.w	r3, r3, #3
 8006d2e:	3304      	adds	r3, #4
 8006d30:	f104 0715 	add.w	r7, r4, #21
 8006d34:	42ba      	cmp	r2, r7
 8006d36:	bf38      	it	cc
 8006d38:	2304      	movcc	r3, #4
 8006d3a:	9301      	str	r3, [sp, #4]
 8006d3c:	9b02      	ldr	r3, [sp, #8]
 8006d3e:	9103      	str	r1, [sp, #12]
 8006d40:	428b      	cmp	r3, r1
 8006d42:	d80c      	bhi.n	8006d5e <__multiply+0x9e>
 8006d44:	2e00      	cmp	r6, #0
 8006d46:	dd03      	ble.n	8006d50 <__multiply+0x90>
 8006d48:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d05a      	beq.n	8006e06 <__multiply+0x146>
 8006d50:	6106      	str	r6, [r0, #16]
 8006d52:	b005      	add	sp, #20
 8006d54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d58:	f843 2b04 	str.w	r2, [r3], #4
 8006d5c:	e7d8      	b.n	8006d10 <__multiply+0x50>
 8006d5e:	f8b1 a000 	ldrh.w	sl, [r1]
 8006d62:	f1ba 0f00 	cmp.w	sl, #0
 8006d66:	d023      	beq.n	8006db0 <__multiply+0xf0>
 8006d68:	f104 0e14 	add.w	lr, r4, #20
 8006d6c:	46a9      	mov	r9, r5
 8006d6e:	f04f 0c00 	mov.w	ip, #0
 8006d72:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006d76:	f8d9 3000 	ldr.w	r3, [r9]
 8006d7a:	fa1f fb87 	uxth.w	fp, r7
 8006d7e:	b29b      	uxth	r3, r3
 8006d80:	fb0a 330b 	mla	r3, sl, fp, r3
 8006d84:	4463      	add	r3, ip
 8006d86:	f8d9 c000 	ldr.w	ip, [r9]
 8006d8a:	0c3f      	lsrs	r7, r7, #16
 8006d8c:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006d90:	fb0a c707 	mla	r7, sl, r7, ip
 8006d94:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006d98:	b29b      	uxth	r3, r3
 8006d9a:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006d9e:	4572      	cmp	r2, lr
 8006da0:	f849 3b04 	str.w	r3, [r9], #4
 8006da4:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006da8:	d8e3      	bhi.n	8006d72 <__multiply+0xb2>
 8006daa:	9b01      	ldr	r3, [sp, #4]
 8006dac:	f845 c003 	str.w	ip, [r5, r3]
 8006db0:	9b03      	ldr	r3, [sp, #12]
 8006db2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006db6:	3104      	adds	r1, #4
 8006db8:	f1b9 0f00 	cmp.w	r9, #0
 8006dbc:	d021      	beq.n	8006e02 <__multiply+0x142>
 8006dbe:	682b      	ldr	r3, [r5, #0]
 8006dc0:	f104 0c14 	add.w	ip, r4, #20
 8006dc4:	46ae      	mov	lr, r5
 8006dc6:	f04f 0a00 	mov.w	sl, #0
 8006dca:	f8bc b000 	ldrh.w	fp, [ip]
 8006dce:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006dd2:	fb09 770b 	mla	r7, r9, fp, r7
 8006dd6:	4457      	add	r7, sl
 8006dd8:	b29b      	uxth	r3, r3
 8006dda:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006dde:	f84e 3b04 	str.w	r3, [lr], #4
 8006de2:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006de6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006dea:	f8be 3000 	ldrh.w	r3, [lr]
 8006dee:	fb09 330a 	mla	r3, r9, sl, r3
 8006df2:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006df6:	4562      	cmp	r2, ip
 8006df8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006dfc:	d8e5      	bhi.n	8006dca <__multiply+0x10a>
 8006dfe:	9f01      	ldr	r7, [sp, #4]
 8006e00:	51eb      	str	r3, [r5, r7]
 8006e02:	3504      	adds	r5, #4
 8006e04:	e79a      	b.n	8006d3c <__multiply+0x7c>
 8006e06:	3e01      	subs	r6, #1
 8006e08:	e79c      	b.n	8006d44 <__multiply+0x84>
 8006e0a:	bf00      	nop
 8006e0c:	080093c5 	.word	0x080093c5
 8006e10:	080093d6 	.word	0x080093d6

08006e14 <__pow5mult>:
 8006e14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e18:	4615      	mov	r5, r2
 8006e1a:	f012 0203 	ands.w	r2, r2, #3
 8006e1e:	4607      	mov	r7, r0
 8006e20:	460e      	mov	r6, r1
 8006e22:	d007      	beq.n	8006e34 <__pow5mult+0x20>
 8006e24:	4c25      	ldr	r4, [pc, #148]	@ (8006ebc <__pow5mult+0xa8>)
 8006e26:	3a01      	subs	r2, #1
 8006e28:	2300      	movs	r3, #0
 8006e2a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006e2e:	f7ff fe55 	bl	8006adc <__multadd>
 8006e32:	4606      	mov	r6, r0
 8006e34:	10ad      	asrs	r5, r5, #2
 8006e36:	d03d      	beq.n	8006eb4 <__pow5mult+0xa0>
 8006e38:	69fc      	ldr	r4, [r7, #28]
 8006e3a:	b97c      	cbnz	r4, 8006e5c <__pow5mult+0x48>
 8006e3c:	2010      	movs	r0, #16
 8006e3e:	f7ff fd35 	bl	80068ac <malloc>
 8006e42:	4602      	mov	r2, r0
 8006e44:	61f8      	str	r0, [r7, #28]
 8006e46:	b928      	cbnz	r0, 8006e54 <__pow5mult+0x40>
 8006e48:	4b1d      	ldr	r3, [pc, #116]	@ (8006ec0 <__pow5mult+0xac>)
 8006e4a:	481e      	ldr	r0, [pc, #120]	@ (8006ec4 <__pow5mult+0xb0>)
 8006e4c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006e50:	f001 fb54 	bl	80084fc <__assert_func>
 8006e54:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006e58:	6004      	str	r4, [r0, #0]
 8006e5a:	60c4      	str	r4, [r0, #12]
 8006e5c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006e60:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006e64:	b94c      	cbnz	r4, 8006e7a <__pow5mult+0x66>
 8006e66:	f240 2171 	movw	r1, #625	@ 0x271
 8006e6a:	4638      	mov	r0, r7
 8006e6c:	f7ff ff12 	bl	8006c94 <__i2b>
 8006e70:	2300      	movs	r3, #0
 8006e72:	f8c8 0008 	str.w	r0, [r8, #8]
 8006e76:	4604      	mov	r4, r0
 8006e78:	6003      	str	r3, [r0, #0]
 8006e7a:	f04f 0900 	mov.w	r9, #0
 8006e7e:	07eb      	lsls	r3, r5, #31
 8006e80:	d50a      	bpl.n	8006e98 <__pow5mult+0x84>
 8006e82:	4631      	mov	r1, r6
 8006e84:	4622      	mov	r2, r4
 8006e86:	4638      	mov	r0, r7
 8006e88:	f7ff ff1a 	bl	8006cc0 <__multiply>
 8006e8c:	4631      	mov	r1, r6
 8006e8e:	4680      	mov	r8, r0
 8006e90:	4638      	mov	r0, r7
 8006e92:	f7ff fe01 	bl	8006a98 <_Bfree>
 8006e96:	4646      	mov	r6, r8
 8006e98:	106d      	asrs	r5, r5, #1
 8006e9a:	d00b      	beq.n	8006eb4 <__pow5mult+0xa0>
 8006e9c:	6820      	ldr	r0, [r4, #0]
 8006e9e:	b938      	cbnz	r0, 8006eb0 <__pow5mult+0x9c>
 8006ea0:	4622      	mov	r2, r4
 8006ea2:	4621      	mov	r1, r4
 8006ea4:	4638      	mov	r0, r7
 8006ea6:	f7ff ff0b 	bl	8006cc0 <__multiply>
 8006eaa:	6020      	str	r0, [r4, #0]
 8006eac:	f8c0 9000 	str.w	r9, [r0]
 8006eb0:	4604      	mov	r4, r0
 8006eb2:	e7e4      	b.n	8006e7e <__pow5mult+0x6a>
 8006eb4:	4630      	mov	r0, r6
 8006eb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006eba:	bf00      	nop
 8006ebc:	08009430 	.word	0x08009430
 8006ec0:	08009356 	.word	0x08009356
 8006ec4:	080093d6 	.word	0x080093d6

08006ec8 <__lshift>:
 8006ec8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ecc:	460c      	mov	r4, r1
 8006ece:	6849      	ldr	r1, [r1, #4]
 8006ed0:	6923      	ldr	r3, [r4, #16]
 8006ed2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006ed6:	68a3      	ldr	r3, [r4, #8]
 8006ed8:	4607      	mov	r7, r0
 8006eda:	4691      	mov	r9, r2
 8006edc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006ee0:	f108 0601 	add.w	r6, r8, #1
 8006ee4:	42b3      	cmp	r3, r6
 8006ee6:	db0b      	blt.n	8006f00 <__lshift+0x38>
 8006ee8:	4638      	mov	r0, r7
 8006eea:	f7ff fd95 	bl	8006a18 <_Balloc>
 8006eee:	4605      	mov	r5, r0
 8006ef0:	b948      	cbnz	r0, 8006f06 <__lshift+0x3e>
 8006ef2:	4602      	mov	r2, r0
 8006ef4:	4b28      	ldr	r3, [pc, #160]	@ (8006f98 <__lshift+0xd0>)
 8006ef6:	4829      	ldr	r0, [pc, #164]	@ (8006f9c <__lshift+0xd4>)
 8006ef8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006efc:	f001 fafe 	bl	80084fc <__assert_func>
 8006f00:	3101      	adds	r1, #1
 8006f02:	005b      	lsls	r3, r3, #1
 8006f04:	e7ee      	b.n	8006ee4 <__lshift+0x1c>
 8006f06:	2300      	movs	r3, #0
 8006f08:	f100 0114 	add.w	r1, r0, #20
 8006f0c:	f100 0210 	add.w	r2, r0, #16
 8006f10:	4618      	mov	r0, r3
 8006f12:	4553      	cmp	r3, sl
 8006f14:	db33      	blt.n	8006f7e <__lshift+0xb6>
 8006f16:	6920      	ldr	r0, [r4, #16]
 8006f18:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006f1c:	f104 0314 	add.w	r3, r4, #20
 8006f20:	f019 091f 	ands.w	r9, r9, #31
 8006f24:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006f28:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006f2c:	d02b      	beq.n	8006f86 <__lshift+0xbe>
 8006f2e:	f1c9 0e20 	rsb	lr, r9, #32
 8006f32:	468a      	mov	sl, r1
 8006f34:	2200      	movs	r2, #0
 8006f36:	6818      	ldr	r0, [r3, #0]
 8006f38:	fa00 f009 	lsl.w	r0, r0, r9
 8006f3c:	4310      	orrs	r0, r2
 8006f3e:	f84a 0b04 	str.w	r0, [sl], #4
 8006f42:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f46:	459c      	cmp	ip, r3
 8006f48:	fa22 f20e 	lsr.w	r2, r2, lr
 8006f4c:	d8f3      	bhi.n	8006f36 <__lshift+0x6e>
 8006f4e:	ebac 0304 	sub.w	r3, ip, r4
 8006f52:	3b15      	subs	r3, #21
 8006f54:	f023 0303 	bic.w	r3, r3, #3
 8006f58:	3304      	adds	r3, #4
 8006f5a:	f104 0015 	add.w	r0, r4, #21
 8006f5e:	4584      	cmp	ip, r0
 8006f60:	bf38      	it	cc
 8006f62:	2304      	movcc	r3, #4
 8006f64:	50ca      	str	r2, [r1, r3]
 8006f66:	b10a      	cbz	r2, 8006f6c <__lshift+0xa4>
 8006f68:	f108 0602 	add.w	r6, r8, #2
 8006f6c:	3e01      	subs	r6, #1
 8006f6e:	4638      	mov	r0, r7
 8006f70:	612e      	str	r6, [r5, #16]
 8006f72:	4621      	mov	r1, r4
 8006f74:	f7ff fd90 	bl	8006a98 <_Bfree>
 8006f78:	4628      	mov	r0, r5
 8006f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f7e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006f82:	3301      	adds	r3, #1
 8006f84:	e7c5      	b.n	8006f12 <__lshift+0x4a>
 8006f86:	3904      	subs	r1, #4
 8006f88:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f8c:	f841 2f04 	str.w	r2, [r1, #4]!
 8006f90:	459c      	cmp	ip, r3
 8006f92:	d8f9      	bhi.n	8006f88 <__lshift+0xc0>
 8006f94:	e7ea      	b.n	8006f6c <__lshift+0xa4>
 8006f96:	bf00      	nop
 8006f98:	080093c5 	.word	0x080093c5
 8006f9c:	080093d6 	.word	0x080093d6

08006fa0 <__mcmp>:
 8006fa0:	690a      	ldr	r2, [r1, #16]
 8006fa2:	4603      	mov	r3, r0
 8006fa4:	6900      	ldr	r0, [r0, #16]
 8006fa6:	1a80      	subs	r0, r0, r2
 8006fa8:	b530      	push	{r4, r5, lr}
 8006faa:	d10e      	bne.n	8006fca <__mcmp+0x2a>
 8006fac:	3314      	adds	r3, #20
 8006fae:	3114      	adds	r1, #20
 8006fb0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006fb4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006fb8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006fbc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006fc0:	4295      	cmp	r5, r2
 8006fc2:	d003      	beq.n	8006fcc <__mcmp+0x2c>
 8006fc4:	d205      	bcs.n	8006fd2 <__mcmp+0x32>
 8006fc6:	f04f 30ff 	mov.w	r0, #4294967295
 8006fca:	bd30      	pop	{r4, r5, pc}
 8006fcc:	42a3      	cmp	r3, r4
 8006fce:	d3f3      	bcc.n	8006fb8 <__mcmp+0x18>
 8006fd0:	e7fb      	b.n	8006fca <__mcmp+0x2a>
 8006fd2:	2001      	movs	r0, #1
 8006fd4:	e7f9      	b.n	8006fca <__mcmp+0x2a>
	...

08006fd8 <__mdiff>:
 8006fd8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fdc:	4689      	mov	r9, r1
 8006fde:	4606      	mov	r6, r0
 8006fe0:	4611      	mov	r1, r2
 8006fe2:	4648      	mov	r0, r9
 8006fe4:	4614      	mov	r4, r2
 8006fe6:	f7ff ffdb 	bl	8006fa0 <__mcmp>
 8006fea:	1e05      	subs	r5, r0, #0
 8006fec:	d112      	bne.n	8007014 <__mdiff+0x3c>
 8006fee:	4629      	mov	r1, r5
 8006ff0:	4630      	mov	r0, r6
 8006ff2:	f7ff fd11 	bl	8006a18 <_Balloc>
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	b928      	cbnz	r0, 8007006 <__mdiff+0x2e>
 8006ffa:	4b3e      	ldr	r3, [pc, #248]	@ (80070f4 <__mdiff+0x11c>)
 8006ffc:	f240 2137 	movw	r1, #567	@ 0x237
 8007000:	483d      	ldr	r0, [pc, #244]	@ (80070f8 <__mdiff+0x120>)
 8007002:	f001 fa7b 	bl	80084fc <__assert_func>
 8007006:	2301      	movs	r3, #1
 8007008:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800700c:	4610      	mov	r0, r2
 800700e:	b003      	add	sp, #12
 8007010:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007014:	bfbc      	itt	lt
 8007016:	464b      	movlt	r3, r9
 8007018:	46a1      	movlt	r9, r4
 800701a:	4630      	mov	r0, r6
 800701c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007020:	bfba      	itte	lt
 8007022:	461c      	movlt	r4, r3
 8007024:	2501      	movlt	r5, #1
 8007026:	2500      	movge	r5, #0
 8007028:	f7ff fcf6 	bl	8006a18 <_Balloc>
 800702c:	4602      	mov	r2, r0
 800702e:	b918      	cbnz	r0, 8007038 <__mdiff+0x60>
 8007030:	4b30      	ldr	r3, [pc, #192]	@ (80070f4 <__mdiff+0x11c>)
 8007032:	f240 2145 	movw	r1, #581	@ 0x245
 8007036:	e7e3      	b.n	8007000 <__mdiff+0x28>
 8007038:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800703c:	6926      	ldr	r6, [r4, #16]
 800703e:	60c5      	str	r5, [r0, #12]
 8007040:	f109 0310 	add.w	r3, r9, #16
 8007044:	f109 0514 	add.w	r5, r9, #20
 8007048:	f104 0e14 	add.w	lr, r4, #20
 800704c:	f100 0b14 	add.w	fp, r0, #20
 8007050:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007054:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007058:	9301      	str	r3, [sp, #4]
 800705a:	46d9      	mov	r9, fp
 800705c:	f04f 0c00 	mov.w	ip, #0
 8007060:	9b01      	ldr	r3, [sp, #4]
 8007062:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007066:	f853 af04 	ldr.w	sl, [r3, #4]!
 800706a:	9301      	str	r3, [sp, #4]
 800706c:	b281      	uxth	r1, r0
 800706e:	fa1f f38a 	uxth.w	r3, sl
 8007072:	1a5b      	subs	r3, r3, r1
 8007074:	0c00      	lsrs	r0, r0, #16
 8007076:	4463      	add	r3, ip
 8007078:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800707c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007080:	b29b      	uxth	r3, r3
 8007082:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007086:	4576      	cmp	r6, lr
 8007088:	f849 3b04 	str.w	r3, [r9], #4
 800708c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007090:	d8e6      	bhi.n	8007060 <__mdiff+0x88>
 8007092:	1b33      	subs	r3, r6, r4
 8007094:	3b15      	subs	r3, #21
 8007096:	f023 0303 	bic.w	r3, r3, #3
 800709a:	3415      	adds	r4, #21
 800709c:	3304      	adds	r3, #4
 800709e:	42a6      	cmp	r6, r4
 80070a0:	bf38      	it	cc
 80070a2:	2304      	movcc	r3, #4
 80070a4:	441d      	add	r5, r3
 80070a6:	445b      	add	r3, fp
 80070a8:	461e      	mov	r6, r3
 80070aa:	462c      	mov	r4, r5
 80070ac:	4544      	cmp	r4, r8
 80070ae:	d30e      	bcc.n	80070ce <__mdiff+0xf6>
 80070b0:	f108 0103 	add.w	r1, r8, #3
 80070b4:	1b49      	subs	r1, r1, r5
 80070b6:	f021 0103 	bic.w	r1, r1, #3
 80070ba:	3d03      	subs	r5, #3
 80070bc:	45a8      	cmp	r8, r5
 80070be:	bf38      	it	cc
 80070c0:	2100      	movcc	r1, #0
 80070c2:	440b      	add	r3, r1
 80070c4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80070c8:	b191      	cbz	r1, 80070f0 <__mdiff+0x118>
 80070ca:	6117      	str	r7, [r2, #16]
 80070cc:	e79e      	b.n	800700c <__mdiff+0x34>
 80070ce:	f854 1b04 	ldr.w	r1, [r4], #4
 80070d2:	46e6      	mov	lr, ip
 80070d4:	0c08      	lsrs	r0, r1, #16
 80070d6:	fa1c fc81 	uxtah	ip, ip, r1
 80070da:	4471      	add	r1, lr
 80070dc:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80070e0:	b289      	uxth	r1, r1
 80070e2:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80070e6:	f846 1b04 	str.w	r1, [r6], #4
 80070ea:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80070ee:	e7dd      	b.n	80070ac <__mdiff+0xd4>
 80070f0:	3f01      	subs	r7, #1
 80070f2:	e7e7      	b.n	80070c4 <__mdiff+0xec>
 80070f4:	080093c5 	.word	0x080093c5
 80070f8:	080093d6 	.word	0x080093d6

080070fc <__ulp>:
 80070fc:	4b0e      	ldr	r3, [pc, #56]	@ (8007138 <__ulp+0x3c>)
 80070fe:	400b      	ands	r3, r1
 8007100:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007104:	2b00      	cmp	r3, #0
 8007106:	dc08      	bgt.n	800711a <__ulp+0x1e>
 8007108:	425b      	negs	r3, r3
 800710a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800710e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007112:	da04      	bge.n	800711e <__ulp+0x22>
 8007114:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007118:	4113      	asrs	r3, r2
 800711a:	2200      	movs	r2, #0
 800711c:	e008      	b.n	8007130 <__ulp+0x34>
 800711e:	f1a2 0314 	sub.w	r3, r2, #20
 8007122:	2b1e      	cmp	r3, #30
 8007124:	bfda      	itte	le
 8007126:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800712a:	40da      	lsrle	r2, r3
 800712c:	2201      	movgt	r2, #1
 800712e:	2300      	movs	r3, #0
 8007130:	4619      	mov	r1, r3
 8007132:	4610      	mov	r0, r2
 8007134:	4770      	bx	lr
 8007136:	bf00      	nop
 8007138:	7ff00000 	.word	0x7ff00000

0800713c <__b2d>:
 800713c:	6902      	ldr	r2, [r0, #16]
 800713e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007140:	f100 0614 	add.w	r6, r0, #20
 8007144:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8007148:	4f20      	ldr	r7, [pc, #128]	@ (80071cc <__b2d+0x90>)
 800714a:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800714e:	4620      	mov	r0, r4
 8007150:	f7ff fd54 	bl	8006bfc <__hi0bits>
 8007154:	4603      	mov	r3, r0
 8007156:	2b0a      	cmp	r3, #10
 8007158:	f1c0 0020 	rsb	r0, r0, #32
 800715c:	f1a2 0504 	sub.w	r5, r2, #4
 8007160:	6008      	str	r0, [r1, #0]
 8007162:	dc13      	bgt.n	800718c <__b2d+0x50>
 8007164:	42ae      	cmp	r6, r5
 8007166:	bf38      	it	cc
 8007168:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800716c:	f1c3 0c0b 	rsb	ip, r3, #11
 8007170:	bf28      	it	cs
 8007172:	2200      	movcs	r2, #0
 8007174:	3315      	adds	r3, #21
 8007176:	fa24 fe0c 	lsr.w	lr, r4, ip
 800717a:	fa04 f303 	lsl.w	r3, r4, r3
 800717e:	fa22 f20c 	lsr.w	r2, r2, ip
 8007182:	ea4e 0107 	orr.w	r1, lr, r7
 8007186:	431a      	orrs	r2, r3
 8007188:	4610      	mov	r0, r2
 800718a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800718c:	42ae      	cmp	r6, r5
 800718e:	bf36      	itet	cc
 8007190:	f1a2 0508 	subcc.w	r5, r2, #8
 8007194:	2200      	movcs	r2, #0
 8007196:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800719a:	3b0b      	subs	r3, #11
 800719c:	d012      	beq.n	80071c4 <__b2d+0x88>
 800719e:	f1c3 0720 	rsb	r7, r3, #32
 80071a2:	fa22 f107 	lsr.w	r1, r2, r7
 80071a6:	409c      	lsls	r4, r3
 80071a8:	430c      	orrs	r4, r1
 80071aa:	42b5      	cmp	r5, r6
 80071ac:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 80071b0:	bf8c      	ite	hi
 80071b2:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 80071b6:	2400      	movls	r4, #0
 80071b8:	409a      	lsls	r2, r3
 80071ba:	40fc      	lsrs	r4, r7
 80071bc:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80071c0:	4322      	orrs	r2, r4
 80071c2:	e7e1      	b.n	8007188 <__b2d+0x4c>
 80071c4:	ea44 0107 	orr.w	r1, r4, r7
 80071c8:	e7de      	b.n	8007188 <__b2d+0x4c>
 80071ca:	bf00      	nop
 80071cc:	3ff00000 	.word	0x3ff00000

080071d0 <__d2b>:
 80071d0:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80071d4:	2101      	movs	r1, #1
 80071d6:	9e08      	ldr	r6, [sp, #32]
 80071d8:	4690      	mov	r8, r2
 80071da:	4699      	mov	r9, r3
 80071dc:	f7ff fc1c 	bl	8006a18 <_Balloc>
 80071e0:	4604      	mov	r4, r0
 80071e2:	b930      	cbnz	r0, 80071f2 <__d2b+0x22>
 80071e4:	4602      	mov	r2, r0
 80071e6:	4b24      	ldr	r3, [pc, #144]	@ (8007278 <__d2b+0xa8>)
 80071e8:	4824      	ldr	r0, [pc, #144]	@ (800727c <__d2b+0xac>)
 80071ea:	f240 310f 	movw	r1, #783	@ 0x30f
 80071ee:	f001 f985 	bl	80084fc <__assert_func>
 80071f2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80071f6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80071fa:	b10d      	cbz	r5, 8007200 <__d2b+0x30>
 80071fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007200:	9301      	str	r3, [sp, #4]
 8007202:	f1b8 0300 	subs.w	r3, r8, #0
 8007206:	d024      	beq.n	8007252 <__d2b+0x82>
 8007208:	4668      	mov	r0, sp
 800720a:	9300      	str	r3, [sp, #0]
 800720c:	f7ff fd15 	bl	8006c3a <__lo0bits>
 8007210:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007214:	b1d8      	cbz	r0, 800724e <__d2b+0x7e>
 8007216:	f1c0 0320 	rsb	r3, r0, #32
 800721a:	fa02 f303 	lsl.w	r3, r2, r3
 800721e:	430b      	orrs	r3, r1
 8007220:	40c2      	lsrs	r2, r0
 8007222:	6163      	str	r3, [r4, #20]
 8007224:	9201      	str	r2, [sp, #4]
 8007226:	9b01      	ldr	r3, [sp, #4]
 8007228:	61a3      	str	r3, [r4, #24]
 800722a:	2b00      	cmp	r3, #0
 800722c:	bf0c      	ite	eq
 800722e:	2201      	moveq	r2, #1
 8007230:	2202      	movne	r2, #2
 8007232:	6122      	str	r2, [r4, #16]
 8007234:	b1ad      	cbz	r5, 8007262 <__d2b+0x92>
 8007236:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800723a:	4405      	add	r5, r0
 800723c:	6035      	str	r5, [r6, #0]
 800723e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007242:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007244:	6018      	str	r0, [r3, #0]
 8007246:	4620      	mov	r0, r4
 8007248:	b002      	add	sp, #8
 800724a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800724e:	6161      	str	r1, [r4, #20]
 8007250:	e7e9      	b.n	8007226 <__d2b+0x56>
 8007252:	a801      	add	r0, sp, #4
 8007254:	f7ff fcf1 	bl	8006c3a <__lo0bits>
 8007258:	9b01      	ldr	r3, [sp, #4]
 800725a:	6163      	str	r3, [r4, #20]
 800725c:	3020      	adds	r0, #32
 800725e:	2201      	movs	r2, #1
 8007260:	e7e7      	b.n	8007232 <__d2b+0x62>
 8007262:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007266:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800726a:	6030      	str	r0, [r6, #0]
 800726c:	6918      	ldr	r0, [r3, #16]
 800726e:	f7ff fcc5 	bl	8006bfc <__hi0bits>
 8007272:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007276:	e7e4      	b.n	8007242 <__d2b+0x72>
 8007278:	080093c5 	.word	0x080093c5
 800727c:	080093d6 	.word	0x080093d6

08007280 <__ratio>:
 8007280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007284:	b085      	sub	sp, #20
 8007286:	e9cd 1000 	strd	r1, r0, [sp]
 800728a:	a902      	add	r1, sp, #8
 800728c:	f7ff ff56 	bl	800713c <__b2d>
 8007290:	468b      	mov	fp, r1
 8007292:	4606      	mov	r6, r0
 8007294:	460f      	mov	r7, r1
 8007296:	9800      	ldr	r0, [sp, #0]
 8007298:	a903      	add	r1, sp, #12
 800729a:	f7ff ff4f 	bl	800713c <__b2d>
 800729e:	9b01      	ldr	r3, [sp, #4]
 80072a0:	4689      	mov	r9, r1
 80072a2:	460d      	mov	r5, r1
 80072a4:	6919      	ldr	r1, [r3, #16]
 80072a6:	9b00      	ldr	r3, [sp, #0]
 80072a8:	691b      	ldr	r3, [r3, #16]
 80072aa:	1ac9      	subs	r1, r1, r3
 80072ac:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80072b0:	1a9b      	subs	r3, r3, r2
 80072b2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	bfcd      	iteet	gt
 80072ba:	463a      	movgt	r2, r7
 80072bc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80072c0:	462a      	movle	r2, r5
 80072c2:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80072c6:	bfd8      	it	le
 80072c8:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80072cc:	4604      	mov	r4, r0
 80072ce:	4622      	mov	r2, r4
 80072d0:	464b      	mov	r3, r9
 80072d2:	4630      	mov	r0, r6
 80072d4:	4659      	mov	r1, fp
 80072d6:	f7f9 fa91 	bl	80007fc <__aeabi_ddiv>
 80072da:	b005      	add	sp, #20
 80072dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080072e0 <__copybits>:
 80072e0:	3901      	subs	r1, #1
 80072e2:	b570      	push	{r4, r5, r6, lr}
 80072e4:	1149      	asrs	r1, r1, #5
 80072e6:	6914      	ldr	r4, [r2, #16]
 80072e8:	3101      	adds	r1, #1
 80072ea:	f102 0314 	add.w	r3, r2, #20
 80072ee:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80072f2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80072f6:	1f05      	subs	r5, r0, #4
 80072f8:	42a3      	cmp	r3, r4
 80072fa:	d30c      	bcc.n	8007316 <__copybits+0x36>
 80072fc:	1aa3      	subs	r3, r4, r2
 80072fe:	3b11      	subs	r3, #17
 8007300:	f023 0303 	bic.w	r3, r3, #3
 8007304:	3211      	adds	r2, #17
 8007306:	42a2      	cmp	r2, r4
 8007308:	bf88      	it	hi
 800730a:	2300      	movhi	r3, #0
 800730c:	4418      	add	r0, r3
 800730e:	2300      	movs	r3, #0
 8007310:	4288      	cmp	r0, r1
 8007312:	d305      	bcc.n	8007320 <__copybits+0x40>
 8007314:	bd70      	pop	{r4, r5, r6, pc}
 8007316:	f853 6b04 	ldr.w	r6, [r3], #4
 800731a:	f845 6f04 	str.w	r6, [r5, #4]!
 800731e:	e7eb      	b.n	80072f8 <__copybits+0x18>
 8007320:	f840 3b04 	str.w	r3, [r0], #4
 8007324:	e7f4      	b.n	8007310 <__copybits+0x30>

08007326 <__any_on>:
 8007326:	f100 0214 	add.w	r2, r0, #20
 800732a:	6900      	ldr	r0, [r0, #16]
 800732c:	114b      	asrs	r3, r1, #5
 800732e:	4298      	cmp	r0, r3
 8007330:	b510      	push	{r4, lr}
 8007332:	db11      	blt.n	8007358 <__any_on+0x32>
 8007334:	dd0a      	ble.n	800734c <__any_on+0x26>
 8007336:	f011 011f 	ands.w	r1, r1, #31
 800733a:	d007      	beq.n	800734c <__any_on+0x26>
 800733c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007340:	fa24 f001 	lsr.w	r0, r4, r1
 8007344:	fa00 f101 	lsl.w	r1, r0, r1
 8007348:	428c      	cmp	r4, r1
 800734a:	d10b      	bne.n	8007364 <__any_on+0x3e>
 800734c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007350:	4293      	cmp	r3, r2
 8007352:	d803      	bhi.n	800735c <__any_on+0x36>
 8007354:	2000      	movs	r0, #0
 8007356:	bd10      	pop	{r4, pc}
 8007358:	4603      	mov	r3, r0
 800735a:	e7f7      	b.n	800734c <__any_on+0x26>
 800735c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007360:	2900      	cmp	r1, #0
 8007362:	d0f5      	beq.n	8007350 <__any_on+0x2a>
 8007364:	2001      	movs	r0, #1
 8007366:	e7f6      	b.n	8007356 <__any_on+0x30>

08007368 <sulp>:
 8007368:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800736c:	460f      	mov	r7, r1
 800736e:	4690      	mov	r8, r2
 8007370:	f7ff fec4 	bl	80070fc <__ulp>
 8007374:	4604      	mov	r4, r0
 8007376:	460d      	mov	r5, r1
 8007378:	f1b8 0f00 	cmp.w	r8, #0
 800737c:	d011      	beq.n	80073a2 <sulp+0x3a>
 800737e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8007382:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007386:	2b00      	cmp	r3, #0
 8007388:	dd0b      	ble.n	80073a2 <sulp+0x3a>
 800738a:	051b      	lsls	r3, r3, #20
 800738c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007390:	2400      	movs	r4, #0
 8007392:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007396:	4622      	mov	r2, r4
 8007398:	462b      	mov	r3, r5
 800739a:	f7f9 f905 	bl	80005a8 <__aeabi_dmul>
 800739e:	4604      	mov	r4, r0
 80073a0:	460d      	mov	r5, r1
 80073a2:	4620      	mov	r0, r4
 80073a4:	4629      	mov	r1, r5
 80073a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073aa:	0000      	movs	r0, r0
 80073ac:	0000      	movs	r0, r0
	...

080073b0 <_strtod_l>:
 80073b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073b4:	b09f      	sub	sp, #124	@ 0x7c
 80073b6:	460c      	mov	r4, r1
 80073b8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80073ba:	2200      	movs	r2, #0
 80073bc:	921a      	str	r2, [sp, #104]	@ 0x68
 80073be:	9005      	str	r0, [sp, #20]
 80073c0:	f04f 0a00 	mov.w	sl, #0
 80073c4:	f04f 0b00 	mov.w	fp, #0
 80073c8:	460a      	mov	r2, r1
 80073ca:	9219      	str	r2, [sp, #100]	@ 0x64
 80073cc:	7811      	ldrb	r1, [r2, #0]
 80073ce:	292b      	cmp	r1, #43	@ 0x2b
 80073d0:	d048      	beq.n	8007464 <_strtod_l+0xb4>
 80073d2:	d836      	bhi.n	8007442 <_strtod_l+0x92>
 80073d4:	290d      	cmp	r1, #13
 80073d6:	d830      	bhi.n	800743a <_strtod_l+0x8a>
 80073d8:	2908      	cmp	r1, #8
 80073da:	d830      	bhi.n	800743e <_strtod_l+0x8e>
 80073dc:	2900      	cmp	r1, #0
 80073de:	d039      	beq.n	8007454 <_strtod_l+0xa4>
 80073e0:	2200      	movs	r2, #0
 80073e2:	920b      	str	r2, [sp, #44]	@ 0x2c
 80073e4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80073e6:	782a      	ldrb	r2, [r5, #0]
 80073e8:	2a30      	cmp	r2, #48	@ 0x30
 80073ea:	f040 80b1 	bne.w	8007550 <_strtod_l+0x1a0>
 80073ee:	786a      	ldrb	r2, [r5, #1]
 80073f0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80073f4:	2a58      	cmp	r2, #88	@ 0x58
 80073f6:	d16c      	bne.n	80074d2 <_strtod_l+0x122>
 80073f8:	9302      	str	r3, [sp, #8]
 80073fa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80073fc:	9301      	str	r3, [sp, #4]
 80073fe:	ab1a      	add	r3, sp, #104	@ 0x68
 8007400:	9300      	str	r3, [sp, #0]
 8007402:	4a8d      	ldr	r2, [pc, #564]	@ (8007638 <_strtod_l+0x288>)
 8007404:	9805      	ldr	r0, [sp, #20]
 8007406:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007408:	a919      	add	r1, sp, #100	@ 0x64
 800740a:	f001 f911 	bl	8008630 <__gethex>
 800740e:	f010 060f 	ands.w	r6, r0, #15
 8007412:	4604      	mov	r4, r0
 8007414:	d005      	beq.n	8007422 <_strtod_l+0x72>
 8007416:	2e06      	cmp	r6, #6
 8007418:	d126      	bne.n	8007468 <_strtod_l+0xb8>
 800741a:	3501      	adds	r5, #1
 800741c:	2300      	movs	r3, #0
 800741e:	9519      	str	r5, [sp, #100]	@ 0x64
 8007420:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007422:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007424:	2b00      	cmp	r3, #0
 8007426:	f040 857e 	bne.w	8007f26 <_strtod_l+0xb76>
 800742a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800742c:	b1bb      	cbz	r3, 800745e <_strtod_l+0xae>
 800742e:	4650      	mov	r0, sl
 8007430:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8007434:	b01f      	add	sp, #124	@ 0x7c
 8007436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800743a:	2920      	cmp	r1, #32
 800743c:	d1d0      	bne.n	80073e0 <_strtod_l+0x30>
 800743e:	3201      	adds	r2, #1
 8007440:	e7c3      	b.n	80073ca <_strtod_l+0x1a>
 8007442:	292d      	cmp	r1, #45	@ 0x2d
 8007444:	d1cc      	bne.n	80073e0 <_strtod_l+0x30>
 8007446:	2101      	movs	r1, #1
 8007448:	910b      	str	r1, [sp, #44]	@ 0x2c
 800744a:	1c51      	adds	r1, r2, #1
 800744c:	9119      	str	r1, [sp, #100]	@ 0x64
 800744e:	7852      	ldrb	r2, [r2, #1]
 8007450:	2a00      	cmp	r2, #0
 8007452:	d1c7      	bne.n	80073e4 <_strtod_l+0x34>
 8007454:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007456:	9419      	str	r4, [sp, #100]	@ 0x64
 8007458:	2b00      	cmp	r3, #0
 800745a:	f040 8562 	bne.w	8007f22 <_strtod_l+0xb72>
 800745e:	4650      	mov	r0, sl
 8007460:	4659      	mov	r1, fp
 8007462:	e7e7      	b.n	8007434 <_strtod_l+0x84>
 8007464:	2100      	movs	r1, #0
 8007466:	e7ef      	b.n	8007448 <_strtod_l+0x98>
 8007468:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800746a:	b13a      	cbz	r2, 800747c <_strtod_l+0xcc>
 800746c:	2135      	movs	r1, #53	@ 0x35
 800746e:	a81c      	add	r0, sp, #112	@ 0x70
 8007470:	f7ff ff36 	bl	80072e0 <__copybits>
 8007474:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007476:	9805      	ldr	r0, [sp, #20]
 8007478:	f7ff fb0e 	bl	8006a98 <_Bfree>
 800747c:	3e01      	subs	r6, #1
 800747e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007480:	2e04      	cmp	r6, #4
 8007482:	d806      	bhi.n	8007492 <_strtod_l+0xe2>
 8007484:	e8df f006 	tbb	[pc, r6]
 8007488:	201d0314 	.word	0x201d0314
 800748c:	14          	.byte	0x14
 800748d:	00          	.byte	0x00
 800748e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007492:	05e1      	lsls	r1, r4, #23
 8007494:	bf48      	it	mi
 8007496:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800749a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800749e:	0d1b      	lsrs	r3, r3, #20
 80074a0:	051b      	lsls	r3, r3, #20
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d1bd      	bne.n	8007422 <_strtod_l+0x72>
 80074a6:	f7fe fb33 	bl	8005b10 <__errno>
 80074aa:	2322      	movs	r3, #34	@ 0x22
 80074ac:	6003      	str	r3, [r0, #0]
 80074ae:	e7b8      	b.n	8007422 <_strtod_l+0x72>
 80074b0:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80074b4:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80074b8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80074bc:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80074c0:	e7e7      	b.n	8007492 <_strtod_l+0xe2>
 80074c2:	f8df b178 	ldr.w	fp, [pc, #376]	@ 800763c <_strtod_l+0x28c>
 80074c6:	e7e4      	b.n	8007492 <_strtod_l+0xe2>
 80074c8:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80074cc:	f04f 3aff 	mov.w	sl, #4294967295
 80074d0:	e7df      	b.n	8007492 <_strtod_l+0xe2>
 80074d2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80074d4:	1c5a      	adds	r2, r3, #1
 80074d6:	9219      	str	r2, [sp, #100]	@ 0x64
 80074d8:	785b      	ldrb	r3, [r3, #1]
 80074da:	2b30      	cmp	r3, #48	@ 0x30
 80074dc:	d0f9      	beq.n	80074d2 <_strtod_l+0x122>
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d09f      	beq.n	8007422 <_strtod_l+0x72>
 80074e2:	2301      	movs	r3, #1
 80074e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80074e6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80074e8:	930c      	str	r3, [sp, #48]	@ 0x30
 80074ea:	2300      	movs	r3, #0
 80074ec:	9308      	str	r3, [sp, #32]
 80074ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80074f0:	461f      	mov	r7, r3
 80074f2:	220a      	movs	r2, #10
 80074f4:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80074f6:	7805      	ldrb	r5, [r0, #0]
 80074f8:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80074fc:	b2d9      	uxtb	r1, r3
 80074fe:	2909      	cmp	r1, #9
 8007500:	d928      	bls.n	8007554 <_strtod_l+0x1a4>
 8007502:	494f      	ldr	r1, [pc, #316]	@ (8007640 <_strtod_l+0x290>)
 8007504:	2201      	movs	r2, #1
 8007506:	f000 ffc3 	bl	8008490 <strncmp>
 800750a:	2800      	cmp	r0, #0
 800750c:	d032      	beq.n	8007574 <_strtod_l+0x1c4>
 800750e:	2000      	movs	r0, #0
 8007510:	462a      	mov	r2, r5
 8007512:	4681      	mov	r9, r0
 8007514:	463d      	mov	r5, r7
 8007516:	4603      	mov	r3, r0
 8007518:	2a65      	cmp	r2, #101	@ 0x65
 800751a:	d001      	beq.n	8007520 <_strtod_l+0x170>
 800751c:	2a45      	cmp	r2, #69	@ 0x45
 800751e:	d114      	bne.n	800754a <_strtod_l+0x19a>
 8007520:	b91d      	cbnz	r5, 800752a <_strtod_l+0x17a>
 8007522:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007524:	4302      	orrs	r2, r0
 8007526:	d095      	beq.n	8007454 <_strtod_l+0xa4>
 8007528:	2500      	movs	r5, #0
 800752a:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800752c:	1c62      	adds	r2, r4, #1
 800752e:	9219      	str	r2, [sp, #100]	@ 0x64
 8007530:	7862      	ldrb	r2, [r4, #1]
 8007532:	2a2b      	cmp	r2, #43	@ 0x2b
 8007534:	d077      	beq.n	8007626 <_strtod_l+0x276>
 8007536:	2a2d      	cmp	r2, #45	@ 0x2d
 8007538:	d07b      	beq.n	8007632 <_strtod_l+0x282>
 800753a:	f04f 0c00 	mov.w	ip, #0
 800753e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007542:	2909      	cmp	r1, #9
 8007544:	f240 8082 	bls.w	800764c <_strtod_l+0x29c>
 8007548:	9419      	str	r4, [sp, #100]	@ 0x64
 800754a:	f04f 0800 	mov.w	r8, #0
 800754e:	e0a2      	b.n	8007696 <_strtod_l+0x2e6>
 8007550:	2300      	movs	r3, #0
 8007552:	e7c7      	b.n	80074e4 <_strtod_l+0x134>
 8007554:	2f08      	cmp	r7, #8
 8007556:	bfd5      	itete	le
 8007558:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800755a:	9908      	ldrgt	r1, [sp, #32]
 800755c:	fb02 3301 	mlale	r3, r2, r1, r3
 8007560:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007564:	f100 0001 	add.w	r0, r0, #1
 8007568:	bfd4      	ite	le
 800756a:	930a      	strle	r3, [sp, #40]	@ 0x28
 800756c:	9308      	strgt	r3, [sp, #32]
 800756e:	3701      	adds	r7, #1
 8007570:	9019      	str	r0, [sp, #100]	@ 0x64
 8007572:	e7bf      	b.n	80074f4 <_strtod_l+0x144>
 8007574:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007576:	1c5a      	adds	r2, r3, #1
 8007578:	9219      	str	r2, [sp, #100]	@ 0x64
 800757a:	785a      	ldrb	r2, [r3, #1]
 800757c:	b37f      	cbz	r7, 80075de <_strtod_l+0x22e>
 800757e:	4681      	mov	r9, r0
 8007580:	463d      	mov	r5, r7
 8007582:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007586:	2b09      	cmp	r3, #9
 8007588:	d912      	bls.n	80075b0 <_strtod_l+0x200>
 800758a:	2301      	movs	r3, #1
 800758c:	e7c4      	b.n	8007518 <_strtod_l+0x168>
 800758e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007590:	1c5a      	adds	r2, r3, #1
 8007592:	9219      	str	r2, [sp, #100]	@ 0x64
 8007594:	785a      	ldrb	r2, [r3, #1]
 8007596:	3001      	adds	r0, #1
 8007598:	2a30      	cmp	r2, #48	@ 0x30
 800759a:	d0f8      	beq.n	800758e <_strtod_l+0x1de>
 800759c:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80075a0:	2b08      	cmp	r3, #8
 80075a2:	f200 84c5 	bhi.w	8007f30 <_strtod_l+0xb80>
 80075a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80075a8:	930c      	str	r3, [sp, #48]	@ 0x30
 80075aa:	4681      	mov	r9, r0
 80075ac:	2000      	movs	r0, #0
 80075ae:	4605      	mov	r5, r0
 80075b0:	3a30      	subs	r2, #48	@ 0x30
 80075b2:	f100 0301 	add.w	r3, r0, #1
 80075b6:	d02a      	beq.n	800760e <_strtod_l+0x25e>
 80075b8:	4499      	add	r9, r3
 80075ba:	eb00 0c05 	add.w	ip, r0, r5
 80075be:	462b      	mov	r3, r5
 80075c0:	210a      	movs	r1, #10
 80075c2:	4563      	cmp	r3, ip
 80075c4:	d10d      	bne.n	80075e2 <_strtod_l+0x232>
 80075c6:	1c69      	adds	r1, r5, #1
 80075c8:	4401      	add	r1, r0
 80075ca:	4428      	add	r0, r5
 80075cc:	2808      	cmp	r0, #8
 80075ce:	dc16      	bgt.n	80075fe <_strtod_l+0x24e>
 80075d0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80075d2:	230a      	movs	r3, #10
 80075d4:	fb03 2300 	mla	r3, r3, r0, r2
 80075d8:	930a      	str	r3, [sp, #40]	@ 0x28
 80075da:	2300      	movs	r3, #0
 80075dc:	e018      	b.n	8007610 <_strtod_l+0x260>
 80075de:	4638      	mov	r0, r7
 80075e0:	e7da      	b.n	8007598 <_strtod_l+0x1e8>
 80075e2:	2b08      	cmp	r3, #8
 80075e4:	f103 0301 	add.w	r3, r3, #1
 80075e8:	dc03      	bgt.n	80075f2 <_strtod_l+0x242>
 80075ea:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80075ec:	434e      	muls	r6, r1
 80075ee:	960a      	str	r6, [sp, #40]	@ 0x28
 80075f0:	e7e7      	b.n	80075c2 <_strtod_l+0x212>
 80075f2:	2b10      	cmp	r3, #16
 80075f4:	bfde      	ittt	le
 80075f6:	9e08      	ldrle	r6, [sp, #32]
 80075f8:	434e      	mulle	r6, r1
 80075fa:	9608      	strle	r6, [sp, #32]
 80075fc:	e7e1      	b.n	80075c2 <_strtod_l+0x212>
 80075fe:	280f      	cmp	r0, #15
 8007600:	dceb      	bgt.n	80075da <_strtod_l+0x22a>
 8007602:	9808      	ldr	r0, [sp, #32]
 8007604:	230a      	movs	r3, #10
 8007606:	fb03 2300 	mla	r3, r3, r0, r2
 800760a:	9308      	str	r3, [sp, #32]
 800760c:	e7e5      	b.n	80075da <_strtod_l+0x22a>
 800760e:	4629      	mov	r1, r5
 8007610:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007612:	1c50      	adds	r0, r2, #1
 8007614:	9019      	str	r0, [sp, #100]	@ 0x64
 8007616:	7852      	ldrb	r2, [r2, #1]
 8007618:	4618      	mov	r0, r3
 800761a:	460d      	mov	r5, r1
 800761c:	e7b1      	b.n	8007582 <_strtod_l+0x1d2>
 800761e:	f04f 0900 	mov.w	r9, #0
 8007622:	2301      	movs	r3, #1
 8007624:	e77d      	b.n	8007522 <_strtod_l+0x172>
 8007626:	f04f 0c00 	mov.w	ip, #0
 800762a:	1ca2      	adds	r2, r4, #2
 800762c:	9219      	str	r2, [sp, #100]	@ 0x64
 800762e:	78a2      	ldrb	r2, [r4, #2]
 8007630:	e785      	b.n	800753e <_strtod_l+0x18e>
 8007632:	f04f 0c01 	mov.w	ip, #1
 8007636:	e7f8      	b.n	800762a <_strtod_l+0x27a>
 8007638:	08009548 	.word	0x08009548
 800763c:	7ff00000 	.word	0x7ff00000
 8007640:	08009530 	.word	0x08009530
 8007644:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007646:	1c51      	adds	r1, r2, #1
 8007648:	9119      	str	r1, [sp, #100]	@ 0x64
 800764a:	7852      	ldrb	r2, [r2, #1]
 800764c:	2a30      	cmp	r2, #48	@ 0x30
 800764e:	d0f9      	beq.n	8007644 <_strtod_l+0x294>
 8007650:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007654:	2908      	cmp	r1, #8
 8007656:	f63f af78 	bhi.w	800754a <_strtod_l+0x19a>
 800765a:	3a30      	subs	r2, #48	@ 0x30
 800765c:	920e      	str	r2, [sp, #56]	@ 0x38
 800765e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007660:	920f      	str	r2, [sp, #60]	@ 0x3c
 8007662:	f04f 080a 	mov.w	r8, #10
 8007666:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007668:	1c56      	adds	r6, r2, #1
 800766a:	9619      	str	r6, [sp, #100]	@ 0x64
 800766c:	7852      	ldrb	r2, [r2, #1]
 800766e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8007672:	f1be 0f09 	cmp.w	lr, #9
 8007676:	d939      	bls.n	80076ec <_strtod_l+0x33c>
 8007678:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800767a:	1a76      	subs	r6, r6, r1
 800767c:	2e08      	cmp	r6, #8
 800767e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8007682:	dc03      	bgt.n	800768c <_strtod_l+0x2dc>
 8007684:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007686:	4588      	cmp	r8, r1
 8007688:	bfa8      	it	ge
 800768a:	4688      	movge	r8, r1
 800768c:	f1bc 0f00 	cmp.w	ip, #0
 8007690:	d001      	beq.n	8007696 <_strtod_l+0x2e6>
 8007692:	f1c8 0800 	rsb	r8, r8, #0
 8007696:	2d00      	cmp	r5, #0
 8007698:	d14e      	bne.n	8007738 <_strtod_l+0x388>
 800769a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800769c:	4308      	orrs	r0, r1
 800769e:	f47f aec0 	bne.w	8007422 <_strtod_l+0x72>
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	f47f aed6 	bne.w	8007454 <_strtod_l+0xa4>
 80076a8:	2a69      	cmp	r2, #105	@ 0x69
 80076aa:	d028      	beq.n	80076fe <_strtod_l+0x34e>
 80076ac:	dc25      	bgt.n	80076fa <_strtod_l+0x34a>
 80076ae:	2a49      	cmp	r2, #73	@ 0x49
 80076b0:	d025      	beq.n	80076fe <_strtod_l+0x34e>
 80076b2:	2a4e      	cmp	r2, #78	@ 0x4e
 80076b4:	f47f aece 	bne.w	8007454 <_strtod_l+0xa4>
 80076b8:	499a      	ldr	r1, [pc, #616]	@ (8007924 <_strtod_l+0x574>)
 80076ba:	a819      	add	r0, sp, #100	@ 0x64
 80076bc:	f001 f9da 	bl	8008a74 <__match>
 80076c0:	2800      	cmp	r0, #0
 80076c2:	f43f aec7 	beq.w	8007454 <_strtod_l+0xa4>
 80076c6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80076c8:	781b      	ldrb	r3, [r3, #0]
 80076ca:	2b28      	cmp	r3, #40	@ 0x28
 80076cc:	d12e      	bne.n	800772c <_strtod_l+0x37c>
 80076ce:	4996      	ldr	r1, [pc, #600]	@ (8007928 <_strtod_l+0x578>)
 80076d0:	aa1c      	add	r2, sp, #112	@ 0x70
 80076d2:	a819      	add	r0, sp, #100	@ 0x64
 80076d4:	f001 f9e2 	bl	8008a9c <__hexnan>
 80076d8:	2805      	cmp	r0, #5
 80076da:	d127      	bne.n	800772c <_strtod_l+0x37c>
 80076dc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80076de:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80076e2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80076e6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80076ea:	e69a      	b.n	8007422 <_strtod_l+0x72>
 80076ec:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80076ee:	fb08 2101 	mla	r1, r8, r1, r2
 80076f2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80076f6:	920e      	str	r2, [sp, #56]	@ 0x38
 80076f8:	e7b5      	b.n	8007666 <_strtod_l+0x2b6>
 80076fa:	2a6e      	cmp	r2, #110	@ 0x6e
 80076fc:	e7da      	b.n	80076b4 <_strtod_l+0x304>
 80076fe:	498b      	ldr	r1, [pc, #556]	@ (800792c <_strtod_l+0x57c>)
 8007700:	a819      	add	r0, sp, #100	@ 0x64
 8007702:	f001 f9b7 	bl	8008a74 <__match>
 8007706:	2800      	cmp	r0, #0
 8007708:	f43f aea4 	beq.w	8007454 <_strtod_l+0xa4>
 800770c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800770e:	4988      	ldr	r1, [pc, #544]	@ (8007930 <_strtod_l+0x580>)
 8007710:	3b01      	subs	r3, #1
 8007712:	a819      	add	r0, sp, #100	@ 0x64
 8007714:	9319      	str	r3, [sp, #100]	@ 0x64
 8007716:	f001 f9ad 	bl	8008a74 <__match>
 800771a:	b910      	cbnz	r0, 8007722 <_strtod_l+0x372>
 800771c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800771e:	3301      	adds	r3, #1
 8007720:	9319      	str	r3, [sp, #100]	@ 0x64
 8007722:	f8df b210 	ldr.w	fp, [pc, #528]	@ 8007934 <_strtod_l+0x584>
 8007726:	f04f 0a00 	mov.w	sl, #0
 800772a:	e67a      	b.n	8007422 <_strtod_l+0x72>
 800772c:	4882      	ldr	r0, [pc, #520]	@ (8007938 <_strtod_l+0x588>)
 800772e:	f000 fedf 	bl	80084f0 <nan>
 8007732:	4682      	mov	sl, r0
 8007734:	468b      	mov	fp, r1
 8007736:	e674      	b.n	8007422 <_strtod_l+0x72>
 8007738:	eba8 0309 	sub.w	r3, r8, r9
 800773c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800773e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007740:	2f00      	cmp	r7, #0
 8007742:	bf08      	it	eq
 8007744:	462f      	moveq	r7, r5
 8007746:	2d10      	cmp	r5, #16
 8007748:	462c      	mov	r4, r5
 800774a:	bfa8      	it	ge
 800774c:	2410      	movge	r4, #16
 800774e:	f7f8 feb1 	bl	80004b4 <__aeabi_ui2d>
 8007752:	2d09      	cmp	r5, #9
 8007754:	4682      	mov	sl, r0
 8007756:	468b      	mov	fp, r1
 8007758:	dc11      	bgt.n	800777e <_strtod_l+0x3ce>
 800775a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800775c:	2b00      	cmp	r3, #0
 800775e:	f43f ae60 	beq.w	8007422 <_strtod_l+0x72>
 8007762:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007764:	dd76      	ble.n	8007854 <_strtod_l+0x4a4>
 8007766:	2b16      	cmp	r3, #22
 8007768:	dc5d      	bgt.n	8007826 <_strtod_l+0x476>
 800776a:	4974      	ldr	r1, [pc, #464]	@ (800793c <_strtod_l+0x58c>)
 800776c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007770:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007774:	4652      	mov	r2, sl
 8007776:	465b      	mov	r3, fp
 8007778:	f7f8 ff16 	bl	80005a8 <__aeabi_dmul>
 800777c:	e7d9      	b.n	8007732 <_strtod_l+0x382>
 800777e:	4b6f      	ldr	r3, [pc, #444]	@ (800793c <_strtod_l+0x58c>)
 8007780:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007784:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007788:	f7f8 ff0e 	bl	80005a8 <__aeabi_dmul>
 800778c:	4682      	mov	sl, r0
 800778e:	9808      	ldr	r0, [sp, #32]
 8007790:	468b      	mov	fp, r1
 8007792:	f7f8 fe8f 	bl	80004b4 <__aeabi_ui2d>
 8007796:	4602      	mov	r2, r0
 8007798:	460b      	mov	r3, r1
 800779a:	4650      	mov	r0, sl
 800779c:	4659      	mov	r1, fp
 800779e:	f7f8 fd4d 	bl	800023c <__adddf3>
 80077a2:	2d0f      	cmp	r5, #15
 80077a4:	4682      	mov	sl, r0
 80077a6:	468b      	mov	fp, r1
 80077a8:	ddd7      	ble.n	800775a <_strtod_l+0x3aa>
 80077aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077ac:	1b2c      	subs	r4, r5, r4
 80077ae:	441c      	add	r4, r3
 80077b0:	2c00      	cmp	r4, #0
 80077b2:	f340 8096 	ble.w	80078e2 <_strtod_l+0x532>
 80077b6:	f014 030f 	ands.w	r3, r4, #15
 80077ba:	d00a      	beq.n	80077d2 <_strtod_l+0x422>
 80077bc:	495f      	ldr	r1, [pc, #380]	@ (800793c <_strtod_l+0x58c>)
 80077be:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80077c2:	4652      	mov	r2, sl
 80077c4:	465b      	mov	r3, fp
 80077c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80077ca:	f7f8 feed 	bl	80005a8 <__aeabi_dmul>
 80077ce:	4682      	mov	sl, r0
 80077d0:	468b      	mov	fp, r1
 80077d2:	f034 040f 	bics.w	r4, r4, #15
 80077d6:	d073      	beq.n	80078c0 <_strtod_l+0x510>
 80077d8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80077dc:	dd48      	ble.n	8007870 <_strtod_l+0x4c0>
 80077de:	2400      	movs	r4, #0
 80077e0:	46a0      	mov	r8, r4
 80077e2:	940a      	str	r4, [sp, #40]	@ 0x28
 80077e4:	46a1      	mov	r9, r4
 80077e6:	9a05      	ldr	r2, [sp, #20]
 80077e8:	f8df b148 	ldr.w	fp, [pc, #328]	@ 8007934 <_strtod_l+0x584>
 80077ec:	2322      	movs	r3, #34	@ 0x22
 80077ee:	6013      	str	r3, [r2, #0]
 80077f0:	f04f 0a00 	mov.w	sl, #0
 80077f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	f43f ae13 	beq.w	8007422 <_strtod_l+0x72>
 80077fc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80077fe:	9805      	ldr	r0, [sp, #20]
 8007800:	f7ff f94a 	bl	8006a98 <_Bfree>
 8007804:	9805      	ldr	r0, [sp, #20]
 8007806:	4649      	mov	r1, r9
 8007808:	f7ff f946 	bl	8006a98 <_Bfree>
 800780c:	9805      	ldr	r0, [sp, #20]
 800780e:	4641      	mov	r1, r8
 8007810:	f7ff f942 	bl	8006a98 <_Bfree>
 8007814:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007816:	9805      	ldr	r0, [sp, #20]
 8007818:	f7ff f93e 	bl	8006a98 <_Bfree>
 800781c:	9805      	ldr	r0, [sp, #20]
 800781e:	4621      	mov	r1, r4
 8007820:	f7ff f93a 	bl	8006a98 <_Bfree>
 8007824:	e5fd      	b.n	8007422 <_strtod_l+0x72>
 8007826:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007828:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800782c:	4293      	cmp	r3, r2
 800782e:	dbbc      	blt.n	80077aa <_strtod_l+0x3fa>
 8007830:	4c42      	ldr	r4, [pc, #264]	@ (800793c <_strtod_l+0x58c>)
 8007832:	f1c5 050f 	rsb	r5, r5, #15
 8007836:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800783a:	4652      	mov	r2, sl
 800783c:	465b      	mov	r3, fp
 800783e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007842:	f7f8 feb1 	bl	80005a8 <__aeabi_dmul>
 8007846:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007848:	1b5d      	subs	r5, r3, r5
 800784a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800784e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007852:	e791      	b.n	8007778 <_strtod_l+0x3c8>
 8007854:	3316      	adds	r3, #22
 8007856:	dba8      	blt.n	80077aa <_strtod_l+0x3fa>
 8007858:	4b38      	ldr	r3, [pc, #224]	@ (800793c <_strtod_l+0x58c>)
 800785a:	eba9 0808 	sub.w	r8, r9, r8
 800785e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007862:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007866:	4650      	mov	r0, sl
 8007868:	4659      	mov	r1, fp
 800786a:	f7f8 ffc7 	bl	80007fc <__aeabi_ddiv>
 800786e:	e760      	b.n	8007732 <_strtod_l+0x382>
 8007870:	4b33      	ldr	r3, [pc, #204]	@ (8007940 <_strtod_l+0x590>)
 8007872:	9308      	str	r3, [sp, #32]
 8007874:	2300      	movs	r3, #0
 8007876:	1124      	asrs	r4, r4, #4
 8007878:	4650      	mov	r0, sl
 800787a:	4659      	mov	r1, fp
 800787c:	461e      	mov	r6, r3
 800787e:	2c01      	cmp	r4, #1
 8007880:	dc21      	bgt.n	80078c6 <_strtod_l+0x516>
 8007882:	b10b      	cbz	r3, 8007888 <_strtod_l+0x4d8>
 8007884:	4682      	mov	sl, r0
 8007886:	468b      	mov	fp, r1
 8007888:	492d      	ldr	r1, [pc, #180]	@ (8007940 <_strtod_l+0x590>)
 800788a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800788e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007892:	4652      	mov	r2, sl
 8007894:	465b      	mov	r3, fp
 8007896:	e9d1 0100 	ldrd	r0, r1, [r1]
 800789a:	f7f8 fe85 	bl	80005a8 <__aeabi_dmul>
 800789e:	4b25      	ldr	r3, [pc, #148]	@ (8007934 <_strtod_l+0x584>)
 80078a0:	460a      	mov	r2, r1
 80078a2:	400b      	ands	r3, r1
 80078a4:	4927      	ldr	r1, [pc, #156]	@ (8007944 <_strtod_l+0x594>)
 80078a6:	428b      	cmp	r3, r1
 80078a8:	4682      	mov	sl, r0
 80078aa:	d898      	bhi.n	80077de <_strtod_l+0x42e>
 80078ac:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80078b0:	428b      	cmp	r3, r1
 80078b2:	bf86      	itte	hi
 80078b4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8007948 <_strtod_l+0x598>
 80078b8:	f04f 3aff 	movhi.w	sl, #4294967295
 80078bc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80078c0:	2300      	movs	r3, #0
 80078c2:	9308      	str	r3, [sp, #32]
 80078c4:	e07a      	b.n	80079bc <_strtod_l+0x60c>
 80078c6:	07e2      	lsls	r2, r4, #31
 80078c8:	d505      	bpl.n	80078d6 <_strtod_l+0x526>
 80078ca:	9b08      	ldr	r3, [sp, #32]
 80078cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078d0:	f7f8 fe6a 	bl	80005a8 <__aeabi_dmul>
 80078d4:	2301      	movs	r3, #1
 80078d6:	9a08      	ldr	r2, [sp, #32]
 80078d8:	3208      	adds	r2, #8
 80078da:	3601      	adds	r6, #1
 80078dc:	1064      	asrs	r4, r4, #1
 80078de:	9208      	str	r2, [sp, #32]
 80078e0:	e7cd      	b.n	800787e <_strtod_l+0x4ce>
 80078e2:	d0ed      	beq.n	80078c0 <_strtod_l+0x510>
 80078e4:	4264      	negs	r4, r4
 80078e6:	f014 020f 	ands.w	r2, r4, #15
 80078ea:	d00a      	beq.n	8007902 <_strtod_l+0x552>
 80078ec:	4b13      	ldr	r3, [pc, #76]	@ (800793c <_strtod_l+0x58c>)
 80078ee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078f2:	4650      	mov	r0, sl
 80078f4:	4659      	mov	r1, fp
 80078f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078fa:	f7f8 ff7f 	bl	80007fc <__aeabi_ddiv>
 80078fe:	4682      	mov	sl, r0
 8007900:	468b      	mov	fp, r1
 8007902:	1124      	asrs	r4, r4, #4
 8007904:	d0dc      	beq.n	80078c0 <_strtod_l+0x510>
 8007906:	2c1f      	cmp	r4, #31
 8007908:	dd20      	ble.n	800794c <_strtod_l+0x59c>
 800790a:	2400      	movs	r4, #0
 800790c:	46a0      	mov	r8, r4
 800790e:	940a      	str	r4, [sp, #40]	@ 0x28
 8007910:	46a1      	mov	r9, r4
 8007912:	9a05      	ldr	r2, [sp, #20]
 8007914:	2322      	movs	r3, #34	@ 0x22
 8007916:	f04f 0a00 	mov.w	sl, #0
 800791a:	f04f 0b00 	mov.w	fp, #0
 800791e:	6013      	str	r3, [r2, #0]
 8007920:	e768      	b.n	80077f4 <_strtod_l+0x444>
 8007922:	bf00      	nop
 8007924:	0800931d 	.word	0x0800931d
 8007928:	08009534 	.word	0x08009534
 800792c:	08009315 	.word	0x08009315
 8007930:	0800934c 	.word	0x0800934c
 8007934:	7ff00000 	.word	0x7ff00000
 8007938:	080096dd 	.word	0x080096dd
 800793c:	08009468 	.word	0x08009468
 8007940:	08009440 	.word	0x08009440
 8007944:	7ca00000 	.word	0x7ca00000
 8007948:	7fefffff 	.word	0x7fefffff
 800794c:	f014 0310 	ands.w	r3, r4, #16
 8007950:	bf18      	it	ne
 8007952:	236a      	movne	r3, #106	@ 0x6a
 8007954:	4e77      	ldr	r6, [pc, #476]	@ (8007b34 <_strtod_l+0x784>)
 8007956:	9308      	str	r3, [sp, #32]
 8007958:	4650      	mov	r0, sl
 800795a:	4659      	mov	r1, fp
 800795c:	2300      	movs	r3, #0
 800795e:	07e2      	lsls	r2, r4, #31
 8007960:	d504      	bpl.n	800796c <_strtod_l+0x5bc>
 8007962:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007966:	f7f8 fe1f 	bl	80005a8 <__aeabi_dmul>
 800796a:	2301      	movs	r3, #1
 800796c:	1064      	asrs	r4, r4, #1
 800796e:	f106 0608 	add.w	r6, r6, #8
 8007972:	d1f4      	bne.n	800795e <_strtod_l+0x5ae>
 8007974:	b10b      	cbz	r3, 800797a <_strtod_l+0x5ca>
 8007976:	4682      	mov	sl, r0
 8007978:	468b      	mov	fp, r1
 800797a:	9b08      	ldr	r3, [sp, #32]
 800797c:	b1b3      	cbz	r3, 80079ac <_strtod_l+0x5fc>
 800797e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007982:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007986:	2b00      	cmp	r3, #0
 8007988:	4659      	mov	r1, fp
 800798a:	dd0f      	ble.n	80079ac <_strtod_l+0x5fc>
 800798c:	2b1f      	cmp	r3, #31
 800798e:	dd57      	ble.n	8007a40 <_strtod_l+0x690>
 8007990:	2b34      	cmp	r3, #52	@ 0x34
 8007992:	bfde      	ittt	le
 8007994:	f04f 33ff 	movle.w	r3, #4294967295
 8007998:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800799c:	4093      	lslle	r3, r2
 800799e:	f04f 0a00 	mov.w	sl, #0
 80079a2:	bfcc      	ite	gt
 80079a4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80079a8:	ea03 0b01 	andle.w	fp, r3, r1
 80079ac:	2200      	movs	r2, #0
 80079ae:	2300      	movs	r3, #0
 80079b0:	4650      	mov	r0, sl
 80079b2:	4659      	mov	r1, fp
 80079b4:	f7f9 f860 	bl	8000a78 <__aeabi_dcmpeq>
 80079b8:	2800      	cmp	r0, #0
 80079ba:	d1a6      	bne.n	800790a <_strtod_l+0x55a>
 80079bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80079be:	9300      	str	r3, [sp, #0]
 80079c0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80079c2:	9805      	ldr	r0, [sp, #20]
 80079c4:	462b      	mov	r3, r5
 80079c6:	463a      	mov	r2, r7
 80079c8:	f7ff f8ce 	bl	8006b68 <__s2b>
 80079cc:	900a      	str	r0, [sp, #40]	@ 0x28
 80079ce:	2800      	cmp	r0, #0
 80079d0:	f43f af05 	beq.w	80077de <_strtod_l+0x42e>
 80079d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80079d6:	2a00      	cmp	r2, #0
 80079d8:	eba9 0308 	sub.w	r3, r9, r8
 80079dc:	bfa8      	it	ge
 80079de:	2300      	movge	r3, #0
 80079e0:	9312      	str	r3, [sp, #72]	@ 0x48
 80079e2:	2400      	movs	r4, #0
 80079e4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80079e8:	9316      	str	r3, [sp, #88]	@ 0x58
 80079ea:	46a0      	mov	r8, r4
 80079ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80079ee:	9805      	ldr	r0, [sp, #20]
 80079f0:	6859      	ldr	r1, [r3, #4]
 80079f2:	f7ff f811 	bl	8006a18 <_Balloc>
 80079f6:	4681      	mov	r9, r0
 80079f8:	2800      	cmp	r0, #0
 80079fa:	f43f aef4 	beq.w	80077e6 <_strtod_l+0x436>
 80079fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a00:	691a      	ldr	r2, [r3, #16]
 8007a02:	3202      	adds	r2, #2
 8007a04:	f103 010c 	add.w	r1, r3, #12
 8007a08:	0092      	lsls	r2, r2, #2
 8007a0a:	300c      	adds	r0, #12
 8007a0c:	f000 fd62 	bl	80084d4 <memcpy>
 8007a10:	ab1c      	add	r3, sp, #112	@ 0x70
 8007a12:	9301      	str	r3, [sp, #4]
 8007a14:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007a16:	9300      	str	r3, [sp, #0]
 8007a18:	9805      	ldr	r0, [sp, #20]
 8007a1a:	4652      	mov	r2, sl
 8007a1c:	465b      	mov	r3, fp
 8007a1e:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007a22:	f7ff fbd5 	bl	80071d0 <__d2b>
 8007a26:	901a      	str	r0, [sp, #104]	@ 0x68
 8007a28:	2800      	cmp	r0, #0
 8007a2a:	f43f aedc 	beq.w	80077e6 <_strtod_l+0x436>
 8007a2e:	9805      	ldr	r0, [sp, #20]
 8007a30:	2101      	movs	r1, #1
 8007a32:	f7ff f92f 	bl	8006c94 <__i2b>
 8007a36:	4680      	mov	r8, r0
 8007a38:	b948      	cbnz	r0, 8007a4e <_strtod_l+0x69e>
 8007a3a:	f04f 0800 	mov.w	r8, #0
 8007a3e:	e6d2      	b.n	80077e6 <_strtod_l+0x436>
 8007a40:	f04f 32ff 	mov.w	r2, #4294967295
 8007a44:	fa02 f303 	lsl.w	r3, r2, r3
 8007a48:	ea03 0a0a 	and.w	sl, r3, sl
 8007a4c:	e7ae      	b.n	80079ac <_strtod_l+0x5fc>
 8007a4e:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007a50:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007a52:	2d00      	cmp	r5, #0
 8007a54:	bfab      	itete	ge
 8007a56:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007a58:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007a5a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007a5c:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007a5e:	bfac      	ite	ge
 8007a60:	18ef      	addge	r7, r5, r3
 8007a62:	1b5e      	sublt	r6, r3, r5
 8007a64:	9b08      	ldr	r3, [sp, #32]
 8007a66:	1aed      	subs	r5, r5, r3
 8007a68:	4415      	add	r5, r2
 8007a6a:	4b33      	ldr	r3, [pc, #204]	@ (8007b38 <_strtod_l+0x788>)
 8007a6c:	3d01      	subs	r5, #1
 8007a6e:	429d      	cmp	r5, r3
 8007a70:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007a74:	da50      	bge.n	8007b18 <_strtod_l+0x768>
 8007a76:	1b5b      	subs	r3, r3, r5
 8007a78:	2b1f      	cmp	r3, #31
 8007a7a:	eba2 0203 	sub.w	r2, r2, r3
 8007a7e:	f04f 0101 	mov.w	r1, #1
 8007a82:	dc3d      	bgt.n	8007b00 <_strtod_l+0x750>
 8007a84:	fa01 f303 	lsl.w	r3, r1, r3
 8007a88:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	9310      	str	r3, [sp, #64]	@ 0x40
 8007a8e:	18bd      	adds	r5, r7, r2
 8007a90:	9b08      	ldr	r3, [sp, #32]
 8007a92:	42af      	cmp	r7, r5
 8007a94:	4416      	add	r6, r2
 8007a96:	441e      	add	r6, r3
 8007a98:	463b      	mov	r3, r7
 8007a9a:	bfa8      	it	ge
 8007a9c:	462b      	movge	r3, r5
 8007a9e:	42b3      	cmp	r3, r6
 8007aa0:	bfa8      	it	ge
 8007aa2:	4633      	movge	r3, r6
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	bfc2      	ittt	gt
 8007aa8:	1aed      	subgt	r5, r5, r3
 8007aaa:	1af6      	subgt	r6, r6, r3
 8007aac:	1aff      	subgt	r7, r7, r3
 8007aae:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	dd16      	ble.n	8007ae2 <_strtod_l+0x732>
 8007ab4:	4641      	mov	r1, r8
 8007ab6:	9805      	ldr	r0, [sp, #20]
 8007ab8:	461a      	mov	r2, r3
 8007aba:	f7ff f9ab 	bl	8006e14 <__pow5mult>
 8007abe:	4680      	mov	r8, r0
 8007ac0:	2800      	cmp	r0, #0
 8007ac2:	d0ba      	beq.n	8007a3a <_strtod_l+0x68a>
 8007ac4:	4601      	mov	r1, r0
 8007ac6:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007ac8:	9805      	ldr	r0, [sp, #20]
 8007aca:	f7ff f8f9 	bl	8006cc0 <__multiply>
 8007ace:	900e      	str	r0, [sp, #56]	@ 0x38
 8007ad0:	2800      	cmp	r0, #0
 8007ad2:	f43f ae88 	beq.w	80077e6 <_strtod_l+0x436>
 8007ad6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007ad8:	9805      	ldr	r0, [sp, #20]
 8007ada:	f7fe ffdd 	bl	8006a98 <_Bfree>
 8007ade:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007ae0:	931a      	str	r3, [sp, #104]	@ 0x68
 8007ae2:	2d00      	cmp	r5, #0
 8007ae4:	dc1d      	bgt.n	8007b22 <_strtod_l+0x772>
 8007ae6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	dd27      	ble.n	8007b3c <_strtod_l+0x78c>
 8007aec:	4649      	mov	r1, r9
 8007aee:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007af0:	9805      	ldr	r0, [sp, #20]
 8007af2:	f7ff f98f 	bl	8006e14 <__pow5mult>
 8007af6:	4681      	mov	r9, r0
 8007af8:	bb00      	cbnz	r0, 8007b3c <_strtod_l+0x78c>
 8007afa:	f04f 0900 	mov.w	r9, #0
 8007afe:	e672      	b.n	80077e6 <_strtod_l+0x436>
 8007b00:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007b04:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007b08:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007b0c:	35e2      	adds	r5, #226	@ 0xe2
 8007b0e:	fa01 f305 	lsl.w	r3, r1, r5
 8007b12:	9310      	str	r3, [sp, #64]	@ 0x40
 8007b14:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007b16:	e7ba      	b.n	8007a8e <_strtod_l+0x6de>
 8007b18:	2300      	movs	r3, #0
 8007b1a:	9310      	str	r3, [sp, #64]	@ 0x40
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007b20:	e7b5      	b.n	8007a8e <_strtod_l+0x6de>
 8007b22:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007b24:	9805      	ldr	r0, [sp, #20]
 8007b26:	462a      	mov	r2, r5
 8007b28:	f7ff f9ce 	bl	8006ec8 <__lshift>
 8007b2c:	901a      	str	r0, [sp, #104]	@ 0x68
 8007b2e:	2800      	cmp	r0, #0
 8007b30:	d1d9      	bne.n	8007ae6 <_strtod_l+0x736>
 8007b32:	e658      	b.n	80077e6 <_strtod_l+0x436>
 8007b34:	08009560 	.word	0x08009560
 8007b38:	fffffc02 	.word	0xfffffc02
 8007b3c:	2e00      	cmp	r6, #0
 8007b3e:	dd07      	ble.n	8007b50 <_strtod_l+0x7a0>
 8007b40:	4649      	mov	r1, r9
 8007b42:	9805      	ldr	r0, [sp, #20]
 8007b44:	4632      	mov	r2, r6
 8007b46:	f7ff f9bf 	bl	8006ec8 <__lshift>
 8007b4a:	4681      	mov	r9, r0
 8007b4c:	2800      	cmp	r0, #0
 8007b4e:	d0d4      	beq.n	8007afa <_strtod_l+0x74a>
 8007b50:	2f00      	cmp	r7, #0
 8007b52:	dd08      	ble.n	8007b66 <_strtod_l+0x7b6>
 8007b54:	4641      	mov	r1, r8
 8007b56:	9805      	ldr	r0, [sp, #20]
 8007b58:	463a      	mov	r2, r7
 8007b5a:	f7ff f9b5 	bl	8006ec8 <__lshift>
 8007b5e:	4680      	mov	r8, r0
 8007b60:	2800      	cmp	r0, #0
 8007b62:	f43f ae40 	beq.w	80077e6 <_strtod_l+0x436>
 8007b66:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007b68:	9805      	ldr	r0, [sp, #20]
 8007b6a:	464a      	mov	r2, r9
 8007b6c:	f7ff fa34 	bl	8006fd8 <__mdiff>
 8007b70:	4604      	mov	r4, r0
 8007b72:	2800      	cmp	r0, #0
 8007b74:	f43f ae37 	beq.w	80077e6 <_strtod_l+0x436>
 8007b78:	68c3      	ldr	r3, [r0, #12]
 8007b7a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	60c3      	str	r3, [r0, #12]
 8007b80:	4641      	mov	r1, r8
 8007b82:	f7ff fa0d 	bl	8006fa0 <__mcmp>
 8007b86:	2800      	cmp	r0, #0
 8007b88:	da3d      	bge.n	8007c06 <_strtod_l+0x856>
 8007b8a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b8c:	ea53 030a 	orrs.w	r3, r3, sl
 8007b90:	d163      	bne.n	8007c5a <_strtod_l+0x8aa>
 8007b92:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d15f      	bne.n	8007c5a <_strtod_l+0x8aa>
 8007b9a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007b9e:	0d1b      	lsrs	r3, r3, #20
 8007ba0:	051b      	lsls	r3, r3, #20
 8007ba2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007ba6:	d958      	bls.n	8007c5a <_strtod_l+0x8aa>
 8007ba8:	6963      	ldr	r3, [r4, #20]
 8007baa:	b913      	cbnz	r3, 8007bb2 <_strtod_l+0x802>
 8007bac:	6923      	ldr	r3, [r4, #16]
 8007bae:	2b01      	cmp	r3, #1
 8007bb0:	dd53      	ble.n	8007c5a <_strtod_l+0x8aa>
 8007bb2:	4621      	mov	r1, r4
 8007bb4:	2201      	movs	r2, #1
 8007bb6:	9805      	ldr	r0, [sp, #20]
 8007bb8:	f7ff f986 	bl	8006ec8 <__lshift>
 8007bbc:	4641      	mov	r1, r8
 8007bbe:	4604      	mov	r4, r0
 8007bc0:	f7ff f9ee 	bl	8006fa0 <__mcmp>
 8007bc4:	2800      	cmp	r0, #0
 8007bc6:	dd48      	ble.n	8007c5a <_strtod_l+0x8aa>
 8007bc8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007bcc:	9a08      	ldr	r2, [sp, #32]
 8007bce:	0d1b      	lsrs	r3, r3, #20
 8007bd0:	051b      	lsls	r3, r3, #20
 8007bd2:	2a00      	cmp	r2, #0
 8007bd4:	d062      	beq.n	8007c9c <_strtod_l+0x8ec>
 8007bd6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007bda:	d85f      	bhi.n	8007c9c <_strtod_l+0x8ec>
 8007bdc:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007be0:	f67f ae97 	bls.w	8007912 <_strtod_l+0x562>
 8007be4:	4ba4      	ldr	r3, [pc, #656]	@ (8007e78 <_strtod_l+0xac8>)
 8007be6:	4650      	mov	r0, sl
 8007be8:	4659      	mov	r1, fp
 8007bea:	2200      	movs	r2, #0
 8007bec:	f7f8 fcdc 	bl	80005a8 <__aeabi_dmul>
 8007bf0:	4ba2      	ldr	r3, [pc, #648]	@ (8007e7c <_strtod_l+0xacc>)
 8007bf2:	400b      	ands	r3, r1
 8007bf4:	4682      	mov	sl, r0
 8007bf6:	468b      	mov	fp, r1
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	f47f adff 	bne.w	80077fc <_strtod_l+0x44c>
 8007bfe:	9a05      	ldr	r2, [sp, #20]
 8007c00:	2322      	movs	r3, #34	@ 0x22
 8007c02:	6013      	str	r3, [r2, #0]
 8007c04:	e5fa      	b.n	80077fc <_strtod_l+0x44c>
 8007c06:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007c0a:	d165      	bne.n	8007cd8 <_strtod_l+0x928>
 8007c0c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007c0e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007c12:	b35a      	cbz	r2, 8007c6c <_strtod_l+0x8bc>
 8007c14:	4a9a      	ldr	r2, [pc, #616]	@ (8007e80 <_strtod_l+0xad0>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d12b      	bne.n	8007c72 <_strtod_l+0x8c2>
 8007c1a:	9b08      	ldr	r3, [sp, #32]
 8007c1c:	4651      	mov	r1, sl
 8007c1e:	b303      	cbz	r3, 8007c62 <_strtod_l+0x8b2>
 8007c20:	4b96      	ldr	r3, [pc, #600]	@ (8007e7c <_strtod_l+0xacc>)
 8007c22:	465a      	mov	r2, fp
 8007c24:	4013      	ands	r3, r2
 8007c26:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007c2a:	f04f 32ff 	mov.w	r2, #4294967295
 8007c2e:	d81b      	bhi.n	8007c68 <_strtod_l+0x8b8>
 8007c30:	0d1b      	lsrs	r3, r3, #20
 8007c32:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007c36:	fa02 f303 	lsl.w	r3, r2, r3
 8007c3a:	4299      	cmp	r1, r3
 8007c3c:	d119      	bne.n	8007c72 <_strtod_l+0x8c2>
 8007c3e:	4b91      	ldr	r3, [pc, #580]	@ (8007e84 <_strtod_l+0xad4>)
 8007c40:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007c42:	429a      	cmp	r2, r3
 8007c44:	d102      	bne.n	8007c4c <_strtod_l+0x89c>
 8007c46:	3101      	adds	r1, #1
 8007c48:	f43f adcd 	beq.w	80077e6 <_strtod_l+0x436>
 8007c4c:	4b8b      	ldr	r3, [pc, #556]	@ (8007e7c <_strtod_l+0xacc>)
 8007c4e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007c50:	401a      	ands	r2, r3
 8007c52:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007c56:	f04f 0a00 	mov.w	sl, #0
 8007c5a:	9b08      	ldr	r3, [sp, #32]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d1c1      	bne.n	8007be4 <_strtod_l+0x834>
 8007c60:	e5cc      	b.n	80077fc <_strtod_l+0x44c>
 8007c62:	f04f 33ff 	mov.w	r3, #4294967295
 8007c66:	e7e8      	b.n	8007c3a <_strtod_l+0x88a>
 8007c68:	4613      	mov	r3, r2
 8007c6a:	e7e6      	b.n	8007c3a <_strtod_l+0x88a>
 8007c6c:	ea53 030a 	orrs.w	r3, r3, sl
 8007c70:	d0aa      	beq.n	8007bc8 <_strtod_l+0x818>
 8007c72:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007c74:	b1db      	cbz	r3, 8007cae <_strtod_l+0x8fe>
 8007c76:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007c78:	4213      	tst	r3, r2
 8007c7a:	d0ee      	beq.n	8007c5a <_strtod_l+0x8aa>
 8007c7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c7e:	9a08      	ldr	r2, [sp, #32]
 8007c80:	4650      	mov	r0, sl
 8007c82:	4659      	mov	r1, fp
 8007c84:	b1bb      	cbz	r3, 8007cb6 <_strtod_l+0x906>
 8007c86:	f7ff fb6f 	bl	8007368 <sulp>
 8007c8a:	4602      	mov	r2, r0
 8007c8c:	460b      	mov	r3, r1
 8007c8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007c92:	f7f8 fad3 	bl	800023c <__adddf3>
 8007c96:	4682      	mov	sl, r0
 8007c98:	468b      	mov	fp, r1
 8007c9a:	e7de      	b.n	8007c5a <_strtod_l+0x8aa>
 8007c9c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007ca0:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007ca4:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007ca8:	f04f 3aff 	mov.w	sl, #4294967295
 8007cac:	e7d5      	b.n	8007c5a <_strtod_l+0x8aa>
 8007cae:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007cb0:	ea13 0f0a 	tst.w	r3, sl
 8007cb4:	e7e1      	b.n	8007c7a <_strtod_l+0x8ca>
 8007cb6:	f7ff fb57 	bl	8007368 <sulp>
 8007cba:	4602      	mov	r2, r0
 8007cbc:	460b      	mov	r3, r1
 8007cbe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007cc2:	f7f8 fab9 	bl	8000238 <__aeabi_dsub>
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	2300      	movs	r3, #0
 8007cca:	4682      	mov	sl, r0
 8007ccc:	468b      	mov	fp, r1
 8007cce:	f7f8 fed3 	bl	8000a78 <__aeabi_dcmpeq>
 8007cd2:	2800      	cmp	r0, #0
 8007cd4:	d0c1      	beq.n	8007c5a <_strtod_l+0x8aa>
 8007cd6:	e61c      	b.n	8007912 <_strtod_l+0x562>
 8007cd8:	4641      	mov	r1, r8
 8007cda:	4620      	mov	r0, r4
 8007cdc:	f7ff fad0 	bl	8007280 <__ratio>
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007ce6:	4606      	mov	r6, r0
 8007ce8:	460f      	mov	r7, r1
 8007cea:	f7f8 fed9 	bl	8000aa0 <__aeabi_dcmple>
 8007cee:	2800      	cmp	r0, #0
 8007cf0:	d06d      	beq.n	8007dce <_strtod_l+0xa1e>
 8007cf2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d178      	bne.n	8007dea <_strtod_l+0xa3a>
 8007cf8:	f1ba 0f00 	cmp.w	sl, #0
 8007cfc:	d156      	bne.n	8007dac <_strtod_l+0x9fc>
 8007cfe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d00:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d158      	bne.n	8007dba <_strtod_l+0xa0a>
 8007d08:	4b5f      	ldr	r3, [pc, #380]	@ (8007e88 <_strtod_l+0xad8>)
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	4630      	mov	r0, r6
 8007d0e:	4639      	mov	r1, r7
 8007d10:	f7f8 febc 	bl	8000a8c <__aeabi_dcmplt>
 8007d14:	2800      	cmp	r0, #0
 8007d16:	d157      	bne.n	8007dc8 <_strtod_l+0xa18>
 8007d18:	4630      	mov	r0, r6
 8007d1a:	4639      	mov	r1, r7
 8007d1c:	4b5b      	ldr	r3, [pc, #364]	@ (8007e8c <_strtod_l+0xadc>)
 8007d1e:	2200      	movs	r2, #0
 8007d20:	f7f8 fc42 	bl	80005a8 <__aeabi_dmul>
 8007d24:	4606      	mov	r6, r0
 8007d26:	460f      	mov	r7, r1
 8007d28:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007d2c:	9606      	str	r6, [sp, #24]
 8007d2e:	9307      	str	r3, [sp, #28]
 8007d30:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007d34:	4d51      	ldr	r5, [pc, #324]	@ (8007e7c <_strtod_l+0xacc>)
 8007d36:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007d3a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d3c:	401d      	ands	r5, r3
 8007d3e:	4b54      	ldr	r3, [pc, #336]	@ (8007e90 <_strtod_l+0xae0>)
 8007d40:	429d      	cmp	r5, r3
 8007d42:	f040 80ab 	bne.w	8007e9c <_strtod_l+0xaec>
 8007d46:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d48:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007d4c:	4650      	mov	r0, sl
 8007d4e:	4659      	mov	r1, fp
 8007d50:	f7ff f9d4 	bl	80070fc <__ulp>
 8007d54:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007d58:	f7f8 fc26 	bl	80005a8 <__aeabi_dmul>
 8007d5c:	4652      	mov	r2, sl
 8007d5e:	465b      	mov	r3, fp
 8007d60:	f7f8 fa6c 	bl	800023c <__adddf3>
 8007d64:	460b      	mov	r3, r1
 8007d66:	4945      	ldr	r1, [pc, #276]	@ (8007e7c <_strtod_l+0xacc>)
 8007d68:	4a4a      	ldr	r2, [pc, #296]	@ (8007e94 <_strtod_l+0xae4>)
 8007d6a:	4019      	ands	r1, r3
 8007d6c:	4291      	cmp	r1, r2
 8007d6e:	4682      	mov	sl, r0
 8007d70:	d942      	bls.n	8007df8 <_strtod_l+0xa48>
 8007d72:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007d74:	4b43      	ldr	r3, [pc, #268]	@ (8007e84 <_strtod_l+0xad4>)
 8007d76:	429a      	cmp	r2, r3
 8007d78:	d103      	bne.n	8007d82 <_strtod_l+0x9d2>
 8007d7a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007d7c:	3301      	adds	r3, #1
 8007d7e:	f43f ad32 	beq.w	80077e6 <_strtod_l+0x436>
 8007d82:	f8df b100 	ldr.w	fp, [pc, #256]	@ 8007e84 <_strtod_l+0xad4>
 8007d86:	f04f 3aff 	mov.w	sl, #4294967295
 8007d8a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007d8c:	9805      	ldr	r0, [sp, #20]
 8007d8e:	f7fe fe83 	bl	8006a98 <_Bfree>
 8007d92:	9805      	ldr	r0, [sp, #20]
 8007d94:	4649      	mov	r1, r9
 8007d96:	f7fe fe7f 	bl	8006a98 <_Bfree>
 8007d9a:	9805      	ldr	r0, [sp, #20]
 8007d9c:	4641      	mov	r1, r8
 8007d9e:	f7fe fe7b 	bl	8006a98 <_Bfree>
 8007da2:	9805      	ldr	r0, [sp, #20]
 8007da4:	4621      	mov	r1, r4
 8007da6:	f7fe fe77 	bl	8006a98 <_Bfree>
 8007daa:	e61f      	b.n	80079ec <_strtod_l+0x63c>
 8007dac:	f1ba 0f01 	cmp.w	sl, #1
 8007db0:	d103      	bne.n	8007dba <_strtod_l+0xa0a>
 8007db2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	f43f adac 	beq.w	8007912 <_strtod_l+0x562>
 8007dba:	4b37      	ldr	r3, [pc, #220]	@ (8007e98 <_strtod_l+0xae8>)
 8007dbc:	4f32      	ldr	r7, [pc, #200]	@ (8007e88 <_strtod_l+0xad8>)
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007dc4:	2600      	movs	r6, #0
 8007dc6:	e7b3      	b.n	8007d30 <_strtod_l+0x980>
 8007dc8:	4f30      	ldr	r7, [pc, #192]	@ (8007e8c <_strtod_l+0xadc>)
 8007dca:	2600      	movs	r6, #0
 8007dcc:	e7ac      	b.n	8007d28 <_strtod_l+0x978>
 8007dce:	4b2f      	ldr	r3, [pc, #188]	@ (8007e8c <_strtod_l+0xadc>)
 8007dd0:	4630      	mov	r0, r6
 8007dd2:	4639      	mov	r1, r7
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	f7f8 fbe7 	bl	80005a8 <__aeabi_dmul>
 8007dda:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ddc:	4606      	mov	r6, r0
 8007dde:	460f      	mov	r7, r1
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d0a1      	beq.n	8007d28 <_strtod_l+0x978>
 8007de4:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007de8:	e7a2      	b.n	8007d30 <_strtod_l+0x980>
 8007dea:	4b27      	ldr	r3, [pc, #156]	@ (8007e88 <_strtod_l+0xad8>)
 8007dec:	2200      	movs	r2, #0
 8007dee:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007df2:	4616      	mov	r6, r2
 8007df4:	461f      	mov	r7, r3
 8007df6:	e79b      	b.n	8007d30 <_strtod_l+0x980>
 8007df8:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007dfc:	9b08      	ldr	r3, [sp, #32]
 8007dfe:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d1c1      	bne.n	8007d8a <_strtod_l+0x9da>
 8007e06:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007e0a:	0d1b      	lsrs	r3, r3, #20
 8007e0c:	051b      	lsls	r3, r3, #20
 8007e0e:	429d      	cmp	r5, r3
 8007e10:	d1bb      	bne.n	8007d8a <_strtod_l+0x9da>
 8007e12:	4630      	mov	r0, r6
 8007e14:	4639      	mov	r1, r7
 8007e16:	f7f9 f985 	bl	8001124 <__aeabi_d2lz>
 8007e1a:	f7f8 fb97 	bl	800054c <__aeabi_l2d>
 8007e1e:	4602      	mov	r2, r0
 8007e20:	460b      	mov	r3, r1
 8007e22:	4630      	mov	r0, r6
 8007e24:	4639      	mov	r1, r7
 8007e26:	f7f8 fa07 	bl	8000238 <__aeabi_dsub>
 8007e2a:	460b      	mov	r3, r1
 8007e2c:	4602      	mov	r2, r0
 8007e2e:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007e32:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007e36:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e38:	ea46 060a 	orr.w	r6, r6, sl
 8007e3c:	431e      	orrs	r6, r3
 8007e3e:	d06a      	beq.n	8007f16 <_strtod_l+0xb66>
 8007e40:	a309      	add	r3, pc, #36	@ (adr r3, 8007e68 <_strtod_l+0xab8>)
 8007e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e46:	f7f8 fe21 	bl	8000a8c <__aeabi_dcmplt>
 8007e4a:	2800      	cmp	r0, #0
 8007e4c:	f47f acd6 	bne.w	80077fc <_strtod_l+0x44c>
 8007e50:	a307      	add	r3, pc, #28	@ (adr r3, 8007e70 <_strtod_l+0xac0>)
 8007e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e56:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007e5a:	f7f8 fe35 	bl	8000ac8 <__aeabi_dcmpgt>
 8007e5e:	2800      	cmp	r0, #0
 8007e60:	d093      	beq.n	8007d8a <_strtod_l+0x9da>
 8007e62:	e4cb      	b.n	80077fc <_strtod_l+0x44c>
 8007e64:	f3af 8000 	nop.w
 8007e68:	94a03595 	.word	0x94a03595
 8007e6c:	3fdfffff 	.word	0x3fdfffff
 8007e70:	35afe535 	.word	0x35afe535
 8007e74:	3fe00000 	.word	0x3fe00000
 8007e78:	39500000 	.word	0x39500000
 8007e7c:	7ff00000 	.word	0x7ff00000
 8007e80:	000fffff 	.word	0x000fffff
 8007e84:	7fefffff 	.word	0x7fefffff
 8007e88:	3ff00000 	.word	0x3ff00000
 8007e8c:	3fe00000 	.word	0x3fe00000
 8007e90:	7fe00000 	.word	0x7fe00000
 8007e94:	7c9fffff 	.word	0x7c9fffff
 8007e98:	bff00000 	.word	0xbff00000
 8007e9c:	9b08      	ldr	r3, [sp, #32]
 8007e9e:	b323      	cbz	r3, 8007eea <_strtod_l+0xb3a>
 8007ea0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8007ea4:	d821      	bhi.n	8007eea <_strtod_l+0xb3a>
 8007ea6:	a328      	add	r3, pc, #160	@ (adr r3, 8007f48 <_strtod_l+0xb98>)
 8007ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eac:	4630      	mov	r0, r6
 8007eae:	4639      	mov	r1, r7
 8007eb0:	f7f8 fdf6 	bl	8000aa0 <__aeabi_dcmple>
 8007eb4:	b1a0      	cbz	r0, 8007ee0 <_strtod_l+0xb30>
 8007eb6:	4639      	mov	r1, r7
 8007eb8:	4630      	mov	r0, r6
 8007eba:	f7f8 fe4d 	bl	8000b58 <__aeabi_d2uiz>
 8007ebe:	2801      	cmp	r0, #1
 8007ec0:	bf38      	it	cc
 8007ec2:	2001      	movcc	r0, #1
 8007ec4:	f7f8 faf6 	bl	80004b4 <__aeabi_ui2d>
 8007ec8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007eca:	4606      	mov	r6, r0
 8007ecc:	460f      	mov	r7, r1
 8007ece:	b9fb      	cbnz	r3, 8007f10 <_strtod_l+0xb60>
 8007ed0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007ed4:	9014      	str	r0, [sp, #80]	@ 0x50
 8007ed6:	9315      	str	r3, [sp, #84]	@ 0x54
 8007ed8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007edc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007ee0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007ee2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8007ee6:	1b5b      	subs	r3, r3, r5
 8007ee8:	9311      	str	r3, [sp, #68]	@ 0x44
 8007eea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007eee:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8007ef2:	f7ff f903 	bl	80070fc <__ulp>
 8007ef6:	4602      	mov	r2, r0
 8007ef8:	460b      	mov	r3, r1
 8007efa:	4650      	mov	r0, sl
 8007efc:	4659      	mov	r1, fp
 8007efe:	f7f8 fb53 	bl	80005a8 <__aeabi_dmul>
 8007f02:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007f06:	f7f8 f999 	bl	800023c <__adddf3>
 8007f0a:	4682      	mov	sl, r0
 8007f0c:	468b      	mov	fp, r1
 8007f0e:	e775      	b.n	8007dfc <_strtod_l+0xa4c>
 8007f10:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007f14:	e7e0      	b.n	8007ed8 <_strtod_l+0xb28>
 8007f16:	a30e      	add	r3, pc, #56	@ (adr r3, 8007f50 <_strtod_l+0xba0>)
 8007f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f1c:	f7f8 fdb6 	bl	8000a8c <__aeabi_dcmplt>
 8007f20:	e79d      	b.n	8007e5e <_strtod_l+0xaae>
 8007f22:	2300      	movs	r3, #0
 8007f24:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007f26:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007f28:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007f2a:	6013      	str	r3, [r2, #0]
 8007f2c:	f7ff ba7d 	b.w	800742a <_strtod_l+0x7a>
 8007f30:	2a65      	cmp	r2, #101	@ 0x65
 8007f32:	f43f ab74 	beq.w	800761e <_strtod_l+0x26e>
 8007f36:	2a45      	cmp	r2, #69	@ 0x45
 8007f38:	f43f ab71 	beq.w	800761e <_strtod_l+0x26e>
 8007f3c:	2301      	movs	r3, #1
 8007f3e:	f7ff bbac 	b.w	800769a <_strtod_l+0x2ea>
 8007f42:	bf00      	nop
 8007f44:	f3af 8000 	nop.w
 8007f48:	ffc00000 	.word	0xffc00000
 8007f4c:	41dfffff 	.word	0x41dfffff
 8007f50:	94a03595 	.word	0x94a03595
 8007f54:	3fcfffff 	.word	0x3fcfffff

08007f58 <_strtod_r>:
 8007f58:	4b01      	ldr	r3, [pc, #4]	@ (8007f60 <_strtod_r+0x8>)
 8007f5a:	f7ff ba29 	b.w	80073b0 <_strtod_l>
 8007f5e:	bf00      	nop
 8007f60:	20000068 	.word	0x20000068

08007f64 <_strtol_l.constprop.0>:
 8007f64:	2b24      	cmp	r3, #36	@ 0x24
 8007f66:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f6a:	4686      	mov	lr, r0
 8007f6c:	4690      	mov	r8, r2
 8007f6e:	d801      	bhi.n	8007f74 <_strtol_l.constprop.0+0x10>
 8007f70:	2b01      	cmp	r3, #1
 8007f72:	d106      	bne.n	8007f82 <_strtol_l.constprop.0+0x1e>
 8007f74:	f7fd fdcc 	bl	8005b10 <__errno>
 8007f78:	2316      	movs	r3, #22
 8007f7a:	6003      	str	r3, [r0, #0]
 8007f7c:	2000      	movs	r0, #0
 8007f7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f82:	4834      	ldr	r0, [pc, #208]	@ (8008054 <_strtol_l.constprop.0+0xf0>)
 8007f84:	460d      	mov	r5, r1
 8007f86:	462a      	mov	r2, r5
 8007f88:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007f8c:	5d06      	ldrb	r6, [r0, r4]
 8007f8e:	f016 0608 	ands.w	r6, r6, #8
 8007f92:	d1f8      	bne.n	8007f86 <_strtol_l.constprop.0+0x22>
 8007f94:	2c2d      	cmp	r4, #45	@ 0x2d
 8007f96:	d12d      	bne.n	8007ff4 <_strtol_l.constprop.0+0x90>
 8007f98:	782c      	ldrb	r4, [r5, #0]
 8007f9a:	2601      	movs	r6, #1
 8007f9c:	1c95      	adds	r5, r2, #2
 8007f9e:	f033 0210 	bics.w	r2, r3, #16
 8007fa2:	d109      	bne.n	8007fb8 <_strtol_l.constprop.0+0x54>
 8007fa4:	2c30      	cmp	r4, #48	@ 0x30
 8007fa6:	d12a      	bne.n	8007ffe <_strtol_l.constprop.0+0x9a>
 8007fa8:	782a      	ldrb	r2, [r5, #0]
 8007faa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007fae:	2a58      	cmp	r2, #88	@ 0x58
 8007fb0:	d125      	bne.n	8007ffe <_strtol_l.constprop.0+0x9a>
 8007fb2:	786c      	ldrb	r4, [r5, #1]
 8007fb4:	2310      	movs	r3, #16
 8007fb6:	3502      	adds	r5, #2
 8007fb8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007fbc:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	fbbc f9f3 	udiv	r9, ip, r3
 8007fc6:	4610      	mov	r0, r2
 8007fc8:	fb03 ca19 	mls	sl, r3, r9, ip
 8007fcc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007fd0:	2f09      	cmp	r7, #9
 8007fd2:	d81b      	bhi.n	800800c <_strtol_l.constprop.0+0xa8>
 8007fd4:	463c      	mov	r4, r7
 8007fd6:	42a3      	cmp	r3, r4
 8007fd8:	dd27      	ble.n	800802a <_strtol_l.constprop.0+0xc6>
 8007fda:	1c57      	adds	r7, r2, #1
 8007fdc:	d007      	beq.n	8007fee <_strtol_l.constprop.0+0x8a>
 8007fde:	4581      	cmp	r9, r0
 8007fe0:	d320      	bcc.n	8008024 <_strtol_l.constprop.0+0xc0>
 8007fe2:	d101      	bne.n	8007fe8 <_strtol_l.constprop.0+0x84>
 8007fe4:	45a2      	cmp	sl, r4
 8007fe6:	db1d      	blt.n	8008024 <_strtol_l.constprop.0+0xc0>
 8007fe8:	fb00 4003 	mla	r0, r0, r3, r4
 8007fec:	2201      	movs	r2, #1
 8007fee:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007ff2:	e7eb      	b.n	8007fcc <_strtol_l.constprop.0+0x68>
 8007ff4:	2c2b      	cmp	r4, #43	@ 0x2b
 8007ff6:	bf04      	itt	eq
 8007ff8:	782c      	ldrbeq	r4, [r5, #0]
 8007ffa:	1c95      	addeq	r5, r2, #2
 8007ffc:	e7cf      	b.n	8007f9e <_strtol_l.constprop.0+0x3a>
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d1da      	bne.n	8007fb8 <_strtol_l.constprop.0+0x54>
 8008002:	2c30      	cmp	r4, #48	@ 0x30
 8008004:	bf0c      	ite	eq
 8008006:	2308      	moveq	r3, #8
 8008008:	230a      	movne	r3, #10
 800800a:	e7d5      	b.n	8007fb8 <_strtol_l.constprop.0+0x54>
 800800c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008010:	2f19      	cmp	r7, #25
 8008012:	d801      	bhi.n	8008018 <_strtol_l.constprop.0+0xb4>
 8008014:	3c37      	subs	r4, #55	@ 0x37
 8008016:	e7de      	b.n	8007fd6 <_strtol_l.constprop.0+0x72>
 8008018:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800801c:	2f19      	cmp	r7, #25
 800801e:	d804      	bhi.n	800802a <_strtol_l.constprop.0+0xc6>
 8008020:	3c57      	subs	r4, #87	@ 0x57
 8008022:	e7d8      	b.n	8007fd6 <_strtol_l.constprop.0+0x72>
 8008024:	f04f 32ff 	mov.w	r2, #4294967295
 8008028:	e7e1      	b.n	8007fee <_strtol_l.constprop.0+0x8a>
 800802a:	1c53      	adds	r3, r2, #1
 800802c:	d108      	bne.n	8008040 <_strtol_l.constprop.0+0xdc>
 800802e:	2322      	movs	r3, #34	@ 0x22
 8008030:	f8ce 3000 	str.w	r3, [lr]
 8008034:	4660      	mov	r0, ip
 8008036:	f1b8 0f00 	cmp.w	r8, #0
 800803a:	d0a0      	beq.n	8007f7e <_strtol_l.constprop.0+0x1a>
 800803c:	1e69      	subs	r1, r5, #1
 800803e:	e006      	b.n	800804e <_strtol_l.constprop.0+0xea>
 8008040:	b106      	cbz	r6, 8008044 <_strtol_l.constprop.0+0xe0>
 8008042:	4240      	negs	r0, r0
 8008044:	f1b8 0f00 	cmp.w	r8, #0
 8008048:	d099      	beq.n	8007f7e <_strtol_l.constprop.0+0x1a>
 800804a:	2a00      	cmp	r2, #0
 800804c:	d1f6      	bne.n	800803c <_strtol_l.constprop.0+0xd8>
 800804e:	f8c8 1000 	str.w	r1, [r8]
 8008052:	e794      	b.n	8007f7e <_strtol_l.constprop.0+0x1a>
 8008054:	08009589 	.word	0x08009589

08008058 <_strtol_r>:
 8008058:	f7ff bf84 	b.w	8007f64 <_strtol_l.constprop.0>

0800805c <__ssputs_r>:
 800805c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008060:	688e      	ldr	r6, [r1, #8]
 8008062:	461f      	mov	r7, r3
 8008064:	42be      	cmp	r6, r7
 8008066:	680b      	ldr	r3, [r1, #0]
 8008068:	4682      	mov	sl, r0
 800806a:	460c      	mov	r4, r1
 800806c:	4690      	mov	r8, r2
 800806e:	d82d      	bhi.n	80080cc <__ssputs_r+0x70>
 8008070:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008074:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008078:	d026      	beq.n	80080c8 <__ssputs_r+0x6c>
 800807a:	6965      	ldr	r5, [r4, #20]
 800807c:	6909      	ldr	r1, [r1, #16]
 800807e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008082:	eba3 0901 	sub.w	r9, r3, r1
 8008086:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800808a:	1c7b      	adds	r3, r7, #1
 800808c:	444b      	add	r3, r9
 800808e:	106d      	asrs	r5, r5, #1
 8008090:	429d      	cmp	r5, r3
 8008092:	bf38      	it	cc
 8008094:	461d      	movcc	r5, r3
 8008096:	0553      	lsls	r3, r2, #21
 8008098:	d527      	bpl.n	80080ea <__ssputs_r+0x8e>
 800809a:	4629      	mov	r1, r5
 800809c:	f7fe fc30 	bl	8006900 <_malloc_r>
 80080a0:	4606      	mov	r6, r0
 80080a2:	b360      	cbz	r0, 80080fe <__ssputs_r+0xa2>
 80080a4:	6921      	ldr	r1, [r4, #16]
 80080a6:	464a      	mov	r2, r9
 80080a8:	f000 fa14 	bl	80084d4 <memcpy>
 80080ac:	89a3      	ldrh	r3, [r4, #12]
 80080ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80080b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080b6:	81a3      	strh	r3, [r4, #12]
 80080b8:	6126      	str	r6, [r4, #16]
 80080ba:	6165      	str	r5, [r4, #20]
 80080bc:	444e      	add	r6, r9
 80080be:	eba5 0509 	sub.w	r5, r5, r9
 80080c2:	6026      	str	r6, [r4, #0]
 80080c4:	60a5      	str	r5, [r4, #8]
 80080c6:	463e      	mov	r6, r7
 80080c8:	42be      	cmp	r6, r7
 80080ca:	d900      	bls.n	80080ce <__ssputs_r+0x72>
 80080cc:	463e      	mov	r6, r7
 80080ce:	6820      	ldr	r0, [r4, #0]
 80080d0:	4632      	mov	r2, r6
 80080d2:	4641      	mov	r1, r8
 80080d4:	f000 f9c2 	bl	800845c <memmove>
 80080d8:	68a3      	ldr	r3, [r4, #8]
 80080da:	1b9b      	subs	r3, r3, r6
 80080dc:	60a3      	str	r3, [r4, #8]
 80080de:	6823      	ldr	r3, [r4, #0]
 80080e0:	4433      	add	r3, r6
 80080e2:	6023      	str	r3, [r4, #0]
 80080e4:	2000      	movs	r0, #0
 80080e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080ea:	462a      	mov	r2, r5
 80080ec:	f000 fd83 	bl	8008bf6 <_realloc_r>
 80080f0:	4606      	mov	r6, r0
 80080f2:	2800      	cmp	r0, #0
 80080f4:	d1e0      	bne.n	80080b8 <__ssputs_r+0x5c>
 80080f6:	6921      	ldr	r1, [r4, #16]
 80080f8:	4650      	mov	r0, sl
 80080fa:	f7fe fb8d 	bl	8006818 <_free_r>
 80080fe:	230c      	movs	r3, #12
 8008100:	f8ca 3000 	str.w	r3, [sl]
 8008104:	89a3      	ldrh	r3, [r4, #12]
 8008106:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800810a:	81a3      	strh	r3, [r4, #12]
 800810c:	f04f 30ff 	mov.w	r0, #4294967295
 8008110:	e7e9      	b.n	80080e6 <__ssputs_r+0x8a>
	...

08008114 <_svfiprintf_r>:
 8008114:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008118:	4698      	mov	r8, r3
 800811a:	898b      	ldrh	r3, [r1, #12]
 800811c:	061b      	lsls	r3, r3, #24
 800811e:	b09d      	sub	sp, #116	@ 0x74
 8008120:	4607      	mov	r7, r0
 8008122:	460d      	mov	r5, r1
 8008124:	4614      	mov	r4, r2
 8008126:	d510      	bpl.n	800814a <_svfiprintf_r+0x36>
 8008128:	690b      	ldr	r3, [r1, #16]
 800812a:	b973      	cbnz	r3, 800814a <_svfiprintf_r+0x36>
 800812c:	2140      	movs	r1, #64	@ 0x40
 800812e:	f7fe fbe7 	bl	8006900 <_malloc_r>
 8008132:	6028      	str	r0, [r5, #0]
 8008134:	6128      	str	r0, [r5, #16]
 8008136:	b930      	cbnz	r0, 8008146 <_svfiprintf_r+0x32>
 8008138:	230c      	movs	r3, #12
 800813a:	603b      	str	r3, [r7, #0]
 800813c:	f04f 30ff 	mov.w	r0, #4294967295
 8008140:	b01d      	add	sp, #116	@ 0x74
 8008142:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008146:	2340      	movs	r3, #64	@ 0x40
 8008148:	616b      	str	r3, [r5, #20]
 800814a:	2300      	movs	r3, #0
 800814c:	9309      	str	r3, [sp, #36]	@ 0x24
 800814e:	2320      	movs	r3, #32
 8008150:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008154:	f8cd 800c 	str.w	r8, [sp, #12]
 8008158:	2330      	movs	r3, #48	@ 0x30
 800815a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80082f8 <_svfiprintf_r+0x1e4>
 800815e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008162:	f04f 0901 	mov.w	r9, #1
 8008166:	4623      	mov	r3, r4
 8008168:	469a      	mov	sl, r3
 800816a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800816e:	b10a      	cbz	r2, 8008174 <_svfiprintf_r+0x60>
 8008170:	2a25      	cmp	r2, #37	@ 0x25
 8008172:	d1f9      	bne.n	8008168 <_svfiprintf_r+0x54>
 8008174:	ebba 0b04 	subs.w	fp, sl, r4
 8008178:	d00b      	beq.n	8008192 <_svfiprintf_r+0x7e>
 800817a:	465b      	mov	r3, fp
 800817c:	4622      	mov	r2, r4
 800817e:	4629      	mov	r1, r5
 8008180:	4638      	mov	r0, r7
 8008182:	f7ff ff6b 	bl	800805c <__ssputs_r>
 8008186:	3001      	adds	r0, #1
 8008188:	f000 80a7 	beq.w	80082da <_svfiprintf_r+0x1c6>
 800818c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800818e:	445a      	add	r2, fp
 8008190:	9209      	str	r2, [sp, #36]	@ 0x24
 8008192:	f89a 3000 	ldrb.w	r3, [sl]
 8008196:	2b00      	cmp	r3, #0
 8008198:	f000 809f 	beq.w	80082da <_svfiprintf_r+0x1c6>
 800819c:	2300      	movs	r3, #0
 800819e:	f04f 32ff 	mov.w	r2, #4294967295
 80081a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80081a6:	f10a 0a01 	add.w	sl, sl, #1
 80081aa:	9304      	str	r3, [sp, #16]
 80081ac:	9307      	str	r3, [sp, #28]
 80081ae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80081b2:	931a      	str	r3, [sp, #104]	@ 0x68
 80081b4:	4654      	mov	r4, sl
 80081b6:	2205      	movs	r2, #5
 80081b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081bc:	484e      	ldr	r0, [pc, #312]	@ (80082f8 <_svfiprintf_r+0x1e4>)
 80081be:	f7f7 ffdf 	bl	8000180 <memchr>
 80081c2:	9a04      	ldr	r2, [sp, #16]
 80081c4:	b9d8      	cbnz	r0, 80081fe <_svfiprintf_r+0xea>
 80081c6:	06d0      	lsls	r0, r2, #27
 80081c8:	bf44      	itt	mi
 80081ca:	2320      	movmi	r3, #32
 80081cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80081d0:	0711      	lsls	r1, r2, #28
 80081d2:	bf44      	itt	mi
 80081d4:	232b      	movmi	r3, #43	@ 0x2b
 80081d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80081da:	f89a 3000 	ldrb.w	r3, [sl]
 80081de:	2b2a      	cmp	r3, #42	@ 0x2a
 80081e0:	d015      	beq.n	800820e <_svfiprintf_r+0xfa>
 80081e2:	9a07      	ldr	r2, [sp, #28]
 80081e4:	4654      	mov	r4, sl
 80081e6:	2000      	movs	r0, #0
 80081e8:	f04f 0c0a 	mov.w	ip, #10
 80081ec:	4621      	mov	r1, r4
 80081ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 80081f2:	3b30      	subs	r3, #48	@ 0x30
 80081f4:	2b09      	cmp	r3, #9
 80081f6:	d94b      	bls.n	8008290 <_svfiprintf_r+0x17c>
 80081f8:	b1b0      	cbz	r0, 8008228 <_svfiprintf_r+0x114>
 80081fa:	9207      	str	r2, [sp, #28]
 80081fc:	e014      	b.n	8008228 <_svfiprintf_r+0x114>
 80081fe:	eba0 0308 	sub.w	r3, r0, r8
 8008202:	fa09 f303 	lsl.w	r3, r9, r3
 8008206:	4313      	orrs	r3, r2
 8008208:	9304      	str	r3, [sp, #16]
 800820a:	46a2      	mov	sl, r4
 800820c:	e7d2      	b.n	80081b4 <_svfiprintf_r+0xa0>
 800820e:	9b03      	ldr	r3, [sp, #12]
 8008210:	1d19      	adds	r1, r3, #4
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	9103      	str	r1, [sp, #12]
 8008216:	2b00      	cmp	r3, #0
 8008218:	bfbb      	ittet	lt
 800821a:	425b      	neglt	r3, r3
 800821c:	f042 0202 	orrlt.w	r2, r2, #2
 8008220:	9307      	strge	r3, [sp, #28]
 8008222:	9307      	strlt	r3, [sp, #28]
 8008224:	bfb8      	it	lt
 8008226:	9204      	strlt	r2, [sp, #16]
 8008228:	7823      	ldrb	r3, [r4, #0]
 800822a:	2b2e      	cmp	r3, #46	@ 0x2e
 800822c:	d10a      	bne.n	8008244 <_svfiprintf_r+0x130>
 800822e:	7863      	ldrb	r3, [r4, #1]
 8008230:	2b2a      	cmp	r3, #42	@ 0x2a
 8008232:	d132      	bne.n	800829a <_svfiprintf_r+0x186>
 8008234:	9b03      	ldr	r3, [sp, #12]
 8008236:	1d1a      	adds	r2, r3, #4
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	9203      	str	r2, [sp, #12]
 800823c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008240:	3402      	adds	r4, #2
 8008242:	9305      	str	r3, [sp, #20]
 8008244:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80082fc <_svfiprintf_r+0x1e8>
 8008248:	7821      	ldrb	r1, [r4, #0]
 800824a:	2203      	movs	r2, #3
 800824c:	4650      	mov	r0, sl
 800824e:	f7f7 ff97 	bl	8000180 <memchr>
 8008252:	b138      	cbz	r0, 8008264 <_svfiprintf_r+0x150>
 8008254:	9b04      	ldr	r3, [sp, #16]
 8008256:	eba0 000a 	sub.w	r0, r0, sl
 800825a:	2240      	movs	r2, #64	@ 0x40
 800825c:	4082      	lsls	r2, r0
 800825e:	4313      	orrs	r3, r2
 8008260:	3401      	adds	r4, #1
 8008262:	9304      	str	r3, [sp, #16]
 8008264:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008268:	4825      	ldr	r0, [pc, #148]	@ (8008300 <_svfiprintf_r+0x1ec>)
 800826a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800826e:	2206      	movs	r2, #6
 8008270:	f7f7 ff86 	bl	8000180 <memchr>
 8008274:	2800      	cmp	r0, #0
 8008276:	d036      	beq.n	80082e6 <_svfiprintf_r+0x1d2>
 8008278:	4b22      	ldr	r3, [pc, #136]	@ (8008304 <_svfiprintf_r+0x1f0>)
 800827a:	bb1b      	cbnz	r3, 80082c4 <_svfiprintf_r+0x1b0>
 800827c:	9b03      	ldr	r3, [sp, #12]
 800827e:	3307      	adds	r3, #7
 8008280:	f023 0307 	bic.w	r3, r3, #7
 8008284:	3308      	adds	r3, #8
 8008286:	9303      	str	r3, [sp, #12]
 8008288:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800828a:	4433      	add	r3, r6
 800828c:	9309      	str	r3, [sp, #36]	@ 0x24
 800828e:	e76a      	b.n	8008166 <_svfiprintf_r+0x52>
 8008290:	fb0c 3202 	mla	r2, ip, r2, r3
 8008294:	460c      	mov	r4, r1
 8008296:	2001      	movs	r0, #1
 8008298:	e7a8      	b.n	80081ec <_svfiprintf_r+0xd8>
 800829a:	2300      	movs	r3, #0
 800829c:	3401      	adds	r4, #1
 800829e:	9305      	str	r3, [sp, #20]
 80082a0:	4619      	mov	r1, r3
 80082a2:	f04f 0c0a 	mov.w	ip, #10
 80082a6:	4620      	mov	r0, r4
 80082a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80082ac:	3a30      	subs	r2, #48	@ 0x30
 80082ae:	2a09      	cmp	r2, #9
 80082b0:	d903      	bls.n	80082ba <_svfiprintf_r+0x1a6>
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d0c6      	beq.n	8008244 <_svfiprintf_r+0x130>
 80082b6:	9105      	str	r1, [sp, #20]
 80082b8:	e7c4      	b.n	8008244 <_svfiprintf_r+0x130>
 80082ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80082be:	4604      	mov	r4, r0
 80082c0:	2301      	movs	r3, #1
 80082c2:	e7f0      	b.n	80082a6 <_svfiprintf_r+0x192>
 80082c4:	ab03      	add	r3, sp, #12
 80082c6:	9300      	str	r3, [sp, #0]
 80082c8:	462a      	mov	r2, r5
 80082ca:	4b0f      	ldr	r3, [pc, #60]	@ (8008308 <_svfiprintf_r+0x1f4>)
 80082cc:	a904      	add	r1, sp, #16
 80082ce:	4638      	mov	r0, r7
 80082d0:	f7fc fcde 	bl	8004c90 <_printf_float>
 80082d4:	1c42      	adds	r2, r0, #1
 80082d6:	4606      	mov	r6, r0
 80082d8:	d1d6      	bne.n	8008288 <_svfiprintf_r+0x174>
 80082da:	89ab      	ldrh	r3, [r5, #12]
 80082dc:	065b      	lsls	r3, r3, #25
 80082de:	f53f af2d 	bmi.w	800813c <_svfiprintf_r+0x28>
 80082e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80082e4:	e72c      	b.n	8008140 <_svfiprintf_r+0x2c>
 80082e6:	ab03      	add	r3, sp, #12
 80082e8:	9300      	str	r3, [sp, #0]
 80082ea:	462a      	mov	r2, r5
 80082ec:	4b06      	ldr	r3, [pc, #24]	@ (8008308 <_svfiprintf_r+0x1f4>)
 80082ee:	a904      	add	r1, sp, #16
 80082f0:	4638      	mov	r0, r7
 80082f2:	f7fc ff67 	bl	80051c4 <_printf_i>
 80082f6:	e7ed      	b.n	80082d4 <_svfiprintf_r+0x1c0>
 80082f8:	08009689 	.word	0x08009689
 80082fc:	0800968f 	.word	0x0800968f
 8008300:	08009693 	.word	0x08009693
 8008304:	08004c91 	.word	0x08004c91
 8008308:	0800805d 	.word	0x0800805d

0800830c <__sflush_r>:
 800830c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008312:	0716      	lsls	r6, r2, #28
 8008314:	4605      	mov	r5, r0
 8008316:	460c      	mov	r4, r1
 8008318:	d454      	bmi.n	80083c4 <__sflush_r+0xb8>
 800831a:	684b      	ldr	r3, [r1, #4]
 800831c:	2b00      	cmp	r3, #0
 800831e:	dc02      	bgt.n	8008326 <__sflush_r+0x1a>
 8008320:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008322:	2b00      	cmp	r3, #0
 8008324:	dd48      	ble.n	80083b8 <__sflush_r+0xac>
 8008326:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008328:	2e00      	cmp	r6, #0
 800832a:	d045      	beq.n	80083b8 <__sflush_r+0xac>
 800832c:	2300      	movs	r3, #0
 800832e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008332:	682f      	ldr	r7, [r5, #0]
 8008334:	6a21      	ldr	r1, [r4, #32]
 8008336:	602b      	str	r3, [r5, #0]
 8008338:	d030      	beq.n	800839c <__sflush_r+0x90>
 800833a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800833c:	89a3      	ldrh	r3, [r4, #12]
 800833e:	0759      	lsls	r1, r3, #29
 8008340:	d505      	bpl.n	800834e <__sflush_r+0x42>
 8008342:	6863      	ldr	r3, [r4, #4]
 8008344:	1ad2      	subs	r2, r2, r3
 8008346:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008348:	b10b      	cbz	r3, 800834e <__sflush_r+0x42>
 800834a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800834c:	1ad2      	subs	r2, r2, r3
 800834e:	2300      	movs	r3, #0
 8008350:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008352:	6a21      	ldr	r1, [r4, #32]
 8008354:	4628      	mov	r0, r5
 8008356:	47b0      	blx	r6
 8008358:	1c43      	adds	r3, r0, #1
 800835a:	89a3      	ldrh	r3, [r4, #12]
 800835c:	d106      	bne.n	800836c <__sflush_r+0x60>
 800835e:	6829      	ldr	r1, [r5, #0]
 8008360:	291d      	cmp	r1, #29
 8008362:	d82b      	bhi.n	80083bc <__sflush_r+0xb0>
 8008364:	4a28      	ldr	r2, [pc, #160]	@ (8008408 <__sflush_r+0xfc>)
 8008366:	410a      	asrs	r2, r1
 8008368:	07d6      	lsls	r6, r2, #31
 800836a:	d427      	bmi.n	80083bc <__sflush_r+0xb0>
 800836c:	2200      	movs	r2, #0
 800836e:	6062      	str	r2, [r4, #4]
 8008370:	04d9      	lsls	r1, r3, #19
 8008372:	6922      	ldr	r2, [r4, #16]
 8008374:	6022      	str	r2, [r4, #0]
 8008376:	d504      	bpl.n	8008382 <__sflush_r+0x76>
 8008378:	1c42      	adds	r2, r0, #1
 800837a:	d101      	bne.n	8008380 <__sflush_r+0x74>
 800837c:	682b      	ldr	r3, [r5, #0]
 800837e:	b903      	cbnz	r3, 8008382 <__sflush_r+0x76>
 8008380:	6560      	str	r0, [r4, #84]	@ 0x54
 8008382:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008384:	602f      	str	r7, [r5, #0]
 8008386:	b1b9      	cbz	r1, 80083b8 <__sflush_r+0xac>
 8008388:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800838c:	4299      	cmp	r1, r3
 800838e:	d002      	beq.n	8008396 <__sflush_r+0x8a>
 8008390:	4628      	mov	r0, r5
 8008392:	f7fe fa41 	bl	8006818 <_free_r>
 8008396:	2300      	movs	r3, #0
 8008398:	6363      	str	r3, [r4, #52]	@ 0x34
 800839a:	e00d      	b.n	80083b8 <__sflush_r+0xac>
 800839c:	2301      	movs	r3, #1
 800839e:	4628      	mov	r0, r5
 80083a0:	47b0      	blx	r6
 80083a2:	4602      	mov	r2, r0
 80083a4:	1c50      	adds	r0, r2, #1
 80083a6:	d1c9      	bne.n	800833c <__sflush_r+0x30>
 80083a8:	682b      	ldr	r3, [r5, #0]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d0c6      	beq.n	800833c <__sflush_r+0x30>
 80083ae:	2b1d      	cmp	r3, #29
 80083b0:	d001      	beq.n	80083b6 <__sflush_r+0xaa>
 80083b2:	2b16      	cmp	r3, #22
 80083b4:	d11d      	bne.n	80083f2 <__sflush_r+0xe6>
 80083b6:	602f      	str	r7, [r5, #0]
 80083b8:	2000      	movs	r0, #0
 80083ba:	e021      	b.n	8008400 <__sflush_r+0xf4>
 80083bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083c0:	b21b      	sxth	r3, r3
 80083c2:	e01a      	b.n	80083fa <__sflush_r+0xee>
 80083c4:	690f      	ldr	r7, [r1, #16]
 80083c6:	2f00      	cmp	r7, #0
 80083c8:	d0f6      	beq.n	80083b8 <__sflush_r+0xac>
 80083ca:	0793      	lsls	r3, r2, #30
 80083cc:	680e      	ldr	r6, [r1, #0]
 80083ce:	bf08      	it	eq
 80083d0:	694b      	ldreq	r3, [r1, #20]
 80083d2:	600f      	str	r7, [r1, #0]
 80083d4:	bf18      	it	ne
 80083d6:	2300      	movne	r3, #0
 80083d8:	1bf6      	subs	r6, r6, r7
 80083da:	608b      	str	r3, [r1, #8]
 80083dc:	2e00      	cmp	r6, #0
 80083de:	ddeb      	ble.n	80083b8 <__sflush_r+0xac>
 80083e0:	6a21      	ldr	r1, [r4, #32]
 80083e2:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80083e6:	4633      	mov	r3, r6
 80083e8:	463a      	mov	r2, r7
 80083ea:	4628      	mov	r0, r5
 80083ec:	47e0      	blx	ip
 80083ee:	2800      	cmp	r0, #0
 80083f0:	dc07      	bgt.n	8008402 <__sflush_r+0xf6>
 80083f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083fa:	81a3      	strh	r3, [r4, #12]
 80083fc:	f04f 30ff 	mov.w	r0, #4294967295
 8008400:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008402:	4407      	add	r7, r0
 8008404:	1a36      	subs	r6, r6, r0
 8008406:	e7e9      	b.n	80083dc <__sflush_r+0xd0>
 8008408:	dfbffffe 	.word	0xdfbffffe

0800840c <_fflush_r>:
 800840c:	b538      	push	{r3, r4, r5, lr}
 800840e:	690b      	ldr	r3, [r1, #16]
 8008410:	4605      	mov	r5, r0
 8008412:	460c      	mov	r4, r1
 8008414:	b913      	cbnz	r3, 800841c <_fflush_r+0x10>
 8008416:	2500      	movs	r5, #0
 8008418:	4628      	mov	r0, r5
 800841a:	bd38      	pop	{r3, r4, r5, pc}
 800841c:	b118      	cbz	r0, 8008426 <_fflush_r+0x1a>
 800841e:	6a03      	ldr	r3, [r0, #32]
 8008420:	b90b      	cbnz	r3, 8008426 <_fflush_r+0x1a>
 8008422:	f7fd fa89 	bl	8005938 <__sinit>
 8008426:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d0f3      	beq.n	8008416 <_fflush_r+0xa>
 800842e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008430:	07d0      	lsls	r0, r2, #31
 8008432:	d404      	bmi.n	800843e <_fflush_r+0x32>
 8008434:	0599      	lsls	r1, r3, #22
 8008436:	d402      	bmi.n	800843e <_fflush_r+0x32>
 8008438:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800843a:	f7fd fb94 	bl	8005b66 <__retarget_lock_acquire_recursive>
 800843e:	4628      	mov	r0, r5
 8008440:	4621      	mov	r1, r4
 8008442:	f7ff ff63 	bl	800830c <__sflush_r>
 8008446:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008448:	07da      	lsls	r2, r3, #31
 800844a:	4605      	mov	r5, r0
 800844c:	d4e4      	bmi.n	8008418 <_fflush_r+0xc>
 800844e:	89a3      	ldrh	r3, [r4, #12]
 8008450:	059b      	lsls	r3, r3, #22
 8008452:	d4e1      	bmi.n	8008418 <_fflush_r+0xc>
 8008454:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008456:	f7fd fb87 	bl	8005b68 <__retarget_lock_release_recursive>
 800845a:	e7dd      	b.n	8008418 <_fflush_r+0xc>

0800845c <memmove>:
 800845c:	4288      	cmp	r0, r1
 800845e:	b510      	push	{r4, lr}
 8008460:	eb01 0402 	add.w	r4, r1, r2
 8008464:	d902      	bls.n	800846c <memmove+0x10>
 8008466:	4284      	cmp	r4, r0
 8008468:	4623      	mov	r3, r4
 800846a:	d807      	bhi.n	800847c <memmove+0x20>
 800846c:	1e43      	subs	r3, r0, #1
 800846e:	42a1      	cmp	r1, r4
 8008470:	d008      	beq.n	8008484 <memmove+0x28>
 8008472:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008476:	f803 2f01 	strb.w	r2, [r3, #1]!
 800847a:	e7f8      	b.n	800846e <memmove+0x12>
 800847c:	4402      	add	r2, r0
 800847e:	4601      	mov	r1, r0
 8008480:	428a      	cmp	r2, r1
 8008482:	d100      	bne.n	8008486 <memmove+0x2a>
 8008484:	bd10      	pop	{r4, pc}
 8008486:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800848a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800848e:	e7f7      	b.n	8008480 <memmove+0x24>

08008490 <strncmp>:
 8008490:	b510      	push	{r4, lr}
 8008492:	b16a      	cbz	r2, 80084b0 <strncmp+0x20>
 8008494:	3901      	subs	r1, #1
 8008496:	1884      	adds	r4, r0, r2
 8008498:	f810 2b01 	ldrb.w	r2, [r0], #1
 800849c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80084a0:	429a      	cmp	r2, r3
 80084a2:	d103      	bne.n	80084ac <strncmp+0x1c>
 80084a4:	42a0      	cmp	r0, r4
 80084a6:	d001      	beq.n	80084ac <strncmp+0x1c>
 80084a8:	2a00      	cmp	r2, #0
 80084aa:	d1f5      	bne.n	8008498 <strncmp+0x8>
 80084ac:	1ad0      	subs	r0, r2, r3
 80084ae:	bd10      	pop	{r4, pc}
 80084b0:	4610      	mov	r0, r2
 80084b2:	e7fc      	b.n	80084ae <strncmp+0x1e>

080084b4 <_sbrk_r>:
 80084b4:	b538      	push	{r3, r4, r5, lr}
 80084b6:	4d06      	ldr	r5, [pc, #24]	@ (80084d0 <_sbrk_r+0x1c>)
 80084b8:	2300      	movs	r3, #0
 80084ba:	4604      	mov	r4, r0
 80084bc:	4608      	mov	r0, r1
 80084be:	602b      	str	r3, [r5, #0]
 80084c0:	f7f9 fba8 	bl	8001c14 <_sbrk>
 80084c4:	1c43      	adds	r3, r0, #1
 80084c6:	d102      	bne.n	80084ce <_sbrk_r+0x1a>
 80084c8:	682b      	ldr	r3, [r5, #0]
 80084ca:	b103      	cbz	r3, 80084ce <_sbrk_r+0x1a>
 80084cc:	6023      	str	r3, [r4, #0]
 80084ce:	bd38      	pop	{r3, r4, r5, pc}
 80084d0:	20000414 	.word	0x20000414

080084d4 <memcpy>:
 80084d4:	440a      	add	r2, r1
 80084d6:	4291      	cmp	r1, r2
 80084d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80084dc:	d100      	bne.n	80084e0 <memcpy+0xc>
 80084de:	4770      	bx	lr
 80084e0:	b510      	push	{r4, lr}
 80084e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80084e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80084ea:	4291      	cmp	r1, r2
 80084ec:	d1f9      	bne.n	80084e2 <memcpy+0xe>
 80084ee:	bd10      	pop	{r4, pc}

080084f0 <nan>:
 80084f0:	4901      	ldr	r1, [pc, #4]	@ (80084f8 <nan+0x8>)
 80084f2:	2000      	movs	r0, #0
 80084f4:	4770      	bx	lr
 80084f6:	bf00      	nop
 80084f8:	7ff80000 	.word	0x7ff80000

080084fc <__assert_func>:
 80084fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80084fe:	4614      	mov	r4, r2
 8008500:	461a      	mov	r2, r3
 8008502:	4b09      	ldr	r3, [pc, #36]	@ (8008528 <__assert_func+0x2c>)
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	4605      	mov	r5, r0
 8008508:	68d8      	ldr	r0, [r3, #12]
 800850a:	b954      	cbnz	r4, 8008522 <__assert_func+0x26>
 800850c:	4b07      	ldr	r3, [pc, #28]	@ (800852c <__assert_func+0x30>)
 800850e:	461c      	mov	r4, r3
 8008510:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008514:	9100      	str	r1, [sp, #0]
 8008516:	462b      	mov	r3, r5
 8008518:	4905      	ldr	r1, [pc, #20]	@ (8008530 <__assert_func+0x34>)
 800851a:	f000 fba7 	bl	8008c6c <fiprintf>
 800851e:	f000 fbb7 	bl	8008c90 <abort>
 8008522:	4b04      	ldr	r3, [pc, #16]	@ (8008534 <__assert_func+0x38>)
 8008524:	e7f4      	b.n	8008510 <__assert_func+0x14>
 8008526:	bf00      	nop
 8008528:	20000018 	.word	0x20000018
 800852c:	080096dd 	.word	0x080096dd
 8008530:	080096af 	.word	0x080096af
 8008534:	080096a2 	.word	0x080096a2

08008538 <_calloc_r>:
 8008538:	b570      	push	{r4, r5, r6, lr}
 800853a:	fba1 5402 	umull	r5, r4, r1, r2
 800853e:	b93c      	cbnz	r4, 8008550 <_calloc_r+0x18>
 8008540:	4629      	mov	r1, r5
 8008542:	f7fe f9dd 	bl	8006900 <_malloc_r>
 8008546:	4606      	mov	r6, r0
 8008548:	b928      	cbnz	r0, 8008556 <_calloc_r+0x1e>
 800854a:	2600      	movs	r6, #0
 800854c:	4630      	mov	r0, r6
 800854e:	bd70      	pop	{r4, r5, r6, pc}
 8008550:	220c      	movs	r2, #12
 8008552:	6002      	str	r2, [r0, #0]
 8008554:	e7f9      	b.n	800854a <_calloc_r+0x12>
 8008556:	462a      	mov	r2, r5
 8008558:	4621      	mov	r1, r4
 800855a:	f7fd fa86 	bl	8005a6a <memset>
 800855e:	e7f5      	b.n	800854c <_calloc_r+0x14>

08008560 <rshift>:
 8008560:	6903      	ldr	r3, [r0, #16]
 8008562:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008566:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800856a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800856e:	f100 0414 	add.w	r4, r0, #20
 8008572:	dd45      	ble.n	8008600 <rshift+0xa0>
 8008574:	f011 011f 	ands.w	r1, r1, #31
 8008578:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800857c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008580:	d10c      	bne.n	800859c <rshift+0x3c>
 8008582:	f100 0710 	add.w	r7, r0, #16
 8008586:	4629      	mov	r1, r5
 8008588:	42b1      	cmp	r1, r6
 800858a:	d334      	bcc.n	80085f6 <rshift+0x96>
 800858c:	1a9b      	subs	r3, r3, r2
 800858e:	009b      	lsls	r3, r3, #2
 8008590:	1eea      	subs	r2, r5, #3
 8008592:	4296      	cmp	r6, r2
 8008594:	bf38      	it	cc
 8008596:	2300      	movcc	r3, #0
 8008598:	4423      	add	r3, r4
 800859a:	e015      	b.n	80085c8 <rshift+0x68>
 800859c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80085a0:	f1c1 0820 	rsb	r8, r1, #32
 80085a4:	40cf      	lsrs	r7, r1
 80085a6:	f105 0e04 	add.w	lr, r5, #4
 80085aa:	46a1      	mov	r9, r4
 80085ac:	4576      	cmp	r6, lr
 80085ae:	46f4      	mov	ip, lr
 80085b0:	d815      	bhi.n	80085de <rshift+0x7e>
 80085b2:	1a9a      	subs	r2, r3, r2
 80085b4:	0092      	lsls	r2, r2, #2
 80085b6:	3a04      	subs	r2, #4
 80085b8:	3501      	adds	r5, #1
 80085ba:	42ae      	cmp	r6, r5
 80085bc:	bf38      	it	cc
 80085be:	2200      	movcc	r2, #0
 80085c0:	18a3      	adds	r3, r4, r2
 80085c2:	50a7      	str	r7, [r4, r2]
 80085c4:	b107      	cbz	r7, 80085c8 <rshift+0x68>
 80085c6:	3304      	adds	r3, #4
 80085c8:	1b1a      	subs	r2, r3, r4
 80085ca:	42a3      	cmp	r3, r4
 80085cc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80085d0:	bf08      	it	eq
 80085d2:	2300      	moveq	r3, #0
 80085d4:	6102      	str	r2, [r0, #16]
 80085d6:	bf08      	it	eq
 80085d8:	6143      	streq	r3, [r0, #20]
 80085da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80085de:	f8dc c000 	ldr.w	ip, [ip]
 80085e2:	fa0c fc08 	lsl.w	ip, ip, r8
 80085e6:	ea4c 0707 	orr.w	r7, ip, r7
 80085ea:	f849 7b04 	str.w	r7, [r9], #4
 80085ee:	f85e 7b04 	ldr.w	r7, [lr], #4
 80085f2:	40cf      	lsrs	r7, r1
 80085f4:	e7da      	b.n	80085ac <rshift+0x4c>
 80085f6:	f851 cb04 	ldr.w	ip, [r1], #4
 80085fa:	f847 cf04 	str.w	ip, [r7, #4]!
 80085fe:	e7c3      	b.n	8008588 <rshift+0x28>
 8008600:	4623      	mov	r3, r4
 8008602:	e7e1      	b.n	80085c8 <rshift+0x68>

08008604 <__hexdig_fun>:
 8008604:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008608:	2b09      	cmp	r3, #9
 800860a:	d802      	bhi.n	8008612 <__hexdig_fun+0xe>
 800860c:	3820      	subs	r0, #32
 800860e:	b2c0      	uxtb	r0, r0
 8008610:	4770      	bx	lr
 8008612:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008616:	2b05      	cmp	r3, #5
 8008618:	d801      	bhi.n	800861e <__hexdig_fun+0x1a>
 800861a:	3847      	subs	r0, #71	@ 0x47
 800861c:	e7f7      	b.n	800860e <__hexdig_fun+0xa>
 800861e:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008622:	2b05      	cmp	r3, #5
 8008624:	d801      	bhi.n	800862a <__hexdig_fun+0x26>
 8008626:	3827      	subs	r0, #39	@ 0x27
 8008628:	e7f1      	b.n	800860e <__hexdig_fun+0xa>
 800862a:	2000      	movs	r0, #0
 800862c:	4770      	bx	lr
	...

08008630 <__gethex>:
 8008630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008634:	b085      	sub	sp, #20
 8008636:	468a      	mov	sl, r1
 8008638:	9302      	str	r3, [sp, #8]
 800863a:	680b      	ldr	r3, [r1, #0]
 800863c:	9001      	str	r0, [sp, #4]
 800863e:	4690      	mov	r8, r2
 8008640:	1c9c      	adds	r4, r3, #2
 8008642:	46a1      	mov	r9, r4
 8008644:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008648:	2830      	cmp	r0, #48	@ 0x30
 800864a:	d0fa      	beq.n	8008642 <__gethex+0x12>
 800864c:	eba9 0303 	sub.w	r3, r9, r3
 8008650:	f1a3 0b02 	sub.w	fp, r3, #2
 8008654:	f7ff ffd6 	bl	8008604 <__hexdig_fun>
 8008658:	4605      	mov	r5, r0
 800865a:	2800      	cmp	r0, #0
 800865c:	d168      	bne.n	8008730 <__gethex+0x100>
 800865e:	49a0      	ldr	r1, [pc, #640]	@ (80088e0 <__gethex+0x2b0>)
 8008660:	2201      	movs	r2, #1
 8008662:	4648      	mov	r0, r9
 8008664:	f7ff ff14 	bl	8008490 <strncmp>
 8008668:	4607      	mov	r7, r0
 800866a:	2800      	cmp	r0, #0
 800866c:	d167      	bne.n	800873e <__gethex+0x10e>
 800866e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008672:	4626      	mov	r6, r4
 8008674:	f7ff ffc6 	bl	8008604 <__hexdig_fun>
 8008678:	2800      	cmp	r0, #0
 800867a:	d062      	beq.n	8008742 <__gethex+0x112>
 800867c:	4623      	mov	r3, r4
 800867e:	7818      	ldrb	r0, [r3, #0]
 8008680:	2830      	cmp	r0, #48	@ 0x30
 8008682:	4699      	mov	r9, r3
 8008684:	f103 0301 	add.w	r3, r3, #1
 8008688:	d0f9      	beq.n	800867e <__gethex+0x4e>
 800868a:	f7ff ffbb 	bl	8008604 <__hexdig_fun>
 800868e:	fab0 f580 	clz	r5, r0
 8008692:	096d      	lsrs	r5, r5, #5
 8008694:	f04f 0b01 	mov.w	fp, #1
 8008698:	464a      	mov	r2, r9
 800869a:	4616      	mov	r6, r2
 800869c:	3201      	adds	r2, #1
 800869e:	7830      	ldrb	r0, [r6, #0]
 80086a0:	f7ff ffb0 	bl	8008604 <__hexdig_fun>
 80086a4:	2800      	cmp	r0, #0
 80086a6:	d1f8      	bne.n	800869a <__gethex+0x6a>
 80086a8:	498d      	ldr	r1, [pc, #564]	@ (80088e0 <__gethex+0x2b0>)
 80086aa:	2201      	movs	r2, #1
 80086ac:	4630      	mov	r0, r6
 80086ae:	f7ff feef 	bl	8008490 <strncmp>
 80086b2:	2800      	cmp	r0, #0
 80086b4:	d13f      	bne.n	8008736 <__gethex+0x106>
 80086b6:	b944      	cbnz	r4, 80086ca <__gethex+0x9a>
 80086b8:	1c74      	adds	r4, r6, #1
 80086ba:	4622      	mov	r2, r4
 80086bc:	4616      	mov	r6, r2
 80086be:	3201      	adds	r2, #1
 80086c0:	7830      	ldrb	r0, [r6, #0]
 80086c2:	f7ff ff9f 	bl	8008604 <__hexdig_fun>
 80086c6:	2800      	cmp	r0, #0
 80086c8:	d1f8      	bne.n	80086bc <__gethex+0x8c>
 80086ca:	1ba4      	subs	r4, r4, r6
 80086cc:	00a7      	lsls	r7, r4, #2
 80086ce:	7833      	ldrb	r3, [r6, #0]
 80086d0:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80086d4:	2b50      	cmp	r3, #80	@ 0x50
 80086d6:	d13e      	bne.n	8008756 <__gethex+0x126>
 80086d8:	7873      	ldrb	r3, [r6, #1]
 80086da:	2b2b      	cmp	r3, #43	@ 0x2b
 80086dc:	d033      	beq.n	8008746 <__gethex+0x116>
 80086de:	2b2d      	cmp	r3, #45	@ 0x2d
 80086e0:	d034      	beq.n	800874c <__gethex+0x11c>
 80086e2:	1c71      	adds	r1, r6, #1
 80086e4:	2400      	movs	r4, #0
 80086e6:	7808      	ldrb	r0, [r1, #0]
 80086e8:	f7ff ff8c 	bl	8008604 <__hexdig_fun>
 80086ec:	1e43      	subs	r3, r0, #1
 80086ee:	b2db      	uxtb	r3, r3
 80086f0:	2b18      	cmp	r3, #24
 80086f2:	d830      	bhi.n	8008756 <__gethex+0x126>
 80086f4:	f1a0 0210 	sub.w	r2, r0, #16
 80086f8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80086fc:	f7ff ff82 	bl	8008604 <__hexdig_fun>
 8008700:	f100 3cff 	add.w	ip, r0, #4294967295
 8008704:	fa5f fc8c 	uxtb.w	ip, ip
 8008708:	f1bc 0f18 	cmp.w	ip, #24
 800870c:	f04f 030a 	mov.w	r3, #10
 8008710:	d91e      	bls.n	8008750 <__gethex+0x120>
 8008712:	b104      	cbz	r4, 8008716 <__gethex+0xe6>
 8008714:	4252      	negs	r2, r2
 8008716:	4417      	add	r7, r2
 8008718:	f8ca 1000 	str.w	r1, [sl]
 800871c:	b1ed      	cbz	r5, 800875a <__gethex+0x12a>
 800871e:	f1bb 0f00 	cmp.w	fp, #0
 8008722:	bf0c      	ite	eq
 8008724:	2506      	moveq	r5, #6
 8008726:	2500      	movne	r5, #0
 8008728:	4628      	mov	r0, r5
 800872a:	b005      	add	sp, #20
 800872c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008730:	2500      	movs	r5, #0
 8008732:	462c      	mov	r4, r5
 8008734:	e7b0      	b.n	8008698 <__gethex+0x68>
 8008736:	2c00      	cmp	r4, #0
 8008738:	d1c7      	bne.n	80086ca <__gethex+0x9a>
 800873a:	4627      	mov	r7, r4
 800873c:	e7c7      	b.n	80086ce <__gethex+0x9e>
 800873e:	464e      	mov	r6, r9
 8008740:	462f      	mov	r7, r5
 8008742:	2501      	movs	r5, #1
 8008744:	e7c3      	b.n	80086ce <__gethex+0x9e>
 8008746:	2400      	movs	r4, #0
 8008748:	1cb1      	adds	r1, r6, #2
 800874a:	e7cc      	b.n	80086e6 <__gethex+0xb6>
 800874c:	2401      	movs	r4, #1
 800874e:	e7fb      	b.n	8008748 <__gethex+0x118>
 8008750:	fb03 0002 	mla	r0, r3, r2, r0
 8008754:	e7ce      	b.n	80086f4 <__gethex+0xc4>
 8008756:	4631      	mov	r1, r6
 8008758:	e7de      	b.n	8008718 <__gethex+0xe8>
 800875a:	eba6 0309 	sub.w	r3, r6, r9
 800875e:	3b01      	subs	r3, #1
 8008760:	4629      	mov	r1, r5
 8008762:	2b07      	cmp	r3, #7
 8008764:	dc0a      	bgt.n	800877c <__gethex+0x14c>
 8008766:	9801      	ldr	r0, [sp, #4]
 8008768:	f7fe f956 	bl	8006a18 <_Balloc>
 800876c:	4604      	mov	r4, r0
 800876e:	b940      	cbnz	r0, 8008782 <__gethex+0x152>
 8008770:	4b5c      	ldr	r3, [pc, #368]	@ (80088e4 <__gethex+0x2b4>)
 8008772:	4602      	mov	r2, r0
 8008774:	21e4      	movs	r1, #228	@ 0xe4
 8008776:	485c      	ldr	r0, [pc, #368]	@ (80088e8 <__gethex+0x2b8>)
 8008778:	f7ff fec0 	bl	80084fc <__assert_func>
 800877c:	3101      	adds	r1, #1
 800877e:	105b      	asrs	r3, r3, #1
 8008780:	e7ef      	b.n	8008762 <__gethex+0x132>
 8008782:	f100 0a14 	add.w	sl, r0, #20
 8008786:	2300      	movs	r3, #0
 8008788:	4655      	mov	r5, sl
 800878a:	469b      	mov	fp, r3
 800878c:	45b1      	cmp	r9, r6
 800878e:	d337      	bcc.n	8008800 <__gethex+0x1d0>
 8008790:	f845 bb04 	str.w	fp, [r5], #4
 8008794:	eba5 050a 	sub.w	r5, r5, sl
 8008798:	10ad      	asrs	r5, r5, #2
 800879a:	6125      	str	r5, [r4, #16]
 800879c:	4658      	mov	r0, fp
 800879e:	f7fe fa2d 	bl	8006bfc <__hi0bits>
 80087a2:	016d      	lsls	r5, r5, #5
 80087a4:	f8d8 6000 	ldr.w	r6, [r8]
 80087a8:	1a2d      	subs	r5, r5, r0
 80087aa:	42b5      	cmp	r5, r6
 80087ac:	dd54      	ble.n	8008858 <__gethex+0x228>
 80087ae:	1bad      	subs	r5, r5, r6
 80087b0:	4629      	mov	r1, r5
 80087b2:	4620      	mov	r0, r4
 80087b4:	f7fe fdb7 	bl	8007326 <__any_on>
 80087b8:	4681      	mov	r9, r0
 80087ba:	b178      	cbz	r0, 80087dc <__gethex+0x1ac>
 80087bc:	1e6b      	subs	r3, r5, #1
 80087be:	1159      	asrs	r1, r3, #5
 80087c0:	f003 021f 	and.w	r2, r3, #31
 80087c4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80087c8:	f04f 0901 	mov.w	r9, #1
 80087cc:	fa09 f202 	lsl.w	r2, r9, r2
 80087d0:	420a      	tst	r2, r1
 80087d2:	d003      	beq.n	80087dc <__gethex+0x1ac>
 80087d4:	454b      	cmp	r3, r9
 80087d6:	dc36      	bgt.n	8008846 <__gethex+0x216>
 80087d8:	f04f 0902 	mov.w	r9, #2
 80087dc:	4629      	mov	r1, r5
 80087de:	4620      	mov	r0, r4
 80087e0:	f7ff febe 	bl	8008560 <rshift>
 80087e4:	442f      	add	r7, r5
 80087e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80087ea:	42bb      	cmp	r3, r7
 80087ec:	da42      	bge.n	8008874 <__gethex+0x244>
 80087ee:	9801      	ldr	r0, [sp, #4]
 80087f0:	4621      	mov	r1, r4
 80087f2:	f7fe f951 	bl	8006a98 <_Bfree>
 80087f6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80087f8:	2300      	movs	r3, #0
 80087fa:	6013      	str	r3, [r2, #0]
 80087fc:	25a3      	movs	r5, #163	@ 0xa3
 80087fe:	e793      	b.n	8008728 <__gethex+0xf8>
 8008800:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008804:	2a2e      	cmp	r2, #46	@ 0x2e
 8008806:	d012      	beq.n	800882e <__gethex+0x1fe>
 8008808:	2b20      	cmp	r3, #32
 800880a:	d104      	bne.n	8008816 <__gethex+0x1e6>
 800880c:	f845 bb04 	str.w	fp, [r5], #4
 8008810:	f04f 0b00 	mov.w	fp, #0
 8008814:	465b      	mov	r3, fp
 8008816:	7830      	ldrb	r0, [r6, #0]
 8008818:	9303      	str	r3, [sp, #12]
 800881a:	f7ff fef3 	bl	8008604 <__hexdig_fun>
 800881e:	9b03      	ldr	r3, [sp, #12]
 8008820:	f000 000f 	and.w	r0, r0, #15
 8008824:	4098      	lsls	r0, r3
 8008826:	ea4b 0b00 	orr.w	fp, fp, r0
 800882a:	3304      	adds	r3, #4
 800882c:	e7ae      	b.n	800878c <__gethex+0x15c>
 800882e:	45b1      	cmp	r9, r6
 8008830:	d8ea      	bhi.n	8008808 <__gethex+0x1d8>
 8008832:	492b      	ldr	r1, [pc, #172]	@ (80088e0 <__gethex+0x2b0>)
 8008834:	9303      	str	r3, [sp, #12]
 8008836:	2201      	movs	r2, #1
 8008838:	4630      	mov	r0, r6
 800883a:	f7ff fe29 	bl	8008490 <strncmp>
 800883e:	9b03      	ldr	r3, [sp, #12]
 8008840:	2800      	cmp	r0, #0
 8008842:	d1e1      	bne.n	8008808 <__gethex+0x1d8>
 8008844:	e7a2      	b.n	800878c <__gethex+0x15c>
 8008846:	1ea9      	subs	r1, r5, #2
 8008848:	4620      	mov	r0, r4
 800884a:	f7fe fd6c 	bl	8007326 <__any_on>
 800884e:	2800      	cmp	r0, #0
 8008850:	d0c2      	beq.n	80087d8 <__gethex+0x1a8>
 8008852:	f04f 0903 	mov.w	r9, #3
 8008856:	e7c1      	b.n	80087dc <__gethex+0x1ac>
 8008858:	da09      	bge.n	800886e <__gethex+0x23e>
 800885a:	1b75      	subs	r5, r6, r5
 800885c:	4621      	mov	r1, r4
 800885e:	9801      	ldr	r0, [sp, #4]
 8008860:	462a      	mov	r2, r5
 8008862:	f7fe fb31 	bl	8006ec8 <__lshift>
 8008866:	1b7f      	subs	r7, r7, r5
 8008868:	4604      	mov	r4, r0
 800886a:	f100 0a14 	add.w	sl, r0, #20
 800886e:	f04f 0900 	mov.w	r9, #0
 8008872:	e7b8      	b.n	80087e6 <__gethex+0x1b6>
 8008874:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008878:	42bd      	cmp	r5, r7
 800887a:	dd6f      	ble.n	800895c <__gethex+0x32c>
 800887c:	1bed      	subs	r5, r5, r7
 800887e:	42ae      	cmp	r6, r5
 8008880:	dc34      	bgt.n	80088ec <__gethex+0x2bc>
 8008882:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008886:	2b02      	cmp	r3, #2
 8008888:	d022      	beq.n	80088d0 <__gethex+0x2a0>
 800888a:	2b03      	cmp	r3, #3
 800888c:	d024      	beq.n	80088d8 <__gethex+0x2a8>
 800888e:	2b01      	cmp	r3, #1
 8008890:	d115      	bne.n	80088be <__gethex+0x28e>
 8008892:	42ae      	cmp	r6, r5
 8008894:	d113      	bne.n	80088be <__gethex+0x28e>
 8008896:	2e01      	cmp	r6, #1
 8008898:	d10b      	bne.n	80088b2 <__gethex+0x282>
 800889a:	9a02      	ldr	r2, [sp, #8]
 800889c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80088a0:	6013      	str	r3, [r2, #0]
 80088a2:	2301      	movs	r3, #1
 80088a4:	6123      	str	r3, [r4, #16]
 80088a6:	f8ca 3000 	str.w	r3, [sl]
 80088aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80088ac:	2562      	movs	r5, #98	@ 0x62
 80088ae:	601c      	str	r4, [r3, #0]
 80088b0:	e73a      	b.n	8008728 <__gethex+0xf8>
 80088b2:	1e71      	subs	r1, r6, #1
 80088b4:	4620      	mov	r0, r4
 80088b6:	f7fe fd36 	bl	8007326 <__any_on>
 80088ba:	2800      	cmp	r0, #0
 80088bc:	d1ed      	bne.n	800889a <__gethex+0x26a>
 80088be:	9801      	ldr	r0, [sp, #4]
 80088c0:	4621      	mov	r1, r4
 80088c2:	f7fe f8e9 	bl	8006a98 <_Bfree>
 80088c6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80088c8:	2300      	movs	r3, #0
 80088ca:	6013      	str	r3, [r2, #0]
 80088cc:	2550      	movs	r5, #80	@ 0x50
 80088ce:	e72b      	b.n	8008728 <__gethex+0xf8>
 80088d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d1f3      	bne.n	80088be <__gethex+0x28e>
 80088d6:	e7e0      	b.n	800889a <__gethex+0x26a>
 80088d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d1dd      	bne.n	800889a <__gethex+0x26a>
 80088de:	e7ee      	b.n	80088be <__gethex+0x28e>
 80088e0:	08009530 	.word	0x08009530
 80088e4:	080093c5 	.word	0x080093c5
 80088e8:	080096de 	.word	0x080096de
 80088ec:	1e6f      	subs	r7, r5, #1
 80088ee:	f1b9 0f00 	cmp.w	r9, #0
 80088f2:	d130      	bne.n	8008956 <__gethex+0x326>
 80088f4:	b127      	cbz	r7, 8008900 <__gethex+0x2d0>
 80088f6:	4639      	mov	r1, r7
 80088f8:	4620      	mov	r0, r4
 80088fa:	f7fe fd14 	bl	8007326 <__any_on>
 80088fe:	4681      	mov	r9, r0
 8008900:	117a      	asrs	r2, r7, #5
 8008902:	2301      	movs	r3, #1
 8008904:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008908:	f007 071f 	and.w	r7, r7, #31
 800890c:	40bb      	lsls	r3, r7
 800890e:	4213      	tst	r3, r2
 8008910:	4629      	mov	r1, r5
 8008912:	4620      	mov	r0, r4
 8008914:	bf18      	it	ne
 8008916:	f049 0902 	orrne.w	r9, r9, #2
 800891a:	f7ff fe21 	bl	8008560 <rshift>
 800891e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008922:	1b76      	subs	r6, r6, r5
 8008924:	2502      	movs	r5, #2
 8008926:	f1b9 0f00 	cmp.w	r9, #0
 800892a:	d047      	beq.n	80089bc <__gethex+0x38c>
 800892c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008930:	2b02      	cmp	r3, #2
 8008932:	d015      	beq.n	8008960 <__gethex+0x330>
 8008934:	2b03      	cmp	r3, #3
 8008936:	d017      	beq.n	8008968 <__gethex+0x338>
 8008938:	2b01      	cmp	r3, #1
 800893a:	d109      	bne.n	8008950 <__gethex+0x320>
 800893c:	f019 0f02 	tst.w	r9, #2
 8008940:	d006      	beq.n	8008950 <__gethex+0x320>
 8008942:	f8da 3000 	ldr.w	r3, [sl]
 8008946:	ea49 0903 	orr.w	r9, r9, r3
 800894a:	f019 0f01 	tst.w	r9, #1
 800894e:	d10e      	bne.n	800896e <__gethex+0x33e>
 8008950:	f045 0510 	orr.w	r5, r5, #16
 8008954:	e032      	b.n	80089bc <__gethex+0x38c>
 8008956:	f04f 0901 	mov.w	r9, #1
 800895a:	e7d1      	b.n	8008900 <__gethex+0x2d0>
 800895c:	2501      	movs	r5, #1
 800895e:	e7e2      	b.n	8008926 <__gethex+0x2f6>
 8008960:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008962:	f1c3 0301 	rsb	r3, r3, #1
 8008966:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008968:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800896a:	2b00      	cmp	r3, #0
 800896c:	d0f0      	beq.n	8008950 <__gethex+0x320>
 800896e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008972:	f104 0314 	add.w	r3, r4, #20
 8008976:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800897a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800897e:	f04f 0c00 	mov.w	ip, #0
 8008982:	4618      	mov	r0, r3
 8008984:	f853 2b04 	ldr.w	r2, [r3], #4
 8008988:	f1b2 3fff 	cmp.w	r2, #4294967295
 800898c:	d01b      	beq.n	80089c6 <__gethex+0x396>
 800898e:	3201      	adds	r2, #1
 8008990:	6002      	str	r2, [r0, #0]
 8008992:	2d02      	cmp	r5, #2
 8008994:	f104 0314 	add.w	r3, r4, #20
 8008998:	d13c      	bne.n	8008a14 <__gethex+0x3e4>
 800899a:	f8d8 2000 	ldr.w	r2, [r8]
 800899e:	3a01      	subs	r2, #1
 80089a0:	42b2      	cmp	r2, r6
 80089a2:	d109      	bne.n	80089b8 <__gethex+0x388>
 80089a4:	1171      	asrs	r1, r6, #5
 80089a6:	2201      	movs	r2, #1
 80089a8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80089ac:	f006 061f 	and.w	r6, r6, #31
 80089b0:	fa02 f606 	lsl.w	r6, r2, r6
 80089b4:	421e      	tst	r6, r3
 80089b6:	d13a      	bne.n	8008a2e <__gethex+0x3fe>
 80089b8:	f045 0520 	orr.w	r5, r5, #32
 80089bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80089be:	601c      	str	r4, [r3, #0]
 80089c0:	9b02      	ldr	r3, [sp, #8]
 80089c2:	601f      	str	r7, [r3, #0]
 80089c4:	e6b0      	b.n	8008728 <__gethex+0xf8>
 80089c6:	4299      	cmp	r1, r3
 80089c8:	f843 cc04 	str.w	ip, [r3, #-4]
 80089cc:	d8d9      	bhi.n	8008982 <__gethex+0x352>
 80089ce:	68a3      	ldr	r3, [r4, #8]
 80089d0:	459b      	cmp	fp, r3
 80089d2:	db17      	blt.n	8008a04 <__gethex+0x3d4>
 80089d4:	6861      	ldr	r1, [r4, #4]
 80089d6:	9801      	ldr	r0, [sp, #4]
 80089d8:	3101      	adds	r1, #1
 80089da:	f7fe f81d 	bl	8006a18 <_Balloc>
 80089de:	4681      	mov	r9, r0
 80089e0:	b918      	cbnz	r0, 80089ea <__gethex+0x3ba>
 80089e2:	4b1a      	ldr	r3, [pc, #104]	@ (8008a4c <__gethex+0x41c>)
 80089e4:	4602      	mov	r2, r0
 80089e6:	2184      	movs	r1, #132	@ 0x84
 80089e8:	e6c5      	b.n	8008776 <__gethex+0x146>
 80089ea:	6922      	ldr	r2, [r4, #16]
 80089ec:	3202      	adds	r2, #2
 80089ee:	f104 010c 	add.w	r1, r4, #12
 80089f2:	0092      	lsls	r2, r2, #2
 80089f4:	300c      	adds	r0, #12
 80089f6:	f7ff fd6d 	bl	80084d4 <memcpy>
 80089fa:	4621      	mov	r1, r4
 80089fc:	9801      	ldr	r0, [sp, #4]
 80089fe:	f7fe f84b 	bl	8006a98 <_Bfree>
 8008a02:	464c      	mov	r4, r9
 8008a04:	6923      	ldr	r3, [r4, #16]
 8008a06:	1c5a      	adds	r2, r3, #1
 8008a08:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008a0c:	6122      	str	r2, [r4, #16]
 8008a0e:	2201      	movs	r2, #1
 8008a10:	615a      	str	r2, [r3, #20]
 8008a12:	e7be      	b.n	8008992 <__gethex+0x362>
 8008a14:	6922      	ldr	r2, [r4, #16]
 8008a16:	455a      	cmp	r2, fp
 8008a18:	dd0b      	ble.n	8008a32 <__gethex+0x402>
 8008a1a:	2101      	movs	r1, #1
 8008a1c:	4620      	mov	r0, r4
 8008a1e:	f7ff fd9f 	bl	8008560 <rshift>
 8008a22:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008a26:	3701      	adds	r7, #1
 8008a28:	42bb      	cmp	r3, r7
 8008a2a:	f6ff aee0 	blt.w	80087ee <__gethex+0x1be>
 8008a2e:	2501      	movs	r5, #1
 8008a30:	e7c2      	b.n	80089b8 <__gethex+0x388>
 8008a32:	f016 061f 	ands.w	r6, r6, #31
 8008a36:	d0fa      	beq.n	8008a2e <__gethex+0x3fe>
 8008a38:	4453      	add	r3, sl
 8008a3a:	f1c6 0620 	rsb	r6, r6, #32
 8008a3e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008a42:	f7fe f8db 	bl	8006bfc <__hi0bits>
 8008a46:	42b0      	cmp	r0, r6
 8008a48:	dbe7      	blt.n	8008a1a <__gethex+0x3ea>
 8008a4a:	e7f0      	b.n	8008a2e <__gethex+0x3fe>
 8008a4c:	080093c5 	.word	0x080093c5

08008a50 <L_shift>:
 8008a50:	f1c2 0208 	rsb	r2, r2, #8
 8008a54:	0092      	lsls	r2, r2, #2
 8008a56:	b570      	push	{r4, r5, r6, lr}
 8008a58:	f1c2 0620 	rsb	r6, r2, #32
 8008a5c:	6843      	ldr	r3, [r0, #4]
 8008a5e:	6804      	ldr	r4, [r0, #0]
 8008a60:	fa03 f506 	lsl.w	r5, r3, r6
 8008a64:	432c      	orrs	r4, r5
 8008a66:	40d3      	lsrs	r3, r2
 8008a68:	6004      	str	r4, [r0, #0]
 8008a6a:	f840 3f04 	str.w	r3, [r0, #4]!
 8008a6e:	4288      	cmp	r0, r1
 8008a70:	d3f4      	bcc.n	8008a5c <L_shift+0xc>
 8008a72:	bd70      	pop	{r4, r5, r6, pc}

08008a74 <__match>:
 8008a74:	b530      	push	{r4, r5, lr}
 8008a76:	6803      	ldr	r3, [r0, #0]
 8008a78:	3301      	adds	r3, #1
 8008a7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a7e:	b914      	cbnz	r4, 8008a86 <__match+0x12>
 8008a80:	6003      	str	r3, [r0, #0]
 8008a82:	2001      	movs	r0, #1
 8008a84:	bd30      	pop	{r4, r5, pc}
 8008a86:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a8a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008a8e:	2d19      	cmp	r5, #25
 8008a90:	bf98      	it	ls
 8008a92:	3220      	addls	r2, #32
 8008a94:	42a2      	cmp	r2, r4
 8008a96:	d0f0      	beq.n	8008a7a <__match+0x6>
 8008a98:	2000      	movs	r0, #0
 8008a9a:	e7f3      	b.n	8008a84 <__match+0x10>

08008a9c <__hexnan>:
 8008a9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aa0:	680b      	ldr	r3, [r1, #0]
 8008aa2:	6801      	ldr	r1, [r0, #0]
 8008aa4:	115e      	asrs	r6, r3, #5
 8008aa6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008aaa:	f013 031f 	ands.w	r3, r3, #31
 8008aae:	b087      	sub	sp, #28
 8008ab0:	bf18      	it	ne
 8008ab2:	3604      	addne	r6, #4
 8008ab4:	2500      	movs	r5, #0
 8008ab6:	1f37      	subs	r7, r6, #4
 8008ab8:	4682      	mov	sl, r0
 8008aba:	4690      	mov	r8, r2
 8008abc:	9301      	str	r3, [sp, #4]
 8008abe:	f846 5c04 	str.w	r5, [r6, #-4]
 8008ac2:	46b9      	mov	r9, r7
 8008ac4:	463c      	mov	r4, r7
 8008ac6:	9502      	str	r5, [sp, #8]
 8008ac8:	46ab      	mov	fp, r5
 8008aca:	784a      	ldrb	r2, [r1, #1]
 8008acc:	1c4b      	adds	r3, r1, #1
 8008ace:	9303      	str	r3, [sp, #12]
 8008ad0:	b342      	cbz	r2, 8008b24 <__hexnan+0x88>
 8008ad2:	4610      	mov	r0, r2
 8008ad4:	9105      	str	r1, [sp, #20]
 8008ad6:	9204      	str	r2, [sp, #16]
 8008ad8:	f7ff fd94 	bl	8008604 <__hexdig_fun>
 8008adc:	2800      	cmp	r0, #0
 8008ade:	d151      	bne.n	8008b84 <__hexnan+0xe8>
 8008ae0:	9a04      	ldr	r2, [sp, #16]
 8008ae2:	9905      	ldr	r1, [sp, #20]
 8008ae4:	2a20      	cmp	r2, #32
 8008ae6:	d818      	bhi.n	8008b1a <__hexnan+0x7e>
 8008ae8:	9b02      	ldr	r3, [sp, #8]
 8008aea:	459b      	cmp	fp, r3
 8008aec:	dd13      	ble.n	8008b16 <__hexnan+0x7a>
 8008aee:	454c      	cmp	r4, r9
 8008af0:	d206      	bcs.n	8008b00 <__hexnan+0x64>
 8008af2:	2d07      	cmp	r5, #7
 8008af4:	dc04      	bgt.n	8008b00 <__hexnan+0x64>
 8008af6:	462a      	mov	r2, r5
 8008af8:	4649      	mov	r1, r9
 8008afa:	4620      	mov	r0, r4
 8008afc:	f7ff ffa8 	bl	8008a50 <L_shift>
 8008b00:	4544      	cmp	r4, r8
 8008b02:	d952      	bls.n	8008baa <__hexnan+0x10e>
 8008b04:	2300      	movs	r3, #0
 8008b06:	f1a4 0904 	sub.w	r9, r4, #4
 8008b0a:	f844 3c04 	str.w	r3, [r4, #-4]
 8008b0e:	f8cd b008 	str.w	fp, [sp, #8]
 8008b12:	464c      	mov	r4, r9
 8008b14:	461d      	mov	r5, r3
 8008b16:	9903      	ldr	r1, [sp, #12]
 8008b18:	e7d7      	b.n	8008aca <__hexnan+0x2e>
 8008b1a:	2a29      	cmp	r2, #41	@ 0x29
 8008b1c:	d157      	bne.n	8008bce <__hexnan+0x132>
 8008b1e:	3102      	adds	r1, #2
 8008b20:	f8ca 1000 	str.w	r1, [sl]
 8008b24:	f1bb 0f00 	cmp.w	fp, #0
 8008b28:	d051      	beq.n	8008bce <__hexnan+0x132>
 8008b2a:	454c      	cmp	r4, r9
 8008b2c:	d206      	bcs.n	8008b3c <__hexnan+0xa0>
 8008b2e:	2d07      	cmp	r5, #7
 8008b30:	dc04      	bgt.n	8008b3c <__hexnan+0xa0>
 8008b32:	462a      	mov	r2, r5
 8008b34:	4649      	mov	r1, r9
 8008b36:	4620      	mov	r0, r4
 8008b38:	f7ff ff8a 	bl	8008a50 <L_shift>
 8008b3c:	4544      	cmp	r4, r8
 8008b3e:	d936      	bls.n	8008bae <__hexnan+0x112>
 8008b40:	f1a8 0204 	sub.w	r2, r8, #4
 8008b44:	4623      	mov	r3, r4
 8008b46:	f853 1b04 	ldr.w	r1, [r3], #4
 8008b4a:	f842 1f04 	str.w	r1, [r2, #4]!
 8008b4e:	429f      	cmp	r7, r3
 8008b50:	d2f9      	bcs.n	8008b46 <__hexnan+0xaa>
 8008b52:	1b3b      	subs	r3, r7, r4
 8008b54:	f023 0303 	bic.w	r3, r3, #3
 8008b58:	3304      	adds	r3, #4
 8008b5a:	3401      	adds	r4, #1
 8008b5c:	3e03      	subs	r6, #3
 8008b5e:	42b4      	cmp	r4, r6
 8008b60:	bf88      	it	hi
 8008b62:	2304      	movhi	r3, #4
 8008b64:	4443      	add	r3, r8
 8008b66:	2200      	movs	r2, #0
 8008b68:	f843 2b04 	str.w	r2, [r3], #4
 8008b6c:	429f      	cmp	r7, r3
 8008b6e:	d2fb      	bcs.n	8008b68 <__hexnan+0xcc>
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	b91b      	cbnz	r3, 8008b7c <__hexnan+0xe0>
 8008b74:	4547      	cmp	r7, r8
 8008b76:	d128      	bne.n	8008bca <__hexnan+0x12e>
 8008b78:	2301      	movs	r3, #1
 8008b7a:	603b      	str	r3, [r7, #0]
 8008b7c:	2005      	movs	r0, #5
 8008b7e:	b007      	add	sp, #28
 8008b80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b84:	3501      	adds	r5, #1
 8008b86:	2d08      	cmp	r5, #8
 8008b88:	f10b 0b01 	add.w	fp, fp, #1
 8008b8c:	dd06      	ble.n	8008b9c <__hexnan+0x100>
 8008b8e:	4544      	cmp	r4, r8
 8008b90:	d9c1      	bls.n	8008b16 <__hexnan+0x7a>
 8008b92:	2300      	movs	r3, #0
 8008b94:	f844 3c04 	str.w	r3, [r4, #-4]
 8008b98:	2501      	movs	r5, #1
 8008b9a:	3c04      	subs	r4, #4
 8008b9c:	6822      	ldr	r2, [r4, #0]
 8008b9e:	f000 000f 	and.w	r0, r0, #15
 8008ba2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008ba6:	6020      	str	r0, [r4, #0]
 8008ba8:	e7b5      	b.n	8008b16 <__hexnan+0x7a>
 8008baa:	2508      	movs	r5, #8
 8008bac:	e7b3      	b.n	8008b16 <__hexnan+0x7a>
 8008bae:	9b01      	ldr	r3, [sp, #4]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d0dd      	beq.n	8008b70 <__hexnan+0xd4>
 8008bb4:	f1c3 0320 	rsb	r3, r3, #32
 8008bb8:	f04f 32ff 	mov.w	r2, #4294967295
 8008bbc:	40da      	lsrs	r2, r3
 8008bbe:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008bc2:	4013      	ands	r3, r2
 8008bc4:	f846 3c04 	str.w	r3, [r6, #-4]
 8008bc8:	e7d2      	b.n	8008b70 <__hexnan+0xd4>
 8008bca:	3f04      	subs	r7, #4
 8008bcc:	e7d0      	b.n	8008b70 <__hexnan+0xd4>
 8008bce:	2004      	movs	r0, #4
 8008bd0:	e7d5      	b.n	8008b7e <__hexnan+0xe2>

08008bd2 <__ascii_mbtowc>:
 8008bd2:	b082      	sub	sp, #8
 8008bd4:	b901      	cbnz	r1, 8008bd8 <__ascii_mbtowc+0x6>
 8008bd6:	a901      	add	r1, sp, #4
 8008bd8:	b142      	cbz	r2, 8008bec <__ascii_mbtowc+0x1a>
 8008bda:	b14b      	cbz	r3, 8008bf0 <__ascii_mbtowc+0x1e>
 8008bdc:	7813      	ldrb	r3, [r2, #0]
 8008bde:	600b      	str	r3, [r1, #0]
 8008be0:	7812      	ldrb	r2, [r2, #0]
 8008be2:	1e10      	subs	r0, r2, #0
 8008be4:	bf18      	it	ne
 8008be6:	2001      	movne	r0, #1
 8008be8:	b002      	add	sp, #8
 8008bea:	4770      	bx	lr
 8008bec:	4610      	mov	r0, r2
 8008bee:	e7fb      	b.n	8008be8 <__ascii_mbtowc+0x16>
 8008bf0:	f06f 0001 	mvn.w	r0, #1
 8008bf4:	e7f8      	b.n	8008be8 <__ascii_mbtowc+0x16>

08008bf6 <_realloc_r>:
 8008bf6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bfa:	4680      	mov	r8, r0
 8008bfc:	4615      	mov	r5, r2
 8008bfe:	460c      	mov	r4, r1
 8008c00:	b921      	cbnz	r1, 8008c0c <_realloc_r+0x16>
 8008c02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c06:	4611      	mov	r1, r2
 8008c08:	f7fd be7a 	b.w	8006900 <_malloc_r>
 8008c0c:	b92a      	cbnz	r2, 8008c1a <_realloc_r+0x24>
 8008c0e:	f7fd fe03 	bl	8006818 <_free_r>
 8008c12:	2400      	movs	r4, #0
 8008c14:	4620      	mov	r0, r4
 8008c16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c1a:	f000 f840 	bl	8008c9e <_malloc_usable_size_r>
 8008c1e:	4285      	cmp	r5, r0
 8008c20:	4606      	mov	r6, r0
 8008c22:	d802      	bhi.n	8008c2a <_realloc_r+0x34>
 8008c24:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008c28:	d8f4      	bhi.n	8008c14 <_realloc_r+0x1e>
 8008c2a:	4629      	mov	r1, r5
 8008c2c:	4640      	mov	r0, r8
 8008c2e:	f7fd fe67 	bl	8006900 <_malloc_r>
 8008c32:	4607      	mov	r7, r0
 8008c34:	2800      	cmp	r0, #0
 8008c36:	d0ec      	beq.n	8008c12 <_realloc_r+0x1c>
 8008c38:	42b5      	cmp	r5, r6
 8008c3a:	462a      	mov	r2, r5
 8008c3c:	4621      	mov	r1, r4
 8008c3e:	bf28      	it	cs
 8008c40:	4632      	movcs	r2, r6
 8008c42:	f7ff fc47 	bl	80084d4 <memcpy>
 8008c46:	4621      	mov	r1, r4
 8008c48:	4640      	mov	r0, r8
 8008c4a:	f7fd fde5 	bl	8006818 <_free_r>
 8008c4e:	463c      	mov	r4, r7
 8008c50:	e7e0      	b.n	8008c14 <_realloc_r+0x1e>

08008c52 <__ascii_wctomb>:
 8008c52:	4603      	mov	r3, r0
 8008c54:	4608      	mov	r0, r1
 8008c56:	b141      	cbz	r1, 8008c6a <__ascii_wctomb+0x18>
 8008c58:	2aff      	cmp	r2, #255	@ 0xff
 8008c5a:	d904      	bls.n	8008c66 <__ascii_wctomb+0x14>
 8008c5c:	228a      	movs	r2, #138	@ 0x8a
 8008c5e:	601a      	str	r2, [r3, #0]
 8008c60:	f04f 30ff 	mov.w	r0, #4294967295
 8008c64:	4770      	bx	lr
 8008c66:	700a      	strb	r2, [r1, #0]
 8008c68:	2001      	movs	r0, #1
 8008c6a:	4770      	bx	lr

08008c6c <fiprintf>:
 8008c6c:	b40e      	push	{r1, r2, r3}
 8008c6e:	b503      	push	{r0, r1, lr}
 8008c70:	4601      	mov	r1, r0
 8008c72:	ab03      	add	r3, sp, #12
 8008c74:	4805      	ldr	r0, [pc, #20]	@ (8008c8c <fiprintf+0x20>)
 8008c76:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c7a:	6800      	ldr	r0, [r0, #0]
 8008c7c:	9301      	str	r3, [sp, #4]
 8008c7e:	f000 f83d 	bl	8008cfc <_vfiprintf_r>
 8008c82:	b002      	add	sp, #8
 8008c84:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c88:	b003      	add	sp, #12
 8008c8a:	4770      	bx	lr
 8008c8c:	20000018 	.word	0x20000018

08008c90 <abort>:
 8008c90:	b508      	push	{r3, lr}
 8008c92:	2006      	movs	r0, #6
 8008c94:	f000 fa06 	bl	80090a4 <raise>
 8008c98:	2001      	movs	r0, #1
 8008c9a:	f7f8 ff62 	bl	8001b62 <_exit>

08008c9e <_malloc_usable_size_r>:
 8008c9e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ca2:	1f18      	subs	r0, r3, #4
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	bfbc      	itt	lt
 8008ca8:	580b      	ldrlt	r3, [r1, r0]
 8008caa:	18c0      	addlt	r0, r0, r3
 8008cac:	4770      	bx	lr

08008cae <__sfputc_r>:
 8008cae:	6893      	ldr	r3, [r2, #8]
 8008cb0:	3b01      	subs	r3, #1
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	b410      	push	{r4}
 8008cb6:	6093      	str	r3, [r2, #8]
 8008cb8:	da07      	bge.n	8008cca <__sfputc_r+0x1c>
 8008cba:	6994      	ldr	r4, [r2, #24]
 8008cbc:	42a3      	cmp	r3, r4
 8008cbe:	db01      	blt.n	8008cc4 <__sfputc_r+0x16>
 8008cc0:	290a      	cmp	r1, #10
 8008cc2:	d102      	bne.n	8008cca <__sfputc_r+0x1c>
 8008cc4:	bc10      	pop	{r4}
 8008cc6:	f000 b931 	b.w	8008f2c <__swbuf_r>
 8008cca:	6813      	ldr	r3, [r2, #0]
 8008ccc:	1c58      	adds	r0, r3, #1
 8008cce:	6010      	str	r0, [r2, #0]
 8008cd0:	7019      	strb	r1, [r3, #0]
 8008cd2:	4608      	mov	r0, r1
 8008cd4:	bc10      	pop	{r4}
 8008cd6:	4770      	bx	lr

08008cd8 <__sfputs_r>:
 8008cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cda:	4606      	mov	r6, r0
 8008cdc:	460f      	mov	r7, r1
 8008cde:	4614      	mov	r4, r2
 8008ce0:	18d5      	adds	r5, r2, r3
 8008ce2:	42ac      	cmp	r4, r5
 8008ce4:	d101      	bne.n	8008cea <__sfputs_r+0x12>
 8008ce6:	2000      	movs	r0, #0
 8008ce8:	e007      	b.n	8008cfa <__sfputs_r+0x22>
 8008cea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cee:	463a      	mov	r2, r7
 8008cf0:	4630      	mov	r0, r6
 8008cf2:	f7ff ffdc 	bl	8008cae <__sfputc_r>
 8008cf6:	1c43      	adds	r3, r0, #1
 8008cf8:	d1f3      	bne.n	8008ce2 <__sfputs_r+0xa>
 8008cfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008cfc <_vfiprintf_r>:
 8008cfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d00:	460d      	mov	r5, r1
 8008d02:	b09d      	sub	sp, #116	@ 0x74
 8008d04:	4614      	mov	r4, r2
 8008d06:	4698      	mov	r8, r3
 8008d08:	4606      	mov	r6, r0
 8008d0a:	b118      	cbz	r0, 8008d14 <_vfiprintf_r+0x18>
 8008d0c:	6a03      	ldr	r3, [r0, #32]
 8008d0e:	b90b      	cbnz	r3, 8008d14 <_vfiprintf_r+0x18>
 8008d10:	f7fc fe12 	bl	8005938 <__sinit>
 8008d14:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008d16:	07d9      	lsls	r1, r3, #31
 8008d18:	d405      	bmi.n	8008d26 <_vfiprintf_r+0x2a>
 8008d1a:	89ab      	ldrh	r3, [r5, #12]
 8008d1c:	059a      	lsls	r2, r3, #22
 8008d1e:	d402      	bmi.n	8008d26 <_vfiprintf_r+0x2a>
 8008d20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008d22:	f7fc ff20 	bl	8005b66 <__retarget_lock_acquire_recursive>
 8008d26:	89ab      	ldrh	r3, [r5, #12]
 8008d28:	071b      	lsls	r3, r3, #28
 8008d2a:	d501      	bpl.n	8008d30 <_vfiprintf_r+0x34>
 8008d2c:	692b      	ldr	r3, [r5, #16]
 8008d2e:	b99b      	cbnz	r3, 8008d58 <_vfiprintf_r+0x5c>
 8008d30:	4629      	mov	r1, r5
 8008d32:	4630      	mov	r0, r6
 8008d34:	f000 f938 	bl	8008fa8 <__swsetup_r>
 8008d38:	b170      	cbz	r0, 8008d58 <_vfiprintf_r+0x5c>
 8008d3a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008d3c:	07dc      	lsls	r4, r3, #31
 8008d3e:	d504      	bpl.n	8008d4a <_vfiprintf_r+0x4e>
 8008d40:	f04f 30ff 	mov.w	r0, #4294967295
 8008d44:	b01d      	add	sp, #116	@ 0x74
 8008d46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d4a:	89ab      	ldrh	r3, [r5, #12]
 8008d4c:	0598      	lsls	r0, r3, #22
 8008d4e:	d4f7      	bmi.n	8008d40 <_vfiprintf_r+0x44>
 8008d50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008d52:	f7fc ff09 	bl	8005b68 <__retarget_lock_release_recursive>
 8008d56:	e7f3      	b.n	8008d40 <_vfiprintf_r+0x44>
 8008d58:	2300      	movs	r3, #0
 8008d5a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d5c:	2320      	movs	r3, #32
 8008d5e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008d62:	f8cd 800c 	str.w	r8, [sp, #12]
 8008d66:	2330      	movs	r3, #48	@ 0x30
 8008d68:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008f18 <_vfiprintf_r+0x21c>
 8008d6c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008d70:	f04f 0901 	mov.w	r9, #1
 8008d74:	4623      	mov	r3, r4
 8008d76:	469a      	mov	sl, r3
 8008d78:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d7c:	b10a      	cbz	r2, 8008d82 <_vfiprintf_r+0x86>
 8008d7e:	2a25      	cmp	r2, #37	@ 0x25
 8008d80:	d1f9      	bne.n	8008d76 <_vfiprintf_r+0x7a>
 8008d82:	ebba 0b04 	subs.w	fp, sl, r4
 8008d86:	d00b      	beq.n	8008da0 <_vfiprintf_r+0xa4>
 8008d88:	465b      	mov	r3, fp
 8008d8a:	4622      	mov	r2, r4
 8008d8c:	4629      	mov	r1, r5
 8008d8e:	4630      	mov	r0, r6
 8008d90:	f7ff ffa2 	bl	8008cd8 <__sfputs_r>
 8008d94:	3001      	adds	r0, #1
 8008d96:	f000 80a7 	beq.w	8008ee8 <_vfiprintf_r+0x1ec>
 8008d9a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008d9c:	445a      	add	r2, fp
 8008d9e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008da0:	f89a 3000 	ldrb.w	r3, [sl]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	f000 809f 	beq.w	8008ee8 <_vfiprintf_r+0x1ec>
 8008daa:	2300      	movs	r3, #0
 8008dac:	f04f 32ff 	mov.w	r2, #4294967295
 8008db0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008db4:	f10a 0a01 	add.w	sl, sl, #1
 8008db8:	9304      	str	r3, [sp, #16]
 8008dba:	9307      	str	r3, [sp, #28]
 8008dbc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008dc0:	931a      	str	r3, [sp, #104]	@ 0x68
 8008dc2:	4654      	mov	r4, sl
 8008dc4:	2205      	movs	r2, #5
 8008dc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008dca:	4853      	ldr	r0, [pc, #332]	@ (8008f18 <_vfiprintf_r+0x21c>)
 8008dcc:	f7f7 f9d8 	bl	8000180 <memchr>
 8008dd0:	9a04      	ldr	r2, [sp, #16]
 8008dd2:	b9d8      	cbnz	r0, 8008e0c <_vfiprintf_r+0x110>
 8008dd4:	06d1      	lsls	r1, r2, #27
 8008dd6:	bf44      	itt	mi
 8008dd8:	2320      	movmi	r3, #32
 8008dda:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008dde:	0713      	lsls	r3, r2, #28
 8008de0:	bf44      	itt	mi
 8008de2:	232b      	movmi	r3, #43	@ 0x2b
 8008de4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008de8:	f89a 3000 	ldrb.w	r3, [sl]
 8008dec:	2b2a      	cmp	r3, #42	@ 0x2a
 8008dee:	d015      	beq.n	8008e1c <_vfiprintf_r+0x120>
 8008df0:	9a07      	ldr	r2, [sp, #28]
 8008df2:	4654      	mov	r4, sl
 8008df4:	2000      	movs	r0, #0
 8008df6:	f04f 0c0a 	mov.w	ip, #10
 8008dfa:	4621      	mov	r1, r4
 8008dfc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008e00:	3b30      	subs	r3, #48	@ 0x30
 8008e02:	2b09      	cmp	r3, #9
 8008e04:	d94b      	bls.n	8008e9e <_vfiprintf_r+0x1a2>
 8008e06:	b1b0      	cbz	r0, 8008e36 <_vfiprintf_r+0x13a>
 8008e08:	9207      	str	r2, [sp, #28]
 8008e0a:	e014      	b.n	8008e36 <_vfiprintf_r+0x13a>
 8008e0c:	eba0 0308 	sub.w	r3, r0, r8
 8008e10:	fa09 f303 	lsl.w	r3, r9, r3
 8008e14:	4313      	orrs	r3, r2
 8008e16:	9304      	str	r3, [sp, #16]
 8008e18:	46a2      	mov	sl, r4
 8008e1a:	e7d2      	b.n	8008dc2 <_vfiprintf_r+0xc6>
 8008e1c:	9b03      	ldr	r3, [sp, #12]
 8008e1e:	1d19      	adds	r1, r3, #4
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	9103      	str	r1, [sp, #12]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	bfbb      	ittet	lt
 8008e28:	425b      	neglt	r3, r3
 8008e2a:	f042 0202 	orrlt.w	r2, r2, #2
 8008e2e:	9307      	strge	r3, [sp, #28]
 8008e30:	9307      	strlt	r3, [sp, #28]
 8008e32:	bfb8      	it	lt
 8008e34:	9204      	strlt	r2, [sp, #16]
 8008e36:	7823      	ldrb	r3, [r4, #0]
 8008e38:	2b2e      	cmp	r3, #46	@ 0x2e
 8008e3a:	d10a      	bne.n	8008e52 <_vfiprintf_r+0x156>
 8008e3c:	7863      	ldrb	r3, [r4, #1]
 8008e3e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008e40:	d132      	bne.n	8008ea8 <_vfiprintf_r+0x1ac>
 8008e42:	9b03      	ldr	r3, [sp, #12]
 8008e44:	1d1a      	adds	r2, r3, #4
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	9203      	str	r2, [sp, #12]
 8008e4a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008e4e:	3402      	adds	r4, #2
 8008e50:	9305      	str	r3, [sp, #20]
 8008e52:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8008f1c <_vfiprintf_r+0x220>
 8008e56:	7821      	ldrb	r1, [r4, #0]
 8008e58:	2203      	movs	r2, #3
 8008e5a:	4650      	mov	r0, sl
 8008e5c:	f7f7 f990 	bl	8000180 <memchr>
 8008e60:	b138      	cbz	r0, 8008e72 <_vfiprintf_r+0x176>
 8008e62:	9b04      	ldr	r3, [sp, #16]
 8008e64:	eba0 000a 	sub.w	r0, r0, sl
 8008e68:	2240      	movs	r2, #64	@ 0x40
 8008e6a:	4082      	lsls	r2, r0
 8008e6c:	4313      	orrs	r3, r2
 8008e6e:	3401      	adds	r4, #1
 8008e70:	9304      	str	r3, [sp, #16]
 8008e72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e76:	482a      	ldr	r0, [pc, #168]	@ (8008f20 <_vfiprintf_r+0x224>)
 8008e78:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008e7c:	2206      	movs	r2, #6
 8008e7e:	f7f7 f97f 	bl	8000180 <memchr>
 8008e82:	2800      	cmp	r0, #0
 8008e84:	d03f      	beq.n	8008f06 <_vfiprintf_r+0x20a>
 8008e86:	4b27      	ldr	r3, [pc, #156]	@ (8008f24 <_vfiprintf_r+0x228>)
 8008e88:	bb1b      	cbnz	r3, 8008ed2 <_vfiprintf_r+0x1d6>
 8008e8a:	9b03      	ldr	r3, [sp, #12]
 8008e8c:	3307      	adds	r3, #7
 8008e8e:	f023 0307 	bic.w	r3, r3, #7
 8008e92:	3308      	adds	r3, #8
 8008e94:	9303      	str	r3, [sp, #12]
 8008e96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e98:	443b      	add	r3, r7
 8008e9a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e9c:	e76a      	b.n	8008d74 <_vfiprintf_r+0x78>
 8008e9e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008ea2:	460c      	mov	r4, r1
 8008ea4:	2001      	movs	r0, #1
 8008ea6:	e7a8      	b.n	8008dfa <_vfiprintf_r+0xfe>
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	3401      	adds	r4, #1
 8008eac:	9305      	str	r3, [sp, #20]
 8008eae:	4619      	mov	r1, r3
 8008eb0:	f04f 0c0a 	mov.w	ip, #10
 8008eb4:	4620      	mov	r0, r4
 8008eb6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008eba:	3a30      	subs	r2, #48	@ 0x30
 8008ebc:	2a09      	cmp	r2, #9
 8008ebe:	d903      	bls.n	8008ec8 <_vfiprintf_r+0x1cc>
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d0c6      	beq.n	8008e52 <_vfiprintf_r+0x156>
 8008ec4:	9105      	str	r1, [sp, #20]
 8008ec6:	e7c4      	b.n	8008e52 <_vfiprintf_r+0x156>
 8008ec8:	fb0c 2101 	mla	r1, ip, r1, r2
 8008ecc:	4604      	mov	r4, r0
 8008ece:	2301      	movs	r3, #1
 8008ed0:	e7f0      	b.n	8008eb4 <_vfiprintf_r+0x1b8>
 8008ed2:	ab03      	add	r3, sp, #12
 8008ed4:	9300      	str	r3, [sp, #0]
 8008ed6:	462a      	mov	r2, r5
 8008ed8:	4b13      	ldr	r3, [pc, #76]	@ (8008f28 <_vfiprintf_r+0x22c>)
 8008eda:	a904      	add	r1, sp, #16
 8008edc:	4630      	mov	r0, r6
 8008ede:	f7fb fed7 	bl	8004c90 <_printf_float>
 8008ee2:	4607      	mov	r7, r0
 8008ee4:	1c78      	adds	r0, r7, #1
 8008ee6:	d1d6      	bne.n	8008e96 <_vfiprintf_r+0x19a>
 8008ee8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008eea:	07d9      	lsls	r1, r3, #31
 8008eec:	d405      	bmi.n	8008efa <_vfiprintf_r+0x1fe>
 8008eee:	89ab      	ldrh	r3, [r5, #12]
 8008ef0:	059a      	lsls	r2, r3, #22
 8008ef2:	d402      	bmi.n	8008efa <_vfiprintf_r+0x1fe>
 8008ef4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008ef6:	f7fc fe37 	bl	8005b68 <__retarget_lock_release_recursive>
 8008efa:	89ab      	ldrh	r3, [r5, #12]
 8008efc:	065b      	lsls	r3, r3, #25
 8008efe:	f53f af1f 	bmi.w	8008d40 <_vfiprintf_r+0x44>
 8008f02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008f04:	e71e      	b.n	8008d44 <_vfiprintf_r+0x48>
 8008f06:	ab03      	add	r3, sp, #12
 8008f08:	9300      	str	r3, [sp, #0]
 8008f0a:	462a      	mov	r2, r5
 8008f0c:	4b06      	ldr	r3, [pc, #24]	@ (8008f28 <_vfiprintf_r+0x22c>)
 8008f0e:	a904      	add	r1, sp, #16
 8008f10:	4630      	mov	r0, r6
 8008f12:	f7fc f957 	bl	80051c4 <_printf_i>
 8008f16:	e7e4      	b.n	8008ee2 <_vfiprintf_r+0x1e6>
 8008f18:	08009689 	.word	0x08009689
 8008f1c:	0800968f 	.word	0x0800968f
 8008f20:	08009693 	.word	0x08009693
 8008f24:	08004c91 	.word	0x08004c91
 8008f28:	08008cd9 	.word	0x08008cd9

08008f2c <__swbuf_r>:
 8008f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f2e:	460e      	mov	r6, r1
 8008f30:	4614      	mov	r4, r2
 8008f32:	4605      	mov	r5, r0
 8008f34:	b118      	cbz	r0, 8008f3e <__swbuf_r+0x12>
 8008f36:	6a03      	ldr	r3, [r0, #32]
 8008f38:	b90b      	cbnz	r3, 8008f3e <__swbuf_r+0x12>
 8008f3a:	f7fc fcfd 	bl	8005938 <__sinit>
 8008f3e:	69a3      	ldr	r3, [r4, #24]
 8008f40:	60a3      	str	r3, [r4, #8]
 8008f42:	89a3      	ldrh	r3, [r4, #12]
 8008f44:	071a      	lsls	r2, r3, #28
 8008f46:	d501      	bpl.n	8008f4c <__swbuf_r+0x20>
 8008f48:	6923      	ldr	r3, [r4, #16]
 8008f4a:	b943      	cbnz	r3, 8008f5e <__swbuf_r+0x32>
 8008f4c:	4621      	mov	r1, r4
 8008f4e:	4628      	mov	r0, r5
 8008f50:	f000 f82a 	bl	8008fa8 <__swsetup_r>
 8008f54:	b118      	cbz	r0, 8008f5e <__swbuf_r+0x32>
 8008f56:	f04f 37ff 	mov.w	r7, #4294967295
 8008f5a:	4638      	mov	r0, r7
 8008f5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f5e:	6823      	ldr	r3, [r4, #0]
 8008f60:	6922      	ldr	r2, [r4, #16]
 8008f62:	1a98      	subs	r0, r3, r2
 8008f64:	6963      	ldr	r3, [r4, #20]
 8008f66:	b2f6      	uxtb	r6, r6
 8008f68:	4283      	cmp	r3, r0
 8008f6a:	4637      	mov	r7, r6
 8008f6c:	dc05      	bgt.n	8008f7a <__swbuf_r+0x4e>
 8008f6e:	4621      	mov	r1, r4
 8008f70:	4628      	mov	r0, r5
 8008f72:	f7ff fa4b 	bl	800840c <_fflush_r>
 8008f76:	2800      	cmp	r0, #0
 8008f78:	d1ed      	bne.n	8008f56 <__swbuf_r+0x2a>
 8008f7a:	68a3      	ldr	r3, [r4, #8]
 8008f7c:	3b01      	subs	r3, #1
 8008f7e:	60a3      	str	r3, [r4, #8]
 8008f80:	6823      	ldr	r3, [r4, #0]
 8008f82:	1c5a      	adds	r2, r3, #1
 8008f84:	6022      	str	r2, [r4, #0]
 8008f86:	701e      	strb	r6, [r3, #0]
 8008f88:	6962      	ldr	r2, [r4, #20]
 8008f8a:	1c43      	adds	r3, r0, #1
 8008f8c:	429a      	cmp	r2, r3
 8008f8e:	d004      	beq.n	8008f9a <__swbuf_r+0x6e>
 8008f90:	89a3      	ldrh	r3, [r4, #12]
 8008f92:	07db      	lsls	r3, r3, #31
 8008f94:	d5e1      	bpl.n	8008f5a <__swbuf_r+0x2e>
 8008f96:	2e0a      	cmp	r6, #10
 8008f98:	d1df      	bne.n	8008f5a <__swbuf_r+0x2e>
 8008f9a:	4621      	mov	r1, r4
 8008f9c:	4628      	mov	r0, r5
 8008f9e:	f7ff fa35 	bl	800840c <_fflush_r>
 8008fa2:	2800      	cmp	r0, #0
 8008fa4:	d0d9      	beq.n	8008f5a <__swbuf_r+0x2e>
 8008fa6:	e7d6      	b.n	8008f56 <__swbuf_r+0x2a>

08008fa8 <__swsetup_r>:
 8008fa8:	b538      	push	{r3, r4, r5, lr}
 8008faa:	4b29      	ldr	r3, [pc, #164]	@ (8009050 <__swsetup_r+0xa8>)
 8008fac:	4605      	mov	r5, r0
 8008fae:	6818      	ldr	r0, [r3, #0]
 8008fb0:	460c      	mov	r4, r1
 8008fb2:	b118      	cbz	r0, 8008fbc <__swsetup_r+0x14>
 8008fb4:	6a03      	ldr	r3, [r0, #32]
 8008fb6:	b90b      	cbnz	r3, 8008fbc <__swsetup_r+0x14>
 8008fb8:	f7fc fcbe 	bl	8005938 <__sinit>
 8008fbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fc0:	0719      	lsls	r1, r3, #28
 8008fc2:	d422      	bmi.n	800900a <__swsetup_r+0x62>
 8008fc4:	06da      	lsls	r2, r3, #27
 8008fc6:	d407      	bmi.n	8008fd8 <__swsetup_r+0x30>
 8008fc8:	2209      	movs	r2, #9
 8008fca:	602a      	str	r2, [r5, #0]
 8008fcc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008fd0:	81a3      	strh	r3, [r4, #12]
 8008fd2:	f04f 30ff 	mov.w	r0, #4294967295
 8008fd6:	e033      	b.n	8009040 <__swsetup_r+0x98>
 8008fd8:	0758      	lsls	r0, r3, #29
 8008fda:	d512      	bpl.n	8009002 <__swsetup_r+0x5a>
 8008fdc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008fde:	b141      	cbz	r1, 8008ff2 <__swsetup_r+0x4a>
 8008fe0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008fe4:	4299      	cmp	r1, r3
 8008fe6:	d002      	beq.n	8008fee <__swsetup_r+0x46>
 8008fe8:	4628      	mov	r0, r5
 8008fea:	f7fd fc15 	bl	8006818 <_free_r>
 8008fee:	2300      	movs	r3, #0
 8008ff0:	6363      	str	r3, [r4, #52]	@ 0x34
 8008ff2:	89a3      	ldrh	r3, [r4, #12]
 8008ff4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008ff8:	81a3      	strh	r3, [r4, #12]
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	6063      	str	r3, [r4, #4]
 8008ffe:	6923      	ldr	r3, [r4, #16]
 8009000:	6023      	str	r3, [r4, #0]
 8009002:	89a3      	ldrh	r3, [r4, #12]
 8009004:	f043 0308 	orr.w	r3, r3, #8
 8009008:	81a3      	strh	r3, [r4, #12]
 800900a:	6923      	ldr	r3, [r4, #16]
 800900c:	b94b      	cbnz	r3, 8009022 <__swsetup_r+0x7a>
 800900e:	89a3      	ldrh	r3, [r4, #12]
 8009010:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009014:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009018:	d003      	beq.n	8009022 <__swsetup_r+0x7a>
 800901a:	4621      	mov	r1, r4
 800901c:	4628      	mov	r0, r5
 800901e:	f000 f883 	bl	8009128 <__smakebuf_r>
 8009022:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009026:	f013 0201 	ands.w	r2, r3, #1
 800902a:	d00a      	beq.n	8009042 <__swsetup_r+0x9a>
 800902c:	2200      	movs	r2, #0
 800902e:	60a2      	str	r2, [r4, #8]
 8009030:	6962      	ldr	r2, [r4, #20]
 8009032:	4252      	negs	r2, r2
 8009034:	61a2      	str	r2, [r4, #24]
 8009036:	6922      	ldr	r2, [r4, #16]
 8009038:	b942      	cbnz	r2, 800904c <__swsetup_r+0xa4>
 800903a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800903e:	d1c5      	bne.n	8008fcc <__swsetup_r+0x24>
 8009040:	bd38      	pop	{r3, r4, r5, pc}
 8009042:	0799      	lsls	r1, r3, #30
 8009044:	bf58      	it	pl
 8009046:	6962      	ldrpl	r2, [r4, #20]
 8009048:	60a2      	str	r2, [r4, #8]
 800904a:	e7f4      	b.n	8009036 <__swsetup_r+0x8e>
 800904c:	2000      	movs	r0, #0
 800904e:	e7f7      	b.n	8009040 <__swsetup_r+0x98>
 8009050:	20000018 	.word	0x20000018

08009054 <_raise_r>:
 8009054:	291f      	cmp	r1, #31
 8009056:	b538      	push	{r3, r4, r5, lr}
 8009058:	4605      	mov	r5, r0
 800905a:	460c      	mov	r4, r1
 800905c:	d904      	bls.n	8009068 <_raise_r+0x14>
 800905e:	2316      	movs	r3, #22
 8009060:	6003      	str	r3, [r0, #0]
 8009062:	f04f 30ff 	mov.w	r0, #4294967295
 8009066:	bd38      	pop	{r3, r4, r5, pc}
 8009068:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800906a:	b112      	cbz	r2, 8009072 <_raise_r+0x1e>
 800906c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009070:	b94b      	cbnz	r3, 8009086 <_raise_r+0x32>
 8009072:	4628      	mov	r0, r5
 8009074:	f000 f830 	bl	80090d8 <_getpid_r>
 8009078:	4622      	mov	r2, r4
 800907a:	4601      	mov	r1, r0
 800907c:	4628      	mov	r0, r5
 800907e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009082:	f000 b817 	b.w	80090b4 <_kill_r>
 8009086:	2b01      	cmp	r3, #1
 8009088:	d00a      	beq.n	80090a0 <_raise_r+0x4c>
 800908a:	1c59      	adds	r1, r3, #1
 800908c:	d103      	bne.n	8009096 <_raise_r+0x42>
 800908e:	2316      	movs	r3, #22
 8009090:	6003      	str	r3, [r0, #0]
 8009092:	2001      	movs	r0, #1
 8009094:	e7e7      	b.n	8009066 <_raise_r+0x12>
 8009096:	2100      	movs	r1, #0
 8009098:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800909c:	4620      	mov	r0, r4
 800909e:	4798      	blx	r3
 80090a0:	2000      	movs	r0, #0
 80090a2:	e7e0      	b.n	8009066 <_raise_r+0x12>

080090a4 <raise>:
 80090a4:	4b02      	ldr	r3, [pc, #8]	@ (80090b0 <raise+0xc>)
 80090a6:	4601      	mov	r1, r0
 80090a8:	6818      	ldr	r0, [r3, #0]
 80090aa:	f7ff bfd3 	b.w	8009054 <_raise_r>
 80090ae:	bf00      	nop
 80090b0:	20000018 	.word	0x20000018

080090b4 <_kill_r>:
 80090b4:	b538      	push	{r3, r4, r5, lr}
 80090b6:	4d07      	ldr	r5, [pc, #28]	@ (80090d4 <_kill_r+0x20>)
 80090b8:	2300      	movs	r3, #0
 80090ba:	4604      	mov	r4, r0
 80090bc:	4608      	mov	r0, r1
 80090be:	4611      	mov	r1, r2
 80090c0:	602b      	str	r3, [r5, #0]
 80090c2:	f7f8 fd3e 	bl	8001b42 <_kill>
 80090c6:	1c43      	adds	r3, r0, #1
 80090c8:	d102      	bne.n	80090d0 <_kill_r+0x1c>
 80090ca:	682b      	ldr	r3, [r5, #0]
 80090cc:	b103      	cbz	r3, 80090d0 <_kill_r+0x1c>
 80090ce:	6023      	str	r3, [r4, #0]
 80090d0:	bd38      	pop	{r3, r4, r5, pc}
 80090d2:	bf00      	nop
 80090d4:	20000414 	.word	0x20000414

080090d8 <_getpid_r>:
 80090d8:	f7f8 bd2c 	b.w	8001b34 <_getpid>

080090dc <__swhatbuf_r>:
 80090dc:	b570      	push	{r4, r5, r6, lr}
 80090de:	460c      	mov	r4, r1
 80090e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090e4:	2900      	cmp	r1, #0
 80090e6:	b096      	sub	sp, #88	@ 0x58
 80090e8:	4615      	mov	r5, r2
 80090ea:	461e      	mov	r6, r3
 80090ec:	da0d      	bge.n	800910a <__swhatbuf_r+0x2e>
 80090ee:	89a3      	ldrh	r3, [r4, #12]
 80090f0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80090f4:	f04f 0100 	mov.w	r1, #0
 80090f8:	bf14      	ite	ne
 80090fa:	2340      	movne	r3, #64	@ 0x40
 80090fc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009100:	2000      	movs	r0, #0
 8009102:	6031      	str	r1, [r6, #0]
 8009104:	602b      	str	r3, [r5, #0]
 8009106:	b016      	add	sp, #88	@ 0x58
 8009108:	bd70      	pop	{r4, r5, r6, pc}
 800910a:	466a      	mov	r2, sp
 800910c:	f000 f848 	bl	80091a0 <_fstat_r>
 8009110:	2800      	cmp	r0, #0
 8009112:	dbec      	blt.n	80090ee <__swhatbuf_r+0x12>
 8009114:	9901      	ldr	r1, [sp, #4]
 8009116:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800911a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800911e:	4259      	negs	r1, r3
 8009120:	4159      	adcs	r1, r3
 8009122:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009126:	e7eb      	b.n	8009100 <__swhatbuf_r+0x24>

08009128 <__smakebuf_r>:
 8009128:	898b      	ldrh	r3, [r1, #12]
 800912a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800912c:	079d      	lsls	r5, r3, #30
 800912e:	4606      	mov	r6, r0
 8009130:	460c      	mov	r4, r1
 8009132:	d507      	bpl.n	8009144 <__smakebuf_r+0x1c>
 8009134:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009138:	6023      	str	r3, [r4, #0]
 800913a:	6123      	str	r3, [r4, #16]
 800913c:	2301      	movs	r3, #1
 800913e:	6163      	str	r3, [r4, #20]
 8009140:	b003      	add	sp, #12
 8009142:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009144:	ab01      	add	r3, sp, #4
 8009146:	466a      	mov	r2, sp
 8009148:	f7ff ffc8 	bl	80090dc <__swhatbuf_r>
 800914c:	9f00      	ldr	r7, [sp, #0]
 800914e:	4605      	mov	r5, r0
 8009150:	4639      	mov	r1, r7
 8009152:	4630      	mov	r0, r6
 8009154:	f7fd fbd4 	bl	8006900 <_malloc_r>
 8009158:	b948      	cbnz	r0, 800916e <__smakebuf_r+0x46>
 800915a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800915e:	059a      	lsls	r2, r3, #22
 8009160:	d4ee      	bmi.n	8009140 <__smakebuf_r+0x18>
 8009162:	f023 0303 	bic.w	r3, r3, #3
 8009166:	f043 0302 	orr.w	r3, r3, #2
 800916a:	81a3      	strh	r3, [r4, #12]
 800916c:	e7e2      	b.n	8009134 <__smakebuf_r+0xc>
 800916e:	89a3      	ldrh	r3, [r4, #12]
 8009170:	6020      	str	r0, [r4, #0]
 8009172:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009176:	81a3      	strh	r3, [r4, #12]
 8009178:	9b01      	ldr	r3, [sp, #4]
 800917a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800917e:	b15b      	cbz	r3, 8009198 <__smakebuf_r+0x70>
 8009180:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009184:	4630      	mov	r0, r6
 8009186:	f000 f81d 	bl	80091c4 <_isatty_r>
 800918a:	b128      	cbz	r0, 8009198 <__smakebuf_r+0x70>
 800918c:	89a3      	ldrh	r3, [r4, #12]
 800918e:	f023 0303 	bic.w	r3, r3, #3
 8009192:	f043 0301 	orr.w	r3, r3, #1
 8009196:	81a3      	strh	r3, [r4, #12]
 8009198:	89a3      	ldrh	r3, [r4, #12]
 800919a:	431d      	orrs	r5, r3
 800919c:	81a5      	strh	r5, [r4, #12]
 800919e:	e7cf      	b.n	8009140 <__smakebuf_r+0x18>

080091a0 <_fstat_r>:
 80091a0:	b538      	push	{r3, r4, r5, lr}
 80091a2:	4d07      	ldr	r5, [pc, #28]	@ (80091c0 <_fstat_r+0x20>)
 80091a4:	2300      	movs	r3, #0
 80091a6:	4604      	mov	r4, r0
 80091a8:	4608      	mov	r0, r1
 80091aa:	4611      	mov	r1, r2
 80091ac:	602b      	str	r3, [r5, #0]
 80091ae:	f7f8 fd0b 	bl	8001bc8 <_fstat>
 80091b2:	1c43      	adds	r3, r0, #1
 80091b4:	d102      	bne.n	80091bc <_fstat_r+0x1c>
 80091b6:	682b      	ldr	r3, [r5, #0]
 80091b8:	b103      	cbz	r3, 80091bc <_fstat_r+0x1c>
 80091ba:	6023      	str	r3, [r4, #0]
 80091bc:	bd38      	pop	{r3, r4, r5, pc}
 80091be:	bf00      	nop
 80091c0:	20000414 	.word	0x20000414

080091c4 <_isatty_r>:
 80091c4:	b538      	push	{r3, r4, r5, lr}
 80091c6:	4d06      	ldr	r5, [pc, #24]	@ (80091e0 <_isatty_r+0x1c>)
 80091c8:	2300      	movs	r3, #0
 80091ca:	4604      	mov	r4, r0
 80091cc:	4608      	mov	r0, r1
 80091ce:	602b      	str	r3, [r5, #0]
 80091d0:	f7f8 fd09 	bl	8001be6 <_isatty>
 80091d4:	1c43      	adds	r3, r0, #1
 80091d6:	d102      	bne.n	80091de <_isatty_r+0x1a>
 80091d8:	682b      	ldr	r3, [r5, #0]
 80091da:	b103      	cbz	r3, 80091de <_isatty_r+0x1a>
 80091dc:	6023      	str	r3, [r4, #0]
 80091de:	bd38      	pop	{r3, r4, r5, pc}
 80091e0:	20000414 	.word	0x20000414

080091e4 <_init>:
 80091e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091e6:	bf00      	nop
 80091e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091ea:	bc08      	pop	{r3}
 80091ec:	469e      	mov	lr, r3
 80091ee:	4770      	bx	lr

080091f0 <_fini>:
 80091f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091f2:	bf00      	nop
 80091f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091f6:	bc08      	pop	{r3}
 80091f8:	469e      	mov	lr, r3
 80091fa:	4770      	bx	lr
