Protel Design System Design Rule Check
PCB File : G:\Art\Piano_x\PCB_Project\f44.PcbDoc
Date     : 2019/9/20
Time     : 20:50:57

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Not Repour After Edit  (GND_L01_P000) on Top Layer 
   Violation between Modified Polygon: Polygon Not Repour After Edit  (GND_L02_P002) on Bottom Layer 
Rule Violations :2

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4589.646mil,2740.315mil) on Top Overlay And Pad C7-1(4605mil,2754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4620.354mil,2740.315mil) on Top Overlay And Pad C7-1(4605mil,2754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4620.354mil,2829.685mil) on Top Overlay And Pad C7-2(4605mil,2815.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4589.646mil,2829.685mil) on Top Overlay And Pad C7-2(4605mil,2815.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4879.646mil,2740.315mil) on Top Overlay And Pad C6-1(4895mil,2754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4910.354mil,2740.315mil) on Top Overlay And Pad C6-1(4895mil,2754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4910.354mil,2829.685mil) on Top Overlay And Pad C6-2(4895mil,2815.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4879.646mil,2829.685mil) on Top Overlay And Pad C6-2(4895mil,2815.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4809.646mil,2740.315mil) on Top Overlay And Pad C5-1(4825mil,2754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4840.354mil,2740.315mil) on Top Overlay And Pad C5-1(4825mil,2754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4840.354mil,2829.685mil) on Top Overlay And Pad C5-2(4825mil,2815.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4809.646mil,2829.685mil) on Top Overlay And Pad C5-2(4825mil,2815.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4364.646mil,3125.315mil) on Top Overlay And Pad C4-1(4380mil,3139.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4395.354mil,3125.315mil) on Top Overlay And Pad C4-1(4380mil,3139.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4395.354mil,3214.685mil) on Top Overlay And Pad C4-2(4380mil,3200.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4364.646mil,3214.685mil) on Top Overlay And Pad C4-2(4380mil,3200.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4449.646mil,3755.315mil) on Top Overlay And Pad C1-1(4465mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4480.354mil,3755.315mil) on Top Overlay And Pad C1-1(4465mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4480.354mil,3844.685mil) on Top Overlay And Pad C1-2(4465mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4449.646mil,3844.685mil) on Top Overlay And Pad C1-2(4465mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3445.354mil,2135.315mil) on Top Overlay And Pad C8-2(3430mil,2149.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3414.646mil,2135.315mil) on Top Overlay And Pad C8-2(3430mil,2149.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3414.646mil,2224.685mil) on Top Overlay And Pad C8-1(3430mil,2210.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3445.354mil,2224.685mil) on Top Overlay And Pad C8-1(3430mil,2210.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3490.315mil,2274.646mil) on Top Overlay And Pad C9-2(3504.685mil,2290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3490.315mil,2305.354mil) on Top Overlay And Pad C9-2(3504.685mil,2290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3579.685mil,2305.354mil) on Top Overlay And Pad C9-1(3565.315mil,2290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.59mil < 10mil) Between Arc (3579.685mil,2305.354mil) on Top Overlay And Pad S1-2(3580mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3579.685mil,2274.646mil) on Top Overlay And Pad C9-1(3565.315mil,2290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.088mil < 10mil) Between Arc (3579.685mil,2274.646mil) on Top Overlay And Pad U2-1(3642.638mil,2270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.088mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (3956.063mil,2155mil) on Top Overlay And Pad C10-1(3974.961mil,2130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3956.063mil,2105mil) on Top Overlay And Pad C10-1(3974.961mil,2130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4063.937mil,2105mil) on Top Overlay And Pad C10-2(4045.039mil,2130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4063.937mil,2155mil) on Top Overlay And Pad C10-2(4045.039mil,2130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (4355mil,2346.063mil) on Top Overlay And Pad C11-1(4380mil,2364.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4405mil,2346.063mil) on Top Overlay And Pad C11-1(4380mil,2364.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4405mil,2453.937mil) on Top Overlay And Pad C11-2(4380mil,2435.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4355mil,2453.937mil) on Top Overlay And Pad C11-2(4380mil,2435.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (4405mil,2303.937mil) on Top Overlay And Pad C12-1(4380mil,2285.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4355mil,2303.937mil) on Top Overlay And Pad C12-1(4380mil,2285.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4355mil,2196.063mil) on Top Overlay And Pad C12-2(4380mil,2214.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4405mil,2196.063mil) on Top Overlay And Pad C12-2(4380mil,2214.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (3740mil,2901.063mil) on Top Overlay And Pad C14-1(3765mil,2919.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3790mil,2901.063mil) on Top Overlay And Pad C14-1(3765mil,2919.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3790mil,3008.937mil) on Top Overlay And Pad C14-2(3765mil,2990.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3740mil,3008.937mil) on Top Overlay And Pad C14-2(3765mil,2990.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3779.685mil,2585.354mil) on Top Overlay And Pad C15-2(3765.315mil,2570mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3779.685mil,2554.646mil) on Top Overlay And Pad C15-2(3765.315mil,2570mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3690.315mil,2554.646mil) on Top Overlay And Pad C15-1(3704.685mil,2570mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3690.315mil,2585.354mil) on Top Overlay And Pad C15-1(3704.685mil,2570mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3844.646mil,2069.685mil) on Top Overlay And Pad C16-2(3860mil,2055.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3875.354mil,2069.685mil) on Top Overlay And Pad C16-2(3860mil,2055.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3875.354mil,1980.315mil) on Top Overlay And Pad C16-1(3860mil,1994.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3844.646mil,1980.315mil) on Top Overlay And Pad C16-1(3860mil,1994.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (3790mil,2854.646mil) on Top Overlay And Pad C17-1(3765mil,2835.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3740mil,2854.646mil) on Top Overlay And Pad C17-1(3765mil,2835.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3740mil,2746.772mil) on Top Overlay And Pad C17-2(3765mil,2765.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3790mil,2746.772mil) on Top Overlay And Pad C17-2(3765mil,2765.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4300.354mil,2500.315mil) on Top Overlay And Pad C18-2(4285mil,2514.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4269.646mil,2500.315mil) on Top Overlay And Pad C18-2(4285mil,2514.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4269.646mil,2589.685mil) on Top Overlay And Pad C18-1(4285mil,2575.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4300.354mil,2589.685mil) on Top Overlay And Pad C18-1(4285mil,2575.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3905.315mil,3189.646mil) on Top Overlay And Pad C19-2(3919.685mil,3205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3905.315mil,3220.354mil) on Top Overlay And Pad C19-2(3919.685mil,3205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3994.685mil,3220.354mil) on Top Overlay And Pad C19-1(3980.315mil,3205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3994.685mil,3189.646mil) on Top Overlay And Pad C19-1(3980.315mil,3205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4124.685mil,3220.354mil) on Top Overlay And Pad C20-2(4110.315mil,3205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4124.685mil,3189.646mil) on Top Overlay And Pad C20-2(4110.315mil,3205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4035.315mil,3189.646mil) on Top Overlay And Pad C20-1(4049.685mil,3205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4035.315mil,3220.354mil) on Top Overlay And Pad C20-1(4049.685mil,3205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (3848.622mil,3870mil) on Top Overlay And Pad C21-1(3829.724mil,3895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3848.622mil,3920mil) on Top Overlay And Pad C21-1(3829.724mil,3895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3740.748mil,3920mil) on Top Overlay And Pad C21-2(3759.646mil,3895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3740.748mil,3870mil) on Top Overlay And Pad C21-2(3759.646mil,3895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3550mil,3904.646mil) on Top Overlay And Pad C22-2(3564.37mil,3920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3550mil,3935.354mil) on Top Overlay And Pad C22-2(3564.37mil,3920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3639.37mil,3935.354mil) on Top Overlay And Pad C22-1(3625mil,3920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3639.37mil,3904.646mil) on Top Overlay And Pad C22-1(3625mil,3920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (3509.685mil,4118.937mil) on Top Overlay And Pad C23-1(3484.685mil,4100.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3459.685mil,4118.937mil) on Top Overlay And Pad C23-1(3484.685mil,4100.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3459.685mil,4011.063mil) on Top Overlay And Pad C23-2(3484.685mil,4029.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3509.685mil,4011.063mil) on Top Overlay And Pad C23-2(3484.685mil,4029.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (3478.937mil,3650mil) on Top Overlay And Pad C24-1(3460.039mil,3675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3478.937mil,3700mil) on Top Overlay And Pad C24-1(3460.039mil,3675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3371.063mil,3700mil) on Top Overlay And Pad C24-2(3389.961mil,3675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3371.063mil,3650mil) on Top Overlay And Pad C24-2(3389.961mil,3675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3375.315mil,3564.646mil) on Top Overlay And Pad C25-2(3389.685mil,3580mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3375.315mil,3595.354mil) on Top Overlay And Pad C25-2(3389.685mil,3580mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3464.685mil,3595.354mil) on Top Overlay And Pad C25-1(3450.315mil,3580mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3464.685mil,3564.646mil) on Top Overlay And Pad C25-1(3450.315mil,3580mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (3568.937mil,3115mil) on Top Overlay And Pad C26-1(3550.039mil,3140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3568.937mil,3165mil) on Top Overlay And Pad C26-1(3550.039mil,3140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3461.063mil,3165mil) on Top Overlay And Pad C26-2(3479.961mil,3140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3461.063mil,3115mil) on Top Overlay And Pad C26-2(3479.961mil,3140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3465.315mil,3039.646mil) on Top Overlay And Pad C27-2(3479.685mil,3055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3465.315mil,3070.354mil) on Top Overlay And Pad C27-2(3479.685mil,3055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3554.685mil,3070.354mil) on Top Overlay And Pad C27-1(3540.315mil,3055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3554.685mil,3039.646mil) on Top Overlay And Pad C27-1(3540.315mil,3055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (3753.937mil,3635mil) on Top Overlay And Pad C28-1(3735.039mil,3660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3753.937mil,3685mil) on Top Overlay And Pad C28-1(3735.039mil,3660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3646.063mil,3685mil) on Top Overlay And Pad C28-2(3664.961mil,3660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3646.063mil,3635mil) on Top Overlay And Pad C28-2(3664.961mil,3660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3650.315mil,3559.646mil) on Top Overlay And Pad C29-2(3664.685mil,3575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3650.315mil,3590.354mil) on Top Overlay And Pad C29-2(3664.685mil,3575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3739.685mil,3590.354mil) on Top Overlay And Pad C29-1(3725.315mil,3575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3739.685mil,3559.646mil) on Top Overlay And Pad C29-1(3725.315mil,3575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (3843.937mil,3125mil) on Top Overlay And Pad C30-1(3825.039mil,3150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3843.937mil,3175mil) on Top Overlay And Pad C30-1(3825.039mil,3150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3736.063mil,3175mil) on Top Overlay And Pad C30-2(3754.961mil,3150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.898mil < 10mil) Between Arc (3736.063mil,3175mil) on Top Overlay And Pad VR2-2(3755mil,3246.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3736.063mil,3125mil) on Top Overlay And Pad C30-2(3754.961mil,3150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3740.315mil,3049.646mil) on Top Overlay And Pad C31-2(3754.685mil,3065mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3740.315mil,3080.354mil) on Top Overlay And Pad C31-2(3754.685mil,3065mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3829.685mil,3080.354mil) on Top Overlay And Pad C31-1(3815.315mil,3065mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3829.685mil,3049.646mil) on Top Overlay And Pad C31-1(3815.315mil,3065mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.558mil < 10mil) Between Arc (3630.827mil,2303.268mil) on Top Overlay And Pad U2-1(3642.638mil,2270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.558mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.969mil < 10mil) Between Arc (3913.307mil,2210.827mil) on Top Overlay And Pad U3-1(3945mil,2222.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (3682.677mil,3961.102mil) on Top Overlay And Pad U5-1(3674.803mil,3992.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3854.646mil,2439.685mil) on Top Overlay And Pad C13-2(3870mil,2425.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3885.354mil,2439.685mil) on Top Overlay And Pad C13-2(3870mil,2425.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3885.354mil,2350.315mil) on Top Overlay And Pad C13-1(3870mil,2364.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3854.646mil,2350.315mil) on Top Overlay And Pad C13-1(3870mil,2364.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4299.252mil,3308.898mil)(4299.252mil,3371.102mil) on Top Overlay And Pad R16-2(4329.37mil,3340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4299.252mil,3308.898mil)(4343.937mil,3308.898mil) on Top Overlay And Pad R16-2(4329.37mil,3340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4299.252mil,3371.102mil)(4343.937mil,3371.102mil) on Top Overlay And Pad R16-2(4329.37mil,3340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4420.118mil,3308.898mil)(4420.118mil,3371.102mil) on Top Overlay And Pad R16-1(4390mil,3340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4375.433mil,3308.898mil)(4420.118mil,3308.898mil) on Top Overlay And Pad R16-1(4390mil,3340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4375.433mil,3371.102mil)(4420.118mil,3371.102mil) on Top Overlay And Pad R16-1(4390mil,3340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4299.252mil,3378.898mil)(4299.252mil,3441.102mil) on Top Overlay And Pad R15-2(4329.37mil,3410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4299.252mil,3378.898mil)(4343.937mil,3378.898mil) on Top Overlay And Pad R15-2(4329.37mil,3410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4299.252mil,3441.102mil)(4343.937mil,3441.102mil) on Top Overlay And Pad R15-2(4329.37mil,3410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4420.118mil,3378.898mil)(4420.118mil,3441.102mil) on Top Overlay And Pad R15-1(4390mil,3410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4375.433mil,3378.898mil)(4420.118mil,3378.898mil) on Top Overlay And Pad R15-1(4390mil,3410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4375.433mil,3441.102mil)(4420.118mil,3441.102mil) on Top Overlay And Pad R15-1(4390mil,3410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4933.898mil,2800.748mil)(4933.898mil,2845.433mil) on Top Overlay And Pad R14-2(4965mil,2815.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4996.102mil,2800.748mil)(4996.102mil,2845.433mil) on Top Overlay And Pad R14-2(4965mil,2815.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4933.898mil,2845.433mil)(4996.102mil,2845.433mil) on Top Overlay And Pad R14-2(4965mil,2815.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4933.898mil,2724.567mil)(4933.898mil,2769.252mil) on Top Overlay And Pad R14-1(4965mil,2754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4996.102mil,2724.567mil)(4996.102mil,2769.252mil) on Top Overlay And Pad R14-1(4965mil,2754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4933.898mil,2724.567mil)(4996.102mil,2724.567mil) on Top Overlay And Pad R14-1(4965mil,2754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4786.102mil,2800.748mil)(4786.102mil,2845.433mil) on Top Overlay And Pad R13-2(4755mil,2815.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4723.898mil,2845.433mil)(4786.102mil,2845.433mil) on Top Overlay And Pad R13-2(4755mil,2815.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4723.898mil,2800.748mil)(4723.898mil,2845.433mil) on Top Overlay And Pad R13-2(4755mil,2815.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4786.102mil,2724.567mil)(4786.102mil,2769.252mil) on Top Overlay And Pad R13-1(4755mil,2754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4723.898mil,2724.567mil)(4723.898mil,2769.252mil) on Top Overlay And Pad R13-1(4755mil,2754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4723.898mil,2724.567mil)(4786.102mil,2724.567mil) on Top Overlay And Pad R13-1(4755mil,2754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4648.898mil,2845.433mil)(4711.102mil,2845.433mil) on Top Overlay And Pad R12-2(4680mil,2815.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4648.898mil,2800.748mil)(4648.898mil,2845.433mil) on Top Overlay And Pad R12-2(4680mil,2815.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4711.102mil,2800.748mil)(4711.102mil,2845.433mil) on Top Overlay And Pad R12-2(4680mil,2815.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4648.898mil,2724.567mil)(4648.898mil,2769.252mil) on Top Overlay And Pad R12-1(4680mil,2754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4648.898mil,2724.567mil)(4711.102mil,2724.567mil) on Top Overlay And Pad R12-1(4680mil,2754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4711.102mil,2724.567mil)(4711.102mil,2769.252mil) on Top Overlay And Pad R12-1(4680mil,2754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4223.898mil,3595.748mil)(4223.898mil,3640.433mil) on Top Overlay And Pad R11-2(4255mil,3610.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4286.102mil,3595.748mil)(4286.102mil,3640.433mil) on Top Overlay And Pad R11-2(4255mil,3610.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4223.898mil,3640.433mil)(4286.102mil,3640.433mil) on Top Overlay And Pad R11-2(4255mil,3610.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4223.898mil,3519.567mil)(4223.898mil,3564.252mil) on Top Overlay And Pad R11-1(4255mil,3549.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4286.102mil,3519.567mil)(4286.102mil,3564.252mil) on Top Overlay And Pad R11-1(4255mil,3549.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4223.898mil,3519.567mil)(4286.102mil,3519.567mil) on Top Overlay And Pad R11-1(4255mil,3549.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4148.898mil,3519.567mil)(4148.898mil,3564.252mil) on Top Overlay And Pad R10-2(4180mil,3549.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4211.102mil,3519.567mil)(4211.102mil,3564.252mil) on Top Overlay And Pad R10-2(4180mil,3549.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4148.898mil,3519.567mil)(4211.102mil,3519.567mil) on Top Overlay And Pad R10-2(4180mil,3549.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4148.898mil,3595.748mil)(4148.898mil,3640.433mil) on Top Overlay And Pad R10-1(4180mil,3610.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4211.102mil,3595.748mil)(4211.102mil,3640.433mil) on Top Overlay And Pad R10-1(4180mil,3610.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4148.898mil,3640.433mil)(4211.102mil,3640.433mil) on Top Overlay And Pad R10-1(4180mil,3610.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5078.898mil,3815.748mil)(5078.898mil,3860.433mil) on Top Overlay And Pad R9-2(5110mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5141.102mil,3815.748mil)(5141.102mil,3860.433mil) on Top Overlay And Pad R9-2(5110mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5078.898mil,3860.433mil)(5141.102mil,3860.433mil) on Top Overlay And Pad R9-2(5110mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5078.898mil,3739.567mil)(5078.898mil,3784.252mil) on Top Overlay And Pad R9-1(5110mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5141.102mil,3739.567mil)(5141.102mil,3784.252mil) on Top Overlay And Pad R9-1(5110mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5078.898mil,3739.567mil)(5141.102mil,3739.567mil) on Top Overlay And Pad R9-1(5110mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4938.898mil,3815.748mil)(4938.898mil,3860.433mil) on Top Overlay And Pad R8-2(4970mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5001.102mil,3815.748mil)(5001.102mil,3860.433mil) on Top Overlay And Pad R8-2(4970mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4938.898mil,3860.433mil)(5001.102mil,3860.433mil) on Top Overlay And Pad R8-2(4970mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4938.898mil,3739.567mil)(4938.898mil,3784.252mil) on Top Overlay And Pad R8-1(4970mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5001.102mil,3739.567mil)(5001.102mil,3784.252mil) on Top Overlay And Pad R8-1(4970mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4938.898mil,3739.567mil)(5001.102mil,3739.567mil) on Top Overlay And Pad R8-1(4970mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4783.898mil,3815.748mil)(4783.898mil,3860.433mil) on Top Overlay And Pad R7-2(4815mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4846.102mil,3815.748mil)(4846.102mil,3860.433mil) on Top Overlay And Pad R7-2(4815mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4783.898mil,3860.433mil)(4846.102mil,3860.433mil) on Top Overlay And Pad R7-2(4815mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4783.898mil,3739.567mil)(4783.898mil,3784.252mil) on Top Overlay And Pad R7-1(4815mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4846.102mil,3739.567mil)(4846.102mil,3784.252mil) on Top Overlay And Pad R7-1(4815mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4783.898mil,3739.567mil)(4846.102mil,3739.567mil) on Top Overlay And Pad R7-1(4815mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4706.102mil,3815.748mil)(4706.102mil,3860.433mil) on Top Overlay And Pad R6-2(4675mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4643.898mil,3860.433mil)(4706.102mil,3860.433mil) on Top Overlay And Pad R6-2(4675mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4643.898mil,3815.748mil)(4643.898mil,3860.433mil) on Top Overlay And Pad R6-2(4675mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4706.102mil,3739.567mil)(4706.102mil,3784.252mil) on Top Overlay And Pad R6-1(4675mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4643.898mil,3739.567mil)(4706.102mil,3739.567mil) on Top Overlay And Pad R6-1(4675mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4643.898mil,3739.567mil)(4643.898mil,3784.252mil) on Top Overlay And Pad R6-1(4675mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4503.898mil,3815.748mil)(4503.898mil,3860.433mil) on Top Overlay And Pad R5-2(4535mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4566.102mil,3815.748mil)(4566.102mil,3860.433mil) on Top Overlay And Pad R5-2(4535mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4503.898mil,3860.433mil)(4566.102mil,3860.433mil) on Top Overlay And Pad R5-2(4535mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4503.898mil,3739.567mil)(4503.898mil,3784.252mil) on Top Overlay And Pad R5-1(4535mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4566.102mil,3739.567mil)(4566.102mil,3784.252mil) on Top Overlay And Pad R5-1(4535mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4503.898mil,3739.567mil)(4566.102mil,3739.567mil) on Top Overlay And Pad R5-1(4535mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5008.898mil,3815.748mil)(5008.898mil,3860.433mil) on Top Overlay And Pad R4-2(5040mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5071.102mil,3815.748mil)(5071.102mil,3860.433mil) on Top Overlay And Pad R4-2(5040mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5008.898mil,3860.433mil)(5071.102mil,3860.433mil) on Top Overlay And Pad R4-2(5040mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5008.898mil,3739.567mil)(5008.898mil,3784.252mil) on Top Overlay And Pad R4-1(5040mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5071.102mil,3739.567mil)(5071.102mil,3784.252mil) on Top Overlay And Pad R4-1(5040mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5008.898mil,3739.567mil)(5071.102mil,3739.567mil) on Top Overlay And Pad R4-1(5040mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4853.898mil,3815.748mil)(4853.898mil,3860.433mil) on Top Overlay And Pad R3-2(4885mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4916.102mil,3815.748mil)(4916.102mil,3860.433mil) on Top Overlay And Pad R3-2(4885mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4853.898mil,3860.433mil)(4916.102mil,3860.433mil) on Top Overlay And Pad R3-2(4885mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4853.898mil,3739.567mil)(4853.898mil,3784.252mil) on Top Overlay And Pad R3-1(4885mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4916.102mil,3739.567mil)(4916.102mil,3784.252mil) on Top Overlay And Pad R3-1(4885mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4853.898mil,3739.567mil)(4916.102mil,3739.567mil) on Top Overlay And Pad R3-1(4885mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4713.898mil,3815.748mil)(4713.898mil,3860.433mil) on Top Overlay And Pad R2-2(4745mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4776.102mil,3815.748mil)(4776.102mil,3860.433mil) on Top Overlay And Pad R2-2(4745mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4713.898mil,3860.433mil)(4776.102mil,3860.433mil) on Top Overlay And Pad R2-2(4745mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4713.898mil,3739.567mil)(4713.898mil,3784.252mil) on Top Overlay And Pad R2-1(4745mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4776.102mil,3739.567mil)(4776.102mil,3784.252mil) on Top Overlay And Pad R2-1(4745mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4713.898mil,3739.567mil)(4776.102mil,3739.567mil) on Top Overlay And Pad R2-1(4745mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4573.898mil,3815.748mil)(4573.898mil,3860.433mil) on Top Overlay And Pad R1-2(4605mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4573.898mil,3860.433mil)(4636.102mil,3860.433mil) on Top Overlay And Pad R1-2(4605mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4636.102mil,3815.748mil)(4636.102mil,3860.433mil) on Top Overlay And Pad R1-2(4605mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4573.898mil,3739.567mil)(4573.898mil,3784.252mil) on Top Overlay And Pad R1-1(4605mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4573.898mil,3739.567mil)(4636.102mil,3739.567mil) on Top Overlay And Pad R1-1(4605mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4636.102mil,3739.567mil)(4636.102mil,3784.252mil) on Top Overlay And Pad R1-1(4605mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4334.567mil,3568.189mil)(4334.567mil,3591.811mil) on Top Overlay And Pad Q1-2(4320.787mil,3542.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.142mil < 10mil) Between Track (4286.102mil,3519.567mil)(4286.102mil,3564.252mil) on Top Overlay And Pad Q1-2(4320.787mil,3542.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.142mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.744mil < 10mil) Between Track (4223.898mil,3519.567mil)(4286.102mil,3519.567mil) on Top Overlay And Pad Q1-2(4320.787mil,3542.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.744mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4334.567mil,3568.189mil)(4334.567mil,3591.811mil) on Top Overlay And Pad Q1-1(4320.787mil,3617.401mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.142mil < 10mil) Between Track (4286.102mil,3595.748mil)(4286.102mil,3640.433mil) on Top Overlay And Pad Q1-1(4320.787mil,3617.401mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.142mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.744mil < 10mil) Between Track (4223.898mil,3640.433mil)(4286.102mil,3640.433mil) on Top Overlay And Pad Q1-1(4320.787mil,3617.401mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.744mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (5220mil,2567.244mil)(5220mil,2667.244mil) on Top Overlay And Pad Py1-1(5218.622mil,2690.709mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (5220mil,3147.244mil)(5220mil,3247.244mil) on Top Overlay And Pad Py1-12(5218.622mil,3123.78mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (5220mil,2567.244mil)(5260mil,2567.244mil) on Top Overlay And Pad Py1-0(5320mil,2604.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.355mil < 10mil) Between Track (5220mil,2557.244mil)(5260mil,2557.244mil) on Top Overlay And Pad Py1-0(5320mil,2604.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.355mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (5380mil,2567.244mil)(5445mil,2567.244mil) on Top Overlay And Pad Py1-0(5320mil,2604.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.355mil < 10mil) Between Track (5380mil,2557.244mil)(5445mil,2557.244mil) on Top Overlay And Pad Py1-0(5320mil,2604.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.355mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.664mil < 10mil) Between Track (5220mil,3257.756mil)(5260mil,3257.756mil) on Top Overlay And Pad Py1-0(5320mil,3210mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.664mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (5220mil,3247.244mil)(5260mil,3247.244mil) on Top Overlay And Pad Py1-0(5320mil,3210mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.664mil < 10mil) Between Track (5380mil,3257.756mil)(5445mil,3257.756mil) on Top Overlay And Pad Py1-0(5320mil,3210mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.664mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (5380mil,3247.244mil)(5445mil,3247.244mil) on Top Overlay And Pad Py1-0(5320mil,3210mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (5220mil,3859.016mil)(5260mil,3859.016mil) on Top Overlay And Pad Px1-0(5320mil,3821.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (5380mil,3859.016mil)(5445mil,3859.016mil) on Top Overlay And Pad Px1-0(5320mil,3821.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (5220mil,3257.756mil)(5260mil,3257.756mil) on Top Overlay And Pad Px1-0(5320mil,3295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.664mil < 10mil) Between Track (5220mil,3247.244mil)(5260mil,3247.244mil) on Top Overlay And Pad Px1-0(5320mil,3295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.663mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (5380mil,3257.756mil)(5445mil,3257.756mil) on Top Overlay And Pad Px1-0(5320mil,3295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.664mil < 10mil) Between Track (5380mil,3247.244mil)(5445mil,3247.244mil) on Top Overlay And Pad Px1-0(5320mil,3295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.663mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (5220mil,3759.016mil)(5220mil,3859.016mil) on Top Overlay And Pad Px1-10(5218.622mil,3735.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (5220mil,3257.756mil)(5220mil,3357.756mil) on Top Overlay And Pad Px1-1(5218.622mil,3381.22mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.811mil < 10mil) Between Track (4823.15mil,4239.528mil)(4823.15mil,4310mil) on Top Overlay And Pad P1-0(4849.646mil,4384.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.52mil < 10mil) Between Track (4868.425mil,4460mil)(5171.575mil,4460mil) on Top Overlay And Pad P1-0(4849.646mil,4384.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.52mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4868.425mil,4140mil)(5171.575mil,4140mil) on Top Overlay And Pad P1-2(4970.787mil,4103.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4868.425mil,4140mil)(5171.575mil,4140mil) on Top Overlay And Pad P1-1(5069.213mil,4103.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.811mil < 10mil) Between Track (5216.85mil,4239.528mil)(5216.85mil,4310mil) on Top Overlay And Pad P1-0(5190.354mil,4384.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.52mil < 10mil) Between Track (4868.425mil,4460mil)(5171.575mil,4460mil) on Top Overlay And Pad P1-0(5190.354mil,4384.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.52mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4093.504mil,3308.898mil)(4128.937mil,3308.898mil) on Top Overlay And Pad D3-K(4114.37mil,3340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (4085.63mil,3316.496mil)(4093.504mil,3308.898mil) on Top Overlay And Pad D3-K(4114.37mil,3340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4093.504mil,3371.102mil)(4128.937mil,3371.102mil) on Top Overlay And Pad D3-K(4114.37mil,3340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (4085.63mil,3316.496mil)(4085.63mil,3363.504mil) on Top Overlay And Pad D3-K(4114.37mil,3340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (4085.63mil,3363.504mil)(4093.504mil,3371.102mil) on Top Overlay And Pad D3-K(4114.37mil,3340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4205.118mil,3308.898mil)(4205.118mil,3371.102mil) on Top Overlay And Pad D3-A(4175mil,3340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4160.433mil,3308.898mil)(4205.118mil,3308.898mil) on Top Overlay And Pad D3-A(4175mil,3340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4160.433mil,3371.102mil)(4205.118mil,3371.102mil) on Top Overlay And Pad D3-A(4175mil,3340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4093.504mil,3378.898mil)(4128.937mil,3378.898mil) on Top Overlay And Pad D2-K(4114.37mil,3410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (4085.63mil,3386.496mil)(4085.63mil,3433.504mil) on Top Overlay And Pad D2-K(4114.37mil,3410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (4085.63mil,3386.496mil)(4093.504mil,3378.898mil) on Top Overlay And Pad D2-K(4114.37mil,3410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4093.504mil,3441.102mil)(4128.937mil,3441.102mil) on Top Overlay And Pad D2-K(4114.37mil,3410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (4085.63mil,3433.504mil)(4093.504mil,3441.102mil) on Top Overlay And Pad D2-K(4114.37mil,3410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4205.118mil,3378.898mil)(4205.118mil,3441.102mil) on Top Overlay And Pad D2-A(4175mil,3410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4160.433mil,3378.898mil)(4205.118mil,3378.898mil) on Top Overlay And Pad D2-A(4175mil,3410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4160.433mil,3441.102mil)(4205.118mil,3441.102mil) on Top Overlay And Pad D2-A(4175mil,3410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.275mil < 10mil) Between Track (4249.252mil,3508.622mil)(4280.748mil,3508.622mil) on Top Overlay And Pad D1-1(4311.457mil,3485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.275mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.275mil < 10mil) Between Track (4249.252mil,3461.378mil)(4280.748mil,3461.378mil) on Top Overlay And Pad D1-1(4311.457mil,3485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.275mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Track (4280.748mil,3461.378mil)(4280.748mil,3508.622mil) on Top Overlay And Pad D1-1(4311.457mil,3485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.275mil < 10mil) Between Track (4249.252mil,3508.622mil)(4280.748mil,3508.622mil) on Top Overlay And Pad D1-2(4218.543mil,3485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.275mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.275mil < 10mil) Between Track (4249.252mil,3461.378mil)(4280.748mil,3461.378mil) on Top Overlay And Pad D1-2(4218.543mil,3485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.275mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Track (4249.252mil,3461.378mil)(4249.252mil,3508.622mil) on Top Overlay And Pad D1-2(4218.543mil,3485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4589.646mil,2845.433mil)(4620.354mil,2845.433mil) on Top Overlay And Pad C7-2(4605mil,2815.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4573.898mil,2800.748mil)(4573.898mil,2829.685mil) on Top Overlay And Pad C7-2(4605mil,2815.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4636.102mil,2800.748mil)(4636.102mil,2829.685mil) on Top Overlay And Pad C7-2(4605mil,2815.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4573.898mil,2740.315mil)(4573.898mil,2769.252mil) on Top Overlay And Pad C7-1(4605mil,2754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4589.646mil,2724.567mil)(4620.354mil,2724.567mil) on Top Overlay And Pad C7-1(4605mil,2754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4636.102mil,2740.315mil)(4636.102mil,2769.252mil) on Top Overlay And Pad C7-1(4605mil,2754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4863.898mil,2800.748mil)(4863.898mil,2829.685mil) on Top Overlay And Pad C6-2(4895mil,2815.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4926.102mil,2800.748mil)(4926.102mil,2829.685mil) on Top Overlay And Pad C6-2(4895mil,2815.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4879.646mil,2845.433mil)(4910.354mil,2845.433mil) on Top Overlay And Pad C6-2(4895mil,2815.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4863.898mil,2740.315mil)(4863.898mil,2769.252mil) on Top Overlay And Pad C6-1(4895mil,2754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4926.102mil,2740.315mil)(4926.102mil,2769.252mil) on Top Overlay And Pad C6-1(4895mil,2754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4879.646mil,2724.567mil)(4910.354mil,2724.567mil) on Top Overlay And Pad C6-1(4895mil,2754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4809.646mil,2845.433mil)(4840.354mil,2845.433mil) on Top Overlay And Pad C5-2(4825mil,2815.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4793.898mil,2800.748mil)(4793.898mil,2829.685mil) on Top Overlay And Pad C5-2(4825mil,2815.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4856.102mil,2800.748mil)(4856.102mil,2829.685mil) on Top Overlay And Pad C5-2(4825mil,2815.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4793.898mil,2740.315mil)(4793.898mil,2769.252mil) on Top Overlay And Pad C5-1(4825mil,2754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4809.646mil,2724.567mil)(4840.354mil,2724.567mil) on Top Overlay And Pad C5-1(4825mil,2754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4856.102mil,2740.315mil)(4856.102mil,2769.252mil) on Top Overlay And Pad C5-1(4825mil,2754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4364.646mil,3230.433mil)(4395.354mil,3230.433mil) on Top Overlay And Pad C4-2(4380mil,3200.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4348.898mil,3185.748mil)(4348.898mil,3214.685mil) on Top Overlay And Pad C4-2(4380mil,3200.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4411.102mil,3185.748mil)(4411.102mil,3214.685mil) on Top Overlay And Pad C4-2(4380mil,3200.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4364.646mil,3109.567mil)(4395.354mil,3109.567mil) on Top Overlay And Pad C4-1(4380mil,3139.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4348.898mil,3125.315mil)(4348.898mil,3154.252mil) on Top Overlay And Pad C4-1(4380mil,3139.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4411.102mil,3125.315mil)(4411.102mil,3154.252mil) on Top Overlay And Pad C4-1(4380mil,3139.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4433.898mil,3815.748mil)(4433.898mil,3844.685mil) on Top Overlay And Pad C1-2(4465mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4496.102mil,3815.748mil)(4496.102mil,3844.685mil) on Top Overlay And Pad C1-2(4465mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4449.646mil,3860.433mil)(4480.354mil,3860.433mil) on Top Overlay And Pad C1-2(4465mil,3830.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4433.898mil,3755.315mil)(4433.898mil,3784.252mil) on Top Overlay And Pad C1-1(4465mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4496.102mil,3755.315mil)(4496.102mil,3784.252mil) on Top Overlay And Pad C1-1(4465mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4449.646mil,3739.567mil)(4480.354mil,3739.567mil) on Top Overlay And Pad C1-1(4465mil,3769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3398.898mil,2195.748mil)(3398.898mil,2224.685mil) on Top Overlay And Pad C8-1(3430mil,2210.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3461.102mil,2195.748mil)(3461.102mil,2224.685mil) on Top Overlay And Pad C8-1(3430mil,2210.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3414.646mil,2240.433mil)(3445.354mil,2240.433mil) on Top Overlay And Pad C8-1(3430mil,2210.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3398.898mil,2135.315mil)(3398.898mil,2164.252mil) on Top Overlay And Pad C8-2(3430mil,2149.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3461.102mil,2135.315mil)(3461.102mil,2164.252mil) on Top Overlay And Pad C8-2(3430mil,2149.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3414.646mil,2119.567mil)(3445.354mil,2119.567mil) on Top Overlay And Pad C8-2(3430mil,2149.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3595.433mil,2274.646mil)(3595.433mil,2305.354mil) on Top Overlay And Pad C9-1(3565.315mil,2290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3550.748mil,2258.898mil)(3579.685mil,2258.898mil) on Top Overlay And Pad C9-1(3565.315mil,2290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3550.748mil,2321.102mil)(3579.685mil,2321.102mil) on Top Overlay And Pad C9-1(3565.315mil,2290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3474.567mil,2274.646mil)(3474.567mil,2305.354mil) on Top Overlay And Pad C9-2(3504.685mil,2290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3490.315mil,2258.898mil)(3519.252mil,2258.898mil) on Top Overlay And Pad C9-2(3504.685mil,2290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3490.315mil,2321.102mil)(3519.252mil,2321.102mil) on Top Overlay And Pad C9-2(3504.685mil,2290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4027.716mil,2089.252mil)(4063.937mil,2089.252mil) on Top Overlay And Pad C10-2(4045.039mil,2130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4027.717mil,2170.748mil)(4063.937mil,2170.748mil) on Top Overlay And Pad C10-2(4045.039mil,2130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4079.685mil,2105mil)(4079.685mil,2155mil) on Top Overlay And Pad C10-2(4045.039mil,2130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3956.063mil,2089.252mil)(3992.284mil,2089.252mil) on Top Overlay And Pad C10-1(3974.961mil,2130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3940.315mil,2105mil)(3940.315mil,2155mil) on Top Overlay And Pad C10-1(3974.961mil,2130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3956.063mil,2170.748mil)(3992.283mil,2170.748mil) on Top Overlay And Pad C10-1(3974.961mil,2130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4339.252mil,2417.717mil)(4339.252mil,2453.937mil) on Top Overlay And Pad C11-2(4380mil,2435.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4420.748mil,2417.716mil)(4420.748mil,2453.937mil) on Top Overlay And Pad C11-2(4380mil,2435.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4355mil,2469.685mil)(4405mil,2469.685mil) on Top Overlay And Pad C11-2(4380mil,2435.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4339.252mil,2346.063mil)(4339.252mil,2382.283mil) on Top Overlay And Pad C11-1(4380mil,2364.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4420.748mil,2346.063mil)(4420.748mil,2382.284mil) on Top Overlay And Pad C11-1(4380mil,2364.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4355mil,2330.315mil)(4405mil,2330.315mil) on Top Overlay And Pad C11-1(4380mil,2364.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4339.252mil,2196.063mil)(4339.252mil,2232.284mil) on Top Overlay And Pad C12-2(4380mil,2214.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4420.748mil,2196.063mil)(4420.748mil,2232.283mil) on Top Overlay And Pad C12-2(4380mil,2214.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4355mil,2180.315mil)(4405mil,2180.315mil) on Top Overlay And Pad C12-2(4380mil,2214.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4339.252mil,2267.716mil)(4339.252mil,2303.937mil) on Top Overlay And Pad C12-1(4380mil,2285.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4420.748mil,2267.717mil)(4420.748mil,2303.937mil) on Top Overlay And Pad C12-1(4380mil,2285.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4355mil,2319.685mil)(4405mil,2319.685mil) on Top Overlay And Pad C12-1(4380mil,2285.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3724.252mil,2972.717mil)(3724.252mil,3008.937mil) on Top Overlay And Pad C14-2(3765mil,2990.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3805.748mil,2972.716mil)(3805.748mil,3008.937mil) on Top Overlay And Pad C14-2(3765mil,2990.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3740mil,3024.685mil)(3790mil,3024.685mil) on Top Overlay And Pad C14-2(3765mil,2990.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3724.252mil,2901.063mil)(3724.252mil,2937.283mil) on Top Overlay And Pad C14-1(3765mil,2919.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3805.748mil,2901.063mil)(3805.748mil,2937.284mil) on Top Overlay And Pad C14-1(3765mil,2919.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3740mil,2885.315mil)(3790mil,2885.315mil) on Top Overlay And Pad C14-1(3765mil,2919.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3690.315mil,2538.898mil)(3719.252mil,2538.898mil) on Top Overlay And Pad C15-1(3704.685mil,2570mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3690.315mil,2601.102mil)(3719.252mil,2601.102mil) on Top Overlay And Pad C15-1(3704.685mil,2570mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3674.567mil,2554.646mil)(3674.567mil,2585.354mil) on Top Overlay And Pad C15-1(3704.685mil,2570mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3795.433mil,2554.646mil)(3795.433mil,2585.354mil) on Top Overlay And Pad C15-2(3765.315mil,2570mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3750.748mil,2538.898mil)(3779.685mil,2538.898mil) on Top Overlay And Pad C15-2(3765.315mil,2570mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3750.748mil,2601.102mil)(3779.685mil,2601.102mil) on Top Overlay And Pad C15-2(3765.315mil,2570mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3844.646mil,1964.567mil)(3875.354mil,1964.567mil) on Top Overlay And Pad C16-1(3860mil,1994.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3828.898mil,1980.315mil)(3828.898mil,2009.252mil) on Top Overlay And Pad C16-1(3860mil,1994.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3891.102mil,1980.315mil)(3891.102mil,2009.252mil) on Top Overlay And Pad C16-1(3860mil,1994.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3828.898mil,2040.748mil)(3828.898mil,2069.685mil) on Top Overlay And Pad C16-2(3860mil,2055.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3891.102mil,2040.748mil)(3891.102mil,2069.685mil) on Top Overlay And Pad C16-2(3860mil,2055.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3844.646mil,2085.433mil)(3875.354mil,2085.433mil) on Top Overlay And Pad C16-2(3860mil,2055.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3724.252mil,2746.772mil)(3724.252mil,2782.992mil) on Top Overlay And Pad C17-2(3765mil,2765.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3805.748mil,2746.772mil)(3805.748mil,2782.992mil) on Top Overlay And Pad C17-2(3765mil,2765.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3740mil,2731.024mil)(3790mil,2731.024mil) on Top Overlay And Pad C17-2(3765mil,2765.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3724.252mil,2818.425mil)(3724.252mil,2854.646mil) on Top Overlay And Pad C17-1(3765mil,2835.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3805.748mil,2818.425mil)(3805.748mil,2854.646mil) on Top Overlay And Pad C17-1(3765mil,2835.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3740mil,2870.394mil)(3790mil,2870.394mil) on Top Overlay And Pad C17-1(3765mil,2835.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4269.646mil,2605.433mil)(4300.354mil,2605.433mil) on Top Overlay And Pad C18-1(4285mil,2575.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4253.898mil,2560.748mil)(4253.898mil,2589.685mil) on Top Overlay And Pad C18-1(4285mil,2575.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4316.102mil,2560.748mil)(4316.102mil,2589.685mil) on Top Overlay And Pad C18-1(4285mil,2575.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4253.898mil,2500.315mil)(4253.898mil,2529.252mil) on Top Overlay And Pad C18-2(4285mil,2514.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4269.646mil,2484.567mil)(4300.354mil,2484.567mil) on Top Overlay And Pad C18-2(4285mil,2514.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4316.102mil,2500.315mil)(4316.102mil,2529.252mil) on Top Overlay And Pad C18-2(4285mil,2514.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3965.748mil,3173.898mil)(3994.685mil,3173.898mil) on Top Overlay And Pad C19-1(3980.315mil,3205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3965.748mil,3236.102mil)(3994.685mil,3236.102mil) on Top Overlay And Pad C19-1(3980.315mil,3205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4010.433mil,3189.646mil)(4010.433mil,3220.354mil) on Top Overlay And Pad C19-1(3980.315mil,3205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3889.567mil,3189.646mil)(3889.567mil,3220.354mil) on Top Overlay And Pad C19-2(3919.685mil,3205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3905.315mil,3173.898mil)(3934.252mil,3173.898mil) on Top Overlay And Pad C19-2(3919.685mil,3205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3905.315mil,3236.102mil)(3934.252mil,3236.102mil) on Top Overlay And Pad C19-2(3919.685mil,3205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4035.315mil,3173.898mil)(4064.252mil,3173.898mil) on Top Overlay And Pad C20-1(4049.685mil,3205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4035.315mil,3236.102mil)(4064.252mil,3236.102mil) on Top Overlay And Pad C20-1(4049.685mil,3205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4019.567mil,3189.646mil)(4019.567mil,3220.354mil) on Top Overlay And Pad C20-1(4049.685mil,3205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4095.748mil,3173.898mil)(4124.685mil,3173.898mil) on Top Overlay And Pad C20-2(4110.315mil,3205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4095.748mil,3236.102mil)(4124.685mil,3236.102mil) on Top Overlay And Pad C20-2(4110.315mil,3205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4140.433mil,3189.646mil)(4140.433mil,3220.354mil) on Top Overlay And Pad C20-2(4110.315mil,3205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3725mil,3870mil)(3725mil,3920mil) on Top Overlay And Pad C21-2(3759.646mil,3895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3740.748mil,3854.252mil)(3776.968mil,3854.252mil) on Top Overlay And Pad C21-2(3759.646mil,3895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3740.748mil,3935.748mil)(3776.968mil,3935.748mil) on Top Overlay And Pad C21-2(3759.646mil,3895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3864.37mil,3870mil)(3864.37mil,3920mil) on Top Overlay And Pad C21-1(3829.724mil,3895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3812.402mil,3854.252mil)(3848.622mil,3854.252mil) on Top Overlay And Pad C21-1(3829.724mil,3895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3812.401mil,3935.748mil)(3848.622mil,3935.748mil) on Top Overlay And Pad C21-1(3829.724mil,3895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3610.433mil,3888.898mil)(3639.37mil,3888.898mil) on Top Overlay And Pad C22-1(3625mil,3920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3610.433mil,3951.102mil)(3639.37mil,3951.102mil) on Top Overlay And Pad C22-1(3625mil,3920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3655.118mil,3904.646mil)(3655.118mil,3935.354mil) on Top Overlay And Pad C22-1(3625mil,3920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3550mil,3888.898mil)(3578.937mil,3888.898mil) on Top Overlay And Pad C22-2(3564.37mil,3920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3550mil,3951.102mil)(3578.937mil,3951.102mil) on Top Overlay And Pad C22-2(3564.37mil,3920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3534.252mil,3904.646mil)(3534.252mil,3935.354mil) on Top Overlay And Pad C22-2(3564.37mil,3920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3459.685mil,3995.315mil)(3509.685mil,3995.315mil) on Top Overlay And Pad C23-2(3484.685mil,4029.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3525.433mil,4011.063mil)(3525.433mil,4047.283mil) on Top Overlay And Pad C23-2(3484.685mil,4029.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3443.937mil,4011.063mil)(3443.937mil,4047.284mil) on Top Overlay And Pad C23-2(3484.685mil,4029.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3459.685mil,4134.685mil)(3509.685mil,4134.685mil) on Top Overlay And Pad C23-1(3484.685mil,4100.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3525.433mil,4082.717mil)(3525.433mil,4118.937mil) on Top Overlay And Pad C23-1(3484.685mil,4100.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3443.937mil,4082.716mil)(3443.937mil,4118.937mil) on Top Overlay And Pad C23-1(3484.685mil,4100.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3371.063mil,3634.252mil)(3407.283mil,3634.252mil) on Top Overlay And Pad C24-2(3389.961mil,3675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3371.063mil,3715.748mil)(3407.284mil,3715.748mil) on Top Overlay And Pad C24-2(3389.961mil,3675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3355.315mil,3650mil)(3355.315mil,3700mil) on Top Overlay And Pad C24-2(3389.961mil,3675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3494.685mil,3650mil)(3494.685mil,3700mil) on Top Overlay And Pad C24-1(3460.039mil,3675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3442.717mil,3634.252mil)(3478.937mil,3634.252mil) on Top Overlay And Pad C24-1(3460.039mil,3675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3442.716mil,3715.748mil)(3478.937mil,3715.748mil) on Top Overlay And Pad C24-1(3460.039mil,3675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3480.433mil,3564.646mil)(3480.433mil,3595.354mil) on Top Overlay And Pad C25-1(3450.315mil,3580mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3435.748mil,3548.898mil)(3464.685mil,3548.898mil) on Top Overlay And Pad C25-1(3450.315mil,3580mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3435.748mil,3611.102mil)(3464.685mil,3611.102mil) on Top Overlay And Pad C25-1(3450.315mil,3580mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3375.315mil,3548.898mil)(3404.252mil,3548.898mil) on Top Overlay And Pad C25-2(3389.685mil,3580mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3375.315mil,3611.102mil)(3404.252mil,3611.102mil) on Top Overlay And Pad C25-2(3389.685mil,3580mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3359.567mil,3564.646mil)(3359.567mil,3595.354mil) on Top Overlay And Pad C25-2(3389.685mil,3580mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3461.063mil,3099.252mil)(3497.283mil,3099.252mil) on Top Overlay And Pad C26-2(3479.961mil,3140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3461.063mil,3180.748mil)(3497.284mil,3180.748mil) on Top Overlay And Pad C26-2(3479.961mil,3140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3445.315mil,3115mil)(3445.315mil,3165mil) on Top Overlay And Pad C26-2(3479.961mil,3140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3532.717mil,3099.252mil)(3568.937mil,3099.252mil) on Top Overlay And Pad C26-1(3550.039mil,3140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3532.716mil,3180.748mil)(3568.937mil,3180.748mil) on Top Overlay And Pad C26-1(3550.039mil,3140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3584.685mil,3115mil)(3584.685mil,3165mil) on Top Overlay And Pad C26-1(3550.039mil,3140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3525.748mil,3023.898mil)(3554.685mil,3023.898mil) on Top Overlay And Pad C27-1(3540.315mil,3055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3525.748mil,3086.102mil)(3554.685mil,3086.102mil) on Top Overlay And Pad C27-1(3540.315mil,3055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3570.433mil,3039.646mil)(3570.433mil,3070.354mil) on Top Overlay And Pad C27-1(3540.315mil,3055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3465.315mil,3023.898mil)(3494.252mil,3023.898mil) on Top Overlay And Pad C27-2(3479.685mil,3055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3465.315mil,3086.102mil)(3494.252mil,3086.102mil) on Top Overlay And Pad C27-2(3479.685mil,3055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3449.567mil,3039.646mil)(3449.567mil,3070.354mil) on Top Overlay And Pad C27-2(3479.685mil,3055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3630.315mil,3635mil)(3630.315mil,3685mil) on Top Overlay And Pad C28-2(3664.961mil,3660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3646.063mil,3619.252mil)(3682.283mil,3619.252mil) on Top Overlay And Pad C28-2(3664.961mil,3660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3646.063mil,3700.748mil)(3682.284mil,3700.748mil) on Top Overlay And Pad C28-2(3664.961mil,3660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3717.717mil,3619.252mil)(3753.937mil,3619.252mil) on Top Overlay And Pad C28-1(3735.039mil,3660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3717.716mil,3700.748mil)(3753.937mil,3700.748mil) on Top Overlay And Pad C28-1(3735.039mil,3660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3769.685mil,3635mil)(3769.685mil,3685mil) on Top Overlay And Pad C28-1(3735.039mil,3660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3755.433mil,3559.646mil)(3755.433mil,3590.354mil) on Top Overlay And Pad C29-1(3725.315mil,3575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3710.748mil,3543.898mil)(3739.685mil,3543.898mil) on Top Overlay And Pad C29-1(3725.315mil,3575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3710.748mil,3606.102mil)(3739.685mil,3606.102mil) on Top Overlay And Pad C29-1(3725.315mil,3575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3634.567mil,3559.646mil)(3634.567mil,3590.354mil) on Top Overlay And Pad C29-2(3664.685mil,3575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3650.315mil,3543.898mil)(3679.252mil,3543.898mil) on Top Overlay And Pad C29-2(3664.685mil,3575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3650.315mil,3606.102mil)(3679.252mil,3606.102mil) on Top Overlay And Pad C29-2(3664.685mil,3575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3720.315mil,3125mil)(3720.315mil,3175mil) on Top Overlay And Pad C30-2(3754.961mil,3150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3736.063mil,3109.252mil)(3772.283mil,3109.252mil) on Top Overlay And Pad C30-2(3754.961mil,3150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3736.063mil,3190.748mil)(3772.284mil,3190.748mil) on Top Overlay And Pad C30-2(3754.961mil,3150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3859.685mil,3125mil)(3859.685mil,3175mil) on Top Overlay And Pad C30-1(3825.039mil,3150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3807.717mil,3109.252mil)(3843.937mil,3109.252mil) on Top Overlay And Pad C30-1(3825.039mil,3150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3807.716mil,3190.748mil)(3843.937mil,3190.748mil) on Top Overlay And Pad C30-1(3825.039mil,3150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3800.748mil,3033.898mil)(3829.685mil,3033.898mil) on Top Overlay And Pad C31-1(3815.315mil,3065mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3800.748mil,3096.102mil)(3829.685mil,3096.102mil) on Top Overlay And Pad C31-1(3815.315mil,3065mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3845.433mil,3049.646mil)(3845.433mil,3080.354mil) on Top Overlay And Pad C31-1(3815.315mil,3065mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3724.567mil,3049.646mil)(3724.567mil,3080.354mil) on Top Overlay And Pad C31-2(3754.685mil,3065mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3740.315mil,3033.898mil)(3769.252mil,3033.898mil) on Top Overlay And Pad C31-2(3754.685mil,3065mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3740.315mil,3096.102mil)(3769.252mil,3096.102mil) on Top Overlay And Pad C31-2(3754.685mil,3065mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (3457.48mil,4185.945mil)(3457.48mil,4193.819mil) on Top Overlay And Pad D4-2(3467.323mil,4245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (3457.48mil,4296.181mil)(3457.48mil,4304.055mil) on Top Overlay And Pad D4-2(3467.323mil,4245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (3520.472mil,4185.945mil)(3520.472mil,4304.055mil) on Top Overlay And Pad D4-2(3467.323mil,4245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (3642.52mil,4185.945mil)(3642.52mil,4193.819mil) on Top Overlay And Pad D4-1(3632.677mil,4245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (3642.52mil,4296.181mil)(3642.52mil,4304.055mil) on Top Overlay And Pad D4-1(3632.677mil,4245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (4225.945mil,4042.48mil)(4233.819mil,4042.48mil) on Top Overlay And Pad D5-2(4285mil,4052.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (4336.181mil,4042.48mil)(4344.055mil,4042.48mil) on Top Overlay And Pad D5-2(4285mil,4052.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (4225.945mil,4105.472mil)(4344.055mil,4105.472mil) on Top Overlay And Pad D5-2(4285mil,4052.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (4225.945mil,4227.52mil)(4233.819mil,4227.52mil) on Top Overlay And Pad D5-1(4285mil,4217.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (4336.181mil,4227.52mil)(4344.055mil,4227.52mil) on Top Overlay And Pad D5-1(4285mil,4217.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Track (3768.937mil,3946.378mil)(3768.937mil,3993.622mil) on Top Overlay And Pad D6-2(3738.228mil,3970mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.275mil < 10mil) Between Track (3768.937mil,3946.378mil)(3800.433mil,3946.378mil) on Top Overlay And Pad D6-2(3738.228mil,3970mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.275mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.275mil < 10mil) Between Track (3768.937mil,3993.622mil)(3800.433mil,3993.622mil) on Top Overlay And Pad D6-2(3738.228mil,3970mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.275mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Track (3800.433mil,3946.378mil)(3800.433mil,3993.622mil) on Top Overlay And Pad D6-1(3831.142mil,3970mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.275mil < 10mil) Between Track (3768.937mil,3946.378mil)(3800.433mil,3946.378mil) on Top Overlay And Pad D6-1(3831.142mil,3970mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.275mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.275mil < 10mil) Between Track (3768.937mil,3993.622mil)(3800.433mil,3993.622mil) on Top Overlay And Pad D6-1(3831.142mil,3970mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.275mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (3870.63mil,3987.48mil)(3878.504mil,3987.48mil) on Top Overlay And Pad D7-2(3929.685mil,3997.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (3980.866mil,3987.48mil)(3988.74mil,3987.48mil) on Top Overlay And Pad D7-2(3929.685mil,3997.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (3870.63mil,4050.472mil)(3988.74mil,4050.472mil) on Top Overlay And Pad D7-2(3929.685mil,3997.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (3870.63mil,4172.52mil)(3878.504mil,4172.52mil) on Top Overlay And Pad D7-1(3929.685mil,4162.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (3980.866mil,4172.52mil)(3988.74mil,4172.52mil) on Top Overlay And Pad D7-1(3929.685mil,4162.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3670.315mil,2359.252mil)(3670.315mil,2440.748mil) on Top Overlay And Pad FB1-1(3704.961mil,2400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3670.315mil,2359.252mil)(3809.685mil,2359.252mil) on Top Overlay And Pad FB1-1(3704.961mil,2400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3670.315mil,2440.748mil)(3809.685mil,2440.748mil) on Top Overlay And Pad FB1-1(3704.961mil,2400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3809.685mil,2359.252mil)(3809.685mil,2440.748mil) on Top Overlay And Pad FB1-2(3775.039mil,2400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3670.315mil,2359.252mil)(3809.685mil,2359.252mil) on Top Overlay And Pad FB1-2(3775.039mil,2400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3670.315mil,2440.748mil)(3809.685mil,2440.748mil) on Top Overlay And Pad FB1-2(3775.039mil,2400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3670.315mil,2449.252mil)(3670.315mil,2530.748mil) on Top Overlay And Pad FB2-1(3704.961mil,2490mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3670.315mil,2449.252mil)(3809.685mil,2449.252mil) on Top Overlay And Pad FB2-1(3704.961mil,2490mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3670.315mil,2530.748mil)(3809.685mil,2530.748mil) on Top Overlay And Pad FB2-1(3704.961mil,2490mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3809.685mil,2449.252mil)(3809.685mil,2530.748mil) on Top Overlay And Pad FB2-2(3775.039mil,2490mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3670.315mil,2449.252mil)(3809.685mil,2449.252mil) on Top Overlay And Pad FB2-2(3775.039mil,2490mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3670.315mil,2530.748mil)(3809.685mil,2530.748mil) on Top Overlay And Pad FB2-2(3775.039mil,2490mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3675.354mil,3721.26mil)(3675.354mil,3878.74mil) on Top Overlay And Pad L1-2(3663.543mil,3800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (3517.874mil,3721.26mil)(3675.354mil,3721.26mil) on Top Overlay And Pad L1-2(3663.543mil,3800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (3517.874mil,3878.74mil)(3675.354mil,3878.74mil) on Top Overlay And Pad L1-2(3663.543mil,3800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3517.874mil,3721.26mil)(3517.874mil,3878.74mil) on Top Overlay And Pad L1-1(3529.685mil,3800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (3517.874mil,3721.26mil)(3675.354mil,3721.26mil) on Top Overlay And Pad L1-1(3529.685mil,3800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (3517.874mil,3878.74mil)(3675.354mil,3878.74mil) on Top Overlay And Pad L1-1(3529.685mil,3800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.355mil < 10mil) Between Track (5220mil,2567.244mil)(5260mil,2567.244mil) on Top Overlay And Pad P4-0(5320mil,2520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.355mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (5220mil,2557.244mil)(5260mil,2557.244mil) on Top Overlay And Pad P4-0(5320mil,2520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.355mil < 10mil) Between Track (5380mil,2567.244mil)(5445mil,2567.244mil) on Top Overlay And Pad P4-0(5320mil,2520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.355mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (5380mil,2557.244mil)(5445mil,2557.244mil) on Top Overlay And Pad P4-0(5320mil,2520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (5220mil,2034.724mil)(5260mil,2034.724mil) on Top Overlay And Pad P4-0(5320mil,2071.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (5380mil,2034.724mil)(5445mil,2034.724mil) on Top Overlay And Pad P4-0(5320mil,2071.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (5220mil,2457.244mil)(5220mil,2557.244mil) on Top Overlay And Pad P4-8(5218.622mil,2433.779mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (5220mil,2034.724mil)(5220mil,2134.724mil) on Top Overlay And Pad P4-1(5218.622mil,2158.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3398.898mil,2249.567mil)(3398.898mil,2294.252mil) on Top Overlay And Pad R17-1(3430mil,2279.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3461.102mil,2249.567mil)(3461.102mil,2294.252mil) on Top Overlay And Pad R17-1(3430mil,2279.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3398.898mil,2249.567mil)(3461.102mil,2249.567mil) on Top Overlay And Pad R17-1(3430mil,2279.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3398.898mil,2325.748mil)(3398.898mil,2370.433mil) on Top Overlay And Pad R17-2(3430mil,2340.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3461.102mil,2325.748mil)(3461.102mil,2370.433mil) on Top Overlay And Pad R17-2(3430mil,2340.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3398.898mil,2370.433mil)(3461.102mil,2370.433mil) on Top Overlay And Pad R17-2(3430mil,2340.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3753.898mil,2040.748mil)(3753.898mil,2085.433mil) on Top Overlay And Pad R18-1(3785mil,2055.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3816.102mil,2040.748mil)(3816.102mil,2085.433mil) on Top Overlay And Pad R18-1(3785mil,2055.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3753.898mil,2085.433mil)(3816.102mil,2085.433mil) on Top Overlay And Pad R18-1(3785mil,2055.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3753.898mil,1964.567mil)(3753.898mil,2009.252mil) on Top Overlay And Pad R18-2(3785mil,1994.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3816.102mil,1964.567mil)(3816.102mil,2009.252mil) on Top Overlay And Pad R18-2(3785mil,1994.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3753.898mil,1964.567mil)(3816.102mil,1964.567mil) on Top Overlay And Pad R18-2(3785mil,1994.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3474.567mil,2188.898mil)(3474.567mil,2251.102mil) on Top Overlay And Pad R19-1(3504.685mil,2220mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3474.567mil,2188.898mil)(3519.252mil,2188.898mil) on Top Overlay And Pad R19-1(3504.685mil,2220mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3474.567mil,2251.102mil)(3519.252mil,2251.102mil) on Top Overlay And Pad R19-1(3504.685mil,2220mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3550.748mil,2188.898mil)(3595.433mil,2188.898mil) on Top Overlay And Pad R19-2(3565.315mil,2220mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3550.748mil,2251.102mil)(3595.433mil,2251.102mil) on Top Overlay And Pad R19-2(3565.315mil,2220mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3595.433mil,2188.898mil)(3595.433mil,2251.102mil) on Top Overlay And Pad R19-2(3565.315mil,2220mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3474.567mil,2118.898mil)(3474.567mil,2181.102mil) on Top Overlay And Pad R20-1(3504.685mil,2150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3474.567mil,2118.898mil)(3519.252mil,2118.898mil) on Top Overlay And Pad R20-1(3504.685mil,2150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3474.567mil,2181.102mil)(3519.252mil,2181.102mil) on Top Overlay And Pad R20-1(3504.685mil,2150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3550.748mil,2118.898mil)(3595.433mil,2118.898mil) on Top Overlay And Pad R20-2(3565.315mil,2150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3550.748mil,2181.102mil)(3595.433mil,2181.102mil) on Top Overlay And Pad R20-2(3565.315mil,2150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3595.433mil,2118.898mil)(3595.433mil,2181.102mil) on Top Overlay And Pad R20-2(3565.315mil,2150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3746.102mil,1964.567mil)(3746.102mil,2009.252mil) on Top Overlay And Pad R21-1(3715mil,1994.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3683.898mil,1964.567mil)(3746.102mil,1964.567mil) on Top Overlay And Pad R21-1(3715mil,1994.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3683.898mil,1964.567mil)(3683.898mil,2009.252mil) on Top Overlay And Pad R21-1(3715mil,1994.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3746.102mil,2040.748mil)(3746.102mil,2085.433mil) on Top Overlay And Pad R21-2(3715mil,2055.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3683.898mil,2085.433mil)(3746.102mil,2085.433mil) on Top Overlay And Pad R21-2(3715mil,2055.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3683.898mil,2040.748mil)(3683.898mil,2085.433mil) on Top Overlay And Pad R21-2(3715mil,2055.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3948.898mil,2555.748mil)(3948.898mil,2600.433mil) on Top Overlay And Pad R22-1(3980mil,2570.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4011.102mil,2555.748mil)(4011.102mil,2600.433mil) on Top Overlay And Pad R22-1(3980mil,2570.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3948.898mil,2600.433mil)(4011.102mil,2600.433mil) on Top Overlay And Pad R22-1(3980mil,2570.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3948.898mil,2479.567mil)(3948.898mil,2524.252mil) on Top Overlay And Pad R22-2(3980mil,2509.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4011.102mil,2479.567mil)(4011.102mil,2524.252mil) on Top Overlay And Pad R22-2(3980mil,2509.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3948.898mil,2479.567mil)(4011.102mil,2479.567mil) on Top Overlay And Pad R22-2(3980mil,2509.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4149.567mil,3173.898mil)(4149.567mil,3236.102mil) on Top Overlay And Pad R23-1(4179.685mil,3205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4149.567mil,3173.898mil)(4194.252mil,3173.898mil) on Top Overlay And Pad R23-1(4179.685mil,3205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4149.567mil,3236.102mil)(4194.252mil,3236.102mil) on Top Overlay And Pad R23-1(4179.685mil,3205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4270.433mil,3173.898mil)(4270.433mil,3236.102mil) on Top Overlay And Pad R23-2(4240.315mil,3205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4225.748mil,3173.898mil)(4270.433mil,3173.898mil) on Top Overlay And Pad R23-2(4240.315mil,3205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4225.748mil,3236.102mil)(4270.433mil,3236.102mil) on Top Overlay And Pad R23-2(4240.315mil,3205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4018.898mil,2555.748mil)(4018.898mil,2600.433mil) on Top Overlay And Pad R24-1(4050mil,2570.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4018.898mil,2600.433mil)(4081.102mil,2600.433mil) on Top Overlay And Pad R24-1(4050mil,2570.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4081.102mil,2555.748mil)(4081.102mil,2600.433mil) on Top Overlay And Pad R24-1(4050mil,2570.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4018.898mil,2479.567mil)(4018.898mil,2524.252mil) on Top Overlay And Pad R24-2(4050mil,2509.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4081.102mil,2479.567mil)(4081.102mil,2524.252mil) on Top Overlay And Pad R24-2(4050mil,2509.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4018.898mil,2479.567mil)(4081.102mil,2479.567mil) on Top Overlay And Pad R24-2(4050mil,2509.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3660.315mil,2614.252mil)(3660.315mil,2695.748mil) on Top Overlay And Pad R25-2(3694.961mil,2655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3660.315mil,2614.252mil)(3712.284mil,2614.252mil) on Top Overlay And Pad R25-2(3694.961mil,2655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3660.315mil,2695.748mil)(3712.284mil,2695.748mil) on Top Overlay And Pad R25-2(3694.961mil,2655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3799.685mil,2614.252mil)(3799.685mil,2695.748mil) on Top Overlay And Pad R25-1(3765.039mil,2655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3747.716mil,2614.252mil)(3799.685mil,2614.252mil) on Top Overlay And Pad R25-1(3765.039mil,2655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3747.716mil,2695.748mil)(3799.685mil,2695.748mil) on Top Overlay And Pad R25-1(3765.039mil,2655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3559.252mil,4103.898mil)(3559.252mil,4166.102mil) on Top Overlay And Pad R26-1(3589.37mil,4135mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3559.252mil,4103.898mil)(3603.937mil,4103.898mil) on Top Overlay And Pad R26-1(3589.37mil,4135mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3559.252mil,4166.102mil)(3603.937mil,4166.102mil) on Top Overlay And Pad R26-1(3589.37mil,4135mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3635.433mil,4103.898mil)(3680.118mil,4103.898mil) on Top Overlay And Pad R26-2(3650mil,4135mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3635.433mil,4166.102mil)(3680.118mil,4166.102mil) on Top Overlay And Pad R26-2(3650mil,4135mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3680.118mil,4103.898mil)(3680.118mil,4166.102mil) on Top Overlay And Pad R26-2(3650mil,4135mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3845.118mil,4003.898mil)(3845.118mil,4066.102mil) on Top Overlay And Pad R27-1(3815mil,4035mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3800.433mil,4066.102mil)(3845.118mil,4066.102mil) on Top Overlay And Pad R27-1(3815mil,4035mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3800.433mil,4003.898mil)(3845.118mil,4003.898mil) on Top Overlay And Pad R27-1(3815mil,4035mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3724.252mil,4003.898mil)(3724.252mil,4066.102mil) on Top Overlay And Pad R27-2(3754.37mil,4035mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3724.252mil,4066.102mil)(3768.937mil,4066.102mil) on Top Overlay And Pad R27-2(3754.37mil,4035mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3724.252mil,4003.898mil)(3768.937mil,4003.898mil) on Top Overlay And Pad R27-2(3754.37mil,4035mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3724.252mil,4073.898mil)(3724.252mil,4136.102mil) on Top Overlay And Pad R28-1(3754.37mil,4105mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3724.252mil,4073.898mil)(3768.937mil,4073.898mil) on Top Overlay And Pad R28-1(3754.37mil,4105mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3724.252mil,4136.102mil)(3768.937mil,4136.102mil) on Top Overlay And Pad R28-1(3754.37mil,4105mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3845.118mil,4073.898mil)(3845.118mil,4136.102mil) on Top Overlay And Pad R28-2(3815mil,4105mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3800.433mil,4073.898mil)(3845.118mil,4073.898mil) on Top Overlay And Pad R28-2(3815mil,4105mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3800.433mil,4136.102mil)(3845.118mil,4136.102mil) on Top Overlay And Pad R28-2(3815mil,4105mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3724.252mil,4143.898mil)(3724.252mil,4206.102mil) on Top Overlay And Pad R29-1(3754.37mil,4175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3724.252mil,4143.898mil)(3768.937mil,4143.898mil) on Top Overlay And Pad R29-1(3754.37mil,4175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3724.252mil,4206.102mil)(3768.937mil,4206.102mil) on Top Overlay And Pad R29-1(3754.37mil,4175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3845.118mil,4143.898mil)(3845.118mil,4206.102mil) on Top Overlay And Pad R29-2(3815mil,4175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3800.433mil,4143.898mil)(3845.118mil,4143.898mil) on Top Overlay And Pad R29-2(3815mil,4175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3800.433mil,4206.102mil)(3845.118mil,4206.102mil) on Top Overlay And Pad R29-2(3815mil,4175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.59mil < 10mil) Between Track (3550.748mil,2321.102mil)(3579.685mil,2321.102mil) on Top Overlay And Pad S1-2(3580mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.473mil < 10mil) Between Track (3622mil,2403.41mil)(3654.803mil,2403.41mil) on Top Overlay And Pad S1-2(3580mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.258mil < 10mil) Between Track (3622mil,2651.441mil)(3654.803mil,2651.441mil) on Top Overlay And Pad S1-1(3579.214mil,2682.314mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.258mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.223mil < 10mil) Between Track (3595.433mil,2274.646mil)(3595.433mil,2305.354mil) on Top Overlay And Pad U2-1(3642.638mil,2270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.223mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (3689.882mil,2100.512mil)(3689.882mil,2289.488mil) on Top Overlay And Pad U2-1(3642.638mil,2270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (3595.433mil,2188.898mil)(3595.433mil,2251.102mil) on Top Overlay And Pad U2-2(3642.638mil,2220mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (3689.882mil,2100.512mil)(3689.882mil,2289.488mil) on Top Overlay And Pad U2-2(3642.638mil,2220mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (3595.433mil,2118.898mil)(3595.433mil,2181.102mil) on Top Overlay And Pad U2-3(3642.638mil,2170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (3689.882mil,2100.512mil)(3689.882mil,2289.488mil) on Top Overlay And Pad U2-3(3642.638mil,2170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.768mil < 10mil) Between Track (3550.748mil,2118.898mil)(3595.433mil,2118.898mil) on Top Overlay And Pad U2-4(3642.638mil,2120mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (3595.433mil,2118.898mil)(3595.433mil,2181.102mil) on Top Overlay And Pad U2-4(3642.638mil,2120mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (3689.882mil,2100.512mil)(3689.882mil,2289.488mil) on Top Overlay And Pad U2-4(3642.638mil,2120mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (3800.118mil,2100.512mil)(3800.118mil,2289.488mil) on Top Overlay And Pad U2-8(3847.362mil,2270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (3800.118mil,2100.512mil)(3800.118mil,2289.488mil) on Top Overlay And Pad U2-7(3847.362mil,2220mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (3800.118mil,2100.512mil)(3800.118mil,2289.488mil) on Top Overlay And Pad U2-6(3847.362mil,2170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (3800.118mil,2100.512mil)(3800.118mil,2289.488mil) on Top Overlay And Pad U2-5(3847.362mil,2120mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (3924.134mil,2269.882mil)(4315.866mil,2269.882mil) on Top Overlay And Pad U3-1(3945mil,2222.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (3924.134mil,2269.882mil)(4315.866mil,2269.882mil) on Top Overlay And Pad U3-2(3995mil,2222.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (3924.134mil,2269.882mil)(4315.866mil,2269.882mil) on Top Overlay And Pad U3-3(4045mil,2222.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (3924.134mil,2269.882mil)(4315.866mil,2269.882mil) on Top Overlay And Pad U3-4(4095mil,2222.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (3924.134mil,2269.882mil)(4315.866mil,2269.882mil) on Top Overlay And Pad U3-7(4245mil,2222.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (3924.134mil,2269.882mil)(4315.866mil,2269.882mil) on Top Overlay And Pad U3-8(4295mil,2222.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (3924.134mil,2380.118mil)(4315.866mil,2380.118mil) on Top Overlay And Pad U3-16(3945mil,2427.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (3924.134mil,2380.118mil)(4315.866mil,2380.118mil) on Top Overlay And Pad U3-15(3995mil,2427.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (3924.134mil,2380.118mil)(4315.866mil,2380.118mil) on Top Overlay And Pad U3-14(4045mil,2427.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (3924.134mil,2380.118mil)(4315.866mil,2380.118mil) on Top Overlay And Pad U3-13(4095mil,2427.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (3924.134mil,2380.118mil)(4315.866mil,2380.118mil) on Top Overlay And Pad U3-12(4145mil,2427.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (3924.134mil,2380.118mil)(4315.866mil,2380.118mil) on Top Overlay And Pad U3-11(4195mil,2427.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (3924.134mil,2380.118mil)(4315.866mil,2380.118mil) on Top Overlay And Pad U3-10(4245mil,2427.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (3924.134mil,2380.118mil)(4315.866mil,2380.118mil) on Top Overlay And Pad U3-9(4295mil,2427.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (3924.134mil,2269.882mil)(4315.866mil,2269.882mil) on Top Overlay And Pad U3-6(4195mil,2222.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (3924.134mil,2269.882mil)(4315.866mil,2269.882mil) on Top Overlay And Pad U3-5(4145mil,2222.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (3639.37mil,3974.882mil)(3639.37mil,4085.118mil) on Top Overlay And Pad U5-1(3674.803mil,3992.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (3639.37mil,3974.882mil)(3639.37mil,4085.118mil) on Top Overlay And Pad U5-2(3674.803mil,4030mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (3639.37mil,3974.882mil)(3639.37mil,4085.118mil) on Top Overlay And Pad U5-3(3674.803mil,4067.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (3600mil,3974.882mil)(3600mil,4085.118mil) on Top Overlay And Pad U5-4(3564.567mil,4067.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (3600mil,3974.882mil)(3600mil,4085.118mil) on Top Overlay And Pad U5-5(3564.567mil,4030mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (3600mil,3974.882mil)(3600mil,4085.118mil) on Top Overlay And Pad U5-6(3564.567mil,3992.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4751.89mil,2115mil)(4766.575mil,2100.315mil) on Top Overlay And Pad USB1-1(4776.575mil,2095.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.662mil < 10mil) Between Track (4650.236mil,1885.315mil)(4650.236mil,1940mil) on Top Overlay And Pad USB1-0(4670.276mil,1990mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.662mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4678.346mil,1896.89mil)(4678.346mil,2113.11mil) on Top Overlay And Pad USB1-0(4670.276mil,1990mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4650.236mil,1925mil)(4650.236mil,2115mil) on Top Overlay And Pad USB1-0(4670.276mil,1990mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.662mil < 10mil) Between Track (5005.236mil,1885.315mil)(5005.236mil,1945mil) on Top Overlay And Pad USB1-0(4985.236mil,1990mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.662mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4976.575mil,1885.315mil)(4977.126mil,2113.11mil) on Top Overlay And Pad USB1-0(4985.236mil,1990mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5005.236mil,1925mil)(5005.236mil,2115mil) on Top Overlay And Pad USB1-0(4985.236mil,1990mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4891.575mil,2100.315mil)(4906.26mil,2115mil) on Top Overlay And Pad USB1-5(4878.937mil,2095.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.898mil < 10mil) Between Track (3736.063mil,3190.748mil)(3772.284mil,3190.748mil) on Top Overlay And Pad VR2-2(3755mil,3246.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.898mil < 10mil) Between Track (3807.716mil,3190.748mil)(3843.937mil,3190.748mil) on Top Overlay And Pad VR2-2(3755mil,3246.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (3587.008mil,3006.614mil)(3622.441mil,3006.614mil) on Top Overlay And Pad Y2-1(3650mil,2956.418mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (3677.559mil,3006.614mil)(3712.992mil,3006.614mil) on Top Overlay And Pad Y2-1(3650mil,2956.418mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (3587.008mil,2744.803mil)(3622.441mil,2744.803mil) on Top Overlay And Pad Y2-2(3650mil,2795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (3677.559mil,2744.803mil)(3712.992mil,2744.803mil) on Top Overlay And Pad Y2-2(3650mil,2795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3901.102mil,2350.315mil)(3901.102mil,2379.252mil) on Top Overlay And Pad C13-1(3870mil,2364.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3854.646mil,2334.567mil)(3885.354mil,2334.567mil) on Top Overlay And Pad C13-1(3870mil,2364.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3838.898mil,2350.315mil)(3838.898mil,2379.252mil) on Top Overlay And Pad C13-1(3870mil,2364.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3901.102mil,2410.748mil)(3901.102mil,2439.685mil) on Top Overlay And Pad C13-2(3870mil,2425.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3854.646mil,2455.433mil)(3885.354mil,2455.433mil) on Top Overlay And Pad C13-2(3870mil,2425.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3838.898mil,2410.748mil)(3838.898mil,2439.685mil) on Top Overlay And Pad C13-2(3870mil,2425.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4150mil,3715mil)(4385mil,3715mil) on Top Overlay And Pad C2-2(4265mil,3746.102mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4120mil,3765mil)(4415mil,3765mil) on Top Overlay And Pad C2-2(4265mil,3746.102mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4432.835mil,3958.189mil)(4432.835mil,4469.37mil) on Top Overlay And Pad P7-3(4424.961mil,4036.299mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.732mil < 10mil) Between Track (4470mil,3958.189mil)(4470mil,4370.945mil) on Top Overlay And Pad P7-3(4424.961mil,4036.299mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.732mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4432.835mil,3958.189mil)(4787.165mil,3958.189mil) on Top Overlay And Pad P7-3(4424.961mil,4036.299mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :626

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-2(4684.016mil,3072.559mil) on Top Layer And Pad U1-1(4652.52mil,3072.559mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-3(4715.512mil,3072.559mil) on Top Layer And Pad U1-2(4684.016mil,3072.559mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-4(4747.008mil,3072.559mil) on Top Layer And Pad U1-3(4715.512mil,3072.559mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-5(4778.504mil,3072.559mil) on Top Layer And Pad U1-4(4747.008mil,3072.559mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-6(4810mil,3072.559mil) on Top Layer And Pad U1-5(4778.504mil,3072.559mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-7(4841.496mil,3072.559mil) on Top Layer And Pad U1-6(4810mil,3072.559mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-8(4872.992mil,3072.559mil) on Top Layer And Pad U1-7(4841.496mil,3072.559mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-9(4904.488mil,3072.559mil) on Top Layer And Pad U1-8(4872.992mil,3072.559mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-10(4935.984mil,3072.559mil) on Top Layer And Pad U1-9(4904.488mil,3072.559mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-11(4967.48mil,3072.559mil) on Top Layer And Pad U1-10(4935.984mil,3072.559mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-13(5032.441mil,3169.016mil) on Top Layer And Pad U1-12(5032.441mil,3137.52mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-14(5032.441mil,3200.512mil) on Top Layer And Pad U1-13(5032.441mil,3169.016mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-15(5032.441mil,3232.008mil) on Top Layer And Pad U1-14(5032.441mil,3200.512mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-16(5032.441mil,3263.504mil) on Top Layer And Pad U1-15(5032.441mil,3232.008mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-17(5032.441mil,3295mil) on Top Layer And Pad U1-16(5032.441mil,3263.504mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-18(5032.441mil,3326.496mil) on Top Layer And Pad U1-17(5032.441mil,3295mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-19(5032.441mil,3357.992mil) on Top Layer And Pad U1-18(5032.441mil,3326.496mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-20(5032.441mil,3389.488mil) on Top Layer And Pad U1-19(5032.441mil,3357.992mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-21(5032.441mil,3420.984mil) on Top Layer And Pad U1-20(5032.441mil,3389.488mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-22(5032.441mil,3452.48mil) on Top Layer And Pad U1-21(5032.441mil,3420.984mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.252mil < 10mil) Between Via (5085mil,3420.984mil) from Top Layer to Bottom Layer And Pad U1-21(5032.441mil,3420.984mil) on Top Layer [Top Solder] Mask Sliver [1.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-24(4935.984mil,3517.441mil) on Top Layer And Pad U1-23(4967.48mil,3517.441mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-25(4904.488mil,3517.441mil) on Top Layer And Pad U1-24(4935.984mil,3517.441mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-26(4872.992mil,3517.441mil) on Top Layer And Pad U1-25(4904.488mil,3517.441mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-27(4841.496mil,3517.441mil) on Top Layer And Pad U1-26(4872.992mil,3517.441mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-28(4810mil,3517.441mil) on Top Layer And Pad U1-27(4841.496mil,3517.441mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-29(4778.504mil,3517.441mil) on Top Layer And Pad U1-28(4810mil,3517.441mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.252mil < 10mil) Between Via (4810mil,3575mil) from Top Layer to Bottom Layer And Pad U1-28(4810mil,3517.441mil) on Top Layer [Top Solder] Mask Sliver [6.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-30(4747.008mil,3517.441mil) on Top Layer And Pad U1-29(4778.504mil,3517.441mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-31(4715.512mil,3517.441mil) on Top Layer And Pad U1-30(4747.008mil,3517.441mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-32(4684.016mil,3517.441mil) on Top Layer And Pad U1-31(4715.512mil,3517.441mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-33(4652.52mil,3517.441mil) on Top Layer And Pad U1-32(4684.016mil,3517.441mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-35(4587.559mil,3420.984mil) on Top Layer And Pad U1-34(4587.559mil,3452.48mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-36(4587.559mil,3389.488mil) on Top Layer And Pad U1-35(4587.559mil,3420.984mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-37(4587.559mil,3357.992mil) on Top Layer And Pad U1-36(4587.559mil,3389.488mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-38(4587.559mil,3326.496mil) on Top Layer And Pad U1-37(4587.559mil,3357.992mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-39(4587.559mil,3295mil) on Top Layer And Pad U1-38(4587.559mil,3326.496mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-40(4587.559mil,3263.504mil) on Top Layer And Pad U1-39(4587.559mil,3295mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-41(4587.559mil,3232.008mil) on Top Layer And Pad U1-40(4587.559mil,3263.504mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-42(4587.559mil,3200.512mil) on Top Layer And Pad U1-41(4587.559mil,3232.008mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-43(4587.559mil,3169.016mil) on Top Layer And Pad U1-42(4587.559mil,3200.512mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-44(4587.559mil,3137.52mil) on Top Layer And Pad U1-43(4587.559mil,3169.016mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.008mil < 10mil) Between Via (5110mil,3830mil) from Top Layer to Bottom Layer And Pad R9-1(5110mil,3769.685mil) on Top Layer [Top Solder] Mask Sliver [9.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.638mil < 10mil) Between Via (5240mil,2730mil) from Top Layer to Bottom Layer And Pad Py1-1(5218.622mil,2690.709mil) on Top Layer [Top Solder] Mask Sliver [9.638mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.795mil < 10mil) Between Via (5240mil,2730mil) from Top Layer to Bottom Layer And Pad Py1-3(5218.622mil,2769.449mil) on Top Layer [Top Solder] Mask Sliver [9.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.165mil < 10mil) Between Via (5205mil,2770mil) from Top Layer to Bottom Layer And Pad Py1-4(5218.622mil,2808.819mil) on Top Layer [Top Solder] Mask Sliver [9.165mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.528mil < 10mil) Between Via (5205mil,2845mil) from Top Layer to Bottom Layer And Pad Py1-4(5218.622mil,2808.819mil) on Top Layer [Top Solder] Mask Sliver [6.528mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.535mil < 10mil) Between Via (5230mil,2810mil) from Top Layer to Bottom Layer And Pad Py1-5(5218.622mil,2848.189mil) on Top Layer [Top Solder] Mask Sliver [8.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Via (5203.189mil,3656.811mil) from Top Layer to Bottom Layer And Pad Px1-9(5218.622mil,3696.181mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Via (5195.551mil,3735.551mil) from Top Layer to Bottom Layer And Pad Px1-9(5218.622mil,3696.181mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.536mil < 10mil) Between Via (5240mil,3695mil) from Top Layer to Bottom Layer And Pad Px1-8(5218.622mil,3656.811mil) on Top Layer [Top Solder] Mask Sliver [8.536mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Via (5203.189mil,3656.811mil) from Top Layer to Bottom Layer And Pad Px1-7(5218.622mil,3617.441mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.276mil < 10mil) Between Via (5235mil,3615mil) from Top Layer to Bottom Layer And Pad Px1-6(5218.622mil,3578.071mil) on Top Layer [Top Solder] Mask Sliver [7.276mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Via (5200.669mil,3499.331mil) from Top Layer to Bottom Layer And Pad Px1-5(5218.622mil,3538.701mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.646mil < 10mil) Between Via (5200mil,3575mil) from Top Layer to Bottom Layer And Pad Px1-5(5218.622mil,3538.701mil) on Top Layer [Top Solder] Mask Sliver [6.646mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.677mil < 10mil) Between Via (5235mil,3460mil) from Top Layer to Bottom Layer And Pad Px1-4(5218.622mil,3499.331mil) on Top Layer [Top Solder] Mask Sliver [9.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.016mil < 10mil) Between Via (5235mil,3535mil) from Top Layer to Bottom Layer And Pad Px1-4(5218.622mil,3499.331mil) on Top Layer [Top Solder] Mask Sliver [6.016mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Via (5200.669mil,3499.331mil) from Top Layer to Bottom Layer And Pad Px1-3(5218.622mil,3459.961mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.756mil < 10mil) Between Via (5235mil,3460mil) from Top Layer to Bottom Layer And Pad Px1-2(5218.622mil,3420.591mil) on Top Layer [Top Solder] Mask Sliver [9.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U4-47(4072.205mil,3018.898mil) on Top Layer And Pad U4-48(4052.52mil,3018.898mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U4-46(4091.89mil,3018.898mil) on Top Layer And Pad U4-47(4072.205mil,3018.898mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U4-45(4111.575mil,3018.898mil) on Top Layer And Pad U4-46(4091.89mil,3018.898mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U4-44(4131.26mil,3018.898mil) on Top Layer And Pad U4-45(4111.575mil,3018.898mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U4-43(4150.945mil,3018.898mil) on Top Layer And Pad U4-44(4131.26mil,3018.898mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U4-42(4170.63mil,3018.898mil) on Top Layer And Pad U4-43(4150.945mil,3018.898mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U4-41(4190.315mil,3018.898mil) on Top Layer And Pad U4-42(4170.63mil,3018.898mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U4-40(4210mil,3018.898mil) on Top Layer And Pad U4-41(4190.315mil,3018.898mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U4-39(4229.685mil,3018.898mil) on Top Layer And Pad U4-40(4210mil,3018.898mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U4-38(4249.37mil,3018.898mil) on Top Layer And Pad U4-39(4229.685mil,3018.898mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U4-37(4269.055mil,3018.898mil) on Top Layer And Pad U4-38(4249.37mil,3018.898mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U4-35(4320.236mil,2948.032mil) on Top Layer And Pad U4-36(4320.236mil,2967.716mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U4-34(4320.236mil,2928.346mil) on Top Layer And Pad U4-35(4320.236mil,2948.032mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U4-33(4320.236mil,2908.661mil) on Top Layer And Pad U4-34(4320.236mil,2928.346mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U4-32(4320.236mil,2888.976mil) on Top Layer And Pad U4-33(4320.236mil,2908.661mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U4-31(4320.236mil,2869.291mil) on Top Layer And Pad U4-32(4320.236mil,2888.976mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U4-30(4320.236mil,2849.606mil) on Top Layer And Pad U4-31(4320.236mil,2869.291mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U4-29(4320.236mil,2829.921mil) on Top Layer And Pad U4-30(4320.236mil,2849.606mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U4-28(4320.236mil,2810.236mil) on Top Layer And Pad U4-29(4320.236mil,2829.921mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U4-27(4320.236mil,2790.551mil) on Top Layer And Pad U4-28(4320.236mil,2810.236mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U4-26(4320.236mil,2770.866mil) on Top Layer And Pad U4-27(4320.236mil,2790.551mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U4-25(4320.236mil,2751.181mil) on Top Layer And Pad U4-26(4320.236mil,2770.866mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U4-23(4249.37mil,2700mil) on Top Layer And Pad U4-24(4269.055mil,2700mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U4-22(4229.685mil,2700mil) on Top Layer And Pad U4-23(4249.37mil,2700mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U4-21(4210mil,2700mil) on Top Layer And Pad U4-22(4229.685mil,2700mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U4-20(4190.315mil,2700mil) on Top Layer And Pad U4-21(4210mil,2700mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U4-19(4170.63mil,2700mil) on Top Layer And Pad U4-20(4190.315mil,2700mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U4-18(4150.945mil,2700mil) on Top Layer And Pad U4-19(4170.63mil,2700mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U4-17(4131.26mil,2700mil) on Top Layer And Pad U4-18(4150.945mil,2700mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U4-16(4111.575mil,2700mil) on Top Layer And Pad U4-17(4131.26mil,2700mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U4-15(4091.89mil,2700mil) on Top Layer And Pad U4-16(4111.575mil,2700mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U4-14(4072.205mil,2700mil) on Top Layer And Pad U4-15(4091.89mil,2700mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U4-13(4052.52mil,2700mil) on Top Layer And Pad U4-14(4072.205mil,2700mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U4-11(4001.339mil,2770.866mil) on Top Layer And Pad U4-12(4001.339mil,2751.181mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U4-10(4001.339mil,2790.551mil) on Top Layer And Pad U4-11(4001.339mil,2770.866mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U4-9(4001.339mil,2810.236mil) on Top Layer And Pad U4-10(4001.339mil,2790.551mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U4-8(4001.339mil,2829.921mil) on Top Layer And Pad U4-9(4001.339mil,2810.236mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U4-7(4001.339mil,2849.606mil) on Top Layer And Pad U4-8(4001.339mil,2829.921mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U4-6(4001.339mil,2869.291mil) on Top Layer And Pad U4-7(4001.339mil,2849.606mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U4-5(4001.339mil,2888.976mil) on Top Layer And Pad U4-6(4001.339mil,2869.291mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U4-4(4001.339mil,2908.661mil) on Top Layer And Pad U4-5(4001.339mil,2888.976mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U4-3(4001.339mil,2928.346mil) on Top Layer And Pad U4-4(4001.339mil,2908.661mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U4-2(4001.339mil,2948.032mil) on Top Layer And Pad U4-3(4001.339mil,2928.346mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U4-1(4001.339mil,2967.716mil) on Top Layer And Pad U4-2(4001.339mil,2948.032mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U5-2(3674.803mil,4030mil) on Top Layer And Pad U5-1(3674.803mil,3992.599mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Via (3669.685mil,4030mil) from Top Layer to Bottom Layer And Pad U5-1(3674.803mil,3992.599mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U5-3(3674.803mil,4067.402mil) on Top Layer And Pad U5-2(3674.803mil,4030mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Via (3669.685mil,4030mil) from Top Layer to Bottom Layer And Pad U5-3(3674.803mil,4067.402mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U5-5(3564.567mil,4030mil) on Top Layer And Pad U5-4(3564.567mil,4067.402mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U5-6(3564.567mil,3992.599mil) on Top Layer And Pad U5-5(3564.567mil,4030mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Via (3564.567mil,3992.599mil) from Top Layer to Bottom Layer And Pad U5-5(3564.567mil,4030mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.102mil < 10mil) Between Via (3520mil,4030mil) from Top Layer to Bottom Layer And Pad U5-5(3564.567mil,4030mil) on Top Layer [Top Solder] Mask Sliver [3.102mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.764mil < 10mil) Between Pad USB1-2(4802.165mil,2095.315mil) on Top Layer And Pad USB1-1(4776.575mil,2095.315mil) on Top Layer [Top Solder] Mask Sliver [9.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.764mil < 10mil) Between Pad USB1-3(4827.756mil,2095.315mil) on Top Layer And Pad USB1-4(4853.346mil,2095.315mil) on Top Layer [Top Solder] Mask Sliver [9.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.764mil < 10mil) Between Pad USB1-5(4878.937mil,2095.315mil) on Top Layer And Pad USB1-4(4853.346mil,2095.315mil) on Top Layer [Top Solder] Mask Sliver [9.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.764mil < 10mil) Between Pad USB1-2(4802.165mil,2095.315mil) on Top Layer And Pad USB1-3(4827.756mil,2095.315mil) on Top Layer [Top Solder] Mask Sliver [9.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (4831.772mil,2155mil) from Top Layer to Bottom Layer And Via (4798.15mil,2155mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (4987.5mil,4015mil) from Top Layer to Bottom Layer And Via (5047.5mil,4015mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (4687.5mil,3355mil) from Top Layer to Bottom Layer And Via (4747.5mil,3355mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.654mil < 10mil) Between Via (3520mil,4030mil) from Top Layer to Bottom Layer And Via (3484.724mil,4030mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.654mil] / [Bottom Solder] Mask Sliver [3.654mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.429mil < 10mil) Between Via (4745mil,3630mil) from Top Layer to Bottom Layer And Via (4715mil,3655mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.429mil] / [Bottom Solder] Mask Sliver [7.429mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.429mil < 10mil) Between Via (4810mil,3575mil) from Top Layer to Bottom Layer And Via (4780mil,3600mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.429mil] / [Bottom Solder] Mask Sliver [7.429mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (4184.311mil,2100mil) from Top Layer to Bottom Layer And Via (4150.689mil,2100mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
Rule Violations :122

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad P7-2(4610mil,4174.095mil) on Multi-Layer Actual Slot Hole Width = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad P7-1(4610mil,3930mil) on Multi-Layer Actual Slot Hole Width = 118.11mil
Rule Violations :2

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=50mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0


Violations Detected : 752
Time Elapsed        : 00:00:04