rfu:0.0965973416745
onechip:0.0767825023566
reconfigurable:0.0242412693272
fpga:0.0192759602795
blt:0.0186593229529
instructions:0.0171593198055
instruction:0.013604043604
configuration:0.0111227381905
fir:0.00988199572593
rbt:0.00821010209926
sim:0.00757019821836
jpeg:0.00683990562205
outorder:0.00629984603592
speedup:0.00603582363266
addr:0.00578278808384
pipeline:0.00567948319328
oc:0.00555371608643
configurations:0.00541662855438
max_inputs:0.00495370982946
cpu:0.00470804430445
stalls:0.00454759620933
29x:0.00447823750869
simplescalar:0.00418509338558
07x:0.00412809152455
33x:0.00412809152455
fpgas:0.00412138831112
dst:0.00411284637577
simulator:0.00395784166539
wr:0.00378636239593
writes:0.00370211066011
the rfu:0.0325773213788
the onechip:0.019003437471
sim onechip:0.0162886606894
rfu instructions:0.0144788095017
rfu instruction:0.0144788095017
the fpga:0.0140012569048
the blt:0.0135738839079
order issue:0.0117652670822
onechip s:0.0117640327201
the reconfigurable:0.01067393107
an rfu:0.00995418153243
reconfigurable unit:0.00995418153243
the configuration:0.00851725802399
speedup obtained:0.00733832761063
onechip architecture:0.00723940475086
reconfigurable processors:0.00671812352246
rfu is:0.006334479157
in onechip:0.006334479157
destination block:0.006334479157
fir filter:0.00577395087139
instructions are:0.00575702623684
memory consistency:0.00567559965029
of order:0.00565688809616
dynamic scheduling:0.00543571844854
fpga controller:0.00542955356314
rfu writes:0.00542955356314
prevent rfu:0.00542955356314
the rbt:0.00542955356314
rfu in:0.00542955356314
performance improvement:0.00500121242336
of order issue:0.0116625061283
out of order:0.0101090345438
of the onechip:0.00665952323992
the reconfigurable unit:0.00665952323992
the onechip architecture:0.00665952323992
the rfu is:0.00570816277707
memory consistency scheme:0.00570816277707
reconfigurable functional unit:0.00523291341861
speedup obtained by:0.00510234643114
the speedup obtained:0.00510234643114
for reconfigurable processors:0.00495484158862
in the blt:0.00475680231423
sim onechip s:0.00475680231423
blt instruction stalls:0.00475680231423
in the rfu:0.00475680231423
the rfu in:0.00475680231423
the memory interface:0.00475680231423
the fir filter:0.00436076118217
the performance improvement:0.00393418625552
rfu in onechip:0.00380544185138
reconfigurable unit to:0.00380544185138
fir filter kernel:0.00380544185138
prevent rfu writes:0.00380544185138
and destination block:0.00380544185138
now been extended:0.00380544185138
fir oc c:0.00380544185138
and the reconfigurable:0.00380544185138
the fpga controller:0.00380544185138
onechip s pipeline:0.00380544185138
of the rfu:0.00380544185138
