Protel Design System Design Rule Check
PCB File : E:\STUDY\2023_1\Do_an_2\Mach_Sensor_Doan2\PCB_Project\Sensor.PcbDoc
Date     : 12/19/2023
Time     : 9:11:09 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=5mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=25mil) (Preferred=15mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-1(3428.576mil,2534.538mil) on Top Layer And Pad U3-2(3414.656mil,2520.619mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-10(3303.301mil,2409.263mil) on Top Layer And Pad U3-9(3317.22mil,2423.182mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-11(3289.381mil,2395.344mil) on Top Layer And Pad U3-12(3275.462mil,2381.424mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-13(3275.462mil,2298.576mil) on Top Layer And Pad U3-14(3289.381mil,2284.656mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-15(3303.301mil,2270.737mil) on Top Layer And Pad U3-16(3317.22mil,2256.818mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-16(3317.22mil,2256.818mil) on Top Layer And Pad U3-17(3331.14mil,2242.898mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-18(3345.059mil,2228.979mil) on Top Layer And Pad U3-19(3358.979mil,2215.059mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-2(3414.656mil,2520.619mil) on Top Layer And Pad U3-3(3400.737mil,2506.699mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-20(3372.898mil,2201.14mil) on Top Layer And Pad U3-21(3386.818mil,2187.22mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-22(3400.737mil,2173.301mil) on Top Layer And Pad U3-23(3414.656mil,2159.381mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-23(3414.656mil,2159.381mil) on Top Layer And Pad U3-24(3428.576mil,2145.462mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-25(3511.424mil,2145.462mil) on Top Layer And Pad U3-26(3525.344mil,2159.381mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-27(3539.263mil,2173.301mil) on Top Layer And Pad U3-28(3553.182mil,2187.22mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-29(3567.102mil,2201.14mil) on Top Layer And Pad U3-30(3581.021mil,2215.059mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-30(3581.021mil,2215.059mil) on Top Layer And Pad U3-31(3594.941mil,2228.979mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-32(3608.86mil,2242.898mil) on Top Layer And Pad U3-33(3622.78mil,2256.818mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-37(3664.538mil,2381.424mil) on Top Layer And Pad U3-38(3650.619mil,2395.344mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-4(3386.818mil,2492.78mil) on Top Layer And Pad U3-5(3372.898mil,2478.86mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-44(3567.102mil,2478.86mil) on Top Layer And Pad U3-45(3553.182mil,2492.78mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-6(3358.979mil,2464.941mil) on Top Layer And Pad U3-7(3345.059mil,2451.021mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-8(3331.14mil,2437.102mil) on Top Layer And Pad U3-9(3317.22mil,2423.182mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
Rule Violations :21

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1750mil,1389.016mil) on Top Overlay And Pad C24-1(1750mil,1300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1750mil,1389.016mil) on Top Overlay And Pad C24-2(1750mil,1480mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.272mil < 10mil) Between Arc (2427.947mil,1321.21mil) on Top Overlay And Pad VR1-1(2480mil,1375mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3024.172mil,3055mil) on Top Overlay And Pad SW1-2(3125mil,3055mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Area Fill (1734.252mil,1351.614mil) (1765.748mil,1509.094mil) on Top Overlay And Pad C24-2(1750mil,1480mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C10-1(1890mil,3425mil) on Top Layer And Track (1760mil,3390mil)(1855mil,3390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C10-1(1890mil,3425mil) on Top Layer And Track (1854.441mil,3390mil)(1920mil,3390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C10-1(1890mil,3425mil) on Top Layer And Track (1854.441mil,3460mil)(1920mil,3460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C10-1(1890mil,3425mil) on Top Layer And Track (1920mil,3390mil)(1920mil,3460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C10-2(1790mil,3425mil) on Top Layer And Track (1760mil,3390mil)(1760mil,3460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C10-2(1790mil,3425mil) on Top Layer And Track (1760mil,3390mil)(1855mil,3390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C10-2(1790mil,3425mil) on Top Layer And Track (1760mil,3460mil)(1853mil,3460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C1-1(3586mil,4020mil) on Top Layer And Track (3551mil,3990mil)(3551mil,4055.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C1-1(3586mil,4020mil) on Top Layer And Track (3551mil,3990mil)(3621mil,3990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C1-1(3586mil,4020mil) on Top Layer And Track (3551mil,4055mil)(3551mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C1-1(3586mil,4020mil) on Top Layer And Track (3621mil,3990mil)(3621mil,4055.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C11-1(1529mil,3120mil) on Top Layer And Track (1494mil,3084.441mil)(1494mil,3150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C11-1(1529mil,3120mil) on Top Layer And Track (1494mil,3150mil)(1564mil,3150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C11-1(1529mil,3120mil) on Top Layer And Track (1564mil,2990mil)(1564mil,3085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C11-1(1529mil,3120mil) on Top Layer And Track (1564mil,3084.441mil)(1564mil,3150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C11-2(1529mil,3020mil) on Top Layer And Track (1494mil,2990mil)(1494mil,3083mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C11-2(1529mil,3020mil) on Top Layer And Track (1494mil,2990mil)(1564mil,2990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C11-2(1529mil,3020mil) on Top Layer And Track (1564mil,2990mil)(1564mil,3085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C1-2(3586mil,4120mil) on Top Layer And Track (3551mil,4055mil)(3551mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C1-2(3586mil,4120mil) on Top Layer And Track (3551mil,4150mil)(3621mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C1-2(3586mil,4120mil) on Top Layer And Track (3621mil,4057mil)(3621mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C15-2(3090mil,2834mil) on Top Layer And Track (3025mil,2869mil)(3120mil,2869mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C15-2(3090mil,2834mil) on Top Layer And Track (3027mil,2799mil)(3120mil,2799mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C15-2(3090mil,2834mil) on Top Layer And Track (3120mil,2799mil)(3120mil,2869mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C16-1(2136mil,2515mil) on Top Layer And Track (2101mil,2485mil)(2101mil,2550.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C16-1(2136mil,2515mil) on Top Layer And Track (2101mil,2485mil)(2171mil,2485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C16-1(2136mil,2515mil) on Top Layer And Track (2101mil,2550mil)(2101mil,2645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C16-1(2136mil,2515mil) on Top Layer And Track (2171mil,2485mil)(2171mil,2550.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C16-2(2136mil,2615mil) on Top Layer And Track (2101mil,2550mil)(2101mil,2645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C16-2(2136mil,2615mil) on Top Layer And Track (2101mil,2645mil)(2171mil,2645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C16-2(2136mil,2615mil) on Top Layer And Track (2171mil,2552mil)(2171mil,2645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C17-1(2021mil,2510mil) on Top Layer And Track (1986mil,2480mil)(1986mil,2545.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C17-1(2021mil,2510mil) on Top Layer And Track (1986mil,2480mil)(2056mil,2480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C17-1(2021mil,2510mil) on Top Layer And Track (1986mil,2545mil)(1986mil,2640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C17-1(2021mil,2510mil) on Top Layer And Track (2056mil,2480mil)(2056mil,2545.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C17-2(2021mil,2610mil) on Top Layer And Track (1986mil,2545mil)(1986mil,2640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C17-2(2021mil,2610mil) on Top Layer And Track (1986mil,2640mil)(2056mil,2640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C17-2(2021mil,2610mil) on Top Layer And Track (2056mil,2547mil)(2056mil,2640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C21-2(2234mil,1300mil) on Top Layer And Track (2199mil,1270mil)(2199mil,1363mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C21-2(2234mil,1300mil) on Top Layer And Track (2199mil,1270mil)(2269mil,1270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C21-2(2234mil,1300mil) on Top Layer And Track (2269mil,1270mil)(2269mil,1365mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C2-2(2285mil,3894mil) on Bottom Layer And Track (2255mil,3859mil)(2255mil,3929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C2-2(2285mil,3894mil) on Bottom Layer And Track (2255mil,3859mil)(2348mil,3859mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C2-2(2285mil,3894mil) on Bottom Layer And Track (2255mil,3929mil)(2350mil,3929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C22-1(2088.218mil,1400mil) on Top Layer And Track (2053.218mil,1364.441mil)(2053.218mil,1430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C22-1(2088.218mil,1400mil) on Top Layer And Track (2053.218mil,1430mil)(2123.218mil,1430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C22-1(2088.218mil,1400mil) on Top Layer And Track (2123.218mil,1270mil)(2123.218mil,1365mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C22-1(2088.218mil,1400mil) on Top Layer And Track (2123.218mil,1364.441mil)(2123.218mil,1430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C22-2(2088.218mil,1300mil) on Top Layer And Track (2053.218mil,1270mil)(2053.218mil,1363mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C22-2(2088.218mil,1300mil) on Top Layer And Track (2053.218mil,1270mil)(2123.218mil,1270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C22-2(2088.218mil,1300mil) on Top Layer And Track (2123.218mil,1270mil)(2123.218mil,1365mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.014mil < 10mil) Between Pad C24-1(1750mil,1300mil) on Top Layer And Text "+" (1737.205mil,1305.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.014mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C24-1(1750mil,1300mil) on Top Layer And Track (1645.669mil,1283.701mil)(1750mil,1283.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C24-1(1750mil,1300mil) on Top Layer And Track (1750mil,1283.701mil)(1854.331mil,1283.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C24-2(1750mil,1480mil) on Top Layer And Track (1645.669mil,1492.362mil)(1854.331mil,1492.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C25-1(4181mil,1550mil) on Top Layer And Track (4146mil,1520mil)(4146mil,1585.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C25-1(4181mil,1550mil) on Top Layer And Track (4146mil,1520mil)(4216mil,1520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C25-1(4181mil,1550mil) on Top Layer And Track (4146mil,1585mil)(4146mil,1680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C25-1(4181mil,1550mil) on Top Layer And Track (4216mil,1520mil)(4216mil,1585.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C27-1(4924mil,1650mil) on Top Layer And Track (4889mil,1614.441mil)(4889mil,1680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C27-1(4924mil,1650mil) on Top Layer And Track (4889mil,1680mil)(4959mil,1680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C27-1(4924mil,1650mil) on Top Layer And Track (4959mil,1520mil)(4959mil,1615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C27-1(4924mil,1650mil) on Top Layer And Track (4959mil,1614.441mil)(4959mil,1680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C27-2(4924mil,1550mil) on Top Layer And Track (4889mil,1520mil)(4889mil,1613mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C27-2(4924mil,1550mil) on Top Layer And Track (4889mil,1520mil)(4959mil,1520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C27-2(4924mil,1550mil) on Top Layer And Track (4959mil,1520mil)(4959mil,1615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C33-1(5061mil,3700mil) on Top Layer And Track (5026mil,3670mil)(5026mil,3735.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C33-1(5061mil,3700mil) on Top Layer And Track (5026mil,3670mil)(5096mil,3670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C33-1(5061mil,3700mil) on Top Layer And Track (5026mil,3735mil)(5026mil,3830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C33-1(5061mil,3700mil) on Top Layer And Track (5096mil,3670mil)(5096mil,3735.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C33-2(5061mil,3800mil) on Top Layer And Track (5026mil,3735mil)(5026mil,3830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C33-2(5061mil,3800mil) on Top Layer And Track (5026mil,3830mil)(5096mil,3830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C33-2(5061mil,3800mil) on Top Layer And Track (5096mil,3737mil)(5096mil,3830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C34-1(3548.937mil,2911.811mil) on Top Layer And Track (3418.937mil,2876.811mil)(3513.937mil,2876.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C34-1(3548.937mil,2911.811mil) on Top Layer And Track (3513.378mil,2876.811mil)(3578.937mil,2876.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C34-1(3548.937mil,2911.811mil) on Top Layer And Track (3513.378mil,2946.811mil)(3578.937mil,2946.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C34-1(3548.937mil,2911.811mil) on Top Layer And Track (3578.937mil,2876.811mil)(3578.937mil,2946.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C34-2(3448.937mil,2911.811mil) on Top Layer And Text "C36" (3425mil,2883mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C34-2(3448.937mil,2911.811mil) on Top Layer And Track (3418.937mil,2876.811mil)(3418.937mil,2946.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C34-2(3448.937mil,2911.811mil) on Top Layer And Track (3418.937mil,2876.811mil)(3513.937mil,2876.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C34-2(3448.937mil,2911.811mil) on Top Layer And Track (3418.937mil,2946.811mil)(3511.937mil,2946.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C36-1(3548.937mil,2813.937mil) on Top Layer And Track (3418.937mil,2778.937mil)(3513.937mil,2778.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C36-1(3548.937mil,2813.937mil) on Top Layer And Track (3513.378mil,2778.937mil)(3578.937mil,2778.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C36-1(3548.937mil,2813.937mil) on Top Layer And Track (3513.378mil,2848.937mil)(3578.937mil,2848.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C36-1(3548.937mil,2813.937mil) on Top Layer And Track (3578.937mil,2778.937mil)(3578.937mil,2848.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C36-2(3448.937mil,2813.937mil) on Top Layer And Track (3418.937mil,2778.937mil)(3418.937mil,2848.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C36-2(3448.937mil,2813.937mil) on Top Layer And Track (3418.937mil,2778.937mil)(3513.937mil,2778.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C36-2(3448.937mil,2813.937mil) on Top Layer And Track (3418.937mil,2848.937mil)(3511.937mil,2848.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C37-1(3548.937mil,3107.559mil) on Top Layer And Track (3418.937mil,3072.559mil)(3513.937mil,3072.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C37-1(3548.937mil,3107.559mil) on Top Layer And Track (3513.378mil,3072.559mil)(3578.937mil,3072.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C37-1(3548.937mil,3107.559mil) on Top Layer And Track (3513.378mil,3142.559mil)(3578.937mil,3142.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C37-1(3548.937mil,3107.559mil) on Top Layer And Track (3578.937mil,3072.559mil)(3578.937mil,3142.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C37-2(3448.937mil,3107.559mil) on Top Layer And Text "C40" (3425mil,3079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C37-2(3448.937mil,3107.559mil) on Top Layer And Track (3418.937mil,3072.559mil)(3418.937mil,3142.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C37-2(3448.937mil,3107.559mil) on Top Layer And Track (3418.937mil,3072.559mil)(3513.937mil,3072.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C37-2(3448.937mil,3107.559mil) on Top Layer And Track (3418.937mil,3142.559mil)(3511.937mil,3142.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C40-1(3548.937mil,3009.685mil) on Top Layer And Track (3418.937mil,2974.685mil)(3513.937mil,2974.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C40-1(3548.937mil,3009.685mil) on Top Layer And Track (3513.378mil,2974.685mil)(3578.937mil,2974.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C40-1(3548.937mil,3009.685mil) on Top Layer And Track (3513.378mil,3044.685mil)(3578.937mil,3044.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C40-1(3548.937mil,3009.685mil) on Top Layer And Track (3578.937mil,2974.685mil)(3578.937mil,3044.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C40-2(3448.937mil,3009.685mil) on Top Layer And Text "C34" (3425mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C40-2(3448.937mil,3009.685mil) on Top Layer And Track (3418.937mil,2974.685mil)(3418.937mil,3044.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C40-2(3448.937mil,3009.685mil) on Top Layer And Track (3418.937mil,2974.685mil)(3513.937mil,2974.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C40-2(3448.937mil,3009.685mil) on Top Layer And Track (3418.937mil,3044.685mil)(3511.937mil,3044.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C4-1(3729mil,4115mil) on Top Layer And Track (3694mil,4079.441mil)(3694mil,4145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C4-1(3729mil,4115mil) on Top Layer And Track (3694mil,4145mil)(3764mil,4145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C4-1(3729mil,4115mil) on Top Layer And Track (3764mil,3985mil)(3764mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C4-1(3729mil,4115mil) on Top Layer And Track (3764mil,4079.441mil)(3764mil,4145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C4-2(3729mil,4015mil) on Top Layer And Track (3694mil,3985mil)(3694mil,4078mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C4-2(3729mil,4015mil) on Top Layer And Track (3694mil,3985mil)(3764mil,3985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C4-2(3729mil,4015mil) on Top Layer And Track (3764mil,3985mil)(3764mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C5-1(1786mil,3020mil) on Top Layer And Track (1751mil,2990mil)(1751mil,3055.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C5-1(1786mil,3020mil) on Top Layer And Track (1751mil,2990mil)(1821mil,2990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C5-1(1786mil,3020mil) on Top Layer And Track (1751mil,3055mil)(1751mil,3150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C5-1(1786mil,3020mil) on Top Layer And Track (1821mil,2990mil)(1821mil,3055.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C5-2(1786mil,3120mil) on Top Layer And Track (1751mil,3055mil)(1751mil,3150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C5-2(1786mil,3120mil) on Top Layer And Track (1751mil,3150mil)(1821mil,3150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C5-2(1786mil,3120mil) on Top Layer And Track (1821mil,3057mil)(1821mil,3150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C7-1(2265mil,3406mil) on Top Layer And Track (2135mil,3371mil)(2230mil,3371mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C7-1(2265mil,3406mil) on Top Layer And Track (2229.441mil,3371mil)(2295mil,3371mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C7-1(2265mil,3406mil) on Top Layer And Track (2229.441mil,3441mil)(2295mil,3441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C7-1(2265mil,3406mil) on Top Layer And Track (2295mil,3371mil)(2295mil,3441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.451mil < 10mil) Between Pad C7-2(2165mil,3406mil) on Top Layer And Text "R5" (2142mil,3336mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C7-2(2165mil,3406mil) on Top Layer And Track (2135mil,3371mil)(2135mil,3441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C7-2(2165mil,3406mil) on Top Layer And Track (2135mil,3371mil)(2230mil,3371mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C7-2(2165mil,3406mil) on Top Layer And Track (2135mil,3441mil)(2228mil,3441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C8-1(1595mil,3535mil) on Top Layer And Track (1565mil,3500mil)(1565mil,3570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C8-1(1595mil,3535mil) on Top Layer And Track (1565mil,3500mil)(1630.559mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C8-1(1595mil,3535mil) on Top Layer And Track (1565mil,3570mil)(1630.559mil,3570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C8-1(1595mil,3535mil) on Top Layer And Track (1630mil,3570mil)(1725mil,3570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C8-2(1695mil,3535mil) on Top Layer And Track (1630mil,3570mil)(1725mil,3570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C8-2(1695mil,3535mil) on Top Layer And Track (1632mil,3500mil)(1725mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C8-2(1695mil,3535mil) on Top Layer And Track (1725mil,3500mil)(1725mil,3570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.48mil < 10mil) Between Pad D3-1(1431.417mil,2515mil) on Top Layer And Track (1385mil,2455mil)(1385mil,2575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.379mil < 10mil) Between Pad D3-2(1608.583mil,2515mil) on Top Layer And Track (1636mil,2575mil)(1653.543mil,2557.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.379mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.086mil < 10mil) Between Pad D3-2(1608.583mil,2515mil) on Top Layer And Track (1637mil,2455mil)(1653.543mil,2471.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.086mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.023mil < 10mil) Between Pad D3-2(1608.583mil,2515mil) on Top Layer And Track (1653.543mil,2471.543mil)(1653.543mil,2515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.023mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.023mil < 10mil) Between Pad D3-2(1608.583mil,2515mil) on Top Layer And Track (1653.543mil,2515mil)(1653.543mil,2557.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.023mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D4-2(4695mil,2209.764mil) on Multi-Layer And Track (4695mil,2150mil)(4695mil,2210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-2(4695mil,3359.764mil) on Multi-Layer And Track (4695mil,3300mil)(4695mil,3360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.587mil < 10mil) Between Pad K1-COIL2(4958.779mil,1893.78mil) on Multi-Layer And Text "R24" (4888mil,1816mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.15mil < 10mil) Between Pad L1-1(2764.37mil,4103.779mil) on Top Layer And Track (2727.992mil,3863.78mil)(2727.992mil,3898.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.15mil < 10mil) Between Pad L1-1(2764.37mil,4103.779mil) on Top Layer And Track (2727.992mil,4308.779mil)(2727.992mil,4340.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad L1-2(3165mil,4100mil) on Top Layer And Track (3204.37mil,3863.78mil)(3204.37mil,3893.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.929mil < 10mil) Between Pad L1-2(3165mil,4100mil) on Top Layer And Track (3204.37mil,4308.779mil)(3204.37mil,4340.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.929mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.15mil < 10mil) Between Pad L2-1(2064.37mil,2168.78mil) on Top Layer And Track (2027.992mil,1928.78mil)(2027.992mil,1963.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.15mil < 10mil) Between Pad L2-1(2064.37mil,2168.78mil) on Top Layer And Track (2027.992mil,2373.78mil)(2027.992mil,2405.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad L2-2(2465mil,2165mil) on Top Layer And Track (2504.37mil,1928.78mil)(2504.37mil,1958.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.929mil < 10mil) Between Pad L2-2(2465mil,2165mil) on Top Layer And Track (2504.37mil,2373.78mil)(2504.37mil,2405.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.929mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-1(1805mil,4020mil) on Top Layer And Track (1770mil,3930mil)(1770mil,4020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-1(1805mil,4020mil) on Top Layer And Track (1770mil,4020mil)(1775mil,4020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-1(1805mil,4020mil) on Top Layer And Track (1835mil,4020mil)(1840mil,4020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-1(1805mil,4020mil) on Top Layer And Track (1840mil,3930mil)(1840mil,4020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-2(1805mil,3930mil) on Top Layer And Track (1770mil,3930mil)(1770mil,4020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-2(1805mil,3930mil) on Top Layer And Track (1770mil,3930mil)(1775mil,3930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-2(1805mil,3930mil) on Top Layer And Track (1835mil,3930mil)(1840mil,3930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-2(1805mil,3930mil) on Top Layer And Track (1840mil,3930mil)(1840mil,4020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-1(2160mil,4020mil) on Top Layer And Track (2125mil,3930mil)(2125mil,4020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-1(2160mil,4020mil) on Top Layer And Track (2125mil,4020mil)(2130mil,4020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-1(2160mil,4020mil) on Top Layer And Track (2190mil,4020mil)(2195mil,4020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-1(2160mil,4020mil) on Top Layer And Track (2195mil,3930mil)(2195mil,4020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-2(2160mil,3930mil) on Top Layer And Track (2125mil,3930mil)(2125mil,4020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-2(2160mil,3930mil) on Top Layer And Track (2125mil,3930mil)(2130mil,3930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-2(2160mil,3930mil) on Top Layer And Track (2190mil,3930mil)(2195mil,3930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-2(2160mil,3930mil) on Top Layer And Track (2195mil,3930mil)(2195mil,4020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-1(2870.75mil,1913.5mil) on Top Layer And Track (2835.75mil,1913.5mil)(2835.75mil,2003.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-1(2870.75mil,1913.5mil) on Top Layer And Track (2835.75mil,1913.5mil)(2840.75mil,1913.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-1(2870.75mil,1913.5mil) on Top Layer And Track (2900.75mil,1913.5mil)(2905.75mil,1913.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-1(2870.75mil,1913.5mil) on Top Layer And Track (2905.75mil,1913.5mil)(2905.75mil,2003.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-2(2870.75mil,2003.5mil) on Top Layer And Track (2835.75mil,1913.5mil)(2835.75mil,2003.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-2(2870.75mil,2003.5mil) on Top Layer And Track (2835.75mil,2003.5mil)(2840.75mil,2003.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-2(2870.75mil,2003.5mil) on Top Layer And Track (2900.75mil,2003.5mil)(2905.75mil,2003.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-2(2870.75mil,2003.5mil) on Top Layer And Track (2905.75mil,1913.5mil)(2905.75mil,2003.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED4-1(2735mil,1913.5mil) on Top Layer And Track (2700mil,1913.5mil)(2700mil,2003.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED4-1(2735mil,1913.5mil) on Top Layer And Track (2700mil,1913.5mil)(2705mil,1913.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED4-1(2735mil,1913.5mil) on Top Layer And Track (2765mil,1913.5mil)(2770mil,1913.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED4-1(2735mil,1913.5mil) on Top Layer And Track (2770mil,1913.5mil)(2770mil,2003.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED4-2(2735mil,2003.5mil) on Top Layer And Track (2700mil,1913.5mil)(2700mil,2003.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED4-2(2735mil,2003.5mil) on Top Layer And Track (2700mil,2003.5mil)(2705mil,2003.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED4-2(2735mil,2003.5mil) on Top Layer And Track (2765mil,2003.5mil)(2770mil,2003.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED4-2(2735mil,2003.5mil) on Top Layer And Track (2770mil,1913.5mil)(2770mil,2003.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad LED5-2(1940mil,1650mil) on Top Layer And Track (1907mil,1528mil)(1907mil,1682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.063mil < 10mil) Between Pad LED5-2(1940mil,1650mil) on Top Layer And Track (1908mil,1682mil)(1973mil,1682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad LED5-2(1940mil,1650mil) on Top Layer And Track (1973mil,1528mil)(1973mil,1682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R10-1(1905mil,3929.998mil) on Top Layer And Track (1872mil,3905mil)(1872mil,4045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R10-1(1905mil,3929.998mil) on Top Layer And Track (1872mil,3905mil)(1939mil,3905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-1(1905mil,3929.998mil) on Top Layer And Track (1880mil,3957.998mil)(1880mil,3991.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-1(1905mil,3929.998mil) on Top Layer And Track (1930mil,3957.998mil)(1930mil,3991.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R10-1(1905mil,3929.998mil) on Top Layer And Track (1939mil,3905mil)(1939mil,4045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R10-2(1905mil,4019.998mil) on Top Layer And Track (1872mil,3905mil)(1872mil,4045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R10-2(1905mil,4019.998mil) on Top Layer And Track (1872mil,4045mil)(1939mil,4045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-2(1905mil,4019.998mil) on Top Layer And Track (1880mil,3957.998mil)(1880mil,3991.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-2(1905mil,4019.998mil) on Top Layer And Track (1930mil,3957.998mil)(1930mil,3991.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R10-2(1905mil,4019.998mil) on Top Layer And Track (1939mil,3905mil)(1939mil,4045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-1(2036.833mil,3931.498mil) on Top Layer And Track (2003.833mil,3906.5mil)(2003.833mil,4046.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R11-1(2036.833mil,3931.498mil) on Top Layer And Track (2003.833mil,3906.5mil)(2070.833mil,3906.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-1(2036.833mil,3931.498mil) on Top Layer And Track (2011.833mil,3959.498mil)(2011.833mil,3993.498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-1(2036.833mil,3931.498mil) on Top Layer And Track (2061.833mil,3959.498mil)(2061.833mil,3993.498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-1(2036.833mil,3931.498mil) on Top Layer And Track (2070.833mil,3906.5mil)(2070.833mil,4046.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-2(2036.833mil,4021.498mil) on Top Layer And Track (2003.833mil,3906.5mil)(2003.833mil,4046.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R11-2(2036.833mil,4021.498mil) on Top Layer And Track (2003.833mil,4046.5mil)(2070.833mil,4046.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-2(2036.833mil,4021.498mil) on Top Layer And Track (2011.833mil,3959.498mil)(2011.833mil,3993.498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-2(2036.833mil,4021.498mil) on Top Layer And Track (2061.833mil,3959.498mil)(2061.833mil,3993.498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-2(2036.833mil,4021.498mil) on Top Layer And Track (2070.833mil,3906.5mil)(2070.833mil,4046.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R14-1(2994.998mil,2705mil) on Top Layer And Track (2970mil,2671mil)(2970mil,2738mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R14-1(2994.998mil,2705mil) on Top Layer And Track (2970mil,2671mil)(3110mil,2671mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R14-1(2994.998mil,2705mil) on Top Layer And Track (2970mil,2738mil)(3110mil,2738mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-1(2994.998mil,2705mil) on Top Layer And Track (3022.998mil,2680mil)(3056.998mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-1(2994.998mil,2705mil) on Top Layer And Track (3022.998mil,2730mil)(3056.998mil,2730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R14-2(3084.998mil,2705mil) on Top Layer And Track (2970mil,2671mil)(3110mil,2671mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R14-2(3084.998mil,2705mil) on Top Layer And Track (2970mil,2738mil)(3110mil,2738mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-2(3084.998mil,2705mil) on Top Layer And Track (3022.998mil,2680mil)(3056.998mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-2(3084.998mil,2705mil) on Top Layer And Track (3022.998mil,2730mil)(3056.998mil,2730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R14-2(3084.998mil,2705mil) on Top Layer And Track (3110mil,2671mil)(3110mil,2738mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R18-1(2740mil,2215.002mil) on Top Layer And Track (2706mil,2100mil)(2706mil,2240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R18-1(2740mil,2215.002mil) on Top Layer And Track (2706mil,2240mil)(2773mil,2240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-1(2740mil,2215.002mil) on Top Layer And Track (2715mil,2153.002mil)(2715mil,2187.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-1(2740mil,2215.002mil) on Top Layer And Track (2765mil,2153.002mil)(2765mil,2187.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R18-1(2740mil,2215.002mil) on Top Layer And Track (2773mil,2100mil)(2773mil,2240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R2-1(2152.112mil,3774.02mil) on Top Layer And Track (2127.114mil,3740.02mil)(2127.114mil,3807.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-1(2152.112mil,3774.02mil) on Top Layer And Track (2127.114mil,3740.02mil)(2267.114mil,3740.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-1(2152.112mil,3774.02mil) on Top Layer And Track (2127.114mil,3807.02mil)(2267.114mil,3807.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-1(2152.112mil,3774.02mil) on Top Layer And Track (2180.112mil,3749.02mil)(2214.112mil,3749.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-1(2152.112mil,3774.02mil) on Top Layer And Track (2180.112mil,3799.02mil)(2214.112mil,3799.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R21-1(5240.002mil,2570mil) on Top Layer And Track (5125mil,2537mil)(5265mil,2537mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R21-1(5240.002mil,2570mil) on Top Layer And Track (5125mil,2604mil)(5265mil,2604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-1(5240.002mil,2570mil) on Top Layer And Track (5178.002mil,2545mil)(5212.002mil,2545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-1(5240.002mil,2570mil) on Top Layer And Track (5178.002mil,2595mil)(5212.002mil,2595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R21-1(5240.002mil,2570mil) on Top Layer And Track (5265mil,2537mil)(5265mil,2604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R21-2(5150.002mil,2570mil) on Top Layer And Track (5125mil,2537mil)(5125mil,2604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R21-2(5150.002mil,2570mil) on Top Layer And Track (5125mil,2537mil)(5265mil,2537mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R21-2(5150.002mil,2570mil) on Top Layer And Track (5125mil,2604mil)(5265mil,2604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-2(5150.002mil,2570mil) on Top Layer And Track (5178.002mil,2545mil)(5212.002mil,2545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-2(5150.002mil,2570mil) on Top Layer And Track (5178.002mil,2595mil)(5212.002mil,2595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-2(2242.112mil,3774.02mil) on Top Layer And Track (2127.114mil,3740.02mil)(2267.114mil,3740.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-2(2242.112mil,3774.02mil) on Top Layer And Track (2127.114mil,3807.02mil)(2267.114mil,3807.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-2(2242.112mil,3774.02mil) on Top Layer And Track (2180.112mil,3749.02mil)(2214.112mil,3749.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-2(2242.112mil,3774.02mil) on Top Layer And Track (2180.112mil,3799.02mil)(2214.112mil,3799.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R2-2(2242.112mil,3774.02mil) on Top Layer And Track (2267.114mil,3740.02mil)(2267.114mil,3807.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.342mil < 10mil) Between Pad R22-1(5240.002mil,2765mil) on Top Layer And Text "R23" (5132mil,2736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.342mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R22-1(5240.002mil,2765mil) on Top Layer And Track (5125mil,2732mil)(5265mil,2732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R22-1(5240.002mil,2765mil) on Top Layer And Track (5125mil,2799mil)(5265mil,2799mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-1(5240.002mil,2765mil) on Top Layer And Track (5178.002mil,2740mil)(5212.002mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-1(5240.002mil,2765mil) on Top Layer And Track (5178.002mil,2790mil)(5212.002mil,2790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R22-1(5240.002mil,2765mil) on Top Layer And Track (5265mil,2732mil)(5265mil,2799mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R22-2(5150.002mil,2765mil) on Top Layer And Text "R23" (5132mil,2736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R22-2(5150.002mil,2765mil) on Top Layer And Track (5125mil,2732mil)(5125mil,2799mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R22-2(5150.002mil,2765mil) on Top Layer And Track (5125mil,2732mil)(5265mil,2732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R22-2(5150.002mil,2765mil) on Top Layer And Track (5125mil,2799mil)(5265mil,2799mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-2(5150.002mil,2765mil) on Top Layer And Track (5178.002mil,2740mil)(5212.002mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-2(5150.002mil,2765mil) on Top Layer And Track (5178.002mil,2790mil)(5212.002mil,2790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-2(5150.002mil,2670mil) on Top Layer And Text "R21" (5132mil,2636mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R23-2(5150.002mil,2670mil) on Top Layer And Track (5125mil,2637mil)(5125mil,2704mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R23-2(5150.002mil,2670mil) on Top Layer And Track (5125mil,2637mil)(5265mil,2637mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R23-2(5150.002mil,2670mil) on Top Layer And Track (5125mil,2704mil)(5265mil,2704mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R23-2(5150.002mil,2670mil) on Top Layer And Track (5178.002mil,2645mil)(5212.002mil,2645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R23-2(5150.002mil,2670mil) on Top Layer And Track (5178.002mil,2695mil)(5212.002mil,2695mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R25-2(5030mil,1629.998mil) on Top Layer And Track (4997mil,1515mil)(4997mil,1655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R25-2(5030mil,1629.998mil) on Top Layer And Track (4997mil,1655mil)(5064mil,1655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R25-2(5030mil,1629.998mil) on Top Layer And Track (5005mil,1567.998mil)(5005mil,1601.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R25-2(5030mil,1629.998mil) on Top Layer And Track (5055mil,1567.998mil)(5055mil,1601.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R25-2(5030mil,1629.998mil) on Top Layer And Track (5064mil,1515mil)(5064mil,1655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R26-2(4984.998mil,1360mil) on Top Layer And Track (4870mil,1326mil)(5010mil,1326mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R26-2(4984.998mil,1360mil) on Top Layer And Track (4870mil,1393mil)(5010mil,1393mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R26-2(4984.998mil,1360mil) on Top Layer And Track (4922.998mil,1335mil)(4956.998mil,1335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R26-2(4984.998mil,1360mil) on Top Layer And Track (4922.998mil,1385mil)(4956.998mil,1385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R26-2(4984.998mil,1360mil) on Top Layer And Track (5010mil,1326mil)(5010mil,1393mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R27-1(4425mil,1645.002mil) on Top Layer And Track (4391mil,1530mil)(4391mil,1670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R27-1(4425mil,1645.002mil) on Top Layer And Track (4391mil,1670mil)(4458mil,1670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R27-1(4425mil,1645.002mil) on Top Layer And Track (4400mil,1583.002mil)(4400mil,1617.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R27-1(4425mil,1645.002mil) on Top Layer And Track (4450mil,1583.002mil)(4450mil,1617.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R27-1(4425mil,1645.002mil) on Top Layer And Track (4458mil,1530mil)(4458mil,1670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R27-2(4425mil,1555.002mil) on Top Layer And Track (4391mil,1530mil)(4391mil,1670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R27-2(4425mil,1555.002mil) on Top Layer And Track (4391mil,1530mil)(4458mil,1530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R27-2(4425mil,1555.002mil) on Top Layer And Track (4400mil,1583.002mil)(4400mil,1617.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R27-2(4425mil,1555.002mil) on Top Layer And Track (4450mil,1583.002mil)(4450mil,1617.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R27-2(4425mil,1555.002mil) on Top Layer And Track (4458mil,1530mil)(4458mil,1670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R28-1(4600.002mil,1450mil) on Top Layer And Track (4485mil,1417mil)(4625mil,1417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R28-1(4600.002mil,1450mil) on Top Layer And Track (4485mil,1484mil)(4625mil,1484mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R28-1(4600.002mil,1450mil) on Top Layer And Track (4538.002mil,1425mil)(4572.002mil,1425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R28-1(4600.002mil,1450mil) on Top Layer And Track (4538.002mil,1475mil)(4572.002mil,1475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R28-1(4600.002mil,1450mil) on Top Layer And Track (4625mil,1417mil)(4625mil,1484mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R28-2(4510.002mil,1450mil) on Top Layer And Track (4485mil,1417mil)(4485mil,1484mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R28-2(4510.002mil,1450mil) on Top Layer And Track (4485mil,1417mil)(4625mil,1417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R28-2(4510.002mil,1450mil) on Top Layer And Track (4485mil,1484mil)(4625mil,1484mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R28-2(4510.002mil,1450mil) on Top Layer And Track (4538.002mil,1425mil)(4572.002mil,1425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R28-2(4510.002mil,1450mil) on Top Layer And Track (4538.002mil,1475mil)(4572.002mil,1475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R29-2(4794.998mil,1445mil) on Top Layer And Track (4680mil,1411mil)(4820mil,1411mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R29-2(4794.998mil,1445mil) on Top Layer And Track (4680mil,1478mil)(4820mil,1478mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R29-2(4794.998mil,1445mil) on Top Layer And Track (4732.998mil,1420mil)(4766.998mil,1420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R29-2(4794.998mil,1445mil) on Top Layer And Track (4732.998mil,1470mil)(4766.998mil,1470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R29-2(4794.998mil,1445mil) on Top Layer And Track (4820mil,1411mil)(4820mil,1478mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R30-1(4164.998mil,2830mil) on Bottom Layer And Track (4140mil,2797mil)(4140mil,2864mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R30-1(4164.998mil,2830mil) on Bottom Layer And Track (4140mil,2797mil)(4280mil,2797mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R30-1(4164.998mil,2830mil) on Bottom Layer And Track (4140mil,2864mil)(4280mil,2864mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R30-1(4164.998mil,2830mil) on Bottom Layer And Track (4192.998mil,2805mil)(4226.998mil,2805mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R30-1(4164.998mil,2830mil) on Bottom Layer And Track (4192.998mil,2855mil)(4226.998mil,2855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R30-2(4254.998mil,2830mil) on Bottom Layer And Track (4140mil,2797mil)(4280mil,2797mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R30-2(4254.998mil,2830mil) on Bottom Layer And Track (4140mil,2864mil)(4280mil,2864mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R30-2(4254.998mil,2830mil) on Bottom Layer And Track (4192.998mil,2805mil)(4226.998mil,2805mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R30-2(4254.998mil,2830mil) on Bottom Layer And Track (4192.998mil,2855mil)(4226.998mil,2855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R30-2(4254.998mil,2830mil) on Bottom Layer And Track (4280mil,2797mil)(4280mil,2864mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R3-1(1968.555mil,3774.02mil) on Top Layer And Track (1943.556mil,3740.02mil)(1943.556mil,3807.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R3-1(1968.555mil,3774.02mil) on Top Layer And Track (1943.556mil,3740.02mil)(2083.556mil,3740.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R3-1(1968.555mil,3774.02mil) on Top Layer And Track (1943.556mil,3807.02mil)(2083.556mil,3807.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-1(1968.555mil,3774.02mil) on Top Layer And Track (1996.555mil,3749.02mil)(2030.555mil,3749.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-1(1968.555mil,3774.02mil) on Top Layer And Track (1996.555mil,3799.02mil)(2030.555mil,3799.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R31-1(4234mil,1390mil) on Bottom Layer And Track (4201mil,1274.998mil)(4201mil,1414.998mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R31-1(4234mil,1390mil) on Bottom Layer And Track (4201mil,1414.998mil)(4268mil,1414.998mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R31-1(4234mil,1390mil) on Bottom Layer And Track (4209mil,1328mil)(4209mil,1362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R31-1(4234mil,1390mil) on Bottom Layer And Track (4259mil,1328mil)(4259mil,1362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R31-1(4234mil,1390mil) on Bottom Layer And Track (4268mil,1274.998mil)(4268mil,1414.998mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R31-2(4234mil,1300mil) on Bottom Layer And Track (4201mil,1274.998mil)(4201mil,1414.998mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R31-2(4234mil,1300mil) on Bottom Layer And Track (4201mil,1274.998mil)(4268mil,1274.998mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R31-2(4234mil,1300mil) on Bottom Layer And Track (4209mil,1328mil)(4209mil,1362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R31-2(4234mil,1300mil) on Bottom Layer And Track (4259mil,1328mil)(4259mil,1362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R31-2(4234mil,1300mil) on Bottom Layer And Track (4268mil,1274.998mil)(4268mil,1414.998mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-2(2058.555mil,3774.02mil) on Top Layer And Text "U1" (2016mil,3730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R3-2(2058.555mil,3774.02mil) on Top Layer And Track (1943.556mil,3740.02mil)(2083.556mil,3740.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R3-2(2058.555mil,3774.02mil) on Top Layer And Track (1943.556mil,3807.02mil)(2083.556mil,3807.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-2(2058.555mil,3774.02mil) on Top Layer And Track (1996.555mil,3749.02mil)(2030.555mil,3749.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-2(2058.555mil,3774.02mil) on Top Layer And Track (1996.555mil,3799.02mil)(2030.555mil,3799.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R3-2(2058.555mil,3774.02mil) on Top Layer And Track (2083.556mil,3740.02mil)(2083.556mil,3807.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R33-2(4465mil,3760mil) on Top Layer And Text "R35" (4447mil,3729mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R33-2(4465mil,3760mil) on Top Layer And Track (4439.998mil,3727mil)(4439.998mil,3794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R33-2(4465mil,3760mil) on Top Layer And Track (4439.998mil,3727mil)(4579.998mil,3727mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R33-2(4465mil,3760mil) on Top Layer And Track (4439.998mil,3794mil)(4579.998mil,3794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R33-2(4465mil,3760mil) on Top Layer And Track (4493mil,3735mil)(4527mil,3735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R33-2(4465mil,3760mil) on Top Layer And Track (4493mil,3785mil)(4527mil,3785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R34-1(4555mil,3565mil) on Top Layer And Track (4439.998mil,3532mil)(4579.998mil,3532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R34-1(4555mil,3565mil) on Top Layer And Track (4439.998mil,3599mil)(4579.998mil,3599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R34-1(4555mil,3565mil) on Top Layer And Track (4493mil,3540mil)(4527mil,3540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R34-1(4555mil,3565mil) on Top Layer And Track (4493mil,3590mil)(4527mil,3590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R34-1(4555mil,3565mil) on Top Layer And Track (4579.998mil,3532mil)(4579.998mil,3599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R34-2(4465mil,3565mil) on Top Layer And Track (4439.998mil,3532mil)(4439.998mil,3599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R34-2(4465mil,3565mil) on Top Layer And Track (4439.998mil,3532mil)(4579.998mil,3532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R34-2(4465mil,3565mil) on Top Layer And Track (4439.998mil,3599mil)(4579.998mil,3599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R34-2(4465mil,3565mil) on Top Layer And Track (4493mil,3540mil)(4527mil,3540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R34-2(4465mil,3565mil) on Top Layer And Track (4493mil,3590mil)(4527mil,3590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.341mil < 10mil) Between Pad R35-1(4555mil,3662.5mil) on Top Layer And Text "R34" (4447mil,3632mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.341mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R35-1(4555mil,3662.5mil) on Top Layer And Track (4439.998mil,3629.5mil)(4579.998mil,3629.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R35-1(4555mil,3662.5mil) on Top Layer And Track (4439.998mil,3696.5mil)(4579.998mil,3696.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R35-1(4555mil,3662.5mil) on Top Layer And Track (4493mil,3637.5mil)(4527mil,3637.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R35-1(4555mil,3662.5mil) on Top Layer And Track (4493mil,3687.5mil)(4527mil,3687.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R35-1(4555mil,3662.5mil) on Top Layer And Track (4579.998mil,3629.5mil)(4579.998mil,3696.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R35-2(4465mil,3662.5mil) on Top Layer And Text "R34" (4447mil,3632mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R35-2(4465mil,3662.5mil) on Top Layer And Track (4439.998mil,3629.5mil)(4439.998mil,3696.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R35-2(4465mil,3662.5mil) on Top Layer And Track (4439.998mil,3629.5mil)(4579.998mil,3629.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R35-2(4465mil,3662.5mil) on Top Layer And Track (4439.998mil,3696.5mil)(4579.998mil,3696.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R35-2(4465mil,3662.5mil) on Top Layer And Track (4493mil,3637.5mil)(4527mil,3637.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R35-2(4465mil,3662.5mil) on Top Layer And Track (4493mil,3687.5mil)(4527mil,3687.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.341mil < 10mil) Between Pad R38-1(4160mil,2925mil) on Bottom Layer And Text "R30" (4272mil,2896mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.341mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R38-1(4160mil,2925mil) on Bottom Layer And Track (4135.002mil,2892mil)(4135.002mil,2959mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R38-1(4160mil,2925mil) on Bottom Layer And Track (4135.002mil,2892mil)(4275.002mil,2892mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R38-1(4160mil,2925mil) on Bottom Layer And Track (4135.002mil,2959mil)(4275.002mil,2959mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R38-1(4160mil,2925mil) on Bottom Layer And Track (4188mil,2900mil)(4222mil,2900mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R38-1(4160mil,2925mil) on Bottom Layer And Track (4188mil,2950mil)(4222mil,2950mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R38-2(4250mil,2925mil) on Bottom Layer And Text "R30" (4272mil,2896mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R38-2(4250mil,2925mil) on Bottom Layer And Track (4135.002mil,2892mil)(4275.002mil,2892mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R38-2(4250mil,2925mil) on Bottom Layer And Track (4135.002mil,2959mil)(4275.002mil,2959mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R38-2(4250mil,2925mil) on Bottom Layer And Track (4188mil,2900mil)(4222mil,2900mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R38-2(4250mil,2925mil) on Bottom Layer And Track (4188mil,2950mil)(4222mil,2950mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R38-2(4250mil,2925mil) on Bottom Layer And Track (4275.002mil,2892mil)(4275.002mil,2959mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R39-1(4500.003mil,2955mil) on Bottom Layer And Track (4385.002mil,2921mil)(4525.002mil,2921mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R39-1(4500.003mil,2955mil) on Bottom Layer And Track (4385.002mil,2988mil)(4525.002mil,2988mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R39-1(4500.003mil,2955mil) on Bottom Layer And Track (4438.003mil,2930mil)(4472.003mil,2930mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R39-1(4500.003mil,2955mil) on Bottom Layer And Track (4438.003mil,2980mil)(4472.003mil,2980mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R39-1(4500.003mil,2955mil) on Bottom Layer And Track (4525.002mil,2921mil)(4525.002mil,2988mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-1(1655.063mil,3126.439mil) on Top Layer And Track (1621.063mil,3011.437mil)(1621.063mil,3151.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R4-1(1655.063mil,3126.439mil) on Top Layer And Track (1621.063mil,3151.437mil)(1688.063mil,3151.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-1(1655.063mil,3126.439mil) on Top Layer And Track (1630.063mil,3064.439mil)(1630.063mil,3098.439mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-1(1655.063mil,3126.439mil) on Top Layer And Track (1680.063mil,3064.439mil)(1680.063mil,3098.439mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-1(1655.063mil,3126.439mil) on Top Layer And Track (1688.063mil,3011.437mil)(1688.063mil,3151.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-2(1655.063mil,3036.439mil) on Top Layer And Track (1621.063mil,3011.437mil)(1621.063mil,3151.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R4-2(1655.063mil,3036.439mil) on Top Layer And Track (1621.063mil,3011.437mil)(1688.063mil,3011.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-2(1655.063mil,3036.439mil) on Top Layer And Track (1630.063mil,3064.439mil)(1630.063mil,3098.439mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-2(1655.063mil,3036.439mil) on Top Layer And Track (1680.063mil,3064.439mil)(1680.063mil,3098.439mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-2(1655.063mil,3036.439mil) on Top Layer And Track (1688.063mil,3011.437mil)(1688.063mil,3151.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R5-1(2159.997mil,3270mil) on Top Layer And Track (2134.998mil,3236mil)(2134.998mil,3303mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R5-1(2159.997mil,3270mil) on Top Layer And Track (2134.998mil,3236mil)(2274.998mil,3236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-1(2159.997mil,3270mil) on Top Layer And Track (2187.997mil,3245mil)(2221.997mil,3245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-1(2159.997mil,3270mil) on Top Layer And Track (2187.997mil,3295mil)(2221.997mil,3295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-1(1875mil,3773.02mil) on Top Layer And Track (1759.998mil,3740.02mil)(1899.998mil,3740.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R7-1(1875mil,3773.02mil) on Top Layer And Track (1759.998mil,3807.02mil)(1899.998mil,3807.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-1(1875mil,3773.02mil) on Top Layer And Track (1813mil,3748.02mil)(1847mil,3748.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-1(1875mil,3773.02mil) on Top Layer And Track (1813mil,3798.02mil)(1847mil,3798.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R7-1(1875mil,3773.02mil) on Top Layer And Track (1899.998mil,3740.02mil)(1899.998mil,3807.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R7-2(1785mil,3773.02mil) on Top Layer And Track (1759.998mil,3740.02mil)(1759.998mil,3807.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-2(1785mil,3773.02mil) on Top Layer And Track (1759.998mil,3740.02mil)(1899.998mil,3740.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R7-2(1785mil,3773.02mil) on Top Layer And Track (1759.998mil,3807.02mil)(1899.998mil,3807.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-2(1785mil,3773.02mil) on Top Layer And Track (1813mil,3748.02mil)(1847mil,3748.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-2(1785mil,3773.02mil) on Top Layer And Track (1813mil,3798.02mil)(1847mil,3798.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-1(1870mil,3540mil) on Top Layer And Text "C10" (1766mil,3494mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R8-1(1870mil,3540mil) on Top Layer And Track (1837mil,3515.002mil)(1837mil,3655.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R8-1(1870mil,3540mil) on Top Layer And Track (1837mil,3515.002mil)(1904mil,3515.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-1(1870mil,3540mil) on Top Layer And Track (1845mil,3568mil)(1845mil,3602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-1(1870mil,3540mil) on Top Layer And Track (1895mil,3568mil)(1895mil,3602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R8-1(1870mil,3540mil) on Top Layer And Track (1904mil,3515.002mil)(1904mil,3655.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-1(1655mil,3235mil) on Top Layer And Text "R4" (1629mil,3184mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R9-1(1655mil,3235mil) on Top Layer And Track (1630.002mil,3201mil)(1630.002mil,3268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-1(1655mil,3235mil) on Top Layer And Track (1630.002mil,3201mil)(1770.002mil,3201mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-1(1655mil,3235mil) on Top Layer And Track (1630.002mil,3268mil)(1770.002mil,3268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-1(1655mil,3235mil) on Top Layer And Track (1683mil,3210mil)(1717mil,3210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-1(1655mil,3235mil) on Top Layer And Track (1683mil,3260mil)(1717mil,3260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-2(1745mil,3235mil) on Top Layer And Text "C5" (1757mil,3184mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-2(1745mil,3235mil) on Top Layer And Track (1630.002mil,3201mil)(1770.002mil,3201mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-2(1745mil,3235mil) on Top Layer And Track (1630.002mil,3268mil)(1770.002mil,3268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-2(1745mil,3235mil) on Top Layer And Track (1683mil,3210mil)(1717mil,3210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-2(1745mil,3235mil) on Top Layer And Track (1683mil,3260mil)(1717mil,3260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R9-2(1745mil,3235mil) on Top Layer And Track (1770.002mil,3201mil)(1770.002mil,3268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-2(3125mil,3055mil) on Multi-Layer And Track (3150mil,2930mil)(3150mil,3180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad U2-1(2279.882mil,2602.402mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad U2-1(2279.882mil,2602.402mil) on Top Layer And Track (2307.441mil,2505.945mil)(2307.441mil,2624.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad U2-2(2279.882mil,2565mil) on Top Layer And Track (2307.441mil,2505.945mil)(2307.441mil,2624.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad U2-3(2279.882mil,2527.599mil) on Top Layer And Track (2307.441mil,2505.945mil)(2307.441mil,2624.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad U2-4(2390.118mil,2527.599mil) on Top Layer And Track (2362.559mil,2505.945mil)(2362.559mil,2624.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad U2-5(2390.118mil,2602.402mil) on Top Layer And Track (2362.559mil,2505.945mil)(2362.559mil,2624.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-1(3428.576mil,2534.538mil) on Top Layer And Track (3294.615mil,2340mil)(3470mil,2515.385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.652mil < 10mil) Between Pad U3-1(3428.576mil,2534.538mil) on Top Layer And Track (3470mil,2515.385mil)(3645.385mil,2340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.652mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-10(3303.301mil,2409.263mil) on Top Layer And Track (3294.615mil,2340mil)(3470mil,2515.385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-11(3289.381mil,2395.344mil) on Top Layer And Track (3294.615mil,2340mil)(3470mil,2515.385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.652mil < 10mil) Between Pad U3-12(3275.462mil,2381.424mil) on Top Layer And Track (3294.615mil,2340mil)(3470mil,2164.615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.652mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-12(3275.462mil,2381.424mil) on Top Layer And Track (3294.615mil,2340mil)(3470mil,2515.385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-13(3275.462mil,2298.576mil) on Top Layer And Track (3294.615mil,2340mil)(3470mil,2164.615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.652mil < 10mil) Between Pad U3-13(3275.462mil,2298.576mil) on Top Layer And Track (3294.615mil,2340mil)(3470mil,2515.385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.652mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-14(3289.381mil,2284.656mil) on Top Layer And Track (3294.615mil,2340mil)(3470mil,2164.615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-15(3303.301mil,2270.737mil) on Top Layer And Track (3294.615mil,2340mil)(3470mil,2164.615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-16(3317.22mil,2256.818mil) on Top Layer And Track (3294.615mil,2340mil)(3470mil,2164.615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-17(3331.14mil,2242.898mil) on Top Layer And Track (3294.615mil,2340mil)(3470mil,2164.615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-18(3345.059mil,2228.979mil) on Top Layer And Track (3294.615mil,2340mil)(3470mil,2164.615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-19(3358.979mil,2215.059mil) on Top Layer And Track (3294.615mil,2340mil)(3470mil,2164.615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-2(3414.656mil,2520.619mil) on Top Layer And Track (3294.615mil,2340mil)(3470mil,2515.385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-20(3372.898mil,2201.14mil) on Top Layer And Track (3294.615mil,2340mil)(3470mil,2164.615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-21(3386.818mil,2187.22mil) on Top Layer And Track (3294.615mil,2340mil)(3470mil,2164.615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-22(3400.737mil,2173.301mil) on Top Layer And Track (3294.615mil,2340mil)(3470mil,2164.615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-23(3414.656mil,2159.381mil) on Top Layer And Track (3294.615mil,2340mil)(3470mil,2164.615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-24(3428.576mil,2145.462mil) on Top Layer And Track (3294.615mil,2340mil)(3470mil,2164.615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.652mil < 10mil) Between Pad U3-24(3428.576mil,2145.462mil) on Top Layer And Track (3470mil,2164.615mil)(3645.385mil,2340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.652mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.652mil < 10mil) Between Pad U3-25(3511.424mil,2145.462mil) on Top Layer And Track (3294.615mil,2340mil)(3470mil,2164.615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.652mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-25(3511.424mil,2145.462mil) on Top Layer And Track (3470mil,2164.615mil)(3645.385mil,2340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-3(3400.737mil,2506.699mil) on Top Layer And Track (3294.615mil,2340mil)(3470mil,2515.385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-31(3594.941mil,2228.979mil) on Top Layer And Track (3470mil,2164.615mil)(3645.385mil,2340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-32(3608.86mil,2242.898mil) on Top Layer And Track (3470mil,2164.615mil)(3645.385mil,2340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-33(3622.78mil,2256.818mil) on Top Layer And Track (3470mil,2164.615mil)(3645.385mil,2340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-34(3636.699mil,2270.737mil) on Top Layer And Track (3470mil,2164.615mil)(3645.385mil,2340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-35(3650.619mil,2284.656mil) on Top Layer And Track (3470mil,2164.615mil)(3645.385mil,2340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-36(3664.538mil,2298.576mil) on Top Layer And Track (3470mil,2164.615mil)(3645.385mil,2340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.652mil < 10mil) Between Pad U3-36(3664.538mil,2298.576mil) on Top Layer And Track (3470mil,2515.385mil)(3645.385mil,2340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.652mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.652mil < 10mil) Between Pad U3-37(3664.538mil,2381.424mil) on Top Layer And Track (3470mil,2164.615mil)(3645.385mil,2340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.652mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-37(3664.538mil,2381.424mil) on Top Layer And Track (3470mil,2515.385mil)(3645.385mil,2340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-38(3650.619mil,2395.344mil) on Top Layer And Track (3470mil,2515.385mil)(3645.385mil,2340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-39(3636.699mil,2409.263mil) on Top Layer And Track (3470mil,2515.385mil)(3645.385mil,2340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-4(3386.818mil,2492.78mil) on Top Layer And Track (3294.615mil,2340mil)(3470mil,2515.385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-40(3622.78mil,2423.182mil) on Top Layer And Track (3470mil,2515.385mil)(3645.385mil,2340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-41(3608.86mil,2437.102mil) on Top Layer And Track (3470mil,2515.385mil)(3645.385mil,2340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-42(3594.941mil,2451.021mil) on Top Layer And Track (3470mil,2515.385mil)(3645.385mil,2340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-43(3581.021mil,2464.941mil) on Top Layer And Track (3470mil,2515.385mil)(3645.385mil,2340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-44(3567.102mil,2478.86mil) on Top Layer And Track (3470mil,2515.385mil)(3645.385mil,2340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-45(3553.182mil,2492.78mil) on Top Layer And Track (3470mil,2515.385mil)(3645.385mil,2340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-46(3539.263mil,2506.699mil) on Top Layer And Track (3470mil,2515.385mil)(3645.385mil,2340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-47(3525.344mil,2520.619mil) on Top Layer And Track (3470mil,2515.385mil)(3645.385mil,2340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.652mil < 10mil) Between Pad U3-48(3511.424mil,2534.538mil) on Top Layer And Track (3294.615mil,2340mil)(3470mil,2515.385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.652mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-48(3511.424mil,2534.538mil) on Top Layer And Track (3470mil,2515.385mil)(3645.385mil,2340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-5(3372.898mil,2478.86mil) on Top Layer And Track (3294.615mil,2340mil)(3470mil,2515.385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-6(3358.979mil,2464.941mil) on Top Layer And Track (3294.615mil,2340mil)(3470mil,2515.385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-7(3345.059mil,2451.021mil) on Top Layer And Track (3294.615mil,2340mil)(3470mil,2515.385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-8(3331.14mil,2437.102mil) on Top Layer And Track (3294.615mil,2340mil)(3470mil,2515.385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U3-9(3317.22mil,2423.182mil) on Top Layer And Track (3294.615mil,2340mil)(3470mil,2515.385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U4-1(1794.228mil,2071.142mil) on Top Layer And Track (1871.968mil,1988.465mil)(1871.968mil,2421.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U4-2(1794.228mil,2138.071mil) on Top Layer And Track (1871.968mil,1988.465mil)(1871.968mil,2421.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U4-3(1794.228mil,2205mil) on Top Layer And Track (1871.968mil,1988.465mil)(1871.968mil,2421.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U4-5(1794.228mil,2338.858mil) on Top Layer And Track (1871.968mil,1988.465mil)(1871.968mil,2421.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.871mil < 10mil) Between Pad Y2-2(3980.029mil,2241.772mil) on Top Layer And Track (3891.417mil,2188.622mil)(3940.63mil,2188.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.871mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.814mil < 10mil) Between Pad Y2-2(3980.029mil,2241.772mil) on Top Layer And Track (4019.37mil,2188.622mil)(4068.583mil,2188.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.814mil]
Rule Violations :479

Processing Rule : Silk to Silk (Clearance=10mil) (IsText),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01