# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_ideea_Cn.srcs/sources_1/new/KEYGEN.v"
verilog xil_defaultlib  "../../../project_ideea_Cn.srcs/sources_1/new/pasFinal.v"
verilog xil_defaultlib  "../../../project_ideea_Cn.srcs/sources_1/new/pasulx.v"
verilog xil_defaultlib  "../../../project_ideea_Cn.srcs/sources_1/new/topModule.v"
verilog xil_defaultlib  "../../../project_ideea_Cn.srcs/sim_1/new/test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
