#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-477-gc855b89)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x199dc40 .scope module, "test4BitFullAdder" "test4BitFullAdder" 2 4;
 .timescale -9 -12;
v0x19ce770_0 .var "a", 3 0;
v0x19ce850_0 .var "b", 3 0;
v0x19ce8f0_0 .net "carryout", 0 0, L_0x19d0de0;  1 drivers
v0x19ce9e0_0 .net "carryout2", 0 0, L_0x19d0490;  1 drivers
v0x19cea80_0 .net "overflow", 0 0, L_0x19d1370;  1 drivers
v0x19ceb70_0 .net "sum", 3 0, L_0x19d0f40;  1 drivers
S_0x199c1f0 .scope module, "adder" "FullAdder4bit" 2 14, 3 39 0, S_0x199dc40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "carryout2"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 4 "a"
    .port_info 5 /INPUT 4 "b"
L_0x19d1370/d .functor XOR 1, L_0x19d0490, L_0x19d0de0, C4<0>, C4<0>;
L_0x19d1370 .delay 1 (50000,50000,50000) L_0x19d1370/d;
v0x19cdf40_0 .net "a", 3 0, v0x19ce770_0;  1 drivers
v0x19ce040_0 .net "b", 3 0, v0x19ce850_0;  1 drivers
v0x19ce120_0 .net "carryout", 0 0, L_0x19d0de0;  alias, 1 drivers
v0x19ce1f0_0 .net "carryout0", 0 0, L_0x19cf240;  1 drivers
v0x19ce2e0_0 .net "carryout1", 0 0, L_0x19cfbb0;  1 drivers
v0x19ce420_0 .net "carryout2", 0 0, L_0x19d0490;  alias, 1 drivers
v0x19ce510_0 .net "overflow", 0 0, L_0x19d1370;  alias, 1 drivers
v0x19ce5b0_0 .net "sum", 3 0, L_0x19d0f40;  alias, 1 drivers
L_0x19cf3f0 .part v0x19ce770_0, 0, 1;
L_0x19cf550 .part v0x19ce850_0, 0, 1;
L_0x19cfd10 .part v0x19ce770_0, 1, 1;
L_0x19cfe70 .part v0x19ce850_0, 1, 1;
L_0x19d0630 .part v0x19ce770_0, 2, 1;
L_0x19d0820 .part v0x19ce850_0, 2, 1;
L_0x19d0f40 .concat8 [ 1 1 1 1], L_0x19ced30, L_0x19cf6b0, L_0x19cff90, L_0x19d09c0;
L_0x19d11e0 .part v0x19ce770_0, 3, 1;
L_0x19d12d0 .part v0x19ce850_0, 3, 1;
S_0x19990b0 .scope module, "a0" "structFullAdder" 3 51, 3 20 0, S_0x199c1f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x19cec10/d .functor XOR 1, L_0x19cf3f0, L_0x19cf550, C4<0>, C4<0>;
L_0x19cec10 .delay 1 (50000,50000,50000) L_0x19cec10/d;
L_0x7fbb8bc79018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x19ced30/d .functor XOR 1, L_0x19cec10, L_0x7fbb8bc79018, C4<0>, C4<0>;
L_0x19ced30 .delay 1 (50000,50000,50000) L_0x19ced30/d;
L_0x19ceee0/d .functor AND 1, L_0x19cf3f0, L_0x19cf550, C4<1>, C4<1>;
L_0x19ceee0 .delay 1 (50000,50000,50000) L_0x19ceee0/d;
L_0x19cf0e0/d .functor AND 1, L_0x19cec10, L_0x7fbb8bc79018, C4<1>, C4<1>;
L_0x19cf0e0 .delay 1 (50000,50000,50000) L_0x19cf0e0/d;
L_0x19cf240/d .functor OR 1, L_0x19cf0e0, L_0x19ceee0, C4<0>, C4<0>;
L_0x19cf240 .delay 1 (50000,50000,50000) L_0x19cf240/d;
v0x199d970_0 .net "AandB", 0 0, L_0x19ceee0;  1 drivers
v0x19cbca0_0 .net "AxorB", 0 0, L_0x19cec10;  1 drivers
v0x19cbd60_0 .net "AxorBandCarryIn", 0 0, L_0x19cf0e0;  1 drivers
v0x19cbe30_0 .net "a", 0 0, L_0x19cf3f0;  1 drivers
v0x19cbef0_0 .net "b", 0 0, L_0x19cf550;  1 drivers
v0x19cc000_0 .net "carryin", 0 0, L_0x7fbb8bc79018;  1 drivers
v0x19cc0c0_0 .net "carryout", 0 0, L_0x19cf240;  alias, 1 drivers
v0x19cc180_0 .net "sum", 0 0, L_0x19ced30;  1 drivers
S_0x19cc2e0 .scope module, "a1" "structFullAdder" 3 52, 3 20 0, S_0x199c1f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x19cf640/d .functor XOR 1, L_0x19cfd10, L_0x19cfe70, C4<0>, C4<0>;
L_0x19cf640 .delay 1 (50000,50000,50000) L_0x19cf640/d;
L_0x19cf6b0/d .functor XOR 1, L_0x19cf640, L_0x19cf240, C4<0>, C4<0>;
L_0x19cf6b0 .delay 1 (50000,50000,50000) L_0x19cf6b0/d;
L_0x19cf8a0/d .functor AND 1, L_0x19cfd10, L_0x19cfe70, C4<1>, C4<1>;
L_0x19cf8a0 .delay 1 (50000,50000,50000) L_0x19cf8a0/d;
L_0x19cfa50/d .functor AND 1, L_0x19cf640, L_0x19cf240, C4<1>, C4<1>;
L_0x19cfa50 .delay 1 (50000,50000,50000) L_0x19cfa50/d;
L_0x19cfbb0/d .functor OR 1, L_0x19cfa50, L_0x19cf8a0, C4<0>, C4<0>;
L_0x19cfbb0 .delay 1 (50000,50000,50000) L_0x19cfbb0/d;
v0x19cc560_0 .net "AandB", 0 0, L_0x19cf8a0;  1 drivers
v0x19cc620_0 .net "AxorB", 0 0, L_0x19cf640;  1 drivers
v0x19cc6e0_0 .net "AxorBandCarryIn", 0 0, L_0x19cfa50;  1 drivers
v0x19cc7b0_0 .net "a", 0 0, L_0x19cfd10;  1 drivers
v0x19cc870_0 .net "b", 0 0, L_0x19cfe70;  1 drivers
v0x19cc980_0 .net "carryin", 0 0, L_0x19cf240;  alias, 1 drivers
v0x19cca20_0 .net "carryout", 0 0, L_0x19cfbb0;  alias, 1 drivers
v0x19ccac0_0 .net "sum", 0 0, L_0x19cf6b0;  1 drivers
S_0x19ccc50 .scope module, "a2" "structFullAdder" 3 53, 3 20 0, S_0x199c1f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x19cfdb0/d .functor XOR 1, L_0x19d0630, L_0x19d0820, C4<0>, C4<0>;
L_0x19cfdb0 .delay 1 (50000,50000,50000) L_0x19cfdb0/d;
L_0x19cff90/d .functor XOR 1, L_0x19cfdb0, L_0x19cfbb0, C4<0>, C4<0>;
L_0x19cff90 .delay 1 (50000,50000,50000) L_0x19cff90/d;
L_0x19d0180/d .functor AND 1, L_0x19d0630, L_0x19d0820, C4<1>, C4<1>;
L_0x19d0180 .delay 1 (50000,50000,50000) L_0x19d0180/d;
L_0x19d0330/d .functor AND 1, L_0x19cfdb0, L_0x19cfbb0, C4<1>, C4<1>;
L_0x19d0330 .delay 1 (50000,50000,50000) L_0x19d0330/d;
L_0x19d0490/d .functor OR 1, L_0x19d0330, L_0x19d0180, C4<0>, C4<0>;
L_0x19d0490 .delay 1 (50000,50000,50000) L_0x19d0490/d;
v0x19ccee0_0 .net "AandB", 0 0, L_0x19d0180;  1 drivers
v0x19ccfa0_0 .net "AxorB", 0 0, L_0x19cfdb0;  1 drivers
v0x19cd060_0 .net "AxorBandCarryIn", 0 0, L_0x19d0330;  1 drivers
v0x19cd130_0 .net "a", 0 0, L_0x19d0630;  1 drivers
v0x19cd1f0_0 .net "b", 0 0, L_0x19d0820;  1 drivers
v0x19cd300_0 .net "carryin", 0 0, L_0x19cfbb0;  alias, 1 drivers
v0x19cd3a0_0 .net "carryout", 0 0, L_0x19d0490;  alias, 1 drivers
v0x19cd440_0 .net "sum", 0 0, L_0x19cff90;  1 drivers
S_0x19cd5d0 .scope module, "a3" "structFullAdder" 3 54, 3 20 0, S_0x199c1f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x19d0950/d .functor XOR 1, L_0x19d11e0, L_0x19d12d0, C4<0>, C4<0>;
L_0x19d0950 .delay 1 (50000,50000,50000) L_0x19d0950/d;
L_0x19d09c0/d .functor XOR 1, L_0x19d0950, L_0x19d0490, C4<0>, C4<0>;
L_0x19d09c0 .delay 1 (50000,50000,50000) L_0x19d09c0/d;
L_0x19d0ad0/d .functor AND 1, L_0x19d11e0, L_0x19d12d0, C4<1>, C4<1>;
L_0x19d0ad0 .delay 1 (50000,50000,50000) L_0x19d0ad0/d;
L_0x19d0c80/d .functor AND 1, L_0x19d0950, L_0x19d0490, C4<1>, C4<1>;
L_0x19d0c80 .delay 1 (50000,50000,50000) L_0x19d0c80/d;
L_0x19d0de0/d .functor OR 1, L_0x19d0c80, L_0x19d0ad0, C4<0>, C4<0>;
L_0x19d0de0 .delay 1 (50000,50000,50000) L_0x19d0de0/d;
v0x19cd830_0 .net "AandB", 0 0, L_0x19d0ad0;  1 drivers
v0x19cd910_0 .net "AxorB", 0 0, L_0x19d0950;  1 drivers
v0x19cd9d0_0 .net "AxorBandCarryIn", 0 0, L_0x19d0c80;  1 drivers
v0x19cdaa0_0 .net "a", 0 0, L_0x19d11e0;  1 drivers
v0x19cdb60_0 .net "b", 0 0, L_0x19d12d0;  1 drivers
v0x19cdc70_0 .net "carryin", 0 0, L_0x19d0490;  alias, 1 drivers
v0x19cdd10_0 .net "carryout", 0 0, L_0x19d0de0;  alias, 1 drivers
v0x19cddb0_0 .net "sum", 0 0, L_0x19d09c0;  1 drivers
    .scope S_0x199dc40;
T_0 ;
    %vpi_call 2 17 "$dumpfile", "fulladder.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, v0x19ce770_0, v0x19ce850_0, v0x19ceb70_0, v0x19ce8f0_0, v0x19ce9e0_0, v0x19cea80_0 {0 0 0};
    %vpi_call 2 20 "$display", " a  |  b  |  S  C2 |  COut  |  OverFlow | Sum | ECout | EOvrflow" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x19ce770_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x19ce850_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0x19ce770_0;
    %load/vec4 v0x19ce850_0;
    %load/vec4 v0x19ceb70_0;
    %vpi_call 2 29 "$display", " %d |  %d | %d   %b |    %b   |        %b |   0  |   0   |     0   ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, v0x19ce9e0_0, v0x19ce8f0_0, v0x19cea80_0 {3 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x19ce770_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x19ce850_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0x19ce770_0;
    %load/vec4 v0x19ce850_0;
    %load/vec4 v0x19ceb70_0;
    %vpi_call 2 33 "$display", " %d |  %d | %d   %b |    %b   |        %b |  -2  |   1   |     0   ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, v0x19ce9e0_0, v0x19ce8f0_0, v0x19cea80_0 {3 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x19ce770_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x19ce850_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0x19ce770_0;
    %load/vec4 v0x19ce850_0;
    %load/vec4 v0x19ceb70_0;
    %vpi_call 2 37 "$display", " %d |  %d | %d   %b |    %b   |        %b |   2  |   0   |     0   ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, v0x19ce9e0_0, v0x19ce8f0_0, v0x19cea80_0 {3 0 0};
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x19ce770_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x19ce850_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0x19ce770_0;
    %load/vec4 v0x19ce850_0;
    %load/vec4 v0x19ceb70_0;
    %vpi_call 2 41 "$display", " %d |  %d | %d   %b |    %b   |        %b |   0  |   1   |     0   ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, v0x19ce9e0_0, v0x19ce8f0_0, v0x19cea80_0 {3 0 0};
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x19ce770_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x19ce850_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0x19ce770_0;
    %load/vec4 v0x19ce850_0;
    %load/vec4 v0x19ceb70_0;
    %vpi_call 2 45 "$display", " %d |  %d | %d   %b |    %b   |        %b |   4  |   1   |     0   ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, v0x19ce9e0_0, v0x19ce8f0_0, v0x19cea80_0 {3 0 0};
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x19ce770_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x19ce850_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0x19ce770_0;
    %load/vec4 v0x19ce850_0;
    %load/vec4 v0x19ceb70_0;
    %vpi_call 2 49 "$display", " %d |  %d | %d   %b |    %b   |        %b |11(-5)|   0   |     1   ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, v0x19ce9e0_0, v0x19ce8f0_0, v0x19cea80_0 {3 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x19ce770_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x19ce850_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0x19ce770_0;
    %load/vec4 v0x19ce850_0;
    %load/vec4 v0x19ceb70_0;
    %vpi_call 2 53 "$display", " %d |  %d | %d   %b |    %b   |        %b |  -2  |   0   |     0   ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, v0x19ce9e0_0, v0x19ce8f0_0, v0x19cea80_0 {3 0 0};
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x19ce770_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x19ce850_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0x19ce770_0;
    %load/vec4 v0x19ce850_0;
    %load/vec4 v0x19ceb70_0;
    %vpi_call 2 57 "$display", " %d |  %d | %d   %b |    %b   |        %b |10(-6)|   0   |     1   ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, v0x19ce9e0_0, v0x19ce8f0_0, v0x19cea80_0 {3 0 0};
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x19ce770_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x19ce850_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0x19ce770_0;
    %load/vec4 v0x19ce850_0;
    %load/vec4 v0x19ceb70_0;
    %vpi_call 2 61 "$display", " %d |  %d | %d   %b |    %b   |        %b |-10(6)|   1   |     1   ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, v0x19ce9e0_0, v0x19ce8f0_0, v0x19cea80_0 {3 0 0};
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x19ce770_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x19ce850_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0x19ce770_0;
    %load/vec4 v0x19ce850_0;
    %load/vec4 v0x19ceb70_0;
    %vpi_call 2 65 "$display", " %d |  %d | %d   %b |    %b   |        %b |-16(0)|   1   |     1   ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, v0x19ce9e0_0, v0x19ce8f0_0, v0x19cea80_0 {3 0 0};
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x19ce770_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x19ce850_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0x19ce770_0;
    %load/vec4 v0x19ce850_0;
    %load/vec4 v0x19ceb70_0;
    %vpi_call 2 69 "$display", " %d |  %d | %d   %b |    %b   |        %b |  -1  |   0   |     0   ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, v0x19ce9e0_0, v0x19ce8f0_0, v0x19cea80_0 {3 0 0};
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x19ce770_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x19ce850_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0x19ce770_0;
    %load/vec4 v0x19ce850_0;
    %load/vec4 v0x19ceb70_0;
    %vpi_call 2 73 "$display", " %d |  %d | %d   %b |    %b   |        %b |14(-2)|   0   |     1   ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, v0x19ce9e0_0, v0x19ce8f0_0, v0x19cea80_0 {3 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x19ce770_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x19ce850_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0x19ce770_0;
    %load/vec4 v0x19ce850_0;
    %load/vec4 v0x19ceb70_0;
    %vpi_call 2 77 "$display", " %d |  %d | %d   %b |    %b   |        %b |   7  |   0   |     0   ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, v0x19ce9e0_0, v0x19ce8f0_0, v0x19cea80_0 {3 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x19ce770_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x19ce850_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0x19ce770_0;
    %load/vec4 v0x19ce850_0;
    %load/vec4 v0x19ceb70_0;
    %vpi_call 2 81 "$display", " %d |  %d | %d   %b |    %b   |        %b |8(-8) |   0   |     1   ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, v0x19ce9e0_0, v0x19ce8f0_0, v0x19cea80_0 {3 0 0};
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x19ce770_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x19ce850_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0x19ce770_0;
    %load/vec4 v0x19ce850_0;
    %load/vec4 v0x19ceb70_0;
    %vpi_call 2 85 "$display", " %d |  %d | %d   %b |    %b   |        %b |  -8  |   1   |     0   ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, v0x19ce9e0_0, v0x19ce8f0_0, v0x19cea80_0 {3 0 0};
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x19ce770_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x19ce850_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0x19ce770_0;
    %load/vec4 v0x19ce850_0;
    %load/vec4 v0x19ceb70_0;
    %vpi_call 2 89 "$display", " %d |  %d | %d   %b |    %b   |        %b |-9(7) |   1   |     1   ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, v0x19ce9e0_0, v0x19ce8f0_0, v0x19cea80_0 {3 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "adder.t.v";
    "./adder.v";
