24|34|Public
40|$|A three-channel {{integrating}} {{analog-to-digital converter}} {{was added to}} the complex mixer system to accept the baseband, complex signals generated by the complex mixers and output binary data to the <b>digital</b> <b>demodulator</b> for further processing and recording. The converter was first used for processing multistation data in radar experiments in the spring of 1977...|$|E
40|$|The Tracking and Data Relay Satellite System (TDRSS) uses four {{ground station}} demodulators for K-band signals with data rates from 1 kb/s to 300 Mb/s. The author {{discusses}} {{the feasibility of}} replacing these demodulators with a single <b>digital</b> <b>demodulator</b> that may be reconfigured by altering stored parameters to accommodate all signal formats and data rates. This implementation will reduce total ground station cost and facilitate automation of ground station operation. Analysis of system performance concentrates on the carrier tracking loop. Analytic and simulation results relate system performance to parameter values and signal format as data rate and power vary independently on the In-phase and quadrature channels. It is demonstrated that a single <b>digital</b> <b>demodulator</b> can support TDRSS-compatible signals at data rates conservatively extending from 1 K symbols/s to 10 M symbols/s, using off-the-shelf hardware with 6 or more bits of accuracy...|$|E
40|$|The article {{analyzes}} the robustness of the <b>digital</b> <b>demodulator</b> {{of the signal}} with the lowest frequency shift keying at a subcarrier frequency with respect to non-Gaussian interference type of atmospheric, industrial noise and interfering frequency -and phase-shift keyed signals. This type of demodulator {{is used for the}} transmission of navigation data in the systems of air traffic control with automatic dependent surveillance...|$|E
50|$|Hybrid Analog / <b>digital</b> <b>demodulators</b> have {{permitted}} continued access to free-to-air national channels during the transition. Since {{the end of}} 2011 and the termination of analogue broadcasting on Atlantic Bird 3, now requires a subscription {{to one of the}} two packages present on the satellite or a Fransat labelled terminal.|$|R
40|$|This paper {{applies the}} {{concepts}} of information processing [1] {{to the study of}} binary detectors and block decoders in a single user digital communication system. We quantify performance in terms of the information transfer ratio ? which measures how well systems preserve discrimination information between two stochastic signals. We investigate hard decision detectors and minimum distance decoders in various additive noise environments. We show that likeli- hood ratio <b>digital</b> <b>demodulators</b> maximize ?...|$|R
40|$|<b>Digital</b> {{synchronous}} <b>demodulator</b> offers further {{advantages over}} improved analog synchronous demodulator described in article, "Improved Analog Synchronous Demodulator", (GSC- 13179). Suppresses ripple and other spurious outputs, {{but does not}} depend on precise matching of active and passive analog components. Offers greater speed, precision, and reliability...|$|R
40|$|This paper {{deals with}} the design and {{implementation}} aspects of high data rate digital demodulators. The Existing remote sensing satellites support data rates of several hundred mega bits per second. The future trend is towards giga bit rate transmission. This necessitates for demodulators of the ground receive system to process faster and handle the ever-rising data throughput more efficiently. Different Satellites use different modulation schemes with variable data rates. In order to cater to the Multi mission /Multi-satellite data reception requirements of a ground station, {{it is necessary to}} have greater flexibility and programmability features embedded in the design of demodulators. The demodulation techniques for Binary / Quadrature Phase shift Keying (BPSK / QPSK) are well established and understood when implemented with analog circuits. The BPSK / QPSK can be demodulated by different techniques such as squaring loop, Costas loop and others in analog domain. The Costas loop technique is adopted for developing the <b>digital</b> <b>demodulator</b> because unlike in Square Loop technique, in this the carrier recovery and data demodulation can be done simultaneously with simple blocks level design. The high data rate <b>digital</b> <b>demodulator</b> performs IF amplification, filtering and analog to digital conversion of the received IF signal followed by a <b>Digital</b> <b>demodulator.</b> The basic design strategy includes a configurable data rate BPSK / QPSK demodulation with COSTAS loop circuitry utilizing the flexibility of FPGA implementation. The basic design considering a sampling clock from local clock oscillator operating at 125 MHz and 70 MHz carrier down converted to 30 MHz for...|$|E
40|$|This paper proposes an {{optimized}} multi-bit digital FSK receiver robust {{to large}} carrier frequency offset (CFO) toward recently emerging long-range WPAN standards. Due {{to a short}} preamble length and strict BER requirements, we design a simple multi-bit <b>digital</b> <b>demodulator</b> combined with CFO estimator which guarantees the target BER performance. Simulation results verify that the proposed FSK receiver achieves CFO-free BER performance with the short preamble and satisfies the BER requirement by the recent WPAN applications...|$|E
40|$|Complexity {{and cost}} reduced by new design for half-band filters. <b>Digital</b> <b>demodulator</b> {{designed}} for use in reception of phase- and amplitude-modulated digital signals of bandwidths up to 15 MHz on microwave carriers. System performs coherent demodulation in phase and in quadrature with carrier locked in phase to intermediate frequency of 10 MHz. Design suitable for fabrication in very-large-scale integrated circuitry. Principal innovative feature of demodulator is design of half-band digital low-pass filters that remove sum-frequency components...|$|E
50|$|In the 1990s, the Nimrod R1 fleet {{began to}} be fitted with a major systems package upgrade called Starwindow. Details of this were not confirmed, but {{believed}} to feature new search receivers; a wideband, digital direction-finder; a cluster of digital intercept recceivers; and in-flight analysis equipment, including a recording and playback suite, multi-channel <b>digital</b> data <b>demodulator,</b> and pulsed signal processing.|$|R
40|$|Conventional analog FM {{demodulation}} {{has been}} widely used for demodulating GFSK signals in 2 G DECT (Digital Enhanced Cordless Telecommunications) receivers. In this paper, we present a <b>digital</b> FM <b>demodulator</b> implementation suitable for a backward compatible 3 G DECT receiver. In addition to demodulating GFSK signals, the FM demodulator is capable of demodulating p/ 2 -shifted DBPSK signals, thus being useful in the acquisition and synchronization phases of the new receiver...|$|R
40|$|This paper {{describes}} a digital radio receiver for UHF-RFID systems {{based on an}} undersampling scheme for the signal digitalization. The original UHF signal is transferred into a digital intermediate frequency by means of undersampling. The sampled signal is transfered to an FPGA where it is decimated by a CIC filter, and demodulated using a <b>digital</b> I-Q <b>demodulator.</b> The baseband signal is obtained after the low-pass filtering. The details of the system are presented {{as well as some}} measurements...|$|R
40|$|This paper {{outlines}} {{the development of}} a <b>digital</b> <b>demodulator</b> suitable for the non-coherent detection of various modulation formats including: Phase Shift Keying (PSK), Continuous Phase Frequency Shift Keying (CPFSK) and Frequency Modulation (FM). The demodulator design concept has been derived with a view towards a single integrated circuit (IC) implementation. Two detectors, one non-coherent and one differentially coherent, operate concurrently, providing data detection and automatic frequency control (AFC). Bit error rate results are provided which illustrate the receiver performance in white Gaussian noise...|$|E
40|$|This paper {{deals with}} the problem of digital {{demodulation}} of FM signals transmitted over Rayleigh and Rician fading channels. The Rayleigh and Rician fading channels are represented by two quadrature multiplicative nonzero mean white Gaussian processes in addition to an additive zero-mean white Gaussian noise. Quasi-optimum digital baseband demodulation algorithms using various nonlinear estimation techniques are derived. The <b>digital</b> <b>demodulator</b> structures are then simulated on a digital computer for an FM system with first order message spectrum for various values of the parameters for Rayleigh and Rician channels...|$|E
40|$|International Telemetering Conference Proceedings / October 25 - 28, 1993 / Riviera Hotel and Convention Center, Las Vegas, NevadaWith the {{advancement}} in speed {{and complexity of}} Application Specific Integrated Circuits (ASICs), Digital Signal Processing (DSP) algorithms can now be used to achieve fully programmable, multiple channel demodulation of Frequency Modulation (FM) multiplexes. This paper describes the DSP algorithms and ASIC implementation used {{in the design of}} a digital FM demodulator system. Each <b>digital</b> <b>demodulator</b> has programmable subcarrier frequency demodulation to 4 MHz, programmable digital output filtering, and tape speed compensation (TSC). The demodulator output is available in both digital form for direct computer interface and in analog form for conventional analysis...|$|E
40|$|The DECT (Digital Enhanced Cordless Telecommunications) {{standard}} {{is a member}} of the IMT- 2000 family and the 3 rd Generation (3 G) DECT physical layer provides multi-level modulation capability enabling 2 Mbps services. In this paper, we present a receiver implementation for this new physical layer. The receiver is based on a coherent I-Q demodulator. Issues relating to timing and carrier frequency/phase estimation are discussed in detail. The receiver also includes a <b>digital</b> FM <b>demodulator</b> to ensure backward compatibility with 2 G DECT equipment...|$|R
40|$|The quasi-optimum <b>digital</b> FM <b>demodulators</b> for fading {{channels}} {{reported earlier}} (1975) reflected the system performance accurately under high {{signal to noise}} ratio conditions. In this paper, the prediction of the system performance for low SNR values is considered. A new set of error variance algorithms is developed from the filter algorithm assuming a Gaussian distribution for the state estimation errors and taking the effect of high frequency terms into consideration. Simulation analysis for an FM system with Rician fading channel shows that these algorithms predict the system performance accurately in the threshold region...|$|R
5000|$|Particularly {{troubling to}} open source {{developers}} are the Demodulator Robustness Requirements. Devices must be [...] "robust" [...] against user access or modifications so that someone could not easily alter it to ignore the broadcast flags that permit access to the full digital stream. Since open-source device drivers are by design user-modifiable, a PC TV tuner card with open-source drivers would not be [...] "robust". It is unclear whether binary-only drivers would qualify. In theory it would likely be illegal for open-source projects such as the MythTV project, which creates personal video recorder (PVR) software, to interface with <b>digital</b> television <b>demodulators.</b>|$|R
40|$|International Telemetering Conference Proceedings / October 26 - 29, 1998 / Town & Country Resort Hotel and Convention Center, San Diego, CaliforniaToday’s {{increased}} satellite usage {{has placed}} an {{increased demand for}} high performance low cost satellite TT&C receiver systems. Many of the receiver systems being installed are using VME or PC platforms to provide streamlined computer based installations. This paper will describe the design and performance of a VME/PC based satellite TT&C receiver. The paper will provide a block level description of a 70 MHz receiver which uses a PM/FM <b>digital</b> <b>demodulator.</b> The paper will also provide performance data for a PM/BPSK sub-carrier satellite application...|$|E
40|$|Demodulation {{on-board}} {{a satellite}} {{is a key}} issue for future multimedia communication systems as multi-point to multi-point transmissions are concerned due to its mandatory role before a packet switching process. At Kaband the carrier frequency on the up-link is 30 GHz approximately, thus phase noise equipment’s induced by up-conversions can become critical for the coherent <b>digital</b> <b>demodulator.</b> For short burst transmissions feedforward functions have to be used instead of feedback structures. In this paper the impact of phase noise on carrier phase estimators is characterized for different algorithms and several phase modulations in term of standard deviation and resulting degradation of the Eb/N 0. 1...|$|E
40|$|The {{architecture}} of High Rate (600 Mega-bits per second) <b>Digital</b> <b>Demodulator</b> (HRDD) ASIC capable of demodulating BPSK and QPSK modulated data {{is presented in}} this paper. The advantages of all-digital processing include increased flexibility and reliability with reduced reproduction costs. Conventional serial digital processing would require high processing rates necessitating a hardware implementation in other than CMOS technology such as Gallium Arsenide (GaAs) which has high cost and power requirements. It is more desirable to use CMOS technology with its lower power requirements and higher gate density. However, digital demodulation of high data rates in CMOS requires parallel algorithms to process the sampled data at a rate lower than the data rate. The parallel processing algorithms described here were developed jointly by NASA's Goddard Space Flight Center (GSFC) and the Jet Propulsion Laboratory (JPL). The resulting all-digital receiver has the capability to demodulate BPSK, QPSK, OQPSK, and DQPSK at data rates in excess of 300 Mega-bits per second (Mbps) per channel. This paper will {{provide an overview of}} the parallel architecture and features of the HRDR ASIC. In addition, this paper will provide an over-view of the implementation of the hardware architectures used to create flexibility over conventional high rate analog or hybrid receivers. This flexibility includes a wide range of data rates, modulation schemes, and operating environments. In conclusion it will be shown how this high rate <b>digital</b> <b>demodulator</b> can be used with an off-the-shelf A/D and a flexible analog front end, both of which are numerically computer controlled, to produce a very flexible, low cost high rate digital receiver...|$|E
40|$|Includes bibliographical references. The {{scope of}} this thesis project is the design and {{implementation}} of a <b>digital</b> quadrature <b>demodulator</b> for a stepped frequency ground penetrating radar. This dissertation presents a theoretical model of the demodulator, simulations characterising the demodulator performance {{as well as the}} design, construction, and measurement of the prototype demodulator. The demodulator estimates the amplitude and phase of the intermediate frequency signal of a time-interleaved dual-channel heterodyne radar receiver. A demodulator model is developed from a survey of the relevant literature, paying particular attention to errors introduced in sampling. Simulations predict the demodulator performance in the radar system, suggesting coherent integration improves accuracy by reducing the effect of random sampling errors. The design of the prototype and characterisation of its performance are briefly reported...|$|R
40|$|This paper {{describes}} a high-performance multiplexed vibration sensor system using fiber lasers. A serial vibration sensor array {{consists of four}} short cavity fiber lasers. The system employs a single, polarization-insensitive, unbalanced Michelson interferometer to translate individual laser wavelength shifts induced by vibration signals into interferometer phase shifts. A dense wavelength division demultiplexor (DWDM) with high channel isolation is inserted to demultiplex each laser signal as a wavelength filter. Finally, a <b>digital</b> phase <b>demodulator</b> based on the phase generated carrier technique is used to achieve high-resolution interrogation. Experimental results show that no observable crosstalk is measured on the output channels, and the minimal detectable acceleration of this system is similar to 200 ng/root Hz at 250 Hz, which is fundamentally limited by the frequency noise of the lasers. SPIE.; Chinese Opt Soc...|$|R
40|$|This paper {{deals with}} the {{implementation}} of OFDM <b>demodulator</b> <b>Digital</b> Radio Mondiale system DRM. The article is aimed to design a 64 -QAM demodulator using the software tools ”System Generator for DSP” from Xilinx and MATLAB-Simulink [1]. The theoretical performance has been verified by simulations. Moreover, demodulator’s circuit was subsequently implemented by the programmable elements into Field-Programmable Gate Arrays (FPGAs). Finally some testing measurements were made to prove the practical function in the real conditions. Scopu...|$|R
40|$|Abstract ― This paper {{presents}} a low-power FSK (Frequency Shift Keying) modulator/demodulator. It supports a data rate of 20 kb/s {{and uses a}} phase interpolating clock recovery circuit that forces the rising edge of the clock track the demodulated data precisely. In the transmitter side, the base-band data directly modulate a four stage differential ring VCO (Voltage Controlled Oscillator) with an FSK tone frequency of 80 kHz fitting into one of ten 300 -kHz channels allocated at the new 402 - 405 MHz MICS (Medical Implant Communication Services) band. The designs are implemented in a 0. 18 -µm CMOS process. The all <b>digital</b> <b>demodulator</b> circuits consume only 33. 41 µA current from a 1. 5 -V supply...|$|E
40|$|International Telemetering Conference Proceedings / October 26 - 29, 1998 / Town & Country Resort Hotel and Convention Center, San Diego, CaliforniaThe {{architecture}} of the High Rate (600 Mega-bits per second) <b>Digital</b> <b>Demodulator</b> (HRDD) ASIC capable of demodulating BPSK and QPSK modulated data is presented in this paper. The advantages of all-digital processing include increased flexibility and reliability with reduced reproduction costs. Conventional serial digital processing would require high processing rates necessitating a hardware implementation other than CMOS technology such as Gallium Arsenide (GaAs) which has high cost and power requirements. It is more desirable to use CMOS technology with its lower power requirements and higher gate density. However, digital demodulation of high data rates in CMOS requires parallel algorithms to process the sampled data at a rate lower than the data rate. The parallel processing algorithms described here were developed jointly by NASA’s Goddard Space Flight Center (GSFC) and the Jet Propulsion Laboratory (JPL). The resulting all-digital receiver has the capability to demodulate BPSK, QPSK, OQPSK, and DQPSK at data rates in excess of 300 Mega-bits per second (Mbps) per channel. This paper will {{provide an overview of}} the parallel architecture and features of the HRDR ASIC. In addition, this paper will provide an overview of the implementation of the hardware architectures used to create flexibility over conventional high rate analog or hybrid receivers. This flexibility includes a wide range of data rates, modulation schemes, and operating environments. In conclusion it will be shown how this high rate <b>digital</b> <b>demodulator</b> can be used with an off-the-shelf A/D and a flexible analog front end, both of which are numerically computer controlled, to produce a very flexible, low cost high rate digital receiver...|$|E
40|$|A <b>digital</b> <b>demodulator</b> for {{converting}} {{pulse code}} modulated data from phase shift key (PSK) to non {{return to zero}} (NRZ) and to biphase data is described. The demodulator is composed of standard integrated logic circuits. The key to the demodulation function {{is a pair of}} cross coupled one shot multivibrators and which with a flip-flop produce the NRZ-L is all that is required, the circuitry is greatly simplified and the 2 (v) times bit rate contraint can be removed from the carrier. A flip-flop, an OR gate, and AND gate and a binary counter generate the bit rate clock (BTCK) for the NRZ-L. The remainder of the circuitry is for converting the NRZ-L and BTCK into biphase data. The device was designed for use in the space shuttle bay environment measurements...|$|E
5000|$|This {{system was}} known as the SOSS, or Satellite Operations Support System. [...] Analog feeds were discontinued, and instead uplinked {{digitally}} (but still in SCPC fashion and on 2 satellite transponders) using Musicam encoding, and received using ComStream ABR-700 <b>digital</b> audio satellite <b>demodulators,</b> which tapped off the 70 MHz IF bus of a Satellite System Corporation Model 4421 downconverter, which was in essence the main satellite receiver for the system, taking in the L-band input from the dish's LNB.|$|R
40|$|The current paper {{presents}} a fully integrated CMOS RF front-end circuit with low-power consumption for passive 13. 56 MHz biomedical implants. The 13. 56 MHz carrier {{frequency of the}} binary phase shift keying (BPSK) signal is transmitted to the body through the external and internal coils. The full-wave bridge rectifier of biomedical implants rectifies the BPSK signal received from the internal coil, and it is converted into DC power supply by the linear regulator to generate a stable DC output of 1. 8 V. The fully <b>digital</b> BPSK <b>demodulator</b> demodulates the received BPSK signal for the clock/data separator to recover clock and data, which are required by the back-end circuit. This chip is designed and fabricated in TSMC 0. 18 µm 1 P 6 M CMOS technology, with an area of 1. 35 mm 2 and power consumption of 632 µW...|$|R
40|$|I/Q {{demodulation}} is {{a common}} and useful RF signal processing technique used in charged-particle accelerators. When implemented with conventional analog RF components, a number of inherent errors can degrade the I/Q Demodulator performance, including gain balance, quadrature-phase balance, DC offsets, impedance match, and carrier leakage. Recent advances in high-speed analog-to-digital converters allow the I/Q demodulator to be implemented digitally, greatly reducing these systematic errors. This paper describes {{the design of a}} <b>digital</b> I/Q <b>demodulator</b> that will be applied to the PEP-II B factory. 1. INTRODUCTION The PEP-II B factory has a number of RF feedback control loops and algorithms that collectively maintain the proper RF field conditions for acceleration and damping of the longitudinal coupled-bunch beam instabilities [1 - 3]. The setup and operation of the control loops require a method of making very accurate RF measurements of the various signals throughout the RF system for [...] ...|$|R
40|$|This paper {{reports on}} the design, construction, and testing of an FM receiver. The design is split into two portions, the analog FM front end and the <b>digital</b> <b>demodulator.</b> The job of the front end is to down convert the RF signal to a {{frequency}} that is low enough to sample with an analog to digital converter. The construction of the front end is done using {{what is known as}} “Ugly Construction. ” That is, all the components are soldered together floating over a ground plane. The second portion of the design is the demodulator. The phase lock loop method of demodulating FM signals is used. The phase lock loop demodulator is designed in the digital domain on an FPGA. The design approach used for the demodulator is a digital hardware implementation using VHDL...|$|E
40|$|Noninvasive {{visualization}} of blood flow with high frequency Doppler ultrasound {{has been extensively}} {{used to assess the}} morphology and hemodynamics of the microcirculation. A completely digital implementation of multigate pulsed-wave (PW) Doppler method was proposed in this paper for high frequency ultrasound applications. Analog mixer was eliminated by a <b>digital</b> <b>demodulator</b> and the same data acquisition path was shared with traditional B-mode imaging which made the design compact and flexible. Hilbert transform based quadrature demodulation scheme was employed to achieve the multigate Doppler acquisition. A programmable high frequency ultrasound platform was also proposed to facilitate the multigate flow visualization. Experimental results showed good performance of the proposed method. Parabolic velocity gradient inside the vessel and velocity profile with different time slots were acquired to demonstrate the functionality of the multigate Doppler. Slow wall motion was also recorded by the proposed method. Interdisciplinary Division of Biomedical Engineerin...|$|E
40|$|In {{this thesis}} a wide-area {{impedance}} sensor used in hyperspectral imaging {{for a wide}} variety of applications is presented. Building on previous work, this sensor is decoupled from fluorescent lamps and thus is used to passively detect independent sources such as fluorescent lamps and laptop control signals. The active sensing electrodes with common-mode feedback are used with a spectrum analyzer and synchronous demodulator for source and material detection respectively. A setup for active source multiplexing is described and used in image reconstruction and material detection. Algorithms for image reconstruction from such ill-posed inverse problems are discussed and improvements are made. Hyperspectral techniques for extracting the occupancy values of various materials are shown. Finally, future experiments using this sensor for gesture sensing and as a purely <b>digital</b> <b>demodulator</b> for passive imaging are described. by Elizabeth C. George. Thesis: M. Eng., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 2014. Cataloged from PDF version of thesis. Includes bibliographical references (pages 135 - 137) ...|$|E
40|$|A novel mixed-signal generation, {{acquisition}} and elaboration motherboard for electrochemical sensing is presented. This compact USB-controlled instrument {{is based on}} a FPGA for fast real-time execution of multiple measurement families: amperometry, voltammetry and impedance spectroscopy in particular. A <b>digital</b> dual-phase lock-in <b>demodulator</b> based on an internal DDS/PLL has been embedded with a custom analog front-end to provide an extended frequency range up to 10 MHz. The design and experimental characterization of the full instrument encompassing fast (14 bit, 80 MSa/s) and auxiliary precise (18 bit, 100 kSa/s) channels are here discussed...|$|R
40|$|Abstract-This paper {{analyzes}} {{and presents}} simulation and experimental results for a hardware {{implementation of a}} lowoverhead <b>digital</b> coherent burst <b>demodulator</b> for onboard signaling channel systems using short bursts. This implementation is based on digitizing a received signal after a low-frequency IF conversion, AGC and performing all demodulation functions using digital signal processing (DSP) techniques. Demodulation with very low overhead is made possible by storing a burst in memory. A novel feed forward loop preambleless structure performs carrier recovery. Symbol-timing and carrier frequency-offset estimations are performed by block processes using the error signal resulting from differential demodulation...|$|R
40|$|Abstract:- Demodulator circuit {{is a basic}} {{building}} block of wireless communication. <b>Digital</b> implementation of <b>demodulator</b> is attracting more attention for the significant advantages of digital systems than analog systems. The carrier signal extraction is the main problem in synchronous demodulation in design of demodulator based on Software Defined Radio. When transmitter or receiver in motion, {{it is difficult for}} demodulator to generate carrier signal same in frequency and phase as transmitter carrier signal due to Doppler shift and Doppler rate. Here the digital implementation of Costas loop for QPSK demodulation in continuous mode is discussed with carrier recovery using phase locked loop...|$|R
