{
  "name": "ostd::<mm::dma::dma_coherent::DmaCoherent as mm::mem_obj::HasDaddr>::daddr",
  "span": "ostd/src/mm/dma/dma_coherent.rs:144:5: 144:29",
  "mir": "fn ostd::<mm::dma::dma_coherent::DmaCoherent as mm::mem_obj::HasDaddr>::daddr(_1: &mm::dma::dma_coherent::DmaCoherent) -> usize {\n    let mut _0: usize;\n    let mut _2: core::option::Option<usize>;\n    let mut _3: {closure@ostd/src/mm/dma/dma_coherent.rs:145:39: 145:41};\n    debug self => _1;\n    bb0: {\n        StorageLive(_2);\n        _2 = ((*_1).1: core::option::Option<usize>);\n        StorageLive(_3);\n        _3 = {closure@ostd/src/mm/dma/dma_coherent.rs:145:39: 145:41}(_1);\n        _0 = core::option::Option::<usize>::unwrap_or_else::<{closure@ostd/src/mm/dma/dma_coherent.rs:145:39: 145:41}>(move _2, move _3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_3);\n        StorageDead(_2);\n        return;\n    }\n}\n"
}