<pre>
<h3>
<a href="http://www.clifford.at/yosys/" target="_blank">yosys</a>
</h3>
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: 
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/simple/muxtree.v.html" target="file-frame">third_party/tools/yosys/tests/simple/muxtree.v</a>



-- Executing script file `scr.ys&#39; --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `<a href="../../../../third_party/tools/yosys/tests/simple/muxtree.v.html" target="file-frame">third_party/tools/yosys/tests/simple/muxtree.v</a>&#39; to AST representation.
Warning: Found one of those horrible `(synopsys|synthesis) full_case&#39; comments.
Yosys does support them but it is recommended to use Verilog `full_case&#39; attributes instead!
Warning: Found one of those horrible `(synopsys|synthesis) parallel_case&#39; comments.
Yosys does support them but it is recommended to use Verilog `parallel_case&#39; attributes instead!
Generating RTLIL representation for module `\usb_tx_phy&#39;.
Note: Assuming pure combinatorial block at <a href="../../../../third_party/tools/yosys/tests/simple/muxtree.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/simple/muxtree.v:27</a> in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\default_cases&#39;.
Generating RTLIL representation for module `\select_leaves&#39;.
Successfully finished Verilog frontend.


</pre>